//Copyright (C)2014-2023 Gowin Semiconductor Corporation.
//All rights reserved.

INTRODUCTION:
The document contains two main sections: Timing Report Directory and Core Timing Report.

============================================================
Note:Timing Report Directory

1. Timing Message
2. Timing Summaries
	2.1 STA Tool Run Summary
	2.2 Clock Summary
	2.3 Max Frequency Summary
	2.4 Total Negative Slack Summary
3. Timing Details
	3.1 Path Slacks Table
		3.1.1 Setup Paths Table
		3.1.2 Hold Paths Table
		3.1.3 Recovery Paths Table
		3.1.4 Removal Paths Table
	3.2 Minimum Pulse Width Table
	3.3 Timing Report By Analysis Type
		3.3.1 Setup Analysis Report
		3.3.2 Hold Analysis Report
		3.3.3 Recovery Analysis Report
		3.3.4 Removal Analysis Report
	3.4 Minimum Pulse Width Report
	3.5 High Fanout Nets Report
	3.6 Route Congestions Report
	3.7 Timing Exceptions Report
		3.7.1 Setup Analysis Report
		3.7.2 Hold Analysis Report
		3.7.3 Recovery Analysis Report
		3.7.4 Recovery Analysis Report
	3.8 Timing Constraints Report

============================================================

Note:Core Timing Report

1. Timing Messages
<Report Title>: Timing Analysis Report
<Design File>: D:\src\tn_vdp\fpga\tn_vdp_v3_v9958\impl\gwsynthesis\tn_vdp_v3_v9958.vg
<Physical Constraints File>: D:\src\tn_vdp\fpga\tn_vdp_v3_v9958\src\v9958.cst
<Timing Constraints File>: D:\src\tn_vdp\fpga\tn_vdp_v3_v9958\src\v9958.sdc
<Version>: V1.9.8.11 Education
<Part Number>: GW2AR-LV18QN88C8/I7
<Device>: GW2AR-18
<Device Version>: C
<Created Time>: Fri Jul 14 08:58:05 2023


2. Timing Summaries
2.1 STA Tool Run Summary
<Setup Delay Model>:Slow 0.95V 85C C8/I7
<Hold Delay Model>:Fast 1.05V 0C C8/I7
<Numbers of Paths Analyzed>:13377
<Numbers of Endpoints Analyzed>:6909
<Numbers of Falling Endpoints>:3
<Numbers of Setup Violated Endpoints>:71
<Numbers of Hold Violated Endpoints>:23

2.2 Clock Summary
                      Clock Name                         Type       Period     Frequency    Rise      Fall        Source     Master                 Objects                
 ==================================================== =========== =========== ============ ======= =========== ============ ======== ===================================== 
  clk                                                  Base        37.037      27.000MHz    0.000   18.518                            clk                                  
  clk_50                                               Base        20.000      50.000MHz    0.000   10.000                            clk_50                               
  clk_125                                              Base        8.000       125.000MHz   0.000   4.000                             clk_125                              
  clk_135                                              Generated   7.407       135.000MHz   0.000   3.704       clk          clk      clk_135                              
  clk_audio                                            Generated   22666.643   0.044MHz     0.000   11333.321   clk          clk      clk_audio                            
  clk_sdramp                                           Generated   9.259       108.000MHz   4.630   0.000       clk          clk      clk_sdramp                           
  clk_sdram                                            Generated   9.259       108.000MHz   0.000   4.630       clk          clk      clk_sdram                            
  clk_cpu                                              Generated   280.000     3.571MHz     0.000   140.000     clk_50       clk_50   clk_cpu                              
  clk_grom                                             Generated   2240.000    0.446MHz     0.000   1120.000    clk_50       clk_50   clk_grom                             
  clk_135_inst/rpll_inst/CLKOUTP.default_gen_clk       Generated   7.407       135.000MHz   0.000   3.704       clk_ibuf/I   clk      clk_135_inst/rpll_inst/CLKOUTP       
  clk_135_inst/rpll_inst/CLKOUTD.default_gen_clk       Generated   14.815      67.500MHz    0.000   7.407       clk_ibuf/I   clk      clk_135_inst/rpll_inst/CLKOUTD       
  clk_135_inst/rpll_inst/CLKOUTD3.default_gen_clk      Generated   22.222      45.000MHz    0.000   11.111      clk_ibuf/I   clk      clk_135_inst/rpll_inst/CLKOUTD3      
  clk_sdramp_inst/rpll_inst/CLKOUTD.default_gen_clk    Generated   18.518      54.000MHz    0.000   9.259       clk_ibuf/I   clk      clk_sdramp_inst/rpll_inst/CLKOUTD    
  clk_sdramp_inst/rpll_inst/CLKOUTD3.default_gen_clk   Generated   27.778      36.000MHz    0.000   13.889      clk_ibuf/I   clk      clk_sdramp_inst/rpll_inst/CLKOUTD3   

2.3 Max Frequency Summary
  NO.   Clock Name    Constraint    Actual Fmax    Level   Entity  
 ===== ============ ============== ============== ======= ======== 
  1     clk          27.000(MHz)    83.033(MHz)    9       TOP     
  2     clk_50       50.000(MHz)    442.764(MHz)   4       TOP     
  3     clk_125      125.000(MHz)   215.756(MHz)   5       TOP     
  4     clk_audio    0.044(MHz)     438.356(MHz)   3       TOP     
  5     clk_sdram    108.000(MHz)   159.339(MHz)   6       TOP     
No timing paths to get frequency of clk_135!
No timing paths to get frequency of clk_sdramp!
No timing paths to get frequency of clk_cpu!
No timing paths to get frequency of clk_grom!
No timing paths to get frequency of clk_135_inst/rpll_inst/CLKOUTP.default_gen_clk!
No timing paths to get frequency of clk_135_inst/rpll_inst/CLKOUTD.default_gen_clk!
No timing paths to get frequency of clk_135_inst/rpll_inst/CLKOUTD3.default_gen_clk!
No timing paths to get frequency of clk_sdramp_inst/rpll_inst/CLKOUTD.default_gen_clk!
No timing paths to get frequency of clk_sdramp_inst/rpll_inst/CLKOUTD3.default_gen_clk!

2.4 Total Negative Slack Summary
                      Clock Name                       Analysis Type   EndPoints TNS   Number of EndPoints  
 ==================================================== =============== =============== ===================== 
  clk                                                  setup           0.000           0                    
  clk                                                  hold            0.000           0                    
  clk_50                                               setup           0.000           0                    
  clk_50                                               hold            0.000           0                    
  clk_125                                              setup           0.000           0                    
  clk_125                                              hold            0.000           0                    
  clk_135                                              setup           0.000           0                    
  clk_135                                              hold            0.000           0                    
  clk_audio                                            setup           0.000           0                    
  clk_audio                                            hold            0.000           0                    
  clk_sdramp                                           setup           0.000           0                    
  clk_sdramp                                           hold            0.000           0                    
  clk_sdram                                            setup           0.000           0                    
  clk_sdram                                            hold            0.000           0                    
  clk_cpu                                              setup           0.000           0                    
  clk_cpu                                              hold            0.000           0                    
  clk_grom                                             setup           0.000           0                    
  clk_grom                                             hold            0.000           0                    
  clk_135_inst/rpll_inst/CLKOUTP.default_gen_clk       setup           0.000           0                    
  clk_135_inst/rpll_inst/CLKOUTP.default_gen_clk       hold            0.000           0                    
  clk_135_inst/rpll_inst/CLKOUTD.default_gen_clk       setup           0.000           0                    
  clk_135_inst/rpll_inst/CLKOUTD.default_gen_clk       hold            0.000           0                    
  clk_135_inst/rpll_inst/CLKOUTD3.default_gen_clk      setup           0.000           0                    
  clk_135_inst/rpll_inst/CLKOUTD3.default_gen_clk      hold            0.000           0                    
  clk_sdramp_inst/rpll_inst/CLKOUTD.default_gen_clk    setup           0.000           0                    
  clk_sdramp_inst/rpll_inst/CLKOUTD.default_gen_clk    hold            0.000           0                    
  clk_sdramp_inst/rpll_inst/CLKOUTD3.default_gen_clk   setup           0.000           0                    
  clk_sdramp_inst/rpll_inst/CLKOUTD3.default_gen_clk   hold            0.000           0                    


3. Timing Details
3.1 Path Slacks Table
3.1.1 Setup Paths Table
<Report Command>:report_timing -setup -max_paths 25 -max_common_paths 1
  Path Number   Path Slack   From Node                   To Node                   From Clock    To Clock     Relation   Clock Skew   Data Delay  
 ============= ============ ============ ======================================== ============ ============= ========== ============ ============ 
  1             -7.579       rst_n_s0/Q   SPI_MCP3202/r_DATA_6_s0/CE               clk:[R]      clk_125:[R]   0.001      0.827        6.683       
  2             -7.529       rst_n_s0/Q   SPI_MCP3202/r_DATA_7_s0/CE               clk:[R]      clk_125:[R]   0.001      0.827        6.633       
  3             -7.382       rst_n_s0/Q   SPI_MCP3202/r_DATA_8_s0/CE               clk:[R]      clk_125:[R]   0.001      0.827        6.486       
  4             -7.057       rst_n_s0/Q   SPI_MCP3202/r_DATA_3_s0/CE               clk:[R]      clk_125:[R]   0.001      0.827        6.161       
  5             -7.057       rst_n_s0/Q   SPI_MCP3202/r_DATA_4_s0/CE               clk:[R]      clk_125:[R]   0.001      0.827        6.161       
  6             -7.013       rst_n_s0/Q   SPI_MCP3202/r_DATA_10_s0/CE              clk:[R]      clk_125:[R]   0.001      0.827        6.117       
  7             -6.974       rst_n_s0/Q   SPI_MCP3202/r_DATA_2_s0/CE               clk:[R]      clk_125:[R]   0.001      0.827        6.078       
  8             -6.974       rst_n_s0/Q   SPI_MCP3202/r_DATA_5_s0/CE               clk:[R]      clk_125:[R]   0.001      0.827        6.078       
  9             -6.873       rst_n_s0/Q   SPI_MCP3202/r_DATA_9_s0/CE               clk:[R]      clk_125:[R]   0.001      0.827        5.977       
  10            -6.740       rst_n_s0/Q   SPI_MCP3202/r_MOSI_s1/D                  clk:[R]      clk_125:[R]   0.001      0.827        5.844       
  11            -6.739       rst_n_s0/Q   SPI_MCP3202/r_DATA_11_s0/CE              clk:[R]      clk_125:[R]   0.001      0.827        5.843       
  12            -6.660       rst_n_s0/Q   SPI_MCP3202/r_DV_s1/CE                   clk:[R]      clk_125:[R]   0.001      0.827        5.764       
  13            -6.590       rst_n_s0/Q   SPI_MCP3202/r_STATE_0_s2/D               clk:[R]      clk_125:[R]   0.001      0.827        5.694       
  14            -6.590       rst_n_s0/Q   SPI_MCP3202/r_STATE_1_s1/D               clk:[R]      clk_125:[R]   0.001      0.827        5.694       
  15            -6.414       rst_n_s0/Q   SPI_MCP3202/r_CS_s10/D                   clk:[R]      clk_125:[R]   0.001      0.827        5.518       
  16            -5.995       rst_n_s0/Q   SPI_MCP3202/sample_counter_0_s1/D        clk:[R]      clk_125:[R]   0.001      0.827        5.099       
  17            -5.963       rst_n_s0/Q   SPI_MCP3202/sample_counter_3_s0/RESET    clk:[R]      clk_125:[R]   0.001      0.827        5.067       
  18            -5.963       rst_n_s0/Q   SPI_MCP3202/sample_counter_4_s0/RESET    clk:[R]      clk_125:[R]   0.001      0.827        5.067       
  19            -5.963       rst_n_s0/Q   SPI_MCP3202/sample_counter_5_s0/RESET    clk:[R]      clk_125:[R]   0.001      0.827        5.067       
  20            -5.963       rst_n_s0/Q   SPI_MCP3202/sample_counter_6_s0/RESET    clk:[R]      clk_125:[R]   0.001      0.827        5.067       
  21            -5.850       rst_n_s0/Q   SPI_MCP3202/r_STATE_0_s2/CE              clk:[R]      clk_125:[R]   0.001      0.827        4.954       
  22            -5.850       rst_n_s0/Q   SPI_MCP3202/r_STATE_1_s1/CE              clk:[R]      clk_125:[R]   0.001      0.827        4.954       
  23            -5.637       rst_n_s0/Q   SPI_MCP3202/sample_counter_11_s0/RESET   clk:[R]      clk_125:[R]   0.001      0.827        4.741       
  24            -5.637       rst_n_s0/Q   SPI_MCP3202/sample_counter_7_s0/RESET    clk:[R]      clk_125:[R]   0.001      0.827        4.741       
  25            -5.637       rst_n_s0/Q   SPI_MCP3202/sample_counter_8_s0/RESET    clk:[R]      clk_125:[R]   0.001      0.827        4.741       

3.1.2 Hold Paths Table
<Report Command>:report_timing -hold -max_paths 25 -max_common_paths 1
  Path Number   Path Slack           From Node                                        To Node                                From Clock      To Clock    Relation   Clock Skew   Data Delay  
 ============= ============ ============================ ================================================================= =============== ============ ========== ============ ============ 
  1             -0.848       vram/data_5_s0/Q             u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s/DI[5]     clk_sdram:[R]   clk:[R]      0.000      -1.355       0.791       
  2             -0.837       cswn_sdram_r_s0/Q            cs_latch_0_s0/D                                                   clk_sdram:[R]   clk:[R]      0.000      -1.355       0.564       
  3             -0.822       vram/data_6_s0/Q             u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s/DI[6]     clk_sdram:[R]   clk:[R]      0.000      -1.355       0.817       
  4             -0.736       csrn_sdram_r_s0/Q            CpuReq_s0/D                                                       clk_sdram:[R]   clk:[R]      0.000      -1.355       0.665       
  5             -0.705       cswn_sdram_r_s0/Q            CpuWrt_s0/D                                                       clk_sdram:[R]   clk:[R]      0.000      -1.355       0.696       
  6             -0.704       vram/data_4_s0/Q             u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s/DI[4]     clk_sdram:[R]   clk:[R]      0.000      -1.355       0.935       
  7             -0.683       vram/data_3_s0/Q             u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s/DI[3]     clk_sdram:[R]   clk:[R]      0.000      -1.355       0.957       
  8             -0.679       vram/data_7_s0/Q             u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s/DI[7]     clk_sdram:[R]   clk:[R]      0.000      -1.355       0.960       
  9             -0.679       vram/data_1_s0/Q             u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s/DI[1]     clk_sdram:[R]   clk:[R]      0.000      -1.355       0.960       
  10            -0.671       n385_s0/I0                   clk_grom_s0/D                                                     clk_grom:[R]    clk_50:[R]   0.000      -0.860       0.234       
  11            -0.613       n358_s1/I0                   clk_cpu_s0/D                                                      clk_cpu:[R]     clk_50:[R]   0.000      -0.860       0.292       
  12            -0.577       csrn_sdram_r_s0/Q            cs_latch_1_s0/D                                                   clk_sdram:[R]   clk:[R]      0.000      -1.355       0.824       
  13            -0.559       vram/data_2_s0/Q             u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s/DI[2]     clk_sdram:[R]   clk:[R]      0.000      -1.355       1.080       
  14            -0.541       vram/data_0_s0/Q             u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s/DI[0]     clk_sdram:[R]   clk:[R]      0.000      -1.355       1.098       
  15            -0.472       cswn_sdram_r_s0/Q            io_state_r_s5/D                                                   clk_sdram:[R]   clk:[R]      0.000      -1.355       0.929       
  16            -0.049       sample_6_s0/Q                audio_sample_word0[1]_6_s0/D                                      clk_125:[R]     clk:[R]      -0.001     -0.554       0.550       
  17            -0.049       sample_11_s0/Q               audio_sample_word0[1]_11_s0/D                                     clk_125:[R]     clk:[R]      -0.001     -0.554       0.550       
  18            -0.049       sample_13_s0/Q               audio_sample_word0[1]_13_s0/D                                     clk_125:[R]     clk:[R]      -0.001     -0.554       0.550       
  19            -0.044       sample_5_s0/Q                audio_sample_word0[1]_5_s0/D                                      clk_125:[R]     clk:[R]      -0.001     -0.554       0.555       
  20            -0.044       sample_8_s0/Q                audio_sample_word0[1]_8_s0/D                                      clk_125:[R]     clk:[R]      -0.001     -0.554       0.555       
  21            -0.044       sample_10_s0/Q               audio_sample_word0[1]_10_s0/D                                     clk_125:[R]     clk:[R]      -0.001     -0.554       0.555       
  22            -0.044       sample_12_s0/Q               audio_sample_word0[1]_12_s0/D                                     clk_125:[R]     clk:[R]      -0.001     -0.554       0.555       
  23            -0.044       sample_14_s0/Q               audio_sample_word0[1]_14_s0/D                                     clk_125:[R]     clk:[R]      -0.001     -0.554       0.555       
  24            0.035        vram/u_sdram/rst_done_s0/Q   hdmi_pal/true_hdmi_output.packet_assembler/parity[4]_0_s1/RESET   clk_sdram:[R]   clk:[R]      0.000      -1.355       1.436       
  25            0.035        vram/u_sdram/rst_done_s0/Q   hdmi_pal/true_hdmi_output.packet_assembler/parity[4]_1_s1/RESET   clk_sdram:[R]   clk:[R]      0.000      -1.355       1.436       

3.1.3 Recovery Paths Table
<Report Command>:report_timing -recovery -max_paths 25 -max_common_paths 1
  Path Number   Path Slack   From Node                  To Node                  From Clock     To Clock      Relation   Clock Skew   Data Delay  
 ============= ============ ============ ====================================== ============ =============== ========== ============ ============ 
  1             -0.459       rst_n_s0/Q   serializer/gwSer2/RESET                clk:[R]      clk_135:[F]     3.704      1.775        2.201       
  2             -0.459       rst_n_s0/Q   serializer/gwSer1/RESET                clk:[R]      clk_135:[F]     3.704      1.775        2.201       
  3             -0.459       rst_n_s0/Q   serializer/gwSer0/RESET                clk:[R]      clk_135:[F]     3.704      1.775        2.201       
  4             3.237        rst_n_s0/Q   serializer/gwSer2/RESET                clk:[R]      clk_135:[R]     7.407      1.781        2.201       
  5             3.237        rst_n_s0/Q   serializer/gwSer1/RESET                clk:[R]      clk_135:[R]     7.407      1.781        2.201       
  6             3.237        rst_n_s0/Q   serializer/gwSer0/RESET                clk:[R]      clk_135:[R]     7.407      1.781        2.201       
  7             5.336        rst_n_s0/Q   vram/u_sdram/rst_cnt_0_s1/CLEAR        clk:[R]      clk_sdram:[R]   9.259      1.652        2.201       
  8             5.336        rst_n_s0/Q   vram/u_sdram/ff_busy_s2/PRESET         clk:[R]      clk_sdram:[R]   9.259      1.652        2.201       
  9             5.336        rst_n_s0/Q   vram/u_sdram/state_0_s1/CLEAR          clk:[R]      clk_sdram:[R]   9.259      1.652        2.201       
  10            5.336        rst_n_s0/Q   vram/u_sdram/state_1_s1/CLEAR          clk:[R]      clk_sdram:[R]   9.259      1.652        2.201       
  11            5.336        rst_n_s0/Q   vram/u_sdram/state_2_s1/CLEAR          clk:[R]      clk_sdram:[R]   9.259      1.652        2.201       
  12            5.336        rst_n_s0/Q   vram/u_sdram/FF_SDRAM_DQM_0_s1/CLEAR   clk:[R]      clk_sdram:[R]   9.259      1.652        2.201       
  13            5.336        rst_n_s0/Q   vram/u_sdram/FF_SDRAM_DQM_1_s1/CLEAR   clk:[R]      clk_sdram:[R]   9.259      1.652        2.201       
  14            5.336        rst_n_s0/Q   vram/u_sdram/FF_SDRAM_DQM_2_s1/CLEAR   clk:[R]      clk_sdram:[R]   9.259      1.652        2.201       
  15            5.336        rst_n_s0/Q   vram/u_sdram/FF_SDRAM_DQM_3_s1/CLEAR   clk:[R]      clk_sdram:[R]   9.259      1.652        2.201       
  16            5.336        rst_n_s0/Q   vram/u_sdram/dq_oen_s1/PRESET          clk:[R]      clk_sdram:[R]   9.259      1.652        2.201       
  17            5.336        rst_n_s0/Q   vram/u_sdram/rst_done_s0/CLEAR         clk:[R]      clk_sdram:[R]   9.259      1.652        2.201       
  18            5.336        rst_n_s0/Q   vram/u_sdram/rst_cnt_1_s0/CLEAR        clk:[R]      clk_sdram:[R]   9.259      1.652        2.201       
  19            5.336        rst_n_s0/Q   vram/u_sdram/rst_cnt_2_s0/CLEAR        clk:[R]      clk_sdram:[R]   9.259      1.652        2.201       
  20            5.336        rst_n_s0/Q   vram/u_sdram/rst_cnt_3_s0/CLEAR        clk:[R]      clk_sdram:[R]   9.259      1.652        2.201       
  21            5.336        rst_n_s0/Q   vram/u_sdram/rst_cnt_4_s0/CLEAR        clk:[R]      clk_sdram:[R]   9.259      1.652        2.201       
  22            5.336        rst_n_s0/Q   vram/u_sdram/rst_cnt_5_s0/CLEAR        clk:[R]      clk_sdram:[R]   9.259      1.652        2.201       
  23            34.683       rst_n_s0/Q   serializer/gwSer2/RESET                clk:[R]      clk:[R]         37.037     0.000        2.201       
  24            34.683       rst_n_s0/Q   serializer/gwSer1/RESET                clk:[R]      clk:[R]         37.037     0.000        2.201       
  25            34.683       rst_n_s0/Q   serializer/gwSer0/RESET                clk:[R]      clk:[R]         37.037     0.000        2.201       

3.1.4 Removal Paths Table
<Report Command>:report_timing -removal -max_paths 25 -max_common_paths 1
  Path Number   Path Slack           From Node                            To Node                     From Clock     To Clock   Relation   Clock Skew   Data Delay  
 ============= ============ ============================ ========================================== =============== ========== ========== ============ ============ 
  1             0.799        vram/u_sdram/rst_done_s0/Q   u_v9958/U_VDP_COMMAND/TRCLRACK_s2/CLEAR    clk_sdram:[R]   clk:[R]    0.000      -1.355       2.200       
  2             0.799        vram/u_sdram/rst_done_s0/Q   u_v9958/U_VDP_COMMAND/REGWRACK_s2/CLEAR    clk_sdram:[R]   clk:[R]    0.000      -1.355       2.200       
  3             0.799        vram/u_sdram/rst_done_s0/Q   u_v9958/U_VDP_COMMAND/VRAMWRREQ_s1/CLEAR   clk_sdram:[R]   clk:[R]    0.000      -1.355       2.200       
  4             0.799        vram/u_sdram/rst_done_s0/Q   u_v9958/U_VDP_COMMAND/STATE_15_s1/PRESET   clk_sdram:[R]   clk:[R]    0.000      -1.355       2.200       
  5             0.799        vram/u_sdram/rst_done_s0/Q   u_v9958/U_VDP_COMMAND/TR_s1/PRESET         clk_sdram:[R]   clk:[R]    0.000      -1.355       2.200       
  6             0.799        vram/u_sdram/rst_done_s0/Q   u_v9958/U_VDP_COMMAND/CMRWR_s1/CLEAR       clk_sdram:[R]   clk:[R]    0.000      -1.355       2.200       
  7             0.799        vram/u_sdram/rst_done_s0/Q   u_v9958/U_VDP_COMMAND/CMR_0_s1/CLEAR       clk_sdram:[R]   clk:[R]    0.000      -1.355       2.200       
  8             0.799        vram/u_sdram/rst_done_s0/Q   u_v9958/U_VDP_COMMAND/CMR_1_s1/CLEAR       clk_sdram:[R]   clk:[R]    0.000      -1.355       2.200       
  9             0.799        vram/u_sdram/rst_done_s0/Q   u_v9958/U_VDP_COMMAND/CMR_2_s1/CLEAR       clk_sdram:[R]   clk:[R]    0.000      -1.355       2.200       
  10            0.799        vram/u_sdram/rst_done_s0/Q   u_v9958/U_VDP_COMMAND/CMR_3_s1/CLEAR       clk_sdram:[R]   clk:[R]    0.000      -1.355       2.200       
  11            0.799        vram/u_sdram/rst_done_s0/Q   u_v9958/U_VDP_COMMAND/CMR_4_s1/CLEAR       clk_sdram:[R]   clk:[R]    0.000      -1.355       2.200       
  12            0.799        vram/u_sdram/rst_done_s0/Q   u_v9958/U_VDP_COMMAND/CMR_5_s1/CLEAR       clk_sdram:[R]   clk:[R]    0.000      -1.355       2.200       
  13            0.799        vram/u_sdram/rst_done_s0/Q   u_v9958/U_VDP_COMMAND/CMR_6_s1/CLEAR       clk_sdram:[R]   clk:[R]    0.000      -1.355       2.200       
  14            0.799        vram/u_sdram/rst_done_s0/Q   u_v9958/U_VDP_COMMAND/CMR_7_s1/CLEAR       clk_sdram:[R]   clk:[R]    0.000      -1.355       2.200       
  15            0.799        vram/u_sdram/rst_done_s0/Q   u_v9958/U_VDP_COMMAND/CLR_0_s1/CLEAR       clk_sdram:[R]   clk:[R]    0.000      -1.355       2.200       
  16            0.799        vram/u_sdram/rst_done_s0/Q   u_v9958/U_VDP_COMMAND/CLR_1_s1/CLEAR       clk_sdram:[R]   clk:[R]    0.000      -1.355       2.200       
  17            0.799        vram/u_sdram/rst_done_s0/Q   u_v9958/U_VDP_COMMAND/CLR_2_s1/CLEAR       clk_sdram:[R]   clk:[R]    0.000      -1.355       2.200       
  18            0.799        vram/u_sdram/rst_done_s0/Q   u_v9958/U_VDP_COMMAND/CLR_3_s1/CLEAR       clk_sdram:[R]   clk:[R]    0.000      -1.355       2.200       
  19            0.799        vram/u_sdram/rst_done_s0/Q   u_v9958/U_VDP_COMMAND/CLR_4_s1/CLEAR       clk_sdram:[R]   clk:[R]    0.000      -1.355       2.200       
  20            0.799        vram/u_sdram/rst_done_s0/Q   u_v9958/U_VDP_COMMAND/CLR_5_s1/CLEAR       clk_sdram:[R]   clk:[R]    0.000      -1.355       2.200       
  21            0.799        vram/u_sdram/rst_done_s0/Q   u_v9958/U_VDP_COMMAND/CLR_6_s1/CLEAR       clk_sdram:[R]   clk:[R]    0.000      -1.355       2.200       
  22            0.799        vram/u_sdram/rst_done_s0/Q   u_v9958/U_VDP_COMMAND/CLR_7_s1/CLEAR       clk_sdram:[R]   clk:[R]    0.000      -1.355       2.200       
  23            0.799        vram/u_sdram/rst_done_s0/Q   u_v9958/U_VDP_COMMAND/NY_0_s1/CLEAR        clk_sdram:[R]   clk:[R]    0.000      -1.355       2.200       
  24            0.799        vram/u_sdram/rst_done_s0/Q   u_v9958/U_VDP_COMMAND/NY_1_s1/CLEAR        clk_sdram:[R]   clk:[R]    0.000      -1.355       2.200       
  25            0.799        vram/u_sdram/rst_done_s0/Q   u_v9958/U_VDP_COMMAND/NY_2_s1/CLEAR        clk_sdram:[R]   clk:[R]    0.000      -1.355       2.200       

3.2 Minimum Pulse Width Table
Report Command:report_min_pulse_width -nworst 10 -detail
  Number   Slack   Actual Width   Required Width        Type          Clock                Objects              
 ======== ======= ============== ================ ================= ========= ================================= 
  1        2.888   3.888          1.000            Low Pulse Width   clk_125   sample_14_s0                     
  2        2.888   3.888          1.000            Low Pulse Width   clk_125   sample_13_s0                     
  3        2.888   3.888          1.000            Low Pulse Width   clk_125   sample_12_s0                     
  4        2.888   3.888          1.000            Low Pulse Width   clk_125   sample_11_s0                     
  5        2.888   3.888          1.000            Low Pulse Width   clk_125   sample_10_s0                     
  6        2.888   3.888          1.000            Low Pulse Width   clk_125   sample_9_s0                      
  7        2.888   3.888          1.000            Low Pulse Width   clk_125   SPI_MCP3202/sample_counter_4_s0  
  8        2.888   3.888          1.000            Low Pulse Width   clk_125   SPI_MCP3202/r_DATA_7_s0          
  9        2.888   3.888          1.000            Low Pulse Width   clk_125   SPI_MCP3202/r_SCK_enable_s1      
  10       2.888   3.888          1.000            Low Pulse Width   clk_125   SPI_MCP3202/r_DV_s1              

3.3 Timing Report By Analysis Type
3.3.1 Setup Analysis Report
Report Command:report_timing -setup -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : -7.579
Data Arrival Time : 1008.578
Data Required Time: 1000.999
From              : rst_n_s0
To                : r_DATA_6_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                   NODE             
 ========== ========= ====== ==== ======== ============== ============================ 
  999.999    999.999                                       active clock edge time      
  999.999    0.000                                         clk                         
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                  
  1000.681   0.683     tINS   RR   2514     IOL7[A]        clk_ibuf/O                  
  1001.895   1.213     tNET   RR   1        R45C25[1][A]   rst_n_s0/CLK                
  1002.127   0.232     tC2Q   RF   3        R45C25[1][A]   rst_n_s0/Q                  
  1002.314   0.187     tNET   FF   1        R45C24[3][A]   reset_n_w_s0/I0             
  1002.767   0.453     tINS   FF   47       R45C24[3][A]   reset_n_w_s0/F              
  1005.941   3.174     tNET   FF   1        R32C48[0][A]   SPI_MCP3202/n257_s9/I1      
  1006.511   0.570     tINS   FR   3        R32C48[0][A]   SPI_MCP3202/n257_s9/F       
  1006.515   0.004     tNET   RR   1        R32C48[0][B]   SPI_MCP3202/n292_s7/I3      
  1006.886   0.371     tINS   RF   7        R32C48[0][B]   SPI_MCP3202/n292_s7/F       
  1007.312   0.426     tNET   FF   1        R31C46[3][B]   SPI_MCP3202/n294_s7/I3      
  1007.882   0.570     tINS   FR   2        R31C46[3][B]   SPI_MCP3202/n294_s7/F       
  1007.885   0.003     tNET   RR   1        R31C46[3][A]   SPI_MCP3202/n295_s5/I1      
  1008.434   0.549     tINS   RR   1        R31C46[3][A]   SPI_MCP3202/n295_s5/F       
  1008.578   0.144     tNET   RR   1        R31C46[1][A]   SPI_MCP3202/r_DATA_6_s0/CE  

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                   NODE              
 ========== ========== ====== ==== ======== ============== ============================= 
  1000.000   1000.000                                       active clock edge time       
  1000.000   0.000                                          clk_125                      
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I               
  1000.682   0.683      tINS   RR   46       IOL29[B]       clk_125_ibuf/O               
  1001.069   0.386      tNET   RR   1        R31C46[1][A]   SPI_MCP3202/r_DATA_6_s0/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/r_DATA_6_s0      
  1000.999   -0.035     tSu         1        R31C46[1][A]   SPI_MCP3202/r_DATA_6_s0      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 6
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 2.513 37.601%, 
                    route: 3.938 58.928%, 
                    tC2Q: 0.232 3.471%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path2						
Path Summary:
Slack             : -7.529
Data Arrival Time : 1008.527
Data Required Time: 1000.999
From              : rst_n_s0
To                : r_DATA_7_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                   NODE             
 ========== ========= ====== ==== ======== ============== ============================ 
  999.999    999.999                                       active clock edge time      
  999.999    0.000                                         clk                         
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                  
  1000.681   0.683     tINS   RR   2514     IOL7[A]        clk_ibuf/O                  
  1001.895   1.213     tNET   RR   1        R45C25[1][A]   rst_n_s0/CLK                
  1002.127   0.232     tC2Q   RF   3        R45C25[1][A]   rst_n_s0/Q                  
  1002.314   0.187     tNET   FF   1        R45C24[3][A]   reset_n_w_s0/I0             
  1002.767   0.453     tINS   FF   47       R45C24[3][A]   reset_n_w_s0/F              
  1005.941   3.174     tNET   FF   1        R32C48[0][A]   SPI_MCP3202/n257_s9/I1      
  1006.511   0.570     tINS   FR   3        R32C48[0][A]   SPI_MCP3202/n257_s9/F       
  1006.515   0.004     tNET   RR   1        R32C48[0][B]   SPI_MCP3202/n292_s7/I3      
  1006.886   0.371     tINS   RF   7        R32C48[0][B]   SPI_MCP3202/n292_s7/F       
  1007.312   0.426     tNET   FF   1        R31C46[3][B]   SPI_MCP3202/n294_s7/I3      
  1007.882   0.570     tINS   FR   2        R31C46[3][B]   SPI_MCP3202/n294_s7/F       
  1008.056   0.174     tNET   RR   1        R31C47[1][B]   SPI_MCP3202/n294_s5/I3      
  1008.383   0.327     tINS   RR   1        R31C47[1][B]   SPI_MCP3202/n294_s5/F       
  1008.527   0.144     tNET   RR   1        R31C47[1][A]   SPI_MCP3202/r_DATA_7_s0/CE  

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                   NODE              
 ========== ========== ====== ==== ======== ============== ============================= 
  1000.000   1000.000                                       active clock edge time       
  1000.000   0.000                                          clk_125                      
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I               
  1000.682   0.683      tINS   RR   46       IOL29[B]       clk_125_ibuf/O               
  1001.069   0.386      tNET   RR   1        R31C47[1][A]   SPI_MCP3202/r_DATA_7_s0/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/r_DATA_7_s0      
  1000.999   -0.035     tSu         1        R31C47[1][A]   SPI_MCP3202/r_DATA_7_s0      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 6
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 2.291 34.542%, 
                    route: 4.110 61.960%, 
                    tC2Q: 0.232 3.498%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path3						
Path Summary:
Slack             : -7.382
Data Arrival Time : 1008.381
Data Required Time: 1000.999
From              : rst_n_s0
To                : r_DATA_8_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                   NODE             
 ========== ========= ====== ==== ======== ============== ============================ 
  999.999    999.999                                       active clock edge time      
  999.999    0.000                                         clk                         
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                  
  1000.681   0.683     tINS   RR   2514     IOL7[A]        clk_ibuf/O                  
  1001.895   1.213     tNET   RR   1        R45C25[1][A]   rst_n_s0/CLK                
  1002.127   0.232     tC2Q   RF   3        R45C25[1][A]   rst_n_s0/Q                  
  1002.314   0.187     tNET   FF   1        R45C24[3][A]   reset_n_w_s0/I0             
  1002.767   0.453     tINS   FF   47       R45C24[3][A]   reset_n_w_s0/F              
  1005.941   3.174     tNET   FF   1        R32C48[0][A]   SPI_MCP3202/n257_s9/I1      
  1006.511   0.570     tINS   FR   3        R32C48[0][A]   SPI_MCP3202/n257_s9/F       
  1006.515   0.004     tNET   RR   1        R32C48[0][B]   SPI_MCP3202/n292_s7/I3      
  1006.886   0.371     tINS   RF   7        R32C48[0][B]   SPI_MCP3202/n292_s7/F       
  1007.688   0.802     tNET   FF   1        R32C47[1][B]   SPI_MCP3202/n293_s5/I2      
  1008.237   0.549     tINS   FR   1        R32C47[1][B]   SPI_MCP3202/n293_s5/F       
  1008.381   0.144     tNET   RR   1        R32C47[2][A]   SPI_MCP3202/r_DATA_8_s0/CE  

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                   NODE              
 ========== ========== ====== ==== ======== ============== ============================= 
  1000.000   1000.000                                       active clock edge time       
  1000.000   0.000                                          clk_125                      
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I               
  1000.682   0.683      tINS   RR   46       IOL29[B]       clk_125_ibuf/O               
  1001.069   0.386      tNET   RR   1        R32C47[2][A]   SPI_MCP3202/r_DATA_8_s0/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/r_DATA_8_s0      
  1000.999   -0.035     tSu         1        R32C47[2][A]   SPI_MCP3202/r_DATA_8_s0      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 5
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 1.943 29.955%, 
                    route: 4.311 66.469%, 
                    tC2Q: 0.232 3.577%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path4						
Path Summary:
Slack             : -7.057
Data Arrival Time : 1008.056
Data Required Time: 1000.999
From              : rst_n_s0
To                : r_DATA_3_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                   NODE             
 ========== ========= ====== ==== ======== ============== ============================ 
  999.999    999.999                                       active clock edge time      
  999.999    0.000                                         clk                         
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                  
  1000.681   0.683     tINS   RR   2514     IOL7[A]        clk_ibuf/O                  
  1001.895   1.213     tNET   RR   1        R45C25[1][A]   rst_n_s0/CLK                
  1002.127   0.232     tC2Q   RF   3        R45C25[1][A]   rst_n_s0/Q                  
  1002.314   0.187     tNET   FF   1        R45C24[3][A]   reset_n_w_s0/I0             
  1002.767   0.453     tINS   FF   47       R45C24[3][A]   reset_n_w_s0/F              
  1005.941   3.174     tNET   FF   1        R32C48[0][A]   SPI_MCP3202/n257_s9/I1      
  1006.511   0.570     tINS   FR   3        R32C48[0][A]   SPI_MCP3202/n257_s9/F       
  1006.515   0.004     tNET   RR   1        R32C48[0][B]   SPI_MCP3202/n292_s7/I3      
  1006.886   0.371     tINS   RF   7        R32C48[0][B]   SPI_MCP3202/n292_s7/F       
  1007.158   0.272     tNET   FF   1        R32C46[3][B]   SPI_MCP3202/n298_s5/I3      
  1007.728   0.570     tINS   FR   1        R32C46[3][B]   SPI_MCP3202/n298_s5/F       
  1008.056   0.328     tNET   RR   1        R33C46[1][A]   SPI_MCP3202/r_DATA_3_s0/CE  

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                   NODE              
 ========== ========== ====== ==== ======== ============== ============================= 
  1000.000   1000.000                                       active clock edge time       
  1000.000   0.000                                          clk_125                      
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I               
  1000.682   0.683      tINS   RR   46       IOL29[B]       clk_125_ibuf/O               
  1001.069   0.386      tNET   RR   1        R33C46[1][A]   SPI_MCP3202/r_DATA_3_s0/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/r_DATA_3_s0      
  1000.999   -0.035     tSu         1        R33C46[1][A]   SPI_MCP3202/r_DATA_3_s0      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 5
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 1.964 31.879%, 
                    route: 3.965 64.355%, 
                    tC2Q: 0.232 3.766%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path5						
Path Summary:
Slack             : -7.057
Data Arrival Time : 1008.056
Data Required Time: 1000.999
From              : rst_n_s0
To                : r_DATA_4_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                   NODE             
 ========== ========= ====== ==== ======== ============== ============================ 
  999.999    999.999                                       active clock edge time      
  999.999    0.000                                         clk                         
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                  
  1000.681   0.683     tINS   RR   2514     IOL7[A]        clk_ibuf/O                  
  1001.895   1.213     tNET   RR   1        R45C25[1][A]   rst_n_s0/CLK                
  1002.127   0.232     tC2Q   RF   3        R45C25[1][A]   rst_n_s0/Q                  
  1002.314   0.187     tNET   FF   1        R45C24[3][A]   reset_n_w_s0/I0             
  1002.767   0.453     tINS   FF   47       R45C24[3][A]   reset_n_w_s0/F              
  1005.941   3.174     tNET   FF   1        R32C48[0][A]   SPI_MCP3202/n257_s9/I1      
  1006.511   0.570     tINS   FR   3        R32C48[0][A]   SPI_MCP3202/n257_s9/F       
  1006.515   0.004     tNET   RR   1        R32C48[0][B]   SPI_MCP3202/n292_s7/I3      
  1006.886   0.371     tINS   RF   7        R32C48[0][B]   SPI_MCP3202/n292_s7/F       
  1007.158   0.272     tNET   FF   1        R32C46[1][B]   SPI_MCP3202/n297_s5/I1      
  1007.728   0.570     tINS   FR   1        R32C46[1][B]   SPI_MCP3202/n297_s5/F       
  1008.056   0.328     tNET   RR   1        R31C46[2][A]   SPI_MCP3202/r_DATA_4_s0/CE  

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                   NODE              
 ========== ========== ====== ==== ======== ============== ============================= 
  1000.000   1000.000                                       active clock edge time       
  1000.000   0.000                                          clk_125                      
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I               
  1000.682   0.683      tINS   RR   46       IOL29[B]       clk_125_ibuf/O               
  1001.069   0.386      tNET   RR   1        R31C46[2][A]   SPI_MCP3202/r_DATA_4_s0/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/r_DATA_4_s0      
  1000.999   -0.035     tSu         1        R31C46[2][A]   SPI_MCP3202/r_DATA_4_s0      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 5
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 1.964 31.879%, 
                    route: 3.965 64.355%, 
                    tC2Q: 0.232 3.766%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path6						
Path Summary:
Slack             : -7.013
Data Arrival Time : 1008.012
Data Required Time: 1000.999
From              : rst_n_s0
To                : r_DATA_10_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                   NODE              
 ========== ========= ====== ==== ======== ============== ============================= 
  999.999    999.999                                       active clock edge time       
  999.999    0.000                                         clk                          
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                   
  1000.681   0.683     tINS   RR   2514     IOL7[A]        clk_ibuf/O                   
  1001.895   1.213     tNET   RR   1        R45C25[1][A]   rst_n_s0/CLK                 
  1002.127   0.232     tC2Q   RF   3        R45C25[1][A]   rst_n_s0/Q                   
  1002.314   0.187     tNET   FF   1        R45C24[3][A]   reset_n_w_s0/I0              
  1002.767   0.453     tINS   FF   47       R45C24[3][A]   reset_n_w_s0/F               
  1005.941   3.174     tNET   FF   1        R32C48[0][A]   SPI_MCP3202/n257_s9/I1       
  1006.496   0.555     tINS   FF   3        R32C48[0][A]   SPI_MCP3202/n257_s9/F        
  1006.752   0.256     tNET   FF   1        R32C46[3][A]   SPI_MCP3202/n290_s6/I3       
  1007.123   0.371     tINS   FF   2        R32C46[3][A]   SPI_MCP3202/n290_s6/F        
  1007.298   0.175     tNET   FF   1        R31C46[0][B]   SPI_MCP3202/n291_s5/I0       
  1007.868   0.570     tINS   FR   1        R31C46[0][B]   SPI_MCP3202/n291_s5/F        
  1008.012   0.144     tNET   RR   1        R31C46[0][A]   SPI_MCP3202/r_DATA_10_s0/CE  

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                    NODE              
 ========== ========== ====== ==== ======== ============== ============================== 
  1000.000   1000.000                                       active clock edge time        
  1000.000   0.000                                          clk_125                       
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I                
  1000.682   0.683      tINS   RR   46       IOL29[B]       clk_125_ibuf/O                
  1001.069   0.386      tNET   RR   1        R31C46[0][A]   SPI_MCP3202/r_DATA_10_s0/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/r_DATA_10_s0      
  1000.999   -0.035     tSu         1        R31C46[0][A]   SPI_MCP3202/r_DATA_10_s0      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 5
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 1.949 31.861%, 
                    route: 3.936 64.346%, 
                    tC2Q: 0.232 3.793%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path7						
Path Summary:
Slack             : -6.974
Data Arrival Time : 1007.973
Data Required Time: 1000.999
From              : rst_n_s0
To                : r_DATA_2_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                   NODE             
 ========== ========= ====== ==== ======== ============== ============================ 
  999.999    999.999                                       active clock edge time      
  999.999    0.000                                         clk                         
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                  
  1000.681   0.683     tINS   RR   2514     IOL7[A]        clk_ibuf/O                  
  1001.895   1.213     tNET   RR   1        R45C25[1][A]   rst_n_s0/CLK                
  1002.127   0.232     tC2Q   RF   3        R45C25[1][A]   rst_n_s0/Q                  
  1002.314   0.187     tNET   FF   1        R45C24[3][A]   reset_n_w_s0/I0             
  1002.767   0.453     tINS   FF   47       R45C24[3][A]   reset_n_w_s0/F              
  1005.941   3.174     tNET   FF   1        R32C48[0][A]   SPI_MCP3202/n257_s9/I1      
  1006.511   0.570     tINS   FR   3        R32C48[0][A]   SPI_MCP3202/n257_s9/F       
  1006.515   0.004     tNET   RR   1        R32C48[0][B]   SPI_MCP3202/n292_s7/I3      
  1006.886   0.371     tINS   RF   7        R32C48[0][B]   SPI_MCP3202/n292_s7/F       
  1007.318   0.432     tNET   FF   1        R31C47[2][B]   SPI_MCP3202/n299_s5/I3      
  1007.645   0.327     tINS   FR   1        R31C47[2][B]   SPI_MCP3202/n299_s5/F       
  1007.973   0.328     tNET   RR   1        R33C47[1][A]   SPI_MCP3202/r_DATA_2_s0/CE  

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                   NODE              
 ========== ========== ====== ==== ======== ============== ============================= 
  1000.000   1000.000                                       active clock edge time       
  1000.000   0.000                                          clk_125                      
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I               
  1000.682   0.683      tINS   RR   46       IOL29[B]       clk_125_ibuf/O               
  1001.069   0.386      tNET   RR   1        R33C47[1][A]   SPI_MCP3202/r_DATA_2_s0/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/r_DATA_2_s0      
  1000.999   -0.035     tSu         1        R33C47[1][A]   SPI_MCP3202/r_DATA_2_s0      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 5
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 1.721 28.315%, 
                    route: 4.125 67.868%, 
                    tC2Q: 0.232 3.817%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path8						
Path Summary:
Slack             : -6.974
Data Arrival Time : 1007.973
Data Required Time: 1000.999
From              : rst_n_s0
To                : r_DATA_5_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                   NODE             
 ========== ========= ====== ==== ======== ============== ============================ 
  999.999    999.999                                       active clock edge time      
  999.999    0.000                                         clk                         
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                  
  1000.681   0.683     tINS   RR   2514     IOL7[A]        clk_ibuf/O                  
  1001.895   1.213     tNET   RR   1        R45C25[1][A]   rst_n_s0/CLK                
  1002.127   0.232     tC2Q   RF   3        R45C25[1][A]   rst_n_s0/Q                  
  1002.314   0.187     tNET   FF   1        R45C24[3][A]   reset_n_w_s0/I0             
  1002.767   0.453     tINS   FF   47       R45C24[3][A]   reset_n_w_s0/F              
  1005.941   3.174     tNET   FF   1        R32C48[0][A]   SPI_MCP3202/n257_s9/I1      
  1006.511   0.570     tINS   FR   3        R32C48[0][A]   SPI_MCP3202/n257_s9/F       
  1006.515   0.004     tNET   RR   1        R32C48[0][B]   SPI_MCP3202/n292_s7/I3      
  1006.886   0.371     tINS   RF   7        R32C48[0][B]   SPI_MCP3202/n292_s7/F       
  1007.318   0.432     tNET   FF   1        R31C47[3][A]   SPI_MCP3202/n296_s5/I3      
  1007.645   0.327     tINS   FR   1        R31C47[3][A]   SPI_MCP3202/n296_s5/F       
  1007.973   0.328     tNET   RR   1        R32C47[1][A]   SPI_MCP3202/r_DATA_5_s0/CE  

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                   NODE              
 ========== ========== ====== ==== ======== ============== ============================= 
  1000.000   1000.000                                       active clock edge time       
  1000.000   0.000                                          clk_125                      
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I               
  1000.682   0.683      tINS   RR   46       IOL29[B]       clk_125_ibuf/O               
  1001.069   0.386      tNET   RR   1        R32C47[1][A]   SPI_MCP3202/r_DATA_5_s0/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/r_DATA_5_s0      
  1000.999   -0.035     tSu         1        R32C47[1][A]   SPI_MCP3202/r_DATA_5_s0      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 5
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 1.721 28.315%, 
                    route: 4.125 67.868%, 
                    tC2Q: 0.232 3.817%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path9						
Path Summary:
Slack             : -6.873
Data Arrival Time : 1007.872
Data Required Time: 1000.999
From              : rst_n_s0
To                : r_DATA_9_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                   NODE             
 ========== ========= ====== ==== ======== ============== ============================ 
  999.999    999.999                                       active clock edge time      
  999.999    0.000                                         clk                         
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                  
  1000.681   0.683     tINS   RR   2514     IOL7[A]        clk_ibuf/O                  
  1001.895   1.213     tNET   RR   1        R45C25[1][A]   rst_n_s0/CLK                
  1002.127   0.232     tC2Q   RF   3        R45C25[1][A]   rst_n_s0/Q                  
  1002.314   0.187     tNET   FF   1        R45C24[3][A]   reset_n_w_s0/I0             
  1002.767   0.453     tINS   FF   47       R45C24[3][A]   reset_n_w_s0/F              
  1005.941   3.174     tNET   FF   1        R32C48[0][A]   SPI_MCP3202/n257_s9/I1      
  1006.511   0.570     tINS   FR   3        R32C48[0][A]   SPI_MCP3202/n257_s9/F       
  1006.515   0.004     tNET   RR   1        R32C48[0][B]   SPI_MCP3202/n292_s7/I3      
  1006.886   0.371     tINS   RF   7        R32C48[0][B]   SPI_MCP3202/n292_s7/F       
  1007.158   0.272     tNET   FF   1        R32C46[2][B]   SPI_MCP3202/n292_s5/I3      
  1007.728   0.570     tINS   FR   1        R32C46[2][B]   SPI_MCP3202/n292_s5/F       
  1007.872   0.144     tNET   RR   1        R32C46[1][A]   SPI_MCP3202/r_DATA_9_s0/CE  

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                   NODE              
 ========== ========== ====== ==== ======== ============== ============================= 
  1000.000   1000.000                                       active clock edge time       
  1000.000   0.000                                          clk_125                      
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I               
  1000.682   0.683      tINS   RR   46       IOL29[B]       clk_125_ibuf/O               
  1001.069   0.386      tNET   RR   1        R32C46[1][A]   SPI_MCP3202/r_DATA_9_s0/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/r_DATA_9_s0      
  1000.999   -0.035     tSu         1        R32C46[1][A]   SPI_MCP3202/r_DATA_9_s0      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 5
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 1.964 32.859%, 
                    route: 3.781 63.260%, 
                    tC2Q: 0.232 3.881%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path10						
Path Summary:
Slack             : -6.740
Data Arrival Time : 1007.739
Data Required Time: 1000.999
From              : rst_n_s0
To                : r_MOSI_s1
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                 NODE            
 ========== ========= ====== ==== ======== ============== ========================= 
  999.999    999.999                                       active clock edge time   
  999.999    0.000                                         clk                      
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I               
  1000.681   0.683     tINS   RR   2514     IOL7[A]        clk_ibuf/O               
  1001.895   1.213     tNET   RR   1        R45C25[1][A]   rst_n_s0/CLK             
  1002.127   0.232     tC2Q   RF   3        R45C25[1][A]   rst_n_s0/Q               
  1002.314   0.187     tNET   FF   1        R45C24[3][A]   reset_n_w_s0/I0          
  1002.767   0.453     tINS   FF   47       R45C24[3][A]   reset_n_w_s0/F           
  1005.941   3.174     tNET   FF   1        R32C48[0][A]   SPI_MCP3202/n257_s9/I1   
  1006.496   0.555     tINS   FF   3        R32C48[0][A]   SPI_MCP3202/n257_s9/F    
  1006.902   0.406     tNET   FF   1        R33C48[3][A]   SPI_MCP3202/n257_s7/I1   
  1007.273   0.371     tINS   FF   1        R33C48[3][A]   SPI_MCP3202/n257_s7/F    
  1007.277   0.004     tNET   FF   1        R33C48[0][A]   SPI_MCP3202/n257_s5/I2   
  1007.739   0.462     tINS   FR   1        R33C48[0][A]   SPI_MCP3202/n257_s5/F    
  1007.739   0.000     tNET   RR   1        R33C48[0][A]   SPI_MCP3202/r_MOSI_s1/D  

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                  NODE             
 ========== ========== ====== ==== ======== ============== =========================== 
  1000.000   1000.000                                       active clock edge time     
  1000.000   0.000                                          clk_125                    
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I             
  1000.682   0.683      tINS   RR   46       IOL29[B]       clk_125_ibuf/O             
  1001.069   0.386      tNET   RR   1        R33C48[0][A]   SPI_MCP3202/r_MOSI_s1/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/r_MOSI_s1      
  1000.999   -0.035     tSu         1        R33C48[0][A]   SPI_MCP3202/r_MOSI_s1      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 5
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 1.841 31.501%, 
                    route: 3.771 64.530%, 
                    tC2Q: 0.232 3.970%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path11						
Path Summary:
Slack             : -6.739
Data Arrival Time : 1007.738
Data Required Time: 1000.999
From              : rst_n_s0
To                : r_DATA_11_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                   NODE              
 ========== ========= ====== ==== ======== ============== ============================= 
  999.999    999.999                                       active clock edge time       
  999.999    0.000                                         clk                          
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                   
  1000.681   0.683     tINS   RR   2514     IOL7[A]        clk_ibuf/O                   
  1001.895   1.213     tNET   RR   1        R45C25[1][A]   rst_n_s0/CLK                 
  1002.127   0.232     tC2Q   RF   3        R45C25[1][A]   rst_n_s0/Q                   
  1002.314   0.187     tNET   FF   1        R45C24[3][A]   reset_n_w_s0/I0              
  1002.767   0.453     tINS   FF   47       R45C24[3][A]   reset_n_w_s0/F               
  1005.941   3.174     tNET   FF   1        R32C48[0][A]   SPI_MCP3202/n257_s9/I1       
  1006.496   0.555     tINS   FF   3        R32C48[0][A]   SPI_MCP3202/n257_s9/F        
  1006.752   0.256     tNET   FF   1        R32C46[3][A]   SPI_MCP3202/n290_s6/I3       
  1007.123   0.371     tINS   FF   2        R32C46[3][A]   SPI_MCP3202/n290_s6/F        
  1007.132   0.009     tNET   FF   1        R32C46[0][B]   SPI_MCP3202/n290_s5/I0       
  1007.594   0.462     tINS   FR   1        R32C46[0][B]   SPI_MCP3202/n290_s5/F        
  1007.738   0.144     tNET   RR   1        R32C46[0][A]   SPI_MCP3202/r_DATA_11_s0/CE  

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                    NODE              
 ========== ========== ====== ==== ======== ============== ============================== 
  1000.000   1000.000                                       active clock edge time        
  1000.000   0.000                                          clk_125                       
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I                
  1000.682   0.683      tINS   RR   46       IOL29[B]       clk_125_ibuf/O                
  1001.069   0.386      tNET   RR   1        R32C46[0][A]   SPI_MCP3202/r_DATA_11_s0/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/r_DATA_11_s0      
  1000.999   -0.035     tSu         1        R32C46[0][A]   SPI_MCP3202/r_DATA_11_s0      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 5
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 1.841 31.507%, 
                    route: 3.770 64.522%, 
                    tC2Q: 0.232 3.971%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path12						
Path Summary:
Slack             : -6.660
Data Arrival Time : 1007.659
Data Required Time: 1000.999
From              : rst_n_s0
To                : r_DV_s1
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                 NODE           
 ========== ========= ====== ==== ======== ============== ======================== 
  999.999    999.999                                       active clock edge time  
  999.999    0.000                                         clk                     
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I              
  1000.681   0.683     tINS   RR   2514     IOL7[A]        clk_ibuf/O              
  1001.895   1.213     tNET   RR   1        R45C25[1][A]   rst_n_s0/CLK            
  1002.127   0.232     tC2Q   RF   3        R45C25[1][A]   rst_n_s0/Q              
  1002.314   0.187     tNET   FF   1        R45C24[3][A]   reset_n_w_s0/I0         
  1002.767   0.453     tINS   FF   47       R45C24[3][A]   reset_n_w_s0/F          
  1006.189   3.422     tNET   FF   1        R32C47[0][B]   SPI_MCP3202/n302_s8/I1  
  1006.759   0.570     tINS   FR   1        R32C47[0][B]   SPI_MCP3202/n302_s8/F   
  1006.761   0.001     tNET   RR   1        R32C47[2][B]   SPI_MCP3202/n302_s5/I0  
  1007.331   0.570     tINS   RR   1        R32C47[2][B]   SPI_MCP3202/n302_s5/F   
  1007.659   0.328     tNET   RR   1        R33C47[2][A]   SPI_MCP3202/r_DV_s1/CE  

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                 NODE            
 ========== ========== ====== ==== ======== ============== ========================= 
  1000.000   1000.000                                       active clock edge time   
  1000.000   0.000                                          clk_125                  
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I           
  1000.682   0.683      tINS   RR   46       IOL29[B]       clk_125_ibuf/O           
  1001.069   0.386      tNET   RR   1        R33C47[2][A]   SPI_MCP3202/r_DV_s1/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/r_DV_s1      
  1000.999   -0.035     tSu         1        R33C47[2][A]   SPI_MCP3202/r_DV_s1      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 4
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 1.593 27.638%, 
                    route: 3.939 68.337%, 
                    tC2Q: 0.232 4.025%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path13						
Path Summary:
Slack             : -6.590
Data Arrival Time : 1007.589
Data Required Time: 1000.999
From              : rst_n_s0
To                : r_STATE_0_s2
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                   NODE             
 ========== ========= ====== ==== ======== ============== ============================ 
  999.999    999.999                                       active clock edge time      
  999.999    0.000                                         clk                         
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                  
  1000.681   0.683     tINS   RR   2514     IOL7[A]        clk_ibuf/O                  
  1001.895   1.213     tNET   RR   1        R45C25[1][A]   rst_n_s0/CLK                
  1002.127   0.232     tC2Q   RF   3        R45C25[1][A]   rst_n_s0/Q                  
  1002.314   0.187     tNET   FF   1        R45C24[3][A]   reset_n_w_s0/I0             
  1002.767   0.453     tINS   FF   47       R45C24[3][A]   reset_n_w_s0/F              
  1005.604   2.837     tNET   FF   1        R29C47[3][A]   SPI_MCP3202/n257_s15/I2     
  1006.153   0.549     tINS   FR   1        R29C47[3][A]   SPI_MCP3202/n257_s15/F      
  1006.155   0.001     tNET   RR   1        R29C47[3][B]   SPI_MCP3202/n257_s6/I2      
  1006.608   0.453     tINS   RF   4        R29C47[3][B]   SPI_MCP3202/n257_s6/F       
  1007.019   0.411     tNET   FF   1        R29C48[1][A]   SPI_MCP3202/n304_s6/I0      
  1007.589   0.570     tINS   FR   1        R29C48[1][A]   SPI_MCP3202/n304_s6/F       
  1007.589   0.000     tNET   RR   1        R29C48[1][A]   SPI_MCP3202/r_STATE_0_s2/D  

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                    NODE              
 ========== ========== ====== ==== ======== ============== ============================== 
  1000.000   1000.000                                       active clock edge time        
  1000.000   0.000                                          clk_125                       
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I                
  1000.682   0.683      tINS   RR   46       IOL29[B]       clk_125_ibuf/O                
  1001.069   0.386      tNET   RR   1        R29C48[1][A]   SPI_MCP3202/r_STATE_0_s2/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/r_STATE_0_s2      
  1000.999   -0.035     tSu         1        R29C48[1][A]   SPI_MCP3202/r_STATE_0_s2      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 5
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 2.025 35.561%, 
                    route: 3.437 60.365%, 
                    tC2Q: 0.232 4.074%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path14						
Path Summary:
Slack             : -6.590
Data Arrival Time : 1007.589
Data Required Time: 1000.999
From              : rst_n_s0
To                : r_STATE_1_s1
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                   NODE             
 ========== ========= ====== ==== ======== ============== ============================ 
  999.999    999.999                                       active clock edge time      
  999.999    0.000                                         clk                         
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                  
  1000.681   0.683     tINS   RR   2514     IOL7[A]        clk_ibuf/O                  
  1001.895   1.213     tNET   RR   1        R45C25[1][A]   rst_n_s0/CLK                
  1002.127   0.232     tC2Q   RF   3        R45C25[1][A]   rst_n_s0/Q                  
  1002.314   0.187     tNET   FF   1        R45C24[3][A]   reset_n_w_s0/I0             
  1002.767   0.453     tINS   FF   47       R45C24[3][A]   reset_n_w_s0/F              
  1005.604   2.837     tNET   FF   1        R29C47[3][A]   SPI_MCP3202/n257_s15/I2     
  1006.153   0.549     tINS   FR   1        R29C47[3][A]   SPI_MCP3202/n257_s15/F      
  1006.155   0.001     tNET   RR   1        R29C47[3][B]   SPI_MCP3202/n257_s6/I2      
  1006.608   0.453     tINS   RF   4        R29C47[3][B]   SPI_MCP3202/n257_s6/F       
  1007.019   0.411     tNET   FF   1        R29C48[2][A]   SPI_MCP3202/n303_s6/I1      
  1007.589   0.570     tINS   FR   1        R29C48[2][A]   SPI_MCP3202/n303_s6/F       
  1007.589   0.000     tNET   RR   1        R29C48[2][A]   SPI_MCP3202/r_STATE_1_s1/D  

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                    NODE              
 ========== ========== ====== ==== ======== ============== ============================== 
  1000.000   1000.000                                       active clock edge time        
  1000.000   0.000                                          clk_125                       
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I                
  1000.682   0.683      tINS   RR   46       IOL29[B]       clk_125_ibuf/O                
  1001.069   0.386      tNET   RR   1        R29C48[2][A]   SPI_MCP3202/r_STATE_1_s1/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/r_STATE_1_s1      
  1000.999   -0.035     tSu         1        R29C48[2][A]   SPI_MCP3202/r_STATE_1_s1      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 5
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 2.025 35.561%, 
                    route: 3.437 60.365%, 
                    tC2Q: 0.232 4.074%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path15						
Path Summary:
Slack             : -6.414
Data Arrival Time : 1007.413
Data Required Time: 1000.999
From              : rst_n_s0
To                : r_CS_s10
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                 NODE            
 ========== ========= ====== ==== ======== ============== ========================= 
  999.999    999.999                                       active clock edge time   
  999.999    0.000                                         clk                      
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I               
  1000.681   0.683     tINS   RR   2514     IOL7[A]        clk_ibuf/O               
  1001.895   1.213     tNET   RR   1        R45C25[1][A]   rst_n_s0/CLK             
  1002.127   0.232     tC2Q   RF   3        R45C25[1][A]   rst_n_s0/Q               
  1002.314   0.187     tNET   FF   1        R45C24[3][A]   reset_n_w_s0/I0          
  1002.767   0.453     tINS   FF   47       R45C24[3][A]   reset_n_w_s0/F           
  1005.604   2.837     tNET   FF   1        R29C47[3][A]   SPI_MCP3202/n257_s15/I2  
  1006.153   0.549     tINS   FR   1        R29C47[3][A]   SPI_MCP3202/n257_s15/F   
  1006.155   0.001     tNET   RR   1        R29C47[3][B]   SPI_MCP3202/n257_s6/I2   
  1006.608   0.453     tINS   RF   4        R29C47[3][B]   SPI_MCP3202/n257_s6/F    
  1006.864   0.256     tNET   FF   1        R27C47[0][A]   SPI_MCP3202/r_CS_s14/I2  
  1007.413   0.549     tINS   FR   1        R27C47[0][A]   SPI_MCP3202/r_CS_s14/F   
  1007.413   0.000     tNET   RR   1        R27C47[0][A]   SPI_MCP3202/r_CS_s10/D   

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                  NODE            
 ========== ========== ====== ==== ======== ============== ========================== 
  1000.000   1000.000                                       active clock edge time    
  1000.000   0.000                                          clk_125                   
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I            
  1000.682   0.683      tINS   RR   46       IOL29[B]       clk_125_ibuf/O            
  1001.069   0.386      tNET   RR   1        R27C47[0][A]   SPI_MCP3202/r_CS_s10/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/r_CS_s10      
  1000.999   -0.035     tSu         1        R27C47[0][A]   SPI_MCP3202/r_CS_s10      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 5
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 2.004 36.319%, 
                    route: 3.282 59.477%, 
                    tC2Q: 0.232 4.205%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path16						
Path Summary:
Slack             : -5.995
Data Arrival Time : 1006.994
Data Required Time: 1000.999
From              : rst_n_s0
To                : sample_counter_0_s1
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                       NODE                 
 ========== ========= ====== ==== ======== ============== ==================================== 
  999.999    999.999                                       active clock edge time              
  999.999    0.000                                         clk                                 
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                          
  1000.681   0.683     tINS   RR   2514     IOL7[A]        clk_ibuf/O                          
  1001.895   1.213     tNET   RR   1        R45C25[1][A]   rst_n_s0/CLK                        
  1002.127   0.232     tC2Q   RF   3        R45C25[1][A]   rst_n_s0/Q                          
  1002.314   0.187     tNET   FF   1        R45C24[3][A]   reset_n_w_s0/I0                     
  1002.767   0.453     tINS   FF   47       R45C24[3][A]   reset_n_w_s0/F                      
  1005.698   2.931     tNET   FF   1        R30C48[0][A]   SPI_MCP3202/n32_s1/I3               
  1006.268   0.570     tINS   FR   12       R30C48[0][A]   SPI_MCP3202/n32_s1/F                
  1006.445   0.177     tNET   RR   1        R29C48[0][A]   SPI_MCP3202/sample_counter_0_s3/I1  
  1006.994   0.549     tINS   RR   1        R29C48[0][A]   SPI_MCP3202/sample_counter_0_s3/F   
  1006.994   0.000     tNET   RR   1        R29C48[0][A]   SPI_MCP3202/sample_counter_0_s1/D   

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                       NODE                  
 ========== ========== ====== ==== ======== ============== ===================================== 
  1000.000   1000.000                                       active clock edge time               
  1000.000   0.000                                          clk_125                              
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I                       
  1000.682   0.683      tINS   RR   46       IOL29[B]       clk_125_ibuf/O                       
  1001.069   0.386      tNET   RR   1        R29C48[0][A]   SPI_MCP3202/sample_counter_0_s1/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/sample_counter_0_s1      
  1000.999   -0.035     tSu         1        R29C48[0][A]   SPI_MCP3202/sample_counter_0_s1      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 4
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 1.572 30.827%, 
                    route: 3.295 64.624%, 
                    tC2Q: 0.232 4.550%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path17						
Path Summary:
Slack             : -5.963
Data Arrival Time : 1006.962
Data Required Time: 1000.999
From              : rst_n_s0
To                : sample_counter_3_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ========== ========= ====== ==== ======== ============== ======================================= 
  999.999    999.999                                       active clock edge time                 
  999.999    0.000                                         clk                                    
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                             
  1000.681   0.683     tINS   RR   2514     IOL7[A]        clk_ibuf/O                             
  1001.895   1.213     tNET   RR   1        R45C25[1][A]   rst_n_s0/CLK                           
  1002.127   0.232     tC2Q   RF   3        R45C25[1][A]   rst_n_s0/Q                             
  1002.314   0.187     tNET   FF   1        R45C24[3][A]   reset_n_w_s0/I0                        
  1002.767   0.453     tINS   FF   47       R45C24[3][A]   reset_n_w_s0/F                         
  1005.698   2.931     tNET   FF   1        R30C48[0][A]   SPI_MCP3202/n32_s1/I3                  
  1006.268   0.570     tINS   FR   12       R30C48[0][A]   SPI_MCP3202/n32_s1/F                   
  1006.962   0.694     tNET   RR   1        R30C47[0][A]   SPI_MCP3202/sample_counter_3_s0/RESET  

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                       NODE                  
 ========== ========== ====== ==== ======== ============== ===================================== 
  1000.000   1000.000                                       active clock edge time               
  1000.000   0.000                                          clk_125                              
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I                       
  1000.682   0.683      tINS   RR   46       IOL29[B]       clk_125_ibuf/O                       
  1001.069   0.386      tNET   RR   1        R30C47[0][A]   SPI_MCP3202/sample_counter_3_s0/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/sample_counter_3_s0      
  1000.999   -0.035     tSu         1        R30C47[0][A]   SPI_MCP3202/sample_counter_3_s0      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 3
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 1.023 20.189%, 
                    route: 3.812 75.232%, 
                    tC2Q: 0.232 4.579%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path18						
Path Summary:
Slack             : -5.963
Data Arrival Time : 1006.962
Data Required Time: 1000.999
From              : rst_n_s0
To                : sample_counter_4_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ========== ========= ====== ==== ======== ============== ======================================= 
  999.999    999.999                                       active clock edge time                 
  999.999    0.000                                         clk                                    
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                             
  1000.681   0.683     tINS   RR   2514     IOL7[A]        clk_ibuf/O                             
  1001.895   1.213     tNET   RR   1        R45C25[1][A]   rst_n_s0/CLK                           
  1002.127   0.232     tC2Q   RF   3        R45C25[1][A]   rst_n_s0/Q                             
  1002.314   0.187     tNET   FF   1        R45C24[3][A]   reset_n_w_s0/I0                        
  1002.767   0.453     tINS   FF   47       R45C24[3][A]   reset_n_w_s0/F                         
  1005.698   2.931     tNET   FF   1        R30C48[0][A]   SPI_MCP3202/n32_s1/I3                  
  1006.268   0.570     tINS   FR   12       R30C48[0][A]   SPI_MCP3202/n32_s1/F                   
  1006.962   0.694     tNET   RR   1        R30C47[0][B]   SPI_MCP3202/sample_counter_4_s0/RESET  

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                       NODE                  
 ========== ========== ====== ==== ======== ============== ===================================== 
  1000.000   1000.000                                       active clock edge time               
  1000.000   0.000                                          clk_125                              
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I                       
  1000.682   0.683      tINS   RR   46       IOL29[B]       clk_125_ibuf/O                       
  1001.069   0.386      tNET   RR   1        R30C47[0][B]   SPI_MCP3202/sample_counter_4_s0/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/sample_counter_4_s0      
  1000.999   -0.035     tSu         1        R30C47[0][B]   SPI_MCP3202/sample_counter_4_s0      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 3
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 1.023 20.189%, 
                    route: 3.812 75.232%, 
                    tC2Q: 0.232 4.579%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path19						
Path Summary:
Slack             : -5.963
Data Arrival Time : 1006.962
Data Required Time: 1000.999
From              : rst_n_s0
To                : sample_counter_5_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ========== ========= ====== ==== ======== ============== ======================================= 
  999.999    999.999                                       active clock edge time                 
  999.999    0.000                                         clk                                    
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                             
  1000.681   0.683     tINS   RR   2514     IOL7[A]        clk_ibuf/O                             
  1001.895   1.213     tNET   RR   1        R45C25[1][A]   rst_n_s0/CLK                           
  1002.127   0.232     tC2Q   RF   3        R45C25[1][A]   rst_n_s0/Q                             
  1002.314   0.187     tNET   FF   1        R45C24[3][A]   reset_n_w_s0/I0                        
  1002.767   0.453     tINS   FF   47       R45C24[3][A]   reset_n_w_s0/F                         
  1005.698   2.931     tNET   FF   1        R30C48[0][A]   SPI_MCP3202/n32_s1/I3                  
  1006.268   0.570     tINS   FR   12       R30C48[0][A]   SPI_MCP3202/n32_s1/F                   
  1006.962   0.694     tNET   RR   1        R30C47[1][A]   SPI_MCP3202/sample_counter_5_s0/RESET  

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                       NODE                  
 ========== ========== ====== ==== ======== ============== ===================================== 
  1000.000   1000.000                                       active clock edge time               
  1000.000   0.000                                          clk_125                              
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I                       
  1000.682   0.683      tINS   RR   46       IOL29[B]       clk_125_ibuf/O                       
  1001.069   0.386      tNET   RR   1        R30C47[1][A]   SPI_MCP3202/sample_counter_5_s0/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/sample_counter_5_s0      
  1000.999   -0.035     tSu         1        R30C47[1][A]   SPI_MCP3202/sample_counter_5_s0      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 3
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 1.023 20.189%, 
                    route: 3.812 75.232%, 
                    tC2Q: 0.232 4.579%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path20						
Path Summary:
Slack             : -5.963
Data Arrival Time : 1006.962
Data Required Time: 1000.999
From              : rst_n_s0
To                : sample_counter_6_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ========== ========= ====== ==== ======== ============== ======================================= 
  999.999    999.999                                       active clock edge time                 
  999.999    0.000                                         clk                                    
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                             
  1000.681   0.683     tINS   RR   2514     IOL7[A]        clk_ibuf/O                             
  1001.895   1.213     tNET   RR   1        R45C25[1][A]   rst_n_s0/CLK                           
  1002.127   0.232     tC2Q   RF   3        R45C25[1][A]   rst_n_s0/Q                             
  1002.314   0.187     tNET   FF   1        R45C24[3][A]   reset_n_w_s0/I0                        
  1002.767   0.453     tINS   FF   47       R45C24[3][A]   reset_n_w_s0/F                         
  1005.698   2.931     tNET   FF   1        R30C48[0][A]   SPI_MCP3202/n32_s1/I3                  
  1006.268   0.570     tINS   FR   12       R30C48[0][A]   SPI_MCP3202/n32_s1/F                   
  1006.962   0.694     tNET   RR   1        R30C47[1][B]   SPI_MCP3202/sample_counter_6_s0/RESET  

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                       NODE                  
 ========== ========== ====== ==== ======== ============== ===================================== 
  1000.000   1000.000                                       active clock edge time               
  1000.000   0.000                                          clk_125                              
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I                       
  1000.682   0.683      tINS   RR   46       IOL29[B]       clk_125_ibuf/O                       
  1001.069   0.386      tNET   RR   1        R30C47[1][B]   SPI_MCP3202/sample_counter_6_s0/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/sample_counter_6_s0      
  1000.999   -0.035     tSu         1        R30C47[1][B]   SPI_MCP3202/sample_counter_6_s0      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 3
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 1.023 20.189%, 
                    route: 3.812 75.232%, 
                    tC2Q: 0.232 4.579%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path21						
Path Summary:
Slack             : -5.850
Data Arrival Time : 1006.849
Data Required Time: 1000.999
From              : rst_n_s0
To                : r_STATE_0_s2
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                   NODE              
 ========== ========= ====== ==== ======== ============== ============================= 
  999.999    999.999                                       active clock edge time       
  999.999    0.000                                         clk                          
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                   
  1000.681   0.683     tINS   RR   2514     IOL7[A]        clk_ibuf/O                   
  1001.895   1.213     tNET   RR   1        R45C25[1][A]   rst_n_s0/CLK                 
  1002.127   0.232     tC2Q   RF   3        R45C25[1][A]   rst_n_s0/Q                   
  1002.314   0.187     tNET   FF   1        R45C24[3][A]   reset_n_w_s0/I0              
  1002.767   0.453     tINS   FF   47       R45C24[3][A]   reset_n_w_s0/F               
  1005.687   2.920     tNET   FF   1        R29C48[3][B]   SPI_MCP3202/r_STATE_1_s5/I3  
  1006.149   0.462     tINS   FR   1        R29C48[3][B]   SPI_MCP3202/r_STATE_1_s5/F   
  1006.150   0.001     tNET   RR   1        R29C48[0][B]   SPI_MCP3202/r_STATE_1_s3/I3  
  1006.699   0.549     tINS   RR   2        R29C48[0][B]   SPI_MCP3202/r_STATE_1_s3/F   
  1006.849   0.150     tNET   RR   1        R29C48[1][A]   SPI_MCP3202/r_STATE_0_s2/CE  

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                    NODE              
 ========== ========== ====== ==== ======== ============== ============================== 
  1000.000   1000.000                                       active clock edge time        
  1000.000   0.000                                          clk_125                       
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I                
  1000.682   0.683      tINS   RR   46       IOL29[B]       clk_125_ibuf/O                
  1001.069   0.386      tNET   RR   1        R29C48[1][A]   SPI_MCP3202/r_STATE_0_s2/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/r_STATE_0_s2      
  1000.999   -0.035     tSu         1        R29C48[1][A]   SPI_MCP3202/r_STATE_0_s2      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 4
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 1.464 29.549%, 
                    route: 3.258 65.768%, 
                    tC2Q: 0.232 4.683%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path22						
Path Summary:
Slack             : -5.850
Data Arrival Time : 1006.849
Data Required Time: 1000.999
From              : rst_n_s0
To                : r_STATE_1_s1
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                   NODE              
 ========== ========= ====== ==== ======== ============== ============================= 
  999.999    999.999                                       active clock edge time       
  999.999    0.000                                         clk                          
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                   
  1000.681   0.683     tINS   RR   2514     IOL7[A]        clk_ibuf/O                   
  1001.895   1.213     tNET   RR   1        R45C25[1][A]   rst_n_s0/CLK                 
  1002.127   0.232     tC2Q   RF   3        R45C25[1][A]   rst_n_s0/Q                   
  1002.314   0.187     tNET   FF   1        R45C24[3][A]   reset_n_w_s0/I0              
  1002.767   0.453     tINS   FF   47       R45C24[3][A]   reset_n_w_s0/F               
  1005.687   2.920     tNET   FF   1        R29C48[3][B]   SPI_MCP3202/r_STATE_1_s5/I3  
  1006.149   0.462     tINS   FR   1        R29C48[3][B]   SPI_MCP3202/r_STATE_1_s5/F   
  1006.150   0.001     tNET   RR   1        R29C48[0][B]   SPI_MCP3202/r_STATE_1_s3/I3  
  1006.699   0.549     tINS   RR   2        R29C48[0][B]   SPI_MCP3202/r_STATE_1_s3/F   
  1006.849   0.150     tNET   RR   1        R29C48[2][A]   SPI_MCP3202/r_STATE_1_s1/CE  

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                    NODE              
 ========== ========== ====== ==== ======== ============== ============================== 
  1000.000   1000.000                                       active clock edge time        
  1000.000   0.000                                          clk_125                       
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I                
  1000.682   0.683      tINS   RR   46       IOL29[B]       clk_125_ibuf/O                
  1001.069   0.386      tNET   RR   1        R29C48[2][A]   SPI_MCP3202/r_STATE_1_s1/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/r_STATE_1_s1      
  1000.999   -0.035     tSu         1        R29C48[2][A]   SPI_MCP3202/r_STATE_1_s1      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 4
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 1.464 29.549%, 
                    route: 3.258 65.768%, 
                    tC2Q: 0.232 4.683%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path23						
Path Summary:
Slack             : -5.637
Data Arrival Time : 1006.636
Data Required Time: 1000.999
From              : rst_n_s0
To                : sample_counter_11_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                         NODE                   
 ========== ========= ====== ==== ======== ============== ======================================== 
  999.999    999.999                                       active clock edge time                  
  999.999    0.000                                         clk                                     
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                              
  1000.681   0.683     tINS   RR   2514     IOL7[A]        clk_ibuf/O                              
  1001.895   1.213     tNET   RR   1        R45C25[1][A]   rst_n_s0/CLK                            
  1002.127   0.232     tC2Q   RF   3        R45C25[1][A]   rst_n_s0/Q                              
  1002.314   0.187     tNET   FF   1        R45C24[3][A]   reset_n_w_s0/I0                         
  1002.767   0.453     tINS   FF   47       R45C24[3][A]   reset_n_w_s0/F                          
  1005.698   2.931     tNET   FF   1        R30C48[0][A]   SPI_MCP3202/n32_s1/I3                   
  1006.268   0.570     tINS   FR   12       R30C48[0][A]   SPI_MCP3202/n32_s1/F                    
  1006.636   0.368     tNET   RR   1        R29C47[2][B]   SPI_MCP3202/sample_counter_11_s0/RESET  

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                        NODE                  
 ========== ========== ====== ==== ======== ============== ====================================== 
  1000.000   1000.000                                       active clock edge time                
  1000.000   0.000                                          clk_125                               
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I                        
  1000.682   0.683      tINS   RR   46       IOL29[B]       clk_125_ibuf/O                        
  1001.069   0.386      tNET   RR   1        R29C47[2][B]   SPI_MCP3202/sample_counter_11_s0/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/sample_counter_11_s0      
  1000.999   -0.035     tSu         1        R29C47[2][B]   SPI_MCP3202/sample_counter_11_s0      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 3
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 1.023 21.576%, 
                    route: 3.486 73.531%, 
                    tC2Q: 0.232 4.893%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path24						
Path Summary:
Slack             : -5.637
Data Arrival Time : 1006.636
Data Required Time: 1000.999
From              : rst_n_s0
To                : sample_counter_7_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ========== ========= ====== ==== ======== ============== ======================================= 
  999.999    999.999                                       active clock edge time                 
  999.999    0.000                                         clk                                    
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                             
  1000.681   0.683     tINS   RR   2514     IOL7[A]        clk_ibuf/O                             
  1001.895   1.213     tNET   RR   1        R45C25[1][A]   rst_n_s0/CLK                           
  1002.127   0.232     tC2Q   RF   3        R45C25[1][A]   rst_n_s0/Q                             
  1002.314   0.187     tNET   FF   1        R45C24[3][A]   reset_n_w_s0/I0                        
  1002.767   0.453     tINS   FF   47       R45C24[3][A]   reset_n_w_s0/F                         
  1005.698   2.931     tNET   FF   1        R30C48[0][A]   SPI_MCP3202/n32_s1/I3                  
  1006.268   0.570     tINS   FR   12       R30C48[0][A]   SPI_MCP3202/n32_s1/F                   
  1006.636   0.368     tNET   RR   1        R29C47[1][A]   SPI_MCP3202/sample_counter_7_s0/RESET  

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                       NODE                  
 ========== ========== ====== ==== ======== ============== ===================================== 
  1000.000   1000.000                                       active clock edge time               
  1000.000   0.000                                          clk_125                              
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I                       
  1000.682   0.683      tINS   RR   46       IOL29[B]       clk_125_ibuf/O                       
  1001.069   0.386      tNET   RR   1        R29C47[1][A]   SPI_MCP3202/sample_counter_7_s0/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/sample_counter_7_s0      
  1000.999   -0.035     tSu         1        R29C47[1][A]   SPI_MCP3202/sample_counter_7_s0      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 3
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 1.023 21.576%, 
                    route: 3.486 73.531%, 
                    tC2Q: 0.232 4.893%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path25						
Path Summary:
Slack             : -5.637
Data Arrival Time : 1006.636
Data Required Time: 1000.999
From              : rst_n_s0
To                : sample_counter_8_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ========== ========= ====== ==== ======== ============== ======================================= 
  999.999    999.999                                       active clock edge time                 
  999.999    0.000                                         clk                                    
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                             
  1000.681   0.683     tINS   RR   2514     IOL7[A]        clk_ibuf/O                             
  1001.895   1.213     tNET   RR   1        R45C25[1][A]   rst_n_s0/CLK                           
  1002.127   0.232     tC2Q   RF   3        R45C25[1][A]   rst_n_s0/Q                             
  1002.314   0.187     tNET   FF   1        R45C24[3][A]   reset_n_w_s0/I0                        
  1002.767   0.453     tINS   FF   47       R45C24[3][A]   reset_n_w_s0/F                         
  1005.698   2.931     tNET   FF   1        R30C48[0][A]   SPI_MCP3202/n32_s1/I3                  
  1006.268   0.570     tINS   FR   12       R30C48[0][A]   SPI_MCP3202/n32_s1/F                   
  1006.636   0.368     tNET   RR   1        R29C47[0][B]   SPI_MCP3202/sample_counter_8_s0/RESET  

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                       NODE                  
 ========== ========== ====== ==== ======== ============== ===================================== 
  1000.000   1000.000                                       active clock edge time               
  1000.000   0.000                                          clk_125                              
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I                       
  1000.682   0.683      tINS   RR   46       IOL29[B]       clk_125_ibuf/O                       
  1001.069   0.386      tNET   RR   1        R29C47[0][B]   SPI_MCP3202/sample_counter_8_s0/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/sample_counter_8_s0      
  1000.999   -0.035     tSu         1        R29C47[0][B]   SPI_MCP3202/sample_counter_8_s0      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 3
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 1.023 21.576%, 
                    route: 3.486 73.531%, 
                    tC2Q: 0.232 4.893%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

3.3.2 Hold Analysis Report
Report Command:report_timing -hold -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : -0.848
Data Arrival Time : 38.012
Data Required Time: 38.860
From              : data_5_s0
To                : blkram_blkram_0_0_s
Launch Clk        : clk_sdram:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                    NODE                               
 ======== ======== ====== ==== ======== ============== =============================================================== 
  37.037   37.037                                       active clock edge time                                         
  37.037   0.000                                        clk_sdram                                                      
  37.037   0.000    tCL    RR   107      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT                               
  37.221   0.184    tNET   RR   1        R11C26[0][A]   vram/data_5_s0/CLK                                             
  37.422   0.201    tC2Q   RF   2        R11C26[0][A]   vram/data_5_s0/Q                                               
  37.546   0.124    tNET   FF   1        R11C26[2][B]   u_v9958/U_VDP_GRAPHIC4567/FIFODATA_IN_5_s0/I0                  
  37.890   0.344    tINS   FF   1        R11C26[2][B]   u_v9958/U_VDP_GRAPHIC4567/FIFODATA_IN_5_s0/F                   
  38.012   0.122    tNET   FF   1        BSRAM_R10[7]   u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s/DI[5]  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                   NODE                              
 ======== ======== ====== ==== ======== ============== ============================================================= 
  37.037   37.037                                       active clock edge time                                       
  37.037   0.000                                        clk                                                          
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                                                   
  37.712   0.675    tINS   RR   2514     IOL7[A]        clk_ibuf/O                                                   
  38.576   0.864    tNET   RR   1        BSRAM_R10[7]   u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s/CLK  
  38.611   0.035    tUnc                                u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s      
  38.860   0.249    tHld        1        BSRAM_R10[7]   u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s      

Path Statistics:
Clock Skew: 1.355
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.344 43.500%, 
                    route: 0.246 31.082%, 
                    tC2Q: 0.201 25.417%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path2						
Path Summary:
Slack             : -0.837
Data Arrival Time : 37.786
Data Required Time: 38.622
From              : cswn_sdram_r_s0
To                : cs_latch_0_s0
Launch Clk        : clk_sdram:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                
 ======== ======== ====== ==== ======== ============== ================================== 
  37.037   37.037                                       active clock edge time            
  37.037   0.000                                        clk_sdram                         
  37.037   0.000    tCL    RR   107      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT  
  37.221   0.184    tNET   RR   1        R45C23[1][A]   cswn_sdram_r_s0/CLK               
  37.423   0.202    tC2Q   RR   4        R45C23[1][A]   cswn_sdram_r_s0/Q                 
  37.786   0.362    tNET   RR   1        R45C25[2][A]   cs_latch_0_s0/D                   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                 NODE           
 ======== ======== ====== ==== ======== ============== ======================== 
  37.037   37.037                                       active clock edge time  
  37.037   0.000                                        clk                     
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I              
  37.712   0.675    tINS   RR   2514     IOL7[A]        clk_ibuf/O              
  38.576   0.864    tNET   RR   1        R45C25[2][A]   cs_latch_0_s0/CLK       
  38.611   0.035    tUnc                                cs_latch_0_s0           
  38.622   0.011    tHld        1        R45C25[2][A]   cs_latch_0_s0           

Path Statistics:
Clock Skew: 1.355
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.362 64.213%, 
                    tC2Q: 0.202 35.787%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path3						
Path Summary:
Slack             : -0.822
Data Arrival Time : 38.038
Data Required Time: 38.860
From              : data_6_s0
To                : blkram_blkram_0_0_s
Launch Clk        : clk_sdram:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                    NODE                               
 ======== ======== ====== ==== ======== ============== =============================================================== 
  37.037   37.037                                       active clock edge time                                         
  37.037   0.000                                        clk_sdram                                                      
  37.037   0.000    tCL    RR   107      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT                               
  37.221   0.184    tNET   RR   1        R11C27[0][B]   vram/data_6_s0/CLK                                             
  37.422   0.201    tC2Q   RF   2        R11C27[0][B]   vram/data_6_s0/Q                                               
  37.543   0.120    tNET   FF   1        R11C27[0][A]   u_v9958/U_VDP_GRAPHIC4567/FIFODATA_IN_6_s0/I0                  
  37.778   0.235    tINS   FR   1        R11C27[0][A]   u_v9958/U_VDP_GRAPHIC4567/FIFODATA_IN_6_s0/F                   
  38.038   0.260    tNET   RR   1        BSRAM_R10[7]   u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s/DI[6]  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                   NODE                              
 ======== ======== ====== ==== ======== ============== ============================================================= 
  37.037   37.037                                       active clock edge time                                       
  37.037   0.000                                        clk                                                          
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                                                   
  37.712   0.675    tINS   RR   2514     IOL7[A]        clk_ibuf/O                                                   
  38.576   0.864    tNET   RR   1        BSRAM_R10[7]   u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s/CLK  
  38.611   0.035    tUnc                                u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s      
  38.860   0.249    tHld        1        BSRAM_R10[7]   u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s      

Path Statistics:
Clock Skew: 1.355
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.235 28.775%, 
                    route: 0.381 46.614%, 
                    tC2Q: 0.201 24.612%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path4						
Path Summary:
Slack             : -0.736
Data Arrival Time : 37.887
Data Required Time: 38.622
From              : csrn_sdram_r_s0
To                : CpuReq_s0
Launch Clk        : clk_sdram:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                
 ======== ======== ====== ==== ======== ============== ================================== 
  37.037   37.037                                       active clock edge time            
  37.037   0.000                                        clk_sdram                         
  37.037   0.000    tCL    RR   107      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT  
  37.221   0.184    tNET   RR   1        R45C24[2][A]   csrn_sdram_r_s0/CLK               
  37.422   0.201    tC2Q   RF   3        R45C24[2][A]   csrn_sdram_r_s0/Q                 
  37.543   0.120    tNET   FF   1        R45C24[0][A]   n194_s1/I1                        
  37.887   0.344    tINS   FF   1        R45C24[0][A]   n194_s1/F                         
  37.887   0.000    tNET   FF   1        R45C24[0][A]   CpuReq_s0/D                       

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                 NODE           
 ======== ======== ====== ==== ======== ============== ======================== 
  37.037   37.037                                       active clock edge time  
  37.037   0.000                                        clk                     
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I              
  37.712   0.675    tINS   RR   2514     IOL7[A]        clk_ibuf/O              
  38.576   0.864    tNET   RR   1        R45C24[0][A]   CpuReq_s0/CLK           
  38.611   0.035    tUnc                                CpuReq_s0               
  38.622   0.011    tHld        1        R45C24[0][A]   CpuReq_s0               

Path Statistics:
Clock Skew: 1.355
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.344 51.710%, 
                    route: 0.120 18.076%, 
                    tC2Q: 0.201 30.214%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path5						
Path Summary:
Slack             : -0.705
Data Arrival Time : 37.917
Data Required Time: 38.622
From              : cswn_sdram_r_s0
To                : CpuWrt_s0
Launch Clk        : clk_sdram:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                
 ======== ======== ====== ==== ======== ============== ================================== 
  37.037   37.037                                       active clock edge time            
  37.037   0.000                                        clk_sdram                         
  37.037   0.000    tCL    RR   107      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT  
  37.221   0.184    tNET   RR   1        R45C23[1][A]   cswn_sdram_r_s0/CLK               
  37.422   0.201    tC2Q   RF   4        R45C23[1][A]   cswn_sdram_r_s0/Q                 
  37.553   0.131    tNET   FF   1        R45C24[1][A]   n195_s1/I0                        
  37.917   0.364    tINS   FF   1        R45C24[1][A]   n195_s1/F                         
  37.917   0.000    tNET   FF   1        R45C24[1][A]   CpuWrt_s0/D                       

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                 NODE           
 ======== ======== ====== ==== ======== ============== ======================== 
  37.037   37.037                                       active clock edge time  
  37.037   0.000                                        clk                     
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I              
  37.712   0.675    tINS   RR   2514     IOL7[A]        clk_ibuf/O              
  38.576   0.864    tNET   RR   1        R45C24[1][A]   CpuWrt_s0/CLK           
  38.611   0.035    tUnc                                CpuWrt_s0               
  38.622   0.011    tHld        1        R45C24[1][A]   CpuWrt_s0               

Path Statistics:
Clock Skew: 1.355
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.364 52.314%, 
                    route: 0.131 18.798%, 
                    tC2Q: 0.201 28.888%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path6						
Path Summary:
Slack             : -0.704
Data Arrival Time : 38.156
Data Required Time: 38.860
From              : data_4_s0
To                : blkram_blkram_0_0_s
Launch Clk        : clk_sdram:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                    NODE                               
 ======== ======== ====== ==== ======== ============== =============================================================== 
  37.037   37.037                                       active clock edge time                                         
  37.037   0.000                                        clk_sdram                                                      
  37.037   0.000    tCL    RR   107      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT                               
  37.221   0.184    tNET   RR   1        R12C26[0][B]   vram/data_4_s0/CLK                                             
  37.422   0.201    tC2Q   RF   2        R12C26[0][B]   vram/data_4_s0/Q                                               
  37.546   0.124    tNET   FF   1        R12C26[2][B]   u_v9958/U_VDP_GRAPHIC4567/FIFODATA_IN_4_s0/I0                  
  37.890   0.344    tINS   FF   1        R12C26[2][B]   u_v9958/U_VDP_GRAPHIC4567/FIFODATA_IN_4_s0/F                   
  38.156   0.266    tNET   FF   1        BSRAM_R10[7]   u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s/DI[4]  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                   NODE                              
 ======== ======== ====== ==== ======== ============== ============================================================= 
  37.037   37.037                                       active clock edge time                                       
  37.037   0.000                                        clk                                                          
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                                                   
  37.712   0.675    tINS   RR   2514     IOL7[A]        clk_ibuf/O                                                   
  38.576   0.864    tNET   RR   1        BSRAM_R10[7]   u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s/CLK  
  38.611   0.035    tUnc                                u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s      
  38.860   0.249    tHld        1        BSRAM_R10[7]   u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s      

Path Statistics:
Clock Skew: 1.355
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.344 36.798%, 
                    route: 0.390 41.701%, 
                    tC2Q: 0.201 21.501%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path7						
Path Summary:
Slack             : -0.683
Data Arrival Time : 38.178
Data Required Time: 38.860
From              : data_3_s0
To                : blkram_blkram_0_0_s
Launch Clk        : clk_sdram:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                    NODE                               
 ======== ======== ====== ==== ======== ============== =============================================================== 
  37.037   37.037                                       active clock edge time                                         
  37.037   0.000                                        clk_sdram                                                      
  37.037   0.000    tCL    RR   107      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT                               
  37.221   0.184    tNET   RR   1        R13C26[1][B]   vram/data_3_s0/CLK                                             
  37.423   0.202    tC2Q   RR   2        R13C26[1][B]   vram/data_3_s0/Q                                               
  37.548   0.124    tNET   RR   1        R12C26[1][B]   u_v9958/U_VDP_GRAPHIC4567/FIFODATA_IN_3_s0/I0                  
  37.912   0.364    tINS   RF   1        R12C26[1][B]   u_v9958/U_VDP_GRAPHIC4567/FIFODATA_IN_3_s0/F                   
  38.178   0.266    tNET   FF   1        BSRAM_R10[7]   u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s/DI[3]  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                   NODE                              
 ======== ======== ====== ==== ======== ============== ============================================================= 
  37.037   37.037                                       active clock edge time                                       
  37.037   0.000                                        clk                                                          
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                                                   
  37.712   0.675    tINS   RR   2514     IOL7[A]        clk_ibuf/O                                                   
  38.576   0.864    tNET   RR   1        BSRAM_R10[7]   u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s/CLK  
  38.611   0.035    tUnc                                u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s      
  38.860   0.249    tHld        1        BSRAM_R10[7]   u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s      

Path Statistics:
Clock Skew: 1.355
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.364 38.051%, 
                    route: 0.391 40.832%, 
                    tC2Q: 0.202 21.116%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path8						
Path Summary:
Slack             : -0.679
Data Arrival Time : 38.181
Data Required Time: 38.860
From              : data_7_s0
To                : blkram_blkram_0_0_s
Launch Clk        : clk_sdram:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                    NODE                               
 ======== ======== ====== ==== ======== ============== =============================================================== 
  37.037   37.037                                       active clock edge time                                         
  37.037   0.000                                        clk_sdram                                                      
  37.037   0.000    tCL    RR   107      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT                               
  37.221   0.184    tNET   RR   1        R11C28[0][A]   vram/data_7_s0/CLK                                             
  37.422   0.201    tC2Q   RF   2        R11C28[0][A]   vram/data_7_s0/Q                                               
  37.546   0.124    tNET   FF   1        R11C28[3][B]   u_v9958/U_VDP_GRAPHIC4567/FIFODATA_IN_7_s0/I0                  
  37.910   0.364    tINS   FF   1        R11C28[3][B]   u_v9958/U_VDP_GRAPHIC4567/FIFODATA_IN_7_s0/F                   
  38.181   0.271    tNET   FF   1        BSRAM_R10[7]   u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s/DI[7]  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                   NODE                              
 ======== ======== ====== ==== ======== ============== ============================================================= 
  37.037   37.037                                       active clock edge time                                       
  37.037   0.000                                        clk                                                          
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                                                   
  37.712   0.675    tINS   RR   2514     IOL7[A]        clk_ibuf/O                                                   
  38.576   0.864    tNET   RR   1        BSRAM_R10[7]   u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s/CLK  
  38.611   0.035    tUnc                                u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s      
  38.860   0.249    tHld        1        BSRAM_R10[7]   u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s      

Path Statistics:
Clock Skew: 1.355
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.364 37.926%, 
                    route: 0.395 41.131%, 
                    tC2Q: 0.201 20.943%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path9						
Path Summary:
Slack             : -0.679
Data Arrival Time : 38.181
Data Required Time: 38.860
From              : data_1_s0
To                : blkram_blkram_0_0_s
Launch Clk        : clk_sdram:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                    NODE                               
 ======== ======== ====== ==== ======== ============== =============================================================== 
  37.037   37.037                                       active clock edge time                                         
  37.037   0.000                                        clk_sdram                                                      
  37.037   0.000    tCL    RR   107      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT                               
  37.221   0.184    tNET   RR   1        R13C26[1][A]   vram/data_1_s0/CLK                                             
  37.422   0.201    tC2Q   RF   2        R13C26[1][A]   vram/data_1_s0/Q                                               
  37.546   0.124    tNET   FF   1        R13C26[0][A]   u_v9958/U_VDP_GRAPHIC4567/FIFODATA_IN_1_s0/I0                  
  37.910   0.364    tINS   FF   1        R13C26[0][A]   u_v9958/U_VDP_GRAPHIC4567/FIFODATA_IN_1_s0/F                   
  38.181   0.271    tNET   FF   1        BSRAM_R10[7]   u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s/DI[1]  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                   NODE                              
 ======== ======== ====== ==== ======== ============== ============================================================= 
  37.037   37.037                                       active clock edge time                                       
  37.037   0.000                                        clk                                                          
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                                                   
  37.712   0.675    tINS   RR   2514     IOL7[A]        clk_ibuf/O                                                   
  38.576   0.864    tNET   RR   1        BSRAM_R10[7]   u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s/CLK  
  38.611   0.035    tUnc                                u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s      
  38.860   0.249    tHld        1        BSRAM_R10[7]   u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s      

Path Statistics:
Clock Skew: 1.355
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.364 37.926%, 
                    route: 0.395 41.131%, 
                    tC2Q: 0.201 20.943%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path10						
Path Summary:
Slack             : -0.671
Data Arrival Time : 0.234
Data Required Time: 0.906
From              : n385_s0
To                : clk_grom_s0
Launch Clk        : clk_grom:[R]
Latch Clk         : clk_50:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk_grom                
  0.000   0.000   tCL    RR   2        R45C29[0][A]   clk_grom_s0/Q           
  0.002   0.002   tNET   RR   1        R45C29[0][A]   n385_s0/I0              
  0.234   0.232   tINS   RF   1        R45C29[0][A]   n385_s0/F               
  0.234   0.000   tNET   FF   1        R45C29[0][A]   clk_grom_s0/D           

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk_50                  
  0.000   0.000   tCL    RR   1        IOL29[A]       clk_50_ibuf/I           
  0.675   0.675   tINS   RR   11       IOL29[A]       clk_50_ibuf/O           
  0.860   0.184   tNET   RR   1        R45C29[0][A]   clk_grom_s0/CLK         
  0.895   0.035   tUnc                                clk_grom_s0             
  0.906   0.011   tHld        1        R45C29[0][A]   clk_grom_s0             

Path Statistics:
Clock Skew: 0.860
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.232 98.957%, 
                    route: 0.000 0.000%, 
                    tC2Q: 0.002 1.043%)
Required Clock Path Delay: (cell: 0.675 78.568%, 
                     route: 0.184 21.432%)

						Path11						
Path Summary:
Slack             : -0.613
Data Arrival Time : 0.292
Data Required Time: 0.906
From              : n358_s1
To                : clk_cpu_s0
Launch Clk        : clk_cpu:[R]
Latch Clk         : clk_50:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk_cpu                 
  0.000   0.000   tCL    RR   3        R44C31[2][A]   clk_cpu_s0/Q            
  0.002   0.002   tNET   RR   1        R44C31[2][A]   n358_s1/I0              
  0.292   0.290   tINS   RF   1        R44C31[2][A]   n358_s1/F               
  0.292   0.000   tNET   FF   1        R44C31[2][A]   clk_cpu_s0/D            

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk_50                  
  0.000   0.000   tCL    RR   1        IOL29[A]       clk_50_ibuf/I           
  0.675   0.675   tINS   RR   11       IOL29[A]       clk_50_ibuf/O           
  0.860   0.184   tNET   RR   1        R44C31[2][A]   clk_cpu_s0/CLK          
  0.895   0.035   tUnc                                clk_cpu_s0              
  0.906   0.011   tHld        1        R44C31[2][A]   clk_cpu_s0              

Path Statistics:
Clock Skew: 0.860
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.290 99.164%, 
                    route: 0.000 0.000%, 
                    tC2Q: 0.002 0.836%)
Required Clock Path Delay: (cell: 0.675 78.568%, 
                     route: 0.184 21.432%)

						Path12						
Path Summary:
Slack             : -0.577
Data Arrival Time : 38.045
Data Required Time: 38.622
From              : csrn_sdram_r_s0
To                : cs_latch_1_s0
Launch Clk        : clk_sdram:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                
 ======== ======== ====== ==== ======== ============== ================================== 
  37.037   37.037                                       active clock edge time            
  37.037   0.000                                        clk_sdram                         
  37.037   0.000    tCL    RR   107      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT  
  37.221   0.184    tNET   RR   1        R45C24[2][A]   csrn_sdram_r_s0/CLK               
  37.422   0.201    tC2Q   RF   3        R45C24[2][A]   csrn_sdram_r_s0/Q                 
  38.045   0.623    tNET   FF   1        R45C25[2][B]   cs_latch_1_s0/D                   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                 NODE           
 ======== ======== ====== ==== ======== ============== ======================== 
  37.037   37.037                                       active clock edge time  
  37.037   0.000                                        clk                     
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I              
  37.712   0.675    tINS   RR   2514     IOL7[A]        clk_ibuf/O              
  38.576   0.864    tNET   RR   1        R45C25[2][B]   cs_latch_1_s0/CLK       
  38.611   0.035    tUnc                                cs_latch_1_s0           
  38.622   0.011    tHld        1        R45C25[2][B]   cs_latch_1_s0           

Path Statistics:
Clock Skew: 1.355
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.623 75.601%, 
                    tC2Q: 0.201 24.399%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path13						
Path Summary:
Slack             : -0.559
Data Arrival Time : 38.301
Data Required Time: 38.860
From              : data_2_s0
To                : blkram_blkram_0_0_s
Launch Clk        : clk_sdram:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                    NODE                               
 ======== ======== ====== ==== ======== ============== =============================================================== 
  37.037   37.037                                       active clock edge time                                         
  37.037   0.000                                        clk_sdram                                                      
  37.037   0.000    tCL    RR   107      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT                               
  37.221   0.184    tNET   RR   1        R12C28[0][A]   vram/data_2_s0/CLK                                             
  37.422   0.201    tC2Q   RF   2        R12C28[0][A]   vram/data_2_s0/Q                                               
  37.546   0.124    tNET   FF   1        R12C28[2][A]   u_v9958/U_VDP_GRAPHIC4567/FIFODATA_IN_2_s0/I0                  
  37.930   0.384    tINS   FR   1        R12C28[2][A]   u_v9958/U_VDP_GRAPHIC4567/FIFODATA_IN_2_s0/F                   
  38.301   0.371    tNET   RR   1        BSRAM_R10[7]   u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s/DI[2]  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                   NODE                              
 ======== ======== ====== ==== ======== ============== ============================================================= 
  37.037   37.037                                       active clock edge time                                       
  37.037   0.000                                        clk                                                          
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                                                   
  37.712   0.675    tINS   RR   2514     IOL7[A]        clk_ibuf/O                                                   
  38.576   0.864    tNET   RR   1        BSRAM_R10[7]   u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s/CLK  
  38.611   0.035    tUnc                                u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s      
  38.860   0.249    tHld        1        BSRAM_R10[7]   u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s      

Path Statistics:
Clock Skew: 1.355
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.384 35.559%, 
                    route: 0.495 45.829%, 
                    tC2Q: 0.201 18.613%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path14						
Path Summary:
Slack             : -0.541
Data Arrival Time : 38.319
Data Required Time: 38.860
From              : data_0_s0
To                : blkram_blkram_0_0_s
Launch Clk        : clk_sdram:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                    NODE                               
 ======== ======== ====== ==== ======== ============== =============================================================== 
  37.037   37.037                                       active clock edge time                                         
  37.037   0.000                                        clk_sdram                                                      
  37.037   0.000    tCL    RR   107      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT                               
  37.221   0.184    tNET   RR   1        R11C29[1][A]   vram/data_0_s0/CLK                                             
  37.422   0.201    tC2Q   RF   2        R11C29[1][A]   vram/data_0_s0/Q                                               
  37.546   0.124    tNET   FF   1        R11C29[0][B]   u_v9958/U_VDP_GRAPHIC4567/FIFODATA_IN_0_s0/I0                  
  37.937   0.391    tINS   FR   1        R11C29[0][B]   u_v9958/U_VDP_GRAPHIC4567/FIFODATA_IN_0_s0/F                   
  38.319   0.382    tNET   RR   1        BSRAM_R10[7]   u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s/DI[0]  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                   NODE                              
 ======== ======== ====== ==== ======== ============== ============================================================= 
  37.037   37.037                                       active clock edge time                                       
  37.037   0.000                                        clk                                                          
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                                                   
  37.712   0.675    tINS   RR   2514     IOL7[A]        clk_ibuf/O                                                   
  38.576   0.864    tNET   RR   1        BSRAM_R10[7]   u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s/CLK  
  38.611   0.035    tUnc                                u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s      
  38.860   0.249    tHld        1        BSRAM_R10[7]   u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s      

Path Statistics:
Clock Skew: 1.355
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.391 35.607%, 
                    route: 0.506 46.089%, 
                    tC2Q: 0.201 18.304%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path15						
Path Summary:
Slack             : -0.472
Data Arrival Time : 38.150
Data Required Time: 38.622
From              : cswn_sdram_r_s0
To                : io_state_r_s5
Launch Clk        : clk_sdram:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                
 ======== ======== ====== ==== ======== ============== ================================== 
  37.037   37.037                                       active clock edge time            
  37.037   0.000                                        clk_sdram                         
  37.037   0.000    tCL    RR   107      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT  
  37.221   0.184    tNET   RR   1        R45C23[1][A]   cswn_sdram_r_s0/CLK               
  37.423   0.202    tC2Q   RR   4        R45C23[1][A]   cswn_sdram_r_s0/Q                 
  37.551   0.127    tNET   RR   1        R45C25[1][B]   io_state_r_s6/I2                  
  37.783   0.232    tINS   RF   1        R45C25[1][B]   io_state_r_s6/F                   
  37.786   0.004    tNET   FF   1        R45C25[0][A]   CpuDbo_7_s4/I0                    
  38.150   0.364    tINS   FF   1        R45C25[0][A]   CpuDbo_7_s4/F                     
  38.150   0.000    tNET   FF   1        R45C25[0][A]   io_state_r_s5/D                   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                 NODE           
 ======== ======== ====== ==== ======== ============== ======================== 
  37.037   37.037                                       active clock edge time  
  37.037   0.000                                        clk                     
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I              
  37.712   0.675    tINS   RR   2514     IOL7[A]        clk_ibuf/O              
  38.576   0.864    tNET   RR   1        R45C25[0][A]   io_state_r_s5/CLK       
  38.611   0.035    tUnc                                io_state_r_s5           
  38.622   0.011    tHld        1        R45C25[0][A]   io_state_r_s5           

Path Statistics:
Clock Skew: 1.355
Hold Relationship: 0.000
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.596 64.158%, 
                    route: 0.131 14.097%, 
                    tC2Q: 0.202 21.745%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path16						
Path Summary:
Slack             : -0.049
Data Arrival Time : 1001.536
Data Required Time: 1001.584
From              : sample_6_s0
To                : audio_sample_word0[1]_6_s0
Launch Clk        : clk_125:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                    NODE              
 ========== ========== ====== ==== ======== ============== ============================== 
  1000.000   1000.000                                       active clock edge time        
  1000.000   0.000                                          clk_125                       
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I                
  1000.675   0.675      tINS   RR   46       IOL29[B]       clk_125_ibuf/O                
  1000.986   0.310      tNET   RR   1        R30C46[0][B]   sample_6_s0/CLK               
  1001.187   0.201      tC2Q   RF   1        R30C46[0][B]   sample_6_s0/Q                 
  1001.536   0.349      tNET   FF   1        R30C46[1][B]   audio_sample_word0[1]_6_s0/D  

Data Required Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                     NODE               
 ========== ========= ====== ==== ======== ============== ================================ 
  999.999    999.999                                       active clock edge time          
  999.999    0.000                                         clk                             
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                      
  1000.674   0.675     tINS   RR   2514     IOL7[A]        clk_ibuf/O                      
  1001.538   0.864     tNET   RR   1        R30C46[1][B]   audio_sample_word0[1]_6_s0/CLK  
  1001.573   0.035     tUnc                                audio_sample_word0[1]_6_s0      
  1001.584   0.011     tHld        1        R30C46[1][B]   audio_sample_word0[1]_6_s0      

Path Statistics:
Clock Skew: 0.554
Hold Relationship: -0.001
Logic Level: 1
Arrival Clock Path delay: (cell: 0.675 68.531%, 
                     route: 0.310 31.469%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.349 63.453%, 
                    tC2Q: 0.201 36.547%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path17						
Path Summary:
Slack             : -0.049
Data Arrival Time : 1001.536
Data Required Time: 1001.584
From              : sample_11_s0
To                : audio_sample_word0[1]_11_s0
Launch Clk        : clk_125:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                    NODE               
 ========== ========== ====== ==== ======== ============== =============================== 
  1000.000   1000.000                                       active clock edge time         
  1000.000   0.000                                          clk_125                        
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I                 
  1000.675   0.675      tINS   RR   46       IOL29[B]       clk_125_ibuf/O                 
  1000.986   0.310      tNET   RR   1        R32C49[0][B]   sample_11_s0/CLK               
  1001.187   0.201      tC2Q   RF   1        R32C49[0][B]   sample_11_s0/Q                 
  1001.536   0.349      tNET   FF   1        R32C49[1][B]   audio_sample_word0[1]_11_s0/D  

Data Required Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                     NODE                
 ========== ========= ====== ==== ======== ============== ================================= 
  999.999    999.999                                       active clock edge time           
  999.999    0.000                                         clk                              
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                       
  1000.674   0.675     tINS   RR   2514     IOL7[A]        clk_ibuf/O                       
  1001.538   0.864     tNET   RR   1        R32C49[1][B]   audio_sample_word0[1]_11_s0/CLK  
  1001.573   0.035     tUnc                                audio_sample_word0[1]_11_s0      
  1001.584   0.011     tHld        1        R32C49[1][B]   audio_sample_word0[1]_11_s0      

Path Statistics:
Clock Skew: 0.554
Hold Relationship: -0.001
Logic Level: 1
Arrival Clock Path delay: (cell: 0.675 68.531%, 
                     route: 0.310 31.469%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.349 63.453%, 
                    tC2Q: 0.201 36.547%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path18						
Path Summary:
Slack             : -0.049
Data Arrival Time : 1001.536
Data Required Time: 1001.584
From              : sample_13_s0
To                : audio_sample_word0[1]_13_s0
Launch Clk        : clk_125:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                    NODE               
 ========== ========== ====== ==== ======== ============== =============================== 
  1000.000   1000.000                                       active clock edge time         
  1000.000   0.000                                          clk_125                        
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I                 
  1000.675   0.675      tINS   RR   46       IOL29[B]       clk_125_ibuf/O                 
  1000.986   0.310      tNET   RR   1        R29C46[0][B]   sample_13_s0/CLK               
  1001.187   0.201      tC2Q   RF   1        R29C46[0][B]   sample_13_s0/Q                 
  1001.536   0.349      tNET   FF   1        R29C46[1][B]   audio_sample_word0[1]_13_s0/D  

Data Required Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                     NODE                
 ========== ========= ====== ==== ======== ============== ================================= 
  999.999    999.999                                       active clock edge time           
  999.999    0.000                                         clk                              
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                       
  1000.674   0.675     tINS   RR   2514     IOL7[A]        clk_ibuf/O                       
  1001.538   0.864     tNET   RR   1        R29C46[1][B]   audio_sample_word0[1]_13_s0/CLK  
  1001.573   0.035     tUnc                                audio_sample_word0[1]_13_s0      
  1001.584   0.011     tHld        1        R29C46[1][B]   audio_sample_word0[1]_13_s0      

Path Statistics:
Clock Skew: 0.554
Hold Relationship: -0.001
Logic Level: 1
Arrival Clock Path delay: (cell: 0.675 68.531%, 
                     route: 0.310 31.469%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.349 63.453%, 
                    tC2Q: 0.201 36.547%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path19						
Path Summary:
Slack             : -0.044
Data Arrival Time : 1001.541
Data Required Time: 1001.584
From              : sample_5_s0
To                : audio_sample_word0[1]_5_s0
Launch Clk        : clk_125:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                    NODE              
 ========== ========== ====== ==== ======== ============== ============================== 
  1000.000   1000.000                                       active clock edge time        
  1000.000   0.000                                          clk_125                       
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I                
  1000.675   0.675      tINS   RR   46       IOL29[B]       clk_125_ibuf/O                
  1000.986   0.310      tNET   RR   1        R33C49[1][A]   sample_5_s0/CLK               
  1001.187   0.201      tC2Q   RF   1        R33C49[1][A]   sample_5_s0/Q                 
  1001.541   0.354      tNET   FF   1        R33C49[0][B]   audio_sample_word0[1]_5_s0/D  

Data Required Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                     NODE               
 ========== ========= ====== ==== ======== ============== ================================ 
  999.999    999.999                                       active clock edge time          
  999.999    0.000                                         clk                             
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                      
  1000.674   0.675     tINS   RR   2514     IOL7[A]        clk_ibuf/O                      
  1001.538   0.864     tNET   RR   1        R33C49[0][B]   audio_sample_word0[1]_5_s0/CLK  
  1001.573   0.035     tUnc                                audio_sample_word0[1]_5_s0      
  1001.584   0.011     tHld        1        R33C49[0][B]   audio_sample_word0[1]_5_s0      

Path Statistics:
Clock Skew: 0.554
Hold Relationship: -0.001
Logic Level: 1
Arrival Clock Path delay: (cell: 0.675 68.531%, 
                     route: 0.310 31.469%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.354 63.777%, 
                    tC2Q: 0.201 36.223%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path20						
Path Summary:
Slack             : -0.044
Data Arrival Time : 1001.541
Data Required Time: 1001.584
From              : sample_8_s0
To                : audio_sample_word0[1]_8_s0
Launch Clk        : clk_125:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                    NODE              
 ========== ========== ====== ==== ======== ============== ============================== 
  1000.000   1000.000                                       active clock edge time        
  1000.000   0.000                                          clk_125                       
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I                
  1000.675   0.675      tINS   RR   46       IOL29[B]       clk_125_ibuf/O                
  1000.986   0.310      tNET   RR   1        R32C49[0][A]   sample_8_s0/CLK               
  1001.187   0.201      tC2Q   RF   1        R32C49[0][A]   sample_8_s0/Q                 
  1001.541   0.354      tNET   FF   1        R32C49[1][A]   audio_sample_word0[1]_8_s0/D  

Data Required Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                     NODE               
 ========== ========= ====== ==== ======== ============== ================================ 
  999.999    999.999                                       active clock edge time          
  999.999    0.000                                         clk                             
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                      
  1000.674   0.675     tINS   RR   2514     IOL7[A]        clk_ibuf/O                      
  1001.538   0.864     tNET   RR   1        R32C49[1][A]   audio_sample_word0[1]_8_s0/CLK  
  1001.573   0.035     tUnc                                audio_sample_word0[1]_8_s0      
  1001.584   0.011     tHld        1        R32C49[1][A]   audio_sample_word0[1]_8_s0      

Path Statistics:
Clock Skew: 0.554
Hold Relationship: -0.001
Logic Level: 1
Arrival Clock Path delay: (cell: 0.675 68.531%, 
                     route: 0.310 31.469%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.354 63.777%, 
                    tC2Q: 0.201 36.223%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path21						
Path Summary:
Slack             : -0.044
Data Arrival Time : 1001.541
Data Required Time: 1001.584
From              : sample_10_s0
To                : audio_sample_word0[1]_10_s0
Launch Clk        : clk_125:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                    NODE               
 ========== ========== ====== ==== ======== ============== =============================== 
  1000.000   1000.000                                       active clock edge time         
  1000.000   0.000                                          clk_125                        
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I                 
  1000.675   0.675      tINS   RR   46       IOL29[B]       clk_125_ibuf/O                 
  1000.986   0.310      tNET   RR   1        R30C46[0][A]   sample_10_s0/CLK               
  1001.187   0.201      tC2Q   RF   1        R30C46[0][A]   sample_10_s0/Q                 
  1001.541   0.354      tNET   FF   1        R30C46[1][A]   audio_sample_word0[1]_10_s0/D  

Data Required Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                     NODE                
 ========== ========= ====== ==== ======== ============== ================================= 
  999.999    999.999                                       active clock edge time           
  999.999    0.000                                         clk                              
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                       
  1000.674   0.675     tINS   RR   2514     IOL7[A]        clk_ibuf/O                       
  1001.538   0.864     tNET   RR   1        R30C46[1][A]   audio_sample_word0[1]_10_s0/CLK  
  1001.573   0.035     tUnc                                audio_sample_word0[1]_10_s0      
  1001.584   0.011     tHld        1        R30C46[1][A]   audio_sample_word0[1]_10_s0      

Path Statistics:
Clock Skew: 0.554
Hold Relationship: -0.001
Logic Level: 1
Arrival Clock Path delay: (cell: 0.675 68.531%, 
                     route: 0.310 31.469%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.354 63.777%, 
                    tC2Q: 0.201 36.223%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path22						
Path Summary:
Slack             : -0.044
Data Arrival Time : 1001.541
Data Required Time: 1001.584
From              : sample_12_s0
To                : audio_sample_word0[1]_12_s0
Launch Clk        : clk_125:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                    NODE               
 ========== ========== ====== ==== ======== ============== =============================== 
  1000.000   1000.000                                       active clock edge time         
  1000.000   0.000                                          clk_125                        
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I                 
  1000.675   0.675      tINS   RR   46       IOL29[B]       clk_125_ibuf/O                 
  1000.986   0.310      tNET   RR   1        R30C46[2][B]   sample_12_s0/CLK               
  1001.187   0.201      tC2Q   RF   1        R30C46[2][B]   sample_12_s0/Q                 
  1001.541   0.354      tNET   FF   1        R30C45[0][A]   audio_sample_word0[1]_12_s0/D  

Data Required Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                     NODE                
 ========== ========= ====== ==== ======== ============== ================================= 
  999.999    999.999                                       active clock edge time           
  999.999    0.000                                         clk                              
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                       
  1000.674   0.675     tINS   RR   2514     IOL7[A]        clk_ibuf/O                       
  1001.538   0.864     tNET   RR   1        R30C45[0][A]   audio_sample_word0[1]_12_s0/CLK  
  1001.573   0.035     tUnc                                audio_sample_word0[1]_12_s0      
  1001.584   0.011     tHld        1        R30C45[0][A]   audio_sample_word0[1]_12_s0      

Path Statistics:
Clock Skew: 0.554
Hold Relationship: -0.001
Logic Level: 1
Arrival Clock Path delay: (cell: 0.675 68.531%, 
                     route: 0.310 31.469%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.354 63.777%, 
                    tC2Q: 0.201 36.223%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path23						
Path Summary:
Slack             : -0.044
Data Arrival Time : 1001.541
Data Required Time: 1001.584
From              : sample_14_s0
To                : audio_sample_word0[1]_14_s0
Launch Clk        : clk_125:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                    NODE               
 ========== ========== ====== ==== ======== ============== =============================== 
  1000.000   1000.000                                       active clock edge time         
  1000.000   0.000                                          clk_125                        
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I                 
  1000.675   0.675      tINS   RR   46       IOL29[B]       clk_125_ibuf/O                 
  1000.986   0.310      tNET   RR   1        R29C46[0][A]   sample_14_s0/CLK               
  1001.187   0.201      tC2Q   RF   1        R29C46[0][A]   sample_14_s0/Q                 
  1001.541   0.354      tNET   FF   1        R29C46[1][A]   audio_sample_word0[1]_14_s0/D  

Data Required Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                     NODE                
 ========== ========= ====== ==== ======== ============== ================================= 
  999.999    999.999                                       active clock edge time           
  999.999    0.000                                         clk                              
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                       
  1000.674   0.675     tINS   RR   2514     IOL7[A]        clk_ibuf/O                       
  1001.538   0.864     tNET   RR   1        R29C46[1][A]   audio_sample_word0[1]_14_s0/CLK  
  1001.573   0.035     tUnc                                audio_sample_word0[1]_14_s0      
  1001.584   0.011     tHld        1        R29C46[1][A]   audio_sample_word0[1]_14_s0      

Path Statistics:
Clock Skew: 0.554
Hold Relationship: -0.001
Logic Level: 1
Arrival Clock Path delay: (cell: 0.675 68.531%, 
                     route: 0.310 31.469%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.354 63.777%, 
                    tC2Q: 0.201 36.223%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path24						
Path Summary:
Slack             : 0.035
Data Arrival Time : 38.657
Data Required Time: 38.622
From              : rst_done_s0
To                : parity[4]_0_s1
Launch Clk        : clk_sdram:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                     NODE                                
 ======== ======== ====== ==== ======== ============== ================================================================= 
  37.037   37.037                                       active clock edge time                                           
  37.037   0.000                                        clk_sdram                                                        
  37.037   0.000    tCL    RR   107      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT                                 
  37.221   0.184    tNET   RR   1        R11C30[0][A]   vram/u_sdram/rst_done_s0/CLK                                     
  37.423   0.202    tC2Q   RR   15       R11C30[0][A]   vram/u_sdram/rst_done_s0/Q                                       
  38.155   0.731    tNET   RR   1        R24C42[2][A]   hdmi_pal/true_hdmi_output.packet_assembler/n580_s2/I1            
  38.390   0.235    tINS   RR   40       R24C42[2][A]   hdmi_pal/true_hdmi_output.packet_assembler/n580_s2/F             
  38.657   0.268    tNET   RR   1        R25C43[2][B]   hdmi_pal/true_hdmi_output.packet_assembler/parity[4]_0_s1/RESET  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                    NODE                               
 ======== ======== ====== ==== ======== ============== =============================================================== 
  37.037   37.037                                       active clock edge time                                         
  37.037   0.000                                        clk                                                            
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                                                     
  37.712   0.675    tINS   RR   2514     IOL7[A]        clk_ibuf/O                                                     
  38.576   0.864    tNET   RR   1        R25C43[2][B]   hdmi_pal/true_hdmi_output.packet_assembler/parity[4]_0_s1/CLK  
  38.611   0.035    tUnc                                hdmi_pal/true_hdmi_output.packet_assembler/parity[4]_0_s1      
  38.622   0.011    tHld        1        R25C43[2][B]   hdmi_pal/true_hdmi_output.packet_assembler/parity[4]_0_s1      

Path Statistics:
Clock Skew: 1.355
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.235 16.365%, 
                    route: 0.999 69.569%, 
                    tC2Q: 0.202 14.067%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path25						
Path Summary:
Slack             : 0.035
Data Arrival Time : 38.657
Data Required Time: 38.622
From              : rst_done_s0
To                : parity[4]_1_s1
Launch Clk        : clk_sdram:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                     NODE                                
 ======== ======== ====== ==== ======== ============== ================================================================= 
  37.037   37.037                                       active clock edge time                                           
  37.037   0.000                                        clk_sdram                                                        
  37.037   0.000    tCL    RR   107      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT                                 
  37.221   0.184    tNET   RR   1        R11C30[0][A]   vram/u_sdram/rst_done_s0/CLK                                     
  37.423   0.202    tC2Q   RR   15       R11C30[0][A]   vram/u_sdram/rst_done_s0/Q                                       
  38.155   0.731    tNET   RR   1        R24C42[2][A]   hdmi_pal/true_hdmi_output.packet_assembler/n580_s2/I1            
  38.390   0.235    tINS   RR   40       R24C42[2][A]   hdmi_pal/true_hdmi_output.packet_assembler/n580_s2/F             
  38.657   0.268    tNET   RR   1        R25C43[2][A]   hdmi_pal/true_hdmi_output.packet_assembler/parity[4]_1_s1/RESET  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                    NODE                               
 ======== ======== ====== ==== ======== ============== =============================================================== 
  37.037   37.037                                       active clock edge time                                         
  37.037   0.000                                        clk                                                            
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                                                     
  37.712   0.675    tINS   RR   2514     IOL7[A]        clk_ibuf/O                                                     
  38.576   0.864    tNET   RR   1        R25C43[2][A]   hdmi_pal/true_hdmi_output.packet_assembler/parity[4]_1_s1/CLK  
  38.611   0.035    tUnc                                hdmi_pal/true_hdmi_output.packet_assembler/parity[4]_1_s1      
  38.622   0.011    tHld        1        R25C43[2][A]   hdmi_pal/true_hdmi_output.packet_assembler/parity[4]_1_s1      

Path Statistics:
Clock Skew: 1.355
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.235 16.365%, 
                    route: 0.999 69.569%, 
                    tC2Q: 0.202 14.067%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

3.3.3 Recovery Analysis Report
Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : -0.459
Data Arrival Time : 4.097
Data Required Time: 3.638
From              : rst_n_s0
To                : gwSer2
Launch Clk        : clk:[R]
Latch Clk         : clk_135:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.683   0.683   tINS   RR   2514     IOL7[A]        clk_ibuf/O               
  1.896   1.213   tNET   RR   1        R45C25[1][A]   rst_n_s0/CLK             
  2.128   0.232   tC2Q   RF   3        R45C25[1][A]   rst_n_s0/Q               
  2.315   0.187   tNET   FF   1        R45C24[2][B]   reset_w_s2/I0            
  2.768   0.453   tINS   FF   49       R45C24[2][B]   reset_w_s2/F             
  4.097   1.329   tNET   FF   1        IOB40[A]       serializer/gwSer2/RESET  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT     LOC                  NODE               
 ======= ======== ====== ==== ======== ========== =============================== 
  3.704   3.704                                    active clock edge time         
  3.704   0.000                                    clk_135                        
  3.704   0.000    tCL    FF   3        PLL_L[1]   clk_135_inst/rpll_inst/CLKOUT  
  3.824   0.120    tNET   FF   1        IOB40[A]   serializer/gwSer2/FCLK         
  3.789   -0.035   tUnc                            serializer/gwSer2              
  3.638   -0.151   tSu         1        IOB40[A]   serializer/gwSer2              

Path Statistics:
Clock Skew: -1.775
Setup Relationship: 3.704
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.453 20.582%, 
                    route: 1.516 68.878%, 
                    tC2Q: 0.232 10.541%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.120 100.000%)

						Path2						
Path Summary:
Slack             : -0.459
Data Arrival Time : 4.097
Data Required Time: 3.638
From              : rst_n_s0
To                : gwSer1
Launch Clk        : clk:[R]
Latch Clk         : clk_135:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.683   0.683   tINS   RR   2514     IOL7[A]        clk_ibuf/O               
  1.896   1.213   tNET   RR   1        R45C25[1][A]   rst_n_s0/CLK             
  2.128   0.232   tC2Q   RF   3        R45C25[1][A]   rst_n_s0/Q               
  2.315   0.187   tNET   FF   1        R45C24[2][B]   reset_w_s2/I0            
  2.768   0.453   tINS   FF   49       R45C24[2][B]   reset_w_s2/F             
  4.097   1.329   tNET   FF   1        IOB34[A]       serializer/gwSer1/RESET  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT     LOC                  NODE               
 ======= ======== ====== ==== ======== ========== =============================== 
  3.704   3.704                                    active clock edge time         
  3.704   0.000                                    clk_135                        
  3.704   0.000    tCL    FF   3        PLL_L[1]   clk_135_inst/rpll_inst/CLKOUT  
  3.824   0.120    tNET   FF   1        IOB34[A]   serializer/gwSer1/FCLK         
  3.789   -0.035   tUnc                            serializer/gwSer1              
  3.638   -0.151   tSu         1        IOB34[A]   serializer/gwSer1              

Path Statistics:
Clock Skew: -1.775
Setup Relationship: 3.704
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.453 20.582%, 
                    route: 1.516 68.878%, 
                    tC2Q: 0.232 10.541%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.120 100.000%)

						Path3						
Path Summary:
Slack             : -0.459
Data Arrival Time : 4.097
Data Required Time: 3.638
From              : rst_n_s0
To                : gwSer0
Launch Clk        : clk:[R]
Latch Clk         : clk_135:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.683   0.683   tINS   RR   2514     IOL7[A]        clk_ibuf/O               
  1.896   1.213   tNET   RR   1        R45C25[1][A]   rst_n_s0/CLK             
  2.128   0.232   tC2Q   RF   3        R45C25[1][A]   rst_n_s0/Q               
  2.315   0.187   tNET   FF   1        R45C24[2][B]   reset_w_s2/I0            
  2.768   0.453   tINS   FF   49       R45C24[2][B]   reset_w_s2/F             
  4.097   1.329   tNET   FF   1        IOB30[A]       serializer/gwSer0/RESET  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT     LOC                  NODE               
 ======= ======== ====== ==== ======== ========== =============================== 
  3.704   3.704                                    active clock edge time         
  3.704   0.000                                    clk_135                        
  3.704   0.000    tCL    FF   3        PLL_L[1]   clk_135_inst/rpll_inst/CLKOUT  
  3.824   0.120    tNET   FF   1        IOB30[A]   serializer/gwSer0/FCLK         
  3.789   -0.035   tUnc                            serializer/gwSer0              
  3.638   -0.151   tSu         1        IOB30[A]   serializer/gwSer0              

Path Statistics:
Clock Skew: -1.775
Setup Relationship: 3.704
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.453 20.582%, 
                    route: 1.516 68.878%, 
                    tC2Q: 0.232 10.541%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.120 100.000%)

						Path4						
Path Summary:
Slack             : 3.237
Data Arrival Time : 4.097
Data Required Time: 7.334
From              : rst_n_s0
To                : gwSer2
Launch Clk        : clk:[R]
Latch Clk         : clk_135:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.683   0.683   tINS   RR   2514     IOL7[A]        clk_ibuf/O               
  1.896   1.213   tNET   RR   1        R45C25[1][A]   rst_n_s0/CLK             
  2.128   0.232   tC2Q   RF   3        R45C25[1][A]   rst_n_s0/Q               
  2.315   0.187   tNET   FF   1        R45C24[2][B]   reset_w_s2/I0            
  2.768   0.453   tINS   FF   49       R45C24[2][B]   reset_w_s2/F             
  4.097   1.329   tNET   FF   1        IOB40[A]       serializer/gwSer2/RESET  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT     LOC                  NODE               
 ======= ======== ====== ==== ======== ========== =============================== 
  7.407   7.407                                    active clock edge time         
  7.407   0.000                                    clk_135                        
  7.407   0.000    tCL    RR   3        PLL_L[1]   clk_135_inst/rpll_inst/CLKOUT  
  7.522   0.114    tNET   RR   1        IOB40[A]   serializer/gwSer2/FCLK         
  7.487   -0.035   tUnc                            serializer/gwSer2              
  7.334   -0.153   tSu         1        IOB40[A]   serializer/gwSer2              

Path Statistics:
Clock Skew: -1.781
Setup Relationship: 7.407
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.453 20.582%, 
                    route: 1.516 68.878%, 
                    tC2Q: 0.232 10.541%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.114 100.000%)

						Path5						
Path Summary:
Slack             : 3.237
Data Arrival Time : 4.097
Data Required Time: 7.334
From              : rst_n_s0
To                : gwSer1
Launch Clk        : clk:[R]
Latch Clk         : clk_135:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.683   0.683   tINS   RR   2514     IOL7[A]        clk_ibuf/O               
  1.896   1.213   tNET   RR   1        R45C25[1][A]   rst_n_s0/CLK             
  2.128   0.232   tC2Q   RF   3        R45C25[1][A]   rst_n_s0/Q               
  2.315   0.187   tNET   FF   1        R45C24[2][B]   reset_w_s2/I0            
  2.768   0.453   tINS   FF   49       R45C24[2][B]   reset_w_s2/F             
  4.097   1.329   tNET   FF   1        IOB34[A]       serializer/gwSer1/RESET  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT     LOC                  NODE               
 ======= ======== ====== ==== ======== ========== =============================== 
  7.407   7.407                                    active clock edge time         
  7.407   0.000                                    clk_135                        
  7.407   0.000    tCL    RR   3        PLL_L[1]   clk_135_inst/rpll_inst/CLKOUT  
  7.522   0.114    tNET   RR   1        IOB34[A]   serializer/gwSer1/FCLK         
  7.487   -0.035   tUnc                            serializer/gwSer1              
  7.334   -0.153   tSu         1        IOB34[A]   serializer/gwSer1              

Path Statistics:
Clock Skew: -1.781
Setup Relationship: 7.407
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.453 20.582%, 
                    route: 1.516 68.878%, 
                    tC2Q: 0.232 10.541%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.114 100.000%)

						Path6						
Path Summary:
Slack             : 3.237
Data Arrival Time : 4.097
Data Required Time: 7.334
From              : rst_n_s0
To                : gwSer0
Launch Clk        : clk:[R]
Latch Clk         : clk_135:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.683   0.683   tINS   RR   2514     IOL7[A]        clk_ibuf/O               
  1.896   1.213   tNET   RR   1        R45C25[1][A]   rst_n_s0/CLK             
  2.128   0.232   tC2Q   RF   3        R45C25[1][A]   rst_n_s0/Q               
  2.315   0.187   tNET   FF   1        R45C24[2][B]   reset_w_s2/I0            
  2.768   0.453   tINS   FF   49       R45C24[2][B]   reset_w_s2/F             
  4.097   1.329   tNET   FF   1        IOB30[A]       serializer/gwSer0/RESET  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT     LOC                  NODE               
 ======= ======== ====== ==== ======== ========== =============================== 
  7.407   7.407                                    active clock edge time         
  7.407   0.000                                    clk_135                        
  7.407   0.000    tCL    RR   3        PLL_L[1]   clk_135_inst/rpll_inst/CLKOUT  
  7.522   0.114    tNET   RR   1        IOB30[A]   serializer/gwSer0/FCLK         
  7.487   -0.035   tUnc                            serializer/gwSer0              
  7.334   -0.153   tSu         1        IOB30[A]   serializer/gwSer0              

Path Statistics:
Clock Skew: -1.781
Setup Relationship: 7.407
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.453 20.582%, 
                    route: 1.516 68.878%, 
                    tC2Q: 0.232 10.541%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.114 100.000%)

						Path7						
Path Summary:
Slack             : 5.336
Data Arrival Time : 4.097
Data Required Time: 9.433
From              : rst_n_s0
To                : rst_cnt_0_s1
Launch Clk        : clk:[R]
Latch Clk         : clk_sdram:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                     NODE                
 ======= ======= ====== ==== ======== ============== ================================= 
  0.000   0.000                                       active clock edge time           
  0.000   0.000                                       clk                              
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                       
  0.683   0.683   tINS   RR   2514     IOL7[A]        clk_ibuf/O                       
  1.896   1.213   tNET   RR   1        R45C25[1][A]   rst_n_s0/CLK                     
  2.128   0.232   tC2Q   RF   3        R45C25[1][A]   rst_n_s0/Q                       
  2.315   0.187   tNET   FF   1        R45C24[2][B]   reset_w_s2/I0                    
  2.768   0.453   tINS   FF   49       R45C24[2][B]   reset_w_s2/F                     
  4.097   1.329   tNET   FF   1        R11C30[0][B]   vram/u_sdram/rst_cnt_0_s1/CLEAR  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                
 ======= ======== ====== ==== ======== ============== ================================== 
  9.259   9.259                                        active clock edge time            
  9.259   0.000                                        clk_sdram                         
  9.259   0.000    tCL    RR   107      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT  
  9.503   0.243    tNET   RR   1        R11C30[0][B]   vram/u_sdram/rst_cnt_0_s1/CLK     
  9.468   -0.035   tUnc                                vram/u_sdram/rst_cnt_0_s1         
  9.433   -0.035   tSu         1        R11C30[0][B]   vram/u_sdram/rst_cnt_0_s1         

Path Statistics:
Clock Skew: -1.652
Setup Relationship: 9.259
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.453 20.582%, 
                    route: 1.516 68.878%, 
                    tC2Q: 0.232 10.541%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)

						Path8						
Path Summary:
Slack             : 5.336
Data Arrival Time : 4.097
Data Required Time: 9.433
From              : rst_n_s0
To                : ff_busy_s2
Launch Clk        : clk:[R]
Latch Clk         : clk_sdram:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                     NODE               
 ======= ======= ====== ==== ======== ============== ================================ 
  0.000   0.000                                       active clock edge time          
  0.000   0.000                                       clk                             
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                      
  0.683   0.683   tINS   RR   2514     IOL7[A]        clk_ibuf/O                      
  1.896   1.213   tNET   RR   1        R45C25[1][A]   rst_n_s0/CLK                    
  2.128   0.232   tC2Q   RF   3        R45C25[1][A]   rst_n_s0/Q                      
  2.315   0.187   tNET   FF   1        R45C24[2][B]   reset_w_s2/I0                   
  2.768   0.453   tINS   FF   49       R45C24[2][B]   reset_w_s2/F                    
  4.097   1.329   tNET   FF   1        R9C40[1][A]    vram/u_sdram/ff_busy_s2/PRESET  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                     NODE                
 ======= ======== ====== ==== ======== ============= ================================== 
  9.259   9.259                                       active clock edge time            
  9.259   0.000                                       clk_sdram                         
  9.259   0.000    tCL    RR   107      PLL_R[1]      clk_sdramp_inst/rpll_inst/CLKOUT  
  9.503   0.243    tNET   RR   1        R9C40[1][A]   vram/u_sdram/ff_busy_s2/CLK       
  9.468   -0.035   tUnc                               vram/u_sdram/ff_busy_s2           
  9.433   -0.035   tSu         1        R9C40[1][A]   vram/u_sdram/ff_busy_s2           

Path Statistics:
Clock Skew: -1.652
Setup Relationship: 9.259
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.453 20.582%, 
                    route: 1.516 68.878%, 
                    tC2Q: 0.232 10.541%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)

						Path9						
Path Summary:
Slack             : 5.336
Data Arrival Time : 4.097
Data Required Time: 9.433
From              : rst_n_s0
To                : state_0_s1
Launch Clk        : clk:[R]
Latch Clk         : clk_sdram:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                    NODE               
 ======= ======= ====== ==== ======== ============== =============================== 
  0.000   0.000                                       active clock edge time         
  0.000   0.000                                       clk                            
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                     
  0.683   0.683   tINS   RR   2514     IOL7[A]        clk_ibuf/O                     
  1.896   1.213   tNET   RR   1        R45C25[1][A]   rst_n_s0/CLK                   
  2.128   0.232   tC2Q   RF   3        R45C25[1][A]   rst_n_s0/Q                     
  2.315   0.187   tNET   FF   1        R45C24[2][B]   reset_w_s2/I0                  
  2.768   0.453   tINS   FF   49       R45C24[2][B]   reset_w_s2/F                   
  4.097   1.329   tNET   FF   1        R9C37[2][B]    vram/u_sdram/state_0_s1/CLEAR  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                     NODE                
 ======= ======== ====== ==== ======== ============= ================================== 
  9.259   9.259                                       active clock edge time            
  9.259   0.000                                       clk_sdram                         
  9.259   0.000    tCL    RR   107      PLL_R[1]      clk_sdramp_inst/rpll_inst/CLKOUT  
  9.503   0.243    tNET   RR   1        R9C37[2][B]   vram/u_sdram/state_0_s1/CLK       
  9.468   -0.035   tUnc                               vram/u_sdram/state_0_s1           
  9.433   -0.035   tSu         1        R9C37[2][B]   vram/u_sdram/state_0_s1           

Path Statistics:
Clock Skew: -1.652
Setup Relationship: 9.259
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.453 20.582%, 
                    route: 1.516 68.878%, 
                    tC2Q: 0.232 10.541%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)

						Path10						
Path Summary:
Slack             : 5.336
Data Arrival Time : 4.097
Data Required Time: 9.433
From              : rst_n_s0
To                : state_1_s1
Launch Clk        : clk:[R]
Latch Clk         : clk_sdram:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                    NODE               
 ======= ======= ====== ==== ======== ============== =============================== 
  0.000   0.000                                       active clock edge time         
  0.000   0.000                                       clk                            
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                     
  0.683   0.683   tINS   RR   2514     IOL7[A]        clk_ibuf/O                     
  1.896   1.213   tNET   RR   1        R45C25[1][A]   rst_n_s0/CLK                   
  2.128   0.232   tC2Q   RF   3        R45C25[1][A]   rst_n_s0/Q                     
  2.315   0.187   tNET   FF   1        R45C24[2][B]   reset_w_s2/I0                  
  2.768   0.453   tINS   FF   49       R45C24[2][B]   reset_w_s2/F                   
  4.097   1.329   tNET   FF   1        R9C38[0][A]    vram/u_sdram/state_1_s1/CLEAR  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                     NODE                
 ======= ======== ====== ==== ======== ============= ================================== 
  9.259   9.259                                       active clock edge time            
  9.259   0.000                                       clk_sdram                         
  9.259   0.000    tCL    RR   107      PLL_R[1]      clk_sdramp_inst/rpll_inst/CLKOUT  
  9.503   0.243    tNET   RR   1        R9C38[0][A]   vram/u_sdram/state_1_s1/CLK       
  9.468   -0.035   tUnc                               vram/u_sdram/state_1_s1           
  9.433   -0.035   tSu         1        R9C38[0][A]   vram/u_sdram/state_1_s1           

Path Statistics:
Clock Skew: -1.652
Setup Relationship: 9.259
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.453 20.582%, 
                    route: 1.516 68.878%, 
                    tC2Q: 0.232 10.541%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)

						Path11						
Path Summary:
Slack             : 5.336
Data Arrival Time : 4.097
Data Required Time: 9.433
From              : rst_n_s0
To                : state_2_s1
Launch Clk        : clk:[R]
Latch Clk         : clk_sdram:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                    NODE               
 ======= ======= ====== ==== ======== ============== =============================== 
  0.000   0.000                                       active clock edge time         
  0.000   0.000                                       clk                            
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                     
  0.683   0.683   tINS   RR   2514     IOL7[A]        clk_ibuf/O                     
  1.896   1.213   tNET   RR   1        R45C25[1][A]   rst_n_s0/CLK                   
  2.128   0.232   tC2Q   RF   3        R45C25[1][A]   rst_n_s0/Q                     
  2.315   0.187   tNET   FF   1        R45C24[2][B]   reset_w_s2/I0                  
  2.768   0.453   tINS   FF   49       R45C24[2][B]   reset_w_s2/F                   
  4.097   1.329   tNET   FF   1        R9C37[2][A]    vram/u_sdram/state_2_s1/CLEAR  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                     NODE                
 ======= ======== ====== ==== ======== ============= ================================== 
  9.259   9.259                                       active clock edge time            
  9.259   0.000                                       clk_sdram                         
  9.259   0.000    tCL    RR   107      PLL_R[1]      clk_sdramp_inst/rpll_inst/CLKOUT  
  9.503   0.243    tNET   RR   1        R9C37[2][A]   vram/u_sdram/state_2_s1/CLK       
  9.468   -0.035   tUnc                               vram/u_sdram/state_2_s1           
  9.433   -0.035   tSu         1        R9C37[2][A]   vram/u_sdram/state_2_s1           

Path Statistics:
Clock Skew: -1.652
Setup Relationship: 9.259
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.453 20.582%, 
                    route: 1.516 68.878%, 
                    tC2Q: 0.232 10.541%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)

						Path12						
Path Summary:
Slack             : 5.336
Data Arrival Time : 4.097
Data Required Time: 9.433
From              : rst_n_s0
To                : FF_SDRAM_DQM_0_s1
Launch Clk        : clk:[R]
Latch Clk         : clk_sdram:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                  
 ======= ======= ====== ==== ======== ============== ====================================== 
  0.000   0.000                                       active clock edge time                
  0.000   0.000                                       clk                                   
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                            
  0.683   0.683   tINS   RR   2514     IOL7[A]        clk_ibuf/O                            
  1.896   1.213   tNET   RR   1        R45C25[1][A]   rst_n_s0/CLK                          
  2.128   0.232   tC2Q   RF   3        R45C25[1][A]   rst_n_s0/Q                            
  2.315   0.187   tNET   FF   1        R45C24[2][B]   reset_w_s2/I0                         
  2.768   0.453   tINS   FF   49       R45C24[2][B]   reset_w_s2/F                          
  4.097   1.329   tNET   FF   1        IOL12[A]       vram/u_sdram/FF_SDRAM_DQM_0_s1/CLEAR  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT     LOC                     NODE                 
 ======= ======== ====== ==== ======== ========== ==================================== 
  9.259   9.259                                    active clock edge time              
  9.259   0.000                                    clk_sdram                           
  9.259   0.000    tCL    RR   107      PLL_R[1]   clk_sdramp_inst/rpll_inst/CLKOUT    
  9.503   0.243    tNET   RR   1        IOL12[A]   vram/u_sdram/FF_SDRAM_DQM_0_s1/CLK  
  9.468   -0.035   tUnc                            vram/u_sdram/FF_SDRAM_DQM_0_s1      
  9.433   -0.035   tSu         1        IOL12[A]   vram/u_sdram/FF_SDRAM_DQM_0_s1      

Path Statistics:
Clock Skew: -1.652
Setup Relationship: 9.259
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.453 20.582%, 
                    route: 1.516 68.878%, 
                    tC2Q: 0.232 10.541%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)

						Path13						
Path Summary:
Slack             : 5.336
Data Arrival Time : 4.097
Data Required Time: 9.433
From              : rst_n_s0
To                : FF_SDRAM_DQM_1_s1
Launch Clk        : clk:[R]
Latch Clk         : clk_sdram:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                  
 ======= ======= ====== ==== ======== ============== ====================================== 
  0.000   0.000                                       active clock edge time                
  0.000   0.000                                       clk                                   
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                            
  0.683   0.683   tINS   RR   2514     IOL7[A]        clk_ibuf/O                            
  1.896   1.213   tNET   RR   1        R45C25[1][A]   rst_n_s0/CLK                          
  2.128   0.232   tC2Q   RF   3        R45C25[1][A]   rst_n_s0/Q                            
  2.315   0.187   tNET   FF   1        R45C24[2][B]   reset_w_s2/I0                         
  2.768   0.453   tINS   FF   49       R45C24[2][B]   reset_w_s2/F                          
  4.097   1.329   tNET   FF   1        IOR11[A]       vram/u_sdram/FF_SDRAM_DQM_1_s1/CLEAR  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT     LOC                     NODE                 
 ======= ======== ====== ==== ======== ========== ==================================== 
  9.259   9.259                                    active clock edge time              
  9.259   0.000                                    clk_sdram                           
  9.259   0.000    tCL    RR   107      PLL_R[1]   clk_sdramp_inst/rpll_inst/CLKOUT    
  9.503   0.243    tNET   RR   1        IOR11[A]   vram/u_sdram/FF_SDRAM_DQM_1_s1/CLK  
  9.468   -0.035   tUnc                            vram/u_sdram/FF_SDRAM_DQM_1_s1      
  9.433   -0.035   tSu         1        IOR11[A]   vram/u_sdram/FF_SDRAM_DQM_1_s1      

Path Statistics:
Clock Skew: -1.652
Setup Relationship: 9.259
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.453 20.582%, 
                    route: 1.516 68.878%, 
                    tC2Q: 0.232 10.541%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)

						Path14						
Path Summary:
Slack             : 5.336
Data Arrival Time : 4.097
Data Required Time: 9.433
From              : rst_n_s0
To                : FF_SDRAM_DQM_2_s1
Launch Clk        : clk:[R]
Latch Clk         : clk_sdram:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                  
 ======= ======= ====== ==== ======== ============== ====================================== 
  0.000   0.000                                       active clock edge time                
  0.000   0.000                                       clk                                   
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                            
  0.683   0.683   tINS   RR   2514     IOL7[A]        clk_ibuf/O                            
  1.896   1.213   tNET   RR   1        R45C25[1][A]   rst_n_s0/CLK                          
  2.128   0.232   tC2Q   RF   3        R45C25[1][A]   rst_n_s0/Q                            
  2.315   0.187   tNET   FF   1        R45C24[2][B]   reset_w_s2/I0                         
  2.768   0.453   tINS   FF   49       R45C24[2][B]   reset_w_s2/F                          
  4.097   1.329   tNET   FF   1        IOL18[A]       vram/u_sdram/FF_SDRAM_DQM_2_s1/CLEAR  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT     LOC                     NODE                 
 ======= ======== ====== ==== ======== ========== ==================================== 
  9.259   9.259                                    active clock edge time              
  9.259   0.000                                    clk_sdram                           
  9.259   0.000    tCL    RR   107      PLL_R[1]   clk_sdramp_inst/rpll_inst/CLKOUT    
  9.503   0.243    tNET   RR   1        IOL18[A]   vram/u_sdram/FF_SDRAM_DQM_2_s1/CLK  
  9.468   -0.035   tUnc                            vram/u_sdram/FF_SDRAM_DQM_2_s1      
  9.433   -0.035   tSu         1        IOL18[A]   vram/u_sdram/FF_SDRAM_DQM_2_s1      

Path Statistics:
Clock Skew: -1.652
Setup Relationship: 9.259
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.453 20.582%, 
                    route: 1.516 68.878%, 
                    tC2Q: 0.232 10.541%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)

						Path15						
Path Summary:
Slack             : 5.336
Data Arrival Time : 4.097
Data Required Time: 9.433
From              : rst_n_s0
To                : FF_SDRAM_DQM_3_s1
Launch Clk        : clk:[R]
Latch Clk         : clk_sdram:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                  
 ======= ======= ====== ==== ======== ============== ====================================== 
  0.000   0.000                                       active clock edge time                
  0.000   0.000                                       clk                                   
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                            
  0.683   0.683   tINS   RR   2514     IOL7[A]        clk_ibuf/O                            
  1.896   1.213   tNET   RR   1        R45C25[1][A]   rst_n_s0/CLK                          
  2.128   0.232   tC2Q   RF   3        R45C25[1][A]   rst_n_s0/Q                            
  2.315   0.187   tNET   FF   1        R45C24[2][B]   reset_w_s2/I0                         
  2.768   0.453   tINS   FF   49       R45C24[2][B]   reset_w_s2/F                          
  4.097   1.329   tNET   FF   1        IOR15[B]       vram/u_sdram/FF_SDRAM_DQM_3_s1/CLEAR  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT     LOC                     NODE                 
 ======= ======== ====== ==== ======== ========== ==================================== 
  9.259   9.259                                    active clock edge time              
  9.259   0.000                                    clk_sdram                           
  9.259   0.000    tCL    RR   107      PLL_R[1]   clk_sdramp_inst/rpll_inst/CLKOUT    
  9.503   0.243    tNET   RR   1        IOR15[B]   vram/u_sdram/FF_SDRAM_DQM_3_s1/CLK  
  9.468   -0.035   tUnc                            vram/u_sdram/FF_SDRAM_DQM_3_s1      
  9.433   -0.035   tSu         1        IOR15[B]   vram/u_sdram/FF_SDRAM_DQM_3_s1      

Path Statistics:
Clock Skew: -1.652
Setup Relationship: 9.259
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.453 20.582%, 
                    route: 1.516 68.878%, 
                    tC2Q: 0.232 10.541%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)

						Path16						
Path Summary:
Slack             : 5.336
Data Arrival Time : 4.097
Data Required Time: 9.433
From              : rst_n_s0
To                : dq_oen_s1
Launch Clk        : clk:[R]
Latch Clk         : clk_sdram:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                    NODE               
 ======= ======= ====== ==== ======== ============== =============================== 
  0.000   0.000                                       active clock edge time         
  0.000   0.000                                       clk                            
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                     
  0.683   0.683   tINS   RR   2514     IOL7[A]        clk_ibuf/O                     
  1.896   1.213   tNET   RR   1        R45C25[1][A]   rst_n_s0/CLK                   
  2.128   0.232   tC2Q   RF   3        R45C25[1][A]   rst_n_s0/Q                     
  2.315   0.187   tNET   FF   1        R45C24[2][B]   reset_w_s2/I0                  
  2.768   0.453   tINS   FF   49       R45C24[2][B]   reset_w_s2/F                   
  4.097   1.329   tNET   FF   1        R11C35[0][A]   vram/u_sdram/dq_oen_s1/PRESET  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                
 ======= ======== ====== ==== ======== ============== ================================== 
  9.259   9.259                                        active clock edge time            
  9.259   0.000                                        clk_sdram                         
  9.259   0.000    tCL    RR   107      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT  
  9.503   0.243    tNET   RR   1        R11C35[0][A]   vram/u_sdram/dq_oen_s1/CLK        
  9.468   -0.035   tUnc                                vram/u_sdram/dq_oen_s1            
  9.433   -0.035   tSu         1        R11C35[0][A]   vram/u_sdram/dq_oen_s1            

Path Statistics:
Clock Skew: -1.652
Setup Relationship: 9.259
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.453 20.582%, 
                    route: 1.516 68.878%, 
                    tC2Q: 0.232 10.541%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)

						Path17						
Path Summary:
Slack             : 5.336
Data Arrival Time : 4.097
Data Required Time: 9.433
From              : rst_n_s0
To                : rst_done_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_sdram:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                     NODE               
 ======= ======= ====== ==== ======== ============== ================================ 
  0.000   0.000                                       active clock edge time          
  0.000   0.000                                       clk                             
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                      
  0.683   0.683   tINS   RR   2514     IOL7[A]        clk_ibuf/O                      
  1.896   1.213   tNET   RR   1        R45C25[1][A]   rst_n_s0/CLK                    
  2.128   0.232   tC2Q   RF   3        R45C25[1][A]   rst_n_s0/Q                      
  2.315   0.187   tNET   FF   1        R45C24[2][B]   reset_w_s2/I0                   
  2.768   0.453   tINS   FF   49       R45C24[2][B]   reset_w_s2/F                    
  4.097   1.329   tNET   FF   1        R11C30[0][A]   vram/u_sdram/rst_done_s0/CLEAR  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                
 ======= ======== ====== ==== ======== ============== ================================== 
  9.259   9.259                                        active clock edge time            
  9.259   0.000                                        clk_sdram                         
  9.259   0.000    tCL    RR   107      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT  
  9.503   0.243    tNET   RR   1        R11C30[0][A]   vram/u_sdram/rst_done_s0/CLK      
  9.468   -0.035   tUnc                                vram/u_sdram/rst_done_s0          
  9.433   -0.035   tSu         1        R11C30[0][A]   vram/u_sdram/rst_done_s0          

Path Statistics:
Clock Skew: -1.652
Setup Relationship: 9.259
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.453 20.582%, 
                    route: 1.516 68.878%, 
                    tC2Q: 0.232 10.541%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)

						Path18						
Path Summary:
Slack             : 5.336
Data Arrival Time : 4.097
Data Required Time: 9.433
From              : rst_n_s0
To                : rst_cnt_1_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_sdram:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                     NODE                
 ======= ======= ====== ==== ======== ============== ================================= 
  0.000   0.000                                       active clock edge time           
  0.000   0.000                                       clk                              
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                       
  0.683   0.683   tINS   RR   2514     IOL7[A]        clk_ibuf/O                       
  1.896   1.213   tNET   RR   1        R45C25[1][A]   rst_n_s0/CLK                     
  2.128   0.232   tC2Q   RF   3        R45C25[1][A]   rst_n_s0/Q                       
  2.315   0.187   tNET   FF   1        R45C24[2][B]   reset_w_s2/I0                    
  2.768   0.453   tINS   FF   49       R45C24[2][B]   reset_w_s2/F                     
  4.097   1.329   tNET   FF   1        R11C31[0][A]   vram/u_sdram/rst_cnt_1_s0/CLEAR  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                
 ======= ======== ====== ==== ======== ============== ================================== 
  9.259   9.259                                        active clock edge time            
  9.259   0.000                                        clk_sdram                         
  9.259   0.000    tCL    RR   107      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT  
  9.503   0.243    tNET   RR   1        R11C31[0][A]   vram/u_sdram/rst_cnt_1_s0/CLK     
  9.468   -0.035   tUnc                                vram/u_sdram/rst_cnt_1_s0         
  9.433   -0.035   tSu         1        R11C31[0][A]   vram/u_sdram/rst_cnt_1_s0         

Path Statistics:
Clock Skew: -1.652
Setup Relationship: 9.259
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.453 20.582%, 
                    route: 1.516 68.878%, 
                    tC2Q: 0.232 10.541%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)

						Path19						
Path Summary:
Slack             : 5.336
Data Arrival Time : 4.097
Data Required Time: 9.433
From              : rst_n_s0
To                : rst_cnt_2_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_sdram:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                     NODE                
 ======= ======= ====== ==== ======== ============== ================================= 
  0.000   0.000                                       active clock edge time           
  0.000   0.000                                       clk                              
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                       
  0.683   0.683   tINS   RR   2514     IOL7[A]        clk_ibuf/O                       
  1.896   1.213   tNET   RR   1        R45C25[1][A]   rst_n_s0/CLK                     
  2.128   0.232   tC2Q   RF   3        R45C25[1][A]   rst_n_s0/Q                       
  2.315   0.187   tNET   FF   1        R45C24[2][B]   reset_w_s2/I0                    
  2.768   0.453   tINS   FF   49       R45C24[2][B]   reset_w_s2/F                     
  4.097   1.329   tNET   FF   1        R11C31[0][B]   vram/u_sdram/rst_cnt_2_s0/CLEAR  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                
 ======= ======== ====== ==== ======== ============== ================================== 
  9.259   9.259                                        active clock edge time            
  9.259   0.000                                        clk_sdram                         
  9.259   0.000    tCL    RR   107      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT  
  9.503   0.243    tNET   RR   1        R11C31[0][B]   vram/u_sdram/rst_cnt_2_s0/CLK     
  9.468   -0.035   tUnc                                vram/u_sdram/rst_cnt_2_s0         
  9.433   -0.035   tSu         1        R11C31[0][B]   vram/u_sdram/rst_cnt_2_s0         

Path Statistics:
Clock Skew: -1.652
Setup Relationship: 9.259
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.453 20.582%, 
                    route: 1.516 68.878%, 
                    tC2Q: 0.232 10.541%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)

						Path20						
Path Summary:
Slack             : 5.336
Data Arrival Time : 4.097
Data Required Time: 9.433
From              : rst_n_s0
To                : rst_cnt_3_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_sdram:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                     NODE                
 ======= ======= ====== ==== ======== ============== ================================= 
  0.000   0.000                                       active clock edge time           
  0.000   0.000                                       clk                              
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                       
  0.683   0.683   tINS   RR   2514     IOL7[A]        clk_ibuf/O                       
  1.896   1.213   tNET   RR   1        R45C25[1][A]   rst_n_s0/CLK                     
  2.128   0.232   tC2Q   RF   3        R45C25[1][A]   rst_n_s0/Q                       
  2.315   0.187   tNET   FF   1        R45C24[2][B]   reset_w_s2/I0                    
  2.768   0.453   tINS   FF   49       R45C24[2][B]   reset_w_s2/F                     
  4.097   1.329   tNET   FF   1        R11C31[1][A]   vram/u_sdram/rst_cnt_3_s0/CLEAR  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                
 ======= ======== ====== ==== ======== ============== ================================== 
  9.259   9.259                                        active clock edge time            
  9.259   0.000                                        clk_sdram                         
  9.259   0.000    tCL    RR   107      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT  
  9.503   0.243    tNET   RR   1        R11C31[1][A]   vram/u_sdram/rst_cnt_3_s0/CLK     
  9.468   -0.035   tUnc                                vram/u_sdram/rst_cnt_3_s0         
  9.433   -0.035   tSu         1        R11C31[1][A]   vram/u_sdram/rst_cnt_3_s0         

Path Statistics:
Clock Skew: -1.652
Setup Relationship: 9.259
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.453 20.582%, 
                    route: 1.516 68.878%, 
                    tC2Q: 0.232 10.541%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)

						Path21						
Path Summary:
Slack             : 5.336
Data Arrival Time : 4.097
Data Required Time: 9.433
From              : rst_n_s0
To                : rst_cnt_4_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_sdram:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                     NODE                
 ======= ======= ====== ==== ======== ============== ================================= 
  0.000   0.000                                       active clock edge time           
  0.000   0.000                                       clk                              
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                       
  0.683   0.683   tINS   RR   2514     IOL7[A]        clk_ibuf/O                       
  1.896   1.213   tNET   RR   1        R45C25[1][A]   rst_n_s0/CLK                     
  2.128   0.232   tC2Q   RF   3        R45C25[1][A]   rst_n_s0/Q                       
  2.315   0.187   tNET   FF   1        R45C24[2][B]   reset_w_s2/I0                    
  2.768   0.453   tINS   FF   49       R45C24[2][B]   reset_w_s2/F                     
  4.097   1.329   tNET   FF   1        R11C31[1][B]   vram/u_sdram/rst_cnt_4_s0/CLEAR  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                
 ======= ======== ====== ==== ======== ============== ================================== 
  9.259   9.259                                        active clock edge time            
  9.259   0.000                                        clk_sdram                         
  9.259   0.000    tCL    RR   107      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT  
  9.503   0.243    tNET   RR   1        R11C31[1][B]   vram/u_sdram/rst_cnt_4_s0/CLK     
  9.468   -0.035   tUnc                                vram/u_sdram/rst_cnt_4_s0         
  9.433   -0.035   tSu         1        R11C31[1][B]   vram/u_sdram/rst_cnt_4_s0         

Path Statistics:
Clock Skew: -1.652
Setup Relationship: 9.259
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.453 20.582%, 
                    route: 1.516 68.878%, 
                    tC2Q: 0.232 10.541%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)

						Path22						
Path Summary:
Slack             : 5.336
Data Arrival Time : 4.097
Data Required Time: 9.433
From              : rst_n_s0
To                : rst_cnt_5_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_sdram:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                     NODE                
 ======= ======= ====== ==== ======== ============== ================================= 
  0.000   0.000                                       active clock edge time           
  0.000   0.000                                       clk                              
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                       
  0.683   0.683   tINS   RR   2514     IOL7[A]        clk_ibuf/O                       
  1.896   1.213   tNET   RR   1        R45C25[1][A]   rst_n_s0/CLK                     
  2.128   0.232   tC2Q   RF   3        R45C25[1][A]   rst_n_s0/Q                       
  2.315   0.187   tNET   FF   1        R45C24[2][B]   reset_w_s2/I0                    
  2.768   0.453   tINS   FF   49       R45C24[2][B]   reset_w_s2/F                     
  4.097   1.329   tNET   FF   1        R11C31[2][A]   vram/u_sdram/rst_cnt_5_s0/CLEAR  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                
 ======= ======== ====== ==== ======== ============== ================================== 
  9.259   9.259                                        active clock edge time            
  9.259   0.000                                        clk_sdram                         
  9.259   0.000    tCL    RR   107      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT  
  9.503   0.243    tNET   RR   1        R11C31[2][A]   vram/u_sdram/rst_cnt_5_s0/CLK     
  9.468   -0.035   tUnc                                vram/u_sdram/rst_cnt_5_s0         
  9.433   -0.035   tSu         1        R11C31[2][A]   vram/u_sdram/rst_cnt_5_s0         

Path Statistics:
Clock Skew: -1.652
Setup Relationship: 9.259
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.453 20.582%, 
                    route: 1.516 68.878%, 
                    tC2Q: 0.232 10.541%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)

						Path23						
Path Summary:
Slack             : 34.683
Data Arrival Time : 4.097
Data Required Time: 38.780
From              : rst_n_s0
To                : gwSer2
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.683   0.683   tINS   RR   2514     IOL7[A]        clk_ibuf/O               
  1.896   1.213   tNET   RR   1        R45C25[1][A]   rst_n_s0/CLK             
  2.128   0.232   tC2Q   RF   3        R45C25[1][A]   rst_n_s0/Q               
  2.315   0.187   tNET   FF   1        R45C24[2][B]   reset_w_s2/I0            
  2.768   0.453   tINS   FF   49       R45C24[2][B]   reset_w_s2/F             
  4.097   1.329   tNET   FF   1        IOB40[A]       serializer/gwSer2/RESET  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT     LOC               NODE           
 ======== ======== ====== ==== ======== ========== ======================== 
  37.037   37.037                                   active clock edge time  
  37.037   0.000                                    clk                     
  37.037   0.000    tCL    RR   1        IOL7[A]    clk_ibuf/I              
  37.719   0.683    tINS   RR   2514     IOL7[A]    clk_ibuf/O              
  38.933   1.213    tNET   RR   1        IOB40[A]   serializer/gwSer2/PCLK  
  38.780   -0.153   tSu         1        IOB40[A]   serializer/gwSer2       

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 37.037
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.453 20.582%, 
                    route: 1.516 68.878%, 
                    tC2Q: 0.232 10.541%)
Required Clock Path Delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)

						Path24						
Path Summary:
Slack             : 34.683
Data Arrival Time : 4.097
Data Required Time: 38.780
From              : rst_n_s0
To                : gwSer1
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.683   0.683   tINS   RR   2514     IOL7[A]        clk_ibuf/O               
  1.896   1.213   tNET   RR   1        R45C25[1][A]   rst_n_s0/CLK             
  2.128   0.232   tC2Q   RF   3        R45C25[1][A]   rst_n_s0/Q               
  2.315   0.187   tNET   FF   1        R45C24[2][B]   reset_w_s2/I0            
  2.768   0.453   tINS   FF   49       R45C24[2][B]   reset_w_s2/F             
  4.097   1.329   tNET   FF   1        IOB34[A]       serializer/gwSer1/RESET  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT     LOC               NODE           
 ======== ======== ====== ==== ======== ========== ======================== 
  37.037   37.037                                   active clock edge time  
  37.037   0.000                                    clk                     
  37.037   0.000    tCL    RR   1        IOL7[A]    clk_ibuf/I              
  37.719   0.683    tINS   RR   2514     IOL7[A]    clk_ibuf/O              
  38.933   1.213    tNET   RR   1        IOB34[A]   serializer/gwSer1/PCLK  
  38.780   -0.153   tSu         1        IOB34[A]   serializer/gwSer1       

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 37.037
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.453 20.582%, 
                    route: 1.516 68.878%, 
                    tC2Q: 0.232 10.541%)
Required Clock Path Delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)

						Path25						
Path Summary:
Slack             : 34.683
Data Arrival Time : 4.097
Data Required Time: 38.780
From              : rst_n_s0
To                : gwSer0
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.683   0.683   tINS   RR   2514     IOL7[A]        clk_ibuf/O               
  1.896   1.213   tNET   RR   1        R45C25[1][A]   rst_n_s0/CLK             
  2.128   0.232   tC2Q   RF   3        R45C25[1][A]   rst_n_s0/Q               
  2.315   0.187   tNET   FF   1        R45C24[2][B]   reset_w_s2/I0            
  2.768   0.453   tINS   FF   49       R45C24[2][B]   reset_w_s2/F             
  4.097   1.329   tNET   FF   1        IOB30[A]       serializer/gwSer0/RESET  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT     LOC               NODE           
 ======== ======== ====== ==== ======== ========== ======================== 
  37.037   37.037                                   active clock edge time  
  37.037   0.000                                    clk                     
  37.037   0.000    tCL    RR   1        IOL7[A]    clk_ibuf/I              
  37.719   0.683    tINS   RR   2514     IOL7[A]    clk_ibuf/O              
  38.933   1.213    tNET   RR   1        IOB30[A]   serializer/gwSer0/PCLK  
  38.780   -0.153   tSu         1        IOB30[A]   serializer/gwSer0       

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 37.037
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.453 20.582%, 
                    route: 1.516 68.878%, 
                    tC2Q: 0.232 10.541%)
Required Clock Path Delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)

3.3.4 Removal Analysis Report
Report Command:report_timing -removal -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : 0.799
Data Arrival Time : 39.421
Data Required Time: 38.622
From              : rst_done_s0
To                : TRCLRACK_s2
Launch Clk        : clk_sdram:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  37.037   37.037                                       active clock edge time                   
  37.037   0.000                                        clk_sdram                                
  37.037   0.000    tCL    RR   107      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT         
  37.221   0.184    tNET   RR   1        R11C30[0][A]   vram/u_sdram/rst_done_s0/CLK             
  37.423   0.202    tC2Q   RR   15       R11C30[0][A]   vram/u_sdram/rst_done_s0/Q               
  38.013   0.590    tNET   RR   1        R15C42[3][B]   n231_s1/I0                               
  38.404   0.391    tINS   RR   963      R15C42[3][B]   n231_s1/F                                
  39.421   1.017    tNET   RR   1        R17C16[1][A]   u_v9958/U_VDP_COMMAND/TRCLRACK_s2/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======== ====== ==== ======== ============== ======================================= 
  37.037   37.037                                       active clock edge time                 
  37.037   0.000                                        clk                                    
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                             
  37.712   0.675    tINS   RR   2514     IOL7[A]        clk_ibuf/O                             
  38.576   0.864    tNET   RR   1        R17C16[1][A]   u_v9958/U_VDP_COMMAND/TRCLRACK_s2/CLK  
  38.611   0.035    tUnc                                u_v9958/U_VDP_COMMAND/TRCLRACK_s2      
  38.622   0.011    tHld        1        R17C16[1][A]   u_v9958/U_VDP_COMMAND/TRCLRACK_s2      

Path Statistics:
Clock Skew: 1.355
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.391 17.773%, 
                    route: 1.607 73.045%, 
                    tC2Q: 0.202 9.182%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path2						
Path Summary:
Slack             : 0.799
Data Arrival Time : 39.421
Data Required Time: 38.622
From              : rst_done_s0
To                : REGWRACK_s2
Launch Clk        : clk_sdram:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======== ====== ==== ======== ============== ========================================= 
  37.037   37.037                                       active clock edge time                   
  37.037   0.000                                        clk_sdram                                
  37.037   0.000    tCL    RR   107      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT         
  37.221   0.184    tNET   RR   1        R11C30[0][A]   vram/u_sdram/rst_done_s0/CLK             
  37.423   0.202    tC2Q   RR   15       R11C30[0][A]   vram/u_sdram/rst_done_s0/Q               
  38.013   0.590    tNET   RR   1        R15C42[3][B]   n231_s1/I0                               
  38.404   0.391    tINS   RR   963      R15C42[3][B]   n231_s1/F                                
  39.421   1.017    tNET   RR   1        R22C15[0][A]   u_v9958/U_VDP_COMMAND/REGWRACK_s2/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======== ====== ==== ======== ============== ======================================= 
  37.037   37.037                                       active clock edge time                 
  37.037   0.000                                        clk                                    
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                             
  37.712   0.675    tINS   RR   2514     IOL7[A]        clk_ibuf/O                             
  38.576   0.864    tNET   RR   1        R22C15[0][A]   u_v9958/U_VDP_COMMAND/REGWRACK_s2/CLK  
  38.611   0.035    tUnc                                u_v9958/U_VDP_COMMAND/REGWRACK_s2      
  38.622   0.011    tHld        1        R22C15[0][A]   u_v9958/U_VDP_COMMAND/REGWRACK_s2      

Path Statistics:
Clock Skew: 1.355
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.391 17.773%, 
                    route: 1.607 73.045%, 
                    tC2Q: 0.202 9.182%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path3						
Path Summary:
Slack             : 0.799
Data Arrival Time : 39.421
Data Required Time: 38.622
From              : rst_done_s0
To                : VRAMWRREQ_s1
Launch Clk        : clk_sdram:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  37.037   37.037                                       active clock edge time                    
  37.037   0.000                                        clk_sdram                                 
  37.037   0.000    tCL    RR   107      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT          
  37.221   0.184    tNET   RR   1        R11C30[0][A]   vram/u_sdram/rst_done_s0/CLK              
  37.423   0.202    tC2Q   RR   15       R11C30[0][A]   vram/u_sdram/rst_done_s0/Q                
  38.013   0.590    tNET   RR   1        R15C42[3][B]   n231_s1/I0                                
  38.404   0.391    tINS   RR   963      R15C42[3][B]   n231_s1/F                                 
  39.421   1.017    tNET   RR   1        R15C9[1][B]    u_v9958/U_VDP_COMMAND/VRAMWRREQ_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======== ====== ==== ======== ============= ======================================== 
  37.037   37.037                                      active clock edge time                  
  37.037   0.000                                       clk                                     
  37.037   0.000    tCL    RR   1        IOL7[A]       clk_ibuf/I                              
  37.712   0.675    tINS   RR   2514     IOL7[A]       clk_ibuf/O                              
  38.576   0.864    tNET   RR   1        R15C9[1][B]   u_v9958/U_VDP_COMMAND/VRAMWRREQ_s1/CLK  
  38.611   0.035    tUnc                               u_v9958/U_VDP_COMMAND/VRAMWRREQ_s1      
  38.622   0.011    tHld        1        R15C9[1][B]   u_v9958/U_VDP_COMMAND/VRAMWRREQ_s1      

Path Statistics:
Clock Skew: 1.355
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.391 17.773%, 
                    route: 1.607 73.045%, 
                    tC2Q: 0.202 9.182%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path4						
Path Summary:
Slack             : 0.799
Data Arrival Time : 39.421
Data Required Time: 38.622
From              : rst_done_s0
To                : STATE_15_s1
Launch Clk        : clk_sdram:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  37.037   37.037                                       active clock edge time                    
  37.037   0.000                                        clk_sdram                                 
  37.037   0.000    tCL    RR   107      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT          
  37.221   0.184    tNET   RR   1        R11C30[0][A]   vram/u_sdram/rst_done_s0/CLK              
  37.423   0.202    tC2Q   RR   15       R11C30[0][A]   vram/u_sdram/rst_done_s0/Q                
  38.013   0.590    tNET   RR   1        R15C42[3][B]   n231_s1/I0                                
  38.404   0.391    tINS   RR   963      R15C42[3][B]   n231_s1/F                                 
  39.421   1.017    tNET   RR   1        R15C12[1][A]   u_v9958/U_VDP_COMMAND/STATE_15_s1/PRESET  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======== ====== ==== ======== ============== ======================================= 
  37.037   37.037                                       active clock edge time                 
  37.037   0.000                                        clk                                    
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                             
  37.712   0.675    tINS   RR   2514     IOL7[A]        clk_ibuf/O                             
  38.576   0.864    tNET   RR   1        R15C12[1][A]   u_v9958/U_VDP_COMMAND/STATE_15_s1/CLK  
  38.611   0.035    tUnc                                u_v9958/U_VDP_COMMAND/STATE_15_s1      
  38.622   0.011    tHld        1        R15C12[1][A]   u_v9958/U_VDP_COMMAND/STATE_15_s1      

Path Statistics:
Clock Skew: 1.355
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.391 17.773%, 
                    route: 1.607 73.045%, 
                    tC2Q: 0.202 9.182%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path5						
Path Summary:
Slack             : 0.799
Data Arrival Time : 39.421
Data Required Time: 38.622
From              : rst_done_s0
To                : TR_s1
Launch Clk        : clk_sdram:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                 
 ======== ======== ====== ==== ======== ============== ==================================== 
  37.037   37.037                                       active clock edge time              
  37.037   0.000                                        clk_sdram                           
  37.037   0.000    tCL    RR   107      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT    
  37.221   0.184    tNET   RR   1        R11C30[0][A]   vram/u_sdram/rst_done_s0/CLK        
  37.423   0.202    tC2Q   RR   15       R11C30[0][A]   vram/u_sdram/rst_done_s0/Q          
  38.013   0.590    tNET   RR   1        R15C42[3][B]   n231_s1/I0                          
  38.404   0.391    tINS   RR   963      R15C42[3][B]   n231_s1/F                           
  39.421   1.017    tNET   RR   1        R13C11[2][A]   u_v9958/U_VDP_COMMAND/TR_s1/PRESET  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                     NODE                
 ======== ======== ====== ==== ======== ============== ================================= 
  37.037   37.037                                       active clock edge time           
  37.037   0.000                                        clk                              
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                       
  37.712   0.675    tINS   RR   2514     IOL7[A]        clk_ibuf/O                       
  38.576   0.864    tNET   RR   1        R13C11[2][A]   u_v9958/U_VDP_COMMAND/TR_s1/CLK  
  38.611   0.035    tUnc                                u_v9958/U_VDP_COMMAND/TR_s1      
  38.622   0.011    tHld        1        R13C11[2][A]   u_v9958/U_VDP_COMMAND/TR_s1      

Path Statistics:
Clock Skew: 1.355
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.391 17.773%, 
                    route: 1.607 73.045%, 
                    tC2Q: 0.202 9.182%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path6						
Path Summary:
Slack             : 0.799
Data Arrival Time : 39.421
Data Required Time: 38.622
From              : rst_done_s0
To                : CMRWR_s1
Launch Clk        : clk_sdram:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                  
 ======== ======== ====== ==== ======== ============== ====================================== 
  37.037   37.037                                       active clock edge time                
  37.037   0.000                                        clk_sdram                             
  37.037   0.000    tCL    RR   107      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT      
  37.221   0.184    tNET   RR   1        R11C30[0][A]   vram/u_sdram/rst_done_s0/CLK          
  37.423   0.202    tC2Q   RR   15       R11C30[0][A]   vram/u_sdram/rst_done_s0/Q            
  38.013   0.590    tNET   RR   1        R15C42[3][B]   n231_s1/I0                            
  38.404   0.391    tINS   RR   963      R15C42[3][B]   n231_s1/F                             
  39.421   1.017    tNET   RR   1        R15C9[0][A]    u_v9958/U_VDP_COMMAND/CMRWR_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                 
 ======== ======== ====== ==== ======== ============= ==================================== 
  37.037   37.037                                      active clock edge time              
  37.037   0.000                                       clk                                 
  37.037   0.000    tCL    RR   1        IOL7[A]       clk_ibuf/I                          
  37.712   0.675    tINS   RR   2514     IOL7[A]       clk_ibuf/O                          
  38.576   0.864    tNET   RR   1        R15C9[0][A]   u_v9958/U_VDP_COMMAND/CMRWR_s1/CLK  
  38.611   0.035    tUnc                               u_v9958/U_VDP_COMMAND/CMRWR_s1      
  38.622   0.011    tHld        1        R15C9[0][A]   u_v9958/U_VDP_COMMAND/CMRWR_s1      

Path Statistics:
Clock Skew: 1.355
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.391 17.773%, 
                    route: 1.607 73.045%, 
                    tC2Q: 0.202 9.182%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path7						
Path Summary:
Slack             : 0.799
Data Arrival Time : 39.421
Data Required Time: 38.622
From              : rst_done_s0
To                : CMR_0_s1
Launch Clk        : clk_sdram:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                  
 ======== ======== ====== ==== ======== ============== ====================================== 
  37.037   37.037                                       active clock edge time                
  37.037   0.000                                        clk_sdram                             
  37.037   0.000    tCL    RR   107      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT      
  37.221   0.184    tNET   RR   1        R11C30[0][A]   vram/u_sdram/rst_done_s0/CLK          
  37.423   0.202    tC2Q   RR   15       R11C30[0][A]   vram/u_sdram/rst_done_s0/Q            
  38.013   0.590    tNET   RR   1        R15C42[3][B]   n231_s1/I0                            
  38.404   0.391    tINS   RR   963      R15C42[3][B]   n231_s1/F                             
  39.421   1.017    tNET   RR   1        R25C12[1][B]   u_v9958/U_VDP_COMMAND/CMR_0_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                 
 ======== ======== ====== ==== ======== ============== ==================================== 
  37.037   37.037                                       active clock edge time              
  37.037   0.000                                        clk                                 
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                          
  37.712   0.675    tINS   RR   2514     IOL7[A]        clk_ibuf/O                          
  38.576   0.864    tNET   RR   1        R25C12[1][B]   u_v9958/U_VDP_COMMAND/CMR_0_s1/CLK  
  38.611   0.035    tUnc                                u_v9958/U_VDP_COMMAND/CMR_0_s1      
  38.622   0.011    tHld        1        R25C12[1][B]   u_v9958/U_VDP_COMMAND/CMR_0_s1      

Path Statistics:
Clock Skew: 1.355
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.391 17.773%, 
                    route: 1.607 73.045%, 
                    tC2Q: 0.202 9.182%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path8						
Path Summary:
Slack             : 0.799
Data Arrival Time : 39.421
Data Required Time: 38.622
From              : rst_done_s0
To                : CMR_1_s1
Launch Clk        : clk_sdram:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                  
 ======== ======== ====== ==== ======== ============== ====================================== 
  37.037   37.037                                       active clock edge time                
  37.037   0.000                                        clk_sdram                             
  37.037   0.000    tCL    RR   107      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT      
  37.221   0.184    tNET   RR   1        R11C30[0][A]   vram/u_sdram/rst_done_s0/CLK          
  37.423   0.202    tC2Q   RR   15       R11C30[0][A]   vram/u_sdram/rst_done_s0/Q            
  38.013   0.590    tNET   RR   1        R15C42[3][B]   n231_s1/I0                            
  38.404   0.391    tINS   RR   963      R15C42[3][B]   n231_s1/F                             
  39.421   1.017    tNET   RR   1        R25C12[0][A]   u_v9958/U_VDP_COMMAND/CMR_1_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                 
 ======== ======== ====== ==== ======== ============== ==================================== 
  37.037   37.037                                       active clock edge time              
  37.037   0.000                                        clk                                 
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                          
  37.712   0.675    tINS   RR   2514     IOL7[A]        clk_ibuf/O                          
  38.576   0.864    tNET   RR   1        R25C12[0][A]   u_v9958/U_VDP_COMMAND/CMR_1_s1/CLK  
  38.611   0.035    tUnc                                u_v9958/U_VDP_COMMAND/CMR_1_s1      
  38.622   0.011    tHld        1        R25C12[0][A]   u_v9958/U_VDP_COMMAND/CMR_1_s1      

Path Statistics:
Clock Skew: 1.355
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.391 17.773%, 
                    route: 1.607 73.045%, 
                    tC2Q: 0.202 9.182%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path9						
Path Summary:
Slack             : 0.799
Data Arrival Time : 39.421
Data Required Time: 38.622
From              : rst_done_s0
To                : CMR_2_s1
Launch Clk        : clk_sdram:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                  
 ======== ======== ====== ==== ======== ============== ====================================== 
  37.037   37.037                                       active clock edge time                
  37.037   0.000                                        clk_sdram                             
  37.037   0.000    tCL    RR   107      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT      
  37.221   0.184    tNET   RR   1        R11C30[0][A]   vram/u_sdram/rst_done_s0/CLK          
  37.423   0.202    tC2Q   RR   15       R11C30[0][A]   vram/u_sdram/rst_done_s0/Q            
  38.013   0.590    tNET   RR   1        R15C42[3][B]   n231_s1/I0                            
  38.404   0.391    tINS   RR   963      R15C42[3][B]   n231_s1/F                             
  39.421   1.017    tNET   RR   1        R25C12[0][B]   u_v9958/U_VDP_COMMAND/CMR_2_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                 
 ======== ======== ====== ==== ======== ============== ==================================== 
  37.037   37.037                                       active clock edge time              
  37.037   0.000                                        clk                                 
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                          
  37.712   0.675    tINS   RR   2514     IOL7[A]        clk_ibuf/O                          
  38.576   0.864    tNET   RR   1        R25C12[0][B]   u_v9958/U_VDP_COMMAND/CMR_2_s1/CLK  
  38.611   0.035    tUnc                                u_v9958/U_VDP_COMMAND/CMR_2_s1      
  38.622   0.011    tHld        1        R25C12[0][B]   u_v9958/U_VDP_COMMAND/CMR_2_s1      

Path Statistics:
Clock Skew: 1.355
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.391 17.773%, 
                    route: 1.607 73.045%, 
                    tC2Q: 0.202 9.182%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path10						
Path Summary:
Slack             : 0.799
Data Arrival Time : 39.421
Data Required Time: 38.622
From              : rst_done_s0
To                : CMR_3_s1
Launch Clk        : clk_sdram:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                  
 ======== ======== ====== ==== ======== ============== ====================================== 
  37.037   37.037                                       active clock edge time                
  37.037   0.000                                        clk_sdram                             
  37.037   0.000    tCL    RR   107      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT      
  37.221   0.184    tNET   RR   1        R11C30[0][A]   vram/u_sdram/rst_done_s0/CLK          
  37.423   0.202    tC2Q   RR   15       R11C30[0][A]   vram/u_sdram/rst_done_s0/Q            
  38.013   0.590    tNET   RR   1        R15C42[3][B]   n231_s1/I0                            
  38.404   0.391    tINS   RR   963      R15C42[3][B]   n231_s1/F                             
  39.421   1.017    tNET   RR   1        R25C12[1][A]   u_v9958/U_VDP_COMMAND/CMR_3_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                 
 ======== ======== ====== ==== ======== ============== ==================================== 
  37.037   37.037                                       active clock edge time              
  37.037   0.000                                        clk                                 
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                          
  37.712   0.675    tINS   RR   2514     IOL7[A]        clk_ibuf/O                          
  38.576   0.864    tNET   RR   1        R25C12[1][A]   u_v9958/U_VDP_COMMAND/CMR_3_s1/CLK  
  38.611   0.035    tUnc                                u_v9958/U_VDP_COMMAND/CMR_3_s1      
  38.622   0.011    tHld        1        R25C12[1][A]   u_v9958/U_VDP_COMMAND/CMR_3_s1      

Path Statistics:
Clock Skew: 1.355
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.391 17.773%, 
                    route: 1.607 73.045%, 
                    tC2Q: 0.202 9.182%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path11						
Path Summary:
Slack             : 0.799
Data Arrival Time : 39.421
Data Required Time: 38.622
From              : rst_done_s0
To                : CMR_4_s1
Launch Clk        : clk_sdram:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                  
 ======== ======== ====== ==== ======== ============== ====================================== 
  37.037   37.037                                       active clock edge time                
  37.037   0.000                                        clk_sdram                             
  37.037   0.000    tCL    RR   107      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT      
  37.221   0.184    tNET   RR   1        R11C30[0][A]   vram/u_sdram/rst_done_s0/CLK          
  37.423   0.202    tC2Q   RR   15       R11C30[0][A]   vram/u_sdram/rst_done_s0/Q            
  38.013   0.590    tNET   RR   1        R15C42[3][B]   n231_s1/I0                            
  38.404   0.391    tINS   RR   963      R15C42[3][B]   n231_s1/F                             
  39.421   1.017    tNET   RR   1        R20C13[0][A]   u_v9958/U_VDP_COMMAND/CMR_4_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                 
 ======== ======== ====== ==== ======== ============== ==================================== 
  37.037   37.037                                       active clock edge time              
  37.037   0.000                                        clk                                 
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                          
  37.712   0.675    tINS   RR   2514     IOL7[A]        clk_ibuf/O                          
  38.576   0.864    tNET   RR   1        R20C13[0][A]   u_v9958/U_VDP_COMMAND/CMR_4_s1/CLK  
  38.611   0.035    tUnc                                u_v9958/U_VDP_COMMAND/CMR_4_s1      
  38.622   0.011    tHld        1        R20C13[0][A]   u_v9958/U_VDP_COMMAND/CMR_4_s1      

Path Statistics:
Clock Skew: 1.355
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.391 17.773%, 
                    route: 1.607 73.045%, 
                    tC2Q: 0.202 9.182%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path12						
Path Summary:
Slack             : 0.799
Data Arrival Time : 39.421
Data Required Time: 38.622
From              : rst_done_s0
To                : CMR_5_s1
Launch Clk        : clk_sdram:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                  
 ======== ======== ====== ==== ======== ============== ====================================== 
  37.037   37.037                                       active clock edge time                
  37.037   0.000                                        clk_sdram                             
  37.037   0.000    tCL    RR   107      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT      
  37.221   0.184    tNET   RR   1        R11C30[0][A]   vram/u_sdram/rst_done_s0/CLK          
  37.423   0.202    tC2Q   RR   15       R11C30[0][A]   vram/u_sdram/rst_done_s0/Q            
  38.013   0.590    tNET   RR   1        R15C42[3][B]   n231_s1/I0                            
  38.404   0.391    tINS   RR   963      R15C42[3][B]   n231_s1/F                             
  39.421   1.017    tNET   RR   1        R20C13[0][B]   u_v9958/U_VDP_COMMAND/CMR_5_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                 
 ======== ======== ====== ==== ======== ============== ==================================== 
  37.037   37.037                                       active clock edge time              
  37.037   0.000                                        clk                                 
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                          
  37.712   0.675    tINS   RR   2514     IOL7[A]        clk_ibuf/O                          
  38.576   0.864    tNET   RR   1        R20C13[0][B]   u_v9958/U_VDP_COMMAND/CMR_5_s1/CLK  
  38.611   0.035    tUnc                                u_v9958/U_VDP_COMMAND/CMR_5_s1      
  38.622   0.011    tHld        1        R20C13[0][B]   u_v9958/U_VDP_COMMAND/CMR_5_s1      

Path Statistics:
Clock Skew: 1.355
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.391 17.773%, 
                    route: 1.607 73.045%, 
                    tC2Q: 0.202 9.182%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path13						
Path Summary:
Slack             : 0.799
Data Arrival Time : 39.421
Data Required Time: 38.622
From              : rst_done_s0
To                : CMR_6_s1
Launch Clk        : clk_sdram:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                  
 ======== ======== ====== ==== ======== ============== ====================================== 
  37.037   37.037                                       active clock edge time                
  37.037   0.000                                        clk_sdram                             
  37.037   0.000    tCL    RR   107      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT      
  37.221   0.184    tNET   RR   1        R11C30[0][A]   vram/u_sdram/rst_done_s0/CLK          
  37.423   0.202    tC2Q   RR   15       R11C30[0][A]   vram/u_sdram/rst_done_s0/Q            
  38.013   0.590    tNET   RR   1        R15C42[3][B]   n231_s1/I0                            
  38.404   0.391    tINS   RR   963      R15C42[3][B]   n231_s1/F                             
  39.421   1.017    tNET   RR   1        R25C13[1][A]   u_v9958/U_VDP_COMMAND/CMR_6_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                 
 ======== ======== ====== ==== ======== ============== ==================================== 
  37.037   37.037                                       active clock edge time              
  37.037   0.000                                        clk                                 
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                          
  37.712   0.675    tINS   RR   2514     IOL7[A]        clk_ibuf/O                          
  38.576   0.864    tNET   RR   1        R25C13[1][A]   u_v9958/U_VDP_COMMAND/CMR_6_s1/CLK  
  38.611   0.035    tUnc                                u_v9958/U_VDP_COMMAND/CMR_6_s1      
  38.622   0.011    tHld        1        R25C13[1][A]   u_v9958/U_VDP_COMMAND/CMR_6_s1      

Path Statistics:
Clock Skew: 1.355
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.391 17.773%, 
                    route: 1.607 73.045%, 
                    tC2Q: 0.202 9.182%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path14						
Path Summary:
Slack             : 0.799
Data Arrival Time : 39.421
Data Required Time: 38.622
From              : rst_done_s0
To                : CMR_7_s1
Launch Clk        : clk_sdram:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                  
 ======== ======== ====== ==== ======== ============== ====================================== 
  37.037   37.037                                       active clock edge time                
  37.037   0.000                                        clk_sdram                             
  37.037   0.000    tCL    RR   107      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT      
  37.221   0.184    tNET   RR   1        R11C30[0][A]   vram/u_sdram/rst_done_s0/CLK          
  37.423   0.202    tC2Q   RR   15       R11C30[0][A]   vram/u_sdram/rst_done_s0/Q            
  38.013   0.590    tNET   RR   1        R15C42[3][B]   n231_s1/I0                            
  38.404   0.391    tINS   RR   963      R15C42[3][B]   n231_s1/F                             
  39.421   1.017    tNET   RR   1        R24C13[2][B]   u_v9958/U_VDP_COMMAND/CMR_7_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                 
 ======== ======== ====== ==== ======== ============== ==================================== 
  37.037   37.037                                       active clock edge time              
  37.037   0.000                                        clk                                 
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                          
  37.712   0.675    tINS   RR   2514     IOL7[A]        clk_ibuf/O                          
  38.576   0.864    tNET   RR   1        R24C13[2][B]   u_v9958/U_VDP_COMMAND/CMR_7_s1/CLK  
  38.611   0.035    tUnc                                u_v9958/U_VDP_COMMAND/CMR_7_s1      
  38.622   0.011    tHld        1        R24C13[2][B]   u_v9958/U_VDP_COMMAND/CMR_7_s1      

Path Statistics:
Clock Skew: 1.355
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.391 17.773%, 
                    route: 1.607 73.045%, 
                    tC2Q: 0.202 9.182%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path15						
Path Summary:
Slack             : 0.799
Data Arrival Time : 39.421
Data Required Time: 38.622
From              : rst_done_s0
To                : CLR_0_s1
Launch Clk        : clk_sdram:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                  
 ======== ======== ====== ==== ======== ============== ====================================== 
  37.037   37.037                                       active clock edge time                
  37.037   0.000                                        clk_sdram                             
  37.037   0.000    tCL    RR   107      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT      
  37.221   0.184    tNET   RR   1        R11C30[0][A]   vram/u_sdram/rst_done_s0/CLK          
  37.423   0.202    tC2Q   RR   15       R11C30[0][A]   vram/u_sdram/rst_done_s0/Q            
  38.013   0.590    tNET   RR   1        R15C42[3][B]   n231_s1/I0                            
  38.404   0.391    tINS   RR   963      R15C42[3][B]   n231_s1/F                             
  39.421   1.017    tNET   RR   1        R17C13[0][A]   u_v9958/U_VDP_COMMAND/CLR_0_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                 
 ======== ======== ====== ==== ======== ============== ==================================== 
  37.037   37.037                                       active clock edge time              
  37.037   0.000                                        clk                                 
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                          
  37.712   0.675    tINS   RR   2514     IOL7[A]        clk_ibuf/O                          
  38.576   0.864    tNET   RR   1        R17C13[0][A]   u_v9958/U_VDP_COMMAND/CLR_0_s1/CLK  
  38.611   0.035    tUnc                                u_v9958/U_VDP_COMMAND/CLR_0_s1      
  38.622   0.011    tHld        1        R17C13[0][A]   u_v9958/U_VDP_COMMAND/CLR_0_s1      

Path Statistics:
Clock Skew: 1.355
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.391 17.773%, 
                    route: 1.607 73.045%, 
                    tC2Q: 0.202 9.182%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path16						
Path Summary:
Slack             : 0.799
Data Arrival Time : 39.421
Data Required Time: 38.622
From              : rst_done_s0
To                : CLR_1_s1
Launch Clk        : clk_sdram:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                  
 ======== ======== ====== ==== ======== ============== ====================================== 
  37.037   37.037                                       active clock edge time                
  37.037   0.000                                        clk_sdram                             
  37.037   0.000    tCL    RR   107      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT      
  37.221   0.184    tNET   RR   1        R11C30[0][A]   vram/u_sdram/rst_done_s0/CLK          
  37.423   0.202    tC2Q   RR   15       R11C30[0][A]   vram/u_sdram/rst_done_s0/Q            
  38.013   0.590    tNET   RR   1        R15C42[3][B]   n231_s1/I0                            
  38.404   0.391    tINS   RR   963      R15C42[3][B]   n231_s1/F                             
  39.421   1.017    tNET   RR   1        R17C13[0][B]   u_v9958/U_VDP_COMMAND/CLR_1_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                 
 ======== ======== ====== ==== ======== ============== ==================================== 
  37.037   37.037                                       active clock edge time              
  37.037   0.000                                        clk                                 
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                          
  37.712   0.675    tINS   RR   2514     IOL7[A]        clk_ibuf/O                          
  38.576   0.864    tNET   RR   1        R17C13[0][B]   u_v9958/U_VDP_COMMAND/CLR_1_s1/CLK  
  38.611   0.035    tUnc                                u_v9958/U_VDP_COMMAND/CLR_1_s1      
  38.622   0.011    tHld        1        R17C13[0][B]   u_v9958/U_VDP_COMMAND/CLR_1_s1      

Path Statistics:
Clock Skew: 1.355
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.391 17.773%, 
                    route: 1.607 73.045%, 
                    tC2Q: 0.202 9.182%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path17						
Path Summary:
Slack             : 0.799
Data Arrival Time : 39.421
Data Required Time: 38.622
From              : rst_done_s0
To                : CLR_2_s1
Launch Clk        : clk_sdram:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                  
 ======== ======== ====== ==== ======== ============== ====================================== 
  37.037   37.037                                       active clock edge time                
  37.037   0.000                                        clk_sdram                             
  37.037   0.000    tCL    RR   107      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT      
  37.221   0.184    tNET   RR   1        R11C30[0][A]   vram/u_sdram/rst_done_s0/CLK          
  37.423   0.202    tC2Q   RR   15       R11C30[0][A]   vram/u_sdram/rst_done_s0/Q            
  38.013   0.590    tNET   RR   1        R15C42[3][B]   n231_s1/I0                            
  38.404   0.391    tINS   RR   963      R15C42[3][B]   n231_s1/F                             
  39.421   1.017    tNET   RR   1        R17C10[0][A]   u_v9958/U_VDP_COMMAND/CLR_2_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                 
 ======== ======== ====== ==== ======== ============== ==================================== 
  37.037   37.037                                       active clock edge time              
  37.037   0.000                                        clk                                 
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                          
  37.712   0.675    tINS   RR   2514     IOL7[A]        clk_ibuf/O                          
  38.576   0.864    tNET   RR   1        R17C10[0][A]   u_v9958/U_VDP_COMMAND/CLR_2_s1/CLK  
  38.611   0.035    tUnc                                u_v9958/U_VDP_COMMAND/CLR_2_s1      
  38.622   0.011    tHld        1        R17C10[0][A]   u_v9958/U_VDP_COMMAND/CLR_2_s1      

Path Statistics:
Clock Skew: 1.355
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.391 17.773%, 
                    route: 1.607 73.045%, 
                    tC2Q: 0.202 9.182%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path18						
Path Summary:
Slack             : 0.799
Data Arrival Time : 39.421
Data Required Time: 38.622
From              : rst_done_s0
To                : CLR_3_s1
Launch Clk        : clk_sdram:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                  
 ======== ======== ====== ==== ======== ============== ====================================== 
  37.037   37.037                                       active clock edge time                
  37.037   0.000                                        clk_sdram                             
  37.037   0.000    tCL    RR   107      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT      
  37.221   0.184    tNET   RR   1        R11C30[0][A]   vram/u_sdram/rst_done_s0/CLK          
  37.423   0.202    tC2Q   RR   15       R11C30[0][A]   vram/u_sdram/rst_done_s0/Q            
  38.013   0.590    tNET   RR   1        R15C42[3][B]   n231_s1/I0                            
  38.404   0.391    tINS   RR   963      R15C42[3][B]   n231_s1/F                             
  39.421   1.017    tNET   RR   1        R17C10[0][B]   u_v9958/U_VDP_COMMAND/CLR_3_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                 
 ======== ======== ====== ==== ======== ============== ==================================== 
  37.037   37.037                                       active clock edge time              
  37.037   0.000                                        clk                                 
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                          
  37.712   0.675    tINS   RR   2514     IOL7[A]        clk_ibuf/O                          
  38.576   0.864    tNET   RR   1        R17C10[0][B]   u_v9958/U_VDP_COMMAND/CLR_3_s1/CLK  
  38.611   0.035    tUnc                                u_v9958/U_VDP_COMMAND/CLR_3_s1      
  38.622   0.011    tHld        1        R17C10[0][B]   u_v9958/U_VDP_COMMAND/CLR_3_s1      

Path Statistics:
Clock Skew: 1.355
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.391 17.773%, 
                    route: 1.607 73.045%, 
                    tC2Q: 0.202 9.182%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path19						
Path Summary:
Slack             : 0.799
Data Arrival Time : 39.421
Data Required Time: 38.622
From              : rst_done_s0
To                : CLR_4_s1
Launch Clk        : clk_sdram:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                  
 ======== ======== ====== ==== ======== ============== ====================================== 
  37.037   37.037                                       active clock edge time                
  37.037   0.000                                        clk_sdram                             
  37.037   0.000    tCL    RR   107      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT      
  37.221   0.184    tNET   RR   1        R11C30[0][A]   vram/u_sdram/rst_done_s0/CLK          
  37.423   0.202    tC2Q   RR   15       R11C30[0][A]   vram/u_sdram/rst_done_s0/Q            
  38.013   0.590    tNET   RR   1        R15C42[3][B]   n231_s1/I0                            
  38.404   0.391    tINS   RR   963      R15C42[3][B]   n231_s1/F                             
  39.421   1.017    tNET   RR   1        R25C14[2][A]   u_v9958/U_VDP_COMMAND/CLR_4_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                 
 ======== ======== ====== ==== ======== ============== ==================================== 
  37.037   37.037                                       active clock edge time              
  37.037   0.000                                        clk                                 
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                          
  37.712   0.675    tINS   RR   2514     IOL7[A]        clk_ibuf/O                          
  38.576   0.864    tNET   RR   1        R25C14[2][A]   u_v9958/U_VDP_COMMAND/CLR_4_s1/CLK  
  38.611   0.035    tUnc                                u_v9958/U_VDP_COMMAND/CLR_4_s1      
  38.622   0.011    tHld        1        R25C14[2][A]   u_v9958/U_VDP_COMMAND/CLR_4_s1      

Path Statistics:
Clock Skew: 1.355
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.391 17.773%, 
                    route: 1.607 73.045%, 
                    tC2Q: 0.202 9.182%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path20						
Path Summary:
Slack             : 0.799
Data Arrival Time : 39.421
Data Required Time: 38.622
From              : rst_done_s0
To                : CLR_5_s1
Launch Clk        : clk_sdram:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                  
 ======== ======== ====== ==== ======== ============== ====================================== 
  37.037   37.037                                       active clock edge time                
  37.037   0.000                                        clk_sdram                             
  37.037   0.000    tCL    RR   107      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT      
  37.221   0.184    tNET   RR   1        R11C30[0][A]   vram/u_sdram/rst_done_s0/CLK          
  37.423   0.202    tC2Q   RR   15       R11C30[0][A]   vram/u_sdram/rst_done_s0/Q            
  38.013   0.590    tNET   RR   1        R15C42[3][B]   n231_s1/I0                            
  38.404   0.391    tINS   RR   963      R15C42[3][B]   n231_s1/F                             
  39.421   1.017    tNET   RR   1        R25C14[2][B]   u_v9958/U_VDP_COMMAND/CLR_5_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                 
 ======== ======== ====== ==== ======== ============== ==================================== 
  37.037   37.037                                       active clock edge time              
  37.037   0.000                                        clk                                 
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                          
  37.712   0.675    tINS   RR   2514     IOL7[A]        clk_ibuf/O                          
  38.576   0.864    tNET   RR   1        R25C14[2][B]   u_v9958/U_VDP_COMMAND/CLR_5_s1/CLK  
  38.611   0.035    tUnc                                u_v9958/U_VDP_COMMAND/CLR_5_s1      
  38.622   0.011    tHld        1        R25C14[2][B]   u_v9958/U_VDP_COMMAND/CLR_5_s1      

Path Statistics:
Clock Skew: 1.355
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.391 17.773%, 
                    route: 1.607 73.045%, 
                    tC2Q: 0.202 9.182%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path21						
Path Summary:
Slack             : 0.799
Data Arrival Time : 39.421
Data Required Time: 38.622
From              : rst_done_s0
To                : CLR_6_s1
Launch Clk        : clk_sdram:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                  
 ======== ======== ====== ==== ======== ============== ====================================== 
  37.037   37.037                                       active clock edge time                
  37.037   0.000                                        clk_sdram                             
  37.037   0.000    tCL    RR   107      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT      
  37.221   0.184    tNET   RR   1        R11C30[0][A]   vram/u_sdram/rst_done_s0/CLK          
  37.423   0.202    tC2Q   RR   15       R11C30[0][A]   vram/u_sdram/rst_done_s0/Q            
  38.013   0.590    tNET   RR   1        R15C42[3][B]   n231_s1/I0                            
  38.404   0.391    tINS   RR   963      R15C42[3][B]   n231_s1/F                             
  39.421   1.017    tNET   RR   1        R24C14[1][A]   u_v9958/U_VDP_COMMAND/CLR_6_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                 
 ======== ======== ====== ==== ======== ============== ==================================== 
  37.037   37.037                                       active clock edge time              
  37.037   0.000                                        clk                                 
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                          
  37.712   0.675    tINS   RR   2514     IOL7[A]        clk_ibuf/O                          
  38.576   0.864    tNET   RR   1        R24C14[1][A]   u_v9958/U_VDP_COMMAND/CLR_6_s1/CLK  
  38.611   0.035    tUnc                                u_v9958/U_VDP_COMMAND/CLR_6_s1      
  38.622   0.011    tHld        1        R24C14[1][A]   u_v9958/U_VDP_COMMAND/CLR_6_s1      

Path Statistics:
Clock Skew: 1.355
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.391 17.773%, 
                    route: 1.607 73.045%, 
                    tC2Q: 0.202 9.182%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path22						
Path Summary:
Slack             : 0.799
Data Arrival Time : 39.421
Data Required Time: 38.622
From              : rst_done_s0
To                : CLR_7_s1
Launch Clk        : clk_sdram:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                  
 ======== ======== ====== ==== ======== ============== ====================================== 
  37.037   37.037                                       active clock edge time                
  37.037   0.000                                        clk_sdram                             
  37.037   0.000    tCL    RR   107      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT      
  37.221   0.184    tNET   RR   1        R11C30[0][A]   vram/u_sdram/rst_done_s0/CLK          
  37.423   0.202    tC2Q   RR   15       R11C30[0][A]   vram/u_sdram/rst_done_s0/Q            
  38.013   0.590    tNET   RR   1        R15C42[3][B]   n231_s1/I0                            
  38.404   0.391    tINS   RR   963      R15C42[3][B]   n231_s1/F                             
  39.421   1.017    tNET   RR   1        R24C14[1][B]   u_v9958/U_VDP_COMMAND/CLR_7_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                 
 ======== ======== ====== ==== ======== ============== ==================================== 
  37.037   37.037                                       active clock edge time              
  37.037   0.000                                        clk                                 
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                          
  37.712   0.675    tINS   RR   2514     IOL7[A]        clk_ibuf/O                          
  38.576   0.864    tNET   RR   1        R24C14[1][B]   u_v9958/U_VDP_COMMAND/CLR_7_s1/CLK  
  38.611   0.035    tUnc                                u_v9958/U_VDP_COMMAND/CLR_7_s1      
  38.622   0.011    tHld        1        R24C14[1][B]   u_v9958/U_VDP_COMMAND/CLR_7_s1      

Path Statistics:
Clock Skew: 1.355
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.391 17.773%, 
                    route: 1.607 73.045%, 
                    tC2Q: 0.202 9.182%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path23						
Path Summary:
Slack             : 0.799
Data Arrival Time : 39.421
Data Required Time: 38.622
From              : rst_done_s0
To                : NY_0_s1
Launch Clk        : clk_sdram:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                  
 ======== ======== ====== ==== ======== ============== ===================================== 
  37.037   37.037                                       active clock edge time               
  37.037   0.000                                        clk_sdram                            
  37.037   0.000    tCL    RR   107      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT     
  37.221   0.184    tNET   RR   1        R11C30[0][A]   vram/u_sdram/rst_done_s0/CLK         
  37.423   0.202    tC2Q   RR   15       R11C30[0][A]   vram/u_sdram/rst_done_s0/Q           
  38.013   0.590    tNET   RR   1        R15C42[3][B]   n231_s1/I0                           
  38.404   0.391    tINS   RR   963      R15C42[3][B]   n231_s1/F                            
  39.421   1.017    tNET   RR   1        R14C17[1][A]   u_v9958/U_VDP_COMMAND/NY_0_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                 
 ======== ======== ====== ==== ======== ============== =================================== 
  37.037   37.037                                       active clock edge time             
  37.037   0.000                                        clk                                
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                         
  37.712   0.675    tINS   RR   2514     IOL7[A]        clk_ibuf/O                         
  38.576   0.864    tNET   RR   1        R14C17[1][A]   u_v9958/U_VDP_COMMAND/NY_0_s1/CLK  
  38.611   0.035    tUnc                                u_v9958/U_VDP_COMMAND/NY_0_s1      
  38.622   0.011    tHld        1        R14C17[1][A]   u_v9958/U_VDP_COMMAND/NY_0_s1      

Path Statistics:
Clock Skew: 1.355
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.391 17.773%, 
                    route: 1.607 73.045%, 
                    tC2Q: 0.202 9.182%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path24						
Path Summary:
Slack             : 0.799
Data Arrival Time : 39.421
Data Required Time: 38.622
From              : rst_done_s0
To                : NY_1_s1
Launch Clk        : clk_sdram:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                  
 ======== ======== ====== ==== ======== ============== ===================================== 
  37.037   37.037                                       active clock edge time               
  37.037   0.000                                        clk_sdram                            
  37.037   0.000    tCL    RR   107      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT     
  37.221   0.184    tNET   RR   1        R11C30[0][A]   vram/u_sdram/rst_done_s0/CLK         
  37.423   0.202    tC2Q   RR   15       R11C30[0][A]   vram/u_sdram/rst_done_s0/Q           
  38.013   0.590    tNET   RR   1        R15C42[3][B]   n231_s1/I0                           
  38.404   0.391    tINS   RR   963      R15C42[3][B]   n231_s1/F                            
  39.421   1.017    tNET   RR   1        R14C17[0][B]   u_v9958/U_VDP_COMMAND/NY_1_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                 
 ======== ======== ====== ==== ======== ============== =================================== 
  37.037   37.037                                       active clock edge time             
  37.037   0.000                                        clk                                
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                         
  37.712   0.675    tINS   RR   2514     IOL7[A]        clk_ibuf/O                         
  38.576   0.864    tNET   RR   1        R14C17[0][B]   u_v9958/U_VDP_COMMAND/NY_1_s1/CLK  
  38.611   0.035    tUnc                                u_v9958/U_VDP_COMMAND/NY_1_s1      
  38.622   0.011    tHld        1        R14C17[0][B]   u_v9958/U_VDP_COMMAND/NY_1_s1      

Path Statistics:
Clock Skew: 1.355
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.391 17.773%, 
                    route: 1.607 73.045%, 
                    tC2Q: 0.202 9.182%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path25						
Path Summary:
Slack             : 0.799
Data Arrival Time : 39.421
Data Required Time: 38.622
From              : rst_done_s0
To                : NY_2_s1
Launch Clk        : clk_sdram:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                  
 ======== ======== ====== ==== ======== ============== ===================================== 
  37.037   37.037                                       active clock edge time               
  37.037   0.000                                        clk_sdram                            
  37.037   0.000    tCL    RR   107      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT     
  37.221   0.184    tNET   RR   1        R11C30[0][A]   vram/u_sdram/rst_done_s0/CLK         
  37.423   0.202    tC2Q   RR   15       R11C30[0][A]   vram/u_sdram/rst_done_s0/Q           
  38.013   0.590    tNET   RR   1        R15C42[3][B]   n231_s1/I0                           
  38.404   0.391    tINS   RR   963      R15C42[3][B]   n231_s1/F                            
  39.421   1.017    tNET   RR   1        R12C17[1][A]   u_v9958/U_VDP_COMMAND/NY_2_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                 
 ======== ======== ====== ==== ======== ============== =================================== 
  37.037   37.037                                       active clock edge time             
  37.037   0.000                                        clk                                
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                         
  37.712   0.675    tINS   RR   2514     IOL7[A]        clk_ibuf/O                         
  38.576   0.864    tNET   RR   1        R12C17[1][A]   u_v9958/U_VDP_COMMAND/NY_2_s1/CLK  
  38.611   0.035    tUnc                                u_v9958/U_VDP_COMMAND/NY_2_s1      
  38.622   0.011    tHld        1        R12C17[1][A]   u_v9958/U_VDP_COMMAND/NY_2_s1      

Path Statistics:
Clock Skew: 1.355
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.391 17.773%, 
                    route: 1.607 73.045%, 
                    tC2Q: 0.202 9.182%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

3.4 Minimum Pulse Width Report
Report Command:report_min_pulse_width -nworst 10 -detail

								MPW1
MPW Summary:
Slack:          2.888
Actual Width:   3.888
Required Width: 1.000
Type:           Low Pulse Width
Clock:          clk_125
Objects:        sample_14_s0

Late clock Path:
   AT     DELAY   TYPE   RF            NODE           
 ======= ======= ====== ==== ======================== 
  4.000   0.000               active clock edge time  
  4.000   0.000               clk_125                 
  4.000   0.000   tCL    FF   clk_125_ibuf/I          
  4.688   0.688   tINS   FF   clk_125_ibuf/O          
  5.098   0.410   tNET   FF   sample_14_s0/CLK        

Early clock Path:
   AT     DELAY   TYPE   RF            NODE           
 ======= ======= ====== ==== ======================== 
  8.000   0.000               active clock edge time  
  8.000   0.000               clk_125                 
  8.000   0.000   tCL    RR   clk_125_ibuf/I          
  8.675   0.675   tINS   RR   clk_125_ibuf/O          
  8.986   0.310   tNET   RR   sample_14_s0/CLK        

								MPW2
MPW Summary:
Slack:          2.888
Actual Width:   3.888
Required Width: 1.000
Type:           Low Pulse Width
Clock:          clk_125
Objects:        sample_13_s0

Late clock Path:
   AT     DELAY   TYPE   RF            NODE           
 ======= ======= ====== ==== ======================== 
  4.000   0.000               active clock edge time  
  4.000   0.000               clk_125                 
  4.000   0.000   tCL    FF   clk_125_ibuf/I          
  4.688   0.688   tINS   FF   clk_125_ibuf/O          
  5.098   0.410   tNET   FF   sample_13_s0/CLK        

Early clock Path:
   AT     DELAY   TYPE   RF            NODE           
 ======= ======= ====== ==== ======================== 
  8.000   0.000               active clock edge time  
  8.000   0.000               clk_125                 
  8.000   0.000   tCL    RR   clk_125_ibuf/I          
  8.675   0.675   tINS   RR   clk_125_ibuf/O          
  8.986   0.310   tNET   RR   sample_13_s0/CLK        

								MPW3
MPW Summary:
Slack:          2.888
Actual Width:   3.888
Required Width: 1.000
Type:           Low Pulse Width
Clock:          clk_125
Objects:        sample_12_s0

Late clock Path:
   AT     DELAY   TYPE   RF            NODE           
 ======= ======= ====== ==== ======================== 
  4.000   0.000               active clock edge time  
  4.000   0.000               clk_125                 
  4.000   0.000   tCL    FF   clk_125_ibuf/I          
  4.688   0.688   tINS   FF   clk_125_ibuf/O          
  5.098   0.410   tNET   FF   sample_12_s0/CLK        

Early clock Path:
   AT     DELAY   TYPE   RF            NODE           
 ======= ======= ====== ==== ======================== 
  8.000   0.000               active clock edge time  
  8.000   0.000               clk_125                 
  8.000   0.000   tCL    RR   clk_125_ibuf/I          
  8.675   0.675   tINS   RR   clk_125_ibuf/O          
  8.986   0.310   tNET   RR   sample_12_s0/CLK        

								MPW4
MPW Summary:
Slack:          2.888
Actual Width:   3.888
Required Width: 1.000
Type:           Low Pulse Width
Clock:          clk_125
Objects:        sample_11_s0

Late clock Path:
   AT     DELAY   TYPE   RF            NODE           
 ======= ======= ====== ==== ======================== 
  4.000   0.000               active clock edge time  
  4.000   0.000               clk_125                 
  4.000   0.000   tCL    FF   clk_125_ibuf/I          
  4.688   0.688   tINS   FF   clk_125_ibuf/O          
  5.098   0.410   tNET   FF   sample_11_s0/CLK        

Early clock Path:
   AT     DELAY   TYPE   RF            NODE           
 ======= ======= ====== ==== ======================== 
  8.000   0.000               active clock edge time  
  8.000   0.000               clk_125                 
  8.000   0.000   tCL    RR   clk_125_ibuf/I          
  8.675   0.675   tINS   RR   clk_125_ibuf/O          
  8.986   0.310   tNET   RR   sample_11_s0/CLK        

								MPW5
MPW Summary:
Slack:          2.888
Actual Width:   3.888
Required Width: 1.000
Type:           Low Pulse Width
Clock:          clk_125
Objects:        sample_10_s0

Late clock Path:
   AT     DELAY   TYPE   RF            NODE           
 ======= ======= ====== ==== ======================== 
  4.000   0.000               active clock edge time  
  4.000   0.000               clk_125                 
  4.000   0.000   tCL    FF   clk_125_ibuf/I          
  4.688   0.688   tINS   FF   clk_125_ibuf/O          
  5.098   0.410   tNET   FF   sample_10_s0/CLK        

Early clock Path:
   AT     DELAY   TYPE   RF            NODE           
 ======= ======= ====== ==== ======================== 
  8.000   0.000               active clock edge time  
  8.000   0.000               clk_125                 
  8.000   0.000   tCL    RR   clk_125_ibuf/I          
  8.675   0.675   tINS   RR   clk_125_ibuf/O          
  8.986   0.310   tNET   RR   sample_10_s0/CLK        

								MPW6
MPW Summary:
Slack:          2.888
Actual Width:   3.888
Required Width: 1.000
Type:           Low Pulse Width
Clock:          clk_125
Objects:        sample_9_s0

Late clock Path:
   AT     DELAY   TYPE   RF            NODE           
 ======= ======= ====== ==== ======================== 
  4.000   0.000               active clock edge time  
  4.000   0.000               clk_125                 
  4.000   0.000   tCL    FF   clk_125_ibuf/I          
  4.688   0.688   tINS   FF   clk_125_ibuf/O          
  5.098   0.410   tNET   FF   sample_9_s0/CLK         

Early clock Path:
   AT     DELAY   TYPE   RF            NODE           
 ======= ======= ====== ==== ======================== 
  8.000   0.000               active clock edge time  
  8.000   0.000               clk_125                 
  8.000   0.000   tCL    RR   clk_125_ibuf/I          
  8.675   0.675   tINS   RR   clk_125_ibuf/O          
  8.986   0.310   tNET   RR   sample_9_s0/CLK         

								MPW7
MPW Summary:
Slack:          2.888
Actual Width:   3.888
Required Width: 1.000
Type:           Low Pulse Width
Clock:          clk_125
Objects:        SPI_MCP3202/sample_counter_4_s0

Late clock Path:
   AT     DELAY   TYPE   RF                  NODE                  
 ======= ======= ====== ==== ===================================== 
  4.000   0.000               active clock edge time               
  4.000   0.000               clk_125                              
  4.000   0.000   tCL    FF   clk_125_ibuf/I                       
  4.688   0.688   tINS   FF   clk_125_ibuf/O                       
  5.098   0.410   tNET   FF   SPI_MCP3202/sample_counter_4_s0/CLK  

Early clock Path:
   AT     DELAY   TYPE   RF                  NODE                  
 ======= ======= ====== ==== ===================================== 
  8.000   0.000               active clock edge time               
  8.000   0.000               clk_125                              
  8.000   0.000   tCL    RR   clk_125_ibuf/I                       
  8.675   0.675   tINS   RR   clk_125_ibuf/O                       
  8.986   0.310   tNET   RR   SPI_MCP3202/sample_counter_4_s0/CLK  

								MPW8
MPW Summary:
Slack:          2.888
Actual Width:   3.888
Required Width: 1.000
Type:           Low Pulse Width
Clock:          clk_125
Objects:        SPI_MCP3202/r_DATA_7_s0

Late clock Path:
   AT     DELAY   TYPE   RF              NODE              
 ======= ======= ====== ==== ============================= 
  4.000   0.000               active clock edge time       
  4.000   0.000               clk_125                      
  4.000   0.000   tCL    FF   clk_125_ibuf/I               
  4.688   0.688   tINS   FF   clk_125_ibuf/O               
  5.098   0.410   tNET   FF   SPI_MCP3202/r_DATA_7_s0/CLK  

Early clock Path:
   AT     DELAY   TYPE   RF              NODE              
 ======= ======= ====== ==== ============================= 
  8.000   0.000               active clock edge time       
  8.000   0.000               clk_125                      
  8.000   0.000   tCL    RR   clk_125_ibuf/I               
  8.675   0.675   tINS   RR   clk_125_ibuf/O               
  8.986   0.310   tNET   RR   SPI_MCP3202/r_DATA_7_s0/CLK  

								MPW9
MPW Summary:
Slack:          2.888
Actual Width:   3.888
Required Width: 1.000
Type:           Low Pulse Width
Clock:          clk_125
Objects:        SPI_MCP3202/r_SCK_enable_s1

Late clock Path:
   AT     DELAY   TYPE   RF                NODE                
 ======= ======= ====== ==== ================================= 
  4.000   0.000               active clock edge time           
  4.000   0.000               clk_125                          
  4.000   0.000   tCL    FF   clk_125_ibuf/I                   
  4.688   0.688   tINS   FF   clk_125_ibuf/O                   
  5.098   0.410   tNET   FF   SPI_MCP3202/r_SCK_enable_s1/CLK  

Early clock Path:
   AT     DELAY   TYPE   RF                NODE                
 ======= ======= ====== ==== ================================= 
  8.000   0.000               active clock edge time           
  8.000   0.000               clk_125                          
  8.000   0.000   tCL    RR   clk_125_ibuf/I                   
  8.675   0.675   tINS   RR   clk_125_ibuf/O                   
  8.986   0.310   tNET   RR   SPI_MCP3202/r_SCK_enable_s1/CLK  

								MPW10
MPW Summary:
Slack:          2.888
Actual Width:   3.888
Required Width: 1.000
Type:           Low Pulse Width
Clock:          clk_125
Objects:        SPI_MCP3202/r_DV_s1

Late clock Path:
   AT     DELAY   TYPE   RF            NODE            
 ======= ======= ====== ==== ========================= 
  4.000   0.000               active clock edge time   
  4.000   0.000               clk_125                  
  4.000   0.000   tCL    FF   clk_125_ibuf/I           
  4.688   0.688   tINS   FF   clk_125_ibuf/O           
  5.098   0.410   tNET   FF   SPI_MCP3202/r_DV_s1/CLK  

Early clock Path:
   AT     DELAY   TYPE   RF            NODE            
 ======= ======= ====== ==== ========================= 
  8.000   0.000               active clock edge time   
  8.000   0.000               clk_125                  
  8.000   0.000   tCL    RR   clk_125_ibuf/I           
  8.675   0.675   tINS   RR   clk_125_ibuf/O           
  8.986   0.310   tNET   RR   SPI_MCP3202/r_DV_s1/CLK  

3.5 High Fanout Nets Report
Report Command:report_high_fanout_nets -max_nets 10
  FANOUT                   NET NAME                   WORST SLACK   MAX DELAY  
 ======== ========================================== ============= =========== 
  2514     clk_d                                      -7.579        1.621      
  963      n231_5                                     7.359         1.704      
  265      sample_buffer_current_4                    32.080        1.681      
  265      sample_buffer_current_4                    32.205        2.335      
  128      n4054_4                                    4.240         1.870      
  128      n4054_4                                    4.639         1.357      
  111      n526_5                                     4.240         2.026      
  109      true_hdmi_output.packet_pixel_counter[0]   29.768        2.227      
  107      clk_sdram                                  -2.040        0.261      
  101      true_hdmi_output.packet_pixel_counter[0]   29.987        1.430      

3.6 Route Congestions Report
Report Command:report_route_congestion -max_grids 10
  GRID LOC   ROUTE CONGESTIONS  
 ========== =================== 
  R17C46     0.889              
  R35C15     0.889              
  R33C22     0.875              
  R14C24     0.861              
  R16C38     0.861              
  R16C44     0.861              
  R25C12     0.861              
  R40C33     0.861              
  R17C13     0.847              
  R17C43     0.847              

3.7 Timing Exceptions Report
3.7.1 Setup Analysis Report
Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.7.2 Hold Analysis Report
Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.7.3 Recovery Analysis Report
Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.7.4 Removal Analysis Report
Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.8 Timing Constraints Report
   SDC Command Type     State                                                                                Detail Command                                                                              
 ==================== ========= ======================================================================================================================================================================== 
  TC_CLOCK             Actived   create_clock -name clk -period 37.037 -waveform {0 18.518} [get_ports {clk}] -add                                                                                       
  TC_CLOCK             Actived   create_clock -name clk_50 -period 20 -waveform {0 10} [get_ports {clk_50}] -add                                                                                         
  TC_CLOCK             Actived   create_clock -name clk_125 -period 8 -waveform {0 4} [get_ports {clk_125}]                                                                                              
  TC_GENERATED_CLOCK   Actived   create_generated_clock -name clk_135 -source [get_ports {clk}] -master_clock clk -divide_by 1 -multiply_by 5 -add [get_nets {clk_135}]                                  
  TC_GENERATED_CLOCK   Actived   create_generated_clock -name clk_audio -source [get_ports {clk}] -master_clock clk -divide_by 612 -multiply_by 1 -add [get_nets {clk_audio}]                            
  TC_GENERATED_CLOCK   Actived   create_generated_clock -name clk_sdramp -source [get_ports {clk}] -master_clock clk -divide_by 1 -multiply_by 4 -duty_cycle 50 -phase 180 -add [get_nets {clk_sdramp}]  
  TC_GENERATED_CLOCK   Actived   create_generated_clock -name clk_sdram -source [get_ports {clk}] -master_clock clk -divide_by 1 -multiply_by 4 -add [get_nets {clk_sdram}]                              
  TC_GENERATED_CLOCK   Actived   create_generated_clock -name clk_cpu -source [get_ports {clk_50}] -master_clock clk_50 -divide_by 14  -multiply_by 1 -add [get_nets {clk_cpu}]                          
  TC_GENERATED_CLOCK   Actived   create_generated_clock -name clk_grom -source [get_ports {clk_50}] -master_clock clk_50 -divide_by 112 -multiply_by 1 -add [get_nets {clk_grom}]                        

