# Procedural-and-OOPs-with-SystemVerilog
Usage of initial block https://www.edaplayground.com/x/TtRU

Usage of always block https://www.edaplayground.com/x/7QvF

Generate programmable clock with configurable frequency in three different ways https://www.edaplayground.com/x/LvN9

Reset generation with 3 reset signal https://www.edaplayground.com/x/VYr5

Reset generation with 1 signal https://www.edaplayground.com/x/8VU2

Generate even/odd/onehot random numbers with Verilog https://www.edaplayground.com/x/Qgqb

Loop: for,foreach,repeat https://www.edaplayground.com/x/fKwT
