[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 3676811 heartbeat IPC: 2.72 cumulative IPC: 2.72 (Simulation time: 00 hr 01 min 02 sec)
Warmup finished CPU 0 instructions: 10000004 cycles: 3676811 cumulative IPC: 2.72 (Simulation time: 00 hr 01 min 02 sec)
Warmup complete CPU 0 instructions: 10000004 cycles: 3676811 cumulative IPC: 2.72 (Simulation time: 00 hr 01 min 02 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 12655070 heartbeat IPC: 1.114 cumulative IPC: 1.114 (Simulation time: 00 hr 02 min 43 sec)
Heartbeat CPU 0 instructions: 30000011 cycles: 22554214 heartbeat IPC: 1.01 cumulative IPC: 1.059 (Simulation time: 00 hr 04 min 31 sec)
Heartbeat CPU 0 instructions: 40000013 cycles: 33526191 heartbeat IPC: 0.9114 cumulative IPC: 1.005 (Simulation time: 00 hr 06 min 22 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 38698969 cumulative IPC: 1.034 (Simulation time: 00 hr 07 min 58 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 38698969 cumulative IPC: 1.034 (Simulation time: 00 hr 07 min 58 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs xalancbmk_748B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.034 instructions: 40000000 cycles: 38698969
CPU 0 Branch Prediction Accuracy: 96.33% MPKI: 10.24 Average ROB Occupancy at Mispredict: 37.31
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.004175
BRANCH_INDIRECT: 0.4708
BRANCH_CONDITIONAL: 5.696
BRANCH_DIRECT_CALL: 0.1179
BRANCH_INDIRECT_CALL: 0.7228
BRANCH_RETURN: 3.228

cpu0->cpu0_STLB TOTAL        ACCESS:     457619 HIT:     419894 MISS:      37725 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     457619 HIT:     419894 MISS:      37725 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 309.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     685298 HIT:     467420 MISS:     217878 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     359649 HIT:     292038 MISS:      67611 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      96852 HIT:       6373 MISS:      90479 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     142897 HIT:     142565 MISS:        332 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      85900 HIT:      26444 MISS:      59456 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 143.7 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    6725919 HIT:    6640879 MISS:      85040 MSHR_MERGE:      27926
cpu0->cpu0_L1I LOAD         ACCESS:    6725919 HIT:    6640879 MISS:      85040 MSHR_MERGE:      27926
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 16.36 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13110368 HIT:   12096116 MISS:    1014252 MSHR_MERGE:     528959
cpu0->cpu0_L1D LOAD         ACCESS:    8025223 HIT:    7495341 MISS:     529882 MSHR_MERGE:     227344
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    4991518 HIT:    4594614 MISS:     396904 MSHR_MERGE:     300049
cpu0->cpu0_L1D TRANSLATION  ACCESS:      93627 HIT:       6161 MISS:      87466 MSHR_MERGE:       1566
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 72.01 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5758534 HIT:    5646396 MISS:     112138 MSHR_MERGE:      50965
cpu0->cpu0_ITLB LOAD         ACCESS:    5758534 HIT:    5646396 MISS:     112138 MSHR_MERGE:      50965
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 7.408 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12408590 HIT:   11688623 MISS:     719967 MSHR_MERGE:     323521
cpu0->cpu0_DTLB LOAD         ACCESS:   12408590 HIT:   11688623 MISS:     719967 MSHR_MERGE:     323521
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 34.16 cycles
cpu0->LLC TOTAL        ACCESS:     335625 HIT:     194286 MISS:     141339 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      67611 HIT:      36448 MISS:      31163 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      90479 HIT:      10890 MISS:      79589 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     118079 HIT:     117985 MISS:         94 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      59456 HIT:      28963 MISS:      30493 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 197.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1319
  ROW_BUFFER_MISS:     139922
  AVG DBUS CONGESTED CYCLE: 11.33
Channel 0 WQ ROW_BUFFER_HIT:      11158
  ROW_BUFFER_MISS:      73672
  FULL:          0
Channel 0 REFRESHES ISSUED:       3225