--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml ScoreBoard.twx ScoreBoard.ncd -o ScoreBoard.twr
ScoreBoard.pcf -ucf K7.ucf

Design file:              ScoreBoard.ncd
Physical constraint file: ScoreBoard.pcf
Device,package,speed:     xc7k160t,ffg676,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_100mhz
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RSTN        |   -0.928(R)|      FAST  |    3.670(R)|      SLOW  |clk_100mhz_BUFGP  |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk_100mhz to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
AN<0>       |        15.226(R)|      SLOW  |         5.903(R)|      FAST  |clk_100mhz_BUFGP  |   0.000|
AN<1>       |        15.075(R)|      SLOW  |         5.879(R)|      FAST  |clk_100mhz_BUFGP  |   0.000|
AN<2>       |        14.969(R)|      SLOW  |         5.789(R)|      FAST  |clk_100mhz_BUFGP  |   0.000|
AN<3>       |        14.951(R)|      SLOW  |         5.815(R)|      FAST  |clk_100mhz_BUFGP  |   0.000|
SEGMENT<0>  |        16.773(R)|      SLOW  |         5.878(R)|      FAST  |clk_100mhz_BUFGP  |   0.000|
SEGMENT<1>  |        16.197(R)|      SLOW  |         5.868(R)|      FAST  |clk_100mhz_BUFGP  |   0.000|
SEGMENT<2>  |        16.369(R)|      SLOW  |         5.862(R)|      FAST  |clk_100mhz_BUFGP  |   0.000|
SEGMENT<3>  |        17.385(R)|      SLOW  |         6.082(R)|      FAST  |clk_100mhz_BUFGP  |   0.000|
SEGMENT<4>  |        15.756(R)|      SLOW  |         5.820(R)|      FAST  |clk_100mhz_BUFGP  |   0.000|
SEGMENT<5>  |        16.505(R)|      SLOW  |         5.882(R)|      FAST  |clk_100mhz_BUFGP  |   0.000|
SEGMENT<6>  |        15.771(R)|      SLOW  |         5.781(R)|      FAST  |clk_100mhz_BUFGP  |   0.000|
SEGMENT<7>  |        13.567(R)|      SLOW  |         5.203(R)|      FAST  |clk_100mhz_BUFGP  |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    1.665|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
BN             |K_ROW          |    5.861|
SW<0>          |SEGMENT<0>     |   10.331|
SW<0>          |SEGMENT<1>     |   10.731|
SW<0>          |SEGMENT<2>     |   10.670|
SW<0>          |SEGMENT<3>     |   10.870|
SW<0>          |SEGMENT<4>     |   10.377|
SW<0>          |SEGMENT<5>     |   10.847|
SW<0>          |SEGMENT<6>     |   10.253|
SW<1>          |SEGMENT<0>     |   10.219|
SW<1>          |SEGMENT<1>     |   10.619|
SW<1>          |SEGMENT<2>     |   10.558|
SW<1>          |SEGMENT<3>     |   10.758|
SW<1>          |SEGMENT<4>     |   10.265|
SW<1>          |SEGMENT<5>     |   10.735|
SW<1>          |SEGMENT<6>     |   10.141|
SW<2>          |SEGMENT<0>     |   10.310|
SW<2>          |SEGMENT<1>     |   10.710|
SW<2>          |SEGMENT<2>     |   10.649|
SW<2>          |SEGMENT<3>     |   10.849|
SW<2>          |SEGMENT<4>     |   10.356|
SW<2>          |SEGMENT<5>     |   10.826|
SW<2>          |SEGMENT<6>     |   10.232|
SW<3>          |SEGMENT<0>     |   10.416|
SW<3>          |SEGMENT<1>     |   10.816|
SW<3>          |SEGMENT<2>     |   10.755|
SW<3>          |SEGMENT<3>     |   10.955|
SW<3>          |SEGMENT<4>     |   10.462|
SW<3>          |SEGMENT<5>     |   10.932|
SW<3>          |SEGMENT<6>     |   10.338|
SW<4>          |SEGMENT<7>     |    8.988|
SW<5>          |SEGMENT<7>     |    9.207|
SW<6>          |SEGMENT<7>     |    9.099|
SW<7>          |SEGMENT<7>     |    9.033|
---------------+---------------+---------+


Analysis completed Mon Nov 09 16:19:31 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5100 MB



