 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10000
        -sort_by slack
Design : distr_arith
Version: O-2018.06-SP5-1
Date   : Sat Nov 26 19:42:30 2022
****************************************

Operating Conditions: tt_1p2v_25c   Library: scx3_cmos8rf_lpvt_tt_1p2v_25c
Wire Load Model Mode: top

  Startpoint: x8_bit[7] (input port clocked by clk)
  Endpoint: dff0_data_out_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x8_bit[7] (in)                                          0.03       0.08 f
  U1259/Y (INVX2TS)                                       0.11       0.18 r
  U1260/Y (INVX2TS)                                       0.08       0.26 f
  U508/Y (OAI21XLTS)                                      0.40       0.67 r
  U705/Y (NOR2X1TS)                                       0.31       0.98 f
  U1580/Y (INVX2TS)                                       0.13       1.11 r
  U471/Y (CLKBUFX2TS)                                     0.17       1.28 r
  U1319/Y (NAND2X1TS)                                     0.14       1.42 f
  U1728/Y (AOI222X1TS)                                    0.45       1.88 r
  U1894/Y (NOR2BX1TS)                                     0.36       2.24 r
  U1895/Y (OAI32X1TS)                                     0.16       2.40 f
  U513/Y (NOR4XLTS)                                       0.48       2.88 r
  U1904/Y (AOI32X1TS)                                     0.41       3.29 f
  U1908/S (CMPR32X2TS)                                    0.78       4.07 f
  DP_OP_57J1_122_7320_U159/CO (CMPR42X1TS)                0.39       4.46 f
  DP_OP_57J1_122_7320_U154/S (CMPR42X1TS)                 1.02       5.49 f
  U973/CO (ADDFX2TS)                                      0.64       6.12 f
  U936/CO (ADDFX2TS)                                      0.49       6.61 f
  U937/CO (ADDFX2TS)                                      0.49       7.09 f
  U938/CO (ADDFX2TS)                                      0.48       7.58 f
  U742/CO (ADDFHX2TS)                                     0.31       7.88 f
  U741/CO (ADDFHX2TS)                                     0.29       8.17 f
  U446/CO (CMPR32X2TS)                                    0.46       8.62 f
  U739/CO (ADDFHX2TS)                                     0.30       8.93 f
  U737/CO (ADDFHX2TS)                                     0.29       9.22 f
  U735/CO (ADDFHX2TS)                                     0.29       9.50 f
  U443/CO (CMPR32X2TS)                                    0.46       9.96 f
  U733/CO (ADDFHX2TS)                                     0.31      10.26 f
  U1680/CO (CMPR32X2TS)                                   0.46      10.72 f
  U1679/CO (CMPR32X2TS)                                   0.47      11.19 f
  U441/CO (CMPR32X2TS)                                    0.47      11.67 f
  U440/CO (ADDFX2TS)                                      0.48      12.15 f
  U534/CO (ADDFHX2TS)                                     0.31      12.46 f
  U1678/CO (CMPR32X2TS)                                   0.46      12.91 f
  U438/CO (CMPR32X2TS)                                    0.47      13.38 f
  U1677/CO (CMPR32X2TS)                                   0.47      13.86 f
  U606/CO (ADDFHX2TS)                                     0.31      14.16 f
  U1676/CO (CMPR32X2TS)                                   0.46      14.62 f
  U1675/CO (CMPR32X2TS)                                   0.47      15.09 f
  U432/CO (CMPR32X2TS)                                    0.47      15.56 f
  U1674/CO (CMPR32X2TS)                                   0.47      16.04 f
  U431/CO (CMPR32X2TS)                                    0.47      16.51 f
  U430/CO (CMPR32X2TS)                                    0.47      16.98 f
  U1689/CO (CMPR32X2TS)                                   0.46      17.45 f
  U533/Y (XOR2X1TS)                                       0.23      17.68 f
  U1639/Y (XOR2X1TS)                                      0.25      17.93 f
  U605/Y (XOR2X1TS)                                       0.26      18.19 f
  U428/Y (CLKXOR2X2TS)                                    0.68      18.87 f
  U750/Y (XOR2X4TS)                                       0.48      19.35 r
  dff0_data_out_reg_31_/D (DFFRX2TS)                      0.00      19.35 r
  data arrival time                                                 19.35

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  dff0_data_out_reg_31_/CK (DFFRX2TS)                     0.00      20.00 r
  library setup time                                     -0.59      19.41
  data required time                                                19.41
  --------------------------------------------------------------------------
  data required time                                                19.41
  data arrival time                                                -19.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: x8_bit[7] (input port clocked by clk)
  Endpoint: add7_out[31]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x8_bit[7] (in)                                          0.03       0.08 f
  U1259/Y (INVX2TS)                                       0.11       0.18 r
  U1260/Y (INVX2TS)                                       0.08       0.26 f
  U508/Y (OAI21XLTS)                                      0.40       0.67 r
  U705/Y (NOR2X1TS)                                       0.31       0.98 f
  U1580/Y (INVX2TS)                                       0.13       1.11 r
  U471/Y (CLKBUFX2TS)                                     0.17       1.28 r
  U1319/Y (NAND2X1TS)                                     0.14       1.42 f
  U1728/Y (AOI222X1TS)                                    0.45       1.88 r
  U1894/Y (NOR2BX1TS)                                     0.36       2.24 r
  U1895/Y (OAI32X1TS)                                     0.16       2.40 f
  U513/Y (NOR4XLTS)                                       0.48       2.88 r
  U1904/Y (AOI32X1TS)                                     0.41       3.29 f
  U1908/S (CMPR32X2TS)                                    0.78       4.07 f
  DP_OP_57J1_122_7320_U159/CO (CMPR42X1TS)                0.39       4.46 f
  DP_OP_57J1_122_7320_U154/S (CMPR42X1TS)                 1.02       5.49 f
  U973/CO (ADDFX2TS)                                      0.64       6.12 f
  U936/CO (ADDFX2TS)                                      0.49       6.61 f
  U937/CO (ADDFX2TS)                                      0.49       7.09 f
  U938/CO (ADDFX2TS)                                      0.48       7.58 f
  U742/CO (ADDFHX2TS)                                     0.31       7.88 f
  U741/CO (ADDFHX2TS)                                     0.29       8.17 f
  U446/CO (CMPR32X2TS)                                    0.46       8.62 f
  U739/CO (ADDFHX2TS)                                     0.30       8.93 f
  U737/CO (ADDFHX2TS)                                     0.29       9.22 f
  U735/CO (ADDFHX2TS)                                     0.29       9.50 f
  U443/CO (CMPR32X2TS)                                    0.46       9.96 f
  U733/CO (ADDFHX2TS)                                     0.31      10.26 f
  U1680/CO (CMPR32X2TS)                                   0.46      10.72 f
  U1679/CO (CMPR32X2TS)                                   0.47      11.19 f
  U441/CO (CMPR32X2TS)                                    0.47      11.67 f
  U440/CO (ADDFX2TS)                                      0.48      12.15 f
  U534/CO (ADDFHX2TS)                                     0.31      12.46 f
  U1678/CO (CMPR32X2TS)                                   0.46      12.91 f
  U438/CO (CMPR32X2TS)                                    0.47      13.38 f
  U1677/CO (CMPR32X2TS)                                   0.47      13.86 f
  U606/CO (ADDFHX2TS)                                     0.31      14.16 f
  U1676/CO (CMPR32X2TS)                                   0.46      14.62 f
  U1675/CO (CMPR32X2TS)                                   0.47      15.09 f
  U432/CO (CMPR32X2TS)                                    0.47      15.56 f
  U1674/CO (CMPR32X2TS)                                   0.47      16.04 f
  U431/CO (CMPR32X2TS)                                    0.47      16.51 f
  U430/CO (CMPR32X2TS)                                    0.47      16.98 f
  U1689/CO (CMPR32X2TS)                                   0.46      17.45 f
  U533/Y (XOR2X1TS)                                       0.23      17.68 f
  U1639/Y (XOR2X1TS)                                      0.25      17.93 f
  U605/Y (XOR2X1TS)                                       0.26      18.19 f
  U428/Y (CLKXOR2X2TS)                                    0.68      18.87 f
  U750/Y (XOR2X4TS)                                       0.48      19.35 r
  add7_out[31] (out)                                      0.00      19.35 r
  data arrival time                                                 19.35

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  output external delay                                  -0.05      19.95
  data required time                                                19.95
  --------------------------------------------------------------------------
  data required time                                                19.95
  data arrival time                                                -19.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: x8_bit[7] (input port clocked by clk)
  Endpoint: dff0_data_out_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x8_bit[7] (in)                                          0.03       0.08 f
  U1259/Y (INVX2TS)                                       0.11       0.18 r
  U1260/Y (INVX2TS)                                       0.08       0.26 f
  U508/Y (OAI21XLTS)                                      0.40       0.67 r
  U705/Y (NOR2X1TS)                                       0.31       0.98 f
  U1580/Y (INVX2TS)                                       0.13       1.11 r
  U471/Y (CLKBUFX2TS)                                     0.17       1.28 r
  U1319/Y (NAND2X1TS)                                     0.14       1.42 f
  U1728/Y (AOI222X1TS)                                    0.45       1.88 r
  U1894/Y (NOR2BX1TS)                                     0.36       2.24 r
  U1895/Y (OAI32X1TS)                                     0.16       2.40 f
  U513/Y (NOR4XLTS)                                       0.48       2.88 r
  U1904/Y (AOI32X1TS)                                     0.41       3.29 f
  U1908/S (CMPR32X2TS)                                    0.78       4.07 f
  DP_OP_57J1_122_7320_U159/CO (CMPR42X1TS)                0.39       4.46 f
  DP_OP_57J1_122_7320_U154/S (CMPR42X1TS)                 1.02       5.49 f
  U973/CO (ADDFX2TS)                                      0.64       6.12 f
  U936/CO (ADDFX2TS)                                      0.49       6.61 f
  U937/CO (ADDFX2TS)                                      0.49       7.09 f
  U938/CO (ADDFX2TS)                                      0.48       7.58 f
  U742/CO (ADDFHX2TS)                                     0.31       7.88 f
  U741/CO (ADDFHX2TS)                                     0.29       8.17 f
  U446/CO (CMPR32X2TS)                                    0.46       8.62 f
  U739/CO (ADDFHX2TS)                                     0.30       8.93 f
  U737/CO (ADDFHX2TS)                                     0.29       9.22 f
  U735/CO (ADDFHX2TS)                                     0.29       9.50 f
  U443/CO (CMPR32X2TS)                                    0.46       9.96 f
  U733/CO (ADDFHX2TS)                                     0.31      10.26 f
  U1680/CO (CMPR32X2TS)                                   0.46      10.72 f
  U1679/CO (CMPR32X2TS)                                   0.47      11.19 f
  U441/CO (CMPR32X2TS)                                    0.47      11.67 f
  U440/CO (ADDFX2TS)                                      0.48      12.15 f
  U534/CO (ADDFHX2TS)                                     0.31      12.46 f
  U1678/CO (CMPR32X2TS)                                   0.46      12.91 f
  U438/CO (CMPR32X2TS)                                    0.47      13.38 f
  U1677/CO (CMPR32X2TS)                                   0.47      13.86 f
  U606/CO (ADDFHX2TS)                                     0.31      14.16 f
  U1676/CO (CMPR32X2TS)                                   0.46      14.62 f
  U1675/CO (CMPR32X2TS)                                   0.47      15.09 f
  U432/CO (CMPR32X2TS)                                    0.47      15.56 f
  U1674/CO (CMPR32X2TS)                                   0.47      16.04 f
  U431/CO (CMPR32X2TS)                                    0.47      16.51 f
  U430/CO (CMPR32X2TS)                                    0.47      16.98 f
  U1689/S (CMPR32X2TS)                                    0.76      17.75 f
  U429/S (CMPR32X2TS)                                     1.05      18.80 f
  dff0_data_out_reg_30_/D (DFFRX2TS)                      0.00      18.80 f
  data arrival time                                                 18.80

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  dff0_data_out_reg_30_/CK (DFFRX2TS)                     0.00      20.00 r
  library setup time                                     -0.52      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                -18.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: x8_bit[7] (input port clocked by clk)
  Endpoint: dff0_data_out_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x8_bit[7] (in)                                          0.03       0.08 f
  U1259/Y (INVX2TS)                                       0.11       0.18 r
  U1260/Y (INVX2TS)                                       0.08       0.26 f
  U508/Y (OAI21XLTS)                                      0.40       0.67 r
  U705/Y (NOR2X1TS)                                       0.31       0.98 f
  U1580/Y (INVX2TS)                                       0.13       1.11 r
  U471/Y (CLKBUFX2TS)                                     0.17       1.28 r
  U1319/Y (NAND2X1TS)                                     0.14       1.42 f
  U1728/Y (AOI222X1TS)                                    0.45       1.88 r
  U1894/Y (NOR2BX1TS)                                     0.36       2.24 r
  U1895/Y (OAI32X1TS)                                     0.16       2.40 f
  U513/Y (NOR4XLTS)                                       0.48       2.88 r
  U1904/Y (AOI32X1TS)                                     0.41       3.29 f
  U1908/S (CMPR32X2TS)                                    0.78       4.07 f
  DP_OP_57J1_122_7320_U159/CO (CMPR42X1TS)                0.39       4.46 f
  DP_OP_57J1_122_7320_U154/S (CMPR42X1TS)                 1.02       5.49 f
  U973/CO (ADDFX2TS)                                      0.64       6.12 f
  U936/CO (ADDFX2TS)                                      0.49       6.61 f
  U937/CO (ADDFX2TS)                                      0.49       7.09 f
  U938/S (ADDFX2TS)                                       0.71       7.80 f
  U1688/CO (CMPR32X2TS)                                   0.72       8.52 f
  U607/CO (ADDFHX1TS)                                     0.41       8.93 f
  U740/CO (ADDFHX2TS)                                     0.30       9.23 f
  U444/CO (CMPR32X2TS)                                    0.46       9.69 f
  U738/CO (ADDFHX2TS)                                     0.30       9.99 f
  U736/CO (ADDFHX2TS)                                     0.29      10.28 f
  U734/CO (ADDFHX2TS)                                     0.29      10.57 f
  U442/CO (CMPR32X2TS)                                    0.46      11.02 f
  U732/CO (ADDFHX2TS)                                     0.31      11.33 f
  U439/CO (CMPR32X2TS)                                    0.46      11.78 f
  U1687/CO (CMPR32X2TS)                                   0.47      12.26 f
  U1686/CO (CMPR32X2TS)                                   0.47      12.73 f
  U731/CO (ADDFHX2TS)                                     0.31      13.04 f
  U437/CO (CMPR32X2TS)                                    0.46      13.49 f
  U436/CO (CMPR32X2TS)                                    0.47      13.96 f
  U435/CO (CMPR32X2TS)                                    0.47      14.44 f
  U434/CO (CMPR32X2TS)                                    0.47      14.91 f
  U433/CO (CMPR32X2TS)                                    0.47      15.38 f
  U1685/CO (CMPR32X2TS)                                   0.47      15.86 f
  U1684/CO (CMPR32X2TS)                                   0.47      16.33 f
  U1683/CO (CMPR32X2TS)                                   0.47      16.81 f
  U1682/CO (CMPR32X2TS)                                   0.47      17.28 f
  U1808/CO (CMPR32X2TS)                                   0.47      17.75 f
  U730/S (ADDFHX2TS)                                      0.59      18.34 r
  dff0_data_out_reg_29_/D (DFFRX2TS)                      0.00      18.34 r
  data arrival time                                                 18.34

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  dff0_data_out_reg_29_/CK (DFFRX2TS)                     0.00      20.00 r
  library setup time                                     -0.58      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                -18.34
  --------------------------------------------------------------------------
  slack (MET)                                                        1.08


  Startpoint: x8_bit[7] (input port clocked by clk)
  Endpoint: add6_out[31]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x8_bit[7] (in)                                          0.03       0.08 f
  U1259/Y (INVX2TS)                                       0.11       0.18 r
  U1260/Y (INVX2TS)                                       0.08       0.26 f
  U508/Y (OAI21XLTS)                                      0.40       0.67 r
  U705/Y (NOR2X1TS)                                       0.31       0.98 f
  U1580/Y (INVX2TS)                                       0.13       1.11 r
  U471/Y (CLKBUFX2TS)                                     0.17       1.28 r
  U1319/Y (NAND2X1TS)                                     0.14       1.42 f
  U1728/Y (AOI222X1TS)                                    0.45       1.88 r
  U1894/Y (NOR2BX1TS)                                     0.36       2.24 r
  U1895/Y (OAI32X1TS)                                     0.16       2.40 f
  U513/Y (NOR4XLTS)                                       0.48       2.88 r
  U1904/Y (AOI32X1TS)                                     0.41       3.29 f
  U1908/S (CMPR32X2TS)                                    0.78       4.07 f
  DP_OP_57J1_122_7320_U159/CO (CMPR42X1TS)                0.39       4.46 f
  DP_OP_57J1_122_7320_U154/S (CMPR42X1TS)                 1.02       5.49 f
  U973/CO (ADDFX2TS)                                      0.64       6.12 f
  U936/CO (ADDFX2TS)                                      0.49       6.61 f
  U937/CO (ADDFX2TS)                                      0.49       7.09 f
  U938/CO (ADDFX2TS)                                      0.48       7.58 f
  U742/CO (ADDFHX2TS)                                     0.31       7.88 f
  U741/CO (ADDFHX2TS)                                     0.29       8.17 f
  U446/CO (CMPR32X2TS)                                    0.46       8.62 f
  U739/CO (ADDFHX2TS)                                     0.30       8.93 f
  U737/CO (ADDFHX2TS)                                     0.29       9.22 f
  U735/CO (ADDFHX2TS)                                     0.29       9.50 f
  U443/CO (CMPR32X2TS)                                    0.46       9.96 f
  U733/CO (ADDFHX2TS)                                     0.31      10.26 f
  U1680/CO (CMPR32X2TS)                                   0.46      10.72 f
  U1679/CO (CMPR32X2TS)                                   0.47      11.19 f
  U441/CO (CMPR32X2TS)                                    0.47      11.67 f
  U440/CO (ADDFX2TS)                                      0.48      12.15 f
  U534/CO (ADDFHX2TS)                                     0.31      12.46 f
  U1678/CO (CMPR32X2TS)                                   0.46      12.91 f
  U438/CO (CMPR32X2TS)                                    0.47      13.38 f
  U1677/CO (CMPR32X2TS)                                   0.47      13.86 f
  U606/CO (ADDFHX2TS)                                     0.31      14.16 f
  U1676/CO (CMPR32X2TS)                                   0.46      14.62 f
  U1675/CO (CMPR32X2TS)                                   0.47      15.09 f
  U432/CO (CMPR32X2TS)                                    0.47      15.56 f
  U1674/CO (CMPR32X2TS)                                   0.47      16.04 f
  U431/CO (CMPR32X2TS)                                    0.47      16.51 f
  U430/CO (CMPR32X2TS)                                    0.47      16.98 f
  U1689/CO (CMPR32X2TS)                                   0.46      17.45 f
  U533/Y (XOR2X1TS)                                       0.23      17.68 f
  U1639/Y (XOR2X1TS)                                      0.25      17.93 f
  U605/Y (XOR2X1TS)                                       0.26      18.19 f
  U428/Y (CLKXOR2X2TS)                                    0.68      18.87 f
  add6_out[31] (out)                                      0.00      18.87 f
  data arrival time                                                 18.87

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  output external delay                                  -0.05      19.95
  data required time                                                19.95
  --------------------------------------------------------------------------
  data required time                                                19.95
  data arrival time                                                -18.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.08


  Startpoint: x8_bit[7] (input port clocked by clk)
  Endpoint: add7_out[30]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x8_bit[7] (in)                                          0.03       0.08 f
  U1259/Y (INVX2TS)                                       0.11       0.18 r
  U1260/Y (INVX2TS)                                       0.08       0.26 f
  U508/Y (OAI21XLTS)                                      0.40       0.67 r
  U705/Y (NOR2X1TS)                                       0.31       0.98 f
  U1580/Y (INVX2TS)                                       0.13       1.11 r
  U471/Y (CLKBUFX2TS)                                     0.17       1.28 r
  U1319/Y (NAND2X1TS)                                     0.14       1.42 f
  U1728/Y (AOI222X1TS)                                    0.45       1.88 r
  U1894/Y (NOR2BX1TS)                                     0.36       2.24 r
  U1895/Y (OAI32X1TS)                                     0.16       2.40 f
  U513/Y (NOR4XLTS)                                       0.48       2.88 r
  U1904/Y (AOI32X1TS)                                     0.41       3.29 f
  U1908/S (CMPR32X2TS)                                    0.78       4.07 f
  DP_OP_57J1_122_7320_U159/CO (CMPR42X1TS)                0.39       4.46 f
  DP_OP_57J1_122_7320_U154/S (CMPR42X1TS)                 1.02       5.49 f
  U973/CO (ADDFX2TS)                                      0.64       6.12 f
  U936/CO (ADDFX2TS)                                      0.49       6.61 f
  U937/CO (ADDFX2TS)                                      0.49       7.09 f
  U938/CO (ADDFX2TS)                                      0.48       7.58 f
  U742/CO (ADDFHX2TS)                                     0.31       7.88 f
  U741/CO (ADDFHX2TS)                                     0.29       8.17 f
  U446/CO (CMPR32X2TS)                                    0.46       8.62 f
  U739/CO (ADDFHX2TS)                                     0.30       8.93 f
  U737/CO (ADDFHX2TS)                                     0.29       9.22 f
  U735/CO (ADDFHX2TS)                                     0.29       9.50 f
  U443/CO (CMPR32X2TS)                                    0.46       9.96 f
  U733/CO (ADDFHX2TS)                                     0.31      10.26 f
  U1680/CO (CMPR32X2TS)                                   0.46      10.72 f
  U1679/CO (CMPR32X2TS)                                   0.47      11.19 f
  U441/CO (CMPR32X2TS)                                    0.47      11.67 f
  U440/CO (ADDFX2TS)                                      0.48      12.15 f
  U534/CO (ADDFHX2TS)                                     0.31      12.46 f
  U1678/CO (CMPR32X2TS)                                   0.46      12.91 f
  U438/CO (CMPR32X2TS)                                    0.47      13.38 f
  U1677/CO (CMPR32X2TS)                                   0.47      13.86 f
  U606/CO (ADDFHX2TS)                                     0.31      14.16 f
  U1676/CO (CMPR32X2TS)                                   0.46      14.62 f
  U1675/CO (CMPR32X2TS)                                   0.47      15.09 f
  U432/CO (CMPR32X2TS)                                    0.47      15.56 f
  U1674/CO (CMPR32X2TS)                                   0.47      16.04 f
  U431/CO (CMPR32X2TS)                                    0.47      16.51 f
  U430/CO (CMPR32X2TS)                                    0.47      16.98 f
  U1689/S (CMPR32X2TS)                                    0.76      17.75 f
  U429/S (CMPR32X2TS)                                     1.05      18.80 f
  add7_out[30] (out)                                      0.00      18.80 f
  data arrival time                                                 18.80

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  output external delay                                  -0.05      19.95
  data required time                                                19.95
  --------------------------------------------------------------------------
  data required time                                                19.95
  data arrival time                                                -18.80
  --------------------------------------------------------------------------
  slack (MET)                                                        1.15


  Startpoint: x8_bit[7] (input port clocked by clk)
  Endpoint: dff0_data_out_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x8_bit[7] (in)                                          0.03       0.08 f
  U1259/Y (INVX2TS)                                       0.11       0.18 r
  U1260/Y (INVX2TS)                                       0.08       0.26 f
  U508/Y (OAI21XLTS)                                      0.40       0.67 r
  U705/Y (NOR2X1TS)                                       0.31       0.98 f
  U1580/Y (INVX2TS)                                       0.13       1.11 r
  U471/Y (CLKBUFX2TS)                                     0.17       1.28 r
  U1319/Y (NAND2X1TS)                                     0.14       1.42 f
  U1728/Y (AOI222X1TS)                                    0.45       1.88 r
  U1894/Y (NOR2BX1TS)                                     0.36       2.24 r
  U1895/Y (OAI32X1TS)                                     0.16       2.40 f
  U513/Y (NOR4XLTS)                                       0.48       2.88 r
  U1904/Y (AOI32X1TS)                                     0.41       3.29 f
  U1908/S (CMPR32X2TS)                                    0.78       4.07 f
  DP_OP_57J1_122_7320_U159/CO (CMPR42X1TS)                0.39       4.46 f
  DP_OP_57J1_122_7320_U154/S (CMPR42X1TS)                 1.02       5.49 f
  U973/CO (ADDFX2TS)                                      0.64       6.12 f
  U936/CO (ADDFX2TS)                                      0.49       6.61 f
  U937/CO (ADDFX2TS)                                      0.49       7.09 f
  U938/S (ADDFX2TS)                                       0.71       7.80 f
  U1688/CO (CMPR32X2TS)                                   0.72       8.52 f
  U607/CO (ADDFHX1TS)                                     0.41       8.93 f
  U740/CO (ADDFHX2TS)                                     0.30       9.23 f
  U444/CO (CMPR32X2TS)                                    0.46       9.69 f
  U738/CO (ADDFHX2TS)                                     0.30       9.99 f
  U736/CO (ADDFHX2TS)                                     0.29      10.28 f
  U734/CO (ADDFHX2TS)                                     0.29      10.57 f
  U442/CO (CMPR32X2TS)                                    0.46      11.02 f
  U732/CO (ADDFHX2TS)                                     0.31      11.33 f
  U439/CO (CMPR32X2TS)                                    0.46      11.78 f
  U1687/CO (CMPR32X2TS)                                   0.47      12.26 f
  U1686/CO (CMPR32X2TS)                                   0.47      12.73 f
  U731/CO (ADDFHX2TS)                                     0.31      13.04 f
  U437/CO (CMPR32X2TS)                                    0.46      13.49 f
  U436/CO (CMPR32X2TS)                                    0.47      13.96 f
  U435/CO (CMPR32X2TS)                                    0.47      14.44 f
  U434/CO (CMPR32X2TS)                                    0.47      14.91 f
  U433/CO (CMPR32X2TS)                                    0.47      15.38 f
  U1685/CO (CMPR32X2TS)                                   0.47      15.86 f
  U1684/CO (CMPR32X2TS)                                   0.47      16.33 f
  U1683/CO (CMPR32X2TS)                                   0.47      16.81 f
  U1682/CO (CMPR32X2TS)                                   0.47      17.28 f
  U1808/S (CMPR32X2TS)                                    0.69      17.97 r
  dff0_data_out_reg_28_/D (DFFRX2TS)                      0.00      17.97 r
  data arrival time                                                 17.97

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  dff0_data_out_reg_28_/CK (DFFRX2TS)                     0.00      20.00 r
  library setup time                                     -0.59      19.41
  data required time                                                19.41
  --------------------------------------------------------------------------
  data required time                                                19.41
  data arrival time                                                -17.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.44


  Startpoint: x8_bit[7] (input port clocked by clk)
  Endpoint: add7_out[29]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x8_bit[7] (in)                                          0.03       0.08 f
  U1259/Y (INVX2TS)                                       0.11       0.18 r
  U1260/Y (INVX2TS)                                       0.08       0.26 f
  U508/Y (OAI21XLTS)                                      0.40       0.67 r
  U705/Y (NOR2X1TS)                                       0.31       0.98 f
  U1580/Y (INVX2TS)                                       0.13       1.11 r
  U471/Y (CLKBUFX2TS)                                     0.17       1.28 r
  U1319/Y (NAND2X1TS)                                     0.14       1.42 f
  U1728/Y (AOI222X1TS)                                    0.45       1.88 r
  U1894/Y (NOR2BX1TS)                                     0.36       2.24 r
  U1895/Y (OAI32X1TS)                                     0.16       2.40 f
  U513/Y (NOR4XLTS)                                       0.48       2.88 r
  U1904/Y (AOI32X1TS)                                     0.41       3.29 f
  U1908/S (CMPR32X2TS)                                    0.78       4.07 f
  DP_OP_57J1_122_7320_U159/CO (CMPR42X1TS)                0.39       4.46 f
  DP_OP_57J1_122_7320_U154/S (CMPR42X1TS)                 1.02       5.49 f
  U973/CO (ADDFX2TS)                                      0.64       6.12 f
  U936/CO (ADDFX2TS)                                      0.49       6.61 f
  U937/CO (ADDFX2TS)                                      0.49       7.09 f
  U938/S (ADDFX2TS)                                       0.71       7.80 f
  U1688/CO (CMPR32X2TS)                                   0.72       8.52 f
  U607/CO (ADDFHX1TS)                                     0.41       8.93 f
  U740/CO (ADDFHX2TS)                                     0.30       9.23 f
  U444/CO (CMPR32X2TS)                                    0.46       9.69 f
  U738/CO (ADDFHX2TS)                                     0.30       9.99 f
  U736/CO (ADDFHX2TS)                                     0.29      10.28 f
  U734/CO (ADDFHX2TS)                                     0.29      10.57 f
  U442/CO (CMPR32X2TS)                                    0.46      11.02 f
  U732/CO (ADDFHX2TS)                                     0.31      11.33 f
  U439/CO (CMPR32X2TS)                                    0.46      11.78 f
  U1687/CO (CMPR32X2TS)                                   0.47      12.26 f
  U1686/CO (CMPR32X2TS)                                   0.47      12.73 f
  U731/CO (ADDFHX2TS)                                     0.31      13.04 f
  U437/CO (CMPR32X2TS)                                    0.46      13.49 f
  U436/CO (CMPR32X2TS)                                    0.47      13.96 f
  U435/CO (CMPR32X2TS)                                    0.47      14.44 f
  U434/CO (CMPR32X2TS)                                    0.47      14.91 f
  U433/CO (CMPR32X2TS)                                    0.47      15.38 f
  U1685/CO (CMPR32X2TS)                                   0.47      15.86 f
  U1684/CO (CMPR32X2TS)                                   0.47      16.33 f
  U1683/CO (CMPR32X2TS)                                   0.47      16.81 f
  U1682/CO (CMPR32X2TS)                                   0.47      17.28 f
  U1808/CO (CMPR32X2TS)                                   0.47      17.75 f
  U730/S (ADDFHX2TS)                                      0.59      18.34 r
  add7_out[29] (out)                                      0.00      18.34 r
  data arrival time                                                 18.34

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  output external delay                                  -0.05      19.95
  data required time                                                19.95
  --------------------------------------------------------------------------
  data required time                                                19.95
  data arrival time                                                -18.34
  --------------------------------------------------------------------------
  slack (MET)                                                        1.61


  Startpoint: x8_bit[7] (input port clocked by clk)
  Endpoint: dff0_data_out_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x8_bit[7] (in)                                          0.03       0.08 f
  U1259/Y (INVX2TS)                                       0.11       0.18 r
  U1260/Y (INVX2TS)                                       0.08       0.26 f
  U508/Y (OAI21XLTS)                                      0.40       0.67 r
  U705/Y (NOR2X1TS)                                       0.31       0.98 f
  U1580/Y (INVX2TS)                                       0.13       1.11 r
  U471/Y (CLKBUFX2TS)                                     0.17       1.28 r
  U1319/Y (NAND2X1TS)                                     0.14       1.42 f
  U1728/Y (AOI222X1TS)                                    0.45       1.88 r
  U1894/Y (NOR2BX1TS)                                     0.36       2.24 r
  U1895/Y (OAI32X1TS)                                     0.16       2.40 f
  U513/Y (NOR4XLTS)                                       0.48       2.88 r
  U1904/Y (AOI32X1TS)                                     0.41       3.29 f
  U1908/S (CMPR32X2TS)                                    0.78       4.07 f
  DP_OP_57J1_122_7320_U159/CO (CMPR42X1TS)                0.39       4.46 f
  DP_OP_57J1_122_7320_U154/S (CMPR42X1TS)                 1.02       5.49 f
  U973/CO (ADDFX2TS)                                      0.64       6.12 f
  U936/CO (ADDFX2TS)                                      0.49       6.61 f
  U937/CO (ADDFX2TS)                                      0.49       7.09 f
  U938/S (ADDFX2TS)                                       0.71       7.80 f
  U1688/CO (CMPR32X2TS)                                   0.72       8.52 f
  U607/CO (ADDFHX1TS)                                     0.41       8.93 f
  U740/CO (ADDFHX2TS)                                     0.30       9.23 f
  U444/CO (CMPR32X2TS)                                    0.46       9.69 f
  U738/CO (ADDFHX2TS)                                     0.30       9.99 f
  U736/CO (ADDFHX2TS)                                     0.29      10.28 f
  U734/CO (ADDFHX2TS)                                     0.29      10.57 f
  U442/CO (CMPR32X2TS)                                    0.46      11.02 f
  U732/CO (ADDFHX2TS)                                     0.31      11.33 f
  U439/CO (CMPR32X2TS)                                    0.46      11.78 f
  U1687/CO (CMPR32X2TS)                                   0.47      12.26 f
  U1686/CO (CMPR32X2TS)                                   0.47      12.73 f
  U731/CO (ADDFHX2TS)                                     0.31      13.04 f
  U437/CO (CMPR32X2TS)                                    0.46      13.49 f
  U436/CO (CMPR32X2TS)                                    0.47      13.96 f
  U435/CO (CMPR32X2TS)                                    0.47      14.44 f
  U434/CO (CMPR32X2TS)                                    0.47      14.91 f
  U433/CO (CMPR32X2TS)                                    0.47      15.38 f
  U1685/CO (CMPR32X2TS)                                   0.47      15.86 f
  U1684/CO (CMPR32X2TS)                                   0.47      16.33 f
  U1683/CO (CMPR32X2TS)                                   0.47      16.81 f
  U1682/S (CMPR32X2TS)                                    0.69      17.50 r
  dff0_data_out_reg_27_/D (DFFRX2TS)                      0.00      17.50 r
  data arrival time                                                 17.50

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  dff0_data_out_reg_27_/CK (DFFRX2TS)                     0.00      20.00 r
  library setup time                                     -0.59      19.41
  data required time                                                19.41
  --------------------------------------------------------------------------
  data required time                                                19.41
  data arrival time                                                -17.50
  --------------------------------------------------------------------------
  slack (MET)                                                        1.91


  Startpoint: x8_bit[7] (input port clocked by clk)
  Endpoint: add7_out[28]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x8_bit[7] (in)                                          0.03       0.08 f
  U1259/Y (INVX2TS)                                       0.11       0.18 r
  U1260/Y (INVX2TS)                                       0.08       0.26 f
  U508/Y (OAI21XLTS)                                      0.40       0.67 r
  U705/Y (NOR2X1TS)                                       0.31       0.98 f
  U1580/Y (INVX2TS)                                       0.13       1.11 r
  U471/Y (CLKBUFX2TS)                                     0.17       1.28 r
  U1319/Y (NAND2X1TS)                                     0.14       1.42 f
  U1728/Y (AOI222X1TS)                                    0.45       1.88 r
  U1894/Y (NOR2BX1TS)                                     0.36       2.24 r
  U1895/Y (OAI32X1TS)                                     0.16       2.40 f
  U513/Y (NOR4XLTS)                                       0.48       2.88 r
  U1904/Y (AOI32X1TS)                                     0.41       3.29 f
  U1908/S (CMPR32X2TS)                                    0.78       4.07 f
  DP_OP_57J1_122_7320_U159/CO (CMPR42X1TS)                0.39       4.46 f
  DP_OP_57J1_122_7320_U154/S (CMPR42X1TS)                 1.02       5.49 f
  U973/CO (ADDFX2TS)                                      0.64       6.12 f
  U936/CO (ADDFX2TS)                                      0.49       6.61 f
  U937/CO (ADDFX2TS)                                      0.49       7.09 f
  U938/S (ADDFX2TS)                                       0.71       7.80 f
  U1688/CO (CMPR32X2TS)                                   0.72       8.52 f
  U607/CO (ADDFHX1TS)                                     0.41       8.93 f
  U740/CO (ADDFHX2TS)                                     0.30       9.23 f
  U444/CO (CMPR32X2TS)                                    0.46       9.69 f
  U738/CO (ADDFHX2TS)                                     0.30       9.99 f
  U736/CO (ADDFHX2TS)                                     0.29      10.28 f
  U734/CO (ADDFHX2TS)                                     0.29      10.57 f
  U442/CO (CMPR32X2TS)                                    0.46      11.02 f
  U732/CO (ADDFHX2TS)                                     0.31      11.33 f
  U439/CO (CMPR32X2TS)                                    0.46      11.78 f
  U1687/CO (CMPR32X2TS)                                   0.47      12.26 f
  U1686/CO (CMPR32X2TS)                                   0.47      12.73 f
  U731/CO (ADDFHX2TS)                                     0.31      13.04 f
  U437/CO (CMPR32X2TS)                                    0.46      13.49 f
  U436/CO (CMPR32X2TS)                                    0.47      13.96 f
  U435/CO (CMPR32X2TS)                                    0.47      14.44 f
  U434/CO (CMPR32X2TS)                                    0.47      14.91 f
  U433/CO (CMPR32X2TS)                                    0.47      15.38 f
  U1685/CO (CMPR32X2TS)                                   0.47      15.86 f
  U1684/CO (CMPR32X2TS)                                   0.47      16.33 f
  U1683/CO (CMPR32X2TS)                                   0.47      16.81 f
  U1682/CO (CMPR32X2TS)                                   0.47      17.28 f
  U1808/S (CMPR32X2TS)                                    0.75      18.03 f
  add7_out[28] (out)                                      0.00      18.03 f
  data arrival time                                                 18.03

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  output external delay                                  -0.05      19.95
  data required time                                                19.95
  --------------------------------------------------------------------------
  data required time                                                19.95
  data arrival time                                                -18.03
  --------------------------------------------------------------------------
  slack (MET)                                                        1.92


  Startpoint: x8_bit[7] (input port clocked by clk)
  Endpoint: add6_out[30]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x8_bit[7] (in)                                          0.03       0.08 f
  U1259/Y (INVX2TS)                                       0.11       0.18 r
  U1260/Y (INVX2TS)                                       0.08       0.26 f
  U508/Y (OAI21XLTS)                                      0.40       0.67 r
  U705/Y (NOR2X1TS)                                       0.31       0.98 f
  U1580/Y (INVX2TS)                                       0.13       1.11 r
  U471/Y (CLKBUFX2TS)                                     0.17       1.28 r
  U1319/Y (NAND2X1TS)                                     0.14       1.42 f
  U1728/Y (AOI222X1TS)                                    0.45       1.88 r
  U1894/Y (NOR2BX1TS)                                     0.36       2.24 r
  U1895/Y (OAI32X1TS)                                     0.16       2.40 f
  U513/Y (NOR4XLTS)                                       0.48       2.88 r
  U1904/Y (AOI32X1TS)                                     0.41       3.29 f
  U1908/S (CMPR32X2TS)                                    0.78       4.07 f
  DP_OP_57J1_122_7320_U159/CO (CMPR42X1TS)                0.39       4.46 f
  DP_OP_57J1_122_7320_U154/S (CMPR42X1TS)                 1.02       5.49 f
  U973/CO (ADDFX2TS)                                      0.64       6.12 f
  U936/CO (ADDFX2TS)                                      0.49       6.61 f
  U937/CO (ADDFX2TS)                                      0.49       7.09 f
  U938/CO (ADDFX2TS)                                      0.48       7.58 f
  U742/CO (ADDFHX2TS)                                     0.31       7.88 f
  U741/CO (ADDFHX2TS)                                     0.29       8.17 f
  U446/CO (CMPR32X2TS)                                    0.46       8.62 f
  U739/CO (ADDFHX2TS)                                     0.30       8.93 f
  U737/CO (ADDFHX2TS)                                     0.29       9.22 f
  U735/CO (ADDFHX2TS)                                     0.29       9.50 f
  U443/CO (CMPR32X2TS)                                    0.46       9.96 f
  U733/CO (ADDFHX2TS)                                     0.31      10.26 f
  U1680/CO (CMPR32X2TS)                                   0.46      10.72 f
  U1679/CO (CMPR32X2TS)                                   0.47      11.19 f
  U441/CO (CMPR32X2TS)                                    0.47      11.67 f
  U440/CO (ADDFX2TS)                                      0.48      12.15 f
  U534/CO (ADDFHX2TS)                                     0.31      12.46 f
  U1678/CO (CMPR32X2TS)                                   0.46      12.91 f
  U438/CO (CMPR32X2TS)                                    0.47      13.38 f
  U1677/CO (CMPR32X2TS)                                   0.47      13.86 f
  U606/CO (ADDFHX2TS)                                     0.31      14.16 f
  U1676/CO (CMPR32X2TS)                                   0.46      14.62 f
  U1675/CO (CMPR32X2TS)                                   0.47      15.09 f
  U432/CO (CMPR32X2TS)                                    0.47      15.56 f
  U1674/CO (CMPR32X2TS)                                   0.47      16.04 f
  U431/CO (CMPR32X2TS)                                    0.47      16.51 f
  U430/CO (CMPR32X2TS)                                    0.47      16.98 f
  U1689/S (CMPR32X2TS)                                    0.76      17.75 f
  add6_out[30] (out)                                      0.00      17.75 f
  data arrival time                                                 17.75

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  output external delay                                  -0.05      19.95
  data required time                                                19.95
  --------------------------------------------------------------------------
  data required time                                                19.95
  data arrival time                                                -17.75
  --------------------------------------------------------------------------
  slack (MET)                                                        2.20


  Startpoint: x8_bit[7] (input port clocked by clk)
  Endpoint: dff0_data_out_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x8_bit[7] (in)                                          0.03       0.08 f
  U1259/Y (INVX2TS)                                       0.11       0.18 r
  U1260/Y (INVX2TS)                                       0.08       0.26 f
  U508/Y (OAI21XLTS)                                      0.40       0.67 r
  U705/Y (NOR2X1TS)                                       0.31       0.98 f
  U1580/Y (INVX2TS)                                       0.13       1.11 r
  U471/Y (CLKBUFX2TS)                                     0.17       1.28 r
  U1319/Y (NAND2X1TS)                                     0.14       1.42 f
  U1728/Y (AOI222X1TS)                                    0.45       1.88 r
  U1894/Y (NOR2BX1TS)                                     0.36       2.24 r
  U1895/Y (OAI32X1TS)                                     0.16       2.40 f
  U513/Y (NOR4XLTS)                                       0.48       2.88 r
  U1904/Y (AOI32X1TS)                                     0.41       3.29 f
  U1908/S (CMPR32X2TS)                                    0.78       4.07 f
  DP_OP_57J1_122_7320_U159/CO (CMPR42X1TS)                0.39       4.46 f
  DP_OP_57J1_122_7320_U154/S (CMPR42X1TS)                 1.02       5.49 f
  U973/CO (ADDFX2TS)                                      0.64       6.12 f
  U936/CO (ADDFX2TS)                                      0.49       6.61 f
  U937/CO (ADDFX2TS)                                      0.49       7.09 f
  U938/S (ADDFX2TS)                                       0.71       7.80 f
  U1688/CO (CMPR32X2TS)                                   0.72       8.52 f
  U607/CO (ADDFHX1TS)                                     0.41       8.93 f
  U740/CO (ADDFHX2TS)                                     0.30       9.23 f
  U444/CO (CMPR32X2TS)                                    0.46       9.69 f
  U738/CO (ADDFHX2TS)                                     0.30       9.99 f
  U736/CO (ADDFHX2TS)                                     0.29      10.28 f
  U734/CO (ADDFHX2TS)                                     0.29      10.57 f
  U442/CO (CMPR32X2TS)                                    0.46      11.02 f
  U732/CO (ADDFHX2TS)                                     0.31      11.33 f
  U439/CO (CMPR32X2TS)                                    0.46      11.78 f
  U1687/CO (CMPR32X2TS)                                   0.47      12.26 f
  U1686/CO (CMPR32X2TS)                                   0.47      12.73 f
  U731/CO (ADDFHX2TS)                                     0.31      13.04 f
  U437/CO (CMPR32X2TS)                                    0.46      13.49 f
  U436/CO (CMPR32X2TS)                                    0.47      13.96 f
  U435/CO (CMPR32X2TS)                                    0.47      14.44 f
  U434/CO (CMPR32X2TS)                                    0.47      14.91 f
  U433/CO (CMPR32X2TS)                                    0.47      15.38 f
  U1685/CO (CMPR32X2TS)                                   0.47      15.86 f
  U1684/CO (CMPR32X2TS)                                   0.47      16.33 f
  U1683/S (CMPR32X2TS)                                    0.69      17.03 r
  dff0_data_out_reg_26_/D (DFFRX2TS)                      0.00      17.03 r
  data arrival time                                                 17.03

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  dff0_data_out_reg_26_/CK (DFFRX2TS)                     0.00      20.00 r
  library setup time                                     -0.59      19.41
  data required time                                                19.41
  --------------------------------------------------------------------------
  data required time                                                19.41
  data arrival time                                                -17.03
  --------------------------------------------------------------------------
  slack (MET)                                                        2.39


  Startpoint: x8_bit[7] (input port clocked by clk)
  Endpoint: add7_out[27]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x8_bit[7] (in)                                          0.03       0.08 f
  U1259/Y (INVX2TS)                                       0.11       0.18 r
  U1260/Y (INVX2TS)                                       0.08       0.26 f
  U508/Y (OAI21XLTS)                                      0.40       0.67 r
  U705/Y (NOR2X1TS)                                       0.31       0.98 f
  U1580/Y (INVX2TS)                                       0.13       1.11 r
  U471/Y (CLKBUFX2TS)                                     0.17       1.28 r
  U1319/Y (NAND2X1TS)                                     0.14       1.42 f
  U1728/Y (AOI222X1TS)                                    0.45       1.88 r
  U1894/Y (NOR2BX1TS)                                     0.36       2.24 r
  U1895/Y (OAI32X1TS)                                     0.16       2.40 f
  U513/Y (NOR4XLTS)                                       0.48       2.88 r
  U1904/Y (AOI32X1TS)                                     0.41       3.29 f
  U1908/S (CMPR32X2TS)                                    0.78       4.07 f
  DP_OP_57J1_122_7320_U159/CO (CMPR42X1TS)                0.39       4.46 f
  DP_OP_57J1_122_7320_U154/S (CMPR42X1TS)                 1.02       5.49 f
  U973/CO (ADDFX2TS)                                      0.64       6.12 f
  U936/CO (ADDFX2TS)                                      0.49       6.61 f
  U937/CO (ADDFX2TS)                                      0.49       7.09 f
  U938/S (ADDFX2TS)                                       0.71       7.80 f
  U1688/CO (CMPR32X2TS)                                   0.72       8.52 f
  U607/CO (ADDFHX1TS)                                     0.41       8.93 f
  U740/CO (ADDFHX2TS)                                     0.30       9.23 f
  U444/CO (CMPR32X2TS)                                    0.46       9.69 f
  U738/CO (ADDFHX2TS)                                     0.30       9.99 f
  U736/CO (ADDFHX2TS)                                     0.29      10.28 f
  U734/CO (ADDFHX2TS)                                     0.29      10.57 f
  U442/CO (CMPR32X2TS)                                    0.46      11.02 f
  U732/CO (ADDFHX2TS)                                     0.31      11.33 f
  U439/CO (CMPR32X2TS)                                    0.46      11.78 f
  U1687/CO (CMPR32X2TS)                                   0.47      12.26 f
  U1686/CO (CMPR32X2TS)                                   0.47      12.73 f
  U731/CO (ADDFHX2TS)                                     0.31      13.04 f
  U437/CO (CMPR32X2TS)                                    0.46      13.49 f
  U436/CO (CMPR32X2TS)                                    0.47      13.96 f
  U435/CO (CMPR32X2TS)                                    0.47      14.44 f
  U434/CO (CMPR32X2TS)                                    0.47      14.91 f
  U433/CO (CMPR32X2TS)                                    0.47      15.38 f
  U1685/CO (CMPR32X2TS)                                   0.47      15.86 f
  U1684/CO (CMPR32X2TS)                                   0.47      16.33 f
  U1683/CO (CMPR32X2TS)                                   0.47      16.81 f
  U1682/S (CMPR32X2TS)                                    0.75      17.56 f
  add7_out[27] (out)                                      0.00      17.56 f
  data arrival time                                                 17.56

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  output external delay                                  -0.05      19.95
  data required time                                                19.95
  --------------------------------------------------------------------------
  data required time                                                19.95
  data arrival time                                                -17.56
  --------------------------------------------------------------------------
  slack (MET)                                                        2.39


  Startpoint: x8_bit[7] (input port clocked by clk)
  Endpoint: add6_out[29]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x8_bit[7] (in)                                          0.03       0.08 f
  U1259/Y (INVX2TS)                                       0.11       0.18 r
  U1260/Y (INVX2TS)                                       0.08       0.26 f
  U508/Y (OAI21XLTS)                                      0.40       0.67 r
  U705/Y (NOR2X1TS)                                       0.31       0.98 f
  U1580/Y (INVX2TS)                                       0.13       1.11 r
  U471/Y (CLKBUFX2TS)                                     0.17       1.28 r
  U1319/Y (NAND2X1TS)                                     0.14       1.42 f
  U1728/Y (AOI222X1TS)                                    0.45       1.88 r
  U1894/Y (NOR2BX1TS)                                     0.36       2.24 r
  U1895/Y (OAI32X1TS)                                     0.16       2.40 f
  U513/Y (NOR4XLTS)                                       0.48       2.88 r
  U1904/Y (AOI32X1TS)                                     0.41       3.29 f
  U1908/S (CMPR32X2TS)                                    0.78       4.07 f
  DP_OP_57J1_122_7320_U159/CO (CMPR42X1TS)                0.39       4.46 f
  DP_OP_57J1_122_7320_U154/S (CMPR42X1TS)                 1.02       5.49 f
  U973/CO (ADDFX2TS)                                      0.64       6.12 f
  U936/CO (ADDFX2TS)                                      0.49       6.61 f
  U937/CO (ADDFX2TS)                                      0.49       7.09 f
  U938/CO (ADDFX2TS)                                      0.48       7.58 f
  U742/CO (ADDFHX2TS)                                     0.31       7.88 f
  U741/CO (ADDFHX2TS)                                     0.29       8.17 f
  U446/CO (CMPR32X2TS)                                    0.46       8.62 f
  U739/CO (ADDFHX2TS)                                     0.30       8.93 f
  U737/CO (ADDFHX2TS)                                     0.29       9.22 f
  U735/CO (ADDFHX2TS)                                     0.29       9.50 f
  U443/CO (CMPR32X2TS)                                    0.46       9.96 f
  U733/CO (ADDFHX2TS)                                     0.31      10.26 f
  U1680/CO (CMPR32X2TS)                                   0.46      10.72 f
  U1679/CO (CMPR32X2TS)                                   0.47      11.19 f
  U441/CO (CMPR32X2TS)                                    0.47      11.67 f
  U440/CO (ADDFX2TS)                                      0.48      12.15 f
  U534/CO (ADDFHX2TS)                                     0.31      12.46 f
  U1678/CO (CMPR32X2TS)                                   0.46      12.91 f
  U438/CO (CMPR32X2TS)                                    0.47      13.38 f
  U1677/CO (CMPR32X2TS)                                   0.47      13.86 f
  U606/CO (ADDFHX2TS)                                     0.31      14.16 f
  U1676/CO (CMPR32X2TS)                                   0.46      14.62 f
  U1675/CO (CMPR32X2TS)                                   0.47      15.09 f
  U432/CO (CMPR32X2TS)                                    0.47      15.56 f
  U1674/CO (CMPR32X2TS)                                   0.47      16.04 f
  U431/CO (CMPR32X2TS)                                    0.47      16.51 f
  U430/S (CMPR32X2TS)                                     0.77      17.29 f
  add6_out[29] (out)                                      0.00      17.29 f
  data arrival time                                                 17.29

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  output external delay                                  -0.05      19.95
  data required time                                                19.95
  --------------------------------------------------------------------------
  data required time                                                19.95
  data arrival time                                                -17.29
  --------------------------------------------------------------------------
  slack (MET)                                                        2.66


  Startpoint: x8_bit[7] (input port clocked by clk)
  Endpoint: dff0_data_out_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x8_bit[7] (in)                                          0.03       0.08 f
  U1259/Y (INVX2TS)                                       0.11       0.18 r
  U1260/Y (INVX2TS)                                       0.08       0.26 f
  U508/Y (OAI21XLTS)                                      0.40       0.67 r
  U705/Y (NOR2X1TS)                                       0.31       0.98 f
  U1580/Y (INVX2TS)                                       0.13       1.11 r
  U471/Y (CLKBUFX2TS)                                     0.17       1.28 r
  U1319/Y (NAND2X1TS)                                     0.14       1.42 f
  U1728/Y (AOI222X1TS)                                    0.45       1.88 r
  U1894/Y (NOR2BX1TS)                                     0.36       2.24 r
  U1895/Y (OAI32X1TS)                                     0.16       2.40 f
  U513/Y (NOR4XLTS)                                       0.48       2.88 r
  U1904/Y (AOI32X1TS)                                     0.41       3.29 f
  U1908/S (CMPR32X2TS)                                    0.78       4.07 f
  DP_OP_57J1_122_7320_U159/CO (CMPR42X1TS)                0.39       4.46 f
  DP_OP_57J1_122_7320_U154/S (CMPR42X1TS)                 1.02       5.49 f
  U973/CO (ADDFX2TS)                                      0.64       6.12 f
  U936/CO (ADDFX2TS)                                      0.49       6.61 f
  U937/CO (ADDFX2TS)                                      0.49       7.09 f
  U938/S (ADDFX2TS)                                       0.71       7.80 f
  U1688/CO (CMPR32X2TS)                                   0.72       8.52 f
  U607/CO (ADDFHX1TS)                                     0.41       8.93 f
  U740/CO (ADDFHX2TS)                                     0.30       9.23 f
  U444/CO (CMPR32X2TS)                                    0.46       9.69 f
  U738/CO (ADDFHX2TS)                                     0.30       9.99 f
  U736/CO (ADDFHX2TS)                                     0.29      10.28 f
  U734/CO (ADDFHX2TS)                                     0.29      10.57 f
  U442/CO (CMPR32X2TS)                                    0.46      11.02 f
  U732/CO (ADDFHX2TS)                                     0.31      11.33 f
  U439/CO (CMPR32X2TS)                                    0.46      11.78 f
  U1687/CO (CMPR32X2TS)                                   0.47      12.26 f
  U1686/CO (CMPR32X2TS)                                   0.47      12.73 f
  U731/CO (ADDFHX2TS)                                     0.31      13.04 f
  U437/CO (CMPR32X2TS)                                    0.46      13.49 f
  U436/CO (CMPR32X2TS)                                    0.47      13.96 f
  U435/CO (CMPR32X2TS)                                    0.47      14.44 f
  U434/CO (CMPR32X2TS)                                    0.47      14.91 f
  U433/CO (CMPR32X2TS)                                    0.47      15.38 f
  U1685/CO (CMPR32X2TS)                                   0.47      15.86 f
  U1684/S (CMPR32X2TS)                                    0.69      16.55 r
  dff0_data_out_reg_25_/D (DFFRX2TS)                      0.00      16.55 r
  data arrival time                                                 16.55

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  dff0_data_out_reg_25_/CK (DFFRX2TS)                     0.00      20.00 r
  library setup time                                     -0.59      19.41
  data required time                                                19.41
  --------------------------------------------------------------------------
  data required time                                                19.41
  data arrival time                                                -16.55
  --------------------------------------------------------------------------
  slack (MET)                                                        2.86


  Startpoint: x8_bit[7] (input port clocked by clk)
  Endpoint: add7_out[26]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x8_bit[7] (in)                                          0.03       0.08 f
  U1259/Y (INVX2TS)                                       0.11       0.18 r
  U1260/Y (INVX2TS)                                       0.08       0.26 f
  U508/Y (OAI21XLTS)                                      0.40       0.67 r
  U705/Y (NOR2X1TS)                                       0.31       0.98 f
  U1580/Y (INVX2TS)                                       0.13       1.11 r
  U471/Y (CLKBUFX2TS)                                     0.17       1.28 r
  U1319/Y (NAND2X1TS)                                     0.14       1.42 f
  U1728/Y (AOI222X1TS)                                    0.45       1.88 r
  U1894/Y (NOR2BX1TS)                                     0.36       2.24 r
  U1895/Y (OAI32X1TS)                                     0.16       2.40 f
  U513/Y (NOR4XLTS)                                       0.48       2.88 r
  U1904/Y (AOI32X1TS)                                     0.41       3.29 f
  U1908/S (CMPR32X2TS)                                    0.78       4.07 f
  DP_OP_57J1_122_7320_U159/CO (CMPR42X1TS)                0.39       4.46 f
  DP_OP_57J1_122_7320_U154/S (CMPR42X1TS)                 1.02       5.49 f
  U973/CO (ADDFX2TS)                                      0.64       6.12 f
  U936/CO (ADDFX2TS)                                      0.49       6.61 f
  U937/CO (ADDFX2TS)                                      0.49       7.09 f
  U938/S (ADDFX2TS)                                       0.71       7.80 f
  U1688/CO (CMPR32X2TS)                                   0.72       8.52 f
  U607/CO (ADDFHX1TS)                                     0.41       8.93 f
  U740/CO (ADDFHX2TS)                                     0.30       9.23 f
  U444/CO (CMPR32X2TS)                                    0.46       9.69 f
  U738/CO (ADDFHX2TS)                                     0.30       9.99 f
  U736/CO (ADDFHX2TS)                                     0.29      10.28 f
  U734/CO (ADDFHX2TS)                                     0.29      10.57 f
  U442/CO (CMPR32X2TS)                                    0.46      11.02 f
  U732/CO (ADDFHX2TS)                                     0.31      11.33 f
  U439/CO (CMPR32X2TS)                                    0.46      11.78 f
  U1687/CO (CMPR32X2TS)                                   0.47      12.26 f
  U1686/CO (CMPR32X2TS)                                   0.47      12.73 f
  U731/CO (ADDFHX2TS)                                     0.31      13.04 f
  U437/CO (CMPR32X2TS)                                    0.46      13.49 f
  U436/CO (CMPR32X2TS)                                    0.47      13.96 f
  U435/CO (CMPR32X2TS)                                    0.47      14.44 f
  U434/CO (CMPR32X2TS)                                    0.47      14.91 f
  U433/CO (CMPR32X2TS)                                    0.47      15.38 f
  U1685/CO (CMPR32X2TS)                                   0.47      15.86 f
  U1684/CO (CMPR32X2TS)                                   0.47      16.33 f
  U1683/S (CMPR32X2TS)                                    0.75      17.08 f
  add7_out[26] (out)                                      0.00      17.08 f
  data arrival time                                                 17.08

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  output external delay                                  -0.05      19.95
  data required time                                                19.95
  --------------------------------------------------------------------------
  data required time                                                19.95
  data arrival time                                                -17.08
  --------------------------------------------------------------------------
  slack (MET)                                                        2.87


  Startpoint: x8_bit[7] (input port clocked by clk)
  Endpoint: add6_out[28]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x8_bit[7] (in)                                          0.03       0.08 f
  U1259/Y (INVX2TS)                                       0.11       0.18 r
  U1260/Y (INVX2TS)                                       0.08       0.26 f
  U508/Y (OAI21XLTS)                                      0.40       0.67 r
  U705/Y (NOR2X1TS)                                       0.31       0.98 f
  U1580/Y (INVX2TS)                                       0.13       1.11 r
  U471/Y (CLKBUFX2TS)                                     0.17       1.28 r
  U1319/Y (NAND2X1TS)                                     0.14       1.42 f
  U1728/Y (AOI222X1TS)                                    0.45       1.88 r
  U1894/Y (NOR2BX1TS)                                     0.36       2.24 r
  U1895/Y (OAI32X1TS)                                     0.16       2.40 f
  U513/Y (NOR4XLTS)                                       0.48       2.88 r
  U1904/Y (AOI32X1TS)                                     0.41       3.29 f
  U1908/S (CMPR32X2TS)                                    0.78       4.07 f
  DP_OP_57J1_122_7320_U159/CO (CMPR42X1TS)                0.39       4.46 f
  DP_OP_57J1_122_7320_U154/S (CMPR42X1TS)                 1.02       5.49 f
  U973/CO (ADDFX2TS)                                      0.64       6.12 f
  U936/CO (ADDFX2TS)                                      0.49       6.61 f
  U937/CO (ADDFX2TS)                                      0.49       7.09 f
  U938/CO (ADDFX2TS)                                      0.48       7.58 f
  U742/CO (ADDFHX2TS)                                     0.31       7.88 f
  U741/CO (ADDFHX2TS)                                     0.29       8.17 f
  U446/CO (CMPR32X2TS)                                    0.46       8.62 f
  U739/CO (ADDFHX2TS)                                     0.30       8.93 f
  U737/CO (ADDFHX2TS)                                     0.29       9.22 f
  U735/CO (ADDFHX2TS)                                     0.29       9.50 f
  U443/CO (CMPR32X2TS)                                    0.46       9.96 f
  U733/CO (ADDFHX2TS)                                     0.31      10.26 f
  U1680/CO (CMPR32X2TS)                                   0.46      10.72 f
  U1679/CO (CMPR32X2TS)                                   0.47      11.19 f
  U441/CO (CMPR32X2TS)                                    0.47      11.67 f
  U440/CO (ADDFX2TS)                                      0.48      12.15 f
  U534/CO (ADDFHX2TS)                                     0.31      12.46 f
  U1678/CO (CMPR32X2TS)                                   0.46      12.91 f
  U438/CO (CMPR32X2TS)                                    0.47      13.38 f
  U1677/CO (CMPR32X2TS)                                   0.47      13.86 f
  U606/CO (ADDFHX2TS)                                     0.31      14.16 f
  U1676/CO (CMPR32X2TS)                                   0.46      14.62 f
  U1675/CO (CMPR32X2TS)                                   0.47      15.09 f
  U432/CO (CMPR32X2TS)                                    0.47      15.56 f
  U1674/CO (CMPR32X2TS)                                   0.47      16.04 f
  U431/S (CMPR32X2TS)                                     0.76      16.80 f
  add6_out[28] (out)                                      0.00      16.80 f
  data arrival time                                                 16.80

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  output external delay                                  -0.05      19.95
  data required time                                                19.95
  --------------------------------------------------------------------------
  data required time                                                19.95
  data arrival time                                                -16.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.15


  Startpoint: x8_bit[7] (input port clocked by clk)
  Endpoint: dff0_data_out_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x8_bit[7] (in)                                          0.03       0.08 f
  U1259/Y (INVX2TS)                                       0.11       0.18 r
  U1260/Y (INVX2TS)                                       0.08       0.26 f
  U508/Y (OAI21XLTS)                                      0.40       0.67 r
  U705/Y (NOR2X1TS)                                       0.31       0.98 f
  U1580/Y (INVX2TS)                                       0.13       1.11 r
  U471/Y (CLKBUFX2TS)                                     0.17       1.28 r
  U1319/Y (NAND2X1TS)                                     0.14       1.42 f
  U1728/Y (AOI222X1TS)                                    0.45       1.88 r
  U1894/Y (NOR2BX1TS)                                     0.36       2.24 r
  U1895/Y (OAI32X1TS)                                     0.16       2.40 f
  U513/Y (NOR4XLTS)                                       0.48       2.88 r
  U1904/Y (AOI32X1TS)                                     0.41       3.29 f
  U1908/S (CMPR32X2TS)                                    0.78       4.07 f
  DP_OP_57J1_122_7320_U159/CO (CMPR42X1TS)                0.39       4.46 f
  DP_OP_57J1_122_7320_U154/S (CMPR42X1TS)                 1.02       5.49 f
  U973/CO (ADDFX2TS)                                      0.64       6.12 f
  U936/CO (ADDFX2TS)                                      0.49       6.61 f
  U937/CO (ADDFX2TS)                                      0.49       7.09 f
  U938/S (ADDFX2TS)                                       0.71       7.80 f
  U1688/CO (CMPR32X2TS)                                   0.72       8.52 f
  U607/CO (ADDFHX1TS)                                     0.41       8.93 f
  U740/CO (ADDFHX2TS)                                     0.30       9.23 f
  U444/CO (CMPR32X2TS)                                    0.46       9.69 f
  U738/CO (ADDFHX2TS)                                     0.30       9.99 f
  U736/CO (ADDFHX2TS)                                     0.29      10.28 f
  U734/CO (ADDFHX2TS)                                     0.29      10.57 f
  U442/CO (CMPR32X2TS)                                    0.46      11.02 f
  U732/CO (ADDFHX2TS)                                     0.31      11.33 f
  U439/CO (CMPR32X2TS)                                    0.46      11.78 f
  U1687/CO (CMPR32X2TS)                                   0.47      12.26 f
  U1686/CO (CMPR32X2TS)                                   0.47      12.73 f
  U731/CO (ADDFHX2TS)                                     0.31      13.04 f
  U437/CO (CMPR32X2TS)                                    0.46      13.49 f
  U436/CO (CMPR32X2TS)                                    0.47      13.96 f
  U435/CO (CMPR32X2TS)                                    0.47      14.44 f
  U434/CO (CMPR32X2TS)                                    0.47      14.91 f
  U433/CO (CMPR32X2TS)                                    0.47      15.38 f
  U1685/S (CMPR32X2TS)                                    0.69      16.08 r
  dff0_data_out_reg_24_/D (DFFRX2TS)                      0.00      16.08 r
  data arrival time                                                 16.08

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  dff0_data_out_reg_24_/CK (DFFRX2TS)                     0.00      20.00 r
  library setup time                                     -0.59      19.41
  data required time                                                19.41
  --------------------------------------------------------------------------
  data required time                                                19.41
  data arrival time                                                -16.08
  --------------------------------------------------------------------------
  slack (MET)                                                        3.33


  Startpoint: x8_bit[7] (input port clocked by clk)
  Endpoint: add7_out[25]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x8_bit[7] (in)                                          0.03       0.08 f
  U1259/Y (INVX2TS)                                       0.11       0.18 r
  U1260/Y (INVX2TS)                                       0.08       0.26 f
  U508/Y (OAI21XLTS)                                      0.40       0.67 r
  U705/Y (NOR2X1TS)                                       0.31       0.98 f
  U1580/Y (INVX2TS)                                       0.13       1.11 r
  U471/Y (CLKBUFX2TS)                                     0.17       1.28 r
  U1319/Y (NAND2X1TS)                                     0.14       1.42 f
  U1728/Y (AOI222X1TS)                                    0.45       1.88 r
  U1894/Y (NOR2BX1TS)                                     0.36       2.24 r
  U1895/Y (OAI32X1TS)                                     0.16       2.40 f
  U513/Y (NOR4XLTS)                                       0.48       2.88 r
  U1904/Y (AOI32X1TS)                                     0.41       3.29 f
  U1908/S (CMPR32X2TS)                                    0.78       4.07 f
  DP_OP_57J1_122_7320_U159/CO (CMPR42X1TS)                0.39       4.46 f
  DP_OP_57J1_122_7320_U154/S (CMPR42X1TS)                 1.02       5.49 f
  U973/CO (ADDFX2TS)                                      0.64       6.12 f
  U936/CO (ADDFX2TS)                                      0.49       6.61 f
  U937/CO (ADDFX2TS)                                      0.49       7.09 f
  U938/S (ADDFX2TS)                                       0.71       7.80 f
  U1688/CO (CMPR32X2TS)                                   0.72       8.52 f
  U607/CO (ADDFHX1TS)                                     0.41       8.93 f
  U740/CO (ADDFHX2TS)                                     0.30       9.23 f
  U444/CO (CMPR32X2TS)                                    0.46       9.69 f
  U738/CO (ADDFHX2TS)                                     0.30       9.99 f
  U736/CO (ADDFHX2TS)                                     0.29      10.28 f
  U734/CO (ADDFHX2TS)                                     0.29      10.57 f
  U442/CO (CMPR32X2TS)                                    0.46      11.02 f
  U732/CO (ADDFHX2TS)                                     0.31      11.33 f
  U439/CO (CMPR32X2TS)                                    0.46      11.78 f
  U1687/CO (CMPR32X2TS)                                   0.47      12.26 f
  U1686/CO (CMPR32X2TS)                                   0.47      12.73 f
  U731/CO (ADDFHX2TS)                                     0.31      13.04 f
  U437/CO (CMPR32X2TS)                                    0.46      13.49 f
  U436/CO (CMPR32X2TS)                                    0.47      13.96 f
  U435/CO (CMPR32X2TS)                                    0.47      14.44 f
  U434/CO (CMPR32X2TS)                                    0.47      14.91 f
  U433/CO (CMPR32X2TS)                                    0.47      15.38 f
  U1685/CO (CMPR32X2TS)                                   0.47      15.86 f
  U1684/S (CMPR32X2TS)                                    0.75      16.61 f
  add7_out[25] (out)                                      0.00      16.61 f
  data arrival time                                                 16.61

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  output external delay                                  -0.05      19.95
  data required time                                                19.95
  --------------------------------------------------------------------------
  data required time                                                19.95
  data arrival time                                                -16.61
  --------------------------------------------------------------------------
  slack (MET)                                                        3.34


  Startpoint: x8_bit[7] (input port clocked by clk)
  Endpoint: add6_out[27]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x8_bit[7] (in)                                          0.03       0.08 f
  U1259/Y (INVX2TS)                                       0.11       0.18 r
  U1260/Y (INVX2TS)                                       0.08       0.26 f
  U508/Y (OAI21XLTS)                                      0.40       0.67 r
  U705/Y (NOR2X1TS)                                       0.31       0.98 f
  U1580/Y (INVX2TS)                                       0.13       1.11 r
  U471/Y (CLKBUFX2TS)                                     0.17       1.28 r
  U1319/Y (NAND2X1TS)                                     0.14       1.42 f
  U1728/Y (AOI222X1TS)                                    0.45       1.88 r
  U1894/Y (NOR2BX1TS)                                     0.36       2.24 r
  U1895/Y (OAI32X1TS)                                     0.16       2.40 f
  U513/Y (NOR4XLTS)                                       0.48       2.88 r
  U1904/Y (AOI32X1TS)                                     0.41       3.29 f
  U1908/S (CMPR32X2TS)                                    0.78       4.07 f
  DP_OP_57J1_122_7320_U159/CO (CMPR42X1TS)                0.39       4.46 f
  DP_OP_57J1_122_7320_U154/S (CMPR42X1TS)                 1.02       5.49 f
  U973/CO (ADDFX2TS)                                      0.64       6.12 f
  U936/CO (ADDFX2TS)                                      0.49       6.61 f
  U937/CO (ADDFX2TS)                                      0.49       7.09 f
  U938/CO (ADDFX2TS)                                      0.48       7.58 f
  U742/CO (ADDFHX2TS)                                     0.31       7.88 f
  U741/CO (ADDFHX2TS)                                     0.29       8.17 f
  U446/CO (CMPR32X2TS)                                    0.46       8.62 f
  U739/CO (ADDFHX2TS)                                     0.30       8.93 f
  U737/CO (ADDFHX2TS)                                     0.29       9.22 f
  U735/CO (ADDFHX2TS)                                     0.29       9.50 f
  U443/CO (CMPR32X2TS)                                    0.46       9.96 f
  U733/CO (ADDFHX2TS)                                     0.31      10.26 f
  U1680/CO (CMPR32X2TS)                                   0.46      10.72 f
  U1679/CO (CMPR32X2TS)                                   0.47      11.19 f
  U441/CO (CMPR32X2TS)                                    0.47      11.67 f
  U440/CO (ADDFX2TS)                                      0.48      12.15 f
  U534/CO (ADDFHX2TS)                                     0.31      12.46 f
  U1678/CO (CMPR32X2TS)                                   0.46      12.91 f
  U438/CO (CMPR32X2TS)                                    0.47      13.38 f
  U1677/CO (CMPR32X2TS)                                   0.47      13.86 f
  U606/CO (ADDFHX2TS)                                     0.31      14.16 f
  U1676/CO (CMPR32X2TS)                                   0.46      14.62 f
  U1675/CO (CMPR32X2TS)                                   0.47      15.09 f
  U432/CO (CMPR32X2TS)                                    0.47      15.56 f
  U1674/S (CMPR32X2TS)                                    0.76      16.33 f
  add6_out[27] (out)                                      0.00      16.33 f
  data arrival time                                                 16.33

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  output external delay                                  -0.05      19.95
  data required time                                                19.95
  --------------------------------------------------------------------------
  data required time                                                19.95
  data arrival time                                                -16.33
  --------------------------------------------------------------------------
  slack (MET)                                                        3.62


  Startpoint: x8_bit[7] (input port clocked by clk)
  Endpoint: dff0_data_out_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x8_bit[7] (in)                                          0.03       0.08 f
  U1259/Y (INVX2TS)                                       0.11       0.18 r
  U1260/Y (INVX2TS)                                       0.08       0.26 f
  U508/Y (OAI21XLTS)                                      0.40       0.67 r
  U705/Y (NOR2X1TS)                                       0.31       0.98 f
  U1580/Y (INVX2TS)                                       0.13       1.11 r
  U471/Y (CLKBUFX2TS)                                     0.17       1.28 r
  U1319/Y (NAND2X1TS)                                     0.14       1.42 f
  U1728/Y (AOI222X1TS)                                    0.45       1.88 r
  U1894/Y (NOR2BX1TS)                                     0.36       2.24 r
  U1895/Y (OAI32X1TS)                                     0.16       2.40 f
  U513/Y (NOR4XLTS)                                       0.48       2.88 r
  U1904/Y (AOI32X1TS)                                     0.41       3.29 f
  U1908/S (CMPR32X2TS)                                    0.78       4.07 f
  DP_OP_57J1_122_7320_U159/CO (CMPR42X1TS)                0.39       4.46 f
  DP_OP_57J1_122_7320_U154/S (CMPR42X1TS)                 1.02       5.49 f
  U973/CO (ADDFX2TS)                                      0.64       6.12 f
  U936/CO (ADDFX2TS)                                      0.49       6.61 f
  U937/CO (ADDFX2TS)                                      0.49       7.09 f
  U938/S (ADDFX2TS)                                       0.71       7.80 f
  U1688/CO (CMPR32X2TS)                                   0.72       8.52 f
  U607/CO (ADDFHX1TS)                                     0.41       8.93 f
  U740/CO (ADDFHX2TS)                                     0.30       9.23 f
  U444/CO (CMPR32X2TS)                                    0.46       9.69 f
  U738/CO (ADDFHX2TS)                                     0.30       9.99 f
  U736/CO (ADDFHX2TS)                                     0.29      10.28 f
  U734/CO (ADDFHX2TS)                                     0.29      10.57 f
  U442/CO (CMPR32X2TS)                                    0.46      11.02 f
  U732/CO (ADDFHX2TS)                                     0.31      11.33 f
  U439/CO (CMPR32X2TS)                                    0.46      11.78 f
  U1687/CO (CMPR32X2TS)                                   0.47      12.26 f
  U1686/CO (CMPR32X2TS)                                   0.47      12.73 f
  U731/CO (ADDFHX2TS)                                     0.31      13.04 f
  U437/CO (CMPR32X2TS)                                    0.46      13.49 f
  U436/CO (CMPR32X2TS)                                    0.47      13.96 f
  U435/CO (CMPR32X2TS)                                    0.47      14.44 f
  U434/CO (CMPR32X2TS)                                    0.47      14.91 f
  U433/S (CMPR32X2TS)                                     0.69      15.61 r
  dff0_data_out_reg_23_/D (DFFRX2TS)                      0.00      15.61 r
  data arrival time                                                 15.61

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  dff0_data_out_reg_23_/CK (DFFRX2TS)                     0.00      20.00 r
  library setup time                                     -0.59      19.41
  data required time                                                19.41
  --------------------------------------------------------------------------
  data required time                                                19.41
  data arrival time                                                -15.61
  --------------------------------------------------------------------------
  slack (MET)                                                        3.81


  Startpoint: x8_bit[7] (input port clocked by clk)
  Endpoint: add7_out[24]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x8_bit[7] (in)                                          0.03       0.08 f
  U1259/Y (INVX2TS)                                       0.11       0.18 r
  U1260/Y (INVX2TS)                                       0.08       0.26 f
  U508/Y (OAI21XLTS)                                      0.40       0.67 r
  U705/Y (NOR2X1TS)                                       0.31       0.98 f
  U1580/Y (INVX2TS)                                       0.13       1.11 r
  U471/Y (CLKBUFX2TS)                                     0.17       1.28 r
  U1319/Y (NAND2X1TS)                                     0.14       1.42 f
  U1728/Y (AOI222X1TS)                                    0.45       1.88 r
  U1894/Y (NOR2BX1TS)                                     0.36       2.24 r
  U1895/Y (OAI32X1TS)                                     0.16       2.40 f
  U513/Y (NOR4XLTS)                                       0.48       2.88 r
  U1904/Y (AOI32X1TS)                                     0.41       3.29 f
  U1908/S (CMPR32X2TS)                                    0.78       4.07 f
  DP_OP_57J1_122_7320_U159/CO (CMPR42X1TS)                0.39       4.46 f
  DP_OP_57J1_122_7320_U154/S (CMPR42X1TS)                 1.02       5.49 f
  U973/CO (ADDFX2TS)                                      0.64       6.12 f
  U936/CO (ADDFX2TS)                                      0.49       6.61 f
  U937/CO (ADDFX2TS)                                      0.49       7.09 f
  U938/S (ADDFX2TS)                                       0.71       7.80 f
  U1688/CO (CMPR32X2TS)                                   0.72       8.52 f
  U607/CO (ADDFHX1TS)                                     0.41       8.93 f
  U740/CO (ADDFHX2TS)                                     0.30       9.23 f
  U444/CO (CMPR32X2TS)                                    0.46       9.69 f
  U738/CO (ADDFHX2TS)                                     0.30       9.99 f
  U736/CO (ADDFHX2TS)                                     0.29      10.28 f
  U734/CO (ADDFHX2TS)                                     0.29      10.57 f
  U442/CO (CMPR32X2TS)                                    0.46      11.02 f
  U732/CO (ADDFHX2TS)                                     0.31      11.33 f
  U439/CO (CMPR32X2TS)                                    0.46      11.78 f
  U1687/CO (CMPR32X2TS)                                   0.47      12.26 f
  U1686/CO (CMPR32X2TS)                                   0.47      12.73 f
  U731/CO (ADDFHX2TS)                                     0.31      13.04 f
  U437/CO (CMPR32X2TS)                                    0.46      13.49 f
  U436/CO (CMPR32X2TS)                                    0.47      13.96 f
  U435/CO (CMPR32X2TS)                                    0.47      14.44 f
  U434/CO (CMPR32X2TS)                                    0.47      14.91 f
  U433/CO (CMPR32X2TS)                                    0.47      15.38 f
  U1685/S (CMPR32X2TS)                                    0.75      16.14 f
  add7_out[24] (out)                                      0.00      16.14 f
  data arrival time                                                 16.14

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  output external delay                                  -0.05      19.95
  data required time                                                19.95
  --------------------------------------------------------------------------
  data required time                                                19.95
  data arrival time                                                -16.14
  --------------------------------------------------------------------------
  slack (MET)                                                        3.81


  Startpoint: x8_bit[7] (input port clocked by clk)
  Endpoint: add6_out[26]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x8_bit[7] (in)                                          0.03       0.08 f
  U1259/Y (INVX2TS)                                       0.11       0.18 r
  U1260/Y (INVX2TS)                                       0.08       0.26 f
  U508/Y (OAI21XLTS)                                      0.40       0.67 r
  U705/Y (NOR2X1TS)                                       0.31       0.98 f
  U1580/Y (INVX2TS)                                       0.13       1.11 r
  U471/Y (CLKBUFX2TS)                                     0.17       1.28 r
  U1319/Y (NAND2X1TS)                                     0.14       1.42 f
  U1728/Y (AOI222X1TS)                                    0.45       1.88 r
  U1894/Y (NOR2BX1TS)                                     0.36       2.24 r
  U1895/Y (OAI32X1TS)                                     0.16       2.40 f
  U513/Y (NOR4XLTS)                                       0.48       2.88 r
  U1904/Y (AOI32X1TS)                                     0.41       3.29 f
  U1908/S (CMPR32X2TS)                                    0.78       4.07 f
  DP_OP_57J1_122_7320_U159/CO (CMPR42X1TS)                0.39       4.46 f
  DP_OP_57J1_122_7320_U154/S (CMPR42X1TS)                 1.02       5.49 f
  U973/CO (ADDFX2TS)                                      0.64       6.12 f
  U936/CO (ADDFX2TS)                                      0.49       6.61 f
  U937/CO (ADDFX2TS)                                      0.49       7.09 f
  U938/CO (ADDFX2TS)                                      0.48       7.58 f
  U742/CO (ADDFHX2TS)                                     0.31       7.88 f
  U741/CO (ADDFHX2TS)                                     0.29       8.17 f
  U446/CO (CMPR32X2TS)                                    0.46       8.62 f
  U739/CO (ADDFHX2TS)                                     0.30       8.93 f
  U737/CO (ADDFHX2TS)                                     0.29       9.22 f
  U735/CO (ADDFHX2TS)                                     0.29       9.50 f
  U443/CO (CMPR32X2TS)                                    0.46       9.96 f
  U733/CO (ADDFHX2TS)                                     0.31      10.26 f
  U1680/CO (CMPR32X2TS)                                   0.46      10.72 f
  U1679/CO (CMPR32X2TS)                                   0.47      11.19 f
  U441/CO (CMPR32X2TS)                                    0.47      11.67 f
  U440/CO (ADDFX2TS)                                      0.48      12.15 f
  U534/CO (ADDFHX2TS)                                     0.31      12.46 f
  U1678/CO (CMPR32X2TS)                                   0.46      12.91 f
  U438/CO (CMPR32X2TS)                                    0.47      13.38 f
  U1677/CO (CMPR32X2TS)                                   0.47      13.86 f
  U606/CO (ADDFHX2TS)                                     0.31      14.16 f
  U1676/CO (CMPR32X2TS)                                   0.46      14.62 f
  U1675/CO (CMPR32X2TS)                                   0.47      15.09 f
  U432/S (CMPR32X2TS)                                     0.76      15.85 f
  add6_out[26] (out)                                      0.00      15.85 f
  data arrival time                                                 15.85

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  output external delay                                  -0.05      19.95
  data required time                                                19.95
  --------------------------------------------------------------------------
  data required time                                                19.95
  data arrival time                                                -15.85
  --------------------------------------------------------------------------
  slack (MET)                                                        4.10


  Startpoint: x8_bit[7] (input port clocked by clk)
  Endpoint: dff0_data_out_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x8_bit[7] (in)                                          0.03       0.08 f
  U1259/Y (INVX2TS)                                       0.11       0.18 r
  U1260/Y (INVX2TS)                                       0.08       0.26 f
  U508/Y (OAI21XLTS)                                      0.40       0.67 r
  U705/Y (NOR2X1TS)                                       0.31       0.98 f
  U1580/Y (INVX2TS)                                       0.13       1.11 r
  U471/Y (CLKBUFX2TS)                                     0.17       1.28 r
  U1319/Y (NAND2X1TS)                                     0.14       1.42 f
  U1728/Y (AOI222X1TS)                                    0.45       1.88 r
  U1894/Y (NOR2BX1TS)                                     0.36       2.24 r
  U1895/Y (OAI32X1TS)                                     0.16       2.40 f
  U513/Y (NOR4XLTS)                                       0.48       2.88 r
  U1904/Y (AOI32X1TS)                                     0.41       3.29 f
  U1908/S (CMPR32X2TS)                                    0.78       4.07 f
  DP_OP_57J1_122_7320_U159/CO (CMPR42X1TS)                0.39       4.46 f
  DP_OP_57J1_122_7320_U154/S (CMPR42X1TS)                 1.02       5.49 f
  U973/CO (ADDFX2TS)                                      0.64       6.12 f
  U936/CO (ADDFX2TS)                                      0.49       6.61 f
  U937/CO (ADDFX2TS)                                      0.49       7.09 f
  U938/CO (ADDFX2TS)                                      0.48       7.58 f
  U742/CO (ADDFHX2TS)                                     0.31       7.88 f
  U741/CO (ADDFHX2TS)                                     0.29       8.17 f
  U446/CO (CMPR32X2TS)                                    0.46       8.62 f
  U739/CO (ADDFHX2TS)                                     0.30       8.93 f
  U737/CO (ADDFHX2TS)                                     0.29       9.22 f
  U735/CO (ADDFHX2TS)                                     0.29       9.50 f
  U443/CO (CMPR32X2TS)                                    0.46       9.96 f
  U733/CO (ADDFHX2TS)                                     0.31      10.26 f
  U1680/CO (CMPR32X2TS)                                   0.46      10.72 f
  U1679/CO (CMPR32X2TS)                                   0.47      11.19 f
  U441/CO (CMPR32X2TS)                                    0.47      11.67 f
  U440/CO (ADDFX2TS)                                      0.48      12.15 f
  U534/CO (ADDFHX2TS)                                     0.31      12.46 f
  U1678/CO (CMPR32X2TS)                                   0.46      12.91 f
  U438/CO (CMPR32X2TS)                                    0.47      13.38 f
  U1677/S (CMPR32X2TS)                                    0.76      14.15 f
  U434/S (CMPR32X2TS)                                     1.05      15.20 f
  dff0_data_out_reg_22_/D (DFFRX2TS)                      0.00      15.20 f
  data arrival time                                                 15.20

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  dff0_data_out_reg_22_/CK (DFFRX2TS)                     0.00      20.00 r
  library setup time                                     -0.52      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                -15.20
  --------------------------------------------------------------------------
  slack (MET)                                                        4.28


  Startpoint: x8_bit[7] (input port clocked by clk)
  Endpoint: add7_out[23]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x8_bit[7] (in)                                          0.03       0.08 f
  U1259/Y (INVX2TS)                                       0.11       0.18 r
  U1260/Y (INVX2TS)                                       0.08       0.26 f
  U508/Y (OAI21XLTS)                                      0.40       0.67 r
  U705/Y (NOR2X1TS)                                       0.31       0.98 f
  U1580/Y (INVX2TS)                                       0.13       1.11 r
  U471/Y (CLKBUFX2TS)                                     0.17       1.28 r
  U1319/Y (NAND2X1TS)                                     0.14       1.42 f
  U1728/Y (AOI222X1TS)                                    0.45       1.88 r
  U1894/Y (NOR2BX1TS)                                     0.36       2.24 r
  U1895/Y (OAI32X1TS)                                     0.16       2.40 f
  U513/Y (NOR4XLTS)                                       0.48       2.88 r
  U1904/Y (AOI32X1TS)                                     0.41       3.29 f
  U1908/S (CMPR32X2TS)                                    0.78       4.07 f
  DP_OP_57J1_122_7320_U159/CO (CMPR42X1TS)                0.39       4.46 f
  DP_OP_57J1_122_7320_U154/S (CMPR42X1TS)                 1.02       5.49 f
  U973/CO (ADDFX2TS)                                      0.64       6.12 f
  U936/CO (ADDFX2TS)                                      0.49       6.61 f
  U937/CO (ADDFX2TS)                                      0.49       7.09 f
  U938/S (ADDFX2TS)                                       0.71       7.80 f
  U1688/CO (CMPR32X2TS)                                   0.72       8.52 f
  U607/CO (ADDFHX1TS)                                     0.41       8.93 f
  U740/CO (ADDFHX2TS)                                     0.30       9.23 f
  U444/CO (CMPR32X2TS)                                    0.46       9.69 f
  U738/CO (ADDFHX2TS)                                     0.30       9.99 f
  U736/CO (ADDFHX2TS)                                     0.29      10.28 f
  U734/CO (ADDFHX2TS)                                     0.29      10.57 f
  U442/CO (CMPR32X2TS)                                    0.46      11.02 f
  U732/CO (ADDFHX2TS)                                     0.31      11.33 f
  U439/CO (CMPR32X2TS)                                    0.46      11.78 f
  U1687/CO (CMPR32X2TS)                                   0.47      12.26 f
  U1686/CO (CMPR32X2TS)                                   0.47      12.73 f
  U731/CO (ADDFHX2TS)                                     0.31      13.04 f
  U437/CO (CMPR32X2TS)                                    0.46      13.49 f
  U436/CO (CMPR32X2TS)                                    0.47      13.96 f
  U435/CO (CMPR32X2TS)                                    0.47      14.44 f
  U434/CO (CMPR32X2TS)                                    0.47      14.91 f
  U433/S (CMPR32X2TS)                                     0.75      15.66 f
  add7_out[23] (out)                                      0.00      15.66 f
  data arrival time                                                 15.66

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  output external delay                                  -0.05      19.95
  data required time                                                19.95
  --------------------------------------------------------------------------
  data required time                                                19.95
  data arrival time                                                -15.66
  --------------------------------------------------------------------------
  slack (MET)                                                        4.29


  Startpoint: x8_bit[7] (input port clocked by clk)
  Endpoint: add6_out[25]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x8_bit[7] (in)                                          0.03       0.08 f
  U1259/Y (INVX2TS)                                       0.11       0.18 r
  U1260/Y (INVX2TS)                                       0.08       0.26 f
  U508/Y (OAI21XLTS)                                      0.40       0.67 r
  U705/Y (NOR2X1TS)                                       0.31       0.98 f
  U1580/Y (INVX2TS)                                       0.13       1.11 r
  U471/Y (CLKBUFX2TS)                                     0.17       1.28 r
  U1319/Y (NAND2X1TS)                                     0.14       1.42 f
  U1728/Y (AOI222X1TS)                                    0.45       1.88 r
  U1894/Y (NOR2BX1TS)                                     0.36       2.24 r
  U1895/Y (OAI32X1TS)                                     0.16       2.40 f
  U513/Y (NOR4XLTS)                                       0.48       2.88 r
  U1904/Y (AOI32X1TS)                                     0.41       3.29 f
  U1908/S (CMPR32X2TS)                                    0.78       4.07 f
  DP_OP_57J1_122_7320_U159/CO (CMPR42X1TS)                0.39       4.46 f
  DP_OP_57J1_122_7320_U154/S (CMPR42X1TS)                 1.02       5.49 f
  U973/CO (ADDFX2TS)                                      0.64       6.12 f
  U936/CO (ADDFX2TS)                                      0.49       6.61 f
  U937/CO (ADDFX2TS)                                      0.49       7.09 f
  U938/CO (ADDFX2TS)                                      0.48       7.58 f
  U742/CO (ADDFHX2TS)                                     0.31       7.88 f
  U741/CO (ADDFHX2TS)                                     0.29       8.17 f
  U446/CO (CMPR32X2TS)                                    0.46       8.62 f
  U739/CO (ADDFHX2TS)                                     0.30       8.93 f
  U737/CO (ADDFHX2TS)                                     0.29       9.22 f
  U735/CO (ADDFHX2TS)                                     0.29       9.50 f
  U443/CO (CMPR32X2TS)                                    0.46       9.96 f
  U733/CO (ADDFHX2TS)                                     0.31      10.26 f
  U1680/CO (CMPR32X2TS)                                   0.46      10.72 f
  U1679/CO (CMPR32X2TS)                                   0.47      11.19 f
  U441/CO (CMPR32X2TS)                                    0.47      11.67 f
  U440/CO (ADDFX2TS)                                      0.48      12.15 f
  U534/CO (ADDFHX2TS)                                     0.31      12.46 f
  U1678/CO (CMPR32X2TS)                                   0.46      12.91 f
  U438/CO (CMPR32X2TS)                                    0.47      13.38 f
  U1677/CO (CMPR32X2TS)                                   0.47      13.86 f
  U606/CO (ADDFHX2TS)                                     0.31      14.16 f
  U1676/CO (CMPR32X2TS)                                   0.46      14.62 f
  U1675/S (CMPR32X2TS)                                    0.76      15.38 f
  add6_out[25] (out)                                      0.00      15.38 f
  data arrival time                                                 15.38

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  output external delay                                  -0.05      19.95
  data required time                                                19.95
  --------------------------------------------------------------------------
  data required time                                                19.95
  data arrival time                                                -15.38
  --------------------------------------------------------------------------
  slack (MET)                                                        4.57


  Startpoint: x8_bit[7] (input port clocked by clk)
  Endpoint: dff0_data_out_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x8_bit[7] (in)                                          0.03       0.08 f
  U1259/Y (INVX2TS)                                       0.11       0.18 r
  U1260/Y (INVX2TS)                                       0.08       0.26 f
  U508/Y (OAI21XLTS)                                      0.40       0.67 r
  U705/Y (NOR2X1TS)                                       0.31       0.98 f
  U1580/Y (INVX2TS)                                       0.13       1.11 r
  U471/Y (CLKBUFX2TS)                                     0.17       1.28 r
  U1319/Y (NAND2X1TS)                                     0.14       1.42 f
  U1728/Y (AOI222X1TS)                                    0.45       1.88 r
  U1894/Y (NOR2BX1TS)                                     0.36       2.24 r
  U1895/Y (OAI32X1TS)                                     0.16       2.40 f
  U513/Y (NOR4XLTS)                                       0.48       2.88 r
  U1904/Y (AOI32X1TS)                                     0.41       3.29 f
  U1908/S (CMPR32X2TS)                                    0.78       4.07 f
  DP_OP_57J1_122_7320_U159/CO (CMPR42X1TS)                0.39       4.46 f
  DP_OP_57J1_122_7320_U154/S (CMPR42X1TS)                 1.02       5.49 f
  U973/CO (ADDFX2TS)                                      0.64       6.12 f
  U936/CO (ADDFX2TS)                                      0.49       6.61 f
  U937/CO (ADDFX2TS)                                      0.49       7.09 f
  U938/CO (ADDFX2TS)                                      0.48       7.58 f
  U742/CO (ADDFHX2TS)                                     0.31       7.88 f
  U741/CO (ADDFHX2TS)                                     0.29       8.17 f
  U446/CO (CMPR32X2TS)                                    0.46       8.62 f
  U739/CO (ADDFHX2TS)                                     0.30       8.93 f
  U737/CO (ADDFHX2TS)                                     0.29       9.22 f
  U735/CO (ADDFHX2TS)                                     0.29       9.50 f
  U443/CO (CMPR32X2TS)                                    0.46       9.96 f
  U733/CO (ADDFHX2TS)                                     0.31      10.26 f
  U1680/CO (CMPR32X2TS)                                   0.46      10.72 f
  U1679/CO (CMPR32X2TS)                                   0.47      11.19 f
  U441/CO (CMPR32X2TS)                                    0.47      11.67 f
  U440/CO (ADDFX2TS)                                      0.48      12.15 f
  U534/CO (ADDFHX2TS)                                     0.31      12.46 f
  U1678/CO (CMPR32X2TS)                                   0.46      12.91 f
  U438/S (CMPR32X2TS)                                     0.76      13.67 f
  U435/S (CMPR32X2TS)                                     1.05      14.73 f
  dff0_data_out_reg_21_/D (DFFRX2TS)                      0.00      14.73 f
  data arrival time                                                 14.73

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  dff0_data_out_reg_21_/CK (DFFRX2TS)                     0.00      20.00 r
  library setup time                                     -0.52      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                -14.73
  --------------------------------------------------------------------------
  slack (MET)                                                        4.75


  Startpoint: x8_bit[7] (input port clocked by clk)
  Endpoint: add7_out[22]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x8_bit[7] (in)                                          0.03       0.08 f
  U1259/Y (INVX2TS)                                       0.11       0.18 r
  U1260/Y (INVX2TS)                                       0.08       0.26 f
  U508/Y (OAI21XLTS)                                      0.40       0.67 r
  U705/Y (NOR2X1TS)                                       0.31       0.98 f
  U1580/Y (INVX2TS)                                       0.13       1.11 r
  U471/Y (CLKBUFX2TS)                                     0.17       1.28 r
  U1319/Y (NAND2X1TS)                                     0.14       1.42 f
  U1728/Y (AOI222X1TS)                                    0.45       1.88 r
  U1894/Y (NOR2BX1TS)                                     0.36       2.24 r
  U1895/Y (OAI32X1TS)                                     0.16       2.40 f
  U513/Y (NOR4XLTS)                                       0.48       2.88 r
  U1904/Y (AOI32X1TS)                                     0.41       3.29 f
  U1908/S (CMPR32X2TS)                                    0.78       4.07 f
  DP_OP_57J1_122_7320_U159/CO (CMPR42X1TS)                0.39       4.46 f
  DP_OP_57J1_122_7320_U154/S (CMPR42X1TS)                 1.02       5.49 f
  U973/CO (ADDFX2TS)                                      0.64       6.12 f
  U936/CO (ADDFX2TS)                                      0.49       6.61 f
  U937/CO (ADDFX2TS)                                      0.49       7.09 f
  U938/CO (ADDFX2TS)                                      0.48       7.58 f
  U742/CO (ADDFHX2TS)                                     0.31       7.88 f
  U741/CO (ADDFHX2TS)                                     0.29       8.17 f
  U446/CO (CMPR32X2TS)                                    0.46       8.62 f
  U739/CO (ADDFHX2TS)                                     0.30       8.93 f
  U737/CO (ADDFHX2TS)                                     0.29       9.22 f
  U735/CO (ADDFHX2TS)                                     0.29       9.50 f
  U443/CO (CMPR32X2TS)                                    0.46       9.96 f
  U733/CO (ADDFHX2TS)                                     0.31      10.26 f
  U1680/CO (CMPR32X2TS)                                   0.46      10.72 f
  U1679/CO (CMPR32X2TS)                                   0.47      11.19 f
  U441/CO (CMPR32X2TS)                                    0.47      11.67 f
  U440/CO (ADDFX2TS)                                      0.48      12.15 f
  U534/CO (ADDFHX2TS)                                     0.31      12.46 f
  U1678/CO (CMPR32X2TS)                                   0.46      12.91 f
  U438/CO (CMPR32X2TS)                                    0.47      13.38 f
  U1677/S (CMPR32X2TS)                                    0.76      14.15 f
  U434/S (CMPR32X2TS)                                     1.05      15.20 f
  add7_out[22] (out)                                      0.00      15.20 f
  data arrival time                                                 15.20

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  output external delay                                  -0.05      19.95
  data required time                                                19.95
  --------------------------------------------------------------------------
  data required time                                                19.95
  data arrival time                                                -15.20
  --------------------------------------------------------------------------
  slack (MET)                                                        4.75


  Startpoint: x8_bit[7] (input port clocked by clk)
  Endpoint: add6_out[24]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x8_bit[7] (in)                                          0.03       0.08 f
  U1259/Y (INVX2TS)                                       0.11       0.18 r
  U1260/Y (INVX2TS)                                       0.08       0.26 f
  U508/Y (OAI21XLTS)                                      0.40       0.67 r
  U705/Y (NOR2X1TS)                                       0.31       0.98 f
  U1580/Y (INVX2TS)                                       0.13       1.11 r
  U471/Y (CLKBUFX2TS)                                     0.17       1.28 r
  U1319/Y (NAND2X1TS)                                     0.14       1.42 f
  U1728/Y (AOI222X1TS)                                    0.45       1.88 r
  U1894/Y (NOR2BX1TS)                                     0.36       2.24 r
  U1895/Y (OAI32X1TS)                                     0.16       2.40 f
  U513/Y (NOR4XLTS)                                       0.48       2.88 r
  U1904/Y (AOI32X1TS)                                     0.41       3.29 f
  U1908/S (CMPR32X2TS)                                    0.78       4.07 f
  DP_OP_57J1_122_7320_U159/CO (CMPR42X1TS)                0.39       4.46 f
  DP_OP_57J1_122_7320_U154/S (CMPR42X1TS)                 1.02       5.49 f
  U973/CO (ADDFX2TS)                                      0.64       6.12 f
  U936/CO (ADDFX2TS)                                      0.49       6.61 f
  U937/CO (ADDFX2TS)                                      0.49       7.09 f
  U938/CO (ADDFX2TS)                                      0.48       7.58 f
  U742/CO (ADDFHX2TS)                                     0.31       7.88 f
  U741/CO (ADDFHX2TS)                                     0.29       8.17 f
  U446/CO (CMPR32X2TS)                                    0.46       8.62 f
  U739/CO (ADDFHX2TS)                                     0.30       8.93 f
  U737/CO (ADDFHX2TS)                                     0.29       9.22 f
  U735/CO (ADDFHX2TS)                                     0.29       9.50 f
  U443/CO (CMPR32X2TS)                                    0.46       9.96 f
  U733/CO (ADDFHX2TS)                                     0.31      10.26 f
  U1680/CO (CMPR32X2TS)                                   0.46      10.72 f
  U1679/CO (CMPR32X2TS)                                   0.47      11.19 f
  U441/CO (CMPR32X2TS)                                    0.47      11.67 f
  U440/CO (ADDFX2TS)                                      0.48      12.15 f
  U534/CO (ADDFHX2TS)                                     0.31      12.46 f
  U1678/CO (CMPR32X2TS)                                   0.46      12.91 f
  U438/CO (CMPR32X2TS)                                    0.47      13.38 f
  U1677/CO (CMPR32X2TS)                                   0.47      13.86 f
  U606/CO (ADDFHX2TS)                                     0.31      14.16 f
  U1676/S (CMPR32X2TS)                                    0.74      14.91 f
  add6_out[24] (out)                                      0.00      14.91 f
  data arrival time                                                 14.91

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  output external delay                                  -0.05      19.95
  data required time                                                19.95
  --------------------------------------------------------------------------
  data required time                                                19.95
  data arrival time                                                -14.91
  --------------------------------------------------------------------------
  slack (MET)                                                        5.04


  Startpoint: x8_bit[7] (input port clocked by clk)
  Endpoint: add7_out[21]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x8_bit[7] (in)                                          0.03       0.08 f
  U1259/Y (INVX2TS)                                       0.11       0.18 r
  U1260/Y (INVX2TS)                                       0.08       0.26 f
  U508/Y (OAI21XLTS)                                      0.40       0.67 r
  U705/Y (NOR2X1TS)                                       0.31       0.98 f
  U1580/Y (INVX2TS)                                       0.13       1.11 r
  U471/Y (CLKBUFX2TS)                                     0.17       1.28 r
  U1319/Y (NAND2X1TS)                                     0.14       1.42 f
  U1728/Y (AOI222X1TS)                                    0.45       1.88 r
  U1894/Y (NOR2BX1TS)                                     0.36       2.24 r
  U1895/Y (OAI32X1TS)                                     0.16       2.40 f
  U513/Y (NOR4XLTS)                                       0.48       2.88 r
  U1904/Y (AOI32X1TS)                                     0.41       3.29 f
  U1908/S (CMPR32X2TS)                                    0.78       4.07 f
  DP_OP_57J1_122_7320_U159/CO (CMPR42X1TS)                0.39       4.46 f
  DP_OP_57J1_122_7320_U154/S (CMPR42X1TS)                 1.02       5.49 f
  U973/CO (ADDFX2TS)                                      0.64       6.12 f
  U936/CO (ADDFX2TS)                                      0.49       6.61 f
  U937/CO (ADDFX2TS)                                      0.49       7.09 f
  U938/CO (ADDFX2TS)                                      0.48       7.58 f
  U742/CO (ADDFHX2TS)                                     0.31       7.88 f
  U741/CO (ADDFHX2TS)                                     0.29       8.17 f
  U446/CO (CMPR32X2TS)                                    0.46       8.62 f
  U739/CO (ADDFHX2TS)                                     0.30       8.93 f
  U737/CO (ADDFHX2TS)                                     0.29       9.22 f
  U735/CO (ADDFHX2TS)                                     0.29       9.50 f
  U443/CO (CMPR32X2TS)                                    0.46       9.96 f
  U733/CO (ADDFHX2TS)                                     0.31      10.26 f
  U1680/CO (CMPR32X2TS)                                   0.46      10.72 f
  U1679/CO (CMPR32X2TS)                                   0.47      11.19 f
  U441/CO (CMPR32X2TS)                                    0.47      11.67 f
  U440/CO (ADDFX2TS)                                      0.48      12.15 f
  U534/CO (ADDFHX2TS)                                     0.31      12.46 f
  U1678/CO (CMPR32X2TS)                                   0.46      12.91 f
  U438/S (CMPR32X2TS)                                     0.76      13.67 f
  U435/S (CMPR32X2TS)                                     1.05      14.73 f
  add7_out[21] (out)                                      0.00      14.73 f
  data arrival time                                                 14.73

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  output external delay                                  -0.05      19.95
  data required time                                                19.95
  --------------------------------------------------------------------------
  data required time                                                19.95
  data arrival time                                                -14.73
  --------------------------------------------------------------------------
  slack (MET)                                                        5.22


  Startpoint: x8_bit[7] (input port clocked by clk)
  Endpoint: dff0_data_out_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x8_bit[7] (in)                                          0.03       0.08 f
  U1259/Y (INVX2TS)                                       0.11       0.18 r
  U1260/Y (INVX2TS)                                       0.08       0.26 f
  U508/Y (OAI21XLTS)                                      0.40       0.67 r
  U705/Y (NOR2X1TS)                                       0.31       0.98 f
  U1580/Y (INVX2TS)                                       0.13       1.11 r
  U471/Y (CLKBUFX2TS)                                     0.17       1.28 r
  U1319/Y (NAND2X1TS)                                     0.14       1.42 f
  U1728/Y (AOI222X1TS)                                    0.45       1.88 r
  U1894/Y (NOR2BX1TS)                                     0.36       2.24 r
  U1895/Y (OAI32X1TS)                                     0.16       2.40 f
  U513/Y (NOR4XLTS)                                       0.48       2.88 r
  U1904/Y (AOI32X1TS)                                     0.41       3.29 f
  U1908/S (CMPR32X2TS)                                    0.78       4.07 f
  DP_OP_57J1_122_7320_U159/CO (CMPR42X1TS)                0.39       4.46 f
  DP_OP_57J1_122_7320_U154/S (CMPR42X1TS)                 1.02       5.49 f
  U973/CO (ADDFX2TS)                                      0.64       6.12 f
  U936/CO (ADDFX2TS)                                      0.49       6.61 f
  U937/CO (ADDFX2TS)                                      0.49       7.09 f
  U938/S (ADDFX2TS)                                       0.71       7.80 f
  U1688/CO (CMPR32X2TS)                                   0.72       8.52 f
  U607/CO (ADDFHX1TS)                                     0.41       8.93 f
  U740/CO (ADDFHX2TS)                                     0.30       9.23 f
  U444/CO (CMPR32X2TS)                                    0.46       9.69 f
  U738/CO (ADDFHX2TS)                                     0.30       9.99 f
  U736/CO (ADDFHX2TS)                                     0.29      10.28 f
  U734/CO (ADDFHX2TS)                                     0.29      10.57 f
  U442/CO (CMPR32X2TS)                                    0.46      11.02 f
  U732/CO (ADDFHX2TS)                                     0.31      11.33 f
  U439/CO (CMPR32X2TS)                                    0.46      11.78 f
  U1687/CO (CMPR32X2TS)                                   0.47      12.26 f
  U1686/CO (CMPR32X2TS)                                   0.47      12.73 f
  U731/CO (ADDFHX2TS)                                     0.31      13.04 f
  U437/CO (CMPR32X2TS)                                    0.46      13.49 f
  U436/S (CMPR32X2TS)                                     0.69      14.19 r
  dff0_data_out_reg_20_/D (DFFRX2TS)                      0.00      14.19 r
  data arrival time                                                 14.19

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  dff0_data_out_reg_20_/CK (DFFRX2TS)                     0.00      20.00 r
  library setup time                                     -0.59      19.41
  data required time                                                19.41
  --------------------------------------------------------------------------
  data required time                                                19.41
  data arrival time                                                -14.19
  --------------------------------------------------------------------------
  slack (MET)                                                        5.23


  Startpoint: x8_bit[7] (input port clocked by clk)
  Endpoint: add6_out[23]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x8_bit[7] (in)                                          0.03       0.08 f
  U1259/Y (INVX2TS)                                       0.11       0.18 r
  U1260/Y (INVX2TS)                                       0.08       0.26 f
  U508/Y (OAI21XLTS)                                      0.40       0.67 r
  U705/Y (NOR2X1TS)                                       0.31       0.98 f
  U1580/Y (INVX2TS)                                       0.13       1.11 r
  U471/Y (CLKBUFX2TS)                                     0.17       1.28 r
  U1319/Y (NAND2X1TS)                                     0.14       1.42 f
  U1728/Y (AOI222X1TS)                                    0.45       1.88 r
  U1894/Y (NOR2BX1TS)                                     0.36       2.24 r
  U1895/Y (OAI32X1TS)                                     0.16       2.40 f
  U513/Y (NOR4XLTS)                                       0.48       2.88 r
  U1904/Y (AOI32X1TS)                                     0.41       3.29 f
  U1908/S (CMPR32X2TS)                                    0.78       4.07 f
  DP_OP_57J1_122_7320_U159/CO (CMPR42X1TS)                0.39       4.46 f
  DP_OP_57J1_122_7320_U154/S (CMPR42X1TS)                 1.02       5.49 f
  U973/CO (ADDFX2TS)                                      0.64       6.12 f
  U936/CO (ADDFX2TS)                                      0.49       6.61 f
  U937/CO (ADDFX2TS)                                      0.49       7.09 f
  U938/CO (ADDFX2TS)                                      0.48       7.58 f
  U742/CO (ADDFHX2TS)                                     0.31       7.88 f
  U741/CO (ADDFHX2TS)                                     0.29       8.17 f
  U446/CO (CMPR32X2TS)                                    0.46       8.62 f
  U739/CO (ADDFHX2TS)                                     0.30       8.93 f
  U737/CO (ADDFHX2TS)                                     0.29       9.22 f
  U735/CO (ADDFHX2TS)                                     0.29       9.50 f
  U443/CO (CMPR32X2TS)                                    0.46       9.96 f
  U733/CO (ADDFHX2TS)                                     0.31      10.26 f
  U1680/CO (CMPR32X2TS)                                   0.46      10.72 f
  U1679/CO (CMPR32X2TS)                                   0.47      11.19 f
  U441/CO (CMPR32X2TS)                                    0.47      11.67 f
  U440/CO (ADDFX2TS)                                      0.48      12.15 f
  U534/CO (ADDFHX2TS)                                     0.31      12.46 f
  U1678/CO (CMPR32X2TS)                                   0.46      12.91 f
  U438/CO (CMPR32X2TS)                                    0.47      13.38 f
  U1677/CO (CMPR32X2TS)                                   0.47      13.86 f
  U606/S (ADDFHX2TS)                                      0.60      14.46 r
  add6_out[23] (out)                                      0.00      14.46 r
  data arrival time                                                 14.46

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  output external delay                                  -0.05      19.95
  data required time                                                19.95
  --------------------------------------------------------------------------
  data required time                                                19.95
  data arrival time                                                -14.46
  --------------------------------------------------------------------------
  slack (MET)                                                        5.49


  Startpoint: x8_bit[7] (input port clocked by clk)
  Endpoint: dff0_data_out_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x8_bit[7] (in)                                          0.03       0.08 f
  U1259/Y (INVX2TS)                                       0.11       0.18 r
  U1260/Y (INVX2TS)                                       0.08       0.26 f
  U508/Y (OAI21XLTS)                                      0.40       0.67 r
  U705/Y (NOR2X1TS)                                       0.31       0.98 f
  U1580/Y (INVX2TS)                                       0.13       1.11 r
  U471/Y (CLKBUFX2TS)                                     0.17       1.28 r
  U1319/Y (NAND2X1TS)                                     0.14       1.42 f
  U1728/Y (AOI222X1TS)                                    0.45       1.88 r
  U1894/Y (NOR2BX1TS)                                     0.36       2.24 r
  U1895/Y (OAI32X1TS)                                     0.16       2.40 f
  U513/Y (NOR4XLTS)                                       0.48       2.88 r
  U1904/Y (AOI32X1TS)                                     0.41       3.29 f
  U1908/S (CMPR32X2TS)                                    0.78       4.07 f
  DP_OP_57J1_122_7320_U159/CO (CMPR42X1TS)                0.39       4.46 f
  DP_OP_57J1_122_7320_U154/S (CMPR42X1TS)                 1.02       5.49 f
  U973/CO (ADDFX2TS)                                      0.64       6.12 f
  U936/CO (ADDFX2TS)                                      0.49       6.61 f
  U937/CO (ADDFX2TS)                                      0.49       7.09 f
  U938/CO (ADDFX2TS)                                      0.48       7.58 f
  U742/CO (ADDFHX2TS)                                     0.31       7.88 f
  U741/CO (ADDFHX2TS)                                     0.29       8.17 f
  U446/CO (CMPR32X2TS)                                    0.46       8.62 f
  U739/CO (ADDFHX2TS)                                     0.30       8.93 f
  U737/CO (ADDFHX2TS)                                     0.29       9.22 f
  U735/CO (ADDFHX2TS)                                     0.29       9.50 f
  U443/CO (CMPR32X2TS)                                    0.46       9.96 f
  U733/CO (ADDFHX2TS)                                     0.31      10.26 f
  U1680/CO (CMPR32X2TS)                                   0.46      10.72 f
  U1679/CO (CMPR32X2TS)                                   0.47      11.19 f
  U441/CO (CMPR32X2TS)                                    0.47      11.67 f
  U440/CO (ADDFX2TS)                                      0.48      12.15 f
  U534/S (ADDFHX2TS)                                      0.60      12.75 r
  U437/S (CMPR32X2TS)                                     1.06      13.81 f
  dff0_data_out_reg_19_/D (DFFRX2TS)                      0.00      13.81 f
  data arrival time                                                 13.81

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  dff0_data_out_reg_19_/CK (DFFRX2TS)                     0.00      20.00 r
  library setup time                                     -0.52      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                -13.81
  --------------------------------------------------------------------------
  slack (MET)                                                        5.67


  Startpoint: x8_bit[7] (input port clocked by clk)
  Endpoint: add7_out[20]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x8_bit[7] (in)                                          0.03       0.08 f
  U1259/Y (INVX2TS)                                       0.11       0.18 r
  U1260/Y (INVX2TS)                                       0.08       0.26 f
  U508/Y (OAI21XLTS)                                      0.40       0.67 r
  U705/Y (NOR2X1TS)                                       0.31       0.98 f
  U1580/Y (INVX2TS)                                       0.13       1.11 r
  U471/Y (CLKBUFX2TS)                                     0.17       1.28 r
  U1319/Y (NAND2X1TS)                                     0.14       1.42 f
  U1728/Y (AOI222X1TS)                                    0.45       1.88 r
  U1894/Y (NOR2BX1TS)                                     0.36       2.24 r
  U1895/Y (OAI32X1TS)                                     0.16       2.40 f
  U513/Y (NOR4XLTS)                                       0.48       2.88 r
  U1904/Y (AOI32X1TS)                                     0.41       3.29 f
  U1908/S (CMPR32X2TS)                                    0.78       4.07 f
  DP_OP_57J1_122_7320_U159/CO (CMPR42X1TS)                0.39       4.46 f
  DP_OP_57J1_122_7320_U154/S (CMPR42X1TS)                 1.02       5.49 f
  U973/CO (ADDFX2TS)                                      0.64       6.12 f
  U936/CO (ADDFX2TS)                                      0.49       6.61 f
  U937/CO (ADDFX2TS)                                      0.49       7.09 f
  U938/CO (ADDFX2TS)                                      0.48       7.58 f
  U742/CO (ADDFHX2TS)                                     0.31       7.88 f
  U741/CO (ADDFHX2TS)                                     0.29       8.17 f
  U446/CO (CMPR32X2TS)                                    0.46       8.62 f
  U739/CO (ADDFHX2TS)                                     0.30       8.93 f
  U737/CO (ADDFHX2TS)                                     0.29       9.22 f
  U735/CO (ADDFHX2TS)                                     0.29       9.50 f
  U443/CO (CMPR32X2TS)                                    0.46       9.96 f
  U733/CO (ADDFHX2TS)                                     0.31      10.26 f
  U1680/CO (CMPR32X2TS)                                   0.46      10.72 f
  U1679/CO (CMPR32X2TS)                                   0.47      11.19 f
  U441/CO (CMPR32X2TS)                                    0.47      11.67 f
  U440/CO (ADDFX2TS)                                      0.48      12.15 f
  U534/CO (ADDFHX2TS)                                     0.31      12.46 f
  U1678/S (CMPR32X2TS)                                    0.74      13.20 f
  U436/S (CMPR32X2TS)                                     1.05      14.25 f
  add7_out[20] (out)                                      0.00      14.25 f
  data arrival time                                                 14.25

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  output external delay                                  -0.05      19.95
  data required time                                                19.95
  --------------------------------------------------------------------------
  data required time                                                19.95
  data arrival time                                                -14.25
  --------------------------------------------------------------------------
  slack (MET)                                                        5.70


  Startpoint: x8_bit[7] (input port clocked by clk)
  Endpoint: add6_out[22]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x8_bit[7] (in)                                          0.03       0.08 f
  U1259/Y (INVX2TS)                                       0.11       0.18 r
  U1260/Y (INVX2TS)                                       0.08       0.26 f
  U508/Y (OAI21XLTS)                                      0.40       0.67 r
  U705/Y (NOR2X1TS)                                       0.31       0.98 f
  U1580/Y (INVX2TS)                                       0.13       1.11 r
  U471/Y (CLKBUFX2TS)                                     0.17       1.28 r
  U1319/Y (NAND2X1TS)                                     0.14       1.42 f
  U1728/Y (AOI222X1TS)                                    0.45       1.88 r
  U1894/Y (NOR2BX1TS)                                     0.36       2.24 r
  U1895/Y (OAI32X1TS)                                     0.16       2.40 f
  U513/Y (NOR4XLTS)                                       0.48       2.88 r
  U1904/Y (AOI32X1TS)                                     0.41       3.29 f
  U1908/S (CMPR32X2TS)                                    0.78       4.07 f
  DP_OP_57J1_122_7320_U159/CO (CMPR42X1TS)                0.39       4.46 f
  DP_OP_57J1_122_7320_U154/S (CMPR42X1TS)                 1.02       5.49 f
  U973/CO (ADDFX2TS)                                      0.64       6.12 f
  U936/CO (ADDFX2TS)                                      0.49       6.61 f
  U937/CO (ADDFX2TS)                                      0.49       7.09 f
  U938/CO (ADDFX2TS)                                      0.48       7.58 f
  U742/CO (ADDFHX2TS)                                     0.31       7.88 f
  U741/CO (ADDFHX2TS)                                     0.29       8.17 f
  U446/CO (CMPR32X2TS)                                    0.46       8.62 f
  U739/CO (ADDFHX2TS)                                     0.30       8.93 f
  U737/CO (ADDFHX2TS)                                     0.29       9.22 f
  U735/CO (ADDFHX2TS)                                     0.29       9.50 f
  U443/CO (CMPR32X2TS)                                    0.46       9.96 f
  U733/CO (ADDFHX2TS)                                     0.31      10.26 f
  U1680/CO (CMPR32X2TS)                                   0.46      10.72 f
  U1679/CO (CMPR32X2TS)                                   0.47      11.19 f
  U441/CO (CMPR32X2TS)                                    0.47      11.67 f
  U440/CO (ADDFX2TS)                                      0.48      12.15 f
  U534/CO (ADDFHX2TS)                                     0.31      12.46 f
  U1678/CO (CMPR32X2TS)                                   0.46      12.91 f
  U438/CO (CMPR32X2TS)                                    0.47      13.38 f
  U1677/S (CMPR32X2TS)                                    0.76      14.15 f
  add6_out[22] (out)                                      0.00      14.15 f
  data arrival time                                                 14.15

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  output external delay                                  -0.05      19.95
  data required time                                                19.95
  --------------------------------------------------------------------------
  data required time                                                19.95
  data arrival time                                                -14.15
  --------------------------------------------------------------------------
  slack (MET)                                                        5.80


  Startpoint: x8_bit[7] (input port clocked by clk)
  Endpoint: dff0_data_out_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x8_bit[7] (in)                                          0.03       0.08 f
  U1259/Y (INVX2TS)                                       0.11       0.18 r
  U1260/Y (INVX2TS)                                       0.08       0.26 f
  U508/Y (OAI21XLTS)                                      0.40       0.67 r
  U705/Y (NOR2X1TS)                                       0.31       0.98 f
  U1580/Y (INVX2TS)                                       0.13       1.11 r
  U471/Y (CLKBUFX2TS)                                     0.17       1.28 r
  U1319/Y (NAND2X1TS)                                     0.14       1.42 f
  U1728/Y (AOI222X1TS)                                    0.45       1.88 r
  U1894/Y (NOR2BX1TS)                                     0.36       2.24 r
  U1895/Y (OAI32X1TS)                                     0.16       2.40 f
  U513/Y (NOR4XLTS)                                       0.48       2.88 r
  U1904/Y (AOI32X1TS)                                     0.41       3.29 f
  U1908/S (CMPR32X2TS)                                    0.78       4.07 f
  DP_OP_57J1_122_7320_U159/CO (CMPR42X1TS)                0.39       4.46 f
  DP_OP_57J1_122_7320_U154/S (CMPR42X1TS)                 1.02       5.49 f
  U973/CO (ADDFX2TS)                                      0.64       6.12 f
  U936/CO (ADDFX2TS)                                      0.49       6.61 f
  U937/CO (ADDFX2TS)                                      0.49       7.09 f
  U938/S (ADDFX2TS)                                       0.71       7.80 f
  U1688/CO (CMPR32X2TS)                                   0.72       8.52 f
  U607/CO (ADDFHX1TS)                                     0.41       8.93 f
  U740/CO (ADDFHX2TS)                                     0.30       9.23 f
  U444/CO (CMPR32X2TS)                                    0.46       9.69 f
  U738/CO (ADDFHX2TS)                                     0.30       9.99 f
  U736/CO (ADDFHX2TS)                                     0.29      10.28 f
  U734/CO (ADDFHX2TS)                                     0.29      10.57 f
  U442/CO (CMPR32X2TS)                                    0.46      11.02 f
  U732/CO (ADDFHX2TS)                                     0.31      11.33 f
  U439/CO (CMPR32X2TS)                                    0.46      11.78 f
  U1687/CO (CMPR32X2TS)                                   0.47      12.26 f
  U1686/CO (CMPR32X2TS)                                   0.47      12.73 f
  U731/S (ADDFHX2TS)                                      0.59      13.32 r
  dff0_data_out_reg_18_/D (DFFRX2TS)                      0.00      13.32 r
  data arrival time                                                 13.32

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  dff0_data_out_reg_18_/CK (DFFRX2TS)                     0.00      20.00 r
  library setup time                                     -0.58      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                -13.32
  --------------------------------------------------------------------------
  slack (MET)                                                        6.10


  Startpoint: x8_bit[7] (input port clocked by clk)
  Endpoint: add7_out[19]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x8_bit[7] (in)                                          0.03       0.08 f
  U1259/Y (INVX2TS)                                       0.11       0.18 r
  U1260/Y (INVX2TS)                                       0.08       0.26 f
  U508/Y (OAI21XLTS)                                      0.40       0.67 r
  U705/Y (NOR2X1TS)                                       0.31       0.98 f
  U1580/Y (INVX2TS)                                       0.13       1.11 r
  U471/Y (CLKBUFX2TS)                                     0.17       1.28 r
  U1319/Y (NAND2X1TS)                                     0.14       1.42 f
  U1728/Y (AOI222X1TS)                                    0.45       1.88 r
  U1894/Y (NOR2BX1TS)                                     0.36       2.24 r
  U1895/Y (OAI32X1TS)                                     0.16       2.40 f
  U513/Y (NOR4XLTS)                                       0.48       2.88 r
  U1904/Y (AOI32X1TS)                                     0.41       3.29 f
  U1908/S (CMPR32X2TS)                                    0.78       4.07 f
  DP_OP_57J1_122_7320_U159/CO (CMPR42X1TS)                0.39       4.46 f
  DP_OP_57J1_122_7320_U154/S (CMPR42X1TS)                 1.02       5.49 f
  U973/CO (ADDFX2TS)                                      0.64       6.12 f
  U936/CO (ADDFX2TS)                                      0.49       6.61 f
  U937/CO (ADDFX2TS)                                      0.49       7.09 f
  U938/CO (ADDFX2TS)                                      0.48       7.58 f
  U742/CO (ADDFHX2TS)                                     0.31       7.88 f
  U741/CO (ADDFHX2TS)                                     0.29       8.17 f
  U446/CO (CMPR32X2TS)                                    0.46       8.62 f
  U739/CO (ADDFHX2TS)                                     0.30       8.93 f
  U737/CO (ADDFHX2TS)                                     0.29       9.22 f
  U735/CO (ADDFHX2TS)                                     0.29       9.50 f
  U443/CO (CMPR32X2TS)                                    0.46       9.96 f
  U733/CO (ADDFHX2TS)                                     0.31      10.26 f
  U1680/CO (CMPR32X2TS)                                   0.46      10.72 f
  U1679/CO (CMPR32X2TS)                                   0.47      11.19 f
  U441/CO (CMPR32X2TS)                                    0.47      11.67 f
  U440/CO (ADDFX2TS)                                      0.48      12.15 f
  U534/S (ADDFHX2TS)                                      0.60      12.75 r
  U437/S (CMPR32X2TS)                                     1.06      13.81 f
  add7_out[19] (out)                                      0.00      13.81 f
  data arrival time                                                 13.81

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  output external delay                                  -0.05      19.95
  data required time                                                19.95
  --------------------------------------------------------------------------
  data required time                                                19.95
  data arrival time                                                -13.81
  --------------------------------------------------------------------------
  slack (MET)                                                        6.14


  Startpoint: x8_bit[7] (input port clocked by clk)
  Endpoint: add6_out[21]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x8_bit[7] (in)                                          0.03       0.08 f
  U1259/Y (INVX2TS)                                       0.11       0.18 r
  U1260/Y (INVX2TS)                                       0.08       0.26 f
  U508/Y (OAI21XLTS)                                      0.40       0.67 r
  U705/Y (NOR2X1TS)                                       0.31       0.98 f
  U1580/Y (INVX2TS)                                       0.13       1.11 r
  U471/Y (CLKBUFX2TS)                                     0.17       1.28 r
  U1319/Y (NAND2X1TS)                                     0.14       1.42 f
  U1728/Y (AOI222X1TS)                                    0.45       1.88 r
  U1894/Y (NOR2BX1TS)                                     0.36       2.24 r
  U1895/Y (OAI32X1TS)                                     0.16       2.40 f
  U513/Y (NOR4XLTS)                                       0.48       2.88 r
  U1904/Y (AOI32X1TS)                                     0.41       3.29 f
  U1908/S (CMPR32X2TS)                                    0.78       4.07 f
  DP_OP_57J1_122_7320_U159/CO (CMPR42X1TS)                0.39       4.46 f
  DP_OP_57J1_122_7320_U154/S (CMPR42X1TS)                 1.02       5.49 f
  U973/CO (ADDFX2TS)                                      0.64       6.12 f
  U936/CO (ADDFX2TS)                                      0.49       6.61 f
  U937/CO (ADDFX2TS)                                      0.49       7.09 f
  U938/CO (ADDFX2TS)                                      0.48       7.58 f
  U742/CO (ADDFHX2TS)                                     0.31       7.88 f
  U741/CO (ADDFHX2TS)                                     0.29       8.17 f
  U446/CO (CMPR32X2TS)                                    0.46       8.62 f
  U739/CO (ADDFHX2TS)                                     0.30       8.93 f
  U737/CO (ADDFHX2TS)                                     0.29       9.22 f
  U735/CO (ADDFHX2TS)                                     0.29       9.50 f
  U443/CO (CMPR32X2TS)                                    0.46       9.96 f
  U733/CO (ADDFHX2TS)                                     0.31      10.26 f
  U1680/CO (CMPR32X2TS)                                   0.46      10.72 f
  U1679/CO (CMPR32X2TS)                                   0.47      11.19 f
  U441/CO (CMPR32X2TS)                                    0.47      11.67 f
  U440/CO (ADDFX2TS)                                      0.48      12.15 f
  U534/CO (ADDFHX2TS)                                     0.31      12.46 f
  U1678/CO (CMPR32X2TS)                                   0.46      12.91 f
  U438/S (CMPR32X2TS)                                     0.76      13.67 f
  add6_out[21] (out)                                      0.00      13.67 f
  data arrival time                                                 13.67

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  output external delay                                  -0.05      19.95
  data required time                                                19.95
  --------------------------------------------------------------------------
  data required time                                                19.95
  data arrival time                                                -13.67
  --------------------------------------------------------------------------
  slack (MET)                                                        6.28


  Startpoint: x8_bit[7] (input port clocked by clk)
  Endpoint: dff0_data_out_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x8_bit[7] (in)                                          0.03       0.08 f
  U1259/Y (INVX2TS)                                       0.11       0.18 r
  U1260/Y (INVX2TS)                                       0.08       0.26 f
  U508/Y (OAI21XLTS)                                      0.40       0.67 r
  U705/Y (NOR2X1TS)                                       0.31       0.98 f
  U1580/Y (INVX2TS)                                       0.13       1.11 r
  U471/Y (CLKBUFX2TS)                                     0.17       1.28 r
  U1319/Y (NAND2X1TS)                                     0.14       1.42 f
  U1728/Y (AOI222X1TS)                                    0.45       1.88 r
  U1894/Y (NOR2BX1TS)                                     0.36       2.24 r
  U1895/Y (OAI32X1TS)                                     0.16       2.40 f
  U513/Y (NOR4XLTS)                                       0.48       2.88 r
  U1904/Y (AOI32X1TS)                                     0.41       3.29 f
  U1908/S (CMPR32X2TS)                                    0.78       4.07 f
  DP_OP_57J1_122_7320_U159/CO (CMPR42X1TS)                0.39       4.46 f
  DP_OP_57J1_122_7320_U154/S (CMPR42X1TS)                 1.02       5.49 f
  U973/CO (ADDFX2TS)                                      0.64       6.12 f
  U936/CO (ADDFX2TS)                                      0.49       6.61 f
  U937/CO (ADDFX2TS)                                      0.49       7.09 f
  U938/S (ADDFX2TS)                                       0.71       7.80 f
  U1688/CO (CMPR32X2TS)                                   0.72       8.52 f
  U607/CO (ADDFHX1TS)                                     0.41       8.93 f
  U740/CO (ADDFHX2TS)                                     0.30       9.23 f
  U444/CO (CMPR32X2TS)                                    0.46       9.69 f
  U738/CO (ADDFHX2TS)                                     0.30       9.99 f
  U736/CO (ADDFHX2TS)                                     0.29      10.28 f
  U734/CO (ADDFHX2TS)                                     0.29      10.57 f
  U442/CO (CMPR32X2TS)                                    0.46      11.02 f
  U732/CO (ADDFHX2TS)                                     0.31      11.33 f
  U439/CO (CMPR32X2TS)                                    0.46      11.78 f
  U1687/CO (CMPR32X2TS)                                   0.47      12.26 f
  U1686/S (CMPR32X2TS)                                    0.69      12.95 r
  dff0_data_out_reg_17_/D (DFFRX2TS)                      0.00      12.95 r
  data arrival time                                                 12.95

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  dff0_data_out_reg_17_/CK (DFFRX2TS)                     0.00      20.00 r
  library setup time                                     -0.59      19.41
  data required time                                                19.41
  --------------------------------------------------------------------------
  data required time                                                19.41
  data arrival time                                                -12.95
  --------------------------------------------------------------------------
  slack (MET)                                                        6.46


  Startpoint: x8_bit[7] (input port clocked by clk)
  Endpoint: add7_out[18]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x8_bit[7] (in)                                          0.03       0.08 f
  U1259/Y (INVX2TS)                                       0.11       0.18 r
  U1260/Y (INVX2TS)                                       0.08       0.26 f
  U508/Y (OAI21XLTS)                                      0.40       0.67 r
  U705/Y (NOR2X1TS)                                       0.31       0.98 f
  U1580/Y (INVX2TS)                                       0.13       1.11 r
  U471/Y (CLKBUFX2TS)                                     0.17       1.28 r
  U1319/Y (NAND2X1TS)                                     0.14       1.42 f
  U1728/Y (AOI222X1TS)                                    0.45       1.88 r
  U1894/Y (NOR2BX1TS)                                     0.36       2.24 r
  U1895/Y (OAI32X1TS)                                     0.16       2.40 f
  U513/Y (NOR4XLTS)                                       0.48       2.88 r
  U1904/Y (AOI32X1TS)                                     0.41       3.29 f
  U1908/S (CMPR32X2TS)                                    0.78       4.07 f
  DP_OP_57J1_122_7320_U159/CO (CMPR42X1TS)                0.39       4.46 f
  DP_OP_57J1_122_7320_U154/S (CMPR42X1TS)                 1.02       5.49 f
  U973/CO (ADDFX2TS)                                      0.64       6.12 f
  U936/CO (ADDFX2TS)                                      0.49       6.61 f
  U937/CO (ADDFX2TS)                                      0.49       7.09 f
  U938/S (ADDFX2TS)                                       0.71       7.80 f
  U1688/CO (CMPR32X2TS)                                   0.72       8.52 f
  U607/CO (ADDFHX1TS)                                     0.41       8.93 f
  U740/CO (ADDFHX2TS)                                     0.30       9.23 f
  U444/CO (CMPR32X2TS)                                    0.46       9.69 f
  U738/CO (ADDFHX2TS)                                     0.30       9.99 f
  U736/CO (ADDFHX2TS)                                     0.29      10.28 f
  U734/CO (ADDFHX2TS)                                     0.29      10.57 f
  U442/CO (CMPR32X2TS)                                    0.46      11.02 f
  U732/CO (ADDFHX2TS)                                     0.31      11.33 f
  U439/CO (CMPR32X2TS)                                    0.46      11.78 f
  U1687/CO (CMPR32X2TS)                                   0.47      12.26 f
  U1686/CO (CMPR32X2TS)                                   0.47      12.73 f
  U731/S (ADDFHX2TS)                                      0.59      13.32 r
  add7_out[18] (out)                                      0.00      13.32 r
  data arrival time                                                 13.32

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  output external delay                                  -0.05      19.95
  data required time                                                19.95
  --------------------------------------------------------------------------
  data required time                                                19.95
  data arrival time                                                -13.32
  --------------------------------------------------------------------------
  slack (MET)                                                        6.63


  Startpoint: x8_bit[7] (input port clocked by clk)
  Endpoint: add6_out[20]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x8_bit[7] (in)                                          0.03       0.08 f
  U1259/Y (INVX2TS)                                       0.11       0.18 r
  U1260/Y (INVX2TS)                                       0.08       0.26 f
  U508/Y (OAI21XLTS)                                      0.40       0.67 r
  U705/Y (NOR2X1TS)                                       0.31       0.98 f
  U1580/Y (INVX2TS)                                       0.13       1.11 r
  U471/Y (CLKBUFX2TS)                                     0.17       1.28 r
  U1319/Y (NAND2X1TS)                                     0.14       1.42 f
  U1728/Y (AOI222X1TS)                                    0.45       1.88 r
  U1894/Y (NOR2BX1TS)                                     0.36       2.24 r
  U1895/Y (OAI32X1TS)                                     0.16       2.40 f
  U513/Y (NOR4XLTS)                                       0.48       2.88 r
  U1904/Y (AOI32X1TS)                                     0.41       3.29 f
  U1908/S (CMPR32X2TS)                                    0.78       4.07 f
  DP_OP_57J1_122_7320_U159/CO (CMPR42X1TS)                0.39       4.46 f
  DP_OP_57J1_122_7320_U154/S (CMPR42X1TS)                 1.02       5.49 f
  U973/CO (ADDFX2TS)                                      0.64       6.12 f
  U936/CO (ADDFX2TS)                                      0.49       6.61 f
  U937/CO (ADDFX2TS)                                      0.49       7.09 f
  U938/CO (ADDFX2TS)                                      0.48       7.58 f
  U742/CO (ADDFHX2TS)                                     0.31       7.88 f
  U741/CO (ADDFHX2TS)                                     0.29       8.17 f
  U446/CO (CMPR32X2TS)                                    0.46       8.62 f
  U739/CO (ADDFHX2TS)                                     0.30       8.93 f
  U737/CO (ADDFHX2TS)                                     0.29       9.22 f
  U735/CO (ADDFHX2TS)                                     0.29       9.50 f
  U443/CO (CMPR32X2TS)                                    0.46       9.96 f
  U733/CO (ADDFHX2TS)                                     0.31      10.26 f
  U1680/CO (CMPR32X2TS)                                   0.46      10.72 f
  U1679/CO (CMPR32X2TS)                                   0.47      11.19 f
  U441/CO (CMPR32X2TS)                                    0.47      11.67 f
  U440/CO (ADDFX2TS)                                      0.48      12.15 f
  U534/CO (ADDFHX2TS)                                     0.31      12.46 f
  U1678/S (CMPR32X2TS)                                    0.74      13.20 f
  add6_out[20] (out)                                      0.00      13.20 f
  data arrival time                                                 13.20

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  output external delay                                  -0.05      19.95
  data required time                                                19.95
  --------------------------------------------------------------------------
  data required time                                                19.95
  data arrival time                                                -13.20
  --------------------------------------------------------------------------
  slack (MET)                                                        6.75


  Startpoint: x8_bit[7] (input port clocked by clk)
  Endpoint: dff0_data_out_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x8_bit[7] (in)                                          0.03       0.08 f
  U1259/Y (INVX2TS)                                       0.11       0.18 r
  U1260/Y (INVX2TS)                                       0.08       0.26 f
  U508/Y (OAI21XLTS)                                      0.40       0.67 r
  U705/Y (NOR2X1TS)                                       0.31       0.98 f
  U1580/Y (INVX2TS)                                       0.13       1.11 r
  U471/Y (CLKBUFX2TS)                                     0.17       1.28 r
  U1319/Y (NAND2X1TS)                                     0.14       1.42 f
  U1728/Y (AOI222X1TS)                                    0.45       1.88 r
  U1894/Y (NOR2BX1TS)                                     0.36       2.24 r
  U1895/Y (OAI32X1TS)                                     0.16       2.40 f
  U513/Y (NOR4XLTS)                                       0.48       2.88 r
  U1904/Y (AOI32X1TS)                                     0.41       3.29 f
  U1908/S (CMPR32X2TS)                                    0.78       4.07 f
  DP_OP_57J1_122_7320_U159/CO (CMPR42X1TS)                0.39       4.46 f
  DP_OP_57J1_122_7320_U154/S (CMPR42X1TS)                 1.02       5.49 f
  U973/CO (ADDFX2TS)                                      0.64       6.12 f
  U936/CO (ADDFX2TS)                                      0.49       6.61 f
  U937/CO (ADDFX2TS)                                      0.49       7.09 f
  U938/S (ADDFX2TS)                                       0.71       7.80 f
  U1688/CO (CMPR32X2TS)                                   0.72       8.52 f
  U607/CO (ADDFHX1TS)                                     0.41       8.93 f
  U740/CO (ADDFHX2TS)                                     0.30       9.23 f
  U444/CO (CMPR32X2TS)                                    0.46       9.69 f
  U738/CO (ADDFHX2TS)                                     0.30       9.99 f
  U736/CO (ADDFHX2TS)                                     0.29      10.28 f
  U734/CO (ADDFHX2TS)                                     0.29      10.57 f
  U442/CO (CMPR32X2TS)                                    0.46      11.02 f
  U732/CO (ADDFHX2TS)                                     0.31      11.33 f
  U439/CO (CMPR32X2TS)                                    0.46      11.78 f
  U1687/S (CMPR32X2TS)                                    0.69      12.48 r
  dff0_data_out_reg_16_/D (DFFRX2TS)                      0.00      12.48 r
  data arrival time                                                 12.48

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  dff0_data_out_reg_16_/CK (DFFRX2TS)                     0.00      20.00 r
  library setup time                                     -0.59      19.41
  data required time                                                19.41
  --------------------------------------------------------------------------
  data required time                                                19.41
  data arrival time                                                -12.48
  --------------------------------------------------------------------------
  slack (MET)                                                        6.93


  Startpoint: x8_bit[7] (input port clocked by clk)
  Endpoint: add7_out[17]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x8_bit[7] (in)                                          0.03       0.08 f
  U1259/Y (INVX2TS)                                       0.11       0.18 r
  U1260/Y (INVX2TS)                                       0.08       0.26 f
  U508/Y (OAI21XLTS)                                      0.40       0.67 r
  U705/Y (NOR2X1TS)                                       0.31       0.98 f
  U1580/Y (INVX2TS)                                       0.13       1.11 r
  U471/Y (CLKBUFX2TS)                                     0.17       1.28 r
  U1319/Y (NAND2X1TS)                                     0.14       1.42 f
  U1728/Y (AOI222X1TS)                                    0.45       1.88 r
  U1894/Y (NOR2BX1TS)                                     0.36       2.24 r
  U1895/Y (OAI32X1TS)                                     0.16       2.40 f
  U513/Y (NOR4XLTS)                                       0.48       2.88 r
  U1904/Y (AOI32X1TS)                                     0.41       3.29 f
  U1908/S (CMPR32X2TS)                                    0.78       4.07 f
  DP_OP_57J1_122_7320_U159/CO (CMPR42X1TS)                0.39       4.46 f
  DP_OP_57J1_122_7320_U154/S (CMPR42X1TS)                 1.02       5.49 f
  U973/CO (ADDFX2TS)                                      0.64       6.12 f
  U936/CO (ADDFX2TS)                                      0.49       6.61 f
  U937/CO (ADDFX2TS)                                      0.49       7.09 f
  U938/S (ADDFX2TS)                                       0.71       7.80 f
  U1688/CO (CMPR32X2TS)                                   0.72       8.52 f
  U607/CO (ADDFHX1TS)                                     0.41       8.93 f
  U740/CO (ADDFHX2TS)                                     0.30       9.23 f
  U444/CO (CMPR32X2TS)                                    0.46       9.69 f
  U738/CO (ADDFHX2TS)                                     0.30       9.99 f
  U736/CO (ADDFHX2TS)                                     0.29      10.28 f
  U734/CO (ADDFHX2TS)                                     0.29      10.57 f
  U442/CO (CMPR32X2TS)                                    0.46      11.02 f
  U732/CO (ADDFHX2TS)                                     0.31      11.33 f
  U439/CO (CMPR32X2TS)                                    0.46      11.78 f
  U1687/CO (CMPR32X2TS)                                   0.47      12.26 f
  U1686/S (CMPR32X2TS)                                    0.75      13.01 f
  add7_out[17] (out)                                      0.00      13.01 f
  data arrival time                                                 13.01

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  output external delay                                  -0.05      19.95
  data required time                                                19.95
  --------------------------------------------------------------------------
  data required time                                                19.95
  data arrival time                                                -13.01
  --------------------------------------------------------------------------
  slack (MET)                                                        6.94


  Startpoint: x8_bit[7] (input port clocked by clk)
  Endpoint: add6_out[19]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x8_bit[7] (in)                                          0.03       0.08 f
  U1259/Y (INVX2TS)                                       0.11       0.18 r
  U1260/Y (INVX2TS)                                       0.08       0.26 f
  U508/Y (OAI21XLTS)                                      0.40       0.67 r
  U705/Y (NOR2X1TS)                                       0.31       0.98 f
  U1580/Y (INVX2TS)                                       0.13       1.11 r
  U471/Y (CLKBUFX2TS)                                     0.17       1.28 r
  U1319/Y (NAND2X1TS)                                     0.14       1.42 f
  U1728/Y (AOI222X1TS)                                    0.45       1.88 r
  U1894/Y (NOR2BX1TS)                                     0.36       2.24 r
  U1895/Y (OAI32X1TS)                                     0.16       2.40 f
  U513/Y (NOR4XLTS)                                       0.48       2.88 r
  U1904/Y (AOI32X1TS)                                     0.41       3.29 f
  U1908/S (CMPR32X2TS)                                    0.78       4.07 f
  DP_OP_57J1_122_7320_U159/CO (CMPR42X1TS)                0.39       4.46 f
  DP_OP_57J1_122_7320_U154/S (CMPR42X1TS)                 1.02       5.49 f
  U973/CO (ADDFX2TS)                                      0.64       6.12 f
  U936/CO (ADDFX2TS)                                      0.49       6.61 f
  U937/CO (ADDFX2TS)                                      0.49       7.09 f
  U938/CO (ADDFX2TS)                                      0.48       7.58 f
  U742/CO (ADDFHX2TS)                                     0.31       7.88 f
  U741/CO (ADDFHX2TS)                                     0.29       8.17 f
  U446/CO (CMPR32X2TS)                                    0.46       8.62 f
  U739/CO (ADDFHX2TS)                                     0.30       8.93 f
  U737/CO (ADDFHX2TS)                                     0.29       9.22 f
  U735/CO (ADDFHX2TS)                                     0.29       9.50 f
  U443/CO (CMPR32X2TS)                                    0.46       9.96 f
  U733/CO (ADDFHX2TS)                                     0.31      10.26 f
  U1680/CO (CMPR32X2TS)                                   0.46      10.72 f
  U1679/CO (CMPR32X2TS)                                   0.47      11.19 f
  U441/CO (CMPR32X2TS)                                    0.47      11.67 f
  U440/CO (ADDFX2TS)                                      0.48      12.15 f
  U534/S (ADDFHX2TS)                                      0.60      12.75 r
  add6_out[19] (out)                                      0.00      12.75 r
  data arrival time                                                 12.75

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  output external delay                                  -0.05      19.95
  data required time                                                19.95
  --------------------------------------------------------------------------
  data required time                                                19.95
  data arrival time                                                -12.75
  --------------------------------------------------------------------------
  slack (MET)                                                        7.20


  Startpoint: x8_bit[7] (input port clocked by clk)
  Endpoint: dff0_data_out_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x8_bit[7] (in)                                          0.03       0.08 f
  U1259/Y (INVX2TS)                                       0.11       0.18 r
  U1260/Y (INVX2TS)                                       0.08       0.26 f
  U508/Y (OAI21XLTS)                                      0.40       0.67 r
  U705/Y (NOR2X1TS)                                       0.31       0.98 f
  U1580/Y (INVX2TS)                                       0.13       1.11 r
  U471/Y (CLKBUFX2TS)                                     0.17       1.28 r
  U1319/Y (NAND2X1TS)                                     0.14       1.42 f
  U1728/Y (AOI222X1TS)                                    0.45       1.88 r
  U1894/Y (NOR2BX1TS)                                     0.36       2.24 r
  U1895/Y (OAI32X1TS)                                     0.16       2.40 f
  U513/Y (NOR4XLTS)                                       0.48       2.88 r
  U1904/Y (AOI32X1TS)                                     0.41       3.29 f
  U1908/S (CMPR32X2TS)                                    0.78       4.07 f
  DP_OP_57J1_122_7320_U159/CO (CMPR42X1TS)                0.39       4.46 f
  DP_OP_57J1_122_7320_U154/S (CMPR42X1TS)                 1.02       5.49 f
  U973/CO (ADDFX2TS)                                      0.64       6.12 f
  U936/CO (ADDFX2TS)                                      0.49       6.61 f
  U937/CO (ADDFX2TS)                                      0.49       7.09 f
  U938/S (ADDFX2TS)                                       0.71       7.80 f
  U1688/CO (CMPR32X2TS)                                   0.72       8.52 f
  U607/CO (ADDFHX1TS)                                     0.41       8.93 f
  U740/CO (ADDFHX2TS)                                     0.30       9.23 f
  U444/CO (CMPR32X2TS)                                    0.46       9.69 f
  U738/CO (ADDFHX2TS)                                     0.30       9.99 f
  U736/CO (ADDFHX2TS)                                     0.29      10.28 f
  U734/CO (ADDFHX2TS)                                     0.29      10.57 f
  U442/CO (CMPR32X2TS)                                    0.46      11.02 f
  U732/CO (ADDFHX2TS)                                     0.31      11.33 f
  U439/S (CMPR32X2TS)                                     0.68      12.00 r
  dff0_data_out_reg_15_/D (DFFRX2TS)                      0.00      12.00 r
  data arrival time                                                 12.00

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  dff0_data_out_reg_15_/CK (DFFRX2TS)                     0.00      20.00 r
  library setup time                                     -0.59      19.41
  data required time                                                19.41
  --------------------------------------------------------------------------
  data required time                                                19.41
  data arrival time                                                -12.00
  --------------------------------------------------------------------------
  slack (MET)                                                        7.41


  Startpoint: x8_bit[7] (input port clocked by clk)
  Endpoint: add7_out[16]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x8_bit[7] (in)                                          0.03       0.08 f
  U1259/Y (INVX2TS)                                       0.11       0.18 r
  U1260/Y (INVX2TS)                                       0.08       0.26 f
  U508/Y (OAI21XLTS)                                      0.40       0.67 r
  U705/Y (NOR2X1TS)                                       0.31       0.98 f
  U1580/Y (INVX2TS)                                       0.13       1.11 r
  U471/Y (CLKBUFX2TS)                                     0.17       1.28 r
  U1319/Y (NAND2X1TS)                                     0.14       1.42 f
  U1728/Y (AOI222X1TS)                                    0.45       1.88 r
  U1894/Y (NOR2BX1TS)                                     0.36       2.24 r
  U1895/Y (OAI32X1TS)                                     0.16       2.40 f
  U513/Y (NOR4XLTS)                                       0.48       2.88 r
  U1904/Y (AOI32X1TS)                                     0.41       3.29 f
  U1908/S (CMPR32X2TS)                                    0.78       4.07 f
  DP_OP_57J1_122_7320_U159/CO (CMPR42X1TS)                0.39       4.46 f
  DP_OP_57J1_122_7320_U154/S (CMPR42X1TS)                 1.02       5.49 f
  U973/CO (ADDFX2TS)                                      0.64       6.12 f
  U936/CO (ADDFX2TS)                                      0.49       6.61 f
  U937/CO (ADDFX2TS)                                      0.49       7.09 f
  U938/S (ADDFX2TS)                                       0.71       7.80 f
  U1688/CO (CMPR32X2TS)                                   0.72       8.52 f
  U607/CO (ADDFHX1TS)                                     0.41       8.93 f
  U740/CO (ADDFHX2TS)                                     0.30       9.23 f
  U444/CO (CMPR32X2TS)                                    0.46       9.69 f
  U738/CO (ADDFHX2TS)                                     0.30       9.99 f
  U736/CO (ADDFHX2TS)                                     0.29      10.28 f
  U734/CO (ADDFHX2TS)                                     0.29      10.57 f
  U442/CO (CMPR32X2TS)                                    0.46      11.02 f
  U732/CO (ADDFHX2TS)                                     0.31      11.33 f
  U439/CO (CMPR32X2TS)                                    0.46      11.78 f
  U1687/S (CMPR32X2TS)                                    0.75      12.54 f
  add7_out[16] (out)                                      0.00      12.54 f
  data arrival time                                                 12.54

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  output external delay                                  -0.05      19.95
  data required time                                                19.95
  --------------------------------------------------------------------------
  data required time                                                19.95
  data arrival time                                                -12.54
  --------------------------------------------------------------------------
  slack (MET)                                                        7.41


  Startpoint: x8_bit[7] (input port clocked by clk)
  Endpoint: add6_out[18]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x8_bit[7] (in)                                          0.03       0.08 f
  U1259/Y (INVX2TS)                                       0.11       0.18 r
  U1260/Y (INVX2TS)                                       0.08       0.26 f
  U508/Y (OAI21XLTS)                                      0.40       0.67 r
  U705/Y (NOR2X1TS)                                       0.31       0.98 f
  U1580/Y (INVX2TS)                                       0.13       1.11 r
  U471/Y (CLKBUFX2TS)                                     0.17       1.28 r
  U1319/Y (NAND2X1TS)                                     0.14       1.42 f
  U1728/Y (AOI222X1TS)                                    0.45       1.88 r
  U1894/Y (NOR2BX1TS)                                     0.36       2.24 r
  U1895/Y (OAI32X1TS)                                     0.16       2.40 f
  U513/Y (NOR4XLTS)                                       0.48       2.88 r
  U1904/Y (AOI32X1TS)                                     0.41       3.29 f
  U1908/S (CMPR32X2TS)                                    0.78       4.07 f
  DP_OP_57J1_122_7320_U159/CO (CMPR42X1TS)                0.39       4.46 f
  DP_OP_57J1_122_7320_U154/S (CMPR42X1TS)                 1.02       5.49 f
  U973/CO (ADDFX2TS)                                      0.64       6.12 f
  U936/CO (ADDFX2TS)                                      0.49       6.61 f
  U937/CO (ADDFX2TS)                                      0.49       7.09 f
  U938/CO (ADDFX2TS)                                      0.48       7.58 f
  U742/CO (ADDFHX2TS)                                     0.31       7.88 f
  U741/CO (ADDFHX2TS)                                     0.29       8.17 f
  U446/CO (CMPR32X2TS)                                    0.46       8.62 f
  U739/CO (ADDFHX2TS)                                     0.30       8.93 f
  U737/CO (ADDFHX2TS)                                     0.29       9.22 f
  U735/CO (ADDFHX2TS)                                     0.29       9.50 f
  U443/CO (CMPR32X2TS)                                    0.46       9.96 f
  U733/CO (ADDFHX2TS)                                     0.31      10.26 f
  U1680/CO (CMPR32X2TS)                                   0.46      10.72 f
  U1679/CO (CMPR32X2TS)                                   0.47      11.19 f
  U441/CO (CMPR32X2TS)                                    0.47      11.67 f
  U440/S (ADDFX2TS)                                       0.72      12.38 f
  add6_out[18] (out)                                      0.00      12.38 f
  data arrival time                                                 12.38

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  output external delay                                  -0.05      19.95
  data required time                                                19.95
  --------------------------------------------------------------------------
  data required time                                                19.95
  data arrival time                                                -12.38
  --------------------------------------------------------------------------
  slack (MET)                                                        7.57


  Startpoint: x8_bit[7] (input port clocked by clk)
  Endpoint: dff0_data_out_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x8_bit[7] (in)                                          0.03       0.08 f
  U1259/Y (INVX2TS)                                       0.11       0.18 r
  U1260/Y (INVX2TS)                                       0.08       0.26 f
  U508/Y (OAI21XLTS)                                      0.40       0.67 r
  U705/Y (NOR2X1TS)                                       0.31       0.98 f
  U1580/Y (INVX2TS)                                       0.13       1.11 r
  U471/Y (CLKBUFX2TS)                                     0.17       1.28 r
  U1319/Y (NAND2X1TS)                                     0.14       1.42 f
  U1728/Y (AOI222X1TS)                                    0.45       1.88 r
  U1894/Y (NOR2BX1TS)                                     0.36       2.24 r
  U1895/Y (OAI32X1TS)                                     0.16       2.40 f
  U513/Y (NOR4XLTS)                                       0.48       2.88 r
  U1904/Y (AOI32X1TS)                                     0.41       3.29 f
  U1908/S (CMPR32X2TS)                                    0.78       4.07 f
  DP_OP_57J1_122_7320_U159/CO (CMPR42X1TS)                0.39       4.46 f
  DP_OP_57J1_122_7320_U154/S (CMPR42X1TS)                 1.02       5.49 f
  U973/CO (ADDFX2TS)                                      0.64       6.12 f
  U936/CO (ADDFX2TS)                                      0.49       6.61 f
  U937/CO (ADDFX2TS)                                      0.49       7.09 f
  U938/S (ADDFX2TS)                                       0.71       7.80 f
  U1688/CO (CMPR32X2TS)                                   0.72       8.52 f
  U607/CO (ADDFHX1TS)                                     0.41       8.93 f
  U740/CO (ADDFHX2TS)                                     0.30       9.23 f
  U444/CO (CMPR32X2TS)                                    0.46       9.69 f
  U738/CO (ADDFHX2TS)                                     0.30       9.99 f
  U736/CO (ADDFHX2TS)                                     0.29      10.28 f
  U734/CO (ADDFHX2TS)                                     0.29      10.57 f
  U442/CO (CMPR32X2TS)                                    0.46      11.02 f
  U732/S (ADDFHX2TS)                                      0.59      11.61 r
  dff0_data_out_reg_14_/D (DFFRX2TS)                      0.00      11.61 r
  data arrival time                                                 11.61

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  dff0_data_out_reg_14_/CK (DFFRX2TS)                     0.00      20.00 r
  library setup time                                     -0.58      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                -11.61
  --------------------------------------------------------------------------
  slack (MET)                                                        7.81


  Startpoint: x8_bit[7] (input port clocked by clk)
  Endpoint: add7_out[15]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x8_bit[7] (in)                                          0.03       0.08 f
  U1259/Y (INVX2TS)                                       0.11       0.18 r
  U1260/Y (INVX2TS)                                       0.08       0.26 f
  U508/Y (OAI21XLTS)                                      0.40       0.67 r
  U705/Y (NOR2X1TS)                                       0.31       0.98 f
  U1580/Y (INVX2TS)                                       0.13       1.11 r
  U471/Y (CLKBUFX2TS)                                     0.17       1.28 r
  U1319/Y (NAND2X1TS)                                     0.14       1.42 f
  U1728/Y (AOI222X1TS)                                    0.45       1.88 r
  U1894/Y (NOR2BX1TS)                                     0.36       2.24 r
  U1895/Y (OAI32X1TS)                                     0.16       2.40 f
  U513/Y (NOR4XLTS)                                       0.48       2.88 r
  U1904/Y (AOI32X1TS)                                     0.41       3.29 f
  U1908/S (CMPR32X2TS)                                    0.78       4.07 f
  DP_OP_57J1_122_7320_U159/CO (CMPR42X1TS)                0.39       4.46 f
  DP_OP_57J1_122_7320_U154/S (CMPR42X1TS)                 1.02       5.49 f
  U973/CO (ADDFX2TS)                                      0.64       6.12 f
  U936/CO (ADDFX2TS)                                      0.49       6.61 f
  U937/CO (ADDFX2TS)                                      0.49       7.09 f
  U938/S (ADDFX2TS)                                       0.71       7.80 f
  U1688/CO (CMPR32X2TS)                                   0.72       8.52 f
  U607/CO (ADDFHX1TS)                                     0.41       8.93 f
  U740/CO (ADDFHX2TS)                                     0.30       9.23 f
  U444/CO (CMPR32X2TS)                                    0.46       9.69 f
  U738/CO (ADDFHX2TS)                                     0.30       9.99 f
  U736/CO (ADDFHX2TS)                                     0.29      10.28 f
  U734/CO (ADDFHX2TS)                                     0.29      10.57 f
  U442/CO (CMPR32X2TS)                                    0.46      11.02 f
  U732/CO (ADDFHX2TS)                                     0.31      11.33 f
  U439/S (CMPR32X2TS)                                     0.73      12.06 f
  add7_out[15] (out)                                      0.00      12.06 f
  data arrival time                                                 12.06

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  output external delay                                  -0.05      19.95
  data required time                                                19.95
  --------------------------------------------------------------------------
  data required time                                                19.95
  data arrival time                                                -12.06
  --------------------------------------------------------------------------
  slack (MET)                                                        7.89


  Startpoint: x8_bit[7] (input port clocked by clk)
  Endpoint: add6_out[17]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x8_bit[7] (in)                                          0.03       0.08 f
  U1259/Y (INVX2TS)                                       0.11       0.18 r
  U1260/Y (INVX2TS)                                       0.08       0.26 f
  U508/Y (OAI21XLTS)                                      0.40       0.67 r
  U705/Y (NOR2X1TS)                                       0.31       0.98 f
  U1580/Y (INVX2TS)                                       0.13       1.11 r
  U471/Y (CLKBUFX2TS)                                     0.17       1.28 r
  U1319/Y (NAND2X1TS)                                     0.14       1.42 f
  U1728/Y (AOI222X1TS)                                    0.45       1.88 r
  U1894/Y (NOR2BX1TS)                                     0.36       2.24 r
  U1895/Y (OAI32X1TS)                                     0.16       2.40 f
  U513/Y (NOR4XLTS)                                       0.48       2.88 r
  U1904/Y (AOI32X1TS)                                     0.41       3.29 f
  U1908/S (CMPR32X2TS)                                    0.78       4.07 f
  DP_OP_57J1_122_7320_U159/CO (CMPR42X1TS)                0.39       4.46 f
  DP_OP_57J1_122_7320_U154/S (CMPR42X1TS)                 1.02       5.49 f
  U973/CO (ADDFX2TS)                                      0.64       6.12 f
  U936/CO (ADDFX2TS)                                      0.49       6.61 f
  U937/CO (ADDFX2TS)                                      0.49       7.09 f
  U938/CO (ADDFX2TS)                                      0.48       7.58 f
  U742/CO (ADDFHX2TS)                                     0.31       7.88 f
  U741/CO (ADDFHX2TS)                                     0.29       8.17 f
  U446/CO (CMPR32X2TS)                                    0.46       8.62 f
  U739/CO (ADDFHX2TS)                                     0.30       8.93 f
  U737/CO (ADDFHX2TS)                                     0.29       9.22 f
  U735/CO (ADDFHX2TS)                                     0.29       9.50 f
  U443/CO (CMPR32X2TS)                                    0.46       9.96 f
  U733/CO (ADDFHX2TS)                                     0.31      10.26 f
  U1680/CO (CMPR32X2TS)                                   0.46      10.72 f
  U1679/CO (CMPR32X2TS)                                   0.47      11.19 f
  U441/S (CMPR32X2TS)                                     0.76      11.96 f
  add6_out[17] (out)                                      0.00      11.96 f
  data arrival time                                                 11.96

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  output external delay                                  -0.05      19.95
  data required time                                                19.95
  --------------------------------------------------------------------------
  data required time                                                19.95
  data arrival time                                                -11.96
  --------------------------------------------------------------------------
  slack (MET)                                                        7.99


  Startpoint: x8_bit[7] (input port clocked by clk)
  Endpoint: dff0_data_out_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x8_bit[7] (in)                                          0.03       0.08 f
  U1259/Y (INVX2TS)                                       0.11       0.18 r
  U1260/Y (INVX2TS)                                       0.08       0.26 f
  U508/Y (OAI21XLTS)                                      0.40       0.67 r
  U705/Y (NOR2X1TS)                                       0.31       0.98 f
  U1580/Y (INVX2TS)                                       0.13       1.11 r
  U471/Y (CLKBUFX2TS)                                     0.17       1.28 r
  U1319/Y (NAND2X1TS)                                     0.14       1.42 f
  U1728/Y (AOI222X1TS)                                    0.45       1.88 r
  U1894/Y (NOR2BX1TS)                                     0.36       2.24 r
  U1895/Y (OAI32X1TS)                                     0.16       2.40 f
  U513/Y (NOR4XLTS)                                       0.48       2.88 r
  U1904/Y (AOI32X1TS)                                     0.41       3.29 f
  U1908/S (CMPR32X2TS)                                    0.78       4.07 f
  DP_OP_57J1_122_7320_U159/CO (CMPR42X1TS)                0.39       4.46 f
  DP_OP_57J1_122_7320_U154/S (CMPR42X1TS)                 1.02       5.49 f
  U973/CO (ADDFX2TS)                                      0.64       6.12 f
  U936/CO (ADDFX2TS)                                      0.49       6.61 f
  U937/CO (ADDFX2TS)                                      0.49       7.09 f
  U938/S (ADDFX2TS)                                       0.71       7.80 f
  U1688/CO (CMPR32X2TS)                                   0.72       8.52 f
  U607/CO (ADDFHX1TS)                                     0.41       8.93 f
  U740/CO (ADDFHX2TS)                                     0.30       9.23 f
  U444/CO (CMPR32X2TS)                                    0.46       9.69 f
  U738/CO (ADDFHX2TS)                                     0.30       9.99 f
  U736/CO (ADDFHX2TS)                                     0.29      10.28 f
  U734/CO (ADDFHX2TS)                                     0.29      10.57 f
  U442/S (CMPR32X2TS)                                     0.68      11.24 r
  dff0_data_out_reg_13_/D (DFFRX2TS)                      0.00      11.24 r
  data arrival time                                                 11.24

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  dff0_data_out_reg_13_/CK (DFFRX2TS)                     0.00      20.00 r
  library setup time                                     -0.59      19.41
  data required time                                                19.41
  --------------------------------------------------------------------------
  data required time                                                19.41
  data arrival time                                                -11.24
  --------------------------------------------------------------------------
  slack (MET)                                                        8.17


  Startpoint: x8_bit[7] (input port clocked by clk)
  Endpoint: add7_out[14]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x8_bit[7] (in)                                          0.03       0.08 f
  U1259/Y (INVX2TS)                                       0.11       0.18 r
  U1260/Y (INVX2TS)                                       0.08       0.26 f
  U508/Y (OAI21XLTS)                                      0.40       0.67 r
  U705/Y (NOR2X1TS)                                       0.31       0.98 f
  U1580/Y (INVX2TS)                                       0.13       1.11 r
  U471/Y (CLKBUFX2TS)                                     0.17       1.28 r
  U1319/Y (NAND2X1TS)                                     0.14       1.42 f
  U1728/Y (AOI222X1TS)                                    0.45       1.88 r
  U1894/Y (NOR2BX1TS)                                     0.36       2.24 r
  U1895/Y (OAI32X1TS)                                     0.16       2.40 f
  U513/Y (NOR4XLTS)                                       0.48       2.88 r
  U1904/Y (AOI32X1TS)                                     0.41       3.29 f
  U1908/S (CMPR32X2TS)                                    0.78       4.07 f
  DP_OP_57J1_122_7320_U159/CO (CMPR42X1TS)                0.39       4.46 f
  DP_OP_57J1_122_7320_U154/S (CMPR42X1TS)                 1.02       5.49 f
  U973/CO (ADDFX2TS)                                      0.64       6.12 f
  U936/CO (ADDFX2TS)                                      0.49       6.61 f
  U937/CO (ADDFX2TS)                                      0.49       7.09 f
  U938/S (ADDFX2TS)                                       0.71       7.80 f
  U1688/CO (CMPR32X2TS)                                   0.72       8.52 f
  U607/CO (ADDFHX1TS)                                     0.41       8.93 f
  U740/CO (ADDFHX2TS)                                     0.30       9.23 f
  U444/CO (CMPR32X2TS)                                    0.46       9.69 f
  U738/CO (ADDFHX2TS)                                     0.30       9.99 f
  U736/CO (ADDFHX2TS)                                     0.29      10.28 f
  U734/CO (ADDFHX2TS)                                     0.29      10.57 f
  U442/CO (CMPR32X2TS)                                    0.46      11.02 f
  U732/S (ADDFHX2TS)                                      0.59      11.61 r
  add7_out[14] (out)                                      0.00      11.61 r
  data arrival time                                                 11.61

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  output external delay                                  -0.05      19.95
  data required time                                                19.95
  --------------------------------------------------------------------------
  data required time                                                19.95
  data arrival time                                                -11.61
  --------------------------------------------------------------------------
  slack (MET)                                                        8.34


  Startpoint: x8_bit[7] (input port clocked by clk)
  Endpoint: add6_out[16]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x8_bit[7] (in)                                          0.03       0.08 f
  U1259/Y (INVX2TS)                                       0.11       0.18 r
  U1260/Y (INVX2TS)                                       0.08       0.26 f
  U508/Y (OAI21XLTS)                                      0.40       0.67 r
  U705/Y (NOR2X1TS)                                       0.31       0.98 f
  U1580/Y (INVX2TS)                                       0.13       1.11 r
  U471/Y (CLKBUFX2TS)                                     0.17       1.28 r
  U1319/Y (NAND2X1TS)                                     0.14       1.42 f
  U1728/Y (AOI222X1TS)                                    0.45       1.88 r
  U1894/Y (NOR2BX1TS)                                     0.36       2.24 r
  U1895/Y (OAI32X1TS)                                     0.16       2.40 f
  U513/Y (NOR4XLTS)                                       0.48       2.88 r
  U1904/Y (AOI32X1TS)                                     0.41       3.29 f
  U1908/S (CMPR32X2TS)                                    0.78       4.07 f
  DP_OP_57J1_122_7320_U159/CO (CMPR42X1TS)                0.39       4.46 f
  DP_OP_57J1_122_7320_U154/S (CMPR42X1TS)                 1.02       5.49 f
  U973/CO (ADDFX2TS)                                      0.64       6.12 f
  U936/CO (ADDFX2TS)                                      0.49       6.61 f
  U937/CO (ADDFX2TS)                                      0.49       7.09 f
  U938/CO (ADDFX2TS)                                      0.48       7.58 f
  U742/CO (ADDFHX2TS)                                     0.31       7.88 f
  U741/CO (ADDFHX2TS)                                     0.29       8.17 f
  U446/CO (CMPR32X2TS)                                    0.46       8.62 f
  U739/CO (ADDFHX2TS)                                     0.30       8.93 f
  U737/CO (ADDFHX2TS)                                     0.29       9.22 f
  U735/CO (ADDFHX2TS)                                     0.29       9.50 f
  U443/CO (CMPR32X2TS)                                    0.46       9.96 f
  U733/CO (ADDFHX2TS)                                     0.31      10.26 f
  U1680/CO (CMPR32X2TS)                                   0.46      10.72 f
  U1679/S (CMPR32X2TS)                                    0.76      11.48 f
  add6_out[16] (out)                                      0.00      11.48 f
  data arrival time                                                 11.48

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  output external delay                                  -0.05      19.95
  data required time                                                19.95
  --------------------------------------------------------------------------
  data required time                                                19.95
  data arrival time                                                -11.48
  --------------------------------------------------------------------------
  slack (MET)                                                        8.47


  Startpoint: x8_bit[7] (input port clocked by clk)
  Endpoint: dff0_data_out_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x8_bit[7] (in)                                          0.03       0.08 f
  U1259/Y (INVX2TS)                                       0.11       0.18 r
  U1260/Y (INVX2TS)                                       0.08       0.26 f
  U508/Y (OAI21XLTS)                                      0.40       0.67 r
  U705/Y (NOR2X1TS)                                       0.31       0.98 f
  U1580/Y (INVX2TS)                                       0.13       1.11 r
  U471/Y (CLKBUFX2TS)                                     0.17       1.28 r
  U1319/Y (NAND2X1TS)                                     0.14       1.42 f
  U1728/Y (AOI222X1TS)                                    0.45       1.88 r
  U1894/Y (NOR2BX1TS)                                     0.36       2.24 r
  U1895/Y (OAI32X1TS)                                     0.16       2.40 f
  U513/Y (NOR4XLTS)                                       0.48       2.88 r
  U1904/Y (AOI32X1TS)                                     0.41       3.29 f
  U1908/S (CMPR32X2TS)                                    0.78       4.07 f
  DP_OP_57J1_122_7320_U159/CO (CMPR42X1TS)                0.39       4.46 f
  DP_OP_57J1_122_7320_U154/S (CMPR42X1TS)                 1.02       5.49 f
  U973/CO (ADDFX2TS)                                      0.64       6.12 f
  U936/CO (ADDFX2TS)                                      0.49       6.61 f
  U937/CO (ADDFX2TS)                                      0.49       7.09 f
  U938/S (ADDFX2TS)                                       0.71       7.80 f
  U1688/CO (CMPR32X2TS)                                   0.72       8.52 f
  U607/CO (ADDFHX1TS)                                     0.41       8.93 f
  U740/CO (ADDFHX2TS)                                     0.30       9.23 f
  U444/CO (CMPR32X2TS)                                    0.46       9.69 f
  U738/CO (ADDFHX2TS)                                     0.30       9.99 f
  U736/CO (ADDFHX2TS)                                     0.29      10.28 f
  U734/S (ADDFHX2TS)                                      0.57      10.85 r
  dff0_data_out_reg_12_/D (DFFRX2TS)                      0.00      10.85 r
  data arrival time                                                 10.85

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  dff0_data_out_reg_12_/CK (DFFRX2TS)                     0.00      20.00 r
  library setup time                                     -0.58      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                -10.85
  --------------------------------------------------------------------------
  slack (MET)                                                        8.57


  Startpoint: x8_bit[7] (input port clocked by clk)
  Endpoint: add7_out[13]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x8_bit[7] (in)                                          0.03       0.08 f
  U1259/Y (INVX2TS)                                       0.11       0.18 r
  U1260/Y (INVX2TS)                                       0.08       0.26 f
  U508/Y (OAI21XLTS)                                      0.40       0.67 r
  U705/Y (NOR2X1TS)                                       0.31       0.98 f
  U1580/Y (INVX2TS)                                       0.13       1.11 r
  U471/Y (CLKBUFX2TS)                                     0.17       1.28 r
  U1319/Y (NAND2X1TS)                                     0.14       1.42 f
  U1728/Y (AOI222X1TS)                                    0.45       1.88 r
  U1894/Y (NOR2BX1TS)                                     0.36       2.24 r
  U1895/Y (OAI32X1TS)                                     0.16       2.40 f
  U513/Y (NOR4XLTS)                                       0.48       2.88 r
  U1904/Y (AOI32X1TS)                                     0.41       3.29 f
  U1908/S (CMPR32X2TS)                                    0.78       4.07 f
  DP_OP_57J1_122_7320_U159/CO (CMPR42X1TS)                0.39       4.46 f
  DP_OP_57J1_122_7320_U154/S (CMPR42X1TS)                 1.02       5.49 f
  U973/CO (ADDFX2TS)                                      0.64       6.12 f
  U936/CO (ADDFX2TS)                                      0.49       6.61 f
  U937/CO (ADDFX2TS)                                      0.49       7.09 f
  U938/S (ADDFX2TS)                                       0.71       7.80 f
  U1688/CO (CMPR32X2TS)                                   0.72       8.52 f
  U607/CO (ADDFHX1TS)                                     0.41       8.93 f
  U740/CO (ADDFHX2TS)                                     0.30       9.23 f
  U444/CO (CMPR32X2TS)                                    0.46       9.69 f
  U738/CO (ADDFHX2TS)                                     0.30       9.99 f
  U736/CO (ADDFHX2TS)                                     0.29      10.28 f
  U734/CO (ADDFHX2TS)                                     0.29      10.57 f
  U442/S (CMPR32X2TS)                                     0.73      11.30 f
  add7_out[13] (out)                                      0.00      11.30 f
  data arrival time                                                 11.30

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  output external delay                                  -0.05      19.95
  data required time                                                19.95
  --------------------------------------------------------------------------
  data required time                                                19.95
  data arrival time                                                -11.30
  --------------------------------------------------------------------------
  slack (MET)                                                        8.65


  Startpoint: x8_bit[7] (input port clocked by clk)
  Endpoint: dff0_data_out_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x8_bit[7] (in)                                          0.03       0.08 f
  U1259/Y (INVX2TS)                                       0.11       0.18 r
  U1260/Y (INVX2TS)                                       0.08       0.26 f
  U508/Y (OAI21XLTS)                                      0.40       0.67 r
  U705/Y (NOR2X1TS)                                       0.31       0.98 f
  U1580/Y (INVX2TS)                                       0.13       1.11 r
  U471/Y (CLKBUFX2TS)                                     0.17       1.28 r
  U1319/Y (NAND2X1TS)                                     0.14       1.42 f
  U1728/Y (AOI222X1TS)                                    0.45       1.88 r
  U1894/Y (NOR2BX1TS)                                     0.36       2.24 r
  U1895/Y (OAI32X1TS)                                     0.16       2.40 f
  U513/Y (NOR4XLTS)                                       0.48       2.88 r
  U1904/Y (AOI32X1TS)                                     0.41       3.29 f
  U1908/S (CMPR32X2TS)                                    0.78       4.07 f
  DP_OP_57J1_122_7320_U159/CO (CMPR42X1TS)                0.39       4.46 f
  DP_OP_57J1_122_7320_U154/S (CMPR42X1TS)                 1.02       5.49 f
  U973/CO (ADDFX2TS)                                      0.64       6.12 f
  U936/CO (ADDFX2TS)                                      0.49       6.61 f
  U937/CO (ADDFX2TS)                                      0.49       7.09 f
  U938/S (ADDFX2TS)                                       0.71       7.80 f
  U1688/CO (CMPR32X2TS)                                   0.72       8.52 f
  U607/CO (ADDFHX1TS)                                     0.41       8.93 f
  U740/CO (ADDFHX2TS)                                     0.30       9.23 f
  U444/CO (CMPR32X2TS)                                    0.46       9.69 f
  U738/CO (ADDFHX2TS)                                     0.30       9.99 f
  U736/S (ADDFHX2TS)                                      0.57      10.56 r
  dff0_data_out_reg_11_/D (DFFRX2TS)                      0.00      10.56 r
  data arrival time                                                 10.56

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  dff0_data_out_reg_11_/CK (DFFRX2TS)                     0.00      20.00 r
  library setup time                                     -0.58      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                -10.56
  --------------------------------------------------------------------------
  slack (MET)                                                        8.86


  Startpoint: x8_bit[7] (input port clocked by clk)
  Endpoint: add6_out[15]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x8_bit[7] (in)                                          0.03       0.08 f
  U1259/Y (INVX2TS)                                       0.11       0.18 r
  U1260/Y (INVX2TS)                                       0.08       0.26 f
  U508/Y (OAI21XLTS)                                      0.40       0.67 r
  U705/Y (NOR2X1TS)                                       0.31       0.98 f
  U1580/Y (INVX2TS)                                       0.13       1.11 r
  U471/Y (CLKBUFX2TS)                                     0.17       1.28 r
  U1319/Y (NAND2X1TS)                                     0.14       1.42 f
  U1728/Y (AOI222X1TS)                                    0.45       1.88 r
  U1894/Y (NOR2BX1TS)                                     0.36       2.24 r
  U1895/Y (OAI32X1TS)                                     0.16       2.40 f
  U513/Y (NOR4XLTS)                                       0.48       2.88 r
  U1904/Y (AOI32X1TS)                                     0.41       3.29 f
  U1908/S (CMPR32X2TS)                                    0.78       4.07 f
  DP_OP_57J1_122_7320_U159/CO (CMPR42X1TS)                0.39       4.46 f
  DP_OP_57J1_122_7320_U154/S (CMPR42X1TS)                 1.02       5.49 f
  U973/CO (ADDFX2TS)                                      0.64       6.12 f
  U936/CO (ADDFX2TS)                                      0.49       6.61 f
  U937/CO (ADDFX2TS)                                      0.49       7.09 f
  U938/CO (ADDFX2TS)                                      0.48       7.58 f
  U742/CO (ADDFHX2TS)                                     0.31       7.88 f
  U741/CO (ADDFHX2TS)                                     0.29       8.17 f
  U446/CO (CMPR32X2TS)                                    0.46       8.62 f
  U739/CO (ADDFHX2TS)                                     0.30       8.93 f
  U737/CO (ADDFHX2TS)                                     0.29       9.22 f
  U735/CO (ADDFHX2TS)                                     0.29       9.50 f
  U443/CO (CMPR32X2TS)                                    0.46       9.96 f
  U733/CO (ADDFHX2TS)                                     0.31      10.26 f
  U1680/S (CMPR32X2TS)                                    0.74      11.01 f
  add6_out[15] (out)                                      0.00      11.01 f
  data arrival time                                                 11.01

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  output external delay                                  -0.05      19.95
  data required time                                                19.95
  --------------------------------------------------------------------------
  data required time                                                19.95
  data arrival time                                                -11.01
  --------------------------------------------------------------------------
  slack (MET)                                                        8.94


  Startpoint: x8_bit[7] (input port clocked by clk)
  Endpoint: add7_out[12]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x8_bit[7] (in)                                          0.03       0.08 f
  U1259/Y (INVX2TS)                                       0.11       0.18 r
  U1260/Y (INVX2TS)                                       0.08       0.26 f
  U508/Y (OAI21XLTS)                                      0.40       0.67 r
  U705/Y (NOR2X1TS)                                       0.31       0.98 f
  U1580/Y (INVX2TS)                                       0.13       1.11 r
  U471/Y (CLKBUFX2TS)                                     0.17       1.28 r
  U1319/Y (NAND2X1TS)                                     0.14       1.42 f
  U1728/Y (AOI222X1TS)                                    0.45       1.88 r
  U1894/Y (NOR2BX1TS)                                     0.36       2.24 r
  U1895/Y (OAI32X1TS)                                     0.16       2.40 f
  U513/Y (NOR4XLTS)                                       0.48       2.88 r
  U1904/Y (AOI32X1TS)                                     0.41       3.29 f
  U1908/S (CMPR32X2TS)                                    0.78       4.07 f
  DP_OP_57J1_122_7320_U159/CO (CMPR42X1TS)                0.39       4.46 f
  DP_OP_57J1_122_7320_U154/S (CMPR42X1TS)                 1.02       5.49 f
  U973/CO (ADDFX2TS)                                      0.64       6.12 f
  U936/CO (ADDFX2TS)                                      0.49       6.61 f
  U937/CO (ADDFX2TS)                                      0.49       7.09 f
  U938/S (ADDFX2TS)                                       0.71       7.80 f
  U1688/CO (CMPR32X2TS)                                   0.72       8.52 f
  U607/CO (ADDFHX1TS)                                     0.41       8.93 f
  U740/CO (ADDFHX2TS)                                     0.30       9.23 f
  U444/CO (CMPR32X2TS)                                    0.46       9.69 f
  U738/CO (ADDFHX2TS)                                     0.30       9.99 f
  U736/CO (ADDFHX2TS)                                     0.29      10.28 f
  U734/S (ADDFHX2TS)                                      0.57      10.85 r
  add7_out[12] (out)                                      0.00      10.85 r
  data arrival time                                                 10.85

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  output external delay                                  -0.05      19.95
  data required time                                                19.95
  --------------------------------------------------------------------------
  data required time                                                19.95
  data arrival time                                                -10.85
  --------------------------------------------------------------------------
  slack (MET)                                                        9.10


  Startpoint: x8_bit[7] (input port clocked by clk)
  Endpoint: dff0_data_out_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x8_bit[7] (in)                                          0.03       0.08 f
  U1259/Y (INVX2TS)                                       0.11       0.18 r
  U1260/Y (INVX2TS)                                       0.08       0.26 f
  U508/Y (OAI21XLTS)                                      0.40       0.67 r
  U705/Y (NOR2X1TS)                                       0.31       0.98 f
  U1580/Y (INVX2TS)                                       0.13       1.11 r
  U471/Y (CLKBUFX2TS)                                     0.17       1.28 r
  U1319/Y (NAND2X1TS)                                     0.14       1.42 f
  U1728/Y (AOI222X1TS)                                    0.45       1.88 r
  U1894/Y (NOR2BX1TS)                                     0.36       2.24 r
  U1895/Y (OAI32X1TS)                                     0.16       2.40 f
  U513/Y (NOR4XLTS)                                       0.48       2.88 r
  U1904/Y (AOI32X1TS)                                     0.41       3.29 f
  U1908/S (CMPR32X2TS)                                    0.78       4.07 f
  DP_OP_57J1_122_7320_U159/CO (CMPR42X1TS)                0.39       4.46 f
  DP_OP_57J1_122_7320_U154/S (CMPR42X1TS)                 1.02       5.49 f
  U973/CO (ADDFX2TS)                                      0.64       6.12 f
  U936/CO (ADDFX2TS)                                      0.49       6.61 f
  U937/CO (ADDFX2TS)                                      0.49       7.09 f
  U938/S (ADDFX2TS)                                       0.71       7.80 f
  U1688/CO (CMPR32X2TS)                                   0.72       8.52 f
  U607/CO (ADDFHX1TS)                                     0.41       8.93 f
  U740/CO (ADDFHX2TS)                                     0.30       9.23 f
  U444/CO (CMPR32X2TS)                                    0.46       9.69 f
  U738/S (ADDFHX2TS)                                      0.59      10.27 r
  dff0_data_out_reg_10_/D (DFFRX2TS)                      0.00      10.27 r
  data arrival time                                                 10.27

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  dff0_data_out_reg_10_/CK (DFFRX2TS)                     0.00      20.00 r
  library setup time                                     -0.58      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                -10.27
  --------------------------------------------------------------------------
  slack (MET)                                                        9.15


  Startpoint: x8_bit[7] (input port clocked by clk)
  Endpoint: add6_out[14]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x8_bit[7] (in)                                          0.03       0.08 f
  U1259/Y (INVX2TS)                                       0.11       0.18 r
  U1260/Y (INVX2TS)                                       0.08       0.26 f
  U508/Y (OAI21XLTS)                                      0.40       0.67 r
  U705/Y (NOR2X1TS)                                       0.31       0.98 f
  U1580/Y (INVX2TS)                                       0.13       1.11 r
  U471/Y (CLKBUFX2TS)                                     0.17       1.28 r
  U1319/Y (NAND2X1TS)                                     0.14       1.42 f
  U1728/Y (AOI222X1TS)                                    0.45       1.88 r
  U1894/Y (NOR2BX1TS)                                     0.36       2.24 r
  U1895/Y (OAI32X1TS)                                     0.16       2.40 f
  U513/Y (NOR4XLTS)                                       0.48       2.88 r
  U1904/Y (AOI32X1TS)                                     0.41       3.29 f
  U1908/S (CMPR32X2TS)                                    0.78       4.07 f
  DP_OP_57J1_122_7320_U159/CO (CMPR42X1TS)                0.39       4.46 f
  DP_OP_57J1_122_7320_U154/S (CMPR42X1TS)                 1.02       5.49 f
  U973/CO (ADDFX2TS)                                      0.64       6.12 f
  U936/CO (ADDFX2TS)                                      0.49       6.61 f
  U937/CO (ADDFX2TS)                                      0.49       7.09 f
  U938/CO (ADDFX2TS)                                      0.48       7.58 f
  U742/CO (ADDFHX2TS)                                     0.31       7.88 f
  U741/CO (ADDFHX2TS)                                     0.29       8.17 f
  U446/CO (CMPR32X2TS)                                    0.46       8.62 f
  U739/CO (ADDFHX2TS)                                     0.30       8.93 f
  U737/CO (ADDFHX2TS)                                     0.29       9.22 f
  U735/CO (ADDFHX2TS)                                     0.29       9.50 f
  U443/CO (CMPR32X2TS)                                    0.46       9.96 f
  U733/S (ADDFHX2TS)                                      0.61      10.57 r
  add6_out[14] (out)                                      0.00      10.57 r
  data arrival time                                                 10.57

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  output external delay                                  -0.05      19.95
  data required time                                                19.95
  --------------------------------------------------------------------------
  data required time                                                19.95
  data arrival time                                                -10.57
  --------------------------------------------------------------------------
  slack (MET)                                                        9.38


  Startpoint: x8_bit[7] (input port clocked by clk)
  Endpoint: add7_out[11]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x8_bit[7] (in)                                          0.03       0.08 f
  U1259/Y (INVX2TS)                                       0.11       0.18 r
  U1260/Y (INVX2TS)                                       0.08       0.26 f
  U508/Y (OAI21XLTS)                                      0.40       0.67 r
  U705/Y (NOR2X1TS)                                       0.31       0.98 f
  U1580/Y (INVX2TS)                                       0.13       1.11 r
  U471/Y (CLKBUFX2TS)                                     0.17       1.28 r
  U1319/Y (NAND2X1TS)                                     0.14       1.42 f
  U1728/Y (AOI222X1TS)                                    0.45       1.88 r
  U1894/Y (NOR2BX1TS)                                     0.36       2.24 r
  U1895/Y (OAI32X1TS)                                     0.16       2.40 f
  U513/Y (NOR4XLTS)                                       0.48       2.88 r
  U1904/Y (AOI32X1TS)                                     0.41       3.29 f
  U1908/S (CMPR32X2TS)                                    0.78       4.07 f
  DP_OP_57J1_122_7320_U159/CO (CMPR42X1TS)                0.39       4.46 f
  DP_OP_57J1_122_7320_U154/S (CMPR42X1TS)                 1.02       5.49 f
  U973/CO (ADDFX2TS)                                      0.64       6.12 f
  U936/CO (ADDFX2TS)                                      0.49       6.61 f
  U937/CO (ADDFX2TS)                                      0.49       7.09 f
  U938/S (ADDFX2TS)                                       0.71       7.80 f
  U1688/CO (CMPR32X2TS)                                   0.72       8.52 f
  U607/CO (ADDFHX1TS)                                     0.41       8.93 f
  U740/CO (ADDFHX2TS)                                     0.30       9.23 f
  U444/CO (CMPR32X2TS)                                    0.46       9.69 f
  U738/CO (ADDFHX2TS)                                     0.30       9.99 f
  U736/S (ADDFHX2TS)                                      0.57      10.56 r
  add7_out[11] (out)                                      0.00      10.56 r
  data arrival time                                                 10.56

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  output external delay                                  -0.05      19.95
  data required time                                                19.95
  --------------------------------------------------------------------------
  data required time                                                19.95
  data arrival time                                                -10.56
  --------------------------------------------------------------------------
  slack (MET)                                                        9.39


  Startpoint: x8_bit[7] (input port clocked by clk)
  Endpoint: dff0_data_out_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x8_bit[7] (in)                                          0.03       0.08 f
  U1259/Y (INVX2TS)                                       0.11       0.18 r
  U1260/Y (INVX2TS)                                       0.08       0.26 f
  U508/Y (OAI21XLTS)                                      0.40       0.67 r
  U705/Y (NOR2X1TS)                                       0.31       0.98 f
  U1580/Y (INVX2TS)                                       0.13       1.11 r
  U471/Y (CLKBUFX2TS)                                     0.17       1.28 r
  U1319/Y (NAND2X1TS)                                     0.14       1.42 f
  U1728/Y (AOI222X1TS)                                    0.45       1.88 r
  U1894/Y (NOR2BX1TS)                                     0.36       2.24 r
  U1895/Y (OAI32X1TS)                                     0.16       2.40 f
  U513/Y (NOR4XLTS)                                       0.48       2.88 r
  U1904/Y (AOI32X1TS)                                     0.41       3.29 f
  U1908/S (CMPR32X2TS)                                    0.78       4.07 f
  DP_OP_57J1_122_7320_U159/CO (CMPR42X1TS)                0.39       4.46 f
  DP_OP_57J1_122_7320_U154/S (CMPR42X1TS)                 1.02       5.49 f
  U973/CO (ADDFX2TS)                                      0.64       6.12 f
  U936/CO (ADDFX2TS)                                      0.49       6.61 f
  U937/CO (ADDFX2TS)                                      0.49       7.09 f
  U938/S (ADDFX2TS)                                       0.71       7.80 f
  U1688/CO (CMPR32X2TS)                                   0.72       8.52 f
  U607/CO (ADDFHX1TS)                                     0.41       8.93 f
  U740/CO (ADDFHX2TS)                                     0.30       9.23 f
  U444/S (CMPR32X2TS)                                     0.68       9.91 r
  dff0_data_out_reg_9_/D (DFFRX2TS)                       0.00       9.91 r
  data arrival time                                                  9.91

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  dff0_data_out_reg_9_/CK (DFFRX2TS)                      0.00      20.00 r
  library setup time                                     -0.59      19.41
  data required time                                                19.41
  --------------------------------------------------------------------------
  data required time                                                19.41
  data arrival time                                                 -9.91
  --------------------------------------------------------------------------
  slack (MET)                                                        9.50


  Startpoint: x8_bit[7] (input port clocked by clk)
  Endpoint: add7_out[10]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x8_bit[7] (in)                                          0.03       0.08 f
  U1259/Y (INVX2TS)                                       0.11       0.18 r
  U1260/Y (INVX2TS)                                       0.08       0.26 f
  U508/Y (OAI21XLTS)                                      0.40       0.67 r
  U705/Y (NOR2X1TS)                                       0.31       0.98 f
  U1580/Y (INVX2TS)                                       0.13       1.11 r
  U471/Y (CLKBUFX2TS)                                     0.17       1.28 r
  U1319/Y (NAND2X1TS)                                     0.14       1.42 f
  U1728/Y (AOI222X1TS)                                    0.45       1.88 r
  U1894/Y (NOR2BX1TS)                                     0.36       2.24 r
  U1895/Y (OAI32X1TS)                                     0.16       2.40 f
  U513/Y (NOR4XLTS)                                       0.48       2.88 r
  U1904/Y (AOI32X1TS)                                     0.41       3.29 f
  U1908/S (CMPR32X2TS)                                    0.78       4.07 f
  DP_OP_57J1_122_7320_U159/CO (CMPR42X1TS)                0.39       4.46 f
  DP_OP_57J1_122_7320_U154/S (CMPR42X1TS)                 1.02       5.49 f
  U973/CO (ADDFX2TS)                                      0.64       6.12 f
  U936/CO (ADDFX2TS)                                      0.49       6.61 f
  U937/CO (ADDFX2TS)                                      0.49       7.09 f
  U938/S (ADDFX2TS)                                       0.71       7.80 f
  U1688/CO (CMPR32X2TS)                                   0.72       8.52 f
  U607/CO (ADDFHX1TS)                                     0.41       8.93 f
  U740/CO (ADDFHX2TS)                                     0.30       9.23 f
  U444/CO (CMPR32X2TS)                                    0.46       9.69 f
  U738/S (ADDFHX2TS)                                      0.59      10.27 r
  add7_out[10] (out)                                      0.00      10.27 r
  data arrival time                                                 10.27

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  output external delay                                  -0.05      19.95
  data required time                                                19.95
  --------------------------------------------------------------------------
  data required time                                                19.95
  data arrival time                                                -10.27
  --------------------------------------------------------------------------
  slack (MET)                                                        9.68


  Startpoint: x8_bit[7] (input port clocked by clk)
  Endpoint: add6_out[13]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x8_bit[7] (in)                                          0.03       0.08 f
  U1259/Y (INVX2TS)                                       0.11       0.18 r
  U1260/Y (INVX2TS)                                       0.08       0.26 f
  U508/Y (OAI21XLTS)                                      0.40       0.67 r
  U705/Y (NOR2X1TS)                                       0.31       0.98 f
  U1580/Y (INVX2TS)                                       0.13       1.11 r
  U471/Y (CLKBUFX2TS)                                     0.17       1.28 r
  U1319/Y (NAND2X1TS)                                     0.14       1.42 f
  U1728/Y (AOI222X1TS)                                    0.45       1.88 r
  U1894/Y (NOR2BX1TS)                                     0.36       2.24 r
  U1895/Y (OAI32X1TS)                                     0.16       2.40 f
  U513/Y (NOR4XLTS)                                       0.48       2.88 r
  U1904/Y (AOI32X1TS)                                     0.41       3.29 f
  U1908/S (CMPR32X2TS)                                    0.78       4.07 f
  DP_OP_57J1_122_7320_U159/CO (CMPR42X1TS)                0.39       4.46 f
  DP_OP_57J1_122_7320_U154/S (CMPR42X1TS)                 1.02       5.49 f
  U973/CO (ADDFX2TS)                                      0.64       6.12 f
  U936/CO (ADDFX2TS)                                      0.49       6.61 f
  U937/CO (ADDFX2TS)                                      0.49       7.09 f
  U938/CO (ADDFX2TS)                                      0.48       7.58 f
  U742/CO (ADDFHX2TS)                                     0.31       7.88 f
  U741/CO (ADDFHX2TS)                                     0.29       8.17 f
  U446/CO (CMPR32X2TS)                                    0.46       8.62 f
  U739/CO (ADDFHX2TS)                                     0.30       8.93 f
  U737/CO (ADDFHX2TS)                                     0.29       9.22 f
  U735/CO (ADDFHX2TS)                                     0.29       9.50 f
  U443/S (CMPR32X2TS)                                     0.74      10.25 f
  add6_out[13] (out)                                      0.00      10.25 f
  data arrival time                                                 10.25

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  output external delay                                  -0.05      19.95
  data required time                                                19.95
  --------------------------------------------------------------------------
  data required time                                                19.95
  data arrival time                                                -10.25
  --------------------------------------------------------------------------
  slack (MET)                                                        9.70


  Startpoint: x8_bit[7] (input port clocked by clk)
  Endpoint: dff0_data_out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x8_bit[7] (in)                                          0.03       0.08 f
  U1259/Y (INVX2TS)                                       0.11       0.18 r
  U1260/Y (INVX2TS)                                       0.08       0.26 f
  U508/Y (OAI21XLTS)                                      0.40       0.67 r
  U705/Y (NOR2X1TS)                                       0.31       0.98 f
  U1580/Y (INVX2TS)                                       0.13       1.11 r
  U471/Y (CLKBUFX2TS)                                     0.17       1.28 r
  U1319/Y (NAND2X1TS)                                     0.14       1.42 f
  U1728/Y (AOI222X1TS)                                    0.45       1.88 r
  U1894/Y (NOR2BX1TS)                                     0.36       2.24 r
  U1895/Y (OAI32X1TS)                                     0.16       2.40 f
  U513/Y (NOR4XLTS)                                       0.48       2.88 r
  U1904/Y (AOI32X1TS)                                     0.41       3.29 f
  U1908/S (CMPR32X2TS)                                    0.78       4.07 f
  DP_OP_57J1_122_7320_U159/CO (CMPR42X1TS)                0.39       4.46 f
  DP_OP_57J1_122_7320_U154/S (CMPR42X1TS)                 1.02       5.49 f
  U973/CO (ADDFX2TS)                                      0.64       6.12 f
  U936/CO (ADDFX2TS)                                      0.49       6.61 f
  U937/CO (ADDFX2TS)                                      0.49       7.09 f
  U938/S (ADDFX2TS)                                       0.71       7.80 f
  U1688/CO (CMPR32X2TS)                                   0.72       8.52 f
  U607/S (ADDFHX1TS)                                      0.95       9.47 r
  dff0_data_out_reg_7_/D (DFFRX2TS)                       0.00       9.47 r
  data arrival time                                                  9.47

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  dff0_data_out_reg_7_/CK (DFFRX2TS)                      0.00      20.00 r
  library setup time                                     -0.74      19.26
  data required time                                                19.26
  --------------------------------------------------------------------------
  data required time                                                19.26
  data arrival time                                                 -9.47
  --------------------------------------------------------------------------
  slack (MET)                                                        9.78


  Startpoint: x8_bit[7] (input port clocked by clk)
  Endpoint: dff0_data_out_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x8_bit[7] (in)                                          0.03       0.08 f
  U1259/Y (INVX2TS)                                       0.11       0.18 r
  U1260/Y (INVX2TS)                                       0.08       0.26 f
  U508/Y (OAI21XLTS)                                      0.40       0.67 r
  U705/Y (NOR2X1TS)                                       0.31       0.98 f
  U1580/Y (INVX2TS)                                       0.13       1.11 r
  U471/Y (CLKBUFX2TS)                                     0.17       1.28 r
  U1319/Y (NAND2X1TS)                                     0.14       1.42 f
  U1728/Y (AOI222X1TS)                                    0.45       1.88 r
  U1894/Y (NOR2BX1TS)                                     0.36       2.24 r
  U1895/Y (OAI32X1TS)                                     0.16       2.40 f
  U513/Y (NOR4XLTS)                                       0.48       2.88 r
  U1904/Y (AOI32X1TS)                                     0.41       3.29 f
  U1908/S (CMPR32X2TS)                                    0.78       4.07 f
  DP_OP_57J1_122_7320_U159/CO (CMPR42X1TS)                0.39       4.46 f
  DP_OP_57J1_122_7320_U154/S (CMPR42X1TS)                 1.02       5.49 f
  U973/CO (ADDFX2TS)                                      0.64       6.12 f
  U936/CO (ADDFX2TS)                                      0.49       6.61 f
  U937/CO (ADDFX2TS)                                      0.49       7.09 f
  U938/S (ADDFX2TS)                                       0.71       7.80 f
  U1688/CO (CMPR32X2TS)                                   0.72       8.52 f
  U607/CO (ADDFHX1TS)                                     0.41       8.93 f
  U740/S (ADDFHX2TS)                                      0.58       9.51 r
  dff0_data_out_reg_8_/D (DFFRX2TS)                       0.00       9.51 r
  data arrival time                                                  9.51

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  dff0_data_out_reg_8_/CK (DFFRX2TS)                      0.00      20.00 r
  library setup time                                     -0.58      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                 -9.51
  --------------------------------------------------------------------------
  slack (MET)                                                        9.91


  Startpoint: x8_bit[7] (input port clocked by clk)
  Endpoint: add7_out[9]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x8_bit[7] (in)                                          0.03       0.08 f
  U1259/Y (INVX2TS)                                       0.11       0.18 r
  U1260/Y (INVX2TS)                                       0.08       0.26 f
  U508/Y (OAI21XLTS)                                      0.40       0.67 r
  U705/Y (NOR2X1TS)                                       0.31       0.98 f
  U1580/Y (INVX2TS)                                       0.13       1.11 r
  U471/Y (CLKBUFX2TS)                                     0.17       1.28 r
  U1319/Y (NAND2X1TS)                                     0.14       1.42 f
  U1728/Y (AOI222X1TS)                                    0.45       1.88 r
  U1894/Y (NOR2BX1TS)                                     0.36       2.24 r
  U1895/Y (OAI32X1TS)                                     0.16       2.40 f
  U513/Y (NOR4XLTS)                                       0.48       2.88 r
  U1904/Y (AOI32X1TS)                                     0.41       3.29 f
  U1908/S (CMPR32X2TS)                                    0.78       4.07 f
  DP_OP_57J1_122_7320_U159/CO (CMPR42X1TS)                0.39       4.46 f
  DP_OP_57J1_122_7320_U154/S (CMPR42X1TS)                 1.02       5.49 f
  U973/CO (ADDFX2TS)                                      0.64       6.12 f
  U936/CO (ADDFX2TS)                                      0.49       6.61 f
  U937/CO (ADDFX2TS)                                      0.49       7.09 f
  U938/S (ADDFX2TS)                                       0.71       7.80 f
  U1688/CO (CMPR32X2TS)                                   0.72       8.52 f
  U607/CO (ADDFHX1TS)                                     0.41       8.93 f
  U740/CO (ADDFHX2TS)                                     0.30       9.23 f
  U444/S (CMPR32X2TS)                                     0.73       9.96 f
  add7_out[9] (out)                                       0.00       9.96 f
  data arrival time                                                  9.96

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  output external delay                                  -0.05      19.95
  data required time                                                19.95
  --------------------------------------------------------------------------
  data required time                                                19.95
  data arrival time                                                 -9.96
  --------------------------------------------------------------------------
  slack (MET)                                                        9.99


  Startpoint: x8_bit[7] (input port clocked by clk)
  Endpoint: add6_out[12]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x8_bit[7] (in)                                          0.03       0.08 f
  U1259/Y (INVX2TS)                                       0.11       0.18 r
  U1260/Y (INVX2TS)                                       0.08       0.26 f
  U508/Y (OAI21XLTS)                                      0.40       0.67 r
  U705/Y (NOR2X1TS)                                       0.31       0.98 f
  U1580/Y (INVX2TS)                                       0.13       1.11 r
  U471/Y (CLKBUFX2TS)                                     0.17       1.28 r
  U1319/Y (NAND2X1TS)                                     0.14       1.42 f
  U1728/Y (AOI222X1TS)                                    0.45       1.88 r
  U1894/Y (NOR2BX1TS)                                     0.36       2.24 r
  U1895/Y (OAI32X1TS)                                     0.16       2.40 f
  U513/Y (NOR4XLTS)                                       0.48       2.88 r
  U1904/Y (AOI32X1TS)                                     0.41       3.29 f
  U1908/S (CMPR32X2TS)                                    0.78       4.07 f
  DP_OP_57J1_122_7320_U159/CO (CMPR42X1TS)                0.39       4.46 f
  DP_OP_57J1_122_7320_U154/S (CMPR42X1TS)                 1.02       5.49 f
  U973/CO (ADDFX2TS)                                      0.64       6.12 f
  U936/CO (ADDFX2TS)                                      0.49       6.61 f
  U937/CO (ADDFX2TS)                                      0.49       7.09 f
  U938/CO (ADDFX2TS)                                      0.48       7.58 f
  U742/CO (ADDFHX2TS)                                     0.31       7.88 f
  U741/CO (ADDFHX2TS)                                     0.29       8.17 f
  U446/CO (CMPR32X2TS)                                    0.46       8.62 f
  U739/CO (ADDFHX2TS)                                     0.30       8.93 f
  U737/CO (ADDFHX2TS)                                     0.29       9.22 f
  U735/S (ADDFHX2TS)                                      0.60       9.81 r
  add6_out[12] (out)                                      0.00       9.81 r
  data arrival time                                                  9.81

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  output external delay                                  -0.05      19.95
  data required time                                                19.95
  --------------------------------------------------------------------------
  data required time                                                19.95
  data arrival time                                                 -9.81
  --------------------------------------------------------------------------
  slack (MET)                                                       10.14


  Startpoint: x8_bit[7] (input port clocked by clk)
  Endpoint: add6_out[11]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x8_bit[7] (in)                                          0.03       0.08 f
  U1259/Y (INVX2TS)                                       0.11       0.18 r
  U1260/Y (INVX2TS)                                       0.08       0.26 f
  U508/Y (OAI21XLTS)                                      0.40       0.67 r
  U705/Y (NOR2X1TS)                                       0.31       0.98 f
  U1580/Y (INVX2TS)                                       0.13       1.11 r
  U471/Y (CLKBUFX2TS)                                     0.17       1.28 r
  U1319/Y (NAND2X1TS)                                     0.14       1.42 f
  U1728/Y (AOI222X1TS)                                    0.45       1.88 r
  U1894/Y (NOR2BX1TS)                                     0.36       2.24 r
  U1895/Y (OAI32X1TS)                                     0.16       2.40 f
  U513/Y (NOR4XLTS)                                       0.48       2.88 r
  U1904/Y (AOI32X1TS)                                     0.41       3.29 f
  U1908/S (CMPR32X2TS)                                    0.78       4.07 f
  DP_OP_57J1_122_7320_U159/CO (CMPR42X1TS)                0.39       4.46 f
  DP_OP_57J1_122_7320_U154/S (CMPR42X1TS)                 1.02       5.49 f
  U973/CO (ADDFX2TS)                                      0.64       6.12 f
  U936/CO (ADDFX2TS)                                      0.49       6.61 f
  U937/CO (ADDFX2TS)                                      0.49       7.09 f
  U938/CO (ADDFX2TS)                                      0.48       7.58 f
  U742/CO (ADDFHX2TS)                                     0.31       7.88 f
  U741/CO (ADDFHX2TS)                                     0.29       8.17 f
  U446/CO (CMPR32X2TS)                                    0.46       8.62 f
  U739/CO (ADDFHX2TS)                                     0.30       8.93 f
  U737/S (ADDFHX2TS)                                      0.60       9.52 r
  add6_out[11] (out)                                      0.00       9.52 r
  data arrival time                                                  9.52

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  output external delay                                  -0.05      19.95
  data required time                                                19.95
  --------------------------------------------------------------------------
  data required time                                                19.95
  data arrival time                                                 -9.52
  --------------------------------------------------------------------------
  slack (MET)                                                       10.43


  Startpoint: x8_bit[7] (input port clocked by clk)
  Endpoint: add7_out[8]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x8_bit[7] (in)                                          0.03       0.08 f
  U1259/Y (INVX2TS)                                       0.11       0.18 r
  U1260/Y (INVX2TS)                                       0.08       0.26 f
  U508/Y (OAI21XLTS)                                      0.40       0.67 r
  U705/Y (NOR2X1TS)                                       0.31       0.98 f
  U1580/Y (INVX2TS)                                       0.13       1.11 r
  U471/Y (CLKBUFX2TS)                                     0.17       1.28 r
  U1319/Y (NAND2X1TS)                                     0.14       1.42 f
  U1728/Y (AOI222X1TS)                                    0.45       1.88 r
  U1894/Y (NOR2BX1TS)                                     0.36       2.24 r
  U1895/Y (OAI32X1TS)                                     0.16       2.40 f
  U513/Y (NOR4XLTS)                                       0.48       2.88 r
  U1904/Y (AOI32X1TS)                                     0.41       3.29 f
  U1908/S (CMPR32X2TS)                                    0.78       4.07 f
  DP_OP_57J1_122_7320_U159/CO (CMPR42X1TS)                0.39       4.46 f
  DP_OP_57J1_122_7320_U154/S (CMPR42X1TS)                 1.02       5.49 f
  U973/CO (ADDFX2TS)                                      0.64       6.12 f
  U936/CO (ADDFX2TS)                                      0.49       6.61 f
  U937/CO (ADDFX2TS)                                      0.49       7.09 f
  U938/S (ADDFX2TS)                                       0.71       7.80 f
  U1688/CO (CMPR32X2TS)                                   0.72       8.52 f
  U607/CO (ADDFHX1TS)                                     0.41       8.93 f
  U740/S (ADDFHX2TS)                                      0.58       9.51 r
  add7_out[8] (out)                                       0.00       9.51 r
  data arrival time                                                  9.51

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  output external delay                                  -0.05      19.95
  data required time                                                19.95
  --------------------------------------------------------------------------
  data required time                                                19.95
  data arrival time                                                 -9.51
  --------------------------------------------------------------------------
  slack (MET)                                                       10.44


  Startpoint: x8_bit[7] (input port clocked by clk)
  Endpoint: add7_out[7]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x8_bit[7] (in)                                          0.03       0.08 f
  U1259/Y (INVX2TS)                                       0.11       0.18 r
  U1260/Y (INVX2TS)                                       0.08       0.26 f
  U508/Y (OAI21XLTS)                                      0.40       0.67 r
  U705/Y (NOR2X1TS)                                       0.31       0.98 f
  U1580/Y (INVX2TS)                                       0.13       1.11 r
  U471/Y (CLKBUFX2TS)                                     0.17       1.28 r
  U1319/Y (NAND2X1TS)                                     0.14       1.42 f
  U1728/Y (AOI222X1TS)                                    0.45       1.88 r
  U1894/Y (NOR2BX1TS)                                     0.36       2.24 r
  U1895/Y (OAI32X1TS)                                     0.16       2.40 f
  U513/Y (NOR4XLTS)                                       0.48       2.88 r
  U1904/Y (AOI32X1TS)                                     0.41       3.29 f
  U1908/S (CMPR32X2TS)                                    0.78       4.07 f
  DP_OP_57J1_122_7320_U159/CO (CMPR42X1TS)                0.39       4.46 f
  DP_OP_57J1_122_7320_U154/S (CMPR42X1TS)                 1.02       5.49 f
  U973/CO (ADDFX2TS)                                      0.64       6.12 f
  U936/CO (ADDFX2TS)                                      0.49       6.61 f
  U937/CO (ADDFX2TS)                                      0.49       7.09 f
  U938/S (ADDFX2TS)                                       0.71       7.80 f
  U1688/CO (CMPR32X2TS)                                   0.72       8.52 f
  U607/S (ADDFHX1TS)                                      0.95       9.47 r
  add7_out[7] (out)                                       0.00       9.47 r
  data arrival time                                                  9.47

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  output external delay                                  -0.05      19.95
  data required time                                                19.95
  --------------------------------------------------------------------------
  data required time                                                19.95
  data arrival time                                                 -9.47
  --------------------------------------------------------------------------
  slack (MET)                                                       10.48


  Startpoint: x8_bit[7] (input port clocked by clk)
  Endpoint: dff0_data_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x8_bit[7] (in)                                          0.03       0.08 f
  U1259/Y (INVX2TS)                                       0.11       0.18 r
  U1260/Y (INVX2TS)                                       0.08       0.26 f
  U508/Y (OAI21XLTS)                                      0.40       0.67 r
  U705/Y (NOR2X1TS)                                       0.31       0.98 f
  U1580/Y (INVX2TS)                                       0.13       1.11 r
  U471/Y (CLKBUFX2TS)                                     0.17       1.28 r
  U1319/Y (NAND2X1TS)                                     0.14       1.42 f
  U1728/Y (AOI222X1TS)                                    0.45       1.88 r
  U1894/Y (NOR2BX1TS)                                     0.36       2.24 r
  U1895/Y (OAI32X1TS)                                     0.16       2.40 f
  U513/Y (NOR4XLTS)                                       0.48       2.88 r
  U1904/Y (AOI32X1TS)                                     0.41       3.29 f
  U1908/S (CMPR32X2TS)                                    0.78       4.07 f
  DP_OP_57J1_122_7320_U159/CO (CMPR42X1TS)                0.39       4.46 f
  DP_OP_57J1_122_7320_U154/S (CMPR42X1TS)                 1.02       5.49 f
  U973/CO (ADDFX2TS)                                      0.64       6.12 f
  U936/CO (ADDFX2TS)                                      0.49       6.61 f
  U937/CO (ADDFX2TS)                                      0.49       7.09 f
  U938/S (ADDFX2TS)                                       0.70       7.79 r
  U1688/S (CMPR32X2TS)                                    1.06       8.85 f
  dff0_data_out_reg_6_/D (DFFRX2TS)                       0.00       8.85 f
  data arrival time                                                  8.85

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  dff0_data_out_reg_6_/CK (DFFRX2TS)                      0.00      20.00 r
  library setup time                                     -0.52      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -8.85
  --------------------------------------------------------------------------
  slack (MET)                                                       10.63


  Startpoint: x8_bit[7] (input port clocked by clk)
  Endpoint: add6_out[10]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x8_bit[7] (in)                                          0.03       0.08 f
  U1259/Y (INVX2TS)                                       0.11       0.18 r
  U1260/Y (INVX2TS)                                       0.08       0.26 f
  U508/Y (OAI21XLTS)                                      0.40       0.67 r
  U705/Y (NOR2X1TS)                                       0.31       0.98 f
  U1580/Y (INVX2TS)                                       0.13       1.11 r
  U471/Y (CLKBUFX2TS)                                     0.17       1.28 r
  U1319/Y (NAND2X1TS)                                     0.14       1.42 f
  U1728/Y (AOI222X1TS)                                    0.45       1.88 r
  U1894/Y (NOR2BX1TS)                                     0.36       2.24 r
  U1895/Y (OAI32X1TS)                                     0.16       2.40 f
  U513/Y (NOR4XLTS)                                       0.48       2.88 r
  U1904/Y (AOI32X1TS)                                     0.41       3.29 f
  U1908/S (CMPR32X2TS)                                    0.78       4.07 f
  DP_OP_57J1_122_7320_U159/CO (CMPR42X1TS)                0.39       4.46 f
  DP_OP_57J1_122_7320_U154/S (CMPR42X1TS)                 1.02       5.49 f
  U973/CO (ADDFX2TS)                                      0.64       6.12 f
  U936/CO (ADDFX2TS)                                      0.49       6.61 f
  U937/CO (ADDFX2TS)                                      0.49       7.09 f
  U938/CO (ADDFX2TS)                                      0.48       7.58 f
  U742/CO (ADDFHX2TS)                                     0.31       7.88 f
  U741/CO (ADDFHX2TS)                                     0.29       8.17 f
  U446/CO (CMPR32X2TS)                                    0.46       8.62 f
  U739/S (ADDFHX2TS)                                      0.61       9.24 r
  add6_out[10] (out)                                      0.00       9.24 r
  data arrival time                                                  9.24

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  output external delay                                  -0.05      19.95
  data required time                                                19.95
  --------------------------------------------------------------------------
  data required time                                                19.95
  data arrival time                                                 -9.24
  --------------------------------------------------------------------------
  slack (MET)                                                       10.71


  Startpoint: x8_bit[7] (input port clocked by clk)
  Endpoint: add6_out[9]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x8_bit[7] (in)                                          0.03       0.08 f
  U1259/Y (INVX2TS)                                       0.11       0.18 r
  U1260/Y (INVX2TS)                                       0.08       0.26 f
  U508/Y (OAI21XLTS)                                      0.40       0.67 r
  U705/Y (NOR2X1TS)                                       0.31       0.98 f
  U1580/Y (INVX2TS)                                       0.13       1.11 r
  U471/Y (CLKBUFX2TS)                                     0.17       1.28 r
  U1319/Y (NAND2X1TS)                                     0.14       1.42 f
  U1728/Y (AOI222X1TS)                                    0.45       1.88 r
  U1894/Y (NOR2BX1TS)                                     0.36       2.24 r
  U1895/Y (OAI32X1TS)                                     0.16       2.40 f
  U513/Y (NOR4XLTS)                                       0.48       2.88 r
  U1904/Y (AOI32X1TS)                                     0.41       3.29 f
  U1908/S (CMPR32X2TS)                                    0.78       4.07 f
  DP_OP_57J1_122_7320_U159/CO (CMPR42X1TS)                0.39       4.46 f
  DP_OP_57J1_122_7320_U154/S (CMPR42X1TS)                 1.02       5.49 f
  U973/CO (ADDFX2TS)                                      0.64       6.12 f
  U936/CO (ADDFX2TS)                                      0.49       6.61 f
  U937/CO (ADDFX2TS)                                      0.49       7.09 f
  U938/CO (ADDFX2TS)                                      0.48       7.58 f
  U742/CO (ADDFHX2TS)                                     0.31       7.88 f
  U741/CO (ADDFHX2TS)                                     0.29       8.17 f
  U446/S (CMPR32X2TS)                                     0.74       8.91 f
  add6_out[9] (out)                                       0.00       8.91 f
  data arrival time                                                  8.91

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  output external delay                                  -0.05      19.95
  data required time                                                19.95
  --------------------------------------------------------------------------
  data required time                                                19.95
  data arrival time                                                 -8.91
  --------------------------------------------------------------------------
  slack (MET)                                                       11.04


  Startpoint: x8_bit[7] (input port clocked by clk)
  Endpoint: add7_out[6]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x8_bit[7] (in)                                          0.03       0.08 f
  U1259/Y (INVX2TS)                                       0.11       0.18 r
  U1260/Y (INVX2TS)                                       0.08       0.26 f
  U508/Y (OAI21XLTS)                                      0.40       0.67 r
  U705/Y (NOR2X1TS)                                       0.31       0.98 f
  U1580/Y (INVX2TS)                                       0.13       1.11 r
  U471/Y (CLKBUFX2TS)                                     0.17       1.28 r
  U1319/Y (NAND2X1TS)                                     0.14       1.42 f
  U1728/Y (AOI222X1TS)                                    0.45       1.88 r
  U1894/Y (NOR2BX1TS)                                     0.36       2.24 r
  U1895/Y (OAI32X1TS)                                     0.16       2.40 f
  U513/Y (NOR4XLTS)                                       0.48       2.88 r
  U1904/Y (AOI32X1TS)                                     0.41       3.29 f
  U1908/S (CMPR32X2TS)                                    0.78       4.07 f
  DP_OP_57J1_122_7320_U159/CO (CMPR42X1TS)                0.39       4.46 f
  DP_OP_57J1_122_7320_U154/S (CMPR42X1TS)                 1.02       5.49 f
  U973/CO (ADDFX2TS)                                      0.64       6.12 f
  U936/CO (ADDFX2TS)                                      0.49       6.61 f
  U937/CO (ADDFX2TS)                                      0.49       7.09 f
  U938/S (ADDFX2TS)                                       0.70       7.79 r
  U1688/S (CMPR32X2TS)                                    1.06       8.85 f
  add7_out[6] (out)                                       0.00       8.85 f
  data arrival time                                                  8.85

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  output external delay                                  -0.05      19.95
  data required time                                                19.95
  --------------------------------------------------------------------------
  data required time                                                19.95
  data arrival time                                                 -8.85
  --------------------------------------------------------------------------
  slack (MET)                                                       11.10


  Startpoint: x8_bit[7] (input port clocked by clk)
  Endpoint: dff0_data_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x8_bit[7] (in)                                          0.03       0.08 f
  U1259/Y (INVX2TS)                                       0.11       0.18 r
  U1260/Y (INVX2TS)                                       0.08       0.26 f
  U508/Y (OAI21XLTS)                                      0.40       0.67 r
  U705/Y (NOR2X1TS)                                       0.31       0.98 f
  U1580/Y (INVX2TS)                                       0.13       1.11 r
  U471/Y (CLKBUFX2TS)                                     0.17       1.28 r
  U1319/Y (NAND2X1TS)                                     0.14       1.42 f
  U1728/Y (AOI222X1TS)                                    0.45       1.88 r
  U1894/Y (NOR2BX1TS)                                     0.36       2.24 r
  U1895/Y (OAI32X1TS)                                     0.16       2.40 f
  U513/Y (NOR4XLTS)                                       0.48       2.88 r
  U1904/Y (AOI32X1TS)                                     0.41       3.29 f
  U1908/S (CMPR32X2TS)                                    0.78       4.07 f
  DP_OP_57J1_122_7320_U159/CO (CMPR42X1TS)                0.39       4.46 f
  DP_OP_57J1_122_7320_U154/S (CMPR42X1TS)                 1.02       5.49 f
  U973/CO (ADDFX2TS)                                      0.64       6.12 f
  U936/CO (ADDFX2TS)                                      0.49       6.61 f
  U937/S (ADDFX2TS)                                       0.70       7.30 r
  U1909/S (CMPR32X2TS)                                    1.06       8.36 f
  dff0_data_out_reg_5_/D (DFFRX2TS)                       0.00       8.36 f
  data arrival time                                                  8.36

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  dff0_data_out_reg_5_/CK (DFFRX2TS)                      0.00      20.00 r
  library setup time                                     -0.52      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -8.36
  --------------------------------------------------------------------------
  slack (MET)                                                       11.11


  Startpoint: x8_bit[7] (input port clocked by clk)
  Endpoint: add6_out[8]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x8_bit[7] (in)                                          0.03       0.08 f
  U1259/Y (INVX2TS)                                       0.11       0.18 r
  U1260/Y (INVX2TS)                                       0.08       0.26 f
  U508/Y (OAI21XLTS)                                      0.40       0.67 r
  U705/Y (NOR2X1TS)                                       0.31       0.98 f
  U1580/Y (INVX2TS)                                       0.13       1.11 r
  U471/Y (CLKBUFX2TS)                                     0.17       1.28 r
  U1319/Y (NAND2X1TS)                                     0.14       1.42 f
  U1728/Y (AOI222X1TS)                                    0.45       1.88 r
  U1894/Y (NOR2BX1TS)                                     0.36       2.24 r
  U1895/Y (OAI32X1TS)                                     0.16       2.40 f
  U513/Y (NOR4XLTS)                                       0.48       2.88 r
  U1904/Y (AOI32X1TS)                                     0.41       3.29 f
  U1908/S (CMPR32X2TS)                                    0.78       4.07 f
  DP_OP_57J1_122_7320_U159/CO (CMPR42X1TS)                0.39       4.46 f
  DP_OP_57J1_122_7320_U154/S (CMPR42X1TS)                 1.02       5.49 f
  U973/CO (ADDFX2TS)                                      0.64       6.12 f
  U936/CO (ADDFX2TS)                                      0.49       6.61 f
  U937/CO (ADDFX2TS)                                      0.49       7.09 f
  U938/CO (ADDFX2TS)                                      0.48       7.58 f
  U742/CO (ADDFHX2TS)                                     0.31       7.88 f
  U741/S (ADDFHX2TS)                                      0.60       8.48 r
  add6_out[8] (out)                                       0.00       8.48 r
  data arrival time                                                  8.48

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  output external delay                                  -0.05      19.95
  data required time                                                19.95
  --------------------------------------------------------------------------
  data required time                                                19.95
  data arrival time                                                 -8.48
  --------------------------------------------------------------------------
  slack (MET)                                                       11.47


  Startpoint: x8_bit[7] (input port clocked by clk)
  Endpoint: add7_out[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x8_bit[7] (in)                                          0.03       0.08 f
  U1259/Y (INVX2TS)                                       0.11       0.18 r
  U1260/Y (INVX2TS)                                       0.08       0.26 f
  U508/Y (OAI21XLTS)                                      0.40       0.67 r
  U705/Y (NOR2X1TS)                                       0.31       0.98 f
  U1580/Y (INVX2TS)                                       0.13       1.11 r
  U471/Y (CLKBUFX2TS)                                     0.17       1.28 r
  U1319/Y (NAND2X1TS)                                     0.14       1.42 f
  U1728/Y (AOI222X1TS)                                    0.45       1.88 r
  U1894/Y (NOR2BX1TS)                                     0.36       2.24 r
  U1895/Y (OAI32X1TS)                                     0.16       2.40 f
  U513/Y (NOR4XLTS)                                       0.48       2.88 r
  U1904/Y (AOI32X1TS)                                     0.41       3.29 f
  U1908/S (CMPR32X2TS)                                    0.78       4.07 f
  DP_OP_57J1_122_7320_U159/CO (CMPR42X1TS)                0.39       4.46 f
  DP_OP_57J1_122_7320_U154/S (CMPR42X1TS)                 1.02       5.49 f
  U973/CO (ADDFX2TS)                                      0.64       6.12 f
  U936/CO (ADDFX2TS)                                      0.49       6.61 f
  U937/S (ADDFX2TS)                                       0.70       7.30 r
  U1909/S (CMPR32X2TS)                                    1.06       8.36 f
  add7_out[5] (out)                                       0.00       8.36 f
  data arrival time                                                  8.36

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  output external delay                                  -0.05      19.95
  data required time                                                19.95
  --------------------------------------------------------------------------
  data required time                                                19.95
  data arrival time                                                 -8.36
  --------------------------------------------------------------------------
  slack (MET)                                                       11.59


  Startpoint: x8_bit[7] (input port clocked by clk)
  Endpoint: dff0_data_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x8_bit[7] (in)                                          0.03       0.08 f
  U1259/Y (INVX2TS)                                       0.11       0.18 r
  U1260/Y (INVX2TS)                                       0.08       0.26 f
  U508/Y (OAI21XLTS)                                      0.40       0.67 r
  U705/Y (NOR2X1TS)                                       0.31       0.98 f
  U1580/Y (INVX2TS)                                       0.13       1.11 r
  U471/Y (CLKBUFX2TS)                                     0.17       1.28 r
  U1319/Y (NAND2X1TS)                                     0.14       1.42 f
  U1728/Y (AOI222X1TS)                                    0.45       1.88 r
  U1894/Y (NOR2BX1TS)                                     0.36       2.24 r
  U1895/Y (OAI32X1TS)                                     0.16       2.40 f
  U513/Y (NOR4XLTS)                                       0.48       2.88 r
  U1904/Y (AOI32X1TS)                                     0.41       3.29 f
  U1908/S (CMPR32X2TS)                                    0.78       4.07 f
  DP_OP_57J1_122_7320_U159/CO (CMPR42X1TS)                0.39       4.46 f
  DP_OP_57J1_122_7320_U154/S (CMPR42X1TS)                 1.02       5.49 f
  U973/CO (ADDFX2TS)                                      0.64       6.12 f
  U936/S (ADDFX2TS)                                       0.70       6.82 r
  U1809/S (CMPR32X2TS)                                    1.06       7.88 f
  dff0_data_out_reg_4_/D (DFFRX2TS)                       0.00       7.88 f
  data arrival time                                                  7.88

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  dff0_data_out_reg_4_/CK (DFFRX2TS)                      0.00      20.00 r
  library setup time                                     -0.52      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -7.88
  --------------------------------------------------------------------------
  slack (MET)                                                       11.60


  Startpoint: x8_bit[7] (input port clocked by clk)
  Endpoint: add6_out[7]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x8_bit[7] (in)                                          0.03       0.08 f
  U1259/Y (INVX2TS)                                       0.11       0.18 r
  U1260/Y (INVX2TS)                                       0.08       0.26 f
  U508/Y (OAI21XLTS)                                      0.40       0.67 r
  U705/Y (NOR2X1TS)                                       0.31       0.98 f
  U1580/Y (INVX2TS)                                       0.13       1.11 r
  U471/Y (CLKBUFX2TS)                                     0.17       1.28 r
  U1319/Y (NAND2X1TS)                                     0.14       1.42 f
  U1728/Y (AOI222X1TS)                                    0.45       1.88 r
  U1894/Y (NOR2BX1TS)                                     0.36       2.24 r
  U1895/Y (OAI32X1TS)                                     0.16       2.40 f
  U513/Y (NOR4XLTS)                                       0.48       2.88 r
  U1904/Y (AOI32X1TS)                                     0.41       3.29 f
  U1908/S (CMPR32X2TS)                                    0.78       4.07 f
  DP_OP_57J1_122_7320_U159/CO (CMPR42X1TS)                0.39       4.46 f
  DP_OP_57J1_122_7320_U154/S (CMPR42X1TS)                 1.02       5.49 f
  U973/CO (ADDFX2TS)                                      0.64       6.12 f
  U936/CO (ADDFX2TS)                                      0.49       6.61 f
  U937/CO (ADDFX2TS)                                      0.49       7.09 f
  U938/CO (ADDFX2TS)                                      0.48       7.58 f
  U742/S (ADDFHX2TS)                                      0.60       8.18 r
  add6_out[7] (out)                                       0.00       8.18 r
  data arrival time                                                  8.18

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  output external delay                                  -0.05      19.95
  data required time                                                19.95
  --------------------------------------------------------------------------
  data required time                                                19.95
  data arrival time                                                 -8.18
  --------------------------------------------------------------------------
  slack (MET)                                                       11.77


  Startpoint: x8_bit[7] (input port clocked by clk)
  Endpoint: dff0_data_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x8_bit[7] (in)                                          0.03       0.08 f
  U1259/Y (INVX2TS)                                       0.11       0.18 r
  U1260/Y (INVX2TS)                                       0.08       0.26 f
  U508/Y (OAI21XLTS)                                      0.40       0.67 r
  U705/Y (NOR2X1TS)                                       0.31       0.98 f
  U1580/Y (INVX2TS)                                       0.13       1.11 r
  U471/Y (CLKBUFX2TS)                                     0.17       1.28 r
  U1319/Y (NAND2X1TS)                                     0.14       1.42 f
  U1728/Y (AOI222X1TS)                                    0.45       1.88 r
  U1894/Y (NOR2BX1TS)                                     0.36       2.24 r
  U1895/Y (OAI32X1TS)                                     0.16       2.40 f
  U513/Y (NOR4XLTS)                                       0.48       2.88 r
  U1904/Y (AOI32X1TS)                                     0.41       3.29 f
  U1908/S (CMPR32X2TS)                                    0.78       4.07 f
  DP_OP_57J1_122_7320_U159/CO (CMPR42X1TS)                0.39       4.46 f
  DP_OP_57J1_122_7320_U154/S (CMPR42X1TS)                 1.02       5.49 f
  U973/S (ADDFX2TS)                                       0.89       6.38 f
  U1811/S (CMPR32X2TS)                                    1.03       7.41 f
  dff0_data_out_reg_3_/D (DFFRX2TS)                       0.00       7.41 f
  data arrival time                                                  7.41

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  dff0_data_out_reg_3_/CK (DFFRX2TS)                      0.00      20.00 r
  library setup time                                     -0.52      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -7.41
  --------------------------------------------------------------------------
  slack (MET)                                                       12.07


  Startpoint: x8_bit[7] (input port clocked by clk)
  Endpoint: add7_out[4]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x8_bit[7] (in)                                          0.03       0.08 f
  U1259/Y (INVX2TS)                                       0.11       0.18 r
  U1260/Y (INVX2TS)                                       0.08       0.26 f
  U508/Y (OAI21XLTS)                                      0.40       0.67 r
  U705/Y (NOR2X1TS)                                       0.31       0.98 f
  U1580/Y (INVX2TS)                                       0.13       1.11 r
  U471/Y (CLKBUFX2TS)                                     0.17       1.28 r
  U1319/Y (NAND2X1TS)                                     0.14       1.42 f
  U1728/Y (AOI222X1TS)                                    0.45       1.88 r
  U1894/Y (NOR2BX1TS)                                     0.36       2.24 r
  U1895/Y (OAI32X1TS)                                     0.16       2.40 f
  U513/Y (NOR4XLTS)                                       0.48       2.88 r
  U1904/Y (AOI32X1TS)                                     0.41       3.29 f
  U1908/S (CMPR32X2TS)                                    0.78       4.07 f
  DP_OP_57J1_122_7320_U159/CO (CMPR42X1TS)                0.39       4.46 f
  DP_OP_57J1_122_7320_U154/S (CMPR42X1TS)                 1.02       5.49 f
  U973/CO (ADDFX2TS)                                      0.64       6.12 f
  U936/S (ADDFX2TS)                                       0.70       6.82 r
  U1809/S (CMPR32X2TS)                                    1.06       7.88 f
  add7_out[4] (out)                                       0.00       7.88 f
  data arrival time                                                  7.88

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  output external delay                                  -0.05      19.95
  data required time                                                19.95
  --------------------------------------------------------------------------
  data required time                                                19.95
  data arrival time                                                 -7.88
  --------------------------------------------------------------------------
  slack (MET)                                                       12.07


  Startpoint: x8_bit[7] (input port clocked by clk)
  Endpoint: add6_out[6]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x8_bit[7] (in)                                          0.03       0.08 f
  U1259/Y (INVX2TS)                                       0.11       0.18 r
  U1260/Y (INVX2TS)                                       0.08       0.26 f
  U508/Y (OAI21XLTS)                                      0.40       0.67 r
  U705/Y (NOR2X1TS)                                       0.31       0.98 f
  U1580/Y (INVX2TS)                                       0.13       1.11 r
  U471/Y (CLKBUFX2TS)                                     0.17       1.28 r
  U1319/Y (NAND2X1TS)                                     0.14       1.42 f
  U1728/Y (AOI222X1TS)                                    0.45       1.88 r
  U1894/Y (NOR2BX1TS)                                     0.36       2.24 r
  U1895/Y (OAI32X1TS)                                     0.16       2.40 f
  U513/Y (NOR4XLTS)                                       0.48       2.88 r
  U1904/Y (AOI32X1TS)                                     0.41       3.29 f
  U1908/S (CMPR32X2TS)                                    0.78       4.07 f
  DP_OP_57J1_122_7320_U159/CO (CMPR42X1TS)                0.39       4.46 f
  DP_OP_57J1_122_7320_U154/S (CMPR42X1TS)                 1.02       5.49 f
  U973/CO (ADDFX2TS)                                      0.64       6.12 f
  U936/CO (ADDFX2TS)                                      0.49       6.61 f
  U937/CO (ADDFX2TS)                                      0.49       7.09 f
  U938/S (ADDFX2TS)                                       0.71       7.80 f
  add6_out[6] (out)                                       0.00       7.80 f
  data arrival time                                                  7.80

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  output external delay                                  -0.05      19.95
  data required time                                                19.95
  --------------------------------------------------------------------------
  data required time                                                19.95
  data arrival time                                                 -7.80
  --------------------------------------------------------------------------
  slack (MET)                                                       12.15


  Startpoint: x8_bit[7] (input port clocked by clk)
  Endpoint: add7_out[3]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x8_bit[7] (in)                                          0.03       0.08 f
  U1259/Y (INVX2TS)                                       0.11       0.18 r
  U1260/Y (INVX2TS)                                       0.08       0.26 f
  U508/Y (OAI21XLTS)                                      0.40       0.67 r
  U705/Y (NOR2X1TS)                                       0.31       0.98 f
  U1580/Y (INVX2TS)                                       0.13       1.11 r
  U471/Y (CLKBUFX2TS)                                     0.17       1.28 r
  U1319/Y (NAND2X1TS)                                     0.14       1.42 f
  U1728/Y (AOI222X1TS)                                    0.45       1.88 r
  U1894/Y (NOR2BX1TS)                                     0.36       2.24 r
  U1895/Y (OAI32X1TS)                                     0.16       2.40 f
  U513/Y (NOR4XLTS)                                       0.48       2.88 r
  U1904/Y (AOI32X1TS)                                     0.41       3.29 f
  U1908/S (CMPR32X2TS)                                    0.78       4.07 f
  DP_OP_57J1_122_7320_U159/CO (CMPR42X1TS)                0.39       4.46 f
  DP_OP_57J1_122_7320_U154/S (CMPR42X1TS)                 1.02       5.49 f
  U973/S (ADDFX2TS)                                       0.89       6.38 f
  U1811/S (CMPR32X2TS)                                    1.03       7.41 f
  add7_out[3] (out)                                       0.00       7.41 f
  data arrival time                                                  7.41

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  output external delay                                  -0.05      19.95
  data required time                                                19.95
  --------------------------------------------------------------------------
  data required time                                                19.95
  data arrival time                                                 -7.41
  --------------------------------------------------------------------------
  slack (MET)                                                       12.54


  Startpoint: x8_bit[7] (input port clocked by clk)
  Endpoint: add6_out[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x8_bit[7] (in)                                          0.03       0.08 f
  U1259/Y (INVX2TS)                                       0.11       0.18 r
  U1260/Y (INVX2TS)                                       0.08       0.26 f
  U508/Y (OAI21XLTS)                                      0.40       0.67 r
  U705/Y (NOR2X1TS)                                       0.31       0.98 f
  U1580/Y (INVX2TS)                                       0.13       1.11 r
  U471/Y (CLKBUFX2TS)                                     0.17       1.28 r
  U1319/Y (NAND2X1TS)                                     0.14       1.42 f
  U1728/Y (AOI222X1TS)                                    0.45       1.88 r
  U1894/Y (NOR2BX1TS)                                     0.36       2.24 r
  U1895/Y (OAI32X1TS)                                     0.16       2.40 f
  U513/Y (NOR4XLTS)                                       0.48       2.88 r
  U1904/Y (AOI32X1TS)                                     0.41       3.29 f
  U1908/S (CMPR32X2TS)                                    0.78       4.07 f
  DP_OP_57J1_122_7320_U159/CO (CMPR42X1TS)                0.39       4.46 f
  DP_OP_57J1_122_7320_U154/S (CMPR42X1TS)                 1.02       5.49 f
  U973/CO (ADDFX2TS)                                      0.64       6.12 f
  U936/CO (ADDFX2TS)                                      0.49       6.61 f
  U937/S (ADDFX2TS)                                       0.71       7.32 f
  add6_out[5] (out)                                       0.00       7.32 f
  data arrival time                                                  7.32

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  output external delay                                  -0.05      19.95
  data required time                                                19.95
  --------------------------------------------------------------------------
  data required time                                                19.95
  data arrival time                                                 -7.32
  --------------------------------------------------------------------------
  slack (MET)                                                       12.63


  Startpoint: x2_bit[2] (input port clocked by clk)
  Endpoint: dff0_data_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x2_bit[2] (in)                                          0.03       0.08 f
  U1221/Y (INVX2TS)                                       0.11       0.19 r
  U1222/Y (INVX2TS)                                       0.09       0.28 f
  U506/Y (AND3X1TS)                                       0.40       0.68 f
  U586/Y (INVX2TS)                                        0.13       0.81 r
  U1761/Y (NAND2X1TS)                                     0.14       0.96 f
  U460/Y (CLKBUFX2TS)                                     0.26       1.21 f
  U1799/Y (NAND2X1TS)                                     0.22       1.44 r
  U643/Y (NAND3X1TS)                                      0.21       1.65 f
  U451/Y (NOR4XLTS)                                       0.63       2.28 r
  U1886/Y (NAND2X1TS)                                     0.36       2.64 f
  U2235/Y (NOR2X1TS)                                      0.16       2.80 r
  U531/Y (OAI21XLTS)                                      0.20       3.00 f
  DP_OP_57J1_122_7320_U162/CO (CMPR42X1TS)                1.11       4.11 f
  DP_OP_57J1_122_7320_U158/S (CMPR42X1TS)                 1.03       5.13 f
  U448/S (CMPR32X2TS)                                     0.76       5.89 f
  U1810/S (CMPR32X2TS)                                    0.82       6.72 r
  dff0_data_out_reg_2_/D (DFFRX2TS)                       0.00       6.72 r
  data arrival time                                                  6.72

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  dff0_data_out_reg_2_/CK (DFFRX2TS)                      0.00      20.00 r
  library setup time                                     -0.59      19.41
  data required time                                                19.41
  --------------------------------------------------------------------------
  data required time                                                19.41
  data arrival time                                                 -6.72
  --------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: x7_bit[6] (input port clocked by clk)
  Endpoint: add6_out[4]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  x7_bit[6] (in)                                          0.02       0.07 r
  U960/Y (CLKBUFX2TS)                                     0.19       0.26 r
  U1010/Y (INVX2TS)                                       0.10       0.35 f
  U724/Y (NAND2X1TS)                                      0.18       0.53 r
  U716/Y (INVX2TS)                                        0.13       0.66 f
  U2018/Y (NAND2X1TS)                                     0.16       0.82 r
  U1119/Y (INVX2TS)                                       0.12       0.94 f
  U1120/Y (INVX2TS)                                       0.09       1.04 r
  U2029/Y (INVX2TS)                                       0.09       1.12 f
  U823/Y (NAND2X1TS)                                      0.13       1.26 r
  U554/Y (INVX2TS)                                        0.10       1.36 f
  U744/Y (AOI211X1TS)                                     0.25       1.60 r
  U827/Y (OAI21XLTS)                                      0.23       1.84 f
  U453/Y (NOR4XLTS)                                       0.45       2.29 r
  U542/Y (NAND4XLTS)                                      0.30       2.58 f
  U871/Y (NOR3XLTS)                                       0.34       2.92 r
  U2269/Y (OAI211XLTS)                                    0.22       3.14 f
  U2270/Y (OAI32X1TS)                                     0.20       3.34 r
  U2271/Y (NAND4X1TS)                                     0.27       3.61 f
  DP_OP_57J1_122_7320_U155/CO (CMPR42X1TS)                1.23       4.84 f
  U1529/S (CMPR42X1TS)                                    1.11       5.95 f
  U936/S (ADDFX2TS)                                       0.89       6.84 f
  add6_out[4] (out)                                       0.00       6.84 f
  data arrival time                                                  6.84

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  output external delay                                  -0.05      19.95
  data required time                                                19.95
  --------------------------------------------------------------------------
  data required time                                                19.95
  data arrival time                                                 -6.84
  --------------------------------------------------------------------------
  slack (MET)                                                       13.11


  Startpoint: x2_bit[2] (input port clocked by clk)
  Endpoint: add7_out[2]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x2_bit[2] (in)                                          0.03       0.08 f
  U1221/Y (INVX2TS)                                       0.11       0.19 r
  U1222/Y (INVX2TS)                                       0.09       0.28 f
  U506/Y (AND3X1TS)                                       0.40       0.68 f
  U586/Y (INVX2TS)                                        0.13       0.81 r
  U1761/Y (NAND2X1TS)                                     0.14       0.96 f
  U460/Y (CLKBUFX2TS)                                     0.26       1.21 f
  U1799/Y (NAND2X1TS)                                     0.22       1.44 r
  U643/Y (NAND3X1TS)                                      0.21       1.65 f
  U451/Y (NOR4XLTS)                                       0.63       2.28 r
  U1886/Y (NAND2X1TS)                                     0.36       2.64 f
  U2235/Y (NOR2X1TS)                                      0.16       2.80 r
  U531/Y (OAI21XLTS)                                      0.20       3.00 f
  DP_OP_57J1_122_7320_U162/CO (CMPR42X1TS)                1.11       4.11 f
  DP_OP_57J1_122_7320_U158/S (CMPR42X1TS)                 1.03       5.13 f
  U448/S (CMPR32X2TS)                                     0.76       5.89 f
  U1810/S (CMPR32X2TS)                                    0.89       6.78 f
  add7_out[2] (out)                                       0.00       6.78 f
  data arrival time                                                  6.78

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  output external delay                                  -0.05      19.95
  data required time                                                19.95
  --------------------------------------------------------------------------
  data required time                                                19.95
  data arrival time                                                 -6.78
  --------------------------------------------------------------------------
  slack (MET)                                                       13.17


  Startpoint: x1_bit[1] (input port clocked by clk)
  Endpoint: dff0_data_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x1_bit[1] (in)                                          0.03       0.08 f
  U974/Y (CLKBUFX2TS)                                     0.20       0.28 f
  U725/Y (AND2X2TS)                                       0.26       0.54 f
  U985/Y (INVX2TS)                                        0.10       0.64 r
  U1844/Y (NOR2X1TS)                                      0.15       0.78 f
  U1845/Y (INVX2TS)                                       0.14       0.92 r
  U1018/Y (INVX2TS)                                       0.08       1.00 f
  U1019/Y (INVX2TS)                                       0.06       1.06 r
  U774/Y (NOR2XLTS)                                       0.09       1.15 f
  U473/Y (OR2X1TS)                                        0.38       1.53 f
  U2240/Y (NOR4BX1TS)                                     0.40       1.93 r
  U1353/Y (OAI211XLTS)                                    0.26       2.18 f
  U853/Y (NOR2XLTS)                                       0.39       2.57 r
  U2292/Y (INVX2TS)                                       0.20       2.77 f
  U2293/Y (OAI32X1TS)                                     0.33       3.10 r
  U2294/Y (AOI32X1TS)                                     0.29       3.39 f
  DP_OP_57J1_122_7320_U161/S (CMPR42X1TS)                 1.05       4.44 f
  U1681/S (CMPR32X2TS)                                    0.76       5.20 f
  U1910/S (ADDHX1TS)                                      0.65       5.86 r
  dff0_data_out_reg_1_/D (DFFRX2TS)                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  dff0_data_out_reg_1_/CK (DFFRX2TS)                      0.00      20.00 r
  library setup time                                     -0.72      19.28
  data required time                                                19.28
  --------------------------------------------------------------------------
  data required time                                                19.28
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                       13.42


  Startpoint: x8_bit[7] (input port clocked by clk)
  Endpoint: add6_out[3]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x8_bit[7] (in)                                          0.03       0.08 f
  U1259/Y (INVX2TS)                                       0.11       0.18 r
  U1260/Y (INVX2TS)                                       0.08       0.26 f
  U508/Y (OAI21XLTS)                                      0.40       0.67 r
  U705/Y (NOR2X1TS)                                       0.31       0.98 f
  U1580/Y (INVX2TS)                                       0.13       1.11 r
  U471/Y (CLKBUFX2TS)                                     0.17       1.28 r
  U1319/Y (NAND2X1TS)                                     0.14       1.42 f
  U1728/Y (AOI222X1TS)                                    0.45       1.88 r
  U1894/Y (NOR2BX1TS)                                     0.36       2.24 r
  U1895/Y (OAI32X1TS)                                     0.16       2.40 f
  U513/Y (NOR4XLTS)                                       0.48       2.88 r
  U1904/Y (AOI32X1TS)                                     0.41       3.29 f
  U1908/S (CMPR32X2TS)                                    0.78       4.07 f
  DP_OP_57J1_122_7320_U159/CO (CMPR42X1TS)                0.39       4.46 f
  DP_OP_57J1_122_7320_U154/S (CMPR42X1TS)                 1.02       5.49 f
  U973/S (ADDFX2TS)                                       0.89       6.38 f
  add6_out[3] (out)                                       0.00       6.38 f
  data arrival time                                                  6.38

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  output external delay                                  -0.05      19.95
  data required time                                                19.95
  --------------------------------------------------------------------------
  data required time                                                19.95
  data arrival time                                                 -6.38
  --------------------------------------------------------------------------
  slack (MET)                                                       13.57


  Startpoint: x2_bit[2] (input port clocked by clk)
  Endpoint: add6_out[2]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x2_bit[2] (in)                                          0.03       0.08 f
  U1221/Y (INVX2TS)                                       0.11       0.19 r
  U1222/Y (INVX2TS)                                       0.09       0.28 f
  U506/Y (AND3X1TS)                                       0.40       0.68 f
  U586/Y (INVX2TS)                                        0.13       0.81 r
  U1761/Y (NAND2X1TS)                                     0.14       0.96 f
  U460/Y (CLKBUFX2TS)                                     0.26       1.21 f
  U1799/Y (NAND2X1TS)                                     0.22       1.44 r
  U643/Y (NAND3X1TS)                                      0.21       1.65 f
  U451/Y (NOR4XLTS)                                       0.63       2.28 r
  U1886/Y (NAND2X1TS)                                     0.36       2.64 f
  U2235/Y (NOR2X1TS)                                      0.16       2.80 r
  U531/Y (OAI21XLTS)                                      0.20       3.00 f
  DP_OP_57J1_122_7320_U162/CO (CMPR42X1TS)                1.11       4.11 f
  DP_OP_57J1_122_7320_U158/S (CMPR42X1TS)                 1.03       5.13 f
  U448/S (CMPR32X2TS)                                     0.76       5.89 f
  add6_out[2] (out)                                       0.00       5.89 f
  data arrival time                                                  5.89

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  output external delay                                  -0.05      19.95
  data required time                                                19.95
  --------------------------------------------------------------------------
  data required time                                                19.95
  data arrival time                                                 -5.89
  --------------------------------------------------------------------------
  slack (MET)                                                       14.06


  Startpoint: x1_bit[1] (input port clocked by clk)
  Endpoint: add7_out[1]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x1_bit[1] (in)                                          0.03       0.08 f
  U974/Y (CLKBUFX2TS)                                     0.20       0.28 f
  U725/Y (AND2X2TS)                                       0.26       0.54 f
  U985/Y (INVX2TS)                                        0.10       0.64 r
  U1844/Y (NOR2X1TS)                                      0.15       0.78 f
  U1845/Y (INVX2TS)                                       0.14       0.92 r
  U1018/Y (INVX2TS)                                       0.08       1.00 f
  U1019/Y (INVX2TS)                                       0.06       1.06 r
  U774/Y (NOR2XLTS)                                       0.09       1.15 f
  U473/Y (OR2X1TS)                                        0.38       1.53 f
  U2240/Y (NOR4BX1TS)                                     0.40       1.93 r
  U1353/Y (OAI211XLTS)                                    0.26       2.18 f
  U853/Y (NOR2XLTS)                                       0.39       2.57 r
  U2292/Y (INVX2TS)                                       0.20       2.77 f
  U2293/Y (OAI32X1TS)                                     0.33       3.10 r
  U2294/Y (AOI32X1TS)                                     0.29       3.39 f
  DP_OP_57J1_122_7320_U161/S (CMPR42X1TS)                 1.05       4.44 f
  U1681/S (CMPR32X2TS)                                    0.76       5.20 f
  U1910/S (ADDHX1TS)                                      0.65       5.86 r
  add7_out[1] (out)                                       0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  output external delay                                  -0.05      19.95
  data required time                                                19.95
  --------------------------------------------------------------------------
  data required time                                                19.95
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                       14.09


  Startpoint: x1_bit[1] (input port clocked by clk)
  Endpoint: add6_out[1]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  x1_bit[1] (in)                                          0.03       0.08 f
  U974/Y (CLKBUFX2TS)                                     0.20       0.28 f
  U725/Y (AND2X2TS)                                       0.26       0.54 f
  U985/Y (INVX2TS)                                        0.10       0.64 r
  U1844/Y (NOR2X1TS)                                      0.15       0.78 f
  U1845/Y (INVX2TS)                                       0.14       0.92 r
  U1018/Y (INVX2TS)                                       0.08       1.00 f
  U1019/Y (INVX2TS)                                       0.06       1.06 r
  U774/Y (NOR2XLTS)                                       0.09       1.15 f
  U473/Y (OR2X1TS)                                        0.38       1.53 f
  U2240/Y (NOR4BX1TS)                                     0.40       1.93 r
  U1353/Y (OAI211XLTS)                                    0.26       2.18 f
  U853/Y (NOR2XLTS)                                       0.39       2.57 r
  U2292/Y (INVX2TS)                                       0.20       2.77 f
  U2293/Y (OAI32X1TS)                                     0.33       3.10 r
  U2294/Y (AOI32X1TS)                                     0.29       3.39 f
  DP_OP_57J1_122_7320_U161/S (CMPR42X1TS)                 1.05       4.44 f
  U1681/S (CMPR32X2TS)                                    0.76       5.20 f
  add6_out[1] (out)                                       0.00       5.20 f
  data arrival time                                                  5.20

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  output external delay                                  -0.05      19.95
  data required time                                                19.95
  --------------------------------------------------------------------------
  data required time                                                19.95
  data arrival time                                                 -5.20
  --------------------------------------------------------------------------
  slack (MET)                                                       14.75


  Startpoint: x8_bit[4] (input port clocked by clk)
  Endpoint: add7_out[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  x8_bit[4] (in)                           0.03       0.08 f
  U1230/Y (INVX2TS)                        0.09       0.17 r
  U1231/Y (INVX2TS)                        0.08       0.25 f
  U1587/Y (INVX2TS)                        0.08       0.33 r
  U965/Y (NOR3XLTS)                        0.14       0.47 f
  U751/Y (CLKINVX1TS)                      0.14       0.61 r
  U752/Y (INVX2TS)                         0.09       0.70 f
  U819/Y (NOR2XLTS)                        0.41       1.11 r
  U747/Y (NOR2X1TS)                        0.28       1.39 f
  U988/Y (INVX2TS)                         0.10       1.49 r
  U989/Y (INVX2TS)                         0.08       1.57 f
  U1603/Y (OAI32X1TS)                      0.26       1.83 r
  U623/Y (OAI21XLTS)                       0.19       2.02 f
  U1334/Y (AOI211XLTS)                     0.41       2.43 r
  U1604/Y (AOI32X1TS)                      0.35       2.78 f
  U1806/S (CMPR32X2TS)                     0.72       3.50 f
  U1672/S (CMPR32X2TS)                     0.77       4.27 f
  U1673/Y (CLKBUFX2TS)                     0.64       4.91 f
  add7_out[0] (out)                        0.00       4.91 f
  data arrival time                                   4.91

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -4.91
  -----------------------------------------------------------
  slack (MET)                                        15.04


  Startpoint: x8_bit[4] (input port clocked by clk)
  Endpoint: dff0_data_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  x8_bit[4] (in)                           0.03       0.08 f
  U1230/Y (INVX2TS)                        0.09       0.17 r
  U1231/Y (INVX2TS)                        0.08       0.25 f
  U1587/Y (INVX2TS)                        0.08       0.33 r
  U965/Y (NOR3XLTS)                        0.14       0.47 f
  U751/Y (CLKINVX1TS)                      0.14       0.61 r
  U752/Y (INVX2TS)                         0.09       0.70 f
  U819/Y (NOR2XLTS)                        0.41       1.11 r
  U747/Y (NOR2X1TS)                        0.28       1.39 f
  U988/Y (INVX2TS)                         0.10       1.49 r
  U989/Y (INVX2TS)                         0.08       1.57 f
  U1603/Y (OAI32X1TS)                      0.26       1.83 r
  U623/Y (OAI21XLTS)                       0.19       2.02 f
  U1334/Y (AOI211XLTS)                     0.41       2.43 r
  U1604/Y (AOI32X1TS)                      0.35       2.78 f
  U1806/S (CMPR32X2TS)                     0.72       3.50 f
  U1672/S (CMPR32X2TS)                     0.71       4.21 r
  dff0_data_out_reg_0_/D (DFFRX2TS)        0.00       4.21 r
  data arrival time                                   4.21

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  dff0_data_out_reg_0_/CK (DFFRX2TS)       0.00      20.00 r
  library setup time                      -0.59      19.41
  data required time                                 19.41
  -----------------------------------------------------------
  data required time                                 19.41
  data arrival time                                  -4.21
  -----------------------------------------------------------
  slack (MET)                                        15.19


  Startpoint: x8_bit[4] (input port clocked by clk)
  Endpoint: add6_out[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  x8_bit[4] (in)                           0.03       0.08 f
  U1230/Y (INVX2TS)                        0.09       0.17 r
  U1231/Y (INVX2TS)                        0.08       0.25 f
  U1587/Y (INVX2TS)                        0.08       0.33 r
  U965/Y (NOR3XLTS)                        0.14       0.47 f
  U751/Y (CLKINVX1TS)                      0.14       0.61 r
  U752/Y (INVX2TS)                         0.09       0.70 f
  U819/Y (NOR2XLTS)                        0.41       1.11 r
  U747/Y (NOR2X1TS)                        0.28       1.39 f
  U988/Y (INVX2TS)                         0.10       1.49 r
  U989/Y (INVX2TS)                         0.08       1.57 f
  U1603/Y (OAI32X1TS)                      0.26       1.83 r
  U623/Y (OAI21XLTS)                       0.19       2.02 f
  U1334/Y (AOI211XLTS)                     0.41       2.43 r
  U1604/Y (AOI32X1TS)                      0.35       2.78 f
  U1806/S (CMPR32X2TS)                     0.72       3.50 f
  U1672/S (CMPR32X2TS)                     0.77       4.27 f
  add6_out[0] (out)                        0.00       4.27 f
  data arrival time                                   4.27

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -4.27
  -----------------------------------------------------------
  slack (MET)                                        15.68


  Startpoint: counter0_count_reach_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dff1_data_out_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter0_count_reach_reg/CK (EDFFX1TS)                  0.00       0.00 r
  counter0_count_reach_reg/Q (EDFFX1TS)                   0.63       0.63 f
  U1969/Y (CLKBUFX2TS)                                    0.59       1.23 f
  U2348/Y (CLKBUFX2TS)                                    0.43       1.66 f
  U2349/Y (CLKAND2X2TS)                                   0.20       1.86 f
  dff1_data_out_reg_24_/D (DFFRX1TS)                      0.00       1.86 f
  data arrival time                                                  1.86

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  dff1_data_out_reg_24_/CK (DFFRX1TS)                     0.00      20.00 r
  library setup time                                     -0.38      19.62
  data required time                                                19.62
  --------------------------------------------------------------------------
  data required time                                                19.62
  data arrival time                                                 -1.86
  --------------------------------------------------------------------------
  slack (MET)                                                       17.77


  Startpoint: counter0_count_reach_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dff1_data_out_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter0_count_reach_reg/CK (EDFFX1TS)                  0.00       0.00 r
  counter0_count_reach_reg/Q (EDFFX1TS)                   0.63       0.63 f
  U1969/Y (CLKBUFX2TS)                                    0.59       1.23 f
  U2348/Y (CLKBUFX2TS)                                    0.43       1.66 f
  U2350/Y (CLKAND2X2TS)                                   0.20       1.86 f
  dff1_data_out_reg_25_/D (DFFRX1TS)                      0.00       1.86 f
  data arrival time                                                  1.86

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  dff1_data_out_reg_25_/CK (DFFRX1TS)                     0.00      20.00 r
  library setup time                                     -0.38      19.62
  data required time                                                19.62
  --------------------------------------------------------------------------
  data required time                                                19.62
  data arrival time                                                 -1.86
  --------------------------------------------------------------------------
  slack (MET)                                                       17.77


  Startpoint: counter0_count_reach_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dff1_data_out_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter0_count_reach_reg/CK (EDFFX1TS)                  0.00       0.00 r
  counter0_count_reach_reg/Q (EDFFX1TS)                   0.63       0.63 f
  U1969/Y (CLKBUFX2TS)                                    0.59       1.23 f
  U2348/Y (CLKBUFX2TS)                                    0.43       1.66 f
  U2351/Y (CLKAND2X2TS)                                   0.20       1.86 f
  dff1_data_out_reg_26_/D (DFFRX1TS)                      0.00       1.86 f
  data arrival time                                                  1.86

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  dff1_data_out_reg_26_/CK (DFFRX1TS)                     0.00      20.00 r
  library setup time                                     -0.38      19.62
  data required time                                                19.62
  --------------------------------------------------------------------------
  data required time                                                19.62
  data arrival time                                                 -1.86
  --------------------------------------------------------------------------
  slack (MET)                                                       17.77


  Startpoint: counter0_count_reach_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dff1_data_out_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter0_count_reach_reg/CK (EDFFX1TS)                  0.00       0.00 r
  counter0_count_reach_reg/Q (EDFFX1TS)                   0.63       0.63 f
  U1969/Y (CLKBUFX2TS)                                    0.59       1.23 f
  U2348/Y (CLKBUFX2TS)                                    0.43       1.66 f
  U2352/Y (CLKAND2X2TS)                                   0.20       1.86 f
  dff1_data_out_reg_27_/D (DFFRX1TS)                      0.00       1.86 f
  data arrival time                                                  1.86

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  dff1_data_out_reg_27_/CK (DFFRX1TS)                     0.00      20.00 r
  library setup time                                     -0.38      19.62
  data required time                                                19.62
  --------------------------------------------------------------------------
  data required time                                                19.62
  data arrival time                                                 -1.86
  --------------------------------------------------------------------------
  slack (MET)                                                       17.77


  Startpoint: counter0_count_reach_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dff1_data_out_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter0_count_reach_reg/CK (EDFFX1TS)                  0.00       0.00 r
  counter0_count_reach_reg/Q (EDFFX1TS)                   0.63       0.63 f
  U1969/Y (CLKBUFX2TS)                                    0.59       1.23 f
  U2356/Y (CLKAND2X2TS)                                   0.41       1.64 f
  dff1_data_out_reg_31_/D (DFFRX1TS)                      0.00       1.64 f
  data arrival time                                                  1.64

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  dff1_data_out_reg_31_/CK (DFFRX1TS)                     0.00      20.00 r
  library setup time                                     -0.38      19.62
  data required time                                                19.62
  --------------------------------------------------------------------------
  data required time                                                19.62
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (MET)                                                       17.98


  Startpoint: counter0_count_reach_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dff1_data_out_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter0_count_reach_reg/CK (EDFFX1TS)                  0.00       0.00 r
  counter0_count_reach_reg/Q (EDFFX1TS)                   0.63       0.63 f
  U1969/Y (CLKBUFX2TS)                                    0.59       1.23 f
  U2354/Y (CLKAND2X2TS)                                   0.40       1.63 f
  dff1_data_out_reg_29_/D (DFFRX1TS)                      0.00       1.63 f
  data arrival time                                                  1.63

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  dff1_data_out_reg_29_/CK (DFFRX1TS)                     0.00      20.00 r
  library setup time                                     -0.38      19.62
  data required time                                                19.62
  --------------------------------------------------------------------------
  data required time                                                19.62
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                       17.99


  Startpoint: counter0_count_reach_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dff1_data_out_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter0_count_reach_reg/CK (EDFFX1TS)                  0.00       0.00 r
  counter0_count_reach_reg/Q (EDFFX1TS)                   0.63       0.63 f
  U1969/Y (CLKBUFX2TS)                                    0.59       1.23 f
  U2355/Y (CLKAND2X2TS)                                   0.40       1.63 f
  dff1_data_out_reg_30_/D (DFFRX1TS)                      0.00       1.63 f
  data arrival time                                                  1.63

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  dff1_data_out_reg_30_/CK (DFFRX1TS)                     0.00      20.00 r
  library setup time                                     -0.38      19.62
  data required time                                                19.62
  --------------------------------------------------------------------------
  data required time                                                19.62
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                       17.99


  Startpoint: counter0_count_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: counter0_count_reach_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter0_count_reg_1_/CK (DFFRXLTS)                     0.00       0.00 r
  counter0_count_reg_1_/Q (DFFRXLTS)                      0.79       0.79 f
  U1967/Y (NAND3XLTS)                                     0.24       1.03 r
  U1968/Y (NOR2XLTS)                                      0.18       1.21 f
  counter0_count_reach_reg/D (EDFFX1TS)                   0.00       1.21 f
  data arrival time                                                  1.21

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  counter0_count_reach_reg/CK (EDFFX1TS)                  0.00      20.00 r
  library setup time                                     -0.76      19.24
  data required time                                                19.24
  --------------------------------------------------------------------------
  data required time                                                19.24
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                       18.03


  Startpoint: counter0_count_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: counter0_count_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  counter0_count_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  counter0_count_reg_1_/Q (DFFRXLTS)       0.79       0.79 f
  U2357/Y (NOR2BX1TS)                      0.30       1.09 f
  U2359/Y (OA21XLTS)                       0.39       1.48 f
  counter0_count_reg_2_/D (DFFRXLTS)       0.00       1.48 f
  data arrival time                                   1.48

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  counter0_count_reg_2_/CK (DFFRXLTS)      0.00      20.00 r
  library setup time                      -0.40      19.60
  data required time                                 19.60
  -----------------------------------------------------------
  data required time                                 19.60
  data arrival time                                  -1.48
  -----------------------------------------------------------
  slack (MET)                                        18.12


  Startpoint: counter0_count_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: counter0_count_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  counter0_count_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  counter0_count_reg_1_/Q (DFFRXLTS)       0.72       0.72 r
  U1967/Y (NAND3XLTS)                      0.26       0.99 f
  U1968/Y (NOR2XLTS)                       0.32       1.31 r
  U2360/Y (AOI21X1TS)                      0.15       1.46 f
  counter0_count_reg_3_/D (DFFRXLTS)       0.00       1.46 f
  data arrival time                                   1.46

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  counter0_count_reg_3_/CK (DFFRXLTS)      0.00      20.00 r
  library setup time                      -0.39      19.61
  data required time                                 19.61
  -----------------------------------------------------------
  data required time                                 19.61
  data arrival time                                  -1.46
  -----------------------------------------------------------
  slack (MET)                                        18.16


  Startpoint: dff0_data_out_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dff1_data_out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff0_data_out_reg_7_/CK (DFFRX2TS)       0.00       0.00 r
  dff0_data_out_reg_7_/Q (DFFRX2TS)        0.95       0.95 r
  U2326/Y (CLKAND2X2TS)                    0.41       1.36 r
  dff1_data_out_reg_7_/D (DFFRX1TS)        0.00       1.36 r
  data arrival time                                   1.36

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  dff1_data_out_reg_7_/CK (DFFRX1TS)       0.00      20.00 r
  library setup time                      -0.44      19.56
  data required time                                 19.56
  -----------------------------------------------------------
  data required time                                 19.56
  data arrival time                                  -1.36
  -----------------------------------------------------------
  slack (MET)                                        18.20


  Startpoint: dff0_data_out_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dff1_data_out_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff0_data_out_reg_9_/CK (DFFRX2TS)       0.00       0.00 r
  dff0_data_out_reg_9_/Q (DFFRX2TS)        0.95       0.95 r
  U2329/Y (CLKAND2X2TS)                    0.41       1.36 r
  dff1_data_out_reg_9_/D (DFFRX1TS)        0.00       1.36 r
  data arrival time                                   1.36

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  dff1_data_out_reg_9_/CK (DFFRX1TS)       0.00      20.00 r
  library setup time                      -0.44      19.56
  data required time                                 19.56
  -----------------------------------------------------------
  data required time                                 19.56
  data arrival time                                  -1.36
  -----------------------------------------------------------
  slack (MET)                                        18.20


  Startpoint: dff0_data_out_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dff1_data_out_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff0_data_out_reg_10_/CK (DFFRX2TS)      0.00       0.00 r
  dff0_data_out_reg_10_/Q (DFFRX2TS)       0.95       0.95 r
  U2330/Y (CLKAND2X2TS)                    0.41       1.36 r
  dff1_data_out_reg_10_/D (DFFRX1TS)       0.00       1.36 r
  data arrival time                                   1.36

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  dff1_data_out_reg_10_/CK (DFFRX1TS)      0.00      20.00 r
  library setup time                      -0.44      19.56
  data required time                                 19.56
  -----------------------------------------------------------
  data required time                                 19.56
  data arrival time                                  -1.36
  -----------------------------------------------------------
  slack (MET)                                        18.20


  Startpoint: dff0_data_out_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dff1_data_out_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff0_data_out_reg_11_/CK (DFFRX2TS)      0.00       0.00 r
  dff0_data_out_reg_11_/Q (DFFRX2TS)       0.95       0.95 r
  U2331/Y (CLKAND2X2TS)                    0.41       1.36 r
  dff1_data_out_reg_11_/D (DFFRX1TS)       0.00       1.36 r
  data arrival time                                   1.36

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  dff1_data_out_reg_11_/CK (DFFRX1TS)      0.00      20.00 r
  library setup time                      -0.44      19.56
  data required time                                 19.56
  -----------------------------------------------------------
  data required time                                 19.56
  data arrival time                                  -1.36
  -----------------------------------------------------------
  slack (MET)                                        18.20


  Startpoint: dff0_data_out_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dff1_data_out_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff0_data_out_reg_13_/CK (DFFRX2TS)      0.00       0.00 r
  dff0_data_out_reg_13_/Q (DFFRX2TS)       0.95       0.95 r
  U2335/Y (CLKAND2X2TS)                    0.41       1.36 r
  dff1_data_out_reg_13_/D (DFFRX1TS)       0.00       1.36 r
  data arrival time                                   1.36

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  dff1_data_out_reg_13_/CK (DFFRX1TS)      0.00      20.00 r
  library setup time                      -0.44      19.56
  data required time                                 19.56
  -----------------------------------------------------------
  data required time                                 19.56
  data arrival time                                  -1.36
  -----------------------------------------------------------
  slack (MET)                                        18.20


  Startpoint: dff0_data_out_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dff1_data_out_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff0_data_out_reg_17_/CK (DFFRX2TS)      0.00       0.00 r
  dff0_data_out_reg_17_/Q (DFFRX2TS)       0.95       0.95 r
  U2340/Y (CLKAND2X2TS)                    0.41       1.36 r
  dff1_data_out_reg_17_/D (DFFRX1TS)       0.00       1.36 r
  data arrival time                                   1.36

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  dff1_data_out_reg_17_/CK (DFFRX1TS)      0.00      20.00 r
  library setup time                      -0.44      19.56
  data required time                                 19.56
  -----------------------------------------------------------
  data required time                                 19.56
  data arrival time                                  -1.36
  -----------------------------------------------------------
  slack (MET)                                        18.20


  Startpoint: dff0_data_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dff1_data_out_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff0_data_out_reg_28_/CK (DFFRX2TS)      0.00       0.00 r
  dff0_data_out_reg_28_/Q (DFFRX2TS)       0.95       0.95 r
  U2353/Y (CLKAND2X2TS)                    0.41       1.36 r
  dff1_data_out_reg_28_/D (DFFRX1TS)       0.00       1.36 r
  data arrival time                                   1.36

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  dff1_data_out_reg_28_/CK (DFFRX1TS)      0.00      20.00 r
  library setup time                      -0.44      19.56
  data required time                                 19.56
  -----------------------------------------------------------
  data required time                                 19.56
  data arrival time                                  -1.36
  -----------------------------------------------------------
  slack (MET)                                        18.20


  Startpoint: dff0_data_out_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dff1_data_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff0_data_out_reg_6_/CK (DFFRX2TS)       0.00       0.00 r
  dff0_data_out_reg_6_/Q (DFFRX2TS)        0.92       0.92 r
  U2325/Y (CLKAND2X2TS)                    0.39       1.31 r
  dff1_data_out_reg_6_/D (DFFRX1TS)        0.00       1.31 r
  data arrival time                                   1.31

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  dff1_data_out_reg_6_/CK (DFFRX1TS)       0.00      20.00 r
  library setup time                      -0.44      19.56
  data required time                                 19.56
  -----------------------------------------------------------
  data required time                                 19.56
  data arrival time                                  -1.31
  -----------------------------------------------------------
  slack (MET)                                        18.25


  Startpoint: dff0_data_out_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dff1_data_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff0_data_out_reg_0_/CK (DFFRX2TS)       0.00       0.00 r
  dff0_data_out_reg_0_/Q (DFFRX2TS)        0.91       0.91 r
  U2318/Y (CLKAND2X2TS)                    0.39       1.30 r
  dff1_data_out_reg_0_/D (DFFRX1TS)        0.00       1.30 r
  data arrival time                                   1.30

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  dff1_data_out_reg_0_/CK (DFFRX1TS)       0.00      20.00 r
  library setup time                      -0.44      19.56
  data required time                                 19.56
  -----------------------------------------------------------
  data required time                                 19.56
  data arrival time                                  -1.30
  -----------------------------------------------------------
  slack (MET)                                        18.26


  Startpoint: counter0_count_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: counter0_count_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  counter0_count_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  counter0_count_reg_1_/Q (DFFRXLTS)       0.79       0.79 f
  U2357/Y (NOR2BX1TS)                      0.30       1.09 f
  U2358/Y (AOI2BB1XLTS)                    0.18       1.26 r
  counter0_count_reg_1_/D (DFFRXLTS)       0.00       1.26 r
  data arrival time                                   1.26

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  counter0_count_reg_1_/CK (DFFRXLTS)      0.00      20.00 r
  library setup time                      -0.47      19.53
  data required time                                 19.53
  -----------------------------------------------------------
  data required time                                 19.53
  data arrival time                                  -1.26
  -----------------------------------------------------------
  slack (MET)                                        18.27


  Startpoint: dff0_data_out_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dff1_data_out_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff0_data_out_reg_8_/CK (DFFRX2TS)       0.00       0.00 r
  dff0_data_out_reg_8_/Q (DFFRX2TS)        0.90       0.90 r
  U2328/Y (CLKAND2X2TS)                    0.38       1.28 r
  dff1_data_out_reg_8_/D (DFFRX1TS)        0.00       1.28 r
  data arrival time                                   1.28

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  dff1_data_out_reg_8_/CK (DFFRX1TS)       0.00      20.00 r
  library setup time                      -0.44      19.56
  data required time                                 19.56
  -----------------------------------------------------------
  data required time                                 19.56
  data arrival time                                  -1.28
  -----------------------------------------------------------
  slack (MET)                                        18.28


  Startpoint: dff0_data_out_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dff1_data_out_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff0_data_out_reg_23_/CK (DFFRX2TS)      0.00       0.00 r
  dff0_data_out_reg_23_/Q (DFFRX2TS)       0.90       0.90 r
  U2347/Y (CLKAND2X2TS)                    0.38       1.28 r
  dff1_data_out_reg_23_/D (DFFRX1TS)       0.00       1.28 r
  data arrival time                                   1.28

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  dff1_data_out_reg_23_/CK (DFFRX1TS)      0.00      20.00 r
  library setup time                      -0.44      19.56
  data required time                                 19.56
  -----------------------------------------------------------
  data required time                                 19.56
  data arrival time                                  -1.28
  -----------------------------------------------------------
  slack (MET)                                        18.28


  Startpoint: dff0_data_out_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dff1_data_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff0_data_out_reg_1_/CK (DFFRX2TS)       0.00       0.00 r
  dff0_data_out_reg_1_/Q (DFFRX2TS)        0.90       0.90 r
  U2319/Y (CLKAND2X2TS)                    0.38       1.28 r
  dff1_data_out_reg_1_/D (DFFRX1TS)        0.00       1.28 r
  data arrival time                                   1.28

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  dff1_data_out_reg_1_/CK (DFFRX1TS)       0.00      20.00 r
  library setup time                      -0.44      19.56
  data required time                                 19.56
  -----------------------------------------------------------
  data required time                                 19.56
  data arrival time                                  -1.28
  -----------------------------------------------------------
  slack (MET)                                        18.28


  Startpoint: dff0_data_out_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dff1_data_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff0_data_out_reg_2_/CK (DFFRX2TS)       0.00       0.00 r
  dff0_data_out_reg_2_/Q (DFFRX2TS)        0.90       0.90 r
  U2320/Y (CLKAND2X2TS)                    0.38       1.28 r
  dff1_data_out_reg_2_/D (DFFRX1TS)        0.00       1.28 r
  data arrival time                                   1.28

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  dff1_data_out_reg_2_/CK (DFFRX1TS)       0.00      20.00 r
  library setup time                      -0.44      19.56
  data required time                                 19.56
  -----------------------------------------------------------
  data required time                                 19.56
  data arrival time                                  -1.28
  -----------------------------------------------------------
  slack (MET)                                        18.28


  Startpoint: dff0_data_out_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dff1_data_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff0_data_out_reg_3_/CK (DFFRX2TS)       0.00       0.00 r
  dff0_data_out_reg_3_/Q (DFFRX2TS)        0.90       0.90 r
  U2321/Y (CLKAND2X2TS)                    0.38       1.28 r
  dff1_data_out_reg_3_/D (DFFRX1TS)        0.00       1.28 r
  data arrival time                                   1.28

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  dff1_data_out_reg_3_/CK (DFFRX1TS)       0.00      20.00 r
  library setup time                      -0.44      19.56
  data required time                                 19.56
  -----------------------------------------------------------
  data required time                                 19.56
  data arrival time                                  -1.28
  -----------------------------------------------------------
  slack (MET)                                        18.28


  Startpoint: dff0_data_out_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dff1_data_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff0_data_out_reg_4_/CK (DFFRX2TS)       0.00       0.00 r
  dff0_data_out_reg_4_/Q (DFFRX2TS)        0.90       0.90 r
  U2323/Y (CLKAND2X2TS)                    0.38       1.28 r
  dff1_data_out_reg_4_/D (DFFRX1TS)        0.00       1.28 r
  data arrival time                                   1.28

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  dff1_data_out_reg_4_/CK (DFFRX1TS)       0.00      20.00 r
  library setup time                      -0.44      19.56
  data required time                                 19.56
  -----------------------------------------------------------
  data required time                                 19.56
  data arrival time                                  -1.28
  -----------------------------------------------------------
  slack (MET)                                        18.28


  Startpoint: dff0_data_out_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dff1_data_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff0_data_out_reg_5_/CK (DFFRX2TS)       0.00       0.00 r
  dff0_data_out_reg_5_/Q (DFFRX2TS)        0.90       0.90 r
  U2324/Y (CLKAND2X2TS)                    0.38       1.28 r
  dff1_data_out_reg_5_/D (DFFRX1TS)        0.00       1.28 r
  data arrival time                                   1.28

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  dff1_data_out_reg_5_/CK (DFFRX1TS)       0.00      20.00 r
  library setup time                      -0.44      19.56
  data required time                                 19.56
  -----------------------------------------------------------
  data required time                                 19.56
  data arrival time                                  -1.28
  -----------------------------------------------------------
  slack (MET)                                        18.28


  Startpoint: dff0_data_out_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dff1_data_out_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff0_data_out_reg_12_/CK (DFFRX2TS)      0.00       0.00 r
  dff0_data_out_reg_12_/Q (DFFRX2TS)       0.90       0.90 r
  U2334/Y (CLKAND2X2TS)                    0.38       1.28 r
  dff1_data_out_reg_12_/D (DFFRX1TS)       0.00       1.28 r
  data arrival time                                   1.28

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  dff1_data_out_reg_12_/CK (DFFRX1TS)      0.00      20.00 r
  library setup time                      -0.44      19.56
  data required time                                 19.56
  -----------------------------------------------------------
  data required time                                 19.56
  data arrival time                                  -1.28
  -----------------------------------------------------------
  slack (MET)                                        18.28


  Startpoint: dff0_data_out_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dff1_data_out_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff0_data_out_reg_14_/CK (DFFRX2TS)      0.00       0.00 r
  dff0_data_out_reg_14_/Q (DFFRX2TS)       0.90       0.90 r
  U2336/Y (CLKAND2X2TS)                    0.38       1.28 r
  dff1_data_out_reg_14_/D (DFFRX1TS)       0.00       1.28 r
  data arrival time                                   1.28

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  dff1_data_out_reg_14_/CK (DFFRX1TS)      0.00      20.00 r
  library setup time                      -0.44      19.56
  data required time                                 19.56
  -----------------------------------------------------------
  data required time                                 19.56
  data arrival time                                  -1.28
  -----------------------------------------------------------
  slack (MET)                                        18.28


  Startpoint: dff0_data_out_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dff1_data_out_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff0_data_out_reg_15_/CK (DFFRX2TS)      0.00       0.00 r
  dff0_data_out_reg_15_/Q (DFFRX2TS)       0.90       0.90 r
  U2337/Y (CLKAND2X2TS)                    0.38       1.28 r
  dff1_data_out_reg_15_/D (DFFRX1TS)       0.00       1.28 r
  data arrival time                                   1.28

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  dff1_data_out_reg_15_/CK (DFFRX1TS)      0.00      20.00 r
  library setup time                      -0.44      19.56
  data required time                                 19.56
  -----------------------------------------------------------
  data required time                                 19.56
  data arrival time                                  -1.28
  -----------------------------------------------------------
  slack (MET)                                        18.28


  Startpoint: dff0_data_out_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dff1_data_out_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff0_data_out_reg_16_/CK (DFFRX2TS)      0.00       0.00 r
  dff0_data_out_reg_16_/Q (DFFRX2TS)       0.90       0.90 r
  U2339/Y (CLKAND2X2TS)                    0.38       1.28 r
  dff1_data_out_reg_16_/D (DFFRX1TS)       0.00       1.28 r
  data arrival time                                   1.28

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  dff1_data_out_reg_16_/CK (DFFRX1TS)      0.00      20.00 r
  library setup time                      -0.44      19.56
  data required time                                 19.56
  -----------------------------------------------------------
  data required time                                 19.56
  data arrival time                                  -1.28
  -----------------------------------------------------------
  slack (MET)                                        18.28


  Startpoint: dff0_data_out_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dff1_data_out_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff0_data_out_reg_18_/CK (DFFRX2TS)      0.00       0.00 r
  dff0_data_out_reg_18_/Q (DFFRX2TS)       0.90       0.90 r
  U2341/Y (CLKAND2X2TS)                    0.38       1.28 r
  dff1_data_out_reg_18_/D (DFFRX1TS)       0.00       1.28 r
  data arrival time                                   1.28

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  dff1_data_out_reg_18_/CK (DFFRX1TS)      0.00      20.00 r
  library setup time                      -0.44      19.56
  data required time                                 19.56
  -----------------------------------------------------------
  data required time                                 19.56
  data arrival time                                  -1.28
  -----------------------------------------------------------
  slack (MET)                                        18.28


  Startpoint: dff0_data_out_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dff1_data_out_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff0_data_out_reg_19_/CK (DFFRX2TS)      0.00       0.00 r
  dff0_data_out_reg_19_/Q (DFFRX2TS)       0.90       0.90 r
  U2342/Y (CLKAND2X2TS)                    0.38       1.28 r
  dff1_data_out_reg_19_/D (DFFRX1TS)       0.00       1.28 r
  data arrival time                                   1.28

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  dff1_data_out_reg_19_/CK (DFFRX1TS)      0.00      20.00 r
  library setup time                      -0.44      19.56
  data required time                                 19.56
  -----------------------------------------------------------
  data required time                                 19.56
  data arrival time                                  -1.28
  -----------------------------------------------------------
  slack (MET)                                        18.28


  Startpoint: dff0_data_out_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dff1_data_out_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff0_data_out_reg_20_/CK (DFFRX2TS)      0.00       0.00 r
  dff0_data_out_reg_20_/Q (DFFRX2TS)       0.90       0.90 r
  U2344/Y (CLKAND2X2TS)                    0.38       1.28 r
  dff1_data_out_reg_20_/D (DFFRX1TS)       0.00       1.28 r
  data arrival time                                   1.28

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  dff1_data_out_reg_20_/CK (DFFRX1TS)      0.00      20.00 r
  library setup time                      -0.44      19.56
  data required time                                 19.56
  -----------------------------------------------------------
  data required time                                 19.56
  data arrival time                                  -1.28
  -----------------------------------------------------------
  slack (MET)                                        18.28


  Startpoint: dff0_data_out_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dff1_data_out_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff0_data_out_reg_21_/CK (DFFRX2TS)      0.00       0.00 r
  dff0_data_out_reg_21_/Q (DFFRX2TS)       0.90       0.90 r
  U2345/Y (CLKAND2X2TS)                    0.38       1.28 r
  dff1_data_out_reg_21_/D (DFFRX1TS)       0.00       1.28 r
  data arrival time                                   1.28

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  dff1_data_out_reg_21_/CK (DFFRX1TS)      0.00      20.00 r
  library setup time                      -0.44      19.56
  data required time                                 19.56
  -----------------------------------------------------------
  data required time                                 19.56
  data arrival time                                  -1.28
  -----------------------------------------------------------
  slack (MET)                                        18.28


  Startpoint: dff0_data_out_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dff1_data_out_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff0_data_out_reg_22_/CK (DFFRX2TS)      0.00       0.00 r
  dff0_data_out_reg_22_/Q (DFFRX2TS)       0.90       0.90 r
  U2346/Y (CLKAND2X2TS)                    0.38       1.28 r
  dff1_data_out_reg_22_/D (DFFRX1TS)       0.00       1.28 r
  data arrival time                                   1.28

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  dff1_data_out_reg_22_/CK (DFFRX1TS)      0.00      20.00 r
  library setup time                      -0.44      19.56
  data required time                                 19.56
  -----------------------------------------------------------
  data required time                                 19.56
  data arrival time                                  -1.28
  -----------------------------------------------------------
  slack (MET)                                        18.28


  Startpoint: dff0_data_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dff0_out[28]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff0_data_out_reg_28_/CK (DFFRX2TS)      0.00       0.00 r
  dff0_data_out_reg_28_/Q (DFFRX2TS)       1.02       1.02 f
  U1670/Y (CLKBUFX2TS)                     0.63       1.65 f
  dff0_out[28] (out)                       0.00       1.65 f
  data arrival time                                   1.65

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.65
  -----------------------------------------------------------
  slack (MET)                                        18.30


  Startpoint: dff0_data_out_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dff0_out[17]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff0_data_out_reg_17_/CK (DFFRX2TS)      0.00       0.00 r
  dff0_data_out_reg_17_/Q (DFFRX2TS)       1.02       1.02 f
  U1659/Y (CLKBUFX2TS)                     0.63       1.65 f
  dff0_out[17] (out)                       0.00       1.65 f
  data arrival time                                   1.65

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.65
  -----------------------------------------------------------
  slack (MET)                                        18.30


  Startpoint: dff0_data_out_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dff0_out[13]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff0_data_out_reg_13_/CK (DFFRX2TS)      0.00       0.00 r
  dff0_data_out_reg_13_/Q (DFFRX2TS)       1.02       1.02 f
  U1656/Y (CLKBUFX2TS)                     0.63       1.65 f
  dff0_out[13] (out)                       0.00       1.65 f
  data arrival time                                   1.65

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.65
  -----------------------------------------------------------
  slack (MET)                                        18.30


  Startpoint: dff0_data_out_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dff0_out[11]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff0_data_out_reg_11_/CK (DFFRX2TS)      0.00       0.00 r
  dff0_data_out_reg_11_/Q (DFFRX2TS)       1.02       1.02 f
  U1654/Y (CLKBUFX2TS)                     0.63       1.65 f
  dff0_out[11] (out)                       0.00       1.65 f
  data arrival time                                   1.65

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.65
  -----------------------------------------------------------
  slack (MET)                                        18.30


  Startpoint: dff0_data_out_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dff0_out[10]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff0_data_out_reg_10_/CK (DFFRX2TS)      0.00       0.00 r
  dff0_data_out_reg_10_/Q (DFFRX2TS)       1.02       1.02 f
  U1653/Y (CLKBUFX2TS)                     0.63       1.65 f
  dff0_out[10] (out)                       0.00       1.65 f
  data arrival time                                   1.65

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.65
  -----------------------------------------------------------
  slack (MET)                                        18.30


  Startpoint: dff0_data_out_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dff0_out[9]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff0_data_out_reg_9_/CK (DFFRX2TS)       0.00       0.00 r
  dff0_data_out_reg_9_/Q (DFFRX2TS)        1.02       1.02 f
  U1652/Y (CLKBUFX2TS)                     0.63       1.65 f
  dff0_out[9] (out)                        0.00       1.65 f
  data arrival time                                   1.65

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.65
  -----------------------------------------------------------
  slack (MET)                                        18.30


  Startpoint: dff0_data_out_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dff0_out[7]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff0_data_out_reg_7_/CK (DFFRX2TS)       0.00       0.00 r
  dff0_data_out_reg_7_/Q (DFFRX2TS)        1.02       1.02 f
  U1645/Y (CLKBUFX2TS)                     0.63       1.65 f
  dff0_out[7] (out)                        0.00       1.65 f
  data arrival time                                   1.65

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.65
  -----------------------------------------------------------
  slack (MET)                                        18.30


  Startpoint: dff0_data_out_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dff0_out[6]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff0_data_out_reg_6_/CK (DFFRX2TS)       0.00       0.00 r
  dff0_data_out_reg_6_/Q (DFFRX2TS)        1.00       1.00 f
  U1646/Y (CLKBUFX2TS)                     0.61       1.61 f
  dff0_out[6] (out)                        0.00       1.61 f
  data arrival time                                   1.61

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.61
  -----------------------------------------------------------
  slack (MET)                                        18.34


  Startpoint: dff0_data_out_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dff0_out[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff0_data_out_reg_0_/CK (DFFRX2TS)       0.00       0.00 r
  dff0_data_out_reg_0_/Q (DFFRX2TS)        0.99       0.99 f
  U1530/Y (CLKBUFX2TS)                     0.61       1.60 f
  dff0_out[0] (out)                        0.00       1.60 f
  data arrival time                                   1.60

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.60
  -----------------------------------------------------------
  slack (MET)                                        18.35


  Startpoint: dff0_data_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dff0_out[29]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff0_data_out_reg_29_/CK (DFFRX2TS)      0.00       0.00 r
  dff0_data_out_reg_29_/Q (DFFRX2TS)       0.99       0.99 f
  U1671/Y (CLKBUFX2TS)                     0.60       1.59 f
  dff0_out[29] (out)                       0.00       1.59 f
  data arrival time                                   1.59

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.59
  -----------------------------------------------------------
  slack (MET)                                        18.36


  Startpoint: dff0_data_out_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dff0_out[27]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff0_data_out_reg_27_/CK (DFFRX2TS)      0.00       0.00 r
  dff0_data_out_reg_27_/Q (DFFRX2TS)       0.99       0.99 f
  U1669/Y (CLKBUFX2TS)                     0.60       1.59 f
  dff0_out[27] (out)                       0.00       1.59 f
  data arrival time                                   1.59

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.59
  -----------------------------------------------------------
  slack (MET)                                        18.36


  Startpoint: dff0_data_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dff0_out[26]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff0_data_out_reg_26_/CK (DFFRX2TS)      0.00       0.00 r
  dff0_data_out_reg_26_/Q (DFFRX2TS)       0.99       0.99 f
  U1668/Y (CLKBUFX2TS)                     0.60       1.59 f
  dff0_out[26] (out)                       0.00       1.59 f
  data arrival time                                   1.59

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.59
  -----------------------------------------------------------
  slack (MET)                                        18.36


  Startpoint: dff0_data_out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dff0_out[25]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff0_data_out_reg_25_/CK (DFFRX2TS)      0.00       0.00 r
  dff0_data_out_reg_25_/Q (DFFRX2TS)       0.99       0.99 f
  U1667/Y (CLKBUFX2TS)                     0.60       1.59 f
  dff0_out[25] (out)                       0.00       1.59 f
  data arrival time                                   1.59

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.59
  -----------------------------------------------------------
  slack (MET)                                        18.36


  Startpoint: dff0_data_out_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dff0_out[24]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff0_data_out_reg_24_/CK (DFFRX2TS)      0.00       0.00 r
  dff0_data_out_reg_24_/Q (DFFRX2TS)       0.99       0.99 f
  U1666/Y (CLKBUFX2TS)                     0.60       1.59 f
  dff0_out[24] (out)                       0.00       1.59 f
  data arrival time                                   1.59

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.59
  -----------------------------------------------------------
  slack (MET)                                        18.36


  Startpoint: dff0_data_out_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dff0_out[23]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff0_data_out_reg_23_/CK (DFFRX2TS)      0.00       0.00 r
  dff0_data_out_reg_23_/Q (DFFRX2TS)       0.99       0.99 f
  U1665/Y (CLKBUFX2TS)                     0.60       1.59 f
  dff0_out[23] (out)                       0.00       1.59 f
  data arrival time                                   1.59

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.59
  -----------------------------------------------------------
  slack (MET)                                        18.36


  Startpoint: dff0_data_out_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dff0_out[22]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff0_data_out_reg_22_/CK (DFFRX2TS)      0.00       0.00 r
  dff0_data_out_reg_22_/Q (DFFRX2TS)       0.99       0.99 f
  U1664/Y (CLKBUFX2TS)                     0.60       1.59 f
  dff0_out[22] (out)                       0.00       1.59 f
  data arrival time                                   1.59

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.59
  -----------------------------------------------------------
  slack (MET)                                        18.36


  Startpoint: dff0_data_out_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dff0_out[21]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff0_data_out_reg_21_/CK (DFFRX2TS)      0.00       0.00 r
  dff0_data_out_reg_21_/Q (DFFRX2TS)       0.99       0.99 f
  U1663/Y (CLKBUFX2TS)                     0.60       1.59 f
  dff0_out[21] (out)                       0.00       1.59 f
  data arrival time                                   1.59

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.59
  -----------------------------------------------------------
  slack (MET)                                        18.36


  Startpoint: dff0_data_out_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dff0_out[20]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff0_data_out_reg_20_/CK (DFFRX2TS)      0.00       0.00 r
  dff0_data_out_reg_20_/Q (DFFRX2TS)       0.99       0.99 f
  U1662/Y (CLKBUFX2TS)                     0.60       1.59 f
  dff0_out[20] (out)                       0.00       1.59 f
  data arrival time                                   1.59

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.59
  -----------------------------------------------------------
  slack (MET)                                        18.36


  Startpoint: dff0_data_out_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dff0_out[19]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff0_data_out_reg_19_/CK (DFFRX2TS)      0.00       0.00 r
  dff0_data_out_reg_19_/Q (DFFRX2TS)       0.99       0.99 f
  U1661/Y (CLKBUFX2TS)                     0.60       1.59 f
  dff0_out[19] (out)                       0.00       1.59 f
  data arrival time                                   1.59

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.59
  -----------------------------------------------------------
  slack (MET)                                        18.36


  Startpoint: dff0_data_out_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dff0_out[18]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff0_data_out_reg_18_/CK (DFFRX2TS)      0.00       0.00 r
  dff0_data_out_reg_18_/Q (DFFRX2TS)       0.99       0.99 f
  U1660/Y (CLKBUFX2TS)                     0.60       1.59 f
  dff0_out[18] (out)                       0.00       1.59 f
  data arrival time                                   1.59

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.59
  -----------------------------------------------------------
  slack (MET)                                        18.36


  Startpoint: dff0_data_out_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dff0_out[16]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff0_data_out_reg_16_/CK (DFFRX2TS)      0.00       0.00 r
  dff0_data_out_reg_16_/Q (DFFRX2TS)       0.99       0.99 f
  U1658/Y (CLKBUFX2TS)                     0.60       1.59 f
  dff0_out[16] (out)                       0.00       1.59 f
  data arrival time                                   1.59

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.59
  -----------------------------------------------------------
  slack (MET)                                        18.36


  Startpoint: dff0_data_out_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dff0_out[15]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff0_data_out_reg_15_/CK (DFFRX2TS)      0.00       0.00 r
  dff0_data_out_reg_15_/Q (DFFRX2TS)       0.99       0.99 f
  U1531/Y (CLKBUFX2TS)                     0.60       1.59 f
  dff0_out[15] (out)                       0.00       1.59 f
  data arrival time                                   1.59

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.59
  -----------------------------------------------------------
  slack (MET)                                        18.36


  Startpoint: dff0_data_out_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dff0_out[14]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff0_data_out_reg_14_/CK (DFFRX2TS)      0.00       0.00 r
  dff0_data_out_reg_14_/Q (DFFRX2TS)       0.99       0.99 f
  U1657/Y (CLKBUFX2TS)                     0.60       1.59 f
  dff0_out[14] (out)                       0.00       1.59 f
  data arrival time                                   1.59

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.59
  -----------------------------------------------------------
  slack (MET)                                        18.36


  Startpoint: dff0_data_out_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dff0_out[12]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff0_data_out_reg_12_/CK (DFFRX2TS)      0.00       0.00 r
  dff0_data_out_reg_12_/Q (DFFRX2TS)       0.99       0.99 f
  U1655/Y (CLKBUFX2TS)                     0.60       1.59 f
  dff0_out[12] (out)                       0.00       1.59 f
  data arrival time                                   1.59

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.59
  -----------------------------------------------------------
  slack (MET)                                        18.36


  Startpoint: dff0_data_out_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dff0_out[8]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff0_data_out_reg_8_/CK (DFFRX2TS)       0.00       0.00 r
  dff0_data_out_reg_8_/Q (DFFRX2TS)        0.99       0.99 f
  U1644/Y (CLKBUFX2TS)                     0.60       1.59 f
  dff0_out[8] (out)                        0.00       1.59 f
  data arrival time                                   1.59

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.59
  -----------------------------------------------------------
  slack (MET)                                        18.36


  Startpoint: dff0_data_out_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dff0_out[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff0_data_out_reg_5_/CK (DFFRX2TS)       0.00       0.00 r
  dff0_data_out_reg_5_/Q (DFFRX2TS)        0.99       0.99 f
  U1647/Y (CLKBUFX2TS)                     0.60       1.59 f
  dff0_out[5] (out)                        0.00       1.59 f
  data arrival time                                   1.59

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.59
  -----------------------------------------------------------
  slack (MET)                                        18.36


  Startpoint: dff0_data_out_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dff0_out[4]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff0_data_out_reg_4_/CK (DFFRX2TS)       0.00       0.00 r
  dff0_data_out_reg_4_/Q (DFFRX2TS)        0.99       0.99 f
  U1648/Y (CLKBUFX2TS)                     0.60       1.59 f
  dff0_out[4] (out)                        0.00       1.59 f
  data arrival time                                   1.59

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.59
  -----------------------------------------------------------
  slack (MET)                                        18.36


  Startpoint: dff0_data_out_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dff0_out[3]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff0_data_out_reg_3_/CK (DFFRX2TS)       0.00       0.00 r
  dff0_data_out_reg_3_/Q (DFFRX2TS)        0.99       0.99 f
  U1649/Y (CLKBUFX2TS)                     0.60       1.59 f
  dff0_out[3] (out)                        0.00       1.59 f
  data arrival time                                   1.59

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.59
  -----------------------------------------------------------
  slack (MET)                                        18.36


  Startpoint: dff0_data_out_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dff0_out[2]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff0_data_out_reg_2_/CK (DFFRX2TS)       0.00       0.00 r
  dff0_data_out_reg_2_/Q (DFFRX2TS)        0.99       0.99 f
  U1650/Y (CLKBUFX2TS)                     0.60       1.59 f
  dff0_out[2] (out)                        0.00       1.59 f
  data arrival time                                   1.59

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.59
  -----------------------------------------------------------
  slack (MET)                                        18.36


  Startpoint: dff0_data_out_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dff0_out[1]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff0_data_out_reg_1_/CK (DFFRX2TS)       0.00       0.00 r
  dff0_data_out_reg_1_/Q (DFFRX2TS)        0.99       0.99 f
  U1651/Y (CLKBUFX2TS)                     0.60       1.59 f
  dff0_out[1] (out)                        0.00       1.59 f
  data arrival time                                   1.59

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.59
  -----------------------------------------------------------
  slack (MET)                                        18.36


  Startpoint: dff0_data_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dff0_out[30]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff0_data_out_reg_30_/CK (DFFRX2TS)      0.00       0.00 r
  dff0_data_out_reg_30_/Q (DFFRX2TS)       0.98       0.98 f
  U1532/Y (CLKBUFX2TS)                     0.60       1.58 f
  dff0_out[30] (out)                       0.00       1.58 f
  data arrival time                                   1.58

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.58
  -----------------------------------------------------------
  slack (MET)                                        18.37


  Startpoint: reset (input port clocked by clk)
  Endpoint: counter0_count_reach_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  reset (in)                                              0.03       0.08 f
  U1945/Y (INVX2TS)                                       0.10       0.17 r
  U1946/Y (CLKBUFX2TS)                                    0.19       0.36 r
  U1947/Y (CLKBUFX2TS)                                    0.18       0.54 r
  U1966/Y (CLKBUFX2TS)                                    0.21       0.75 r
  counter0_count_reach_reg/E (EDFFX1TS)                   0.00       0.75 r
  data arrival time                                                  0.75

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  counter0_count_reach_reg/CK (EDFFX1TS)                  0.00      20.00 r
  library setup time                                     -0.86      19.14
  data required time                                                19.14
  --------------------------------------------------------------------------
  data required time                                                19.14
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                       18.39


  Startpoint: counter0_count_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: counter0_count_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  counter0_count_reg_0_/CK (DFFRXLTS)      0.00       0.00 r
  counter0_count_reg_0_/QN (DFFRXLTS)      0.89       0.89 r
  counter0_count_reg_0_/D (DFFRXLTS)       0.00       0.89 r
  data arrival time                                   0.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  counter0_count_reg_0_/CK (DFFRXLTS)      0.00      20.00 r
  library setup time                      -0.47      19.53
  data required time                                 19.53
  -----------------------------------------------------------
  data required time                                 19.53
  data arrival time                                  -0.89
  -----------------------------------------------------------
  slack (MET)                                        18.64


  Startpoint: counter0_count_reach_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: count_reach
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter0_count_reach_reg/CK (EDFFX1TS)                  0.00       0.00 r
  counter0_count_reach_reg/Q (EDFFX1TS)                   0.63       0.63 f
  U1969/Y (CLKBUFX2TS)                                    0.59       1.23 f
  count_reach (out)                                       0.00       1.23 f
  data arrival time                                                  1.23

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  output external delay                                  -0.05      19.95
  data required time                                                19.95
  --------------------------------------------------------------------------
  data required time                                                19.95
  data arrival time                                                 -1.23
  --------------------------------------------------------------------------
  slack (MET)                                                       18.72


  Startpoint: dff1_data_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff1_data_out_reg_31_/CK (DFFRX1TS)      0.00       0.00 r
  dff1_data_out_reg_31_/Q (DFFRX1TS)       1.15       1.15 r
  sum[31] (out)                            0.00       1.15 r
  data arrival time                                   1.15

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.15
  -----------------------------------------------------------
  slack (MET)                                        18.80


  Startpoint: dff1_data_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sum[30] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff1_data_out_reg_30_/CK (DFFRX1TS)      0.00       0.00 r
  dff1_data_out_reg_30_/Q (DFFRX1TS)       1.15       1.15 r
  sum[30] (out)                            0.00       1.15 r
  data arrival time                                   1.15

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.15
  -----------------------------------------------------------
  slack (MET)                                        18.80


  Startpoint: dff1_data_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sum[29] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff1_data_out_reg_29_/CK (DFFRX1TS)      0.00       0.00 r
  dff1_data_out_reg_29_/Q (DFFRX1TS)       1.15       1.15 r
  sum[29] (out)                            0.00       1.15 r
  data arrival time                                   1.15

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.15
  -----------------------------------------------------------
  slack (MET)                                        18.80


  Startpoint: dff1_data_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sum[28] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff1_data_out_reg_28_/CK (DFFRX1TS)      0.00       0.00 r
  dff1_data_out_reg_28_/Q (DFFRX1TS)       1.15       1.15 r
  sum[28] (out)                            0.00       1.15 r
  data arrival time                                   1.15

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.15
  -----------------------------------------------------------
  slack (MET)                                        18.80


  Startpoint: dff1_data_out_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sum[27] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff1_data_out_reg_27_/CK (DFFRX1TS)      0.00       0.00 r
  dff1_data_out_reg_27_/Q (DFFRX1TS)       1.15       1.15 r
  sum[27] (out)                            0.00       1.15 r
  data arrival time                                   1.15

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.15
  -----------------------------------------------------------
  slack (MET)                                        18.80


  Startpoint: dff1_data_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sum[26] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff1_data_out_reg_26_/CK (DFFRX1TS)      0.00       0.00 r
  dff1_data_out_reg_26_/Q (DFFRX1TS)       1.15       1.15 r
  sum[26] (out)                            0.00       1.15 r
  data arrival time                                   1.15

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.15
  -----------------------------------------------------------
  slack (MET)                                        18.80


  Startpoint: dff1_data_out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sum[25] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff1_data_out_reg_25_/CK (DFFRX1TS)      0.00       0.00 r
  dff1_data_out_reg_25_/Q (DFFRX1TS)       1.15       1.15 r
  sum[25] (out)                            0.00       1.15 r
  data arrival time                                   1.15

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.15
  -----------------------------------------------------------
  slack (MET)                                        18.80


  Startpoint: dff1_data_out_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sum[24] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff1_data_out_reg_24_/CK (DFFRX1TS)      0.00       0.00 r
  dff1_data_out_reg_24_/Q (DFFRX1TS)       1.15       1.15 r
  sum[24] (out)                            0.00       1.15 r
  data arrival time                                   1.15

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.15
  -----------------------------------------------------------
  slack (MET)                                        18.80


  Startpoint: dff1_data_out_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sum[23] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff1_data_out_reg_23_/CK (DFFRX1TS)      0.00       0.00 r
  dff1_data_out_reg_23_/Q (DFFRX1TS)       1.15       1.15 r
  sum[23] (out)                            0.00       1.15 r
  data arrival time                                   1.15

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.15
  -----------------------------------------------------------
  slack (MET)                                        18.80


  Startpoint: dff1_data_out_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sum[22] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff1_data_out_reg_22_/CK (DFFRX1TS)      0.00       0.00 r
  dff1_data_out_reg_22_/Q (DFFRX1TS)       1.15       1.15 r
  sum[22] (out)                            0.00       1.15 r
  data arrival time                                   1.15

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.15
  -----------------------------------------------------------
  slack (MET)                                        18.80


  Startpoint: dff1_data_out_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sum[21] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff1_data_out_reg_21_/CK (DFFRX1TS)      0.00       0.00 r
  dff1_data_out_reg_21_/Q (DFFRX1TS)       1.15       1.15 r
  sum[21] (out)                            0.00       1.15 r
  data arrival time                                   1.15

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.15
  -----------------------------------------------------------
  slack (MET)                                        18.80


  Startpoint: dff1_data_out_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sum[20] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff1_data_out_reg_20_/CK (DFFRX1TS)      0.00       0.00 r
  dff1_data_out_reg_20_/Q (DFFRX1TS)       1.15       1.15 r
  sum[20] (out)                            0.00       1.15 r
  data arrival time                                   1.15

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.15
  -----------------------------------------------------------
  slack (MET)                                        18.80


  Startpoint: dff1_data_out_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sum[19] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff1_data_out_reg_19_/CK (DFFRX1TS)      0.00       0.00 r
  dff1_data_out_reg_19_/Q (DFFRX1TS)       1.15       1.15 r
  sum[19] (out)                            0.00       1.15 r
  data arrival time                                   1.15

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.15
  -----------------------------------------------------------
  slack (MET)                                        18.80


  Startpoint: dff1_data_out_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sum[18] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff1_data_out_reg_18_/CK (DFFRX1TS)      0.00       0.00 r
  dff1_data_out_reg_18_/Q (DFFRX1TS)       1.15       1.15 r
  sum[18] (out)                            0.00       1.15 r
  data arrival time                                   1.15

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.15
  -----------------------------------------------------------
  slack (MET)                                        18.80


  Startpoint: dff1_data_out_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sum[17] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff1_data_out_reg_17_/CK (DFFRX1TS)      0.00       0.00 r
  dff1_data_out_reg_17_/Q (DFFRX1TS)       1.15       1.15 r
  sum[17] (out)                            0.00       1.15 r
  data arrival time                                   1.15

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.15
  -----------------------------------------------------------
  slack (MET)                                        18.80


  Startpoint: dff1_data_out_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sum[16] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff1_data_out_reg_16_/CK (DFFRX1TS)      0.00       0.00 r
  dff1_data_out_reg_16_/Q (DFFRX1TS)       1.15       1.15 r
  sum[16] (out)                            0.00       1.15 r
  data arrival time                                   1.15

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.15
  -----------------------------------------------------------
  slack (MET)                                        18.80


  Startpoint: dff1_data_out_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sum[15] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff1_data_out_reg_15_/CK (DFFRX1TS)      0.00       0.00 r
  dff1_data_out_reg_15_/Q (DFFRX1TS)       1.15       1.15 r
  sum[15] (out)                            0.00       1.15 r
  data arrival time                                   1.15

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.15
  -----------------------------------------------------------
  slack (MET)                                        18.80


  Startpoint: dff1_data_out_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sum[14] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff1_data_out_reg_14_/CK (DFFRX1TS)      0.00       0.00 r
  dff1_data_out_reg_14_/Q (DFFRX1TS)       1.15       1.15 r
  sum[14] (out)                            0.00       1.15 r
  data arrival time                                   1.15

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.15
  -----------------------------------------------------------
  slack (MET)                                        18.80


  Startpoint: dff1_data_out_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sum[13] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff1_data_out_reg_13_/CK (DFFRX1TS)      0.00       0.00 r
  dff1_data_out_reg_13_/Q (DFFRX1TS)       1.15       1.15 r
  sum[13] (out)                            0.00       1.15 r
  data arrival time                                   1.15

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.15
  -----------------------------------------------------------
  slack (MET)                                        18.80


  Startpoint: dff1_data_out_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sum[12] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff1_data_out_reg_12_/CK (DFFRX1TS)      0.00       0.00 r
  dff1_data_out_reg_12_/Q (DFFRX1TS)       1.15       1.15 r
  sum[12] (out)                            0.00       1.15 r
  data arrival time                                   1.15

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.15
  -----------------------------------------------------------
  slack (MET)                                        18.80


  Startpoint: dff1_data_out_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sum[11] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff1_data_out_reg_11_/CK (DFFRX1TS)      0.00       0.00 r
  dff1_data_out_reg_11_/Q (DFFRX1TS)       1.15       1.15 r
  sum[11] (out)                            0.00       1.15 r
  data arrival time                                   1.15

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.15
  -----------------------------------------------------------
  slack (MET)                                        18.80


  Startpoint: dff1_data_out_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sum[10] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff1_data_out_reg_10_/CK (DFFRX1TS)      0.00       0.00 r
  dff1_data_out_reg_10_/Q (DFFRX1TS)       1.15       1.15 r
  sum[10] (out)                            0.00       1.15 r
  data arrival time                                   1.15

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.15
  -----------------------------------------------------------
  slack (MET)                                        18.80


  Startpoint: dff1_data_out_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sum[9] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff1_data_out_reg_9_/CK (DFFRX1TS)       0.00       0.00 r
  dff1_data_out_reg_9_/Q (DFFRX1TS)        1.15       1.15 r
  sum[9] (out)                             0.00       1.15 r
  data arrival time                                   1.15

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.15
  -----------------------------------------------------------
  slack (MET)                                        18.80


  Startpoint: dff1_data_out_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sum[8] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff1_data_out_reg_8_/CK (DFFRX1TS)       0.00       0.00 r
  dff1_data_out_reg_8_/Q (DFFRX1TS)        1.15       1.15 r
  sum[8] (out)                             0.00       1.15 r
  data arrival time                                   1.15

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.15
  -----------------------------------------------------------
  slack (MET)                                        18.80


  Startpoint: dff1_data_out_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sum[7] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff1_data_out_reg_7_/CK (DFFRX1TS)       0.00       0.00 r
  dff1_data_out_reg_7_/Q (DFFRX1TS)        1.15       1.15 r
  sum[7] (out)                             0.00       1.15 r
  data arrival time                                   1.15

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.15
  -----------------------------------------------------------
  slack (MET)                                        18.80


  Startpoint: dff1_data_out_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sum[6] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff1_data_out_reg_6_/CK (DFFRX1TS)       0.00       0.00 r
  dff1_data_out_reg_6_/Q (DFFRX1TS)        1.15       1.15 r
  sum[6] (out)                             0.00       1.15 r
  data arrival time                                   1.15

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.15
  -----------------------------------------------------------
  slack (MET)                                        18.80


  Startpoint: dff1_data_out_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sum[5] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff1_data_out_reg_5_/CK (DFFRX1TS)       0.00       0.00 r
  dff1_data_out_reg_5_/Q (DFFRX1TS)        1.15       1.15 r
  sum[5] (out)                             0.00       1.15 r
  data arrival time                                   1.15

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.15
  -----------------------------------------------------------
  slack (MET)                                        18.80


  Startpoint: dff1_data_out_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sum[4] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff1_data_out_reg_4_/CK (DFFRX1TS)       0.00       0.00 r
  dff1_data_out_reg_4_/Q (DFFRX1TS)        1.15       1.15 r
  sum[4] (out)                             0.00       1.15 r
  data arrival time                                   1.15

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.15
  -----------------------------------------------------------
  slack (MET)                                        18.80


  Startpoint: dff1_data_out_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sum[3] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff1_data_out_reg_3_/CK (DFFRX1TS)       0.00       0.00 r
  dff1_data_out_reg_3_/Q (DFFRX1TS)        1.15       1.15 r
  sum[3] (out)                             0.00       1.15 r
  data arrival time                                   1.15

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.15
  -----------------------------------------------------------
  slack (MET)                                        18.80


  Startpoint: dff1_data_out_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sum[2] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff1_data_out_reg_2_/CK (DFFRX1TS)       0.00       0.00 r
  dff1_data_out_reg_2_/Q (DFFRX1TS)        1.15       1.15 r
  sum[2] (out)                             0.00       1.15 r
  data arrival time                                   1.15

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.15
  -----------------------------------------------------------
  slack (MET)                                        18.80


  Startpoint: dff1_data_out_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sum[1] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff1_data_out_reg_1_/CK (DFFRX1TS)       0.00       0.00 r
  dff1_data_out_reg_1_/Q (DFFRX1TS)        1.15       1.15 r
  sum[1] (out)                             0.00       1.15 r
  data arrival time                                   1.15

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.15
  -----------------------------------------------------------
  slack (MET)                                        18.80


  Startpoint: dff1_data_out_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sum[0] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff1_data_out_reg_0_/CK (DFFRX1TS)       0.00       0.00 r
  dff1_data_out_reg_0_/Q (DFFRX1TS)        1.15       1.15 r
  sum[0] (out)                             0.00       1.15 r
  data arrival time                                   1.15

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.15
  -----------------------------------------------------------
  slack (MET)                                        18.80


  Startpoint: dff0_data_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: leftshift_out[29]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff0_data_out_reg_28_/CK (DFFRX2TS)      0.00       0.00 r
  dff0_data_out_reg_28_/Q (DFFRX2TS)       1.02       1.02 f
  leftshift_out[29] (out)                  0.00       1.02 f
  data arrival time                                   1.02

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.02
  -----------------------------------------------------------
  slack (MET)                                        18.93


  Startpoint: dff0_data_out_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: leftshift_out[18]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff0_data_out_reg_17_/CK (DFFRX2TS)      0.00       0.00 r
  dff0_data_out_reg_17_/Q (DFFRX2TS)       1.02       1.02 f
  leftshift_out[18] (out)                  0.00       1.02 f
  data arrival time                                   1.02

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.02
  -----------------------------------------------------------
  slack (MET)                                        18.93


  Startpoint: dff0_data_out_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: leftshift_out[14]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff0_data_out_reg_13_/CK (DFFRX2TS)      0.00       0.00 r
  dff0_data_out_reg_13_/Q (DFFRX2TS)       1.02       1.02 f
  leftshift_out[14] (out)                  0.00       1.02 f
  data arrival time                                   1.02

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.02
  -----------------------------------------------------------
  slack (MET)                                        18.93


  Startpoint: dff0_data_out_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: leftshift_out[12]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff0_data_out_reg_11_/CK (DFFRX2TS)      0.00       0.00 r
  dff0_data_out_reg_11_/Q (DFFRX2TS)       1.02       1.02 f
  leftshift_out[12] (out)                  0.00       1.02 f
  data arrival time                                   1.02

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.02
  -----------------------------------------------------------
  slack (MET)                                        18.93


  Startpoint: dff0_data_out_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: leftshift_out[11]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff0_data_out_reg_10_/CK (DFFRX2TS)      0.00       0.00 r
  dff0_data_out_reg_10_/Q (DFFRX2TS)       1.02       1.02 f
  leftshift_out[11] (out)                  0.00       1.02 f
  data arrival time                                   1.02

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.02
  -----------------------------------------------------------
  slack (MET)                                        18.93


  Startpoint: dff0_data_out_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: leftshift_out[10]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff0_data_out_reg_9_/CK (DFFRX2TS)       0.00       0.00 r
  dff0_data_out_reg_9_/Q (DFFRX2TS)        1.02       1.02 f
  leftshift_out[10] (out)                  0.00       1.02 f
  data arrival time                                   1.02

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.02
  -----------------------------------------------------------
  slack (MET)                                        18.93


  Startpoint: dff0_data_out_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: leftshift_out[8]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff0_data_out_reg_7_/CK (DFFRX2TS)       0.00       0.00 r
  dff0_data_out_reg_7_/Q (DFFRX2TS)        1.02       1.02 f
  leftshift_out[8] (out)                   0.00       1.02 f
  data arrival time                                   1.02

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.02
  -----------------------------------------------------------
  slack (MET)                                        18.93


  Startpoint: dff0_data_out_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: leftshift_out[7]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff0_data_out_reg_6_/CK (DFFRX2TS)       0.00       0.00 r
  dff0_data_out_reg_6_/Q (DFFRX2TS)        1.00       1.00 f
  leftshift_out[7] (out)                   0.00       1.00 f
  data arrival time                                   1.00

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.00
  -----------------------------------------------------------
  slack (MET)                                        18.95


  Startpoint: dff0_data_out_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: leftshift_out[1]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff0_data_out_reg_0_/CK (DFFRX2TS)       0.00       0.00 r
  dff0_data_out_reg_0_/Q (DFFRX2TS)        0.99       0.99 f
  leftshift_out[1] (out)                   0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                        18.96


  Startpoint: dff0_data_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: leftshift_out[30]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff0_data_out_reg_29_/CK (DFFRX2TS)      0.00       0.00 r
  dff0_data_out_reg_29_/Q (DFFRX2TS)       0.99       0.99 f
  leftshift_out[30] (out)                  0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                        18.96


  Startpoint: dff0_data_out_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: leftshift_out[28]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff0_data_out_reg_27_/CK (DFFRX2TS)      0.00       0.00 r
  dff0_data_out_reg_27_/Q (DFFRX2TS)       0.99       0.99 f
  leftshift_out[28] (out)                  0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                        18.96


  Startpoint: dff0_data_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: leftshift_out[27]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff0_data_out_reg_26_/CK (DFFRX2TS)      0.00       0.00 r
  dff0_data_out_reg_26_/Q (DFFRX2TS)       0.99       0.99 f
  leftshift_out[27] (out)                  0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                        18.96


  Startpoint: dff0_data_out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: leftshift_out[26]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff0_data_out_reg_25_/CK (DFFRX2TS)      0.00       0.00 r
  dff0_data_out_reg_25_/Q (DFFRX2TS)       0.99       0.99 f
  leftshift_out[26] (out)                  0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                        18.96


  Startpoint: dff0_data_out_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: leftshift_out[25]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff0_data_out_reg_24_/CK (DFFRX2TS)      0.00       0.00 r
  dff0_data_out_reg_24_/Q (DFFRX2TS)       0.99       0.99 f
  leftshift_out[25] (out)                  0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                        18.96


  Startpoint: dff0_data_out_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: leftshift_out[24]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff0_data_out_reg_23_/CK (DFFRX2TS)      0.00       0.00 r
  dff0_data_out_reg_23_/Q (DFFRX2TS)       0.99       0.99 f
  leftshift_out[24] (out)                  0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                        18.96


  Startpoint: dff0_data_out_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: leftshift_out[23]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff0_data_out_reg_22_/CK (DFFRX2TS)      0.00       0.00 r
  dff0_data_out_reg_22_/Q (DFFRX2TS)       0.99       0.99 f
  leftshift_out[23] (out)                  0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                        18.96


  Startpoint: dff0_data_out_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: leftshift_out[22]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff0_data_out_reg_21_/CK (DFFRX2TS)      0.00       0.00 r
  dff0_data_out_reg_21_/Q (DFFRX2TS)       0.99       0.99 f
  leftshift_out[22] (out)                  0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                        18.96


  Startpoint: dff0_data_out_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: leftshift_out[21]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff0_data_out_reg_20_/CK (DFFRX2TS)      0.00       0.00 r
  dff0_data_out_reg_20_/Q (DFFRX2TS)       0.99       0.99 f
  leftshift_out[21] (out)                  0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                        18.96


  Startpoint: dff0_data_out_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: leftshift_out[20]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff0_data_out_reg_19_/CK (DFFRX2TS)      0.00       0.00 r
  dff0_data_out_reg_19_/Q (DFFRX2TS)       0.99       0.99 f
  leftshift_out[20] (out)                  0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                        18.96


  Startpoint: dff0_data_out_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: leftshift_out[19]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff0_data_out_reg_18_/CK (DFFRX2TS)      0.00       0.00 r
  dff0_data_out_reg_18_/Q (DFFRX2TS)       0.99       0.99 f
  leftshift_out[19] (out)                  0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                        18.96


  Startpoint: dff0_data_out_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: leftshift_out[17]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff0_data_out_reg_16_/CK (DFFRX2TS)      0.00       0.00 r
  dff0_data_out_reg_16_/Q (DFFRX2TS)       0.99       0.99 f
  leftshift_out[17] (out)                  0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                        18.96


  Startpoint: dff0_data_out_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: leftshift_out[16]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff0_data_out_reg_15_/CK (DFFRX2TS)      0.00       0.00 r
  dff0_data_out_reg_15_/Q (DFFRX2TS)       0.99       0.99 f
  leftshift_out[16] (out)                  0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                        18.96


  Startpoint: dff0_data_out_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: leftshift_out[15]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff0_data_out_reg_14_/CK (DFFRX2TS)      0.00       0.00 r
  dff0_data_out_reg_14_/Q (DFFRX2TS)       0.99       0.99 f
  leftshift_out[15] (out)                  0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                        18.96


  Startpoint: dff0_data_out_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: leftshift_out[13]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff0_data_out_reg_12_/CK (DFFRX2TS)      0.00       0.00 r
  dff0_data_out_reg_12_/Q (DFFRX2TS)       0.99       0.99 f
  leftshift_out[13] (out)                  0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                        18.96


  Startpoint: dff0_data_out_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: leftshift_out[9]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff0_data_out_reg_8_/CK (DFFRX2TS)       0.00       0.00 r
  dff0_data_out_reg_8_/Q (DFFRX2TS)        0.99       0.99 f
  leftshift_out[9] (out)                   0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                        18.96


  Startpoint: dff0_data_out_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: leftshift_out[6]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff0_data_out_reg_5_/CK (DFFRX2TS)       0.00       0.00 r
  dff0_data_out_reg_5_/Q (DFFRX2TS)        0.99       0.99 f
  leftshift_out[6] (out)                   0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                        18.96


  Startpoint: dff0_data_out_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: leftshift_out[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff0_data_out_reg_4_/CK (DFFRX2TS)       0.00       0.00 r
  dff0_data_out_reg_4_/Q (DFFRX2TS)        0.99       0.99 f
  leftshift_out[5] (out)                   0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                        18.96


  Startpoint: dff0_data_out_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: leftshift_out[4]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff0_data_out_reg_3_/CK (DFFRX2TS)       0.00       0.00 r
  dff0_data_out_reg_3_/Q (DFFRX2TS)        0.99       0.99 f
  leftshift_out[4] (out)                   0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                        18.96


  Startpoint: dff0_data_out_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: leftshift_out[3]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff0_data_out_reg_2_/CK (DFFRX2TS)       0.00       0.00 r
  dff0_data_out_reg_2_/Q (DFFRX2TS)        0.99       0.99 f
  leftshift_out[3] (out)                   0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                        18.96


  Startpoint: dff0_data_out_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: leftshift_out[2]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff0_data_out_reg_1_/CK (DFFRX2TS)       0.00       0.00 r
  dff0_data_out_reg_1_/Q (DFFRX2TS)        0.99       0.99 f
  leftshift_out[2] (out)                   0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                        18.96


  Startpoint: dff0_data_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: leftshift_out[31]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff0_data_out_reg_30_/CK (DFFRX2TS)      0.00       0.00 r
  dff0_data_out_reg_30_/Q (DFFRX2TS)       0.98       0.98 f
  leftshift_out[31] (out)                  0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                        18.97


  Startpoint: dff0_data_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dff0_out[31]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff0_data_out_reg_31_/CK (DFFRX2TS)      0.00       0.00 r
  dff0_data_out_reg_31_/Q (DFFRX2TS)       0.97       0.97 f
  dff0_out[31] (out)                       0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                        18.98


1
