<def f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='961' ll='968' type='bool llvm::MachineInstr::mayLoad(llvm::MachineInstr::QueryType Type = AnyInBundle) const'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='985' u='c' c='_ZNK4llvm12MachineInstr14mayLoadOrStoreENS0_9QueryTypeE'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='954'>//===--------------------------------------------------------------------===//
  // Side Effect Analysis
  //===--------------------------------------------------------------------===//

  /// Return true if this instruction could possibly read memory.
  /// Instructions with this flag set are not necessarily simple load
  /// instructions, they may load a value and modify it, for example.</doc>
<use f='llvm/llvm/include/llvm/CodeGen/ScheduleDAG.h' l='387' u='c' c='_ZN4llvm5SUnit14addPredBarrierEPS0_'/>
<use f='llvm/llvm/lib/CodeGen/EarlyIfConversion.cpp' l='233' u='c' c='_ZN12_GLOBAL__N_19SSAIfConv18canSpeculateInstrsEPN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/ImplicitNullChecks.cpp' l='334' u='c' c='_ZNK12_GLOBAL__N_118ImplicitNullChecks19areMemoryOpsAliasedERKN4llvm12MachineInstrEPS3_'/>
<use f='llvm/llvm/lib/CodeGen/ImplicitNullChecks.cpp' l='726' u='c' c='_ZN12_GLOBAL__N_118ImplicitNullChecks19insertFaultingInstrEPN4llvm12MachineInstrEPNS1_17MachineBasicBlockES5_'/>
<use f='llvm/llvm/lib/CodeGen/MachineCSE.cpp' l='410' u='c' c='_ZN12_GLOBAL__N_110MachineCSE14isCSECandidateEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/MachineCSE.cpp' l='773' u='c' c='_ZN12_GLOBAL__N_110MachineCSE14isPRECandidateEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/MachineInstr.cpp' l='1232' u='c' c='_ZNK4llvm12MachineInstr12isSafeToMoveEPNS_9AAResultsERb'/>
<use f='llvm/llvm/lib/CodeGen/MachineInstr.cpp' l='1246' u='c' c='_ZNK4llvm12MachineInstr12isSafeToMoveEPNS_9AAResultsERb'/>
<use f='llvm/llvm/lib/CodeGen/MachineInstr.cpp' l='1374' u='c' c='_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineInstr.cpp' l='1395' u='c' c='_ZNK4llvm12MachineInstr30isDereferenceableInvariantLoadEPNS_9AAResultsE'/>
<use f='llvm/llvm/lib/CodeGen/MachineLICM.cpp' l='1065' u='c' c='_ZN12_GLOBAL__N_115MachineLICMBase15IsLICMCandidateERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='712' u='c' c='_ZL19isDependenceBarrierRN4llvm12MachineInstrEPNS_9AAResultsE'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='747' u='c' c='_ZN4llvm17SwingSchedulerDAG25addLoopCarriedDependencesEPNS_9AAResultsE'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='1260' u='c' c='_ZN4llvm17SwingSchedulerDAG8Circuits24createAdjacencyStructureEPS0_'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='2325' u='c' c='_ZN4llvm17SwingSchedulerDAG16isLoopCarriedDepEPNS_5SUnitERKNS_4SDepEb'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1684' u='c' c='_ZN12_GLOBAL__N_124BaseMemOpClusterMutation19collectMemOpRecordsERSt6vectorIN4llvm5SUnitESaIS3_EERNS2_15SmallVectorImplINS0_9MemOpInfoEEE'/>
<use f='llvm/llvm/lib/CodeGen/MachineSink.cpp' l='912' u='c' c='_ZL32SinkingPreventsImplicitNullCheckRN4llvm12MachineInstrEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/MachineSink.cpp' l='1162' u='c' c='_ZN12_GLOBAL__N_114MachineSinking15SinkInstructionERN4llvm12MachineInstrERbRSt3mapIPNS1_17MachineBasicBlockENS1_11SmallVectorIS7_Lj4EEESt4lessIS7_ESaISt4pairIKS7_S9_EEE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='1575' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier23visitMachineInstrBeforeEPKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='1954' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier19visitMachineOperandEPKN4llvm14MachineOperandEj'/>
<use f='llvm/llvm/lib/CodeGen/PeepholeOptimizer.cpp' l='1319' u='c' c='_ZN12_GLOBAL__N_117PeepholeOptimizer14isLoadFoldableERN4llvm12MachineInstrERNS1_8SmallSetINS1_8RegisterELj16ESt4lessIS5_EEE'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='881' u='c' c='_ZN4llvm17ScheduleDAGInstrs15buildSchedGraphEPNS_9AAResultsEPNS_18RegPressureTrackerEPNS_13PressureDiffsEPNS_13LiveIntervalsEb'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='929' u='c' c='_ZN4llvm17ScheduleDAGInstrs15buildSchedGraphEPNS_9AAResultsEPNS_18RegPressureTrackerEPNS_13PressureDiffsEPNS_13LiveIntervalsEb'/>
<use f='llvm/llvm/lib/CodeGen/StackColoring.cpp' l='731' u='c' c='_ZN12_GLOBAL__N_113StackColoring14collectMarkersEj'/>
<use f='llvm/llvm/lib/CodeGen/StackColoring.cpp' l='1163' u='c' c='_ZN12_GLOBAL__N_113StackColoring23removeInvalidSlotRangesEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetInstrInfo.cpp' l='958' u='c' c='_ZNK4llvm15TargetInstrInfo40isReallyTriviallyReMaterializableGenericERKNS_12MachineInstrEPNS_9AAResultsE'/>
<use f='llvm/llvm/lib/CodeGen/TargetInstrInfo.cpp' l='1143' u='c' c='_ZNK4llvm15TargetInstrInfo17defaultDefLatencyERKNS_12MCSchedModelERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/TargetInstrInfo.cpp' l='1160' u='c' c='_ZNK4llvm15TargetInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEPj'/>
<use f='llvm/llvm/lib/CodeGen/TwoAddressInstructionPass.cpp' l='1203' u='c' c='_ZN12_GLOBAL__N_125TwoAddressInstructionPass23tryInstructionTransformERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_jjjb'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ConditionalCompares.cpp' l='414' u='c' c='_ZN12_GLOBAL__N_111SSACCmpConv18canSpeculateInstrsEPN4llvm17MachineBasicBlockEPKNS1_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp' l='1449' u='c' c='_ZN12_GLOBAL__N_119AArch64LoadStoreOpt16findMatchingInsnEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS_13LdStPairFlagsEjb'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp' l='1581' u='c' c='_ZN12_GLOBAL__N_119AArch64LoadStoreOpt16findMatchingInsnEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS_13LdStPairFlagsEjb'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterInfo.cpp' l='475' u='c' c='_ZNK4llvm19AArch64RegisterInfo17needsFrameBaseRegEPNS_12MachineInstrEl'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64SpeculationHardening.cpp' l='472' u='c' c='_ZN12_GLOBAL__N_127AArch64SpeculationHardening8slhLoadsERN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFormMemoryClauses.cpp' l='111' u='c' c='_ZL17isValidClauseInstRKN4llvm12MachineInstrEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInsertHardClauses.cpp' l='68' u='c' c='_ZN12_GLOBAL__N_117getHardClauseTypeERKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp' l='517' u='c' c='_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp' l='1249' u='c' c='_ZN12_GLOBAL__N_116SIInsertWaitcnts23updateEventWaitcntAfterERN4llvm12MachineInstrEPNS_15WaitcntBracketsE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp' l='1278' u='c' c='_ZN12_GLOBAL__N_116SIInsertWaitcnts23updateEventWaitcntAfterERN4llvm12MachineInstrEPNS_15WaitcntBracketsE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp' l='1281' u='c' c='_ZN12_GLOBAL__N_116SIInsertWaitcnts23updateEventWaitcntAfterERN4llvm12MachineInstrEPNS_15WaitcntBracketsE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='288' u='c' c='_ZNK4llvm11SIInstrInfo29getMemOperandsWithOffsetWidthERKNS_12MachineInstrERNS_15SmallVectorImplIPKNS_14MachineOperandEEERlRbRjPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='6695' u='c' c='_ZNK4llvm11SIInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILoadStoreOptimizer.cpp' l='1781' u='c' c='_ZNK12_GLOBAL__N_120SILoadStoreOptimizer26promoteConstantOffsetToImmERN4llvm12MachineInstrERNS1_8DenseMapIPS2_NS0_10MemAddressENS1_12DenseMapInfoIS5_E1717430'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILoadStoreOptimizer.cpp' l='1788' u='c' c='_ZNK12_GLOBAL__N_120SILoadStoreOptimizer26promoteConstantOffsetToImmERN4llvm12MachineInstrERNS1_8DenseMapIPS2_NS0_10MemAddressENS1_12DenseMapInfoIS5_E1717430'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMemoryLegalizer.cpp' l='608' u='c' c='_ZNK12_GLOBAL__N_113SIMemOpAccess11getLoadInfoERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMemoryLegalizer.cpp' l='622' u='c' c='_ZNK12_GLOBAL__N_113SIMemOpAccess12getStoreInfoERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMemoryLegalizer.cpp' l='669' u='c' c='_ZNK12_GLOBAL__N_113SIMemOpAccess25getAtomicCmpxchgOrRmwInfoERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIPostRABundler.cpp' l='68' u='c' c='_ZNK12_GLOBAL__N_115SIPostRABundler15isDependentLoadERKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIPostRABundler.cpp' l='103' u='c' c='_ZN12_GLOBAL__N_115SIPostRABundler20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIPostRABundler.cpp' l='103' u='c' c='_ZN12_GLOBAL__N_115SIPostRABundler20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='1587' u='c' c='_ZNK4llvm16ARMBaseInstrInfo25isLoadFromStackSlotPostFEERKNS_12MachineInstrERi'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='4734' u='c' c='_ZNK4llvm16ARMBaseInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEPj'/>
<use f='llvm/llvm/lib/Target/ARM/ARMHazardRecognizer.cpp' l='184' u='c' c='_ZN4llvm31ARMBankConflictHazardRecognizer13getHazardTypeEPNS_5SUnitEi'/>
<use f='llvm/llvm/lib/Target/ARM/ARMHazardRecognizer.cpp' l='256' u='c' c='_ZN4llvm31ARMBankConflictHazardRecognizer15EmitInstructionEPNS_5SUnitE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp' l='2210' u='c' c='_ZL25IsSafeAndProfitableToMovebjN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES2_RNS_15SmallPtrSetImplIPS1_EERNS_8SmallSetIjLj4ESt4lessIj16525984'/>
<use f='llvm/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp' l='2784' u='c' c='_ZL22createPostIncLoadStorePN4llvm12MachineInstrEiNS_8RegisterEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMLowOverheadLoops.cpp' l='874' u='c' c='_ZL22producesFalseLanesZeroRN4llvm12MachineInstrEPKNS_19TargetRegisterClassERKNS_19ReachingDefAnalysisERNS_15SmallPtrSetImplIPS0_EE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMOptimizeBarriersPass.cpp' l='43' u='c' c='_ZL14CanMovePastDMBPKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/ARM/ThumbRegisterInfo.cpp' l='510' u='c' c='_ZNK4llvm17ThumbRegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBitTracker.cpp' l='205' u='c' c='_ZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonConstExtenders.cpp' l='1112' u='c' c='_ZNK12_GLOBAL__N_121HexagonConstExtenders14getOffsetRangeERKNS0_7ExtDescE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonConstExtenders.cpp' l='1145' u='c' c='_ZN12_GLOBAL__N_121HexagonConstExtenders14recordExtenderERN4llvm12MachineInstrEj'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonConstExtenders.cpp' l='1676' u='c' c='_ZN12_GLOBAL__N_121HexagonConstExtenders17replaceInstrExactERKNS0_7ExtDescENS0_8RegisterE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonConstExtenders.cpp' l='1693' u='c' c='_ZN12_GLOBAL__N_121HexagonConstExtenders17replaceInstrExactERKNS0_7ExtDescENS0_8RegisterE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonConstExtenders.cpp' l='1820' u='c' c='_ZN12_GLOBAL__N_121HexagonConstExtenders16replaceInstrExprERKNS0_7ExtDescERKSt4pairINS0_8ExtValueENS0_7ExtExprEENS0_8RegisterERi'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp' l='823' u='c' c='_ZN12_GLOBAL__N_121HexagonExpandCondsets12canMoveMemToERN4llvm12MachineInstrES3_b'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp' l='840' u='c' c='_ZN12_GLOBAL__N_121HexagonExpandCondsets12canMoveMemToERN4llvm12MachineInstrES3_b'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonHazardRecognizer.cpp' l='103' u='c' c='_ZN4llvm23HexagonHazardRecognizer19ShouldPreferAnotherEPNS_5SUnitE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonHazardRecognizer.cpp' l='155' u='c' c='_ZN4llvm23HexagonHazardRecognizer15EmitInstructionEPNS_5SUnitE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonHazardRecognizer.cpp' l='157' u='c' c='_ZN4llvm23HexagonHazardRecognizer15EmitInstructionEPNS_5SUnitE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='1906' u='c' c='_ZNK4llvm16HexagonInstrInfo31areMemAccessesTriviallyDisjointERKNS_12MachineInstrES3_'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='1906' u='c' c='_ZNK4llvm16HexagonInstrInfo31areMemAccessesTriviallyDisjointERKNS_12MachineInstrES3_'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='2251' u='c' c='_ZNK4llvm16HexagonInstrInfo21isHVXMemWithAIndirectERKNS_12MachineInstrES3_'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='3236' u='c' c='_ZNK4llvm16HexagonInstrInfo24getBaseAndOffsetPositionERKNS_12MachineInstrERjS4_'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonSplitDouble.cpp' l='627' u='c' c='_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs11splitMemRefEPN4llvm12MachineInstrERKSt3mapIjSt4pairIjjESt4lessIjESaIS5_IKjS6_EEE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonSubtarget.cpp' l='219' u='c' c='_ZN4llvm16HexagonSubtarget21HVXMemLatencyMutation5applyEPNS_17ScheduleDAGInstrsE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonSubtarget.cpp' l='228' u='c' c='_ZN4llvm16HexagonSubtarget21HVXMemLatencyMutation5applyEPNS_17ScheduleDAGInstrsE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonSubtarget.cpp' l='344' u='c' c='_ZN4llvm16HexagonSubtarget20BankConflictMutation5applyEPNS_17ScheduleDAGInstrsE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonSubtarget.cpp' l='357' u='c' c='_ZN4llvm16HexagonSubtarget20BankConflictMutation5applyEPNS_17ScheduleDAGInstrsE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp' l='593' u='c' c='_ZL23getPostIncrementOperandRKN4llvm12MachineInstrEPKNS_16HexagonInstrInfoE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp' l='686' u='c' c='_ZN4llvm21HexagonPacketizerList25canPromoteToNewValueStoreERKNS_12MachineInstrES3_j'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp' l='1523' u='c' c='_ZN4llvm21HexagonPacketizerList26isLegalToPacketizeTogetherEPNS_5SUnitES2_'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp' l='1524' u='c' c='_ZN4llvm21HexagonPacketizerList26isLegalToPacketizeTogetherEPNS_5SUnitES2_'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp' l='1686' u='c' c='_ZN4llvm21HexagonPacketizerList15foundLSInPacketEv'/>
<use f='llvm/llvm/lib/Target/Lanai/LanaiDelaySlotFiller.cpp' l='186' u='c' c='_ZN12_GLOBAL__N_16Filler14delayHasHazardEN4llvm14ilist_iteratorINS1_12ilist_detail12node_optionsINS1_12MachineInstrELb1ELb1EvEELb0ELb0EEERbS8_RNS1_8Sm7333906'/>
<use f='llvm/llvm/lib/Target/Mips/MipsDelaySlotFiller.cpp' l='456' u='c' c='_ZN12_GLOBAL__N_115InspectMemInstr9hasHazardERKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsDelaySlotFiller.cpp' l='464' u='c' c='_ZN12_GLOBAL__N_115InspectMemInstr9hasHazardERKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsDelaySlotFiller.cpp' l='510' u='c' c='_ZN12_GLOBAL__N_111MemDefsUses10hasHazard_ERKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsDelaySlotFiller.cpp' l='512' u='c' c='_ZN12_GLOBAL__N_111MemDefsUses10hasHazard_ERKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsOptimizePICCall.cpp' l='286' u='c' c='_ZNK12_GLOBAL__N_115OptimizePICCall17isCallViaRegisterERN4llvm12MachineInstrERjRNS1_12PointerUnionIJPKNS1_5ValueEPKNS1_17PseudoSourceValueEEEE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCMachineScheduler.cpp' l='37' u='c' c='_ZNK4llvm21PPCPreRASchedStrategy21biasAddiLoadCandidateERNS_20GenericSchedulerBase14SchedCandidateES3_RNS_13SchedBoundaryE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCMachineScheduler.cpp' l='41' u='c' c='_ZNK4llvm21PPCPreRASchedStrategy21biasAddiLoadCandidateERNS_20GenericSchedulerBase14SchedCandidateES3_RNS_13SchedBoundaryE'/>
<use f='llvm/llvm/lib/Target/Sparc/DelaySlotFiller.cpp' l='237' u='c' c='_ZN12_GLOBAL__N_16Filler14delayHasHazardEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERbS5_RNS1_8SmallSetIjLj32ESt4lessIjEEESA_'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyRegStackify.cpp' l='180' u='c' c='_ZL5queryRKN4llvm12MachineInstrERNS_9AAResultsERbS5_S5_S5_'/>
<use f='llvm/llvm/lib/Target/X86/X86CmovConversion.cpp' l='188' u='c' c='_ZN12_GLOBAL__N_120X86CmovConverterPass20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/X86/X86CmovConversion.cpp' l='295' u='c' c='_ZN12_GLOBAL__N_120X86CmovConverterPass21collectCmovCandidatesEN4llvm8ArrayRefIPNS1_17MachineBasicBlockEEERNS1_11SmallVectorINS6_IPNS1_12MachineInstrELj2EEELj2EEEb'/>
<use f='llvm/llvm/lib/Target/X86/X86CmovConversion.cpp' l='311' u='c' c='_ZN12_GLOBAL__N_120X86CmovConverterPass21collectCmovCandidatesEN4llvm8ArrayRefIPNS1_17MachineBasicBlockEEERNS1_11SmallVectorINS6_IPNS1_12MachineInstrELj2EEELj2EEEb'/>
<use f='llvm/llvm/lib/Target/X86/X86CmovConversion.cpp' l='662' u='c' c='_ZNK12_GLOBAL__N_120X86CmovConverterPass26convertCmovInstsToBranchesERN4llvm15SmallVectorImplIPNS1_12MachineInstrEEE'/>
<use f='llvm/llvm/lib/Target/X86/X86CmovConversion.cpp' l='713' u='c' c='_ZNK12_GLOBAL__N_120X86CmovConverterPass26convertCmovInstsToBranchesERN4llvm15SmallVectorImplIPNS1_12MachineInstrEEE'/>
<use f='llvm/llvm/lib/Target/X86/X86LoadValueInjectionLoadHardening.cpp' l='411' u='c' c='_ZNK12_GLOBAL__N_138X86LoadValueInjectionLoadHardeningPass14getGadgetGraphERN4llvm15MachineFunctionERKNS1_15MachineLoopInfoERKNS1_20MachineDominatorTr8216005'/>
<use f='llvm/llvm/lib/Target/X86/X86LoadValueInjectionLoadHardening.cpp' l='485' u='c' c='_ZNK12_GLOBAL__N_138X86LoadValueInjectionLoadHardeningPass14getGadgetGraphERN4llvm15MachineFunctionERKNS1_15MachineLoopInfoERKNS1_20MachineDominatorTr8216005'/>
<use f='llvm/llvm/lib/Target/X86/X86SpeculativeLoadHardening.cpp' l='382' u='c' c='_ZL17hasVulnerableLoadRN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/X86/X86SpeculativeLoadHardening.cpp' l='862' u='c' c='_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass22unfoldCallAndJumpLoadsERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/X86/X86SpeculativeLoadHardening.cpp' l='1314' u='c' c='_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass36tracePredStateThroughBlocksAndHardenERN4llvm15MachineFunctionE'/>
