{"Source Block": ["hdl/projects/common/a5gte/system_top.v@93:103@HdlStmAssign", "\n  // simple pass through\n\n  assign eth_rx_clk = phy_rx_clk;\n  assign eth_rx_cntrl = phy_rx_cntrl;\n  assign eth_rx_data = phy_rx_data;\n\n  assign phy_tx_clk_out = eth_tx_clk_out;\n  assign phy_tx_cntrl = eth_tx_cntrl;\n  assign phy_tx_data = eth_tx_data;\n\n"], "Clone Blocks": [["hdl/projects/common/a5gte/system_top.v@92:102", "  inout             phy_mdio;\n\n  // simple pass through\n\n  assign eth_rx_clk = phy_rx_clk;\n  assign eth_rx_cntrl = phy_rx_cntrl;\n  assign eth_rx_data = phy_rx_data;\n\n  assign phy_tx_clk_out = eth_tx_clk_out;\n  assign phy_tx_cntrl = eth_tx_cntrl;\n  assign phy_tx_data = eth_tx_data;\n"], ["hdl/projects/common/a5gte/system_top.v@91:101", "  output            phy_mdc;\n  inout             phy_mdio;\n\n  // simple pass through\n\n  assign eth_rx_clk = phy_rx_clk;\n  assign eth_rx_cntrl = phy_rx_cntrl;\n  assign eth_rx_data = phy_rx_data;\n\n  assign phy_tx_clk_out = eth_tx_clk_out;\n  assign phy_tx_cntrl = eth_tx_cntrl;\n"]], "Diff Content": {"Delete": [[98, "  assign eth_rx_data = phy_rx_data;\n"]], "Add": [[98, "  altddio_out #(.width(1)) i_eth_rx_clk (\n"], [98, "    .aset (1'b0),\n"], [98, "    .sset (1'b0),\n"], [98, "    .sclr (1'b0),\n"], [98, "    .oe (1'b1),\n"], [98, "    .oe_out (),\n"], [98, "    .datain_h (1'b1),\n"], [98, "    .datain_l (1'b0),\n"], [98, "    .outclocken (1'b1),\n"], [98, "    .aclr (1'b0),\n"], [98, "    .outclock (eth_rx_clk_90),\n"], [98, "    .dataout (eth_rx_clk));\n"]]}}