// Seed: 1671743104
module module_0 (
    output tri1 id_0,
    output wire id_1,
    input  tri  id_2,
    output tri0 id_3
);
  wire id_5;
  assign id_3 = "" ? 1 * 1 : 1'h0;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    input wire id_2,
    input tri0 id_3,
    output logic id_4,
    output wor id_5,
    output tri1 id_6,
    output uwire id_7,
    input wand id_8,
    input supply1 id_9,
    input supply1 id_10,
    input supply1 id_11,
    input wand id_12,
    input tri0 id_13,
    output tri1 id_14,
    output wire id_15,
    input tri1 id_16,
    output tri0 id_17
);
  assign id_17 = id_16;
  initial begin
    id_4 <= 1;
  end
  module_0(
      id_15, id_15, id_0, id_14
  );
endmodule
