/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* UART */
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB06_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB06_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB06_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB06_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB06_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB06_F1
.set UART_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B1_UDB11_A0_A1
.set UART_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B1_UDB11_A0
.set UART_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B1_UDB11_A1
.set UART_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B1_UDB11_D0_D1
.set UART_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B1_UDB11_D0
.set UART_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B1_UDB11_D1
.set UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set UART_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B1_UDB11_F0_F1
.set UART_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B1_UDB11_F0
.set UART_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B1_UDB11_F1
.set UART_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_BUART_sTX_TxSts__0__POS, 0
.set UART_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_BUART_sTX_TxSts__1__POS, 1
.set UART_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_BUART_sTX_TxSts__2__POS, 2
.set UART_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_BUART_sTX_TxSts__3__POS, 3
.set UART_BUART_sTX_TxSts__MASK, 0x0F
.set UART_BUART_sTX_TxSts__MASK_REG, CYREG_B1_UDB11_MSK
.set UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set UART_BUART_sTX_TxSts__STATUS_REG, CYREG_B1_UDB11_ST
.set UART_IntClock__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set UART_IntClock__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set UART_IntClock__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set UART_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_IntClock__INDEX, 0x02
.set UART_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_IntClock__PM_ACT_MSK, 0x04
.set UART_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_IntClock__PM_STBY_MSK, 0x04

/* QuadDec_L */
.set QuadDec_L_bQuadDec_Stsreg__0__MASK, 0x01
.set QuadDec_L_bQuadDec_Stsreg__0__POS, 0
.set QuadDec_L_bQuadDec_Stsreg__1__MASK, 0x02
.set QuadDec_L_bQuadDec_Stsreg__1__POS, 1
.set QuadDec_L_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set QuadDec_L_bQuadDec_Stsreg__16BIT_STATUS_REG, CYREG_B1_UDB10_11_ST
.set QuadDec_L_bQuadDec_Stsreg__2__MASK, 0x04
.set QuadDec_L_bQuadDec_Stsreg__2__POS, 2
.set QuadDec_L_bQuadDec_Stsreg__3__MASK, 0x08
.set QuadDec_L_bQuadDec_Stsreg__3__POS, 3
.set QuadDec_L_bQuadDec_Stsreg__MASK, 0x0F
.set QuadDec_L_bQuadDec_Stsreg__MASK_REG, CYREG_B1_UDB10_MSK
.set QuadDec_L_bQuadDec_Stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set QuadDec_L_bQuadDec_Stsreg__STATUS_REG, CYREG_B1_UDB10_ST
.set QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG, CYREG_B0_UDB08_A0
.set QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG, CYREG_B0_UDB08_A1
.set QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG, CYREG_B0_UDB08_D0
.set QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG, CYREG_B0_UDB08_D1
.set QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG, CYREG_B0_UDB08_F0
.set QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG, CYREG_B0_UDB08_F1
.set QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG, CYREG_B0_UDB09_A0
.set QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG, CYREG_B0_UDB09_A1
.set QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG, CYREG_B0_UDB09_D0
.set QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG, CYREG_B0_UDB09_D1
.set QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG, CYREG_B0_UDB09_F0
.set QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG, CYREG_B0_UDB09_F1
.set QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB09_10_MSK
.set QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB09_10_MSK
.set QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B0_UDB09_CTL
.set QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB09_ST_CTL
.set QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B0_UDB09_CTL
.set QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB09_ST_CTL
.set QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B0_UDB09_MSK
.set QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK, 0x08
.set QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS, 3
.set QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__MASK, 0x6F
.set QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B1_UDB09_MSK
.set QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG, CYREG_B1_UDB09_ST_CTL
.set QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB09_ST_CTL
.set QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B1_UDB09_ST
.set QuadDec_L_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set QuadDec_L_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set QuadDec_L_isr__INTC_MASK, 0x08
.set QuadDec_L_isr__INTC_NUMBER, 3
.set QuadDec_L_isr__INTC_PRIOR_NUM, 7
.set QuadDec_L_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set QuadDec_L_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set QuadDec_L_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* QuadDec_R */
.set QuadDec_R_bQuadDec_Stsreg__0__MASK, 0x01
.set QuadDec_R_bQuadDec_Stsreg__0__POS, 0
.set QuadDec_R_bQuadDec_Stsreg__1__MASK, 0x02
.set QuadDec_R_bQuadDec_Stsreg__1__POS, 1
.set QuadDec_R_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set QuadDec_R_bQuadDec_Stsreg__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set QuadDec_R_bQuadDec_Stsreg__2__MASK, 0x04
.set QuadDec_R_bQuadDec_Stsreg__2__POS, 2
.set QuadDec_R_bQuadDec_Stsreg__3__MASK, 0x08
.set QuadDec_R_bQuadDec_Stsreg__3__POS, 3
.set QuadDec_R_bQuadDec_Stsreg__MASK, 0x0F
.set QuadDec_R_bQuadDec_Stsreg__MASK_REG, CYREG_B0_UDB07_MSK
.set QuadDec_R_bQuadDec_Stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set QuadDec_R_bQuadDec_Stsreg__STATUS_REG, CYREG_B0_UDB07_ST
.set QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG, CYREG_B1_UDB06_A0
.set QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG, CYREG_B1_UDB06_A1
.set QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG, CYREG_B1_UDB06_D0
.set QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG, CYREG_B1_UDB06_D1
.set QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG, CYREG_B1_UDB06_F0
.set QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG, CYREG_B1_UDB06_F1
.set QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG, CYREG_B1_UDB07_A0
.set QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG, CYREG_B1_UDB07_A1
.set QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG, CYREG_B1_UDB07_D0
.set QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG, CYREG_B1_UDB07_D1
.set QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG, CYREG_B1_UDB07_F0
.set QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG, CYREG_B1_UDB07_F1
.set QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB03_04_MSK
.set QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB03_04_MSK
.set QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B0_UDB03_CTL
.set QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB03_ST_CTL
.set QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B0_UDB03_CTL
.set QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB03_ST_CTL
.set QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B0_UDB03_MSK
.set QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK, 0x08
.set QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS, 3
.set QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__MASK, 0x6F
.set QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B1_UDB07_MSK
.set QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B1_UDB07_ST
.set QuadDec_R_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set QuadDec_R_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set QuadDec_R_isr__INTC_MASK, 0x10
.set QuadDec_R_isr__INTC_NUMBER, 4
.set QuadDec_R_isr__INTC_PRIOR_NUM, 7
.set QuadDec_R_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set QuadDec_R_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set QuadDec_R_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* CLOCK_echo */
.set CLOCK_echo__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set CLOCK_echo__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set CLOCK_echo__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set CLOCK_echo__CFG2_SRC_SEL_MASK, 0x07
.set CLOCK_echo__INDEX, 0x03
.set CLOCK_echo__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set CLOCK_echo__PM_ACT_MSK, 0x08
.set CLOCK_echo__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set CLOCK_echo__PM_STBY_MSK, 0x08

/* Pin_DecA_L */
.set Pin_DecA_L__0__INTTYPE, CYREG_PICU2_INTTYPE5
.set Pin_DecA_L__0__MASK, 0x20
.set Pin_DecA_L__0__PC, CYREG_PRT2_PC5
.set Pin_DecA_L__0__PORT, 2
.set Pin_DecA_L__0__SHIFT, 5
.set Pin_DecA_L__AG, CYREG_PRT2_AG
.set Pin_DecA_L__AMUX, CYREG_PRT2_AMUX
.set Pin_DecA_L__BIE, CYREG_PRT2_BIE
.set Pin_DecA_L__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Pin_DecA_L__BYP, CYREG_PRT2_BYP
.set Pin_DecA_L__CTL, CYREG_PRT2_CTL
.set Pin_DecA_L__DM0, CYREG_PRT2_DM0
.set Pin_DecA_L__DM1, CYREG_PRT2_DM1
.set Pin_DecA_L__DM2, CYREG_PRT2_DM2
.set Pin_DecA_L__DR, CYREG_PRT2_DR
.set Pin_DecA_L__INP_DIS, CYREG_PRT2_INP_DIS
.set Pin_DecA_L__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Pin_DecA_L__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Pin_DecA_L__LCD_EN, CYREG_PRT2_LCD_EN
.set Pin_DecA_L__MASK, 0x20
.set Pin_DecA_L__PORT, 2
.set Pin_DecA_L__PRT, CYREG_PRT2_PRT
.set Pin_DecA_L__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Pin_DecA_L__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Pin_DecA_L__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Pin_DecA_L__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Pin_DecA_L__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Pin_DecA_L__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Pin_DecA_L__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Pin_DecA_L__PS, CYREG_PRT2_PS
.set Pin_DecA_L__SHIFT, 5
.set Pin_DecA_L__SLW, CYREG_PRT2_SLW

/* Pin_DecA_R */
.set Pin_DecA_R__0__INTTYPE, CYREG_PICU15_INTTYPE0
.set Pin_DecA_R__0__MASK, 0x01
.set Pin_DecA_R__0__PC, CYREG_IO_PC_PRT15_PC0
.set Pin_DecA_R__0__PORT, 15
.set Pin_DecA_R__0__SHIFT, 0
.set Pin_DecA_R__AG, CYREG_PRT15_AG
.set Pin_DecA_R__AMUX, CYREG_PRT15_AMUX
.set Pin_DecA_R__BIE, CYREG_PRT15_BIE
.set Pin_DecA_R__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Pin_DecA_R__BYP, CYREG_PRT15_BYP
.set Pin_DecA_R__CTL, CYREG_PRT15_CTL
.set Pin_DecA_R__DM0, CYREG_PRT15_DM0
.set Pin_DecA_R__DM1, CYREG_PRT15_DM1
.set Pin_DecA_R__DM2, CYREG_PRT15_DM2
.set Pin_DecA_R__DR, CYREG_PRT15_DR
.set Pin_DecA_R__INP_DIS, CYREG_PRT15_INP_DIS
.set Pin_DecA_R__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set Pin_DecA_R__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Pin_DecA_R__LCD_EN, CYREG_PRT15_LCD_EN
.set Pin_DecA_R__MASK, 0x01
.set Pin_DecA_R__PORT, 15
.set Pin_DecA_R__PRT, CYREG_PRT15_PRT
.set Pin_DecA_R__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Pin_DecA_R__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Pin_DecA_R__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Pin_DecA_R__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Pin_DecA_R__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Pin_DecA_R__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Pin_DecA_R__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Pin_DecA_R__PS, CYREG_PRT15_PS
.set Pin_DecA_R__SHIFT, 0
.set Pin_DecA_R__SLW, CYREG_PRT15_SLW

/* Pin_DecB_L */
.set Pin_DecB_L__0__INTTYPE, CYREG_PICU2_INTTYPE6
.set Pin_DecB_L__0__MASK, 0x40
.set Pin_DecB_L__0__PC, CYREG_PRT2_PC6
.set Pin_DecB_L__0__PORT, 2
.set Pin_DecB_L__0__SHIFT, 6
.set Pin_DecB_L__AG, CYREG_PRT2_AG
.set Pin_DecB_L__AMUX, CYREG_PRT2_AMUX
.set Pin_DecB_L__BIE, CYREG_PRT2_BIE
.set Pin_DecB_L__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Pin_DecB_L__BYP, CYREG_PRT2_BYP
.set Pin_DecB_L__CTL, CYREG_PRT2_CTL
.set Pin_DecB_L__DM0, CYREG_PRT2_DM0
.set Pin_DecB_L__DM1, CYREG_PRT2_DM1
.set Pin_DecB_L__DM2, CYREG_PRT2_DM2
.set Pin_DecB_L__DR, CYREG_PRT2_DR
.set Pin_DecB_L__INP_DIS, CYREG_PRT2_INP_DIS
.set Pin_DecB_L__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Pin_DecB_L__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Pin_DecB_L__LCD_EN, CYREG_PRT2_LCD_EN
.set Pin_DecB_L__MASK, 0x40
.set Pin_DecB_L__PORT, 2
.set Pin_DecB_L__PRT, CYREG_PRT2_PRT
.set Pin_DecB_L__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Pin_DecB_L__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Pin_DecB_L__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Pin_DecB_L__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Pin_DecB_L__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Pin_DecB_L__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Pin_DecB_L__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Pin_DecB_L__PS, CYREG_PRT2_PS
.set Pin_DecB_L__SHIFT, 6
.set Pin_DecB_L__SLW, CYREG_PRT2_SLW

/* Pin_DecB_R */
.set Pin_DecB_R__0__INTTYPE, CYREG_PICU15_INTTYPE1
.set Pin_DecB_R__0__MASK, 0x02
.set Pin_DecB_R__0__PC, CYREG_IO_PC_PRT15_PC1
.set Pin_DecB_R__0__PORT, 15
.set Pin_DecB_R__0__SHIFT, 1
.set Pin_DecB_R__AG, CYREG_PRT15_AG
.set Pin_DecB_R__AMUX, CYREG_PRT15_AMUX
.set Pin_DecB_R__BIE, CYREG_PRT15_BIE
.set Pin_DecB_R__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Pin_DecB_R__BYP, CYREG_PRT15_BYP
.set Pin_DecB_R__CTL, CYREG_PRT15_CTL
.set Pin_DecB_R__DM0, CYREG_PRT15_DM0
.set Pin_DecB_R__DM1, CYREG_PRT15_DM1
.set Pin_DecB_R__DM2, CYREG_PRT15_DM2
.set Pin_DecB_R__DR, CYREG_PRT15_DR
.set Pin_DecB_R__INP_DIS, CYREG_PRT15_INP_DIS
.set Pin_DecB_R__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set Pin_DecB_R__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Pin_DecB_R__LCD_EN, CYREG_PRT15_LCD_EN
.set Pin_DecB_R__MASK, 0x02
.set Pin_DecB_R__PORT, 15
.set Pin_DecB_R__PRT, CYREG_PRT15_PRT
.set Pin_DecB_R__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Pin_DecB_R__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Pin_DecB_R__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Pin_DecB_R__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Pin_DecB_R__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Pin_DecB_R__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Pin_DecB_R__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Pin_DecB_R__PS, CYREG_PRT15_PS
.set Pin_DecB_R__SHIFT, 1
.set Pin_DecB_R__SLW, CYREG_PRT15_SLW

/* Pin_PWM1_L */
.set Pin_PWM1_L__0__INTTYPE, CYREG_PICU2_INTTYPE3
.set Pin_PWM1_L__0__MASK, 0x08
.set Pin_PWM1_L__0__PC, CYREG_PRT2_PC3
.set Pin_PWM1_L__0__PORT, 2
.set Pin_PWM1_L__0__SHIFT, 3
.set Pin_PWM1_L__AG, CYREG_PRT2_AG
.set Pin_PWM1_L__AMUX, CYREG_PRT2_AMUX
.set Pin_PWM1_L__BIE, CYREG_PRT2_BIE
.set Pin_PWM1_L__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Pin_PWM1_L__BYP, CYREG_PRT2_BYP
.set Pin_PWM1_L__CTL, CYREG_PRT2_CTL
.set Pin_PWM1_L__DM0, CYREG_PRT2_DM0
.set Pin_PWM1_L__DM1, CYREG_PRT2_DM1
.set Pin_PWM1_L__DM2, CYREG_PRT2_DM2
.set Pin_PWM1_L__DR, CYREG_PRT2_DR
.set Pin_PWM1_L__INP_DIS, CYREG_PRT2_INP_DIS
.set Pin_PWM1_L__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Pin_PWM1_L__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Pin_PWM1_L__LCD_EN, CYREG_PRT2_LCD_EN
.set Pin_PWM1_L__MASK, 0x08
.set Pin_PWM1_L__PORT, 2
.set Pin_PWM1_L__PRT, CYREG_PRT2_PRT
.set Pin_PWM1_L__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Pin_PWM1_L__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Pin_PWM1_L__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Pin_PWM1_L__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Pin_PWM1_L__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Pin_PWM1_L__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Pin_PWM1_L__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Pin_PWM1_L__PS, CYREG_PRT2_PS
.set Pin_PWM1_L__SHIFT, 3
.set Pin_PWM1_L__SLW, CYREG_PRT2_SLW

/* Pin_PWM1_R */
.set Pin_PWM1_R__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set Pin_PWM1_R__0__MASK, 0x08
.set Pin_PWM1_R__0__PC, CYREG_PRT0_PC3
.set Pin_PWM1_R__0__PORT, 0
.set Pin_PWM1_R__0__SHIFT, 3
.set Pin_PWM1_R__AG, CYREG_PRT0_AG
.set Pin_PWM1_R__AMUX, CYREG_PRT0_AMUX
.set Pin_PWM1_R__BIE, CYREG_PRT0_BIE
.set Pin_PWM1_R__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_PWM1_R__BYP, CYREG_PRT0_BYP
.set Pin_PWM1_R__CTL, CYREG_PRT0_CTL
.set Pin_PWM1_R__DM0, CYREG_PRT0_DM0
.set Pin_PWM1_R__DM1, CYREG_PRT0_DM1
.set Pin_PWM1_R__DM2, CYREG_PRT0_DM2
.set Pin_PWM1_R__DR, CYREG_PRT0_DR
.set Pin_PWM1_R__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_PWM1_R__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Pin_PWM1_R__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_PWM1_R__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_PWM1_R__MASK, 0x08
.set Pin_PWM1_R__PORT, 0
.set Pin_PWM1_R__PRT, CYREG_PRT0_PRT
.set Pin_PWM1_R__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_PWM1_R__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_PWM1_R__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_PWM1_R__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_PWM1_R__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_PWM1_R__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_PWM1_R__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_PWM1_R__PS, CYREG_PRT0_PS
.set Pin_PWM1_R__SHIFT, 3
.set Pin_PWM1_R__SLW, CYREG_PRT0_SLW

/* Pin_PWM2_L */
.set Pin_PWM2_L__0__INTTYPE, CYREG_PICU2_INTTYPE4
.set Pin_PWM2_L__0__MASK, 0x10
.set Pin_PWM2_L__0__PC, CYREG_PRT2_PC4
.set Pin_PWM2_L__0__PORT, 2
.set Pin_PWM2_L__0__SHIFT, 4
.set Pin_PWM2_L__AG, CYREG_PRT2_AG
.set Pin_PWM2_L__AMUX, CYREG_PRT2_AMUX
.set Pin_PWM2_L__BIE, CYREG_PRT2_BIE
.set Pin_PWM2_L__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Pin_PWM2_L__BYP, CYREG_PRT2_BYP
.set Pin_PWM2_L__CTL, CYREG_PRT2_CTL
.set Pin_PWM2_L__DM0, CYREG_PRT2_DM0
.set Pin_PWM2_L__DM1, CYREG_PRT2_DM1
.set Pin_PWM2_L__DM2, CYREG_PRT2_DM2
.set Pin_PWM2_L__DR, CYREG_PRT2_DR
.set Pin_PWM2_L__INP_DIS, CYREG_PRT2_INP_DIS
.set Pin_PWM2_L__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Pin_PWM2_L__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Pin_PWM2_L__LCD_EN, CYREG_PRT2_LCD_EN
.set Pin_PWM2_L__MASK, 0x10
.set Pin_PWM2_L__PORT, 2
.set Pin_PWM2_L__PRT, CYREG_PRT2_PRT
.set Pin_PWM2_L__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Pin_PWM2_L__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Pin_PWM2_L__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Pin_PWM2_L__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Pin_PWM2_L__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Pin_PWM2_L__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Pin_PWM2_L__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Pin_PWM2_L__PS, CYREG_PRT2_PS
.set Pin_PWM2_L__SHIFT, 4
.set Pin_PWM2_L__SLW, CYREG_PRT2_SLW

/* Pin_PWM2_R */
.set Pin_PWM2_R__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set Pin_PWM2_R__0__MASK, 0x80
.set Pin_PWM2_R__0__PC, CYREG_PRT0_PC7
.set Pin_PWM2_R__0__PORT, 0
.set Pin_PWM2_R__0__SHIFT, 7
.set Pin_PWM2_R__AG, CYREG_PRT0_AG
.set Pin_PWM2_R__AMUX, CYREG_PRT0_AMUX
.set Pin_PWM2_R__BIE, CYREG_PRT0_BIE
.set Pin_PWM2_R__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_PWM2_R__BYP, CYREG_PRT0_BYP
.set Pin_PWM2_R__CTL, CYREG_PRT0_CTL
.set Pin_PWM2_R__DM0, CYREG_PRT0_DM0
.set Pin_PWM2_R__DM1, CYREG_PRT0_DM1
.set Pin_PWM2_R__DM2, CYREG_PRT0_DM2
.set Pin_PWM2_R__DR, CYREG_PRT0_DR
.set Pin_PWM2_R__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_PWM2_R__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Pin_PWM2_R__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_PWM2_R__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_PWM2_R__MASK, 0x80
.set Pin_PWM2_R__PORT, 0
.set Pin_PWM2_R__PRT, CYREG_PRT0_PRT
.set Pin_PWM2_R__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_PWM2_R__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_PWM2_R__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_PWM2_R__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_PWM2_R__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_PWM2_R__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_PWM2_R__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_PWM2_R__PS, CYREG_PRT0_PS
.set Pin_PWM2_R__SHIFT, 7
.set Pin_PWM2_R__SLW, CYREG_PRT0_SLW

/* Timer_Echo */
.set Timer_Echo_Int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Timer_Echo_Int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Timer_Echo_Int__INTC_MASK, 0x02
.set Timer_Echo_Int__INTC_NUMBER, 1
.set Timer_Echo_Int__INTC_PRIOR_NUM, 7
.set Timer_Echo_Int__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set Timer_Echo_Int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Timer_Echo_Int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set Timer_Echo_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set Timer_Echo_TimerUDB_rstSts_stsreg__0__POS, 0
.set Timer_Echo_TimerUDB_rstSts_stsreg__1__MASK, 0x02
.set Timer_Echo_TimerUDB_rstSts_stsreg__1__POS, 1
.set Timer_Echo_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set Timer_Echo_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB11_12_ST
.set Timer_Echo_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set Timer_Echo_TimerUDB_rstSts_stsreg__2__POS, 2
.set Timer_Echo_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set Timer_Echo_TimerUDB_rstSts_stsreg__3__POS, 3
.set Timer_Echo_TimerUDB_rstSts_stsreg__MASK, 0x0F
.set Timer_Echo_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B0_UDB11_MSK
.set Timer_Echo_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set Timer_Echo_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set Timer_Echo_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set Timer_Echo_TimerUDB_rstSts_stsreg__STATUS_CNT_REG, CYREG_B0_UDB11_ST_CTL
.set Timer_Echo_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB11_ST_CTL
.set Timer_Echo_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB11_ST
.set Timer_Echo_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK, 0x01
.set Timer_Echo_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS, 0
.set Timer_Echo_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK, 0x02
.set Timer_Echo_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS, 1
.set Timer_Echo_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set Timer_Echo_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set Timer_Echo_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set Timer_Echo_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set Timer_Echo_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set Timer_Echo_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB11_12_MSK
.set Timer_Echo_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set Timer_Echo_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB11_12_MSK
.set Timer_Echo_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set Timer_Echo_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set Timer_Echo_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set Timer_Echo_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set Timer_Echo_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB11_CTL
.set Timer_Echo_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB11_ST_CTL
.set Timer_Echo_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB11_CTL
.set Timer_Echo_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB11_ST_CTL
.set Timer_Echo_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x83
.set Timer_Echo_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set Timer_Echo_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set Timer_Echo_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB11_MSK
.set Timer_Echo_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG, CYREG_B0_UDB10_11_A0
.set Timer_Echo_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG, CYREG_B0_UDB10_11_A1
.set Timer_Echo_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG, CYREG_B0_UDB10_11_D0
.set Timer_Echo_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG, CYREG_B0_UDB10_11_D1
.set Timer_Echo_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set Timer_Echo_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG, CYREG_B0_UDB10_11_F0
.set Timer_Echo_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG, CYREG_B0_UDB10_11_F1
.set Timer_Echo_TimerUDB_sT16_timerdp_u0__A0_A1_REG, CYREG_B0_UDB10_A0_A1
.set Timer_Echo_TimerUDB_sT16_timerdp_u0__A0_REG, CYREG_B0_UDB10_A0
.set Timer_Echo_TimerUDB_sT16_timerdp_u0__A1_REG, CYREG_B0_UDB10_A1
.set Timer_Echo_TimerUDB_sT16_timerdp_u0__D0_D1_REG, CYREG_B0_UDB10_D0_D1
.set Timer_Echo_TimerUDB_sT16_timerdp_u0__D0_REG, CYREG_B0_UDB10_D0
.set Timer_Echo_TimerUDB_sT16_timerdp_u0__D1_REG, CYREG_B0_UDB10_D1
.set Timer_Echo_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set Timer_Echo_TimerUDB_sT16_timerdp_u0__F0_F1_REG, CYREG_B0_UDB10_F0_F1
.set Timer_Echo_TimerUDB_sT16_timerdp_u0__F0_REG, CYREG_B0_UDB10_F0
.set Timer_Echo_TimerUDB_sT16_timerdp_u0__F1_REG, CYREG_B0_UDB10_F1
.set Timer_Echo_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set Timer_Echo_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set Timer_Echo_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set Timer_Echo_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set Timer_Echo_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set Timer_Echo_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set Timer_Echo_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set Timer_Echo_TimerUDB_sT16_timerdp_u1__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set Timer_Echo_TimerUDB_sT16_timerdp_u1__A0_REG, CYREG_B0_UDB11_A0
.set Timer_Echo_TimerUDB_sT16_timerdp_u1__A1_REG, CYREG_B0_UDB11_A1
.set Timer_Echo_TimerUDB_sT16_timerdp_u1__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set Timer_Echo_TimerUDB_sT16_timerdp_u1__D0_REG, CYREG_B0_UDB11_D0
.set Timer_Echo_TimerUDB_sT16_timerdp_u1__D1_REG, CYREG_B0_UDB11_D1
.set Timer_Echo_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set Timer_Echo_TimerUDB_sT16_timerdp_u1__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set Timer_Echo_TimerUDB_sT16_timerdp_u1__F0_REG, CYREG_B0_UDB11_F0
.set Timer_Echo_TimerUDB_sT16_timerdp_u1__F1_REG, CYREG_B0_UDB11_F1
.set Timer_Echo_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set Timer_Echo_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL

/* PWM_Motor_L */
.set PWM_Motor_L_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set PWM_Motor_L_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set PWM_Motor_L_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set PWM_Motor_L_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set PWM_Motor_L_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set PWM_Motor_L_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB09_10_MSK
.set PWM_Motor_L_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set PWM_Motor_L_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB09_10_MSK
.set PWM_Motor_L_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set PWM_Motor_L_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_Motor_L_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_Motor_L_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set PWM_Motor_L_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B1_UDB09_CTL
.set PWM_Motor_L_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB09_ST_CTL
.set PWM_Motor_L_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B1_UDB09_CTL
.set PWM_Motor_L_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB09_ST_CTL
.set PWM_Motor_L_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_Motor_L_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set PWM_Motor_L_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set PWM_Motor_L_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B1_UDB09_MSK
.set PWM_Motor_L_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_Motor_L_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_Motor_L_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set PWM_Motor_L_PWMUDB_genblk8_stsreg__1__POS, 1
.set PWM_Motor_L_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set PWM_Motor_L_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB03_04_ST
.set PWM_Motor_L_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_Motor_L_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_Motor_L_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_Motor_L_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_Motor_L_PWMUDB_genblk8_stsreg__MASK, 0x0F
.set PWM_Motor_L_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB03_MSK
.set PWM_Motor_L_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set PWM_Motor_L_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set PWM_Motor_L_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set PWM_Motor_L_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB03_ST_CTL
.set PWM_Motor_L_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB03_ST_CTL
.set PWM_Motor_L_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB03_ST
.set PWM_Motor_L_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB12_13_A0
.set PWM_Motor_L_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB12_13_A1
.set PWM_Motor_L_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB12_13_D0
.set PWM_Motor_L_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB12_13_D1
.set PWM_Motor_L_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set PWM_Motor_L_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB12_13_F0
.set PWM_Motor_L_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB12_13_F1
.set PWM_Motor_L_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB12_A0_A1
.set PWM_Motor_L_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB12_A0
.set PWM_Motor_L_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB12_A1
.set PWM_Motor_L_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB12_D0_D1
.set PWM_Motor_L_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB12_D0
.set PWM_Motor_L_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB12_D1
.set PWM_Motor_L_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set PWM_Motor_L_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB12_F0_F1
.set PWM_Motor_L_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB12_F0
.set PWM_Motor_L_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB12_F1
.set PWM_Motor_L_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB13_14_A0
.set PWM_Motor_L_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB13_14_A1
.set PWM_Motor_L_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB13_14_D0
.set PWM_Motor_L_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB13_14_D1
.set PWM_Motor_L_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set PWM_Motor_L_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB13_14_F0
.set PWM_Motor_L_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB13_14_F1
.set PWM_Motor_L_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB13_A0_A1
.set PWM_Motor_L_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB13_A0
.set PWM_Motor_L_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB13_A1
.set PWM_Motor_L_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB13_D0_D1
.set PWM_Motor_L_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB13_D0
.set PWM_Motor_L_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB13_D1
.set PWM_Motor_L_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set PWM_Motor_L_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB13_F0_F1
.set PWM_Motor_L_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB13_F0
.set PWM_Motor_L_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB13_F1

/* PWM_Motor_R */
.set PWM_Motor_R_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set PWM_Motor_R_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set PWM_Motor_R_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set PWM_Motor_R_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set PWM_Motor_R_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set PWM_Motor_R_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB02_03_MSK
.set PWM_Motor_R_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set PWM_Motor_R_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB02_03_MSK
.set PWM_Motor_R_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set PWM_Motor_R_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_Motor_R_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_Motor_R_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set PWM_Motor_R_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB02_CTL
.set PWM_Motor_R_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB02_ST_CTL
.set PWM_Motor_R_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB02_CTL
.set PWM_Motor_R_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB02_ST_CTL
.set PWM_Motor_R_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_Motor_R_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set PWM_Motor_R_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set PWM_Motor_R_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB02_MSK
.set PWM_Motor_R_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_Motor_R_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_Motor_R_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set PWM_Motor_R_PWMUDB_genblk8_stsreg__1__POS, 1
.set PWM_Motor_R_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set PWM_Motor_R_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB02_03_ST
.set PWM_Motor_R_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_Motor_R_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_Motor_R_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_Motor_R_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_Motor_R_PWMUDB_genblk8_stsreg__MASK, 0x0F
.set PWM_Motor_R_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB02_MSK
.set PWM_Motor_R_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set PWM_Motor_R_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set PWM_Motor_R_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set PWM_Motor_R_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB02_ST_CTL
.set PWM_Motor_R_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB02_ST_CTL
.set PWM_Motor_R_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB02_ST
.set PWM_Motor_R_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB02_03_A0
.set PWM_Motor_R_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB02_03_A1
.set PWM_Motor_R_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB02_03_D0
.set PWM_Motor_R_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB02_03_D1
.set PWM_Motor_R_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set PWM_Motor_R_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB02_03_F0
.set PWM_Motor_R_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB02_03_F1
.set PWM_Motor_R_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB02_A0_A1
.set PWM_Motor_R_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB02_A0
.set PWM_Motor_R_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB02_A1
.set PWM_Motor_R_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB02_D0_D1
.set PWM_Motor_R_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB02_D0
.set PWM_Motor_R_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB02_D1
.set PWM_Motor_R_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set PWM_Motor_R_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB02_F0_F1
.set PWM_Motor_R_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB02_F0
.set PWM_Motor_R_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB02_F1
.set PWM_Motor_R_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set PWM_Motor_R_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set PWM_Motor_R_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB03_04_A0
.set PWM_Motor_R_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB03_04_A1
.set PWM_Motor_R_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB03_04_D0
.set PWM_Motor_R_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB03_04_D1
.set PWM_Motor_R_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set PWM_Motor_R_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB03_04_F0
.set PWM_Motor_R_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB03_04_F1
.set PWM_Motor_R_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB03_A0_A1
.set PWM_Motor_R_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB03_A0
.set PWM_Motor_R_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB03_A1
.set PWM_Motor_R_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB03_D0_D1
.set PWM_Motor_R_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB03_D0
.set PWM_Motor_R_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB03_D1
.set PWM_Motor_R_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set PWM_Motor_R_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB03_F0_F1
.set PWM_Motor_R_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB03_F0
.set PWM_Motor_R_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB03_F1
.set PWM_Motor_R_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set PWM_Motor_R_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL

/* PWM_Trigger */
.set PWM_Trigger_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_Trigger_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_Trigger_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set PWM_Trigger_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB15_CTL
.set PWM_Trigger_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB15_ST_CTL
.set PWM_Trigger_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB15_CTL
.set PWM_Trigger_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB15_ST_CTL
.set PWM_Trigger_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_Trigger_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set PWM_Trigger_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set PWM_Trigger_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB15_MSK
.set PWM_Trigger_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB15_A0_A1
.set PWM_Trigger_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B0_UDB15_A0
.set PWM_Trigger_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B0_UDB15_A1
.set PWM_Trigger_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB15_D0_D1
.set PWM_Trigger_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B0_UDB15_D0
.set PWM_Trigger_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B0_UDB15_D1
.set PWM_Trigger_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set PWM_Trigger_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB15_F0_F1
.set PWM_Trigger_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B0_UDB15_F0
.set PWM_Trigger_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B0_UDB15_F1
.set PWM_Trigger_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set PWM_Trigger_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL

/* Pin_UART_Tx */
.set Pin_UART_Tx__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set Pin_UART_Tx__0__MASK, 0x80
.set Pin_UART_Tx__0__PC, CYREG_PRT12_PC7
.set Pin_UART_Tx__0__PORT, 12
.set Pin_UART_Tx__0__SHIFT, 7
.set Pin_UART_Tx__AG, CYREG_PRT12_AG
.set Pin_UART_Tx__BIE, CYREG_PRT12_BIE
.set Pin_UART_Tx__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Pin_UART_Tx__BYP, CYREG_PRT12_BYP
.set Pin_UART_Tx__DM0, CYREG_PRT12_DM0
.set Pin_UART_Tx__DM1, CYREG_PRT12_DM1
.set Pin_UART_Tx__DM2, CYREG_PRT12_DM2
.set Pin_UART_Tx__DR, CYREG_PRT12_DR
.set Pin_UART_Tx__INP_DIS, CYREG_PRT12_INP_DIS
.set Pin_UART_Tx__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Pin_UART_Tx__MASK, 0x80
.set Pin_UART_Tx__PORT, 12
.set Pin_UART_Tx__PRT, CYREG_PRT12_PRT
.set Pin_UART_Tx__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Pin_UART_Tx__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Pin_UART_Tx__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Pin_UART_Tx__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Pin_UART_Tx__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Pin_UART_Tx__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Pin_UART_Tx__PS, CYREG_PRT12_PS
.set Pin_UART_Tx__SHIFT, 7
.set Pin_UART_Tx__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Pin_UART_Tx__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Pin_UART_Tx__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Pin_UART_Tx__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Pin_UART_Tx__SLW, CYREG_PRT12_SLW

/* Motor_PI_Int */
.set Motor_PI_Int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Motor_PI_Int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Motor_PI_Int__INTC_MASK, 0x01
.set Motor_PI_Int__INTC_NUMBER, 0
.set Motor_PI_Int__INTC_PRIOR_NUM, 1
.set Motor_PI_Int__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set Motor_PI_Int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Motor_PI_Int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Pin_US_Echo1 */
.set Pin_US_Echo1__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set Pin_US_Echo1__0__MASK, 0x80
.set Pin_US_Echo1__0__PC, CYREG_PRT1_PC7
.set Pin_US_Echo1__0__PORT, 1
.set Pin_US_Echo1__0__SHIFT, 7
.set Pin_US_Echo1__AG, CYREG_PRT1_AG
.set Pin_US_Echo1__AMUX, CYREG_PRT1_AMUX
.set Pin_US_Echo1__BIE, CYREG_PRT1_BIE
.set Pin_US_Echo1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Pin_US_Echo1__BYP, CYREG_PRT1_BYP
.set Pin_US_Echo1__CTL, CYREG_PRT1_CTL
.set Pin_US_Echo1__DM0, CYREG_PRT1_DM0
.set Pin_US_Echo1__DM1, CYREG_PRT1_DM1
.set Pin_US_Echo1__DM2, CYREG_PRT1_DM2
.set Pin_US_Echo1__DR, CYREG_PRT1_DR
.set Pin_US_Echo1__INP_DIS, CYREG_PRT1_INP_DIS
.set Pin_US_Echo1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Pin_US_Echo1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Pin_US_Echo1__LCD_EN, CYREG_PRT1_LCD_EN
.set Pin_US_Echo1__MASK, 0x80
.set Pin_US_Echo1__PORT, 1
.set Pin_US_Echo1__PRT, CYREG_PRT1_PRT
.set Pin_US_Echo1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Pin_US_Echo1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Pin_US_Echo1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Pin_US_Echo1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Pin_US_Echo1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Pin_US_Echo1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Pin_US_Echo1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Pin_US_Echo1__PS, CYREG_PRT1_PS
.set Pin_US_Echo1__SHIFT, 7
.set Pin_US_Echo1__SLW, CYREG_PRT1_SLW

/* Pin_US_Echo2 */
.set Pin_US_Echo2__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set Pin_US_Echo2__0__MASK, 0x02
.set Pin_US_Echo2__0__PC, CYREG_PRT2_PC1
.set Pin_US_Echo2__0__PORT, 2
.set Pin_US_Echo2__0__SHIFT, 1
.set Pin_US_Echo2__AG, CYREG_PRT2_AG
.set Pin_US_Echo2__AMUX, CYREG_PRT2_AMUX
.set Pin_US_Echo2__BIE, CYREG_PRT2_BIE
.set Pin_US_Echo2__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Pin_US_Echo2__BYP, CYREG_PRT2_BYP
.set Pin_US_Echo2__CTL, CYREG_PRT2_CTL
.set Pin_US_Echo2__DM0, CYREG_PRT2_DM0
.set Pin_US_Echo2__DM1, CYREG_PRT2_DM1
.set Pin_US_Echo2__DM2, CYREG_PRT2_DM2
.set Pin_US_Echo2__DR, CYREG_PRT2_DR
.set Pin_US_Echo2__INP_DIS, CYREG_PRT2_INP_DIS
.set Pin_US_Echo2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Pin_US_Echo2__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Pin_US_Echo2__LCD_EN, CYREG_PRT2_LCD_EN
.set Pin_US_Echo2__MASK, 0x02
.set Pin_US_Echo2__PORT, 2
.set Pin_US_Echo2__PRT, CYREG_PRT2_PRT
.set Pin_US_Echo2__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Pin_US_Echo2__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Pin_US_Echo2__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Pin_US_Echo2__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Pin_US_Echo2__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Pin_US_Echo2__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Pin_US_Echo2__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Pin_US_Echo2__PS, CYREG_PRT2_PS
.set Pin_US_Echo2__SHIFT, 1
.set Pin_US_Echo2__SLW, CYREG_PRT2_SLW

/* Clock_Trigger */
.set Clock_Trigger__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Clock_Trigger__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Clock_Trigger__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Clock_Trigger__CFG2_SRC_SEL_MASK, 0x07
.set Clock_Trigger__INDEX, 0x00
.set Clock_Trigger__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_Trigger__PM_ACT_MSK, 0x01
.set Clock_Trigger__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_Trigger__PM_STBY_MSK, 0x01

/* Wheel_Vel_Int */
.set Wheel_Vel_Int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Wheel_Vel_Int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Wheel_Vel_Int__INTC_MASK, 0x04
.set Wheel_Vel_Int__INTC_NUMBER, 2
.set Wheel_Vel_Int__INTC_PRIOR_NUM, 0
.set Wheel_Vel_Int__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set Wheel_Vel_Int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Wheel_Vel_Int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Control_Reg_US */
.set Control_Reg_US_Sync_ctrl_reg__0__MASK, 0x01
.set Control_Reg_US_Sync_ctrl_reg__0__POS, 0
.set Control_Reg_US_Sync_ctrl_reg__1__MASK, 0x02
.set Control_Reg_US_Sync_ctrl_reg__1__POS, 1
.set Control_Reg_US_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set Control_Reg_US_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set Control_Reg_US_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set Control_Reg_US_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set Control_Reg_US_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set Control_Reg_US_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB08_09_MSK
.set Control_Reg_US_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set Control_Reg_US_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB08_09_MSK
.set Control_Reg_US_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set Control_Reg_US_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set Control_Reg_US_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB08_CTL
.set Control_Reg_US_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB08_ST_CTL
.set Control_Reg_US_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB08_CTL
.set Control_Reg_US_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB08_ST_CTL
.set Control_Reg_US_Sync_ctrl_reg__MASK, 0x03
.set Control_Reg_US_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set Control_Reg_US_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set Control_Reg_US_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB08_MSK

/* Pin_US_Trigger1 */
.set Pin_US_Trigger1__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set Pin_US_Trigger1__0__MASK, 0x40
.set Pin_US_Trigger1__0__PC, CYREG_PRT1_PC6
.set Pin_US_Trigger1__0__PORT, 1
.set Pin_US_Trigger1__0__SHIFT, 6
.set Pin_US_Trigger1__AG, CYREG_PRT1_AG
.set Pin_US_Trigger1__AMUX, CYREG_PRT1_AMUX
.set Pin_US_Trigger1__BIE, CYREG_PRT1_BIE
.set Pin_US_Trigger1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Pin_US_Trigger1__BYP, CYREG_PRT1_BYP
.set Pin_US_Trigger1__CTL, CYREG_PRT1_CTL
.set Pin_US_Trigger1__DM0, CYREG_PRT1_DM0
.set Pin_US_Trigger1__DM1, CYREG_PRT1_DM1
.set Pin_US_Trigger1__DM2, CYREG_PRT1_DM2
.set Pin_US_Trigger1__DR, CYREG_PRT1_DR
.set Pin_US_Trigger1__INP_DIS, CYREG_PRT1_INP_DIS
.set Pin_US_Trigger1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Pin_US_Trigger1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Pin_US_Trigger1__LCD_EN, CYREG_PRT1_LCD_EN
.set Pin_US_Trigger1__MASK, 0x40
.set Pin_US_Trigger1__PORT, 1
.set Pin_US_Trigger1__PRT, CYREG_PRT1_PRT
.set Pin_US_Trigger1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Pin_US_Trigger1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Pin_US_Trigger1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Pin_US_Trigger1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Pin_US_Trigger1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Pin_US_Trigger1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Pin_US_Trigger1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Pin_US_Trigger1__PS, CYREG_PRT1_PS
.set Pin_US_Trigger1__SHIFT, 6
.set Pin_US_Trigger1__SLW, CYREG_PRT1_SLW

/* Pin_US_Trigger2 */
.set Pin_US_Trigger2__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set Pin_US_Trigger2__0__MASK, 0x01
.set Pin_US_Trigger2__0__PC, CYREG_PRT2_PC0
.set Pin_US_Trigger2__0__PORT, 2
.set Pin_US_Trigger2__0__SHIFT, 0
.set Pin_US_Trigger2__AG, CYREG_PRT2_AG
.set Pin_US_Trigger2__AMUX, CYREG_PRT2_AMUX
.set Pin_US_Trigger2__BIE, CYREG_PRT2_BIE
.set Pin_US_Trigger2__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Pin_US_Trigger2__BYP, CYREG_PRT2_BYP
.set Pin_US_Trigger2__CTL, CYREG_PRT2_CTL
.set Pin_US_Trigger2__DM0, CYREG_PRT2_DM0
.set Pin_US_Trigger2__DM1, CYREG_PRT2_DM1
.set Pin_US_Trigger2__DM2, CYREG_PRT2_DM2
.set Pin_US_Trigger2__DR, CYREG_PRT2_DR
.set Pin_US_Trigger2__INP_DIS, CYREG_PRT2_INP_DIS
.set Pin_US_Trigger2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Pin_US_Trigger2__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Pin_US_Trigger2__LCD_EN, CYREG_PRT2_LCD_EN
.set Pin_US_Trigger2__MASK, 0x01
.set Pin_US_Trigger2__PORT, 2
.set Pin_US_Trigger2__PRT, CYREG_PRT2_PRT
.set Pin_US_Trigger2__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Pin_US_Trigger2__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Pin_US_Trigger2__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Pin_US_Trigger2__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Pin_US_Trigger2__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Pin_US_Trigger2__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Pin_US_Trigger2__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Pin_US_Trigger2__PS, CYREG_PRT2_PS
.set Pin_US_Trigger2__SHIFT, 0
.set Pin_US_Trigger2__SLW, CYREG_PRT2_SLW

/* Clock_Motor_Control */
.set Clock_Motor_Control__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set Clock_Motor_Control__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set Clock_Motor_Control__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set Clock_Motor_Control__CFG2_SRC_SEL_MASK, 0x07
.set Clock_Motor_Control__INDEX, 0x04
.set Clock_Motor_Control__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_Motor_Control__PM_ACT_MSK, 0x10
.set Clock_Motor_Control__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_Motor_Control__PM_STBY_MSK, 0x10

/* Clock_Motor_PI_Control */
.set Clock_Motor_PI_Control__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set Clock_Motor_PI_Control__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set Clock_Motor_PI_Control__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set Clock_Motor_PI_Control__CFG2_SRC_SEL_MASK, 0x07
.set Clock_Motor_PI_Control__INDEX, 0x01
.set Clock_Motor_PI_Control__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_Motor_PI_Control__PM_ACT_MSK, 0x02
.set Clock_Motor_PI_Control__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_Motor_PI_Control__PM_STBY_MSK, 0x02

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 26
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 26
.set CYDEV_CHIP_MEMBER_4AA, 25
.set CYDEV_CHIP_MEMBER_4AB, 30
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4AD, 15
.set CYDEV_CHIP_MEMBER_4AE, 16
.set CYDEV_CHIP_MEMBER_4D, 20
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 27
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 24
.set CYDEV_CHIP_MEMBER_4I, 32
.set CYDEV_CHIP_MEMBER_4J, 21
.set CYDEV_CHIP_MEMBER_4K, 22
.set CYDEV_CHIP_MEMBER_4L, 31
.set CYDEV_CHIP_MEMBER_4M, 29
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 28
.set CYDEV_CHIP_MEMBER_4Q, 17
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 23
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 18
.set CYDEV_CHIP_MEMBER_4Z, 19
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 33
.set CYDEV_CHIP_MEMBER_FM3, 37
.set CYDEV_CHIP_MEMBER_FM4, 38
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 34
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 35
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 36
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AD_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AE_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x200
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x0000001F
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
