                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
                 Version K-2015.06 for linux64 - May 28, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/IC/.synopsys_dv_prefs.tcl
########################### Define Top Module ############################
set top_module SYS_TOP
SYS_TOP
##################### Define Working Library Directory ######################
define_design_lib work -path ./work
1
############################# Formality Setup File ##########################
set_svf $top_module.svf
1
################## Design Compiler Library Files #setup ######################
puts "###########################################"
###########################################
puts "#      #setting Design Libraries          #"
#      #setting Design Libraries          #
puts "###########################################"
###########################################
#Add the path of the libraries and RTL files to the search_path variable
set PROJECT_PATH /home/IC/Projects/System/
/home/IC/Projects/System/
set LIB_PATH     /home/IC/tsmc_fb_cl013g_sc/aci/sc-m
/home/IC/tsmc_fb_cl013g_sc/aci/sc-m
lappend search_path /home/IC/Projects/System/RTL
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Projects/System/RTL
lappend search_path $LIB_PATH/synopsys
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Projects/System/RTL /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys
#lappend search_path $PROJECT_PATH/RTL/ALU
#lappend search_path $PROJECT_PATH/RTL/ASYNC_FIFO
#lappend search_path $PROJECT_PATH/RTL/CLK_DIV
#lappend search_path $PROJECT_PATH/RTL/CLK_GATE
#lappend search_path $PROJECT_PATH/RTL/DATA_SYNC
#lappend search_path $PROJECT_PATH/RTL/Reg_File
#lappend search_path $PROJECT_PATH/RTL/PULSE_GEN
#lappend search_path $PROJECT_PATH/RTL/RST_SYNC
#lappend search_path $PROJECT_PATH/RTL/SYS_CTRL
#lappend search_path $PROJECT_PATH/RTL/CUST_MUX
#lappend search_path $PROJECT_PATH/RTL/MUX2X1
#lappend search_path $PROJECT_PATH/RTL/UART/UART_RX
#lappend search_path $PROJECT_PATH/RTL/UART/UART_TX
#lappend search_path $PROJECT_PATH/RTL/UART/UART_TOP
#lappend search_path $PROJECT_PATH/RTL/SYS_TOP
set SSLIB "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db"
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
set TTLIB "scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db"
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
set FFLIB "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db"
scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell libraries 
set target_library [list $SSLIB $TTLIB $FFLIB]
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell & Hard Macros libraries 
set link_library [list * $SSLIB $TTLIB $FFLIB]  
* scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
######################## Reading RTL Files #################################
puts "###########################################"
###########################################
puts "#             Reading RTL Files           #"
#             Reading RTL Files           #
puts "###########################################"
###########################################
set file_format1 verilog
verilog
set file_format2 sverilog
sverilog
#ALU
analyze -format $file_format1 ALU.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/ALU.v
Presto compilation completed successfully.
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
1
#FIFO
analyze -format $file_format1 DF_SYNC.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/DF_SYNC.v
Presto compilation completed successfully.
1
analyze -format $file_format1 FIFO_MEM.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/FIFO_MEM.v
Presto compilation completed successfully.
1
analyze -format $file_format1 FIFO_RD.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/FIFO_RD.v
Presto compilation completed successfully.
1
analyze -format $file_format1 FIFO_WR.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/FIFO_WR.v
Presto compilation completed successfully.
1
analyze -format $file_format1 ASYNC_FIFO.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/ASYNC_FIFO.v
Presto compilation completed successfully.
1
#CLK_DIVIDER MUX
analyze -format $file_format1 CUST_MUX.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/CUST_MUX.v
Presto compilation completed successfully.
1
#CLK_DIVIDER
analyze -format $file_format1 CLK_DIV.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/CLK_DIV.v
Presto compilation completed successfully.
1
#CLK_GATING
analyze -format $file_format1 CLK_GATE.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/CLK_GATE.v
Presto compilation completed successfully.
1
#DATA_SYNC
analyze -format $file_format1 DATA_SYNC.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/DATA_SYNC.v
Presto compilation completed successfully.
1
#REGISTER_FILE
analyze -format $file_format1 Reg_File.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/Reg_File.v
Presto compilation completed successfully.
1
#PULSE_GENERATOR
analyze -format $file_format1 PULSE_GEN.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/PULSE_GEN.v
Presto compilation completed successfully.
1
#RST_SYNC
analyze -format $file_format1 RST_SYNC.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/RST_SYNC.v
Presto compilation completed successfully.
1
#SYS_CONTROLLER
analyze -format $file_format2 SYS_CTRL.sv
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/SYS_CTRL.sv
Presto compilation completed successfully.
1
#UART_RX
analyze -format $file_format1 UART_R_DSample.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/UART_R_DSample.v
Presto compilation completed successfully.
1
analyze -format $file_format1 UART_R_DSER.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/UART_R_DSER.v
Presto compilation completed successfully.
1
analyze -format $file_format1 UART_R_EdgeCnt.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/UART_R_EdgeCnt.v
Presto compilation completed successfully.
1
analyze -format $file_format1 UART_R_ParCh.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/UART_R_ParCh.v
Presto compilation completed successfully.
1
analyze -format $file_format1 UART_R_StpCh.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/UART_R_StpCh.v
Presto compilation completed successfully.
1
analyze -format $file_format1 UART_R_StrtCh.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/UART_R_StrtCh.v
Presto compilation completed successfully.
1
analyze -format $file_format1 UART_R_TOP.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/UART_R_TOP.v
Presto compilation completed successfully.
1
analyze -format $file_format2 UART_R_FSM.sv
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/UART_R_FSM.sv
Presto compilation completed successfully.
1
#UART_TX
analyze -format $file_format1 UART_T_MUX.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/UART_T_MUX.v
Presto compilation completed successfully.
1
analyze -format $file_format1 UART_T_ParCalc.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/UART_T_ParCalc.v
Presto compilation completed successfully.
1
analyze -format $file_format1 UART_T_SER.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/UART_T_SER.v
Presto compilation completed successfully.
1
analyze -format $file_format1 UART_T_TOP.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/UART_T_TOP.v
Warning:  /home/IC/Projects/System/RTL/UART_T_TOP.v:11: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/IC/Projects/System/RTL/UART_T_TOP.v:12: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
1
analyze -format $file_format2 UART_T_FSM.sv
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/UART_T_FSM.sv
Warning:  /home/IC/Projects/System/RTL/UART_T_FSM.sv:15: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
1
#UART_TOP
analyze -format $file_format1 UART_TOP.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/UART_TOP.v
Presto compilation completed successfully.
1
#SYS_TOP
analyze -format $file_format1 SYS_TOP.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/SYS_TOP.v
Presto compilation completed successfully.
1
elaborate -lib WORK SYS_TOP
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/gtech.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/standard.sldb'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'SYS_TOP'.
Information: Building the design 'RST_SYNC'. (HDL-193)

Inferred memory devices in process
	in routine RST_SYNC line 9 in file
		'/home/IC/Projects/System/RTL/RST_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     RST_REG_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'DATA_SYNC' instantiated from design 'SYS_TOP' with
	the parameters "BUS_WIDTH=8". (HDL-193)

Inferred memory devices in process
	in routine DATA_SYNC_BUS_WIDTH8 line 15 in file
		'/home/IC/Projects/System/RTL/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   sync_flops_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DATA_SYNC_BUS_WIDTH8 line 27 in file
		'/home/IC/Projects/System/RTL/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   enable_flop_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DATA_SYNC_BUS_WIDTH8 line 54 in file
		'/home/IC/Projects/System/RTL/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_bus_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DATA_SYNC_BUS_WIDTH8 line 66 in file
		'/home/IC/Projects/System/RTL/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  enable_pulse_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'ASYNC_FIFO' instantiated from design 'SYS_TOP' with
	the parameters "DATA_WIDTH=8,ADD_WIDTH=4". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'PULSE_GEN'. (HDL-193)

Inferred memory devices in process
	in routine PULSE_GEN line 12 in file
		'/home/IC/Projects/System/RTL/PULSE_GEN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    prev_flop_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   pulse_flop_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'ClkDiv' instantiated from design 'SYS_TOP' with
	the parameters "width=8". (HDL-193)

Inferred memory devices in process
	in routine ClkDiv_width8 line 30 in file
		'/home/IC/Projects/System/RTL/CLK_DIV.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_flag_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   cyc_counter_reg   | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|   output_clk_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Pres_MUX' instantiated from design 'SYS_TOP' with
	the parameters "WIDTH=4,PRE_WD=6". (HDL-193)

Statistics for case statements in always block at line 7 in file
	'/home/IC/Projects/System/RTL/CUST_MUX.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            9             |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'ClkDiv' instantiated from design 'SYS_TOP' with
	the parameters "width=4". (HDL-193)

Inferred memory devices in process
	in routine ClkDiv_width4 line 30 in file
		'/home/IC/Projects/System/RTL/CLK_DIV.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_flag_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   cyc_counter_reg   | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|   output_clk_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'UART' instantiated from design 'SYS_TOP' with
	the parameters "DATA_WIDTH=8". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'SYSTEM_CTRL' instantiated from design 'SYS_TOP' with
	the parameters "BYTE=8". (HDL-193)

Statistics for case statements in always block at line 72 in file
	'/home/IC/Projects/System/RTL/SYS_CTRL.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            74            |    auto/auto     |
|            79            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 204 in file
	'/home/IC/Projects/System/RTL/SYS_CTRL.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           217            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine SYSTEM_CTRL_BYTE8 line 38 in file
		'/home/IC/Projects/System/RTL/SYS_CTRL.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SYSTEM_CTRL_BYTE8 line 50 in file
		'/home/IC/Projects/System/RTL/SYS_CTRL.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   Address_seq_reg   | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SYSTEM_CTRL_BYTE8 line 62 in file
		'/home/IC/Projects/System/RTL/SYS_CTRL.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   frame_flag_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Reg_File' instantiated from design 'SYS_TOP' with
	the parameters "ADD_WIDTH=4,RdWr_WIDTH=8,RegF_DEPTH=16". (HDL-193)

Inferred memory devices in process
	in routine Reg_File_ADD_WIDTH4_RdWr_WIDTH8_RegF_DEPTH16 line 23 in file
		'/home/IC/Projects/System/RTL/Reg_File.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    REG_FILE_reg     | Flip-flop |  125  |  Y  | N  | Y  | N  | N  | N  | N  |
|    REG_FILE_reg     | Flip-flop |   3   |  Y  | N  | N  | Y  | N  | N  | N  |
|     Rd_DATA_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Rd_DATA_VLD_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
==========================================================================================
|                block name/line                  | Inputs | Outputs | # sel inputs | MB |
==========================================================================================
| Reg_File_ADD_WIDTH4_RdWr_WIDTH8_RegF_DEPTH16/51 |   16   |    8    |      4       | N  |
==========================================================================================
Presto compilation completed successfully.
Information: Building the design 'ALU' instantiated from design 'SYS_TOP' with
	the parameters "OUT_WD=16,DATA_WD=8,FUN_WD=4". (HDL-193)

Statistics for case statements in always block at line 11 in file
	'/home/IC/Projects/System/RTL/ALU.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            16            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine ALU_OUT_WD16_DATA_WD8_FUN_WD4 line 81 in file
		'/home/IC/Projects/System/RTL/ALU.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    OUT_VALID_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     ALU_OUT_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'CLK_GATE'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'FIFO_MEM_CTRL'. (HDL-193)

Inferred memory devices in process
	in routine FIFO_MEM_CTRL line 17 in file
		'/home/IC/Projects/System/RTL/FIFO_MEM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   FIFO_Memory_reg   | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================
| block name/line  | Inputs | Outputs | # sel inputs | MB |
===========================================================
| FIFO_MEM_CTRL/14 |   8    |    8    |      3       | N  |
===========================================================
Presto compilation completed successfully.
Information: Building the design 'DF_SYNC'. (HDL-193)

Inferred memory devices in process
	in routine DF_SYNC line 10 in file
		'/home/IC/Projects/System/RTL/DF_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    SYNC_reg_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FIFO_WR'. (HDL-193)
Warning:  /home/IC/Projects/System/RTL/FIFO_WR.v:22: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine FIFO_WR line 24 in file
		'/home/IC/Projects/System/RTL/FIFO_WR.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      waddr_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wptr_reg_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FIFO_RD'. (HDL-193)
Warning:  /home/IC/Projects/System/RTL/FIFO_RD.v:22: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine FIFO_RD line 24 in file
		'/home/IC/Projects/System/RTL/FIFO_RD.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      raddr_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|    rptr_reg_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'UART_TOP'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'UART_RX'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'UART_Serial'. (HDL-193)

Inferred memory devices in process
	in routine UART_Serial line 12 in file
		'/home/IC/Projects/System/RTL/UART_T_SER.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    Temp_Reg_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    ser_done_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    P_Counter_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'UART_T_FSM'. (HDL-193)

Statistics for case statements in always block at line 30 in file
	'/home/IC/Projects/System/RTL/UART_T_FSM.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            32            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 70 in file
	'/home/IC/Projects/System/RTL/UART_T_FSM.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            74            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine UART_T_FSM line 19 in file
		'/home/IC/Projects/System/RTL/UART_T_FSM.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine UART_T_FSM line 108 in file
		'/home/IC/Projects/System/RTL/UART_T_FSM.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      Busy_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'UART_Parity_calc'. (HDL-193)

Inferred memory devices in process
	in routine UART_Parity_calc line 9 in file
		'/home/IC/Projects/System/RTL/UART_T_ParCalc.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   Data_draft_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine UART_Parity_calc line 21 in file
		'/home/IC/Projects/System/RTL/UART_T_ParCalc.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     par_bit_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'UART_MUX'. (HDL-193)

Statistics for case statements in always block at line 10 in file
	'/home/IC/Projects/System/RTL/UART_T_MUX.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            11            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine UART_MUX line 26 in file
		'/home/IC/Projects/System/RTL/UART_T_MUX.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     TX_OUT_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'uart_rx_fsm' instantiated from design 'UART_RX' with
	the parameters "DATA_WIDTH=8". (HDL-193)

Statistics for case statements in always block at line 58 in file
	'/home/IC/Projects/System/RTL/UART_R_FSM.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            60            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 149 in file
	'/home/IC/Projects/System/RTL/UART_R_FSM.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           158            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine uart_rx_fsm_DATA_WIDTH8 line 44 in file
		'/home/IC/Projects/System/RTL/UART_R_FSM.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'edge_bit_counter'. (HDL-193)

Inferred memory devices in process
	in routine edge_bit_counter line 17 in file
		'/home/IC/Projects/System/RTL/UART_R_EdgeCnt.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   edge_count_reg    | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine edge_bit_counter line 44 in file
		'/home/IC/Projects/System/RTL/UART_R_EdgeCnt.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    bit_count_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'data_sampling'. (HDL-193)

Statistics for case statements in always block at line 57 in file
	'/home/IC/Projects/System/RTL/UART_R_DSample.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            67            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine data_sampling line 25 in file
		'/home/IC/Projects/System/RTL/UART_R_DSample.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     Samples_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine data_sampling line 57 in file
		'/home/IC/Projects/System/RTL/UART_R_DSample.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   sampled_bit_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'deserializer' instantiated from design 'UART_RX' with
	the parameters "DATA_WIDTH=8". (HDL-193)

Inferred memory devices in process
	in routine deserializer_DATA_WIDTH8 line 16 in file
		'/home/IC/Projects/System/RTL/UART_R_DSER.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     P_DATA_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'strt_chk'. (HDL-193)

Inferred memory devices in process
	in routine strt_chk line 13 in file
		'/home/IC/Projects/System/RTL/UART_R_StrtCh.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   strt_glitch_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'par_chk' instantiated from design 'UART_RX' with
	the parameters "DATA_WIDTH=8". (HDL-193)

Statistics for case statements in always block at line 18 in file
	'/home/IC/Projects/System/RTL/UART_R_ParCh.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            20            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine par_chk_DATA_WIDTH8 line 32 in file
		'/home/IC/Projects/System/RTL/UART_R_ParCh.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     par_err_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'stp_chk'. (HDL-193)

Inferred memory devices in process
	in routine stp_chk line 13 in file
		'/home/IC/Projects/System/RTL/UART_R_StpCh.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     stp_err_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###################### Defining toplevel ###################################
current_design $top_module
Current design is 'SYS_TOP'.
{SYS_TOP}
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## Liniking All The Design Parts ########"
######## Liniking All The Design Parts ########
puts "###############################################"
###############################################
link 

  Linking design 'SYS_TOP'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (30 designs)              /home/IC/Projects/System/Backend/Synthesis/SYS_TOP.db, etc
  scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (library) /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
  scmetro_tsmc_cl013g_rvt_tt_1p2v_25c (library) /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c (library) /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db

1
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## checking design consistency ##########"
######## checking design consistency ##########
puts "###############################################"
###############################################
check_design >> reports/check_design.rpt
#################### Define Design Constraints #########################
puts "###############################################"
###############################################
puts "############ Design Constraints #### ##########"
############ Design Constraints #### ##########
puts "###############################################"
###############################################
source -echo ./cons.tcl
####################################################################################
# Constraints
# ----------------------------------------------------------------------------
#
# 0. Design Compiler variables
#
# 1. Master Clock Definitions
#
# 2. Generated Clock Definitions
#
# 3. Clock Uncertainties
#
# 4. Clock Latencies 
#
# 5. Clock Relationships
#
# 6. set input/output delay on ports
#
# 7. Driving cells
#
# 8. Output load
####################################################################################
#########################################################
#### Section 0 : DC Variables ####
#########################################################
#################################################################################### 
# Prevent assign statements in the generated netlist (must be applied before compile command)
set verilogout_no_tri true
set_fix_multiple_port_nets -all -buffer_constants -feedthroughs
####################################################################################
#########################################################
#### Section 1 : Clock Definition ####
#########################################################
#################################################################################### 
# 1. Master Clock Definitions 
# 2. Generated Clock Definitions
# 3. Clock Latencies
# 4. Clock Uncertainties
# 4. Clock Transitions
####################################################################################
################################# MASTER CLOCKS ####################################
## REF_CLK
set CLK_NAME1 REF_CLK
set CLK_PER1 20
set CLK_SETUP_SKEW 0.2
set CLK_HOLD_SKEW 0.1
set CLK_LAT 0
set CLK_RISE 0.05
set CLK_FALL 0.05
create_clock -name $CLK_NAME1 -period $CLK_PER1 -waveform "0 [expr $CLK_PER1/2]" [get_ports REF_CLK]
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks $CLK_NAME1]
set_clock_uncertainty -hold $CLK_HOLD_SKEW  [get_clocks $CLK_NAME1]
set_clock_transition -rise $CLK_RISE  [get_clocks $CLK_NAME1]
set_clock_transition -fall $CLK_FALL  [get_clocks $CLK_NAME1]
set_clock_latency $CLK_LAT [get_clocks $CLK_NAME1]
## UART_CLK
set CLK_NAME2 UART_CLK
set CLK_PER2 271.2673611
set CLK_SETUP_SKEW 0.2
set CLK_HOLD_SKEW 0.1
set CLK_LAT 0
set CLK_RISE 0.05
set CLK_FALL 0.05
create_clock -name $CLK_NAME2 -period $CLK_PER2 -waveform "0 [expr $CLK_PER2/2]" [get_ports UART_CLK]
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks $CLK_NAME2]
set_clock_uncertainty -hold $CLK_HOLD_SKEW  [get_clocks $CLK_NAME2]
set_clock_transition -rise $CLK_RISE  [get_clocks $CLK_NAME2]
set_clock_transition -fall $CLK_FALL  [get_clocks $CLK_NAME2]
set_clock_latency $CLK_LAT [get_clocks $CLK_NAME2]
################################# GENERATED CLOCKS ##################################
create_generated_clock -master_clock $CLK_NAME1 -source [get_ports REF_CLK]                        -name "ALU_CLK" [get_ports U13_CLK_GATE/GATED_CLK]                        -divide_by 1
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks ALU_CLK]
set_clock_uncertainty -hold $CLK_HOLD_SKEW  [get_clocks ALU_CLK]
set_clock_transition -rise $CLK_RISE  [get_clocks ALU_CLK]
set_clock_transition -fall $CLK_FALL  [get_clocks ALU_CLK]
set_clock_latency $CLK_LAT [get_clocks ALU_CLK]
create_generated_clock -master_clock $CLK_NAME2 -source [get_ports UART_CLK]                        -name "TX_CLK" [get_ports U6_CLK_DIV_TX/o_div_clk]                        -divide_by 32
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks TX_CLK]
set_clock_uncertainty -hold $CLK_HOLD_SKEW  [get_clocks TX_CLK]
set_clock_transition -rise $CLK_RISE  [get_clocks TX_CLK]
set_clock_transition -fall $CLK_FALL  [get_clocks TX_CLK]
set_clock_latency $CLK_LAT [get_clocks TX_CLK]
create_generated_clock -master_clock $CLK_NAME2 -source [get_ports UART_CLK]                        -name "RX_CLK" [get_ports U8_CLK_DIV_RX/o_div_clk]                        -divide_by 1
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks RX_CLK]
set_clock_uncertainty -hold $CLK_HOLD_SKEW  [get_clocks RX_CLK]
set_clock_transition -rise $CLK_RISE  [get_clocks RX_CLK]
set_clock_transition -fall $CLK_FALL  [get_clocks RX_CLK]
set_clock_latency $CLK_LAT [get_clocks RX_CLK]
set_dont_touch_network [get_clocks {REF_CLK UART_CLK ALU_CLK TX_CLK RX_CLK}]
set_dont_touch_network [get_ports RST_N]
####################################################################################
#########################################################
#### Section 2 : Clocks Relationship ####
#########################################################
####################################################################################
set_clock_groups -asynchronous -group "REF_CLK ALU_CLK" -group "UART_CLK TX_CLK RX_CLK"
####################################################################################
#########################################################
#### Section 3 : set input/output delay on ports ####
#########################################################
####################################################################################
set in_delay1  [expr 0.2*$CLK_PER1]
set out_delay1 [expr 0.2*$CLK_PER1]
set in_delay2  [expr 0.2*$CLK_PER2]
set out_delay2 [expr 0.2*$CLK_PER2]
#Constrain Input Paths
set_input_delay $in_delay2 -clock RX_CLK [get_ports UART_RX_IN]
#Constrain Output Paths
set_output_delay $out_delay2 -clock TX_CLK [get_ports UART_TX_O]
set_output_delay $out_delay2 -clock TX_CLK [get_ports parity_error]
set_output_delay $out_delay2 -clock TX_CLK [get_ports framing_error]
####################################################################################
#########################################################
#### Section 4 : Driving cells ####
#########################################################
####################################################################################
set_driving_cell -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c -lib_cell BUFX2M -pin Y [get_ports UART_RX_IN]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
####################################################################################
#########################################################
#### Section 5 : Output load ####
#########################################################
####################################################################################
set_load 0.5 [get_ports UART_TX_O]
set_load 0.5 [get_ports parity_error]
set_load 0.5 [get_ports framing_error]
####################################################################################
#########################################################
#### Section 6 : Operating Condition ####
#########################################################
####################################################################################
# Define the Worst Library for Max(#setup) analysis
# Define the Best Library for Min(hold) analysis
set_operating_conditions -min_library "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c" -min "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c" -max_library "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c" -max "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c"
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c' found in library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'.
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c' found in library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'.
####################################################################################
#########################################################
#### Section 7 : wireload Model ####
#########################################################
####################################################################################
set_wire_load_model -name tsmc13_wl30 -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
####################################################################################
#########################################################
#### Section 8 : set_case_analysis ####
#########################################################
####################################################################################
####################################################################################
###################### Mapping and optimization ########################
puts "###############################################"
###############################################
puts "########## Mapping & Optimization #############"
########## Mapping & Optimization #############
puts "###############################################"
###############################################
compile -map_effort high
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 34 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition scmetro_tsmc_cl013g_rvt_ss_1p08v_125c set on design SYS_TOP has different process,
voltage and temperatures parameters than the parameters at which target library 
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'CLK_GATE'
  Processing 'ALU_OUT_WD16_DATA_WD8_FUN_WD4'
  Processing 'Reg_File_ADD_WIDTH4_RdWr_WIDTH8_RegF_DEPTH16'
  Processing 'SYSTEM_CTRL_BYTE8'
  Processing 'stp_chk'
  Processing 'par_chk_DATA_WIDTH8'
  Processing 'strt_chk'
  Processing 'deserializer_DATA_WIDTH8'
  Processing 'data_sampling'
  Processing 'edge_bit_counter'
  Processing 'uart_rx_fsm_DATA_WIDTH8'
  Processing 'UART_RX'
  Processing 'UART_MUX'
  Processing 'UART_Parity_calc'
  Processing 'UART_T_FSM'
  Processing 'UART_Serial'
  Processing 'UART_TOP'
  Processing 'UART_DATA_WIDTH8'
  Processing 'ClkDiv_width4'
  Processing 'Pres_MUX_WIDTH4_PRE_WD6'
  Processing 'ClkDiv_width8'
  Processing 'PULSE_GEN'
  Processing 'FIFO_RD'
  Processing 'FIFO_WR'
  Processing 'DF_SYNC_0'
  Processing 'FIFO_MEM_CTRL'
  Processing 'ASYNC_FIFO_DATA_WIDTH8_ADD_WIDTH4'
  Processing 'DATA_SYNC_BUS_WIDTH8'
  Processing 'RST_SYNC_0'
  Processing 'SYS_TOP'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW_div_uns_0'
  Processing 'ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW01_sub_0'
  Processing 'ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW01_add_0'
  Processing 'ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW01_cmp6_0'
  Processing 'deserializer_DATA_WIDTH8_DW01_cmp6_0'
  Processing 'deserializer_DATA_WIDTH8_DW01_dec_0'
  Processing 'data_sampling_DW01_cmp6_0'
  Processing 'data_sampling_DW01_cmp6_1'
  Processing 'data_sampling_DW01_cmp6_2'
  Processing 'data_sampling_DW01_dec_0'
  Processing 'data_sampling_DW01_inc_0'
  Processing 'data_sampling_DW01_dec_1'
  Processing 'edge_bit_counter_DW01_inc_0'
  Processing 'edge_bit_counter_DW01_cmp6_0'
  Processing 'edge_bit_counter_DW01_dec_0'
  Processing 'uart_rx_fsm_DATA_WIDTH8_DW01_cmp6_0'
  Processing 'uart_rx_fsm_DATA_WIDTH8_DW01_sub_0'
  Processing 'uart_rx_fsm_DATA_WIDTH8_DW01_cmp6_1'
  Processing 'uart_rx_fsm_DATA_WIDTH8_DW01_dec_0'
  Processing 'ClkDiv_width8_DW01_inc_0'
  Processing 'ClkDiv_width8_DW01_cmp6_0'
  Processing 'ClkDiv_width8_DW01_cmp6_1'
  Processing 'ClkDiv_width8_DW01_dec_0'
  Processing 'ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW02_mult_0'
  Processing 'ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW01_add_1'

  Beginning Mapping Optimizations  (High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06  778368.1      0.00       0.0      80.4                          
    0:00:06  778368.1      0.00       0.0      80.4                          
    0:00:06  778368.1      0.00       0.0      80.4                          
    0:00:06  778368.1      0.00       0.0      80.4                          
    0:00:06  778368.1      0.00       0.0      80.4                          
    0:00:07  753201.2     11.71      22.6      52.2                          
    0:00:08  753962.6      5.91       9.1      51.2                          
    0:00:08  753894.3      5.82       9.4      25.1                          
    0:00:08  754544.9      5.24       7.8      22.8                          
    0:00:08  754902.6      3.79       4.8      22.8                          
    0:00:08  755216.7      3.33       3.9      22.8                          
    0:00:08  755512.0      3.07       3.4      22.8                          
    0:00:08  755499.1      3.08       3.4      22.8                          
    0:00:09  755504.9      3.06       3.4      22.8                          
    0:00:09  755542.6      2.55       2.9      22.8                          
    0:00:09  755554.4      2.48       2.7      22.8                          
    0:00:09  755712.0      2.24       2.4      22.8                          
    0:00:09  755719.1      2.20       2.3      22.8                          
    0:00:09  755714.4      2.15       2.2      22.8                          
    0:00:09  756009.7      2.05       2.1      22.8                          
    0:00:09  756005.0      2.05       2.0      22.8                          
    0:00:09  756443.8      1.93       1.9      22.8                          
    0:00:09  756447.3      1.88       1.9      22.8                          
    0:00:09  756450.8      1.83       1.8      22.8                          
    0:00:09  756432.0      1.83       1.8      22.8                          
    0:00:09  756432.0      1.83       1.8      22.8                          
    0:00:09  756907.3      1.83       1.8      10.9                          
    0:00:09  757212.0      1.83       1.8       5.5                          
    0:00:09  757368.5      1.84       1.8       3.1                          
    0:00:09  757376.7      1.84       1.8       1.5                          
    0:00:09  757377.9      1.84       1.8       0.3                          
    0:00:09  757377.9      1.84       1.8       0.3                          
    0:00:09  757377.9      1.84       1.8       0.3                          
    0:00:09  757377.9      1.84       1.8       0.3                          
    0:00:09  758029.8      0.00       0.0       0.4                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:09  758029.8      0.00       0.0       0.4                          
    0:00:09  758029.8      0.00       0.0       0.4                          
    0:00:10  756680.3      0.00       0.0      30.1                          
    0:00:10  755412.1      0.00       0.0      31.6                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:10  755412.1      0.00       0.0      31.6                          
    0:00:11  758492.1      0.00       0.0       6.0 U6_CLK_DIV_TX/net6798    
    0:00:11  759783.9      0.00       0.0       0.0 U8_CLK_DIV_RX/net9684    


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:11  759783.9      0.00       0.0       0.0                          
    0:00:11  759783.9      0.00       0.0       0.0                          
    0:00:11  754672.1      0.07       0.1       0.0                          
    0:00:11  752640.3      0.07       0.1       0.0                          
    0:00:11  751919.1      0.07       0.1       0.0                          
    0:00:11  751342.6      0.07       0.1       0.0                          
    0:00:11  751193.2      0.07       0.1       0.0                          
    0:00:11  751193.2      0.07       0.1       0.0                          
    0:00:11  751209.7      0.00       0.0       0.0                          
    0:00:11  750833.1      1.55       1.6       0.0                          
    0:00:11  750762.5      1.92       1.9       0.0                          
    0:00:11  750762.5      1.92       1.9       0.0                          
    0:00:11  750762.5      1.92       1.9       0.0                          
    0:00:11  750762.5      1.92       1.9       0.0                          
    0:00:11  750762.5      1.92       1.9       0.0                          
    0:00:11  750762.5      1.92       1.9       0.0                          
    0:00:11  751941.5      0.00       0.0       0.0                          
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
##################### Close Formality Setup file ###########################
set_svf -off
1
#############################################################################
# Write out files
#############################################################################
write_file -format verilog -hierarchy -output netlists/$top_module.ddc
Writing verilog file '/home/IC/Projects/System/Backend/Synthesis/netlists/SYS_TOP.ddc'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
write_file -format verilog -hierarchy -output netlists/$top_module.v
Writing verilog file '/home/IC/Projects/System/Backend/Synthesis/netlists/SYS_TOP.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
write_sdf  sdf/$top_module.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/IC/Projects/System/Backend/Synthesis/sdf/SYS_TOP.sdf'. (WT-3)
Information: Updating design information... (UID-85)
1
write_sdc  -nosplit sdc/$top_module.sdc
1
####################### reporting ##########################################
report_area -hierarchy > reports/area.rpt
report_power -hierarchy > reports/power.rpt
report_timing -delay_type min -max_paths 20 > reports/hold.rpt
report_timing -delay_type max -max_paths 20 > reports/setup.rpt
report_clock -attributes > reports/clocks.rpt
report_constraint -all_violators -nosplit > reports/constraints.rpt
############################################################################
# DFT Preparation Section
############################################################################
set flops_per_chain 100
100
set num_flops [sizeof_collection [all_registers -edge_triggered]]
345
set num_chains [expr $num_flops / $flops_per_chain + 1 ]
4
################# starting graphical user interface #######################
#gui_start
#exit
dc_shell> 