; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16
@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1
@.str.2 = private unnamed_addr constant [17 x i8] c"__CUDA_PREC_SQRT\00", align 1

define void @triton_poi_fused__native_batch_norm_legit_no_training_6(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, i32 %6, i32 %7) local_unnamed_addr !dbg !7 {
  %9 = tail call i32 asm "mov.u32 $0, %ctaid.y;", "=r"() #4, !dbg !10
  %10 = shl i32 %9, 5, !dbg !11
  %11 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %12 = shl i32 %11, 2, !dbg !12
  %13 = and i32 %12, 28, !dbg !12
  %14 = lshr i32 %11, 3, !dbg !12
  %15 = and i32 %14, 15, !dbg !12
  %16 = or disjoint i32 %15, 16, !dbg !12
  %17 = or disjoint i32 %10, %13, !dbg !13
  %18 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #4, !dbg !14
  %19 = shl i32 %18, 5, !dbg !15
  %20 = or disjoint i32 %19, %15, !dbg !16
  %21 = or disjoint i32 %19, %16, !dbg !16
  %.frozen = freeze i32 %17, !dbg !17
  %22 = sdiv i32 %.frozen, 2048, !dbg !17
  %23 = mul i32 %22, 2048, !dbg !18
  %.decomposed = sub i32 %.frozen, %23, !dbg !18
  %24 = shl i32 %20, 11, !dbg !19
  %25 = shl i32 %21, 11, !dbg !19
  %26 = shl i32 %22, 23, !dbg !20
  %27 = add i32 %26, %.decomposed, !dbg !21
  %28 = add i32 %27, %24, !dbg !22
  %29 = add i32 %27, %25, !dbg !22
  %30 = sext i32 %28 to i64, !dbg !23
  %31 = getelementptr float, ptr addrspace(1) %0, i64 %30, !dbg !23
  %32 = sext i32 %29 to i64, !dbg !23
  %33 = getelementptr float, ptr addrspace(1) %0, i64 %32, !dbg !23
  %34 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %31, i1 true) #4, !dbg !24
  %35 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %33, i1 true) #4, !dbg !24
  %36 = sext i32 %.decomposed to i64, !dbg !25
  %37 = getelementptr float, ptr addrspace(1) %1, i64 %36, !dbg !25
  %38 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %37, i1 true) #4, !dbg !26
  %39 = getelementptr float, ptr addrspace(1) %2, i64 %36, !dbg !27
  %40 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %39, i1 true) #4, !dbg !28
  %41 = extractvalue { i32, i32, i32, i32 } %40, 0, !dbg !28
  %42 = extractvalue { i32, i32, i32, i32 } %40, 1, !dbg !28
  %43 = extractvalue { i32, i32, i32, i32 } %40, 2, !dbg !28
  %44 = extractvalue { i32, i32, i32, i32 } %40, 3, !dbg !28
  %45 = bitcast i32 %41 to float, !dbg !28
  %46 = bitcast i32 %42 to float, !dbg !28
  %47 = bitcast i32 %43 to float, !dbg !28
  %48 = bitcast i32 %44 to float, !dbg !28
  %49 = getelementptr float, ptr addrspace(1) %3, i64 %36, !dbg !29
  %50 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %49, i1 true) #4, !dbg !30
  %51 = getelementptr float, ptr addrspace(1) %4, i64 %36, !dbg !31
  %52 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %51, i1 true) #4, !dbg !32
  %53 = fadd float %45, 0x3EE4F8B580000000, !dbg !33
  %54 = fadd float %46, 0x3EE4F8B580000000, !dbg !33
  %55 = fadd float %47, 0x3EE4F8B580000000, !dbg !33
  %56 = fadd float %48, 0x3EE4F8B580000000, !dbg !33
  %57 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !34
  %.not.i = icmp eq i32 %57, 0, !dbg !34
  %58 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #4, !dbg !34
  %.not1.i = icmp eq i32 %58, 0, !dbg !34
  br i1 %.not.i, label %64, label %59, !dbg !34

59:                                               ; preds = %8
  br i1 %.not1.i, label %62, label %60, !dbg !34

60:                                               ; preds = %59
  %61 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %53) #4, !dbg !34
  br label %__nv_sqrtf.exit, !dbg !34

62:                                               ; preds = %59
  %63 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %53) #4, !dbg !34
  br label %__nv_sqrtf.exit, !dbg !34

64:                                               ; preds = %8
  br i1 %.not1.i, label %67, label %65, !dbg !34

65:                                               ; preds = %64
  %66 = tail call float @llvm.nvvm.sqrt.rn.f(float %53) #4, !dbg !34
  br label %__nv_sqrtf.exit, !dbg !34

67:                                               ; preds = %64
  %68 = tail call float @llvm.nvvm.sqrt.approx.f(float %53) #4, !dbg !34
  br label %__nv_sqrtf.exit, !dbg !34

__nv_sqrtf.exit:                                  ; preds = %60, %62, %65, %67
  %.0.i = phi float [ %61, %60 ], [ %63, %62 ], [ %66, %65 ], [ %68, %67 ], !dbg !34
  %69 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !34
  %.not.i1 = icmp eq i32 %69, 0, !dbg !34
  %70 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #4, !dbg !34
  %.not1.i4 = icmp eq i32 %70, 0, !dbg !34
  br i1 %.not.i1, label %76, label %71, !dbg !34

71:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i4, label %74, label %72, !dbg !34

72:                                               ; preds = %71
  %73 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %54) #4, !dbg !34
  br label %__nv_sqrtf.exit5, !dbg !34

74:                                               ; preds = %71
  %75 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %54) #4, !dbg !34
  br label %__nv_sqrtf.exit5, !dbg !34

76:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i4, label %79, label %77, !dbg !34

77:                                               ; preds = %76
  %78 = tail call float @llvm.nvvm.sqrt.rn.f(float %54) #4, !dbg !34
  br label %__nv_sqrtf.exit5, !dbg !34

79:                                               ; preds = %76
  %80 = tail call float @llvm.nvvm.sqrt.approx.f(float %54) #4, !dbg !34
  br label %__nv_sqrtf.exit5, !dbg !34

__nv_sqrtf.exit5:                                 ; preds = %72, %74, %77, %79
  %.0.i3 = phi float [ %73, %72 ], [ %75, %74 ], [ %78, %77 ], [ %80, %79 ], !dbg !34
  %81 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !34
  %.not.i6 = icmp eq i32 %81, 0, !dbg !34
  %82 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #4, !dbg !34
  %.not1.i9 = icmp eq i32 %82, 0, !dbg !34
  br i1 %.not.i6, label %88, label %83, !dbg !34

83:                                               ; preds = %__nv_sqrtf.exit5
  br i1 %.not1.i9, label %86, label %84, !dbg !34

84:                                               ; preds = %83
  %85 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %55) #4, !dbg !34
  br label %__nv_sqrtf.exit10, !dbg !34

86:                                               ; preds = %83
  %87 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %55) #4, !dbg !34
  br label %__nv_sqrtf.exit10, !dbg !34

88:                                               ; preds = %__nv_sqrtf.exit5
  br i1 %.not1.i9, label %91, label %89, !dbg !34

89:                                               ; preds = %88
  %90 = tail call float @llvm.nvvm.sqrt.rn.f(float %55) #4, !dbg !34
  br label %__nv_sqrtf.exit10, !dbg !34

91:                                               ; preds = %88
  %92 = tail call float @llvm.nvvm.sqrt.approx.f(float %55) #4, !dbg !34
  br label %__nv_sqrtf.exit10, !dbg !34

__nv_sqrtf.exit10:                                ; preds = %84, %86, %89, %91
  %.0.i8 = phi float [ %85, %84 ], [ %87, %86 ], [ %90, %89 ], [ %92, %91 ], !dbg !34
  %93 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !34
  %.not.i11 = icmp eq i32 %93, 0, !dbg !34
  %94 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #4, !dbg !34
  %.not1.i14 = icmp eq i32 %94, 0, !dbg !34
  br i1 %.not.i11, label %100, label %95, !dbg !34

95:                                               ; preds = %__nv_sqrtf.exit10
  br i1 %.not1.i14, label %98, label %96, !dbg !34

96:                                               ; preds = %95
  %97 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %56) #4, !dbg !34
  br label %__nv_sqrtf.exit15, !dbg !34

98:                                               ; preds = %95
  %99 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %56) #4, !dbg !34
  br label %__nv_sqrtf.exit15, !dbg !34

100:                                              ; preds = %__nv_sqrtf.exit10
  br i1 %.not1.i14, label %103, label %101, !dbg !34

101:                                              ; preds = %100
  %102 = tail call float @llvm.nvvm.sqrt.rn.f(float %56) #4, !dbg !34
  br label %__nv_sqrtf.exit15, !dbg !34

103:                                              ; preds = %100
  %104 = tail call float @llvm.nvvm.sqrt.approx.f(float %56) #4, !dbg !34
  br label %__nv_sqrtf.exit15, !dbg !34

__nv_sqrtf.exit15:                                ; preds = %96, %98, %101, %103
  %.0.i13 = phi float [ %97, %96 ], [ %99, %98 ], [ %102, %101 ], [ %104, %103 ], !dbg !34
  %105 = extractvalue { i32, i32, i32, i32 } %35, 3, !dbg !24
  %106 = bitcast i32 %105 to float, !dbg !24
  %107 = extractvalue { i32, i32, i32, i32 } %38, 3, !dbg !26
  %108 = bitcast i32 %107 to float, !dbg !26
  %109 = fsub float %106, %108, !dbg !35
  %110 = extractvalue { i32, i32, i32, i32 } %35, 2, !dbg !24
  %111 = bitcast i32 %110 to float, !dbg !24
  %112 = extractvalue { i32, i32, i32, i32 } %38, 2, !dbg !26
  %113 = bitcast i32 %112 to float, !dbg !26
  %114 = fsub float %111, %113, !dbg !35
  %115 = extractvalue { i32, i32, i32, i32 } %35, 1, !dbg !24
  %116 = bitcast i32 %115 to float, !dbg !24
  %117 = extractvalue { i32, i32, i32, i32 } %38, 1, !dbg !26
  %118 = bitcast i32 %117 to float, !dbg !26
  %119 = fsub float %116, %118, !dbg !35
  %120 = extractvalue { i32, i32, i32, i32 } %35, 0, !dbg !24
  %121 = bitcast i32 %120 to float, !dbg !24
  %122 = extractvalue { i32, i32, i32, i32 } %38, 0, !dbg !26
  %123 = bitcast i32 %122 to float, !dbg !26
  %124 = fsub float %121, %123, !dbg !35
  %125 = extractvalue { i32, i32, i32, i32 } %34, 3, !dbg !24
  %126 = bitcast i32 %125 to float, !dbg !24
  %127 = fsub float %126, %108, !dbg !35
  %128 = extractvalue { i32, i32, i32, i32 } %34, 2, !dbg !24
  %129 = bitcast i32 %128 to float, !dbg !24
  %130 = fsub float %129, %113, !dbg !35
  %131 = extractvalue { i32, i32, i32, i32 } %34, 1, !dbg !24
  %132 = bitcast i32 %131 to float, !dbg !24
  %133 = fsub float %132, %118, !dbg !35
  %134 = extractvalue { i32, i32, i32, i32 } %34, 0, !dbg !24
  %135 = bitcast i32 %134 to float, !dbg !24
  %136 = fsub float %135, %123, !dbg !35
  %137 = extractvalue { i32, i32, i32, i32 } %52, 3, !dbg !32
  %138 = bitcast i32 %137 to float, !dbg !32
  %139 = extractvalue { i32, i32, i32, i32 } %52, 2, !dbg !32
  %140 = bitcast i32 %139 to float, !dbg !32
  %141 = extractvalue { i32, i32, i32, i32 } %52, 1, !dbg !32
  %142 = bitcast i32 %141 to float, !dbg !32
  %143 = extractvalue { i32, i32, i32, i32 } %52, 0, !dbg !32
  %144 = bitcast i32 %143 to float, !dbg !32
  %145 = extractvalue { i32, i32, i32, i32 } %50, 3, !dbg !30
  %146 = bitcast i32 %145 to float, !dbg !30
  %147 = extractvalue { i32, i32, i32, i32 } %50, 2, !dbg !30
  %148 = bitcast i32 %147 to float, !dbg !30
  %149 = extractvalue { i32, i32, i32, i32 } %50, 1, !dbg !30
  %150 = bitcast i32 %149 to float, !dbg !30
  %151 = extractvalue { i32, i32, i32, i32 } %50, 0, !dbg !30
  %152 = bitcast i32 %151 to float, !dbg !30
  %153 = or disjoint i32 %19, %13, !dbg !16
  %154 = or disjoint i32 %10, %16, !dbg !13
  %155 = or disjoint i32 %10, %15, !dbg !13
  %156 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i) #4, !dbg !36
  %157 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i3) #4, !dbg !36
  %158 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i8) #4, !dbg !36
  %159 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i13) #4, !dbg !36
  %160 = fmul float %136, %156, !dbg !37
  %161 = fmul float %133, %157, !dbg !37
  %162 = fmul float %130, %158, !dbg !37
  %163 = fmul float %127, %159, !dbg !37
  %164 = fmul float %124, %156, !dbg !37
  %165 = fmul float %119, %157, !dbg !37
  %166 = fmul float %114, %158, !dbg !37
  %167 = fmul float %109, %159, !dbg !37
  %168 = fmul float %160, %152, !dbg !38
  %169 = fmul float %161, %150, !dbg !38
  %170 = fmul float %162, %148, !dbg !38
  %171 = fmul float %163, %146, !dbg !38
  %172 = fmul float %164, %152, !dbg !38
  %173 = fmul float %165, %150, !dbg !38
  %174 = fmul float %166, %148, !dbg !38
  %175 = fmul float %167, %146, !dbg !38
  %176 = fadd float %168, %144, !dbg !39
  %177 = fadd float %169, %142, !dbg !39
  %178 = fadd float %170, %140, !dbg !39
  %179 = fadd float %171, %138, !dbg !39
  %180 = fadd float %172, %144, !dbg !39
  %181 = fadd float %173, %142, !dbg !39
  %182 = fadd float %174, %140, !dbg !39
  %183 = fadd float %175, %138, !dbg !39
  %184 = shl i32 %155, 12, !dbg !40
  %185 = shl i32 %154, 12, !dbg !40
  %186 = add i32 %153, %184, !dbg !41
  %187 = add i32 %153, %185, !dbg !41
  %188 = sext i32 %186 to i64, !dbg !42
  %189 = getelementptr float, ptr addrspace(1) %5, i64 %188, !dbg !42
  %190 = sext i32 %187 to i64, !dbg !42
  %191 = getelementptr float, ptr addrspace(1) %5, i64 %190, !dbg !42
  %192 = shl i32 %11, 7, !dbg !43
  %193 = and i32 %192, 896, !dbg !43
  %194 = or disjoint i32 %193, %15, !dbg !43
  %195 = and i32 %12, 508, !dbg !43
  %196 = lshr exact i32 %193, 3, !dbg !43
  %197 = getelementptr i8, ptr addrspace(3) @global_smem, i32 %196, !dbg !43
  %198 = getelementptr float, ptr addrspace(3) %197, i32 %194, !dbg !43
  %199 = bitcast float %176 to <1 x i32>, !dbg !43
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %198, <1 x i32> %199, i1 true) #4, !dbg !43
  %200 = or disjoint i32 %194, 32, !dbg !43
  %201 = lshr i32 %200, 5, !dbg !43
  %202 = getelementptr float, ptr addrspace(3) @global_smem, i32 %201, !dbg !43
  %203 = getelementptr float, ptr addrspace(3) %202, i32 %200, !dbg !43
  %204 = bitcast float %177 to <1 x i32>, !dbg !43
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %203, <1 x i32> %204, i1 true) #4, !dbg !43
  %205 = or disjoint i32 %194, 64, !dbg !43
  %206 = lshr i32 %205, 5, !dbg !43
  %207 = getelementptr float, ptr addrspace(3) @global_smem, i32 %206, !dbg !43
  %208 = getelementptr float, ptr addrspace(3) %207, i32 %205, !dbg !43
  %209 = bitcast float %178 to <1 x i32>, !dbg !43
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %208, <1 x i32> %209, i1 true) #4, !dbg !43
  %210 = or disjoint i32 %194, 96, !dbg !43
  %211 = lshr i32 %210, 5, !dbg !43
  %212 = getelementptr float, ptr addrspace(3) @global_smem, i32 %211, !dbg !43
  %213 = getelementptr float, ptr addrspace(3) %212, i32 %210, !dbg !43
  %214 = bitcast float %179 to <1 x i32>, !dbg !43
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %213, <1 x i32> %214, i1 true) #4, !dbg !43
  %215 = or disjoint i32 %194, 16, !dbg !43
  %216 = getelementptr float, ptr addrspace(3) %197, i32 %215, !dbg !43
  %217 = bitcast float %180 to <1 x i32>, !dbg !43
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %216, <1 x i32> %217, i1 true) #4, !dbg !43
  %218 = or disjoint i32 %194, 48, !dbg !43
  %219 = lshr i32 %218, 5, !dbg !43
  %220 = getelementptr float, ptr addrspace(3) @global_smem, i32 %219, !dbg !43
  %221 = getelementptr float, ptr addrspace(3) %220, i32 %218, !dbg !43
  %222 = bitcast float %181 to <1 x i32>, !dbg !43
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %221, <1 x i32> %222, i1 true) #4, !dbg !43
  %223 = or disjoint i32 %194, 80, !dbg !43
  %224 = lshr i32 %223, 5, !dbg !43
  %225 = getelementptr float, ptr addrspace(3) @global_smem, i32 %224, !dbg !43
  %226 = getelementptr float, ptr addrspace(3) %225, i32 %223, !dbg !43
  %227 = bitcast float %182 to <1 x i32>, !dbg !43
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %226, <1 x i32> %227, i1 true) #4, !dbg !43
  %228 = or disjoint i32 %194, 112, !dbg !43
  %229 = lshr i32 %228, 5, !dbg !43
  %230 = getelementptr float, ptr addrspace(3) @global_smem, i32 %229, !dbg !43
  %231 = getelementptr float, ptr addrspace(3) %230, i32 %228, !dbg !43
  %232 = bitcast float %183 to <1 x i32>, !dbg !43
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %231, <1 x i32> %232, i1 true) #4, !dbg !43
  tail call void @llvm.nvvm.barrier0(), !dbg !43
  %233 = lshr i32 %195, 5, !dbg !43
  %234 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %233, !dbg !43
  %235 = getelementptr inbounds float, ptr addrspace(3) %234, i32 %195, !dbg !43
  %236 = load i32, ptr addrspace(3) %235, align 4, !dbg !43
  %237 = or disjoint i32 %195, 1, !dbg !43
  %238 = getelementptr inbounds float, ptr addrspace(3) %234, i32 %237, !dbg !43
  %239 = load i32, ptr addrspace(3) %238, align 4, !dbg !43
  %240 = or disjoint i32 %195, 2, !dbg !43
  %241 = getelementptr inbounds float, ptr addrspace(3) %234, i32 %240, !dbg !43
  %242 = load i32, ptr addrspace(3) %241, align 4, !dbg !43
  %243 = or disjoint i32 %195, 3, !dbg !43
  %244 = getelementptr inbounds float, ptr addrspace(3) %234, i32 %243, !dbg !43
  %245 = load i32, ptr addrspace(3) %244, align 4, !dbg !43
  %246 = or disjoint i32 %195, 512, !dbg !43
  %247 = lshr i32 %246, 5, !dbg !43
  %248 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %247, !dbg !43
  %249 = getelementptr inbounds float, ptr addrspace(3) %248, i32 %246, !dbg !43
  %250 = load i32, ptr addrspace(3) %249, align 4, !dbg !43
  %251 = or disjoint i32 %195, 513, !dbg !43
  %252 = lshr i32 %251, 5, !dbg !43
  %253 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %252, !dbg !43
  %254 = getelementptr inbounds float, ptr addrspace(3) %253, i32 %251, !dbg !43
  %255 = load i32, ptr addrspace(3) %254, align 4, !dbg !43
  %256 = or disjoint i32 %195, 514, !dbg !43
  %257 = lshr i32 %256, 5, !dbg !43
  %258 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %257, !dbg !43
  %259 = getelementptr inbounds float, ptr addrspace(3) %258, i32 %256, !dbg !43
  %260 = load i32, ptr addrspace(3) %259, align 4, !dbg !43
  %261 = or disjoint i32 %195, 515, !dbg !43
  %262 = lshr i32 %261, 5, !dbg !43
  %263 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %262, !dbg !43
  %264 = getelementptr inbounds float, ptr addrspace(3) %263, i32 %261, !dbg !43
  %265 = load i32, ptr addrspace(3) %264, align 4, !dbg !43
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %236, i32 %239, i32 %242, i32 %245, ptr addrspace(1) %189, i1 true) #4, !dbg !43
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %250, i32 %255, i32 %260, i32 %265, ptr addrspace(1) %191, i1 true) #4, !dbg !43
  ret void, !dbg !44
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #1

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.ftz.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.ftz.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.f(float) #3

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind }
attributes #2 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #3 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #4 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py", directory: "inductor_cache/el")
!4 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_6, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_6, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused__native_batch_norm_legit_no_training_6", linkageName: "triton_poi_fused__native_batch_norm_legit_no_training_6", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 22, column: 28, scope: !7)
!11 = !DILocation(line: 22, column: 33, scope: !7)
!12 = !DILocation(line: 23, column: 44, scope: !7)
!13 = !DILocation(line: 23, column: 23, scope: !7)
!14 = !DILocation(line: 25, column: 28, scope: !7)
!15 = !DILocation(line: 25, column: 33, scope: !7)
!16 = !DILocation(line: 26, column: 23, scope: !7)
!17 = !DILocation(line: 30, column: 19, scope: !7)
!18 = !DILocation(line: 29, column: 19, scope: !7)
!19 = !DILocation(line: 32, column: 40, scope: !7)
!20 = !DILocation(line: 32, column: 53, scope: !7)
!21 = !DILocation(line: 32, column: 35, scope: !7)
!22 = !DILocation(line: 32, column: 45, scope: !7)
!23 = !DILocation(line: 32, column: 30, scope: !7)
!24 = !DILocation(line: 32, column: 58, scope: !7)
!25 = !DILocation(line: 33, column: 30, scope: !7)
!26 = !DILocation(line: 33, column: 35, scope: !7)
!27 = !DILocation(line: 34, column: 30, scope: !7)
!28 = !DILocation(line: 34, column: 35, scope: !7)
!29 = !DILocation(line: 35, column: 31, scope: !7)
!30 = !DILocation(line: 35, column: 36, scope: !7)
!31 = !DILocation(line: 36, column: 31, scope: !7)
!32 = !DILocation(line: 36, column: 36, scope: !7)
!33 = !DILocation(line: 39, column: 18, scope: !7)
!34 = !DILocation(line: 40, column: 26, scope: !7)
!35 = !DILocation(line: 37, column: 18, scope: !7)
!36 = !DILocation(line: 42, column: 18, scope: !7)
!37 = !DILocation(line: 45, column: 19, scope: !7)
!38 = !DILocation(line: 46, column: 20, scope: !7)
!39 = !DILocation(line: 47, column: 20, scope: !7)
!40 = !DILocation(line: 48, column: 35, scope: !7)
!41 = !DILocation(line: 48, column: 30, scope: !7)
!42 = !DILocation(line: 48, column: 25, scope: !7)
!43 = !DILocation(line: 48, column: 47, scope: !7)
!44 = !DILocation(line: 48, column: 4, scope: !7)
