// Seed: 3751810812
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_7 = 1;
  initial @* id_7 = id_8;
  wire id_9;
  wor  id_10;
  assign id_9 = id_2;
  wire id_11;
  wire id_12, id_13;
  assign id_10 = 1;
  assign id_7 = 1;
  assign id_12 = id_9;
  assign module_1.id_6 = 0;
  wire id_14;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  wire id_3, id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3,
      id_4,
      id_3,
      id_4
  );
  supply0 id_5, id_6;
  assign id_6 = 1;
  wire id_7;
endmodule
