synthesis:  version Diamond Version 3.9.1.119

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Fri Dec 08 15:35:16 2017


Command Line:  synthesis -f prac10_impl1_lattice.synproj -gui -msgset C:/Users/JCVELMON/Desktop/Semestre Actual/DSD/practica_10/promote.xml 

Synthesis options:
The -a option is MachXO2.
The -s option is 5.
The -t option is TQFP144.
The -d option is LCMXO2-7000HE.
Using package TQFP144.
Using performance grade 5.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-7000HE

### Package : TQFP144

### Speed   : 5

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Balanced
Top-level module name = topSecuencia.
Target frequency = 1.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/lscc/diamond/3.9/ispfpga/xo2c00/data (searchpath added)
-p C:/Users/JCVELMON/Desktop/Semestre Actual/DSD/practica_10/impl1 (searchpath added)
-p C:/Users/JCVELMON/Desktop/Semestre Actual/DSD/practica_10 (searchpath added)
VHDL library = work
VHDL design file = C:/Users/JCVELMON/Desktop/Semestre Actual/DSD/practica_10/impl1/source/div00.vhd
VHDL design file = C:/Users/JCVELMON/Desktop/Semestre Actual/DSD/practica_10/impl1/source/osc00.vhd
VHDL design file = C:/Users/JCVELMON/Desktop/Semestre Actual/DSD/practica_10/impl1/source/packagediv00.vhd
VHDL design file = C:/Users/JCVELMON/Desktop/Semestre Actual/DSD/practica_10/impl1/source/packageSecuencia.vhd
VHDL design file = C:/Users/JCVELMON/Desktop/Semestre Actual/DSD/practica_10/impl1/source/secuencia.vhd
VHDL design file = C:/Users/JCVELMON/Desktop/Semestre Actual/DSD/practica_10/impl1/source/topdiv00.vhd
VHDL design file = C:/Users/JCVELMON/Desktop/Semestre Actual/DSD/practica_10/impl1/source/topSecuencia.vhd
NGD file = prac10_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.9/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "C:/Users/JCVELMON/Desktop/Semestre Actual/DSD/practica_10/impl1". VHDL-1504
Analyzing VHDL file c:/users/jcvelmon/desktop/semestre actual/dsd/practica_10/impl1/source/div00.vhd. VHDL-1481
WARNING - synthesis: c:/users/jcvelmon/desktop/semestre actual/dsd/practica_10/impl1/source/div00.vhd(6): 'components' is not compiled in library lattice. VHDL-1240
INFO - synthesis: c:/users/jcvelmon/desktop/semestre actual/dsd/practica_10/impl1/source/div00.vhd(10): analyzing entity div00. VHDL-1012
INFO - synthesis: c:/users/jcvelmon/desktop/semestre actual/dsd/practica_10/impl1/source/div00.vhd(17): analyzing architecture div0. VHDL-1010
unit topSecuencia is not yet analyzed. VHDL-1485
unit topSecuencia is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/jcvelmon/desktop/semestre actual/dsd/practica_10/impl1/source/osc00.vhd. VHDL-1481
WARNING - synthesis: c:/users/jcvelmon/desktop/semestre actual/dsd/practica_10/impl1/source/osc00.vhd(4): 'components' is not compiled in library lattice. VHDL-1240
INFO - synthesis: c:/users/jcvelmon/desktop/semestre actual/dsd/practica_10/impl1/source/osc00.vhd(8): analyzing entity osc00. VHDL-1012
INFO - synthesis: c:/users/jcvelmon/desktop/semestre actual/dsd/practica_10/impl1/source/osc00.vhd(13): analyzing architecture osc0. VHDL-1010
unit topSecuencia is not yet analyzed. VHDL-1485
unit topSecuencia is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/jcvelmon/desktop/semestre actual/dsd/practica_10/impl1/source/packagediv00.vhd. VHDL-1481
WARNING - synthesis: c:/users/jcvelmon/desktop/semestre actual/dsd/practica_10/impl1/source/packagediv00.vhd(4): 'components' is not compiled in library lattice. VHDL-1240
INFO - synthesis: c:/users/jcvelmon/desktop/semestre actual/dsd/practica_10/impl1/source/packagediv00.vhd(8): analyzing package packagediv00. VHDL-1014
unit topSecuencia is not yet analyzed. VHDL-1485
unit topSecuencia is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/jcvelmon/desktop/semestre actual/dsd/practica_10/impl1/source/packagesecuencia.vhd. VHDL-1481
WARNING - synthesis: c:/users/jcvelmon/desktop/semestre actual/dsd/practica_10/impl1/source/packagesecuencia.vhd(4): 'components' is not compiled in library lattice. VHDL-1240
INFO - synthesis: c:/users/jcvelmon/desktop/semestre actual/dsd/practica_10/impl1/source/packagesecuencia.vhd(7): analyzing package packagesecuencia. VHDL-1014
unit topSecuencia is not yet analyzed. VHDL-1485
unit topSecuencia is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/jcvelmon/desktop/semestre actual/dsd/practica_10/impl1/source/secuencia.vhd. VHDL-1481
INFO - synthesis: c:/users/jcvelmon/desktop/semestre actual/dsd/practica_10/impl1/source/secuencia.vhd(6): analyzing entity secuencia. VHDL-1012
INFO - synthesis: c:/users/jcvelmon/desktop/semestre actual/dsd/practica_10/impl1/source/secuencia.vhd(12): analyzing architecture a_secuencia. VHDL-1010
unit topSecuencia is not yet analyzed. VHDL-1485
unit topSecuencia is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/jcvelmon/desktop/semestre actual/dsd/practica_10/impl1/source/topdiv00.vhd. VHDL-1481
WARNING - synthesis: c:/users/jcvelmon/desktop/semestre actual/dsd/practica_10/impl1/source/topdiv00.vhd(4): 'components' is not compiled in library lattice. VHDL-1240
INFO - synthesis: c:/users/jcvelmon/desktop/semestre actual/dsd/practica_10/impl1/source/topdiv00.vhd(9): analyzing entity topdiv00. VHDL-1012
INFO - synthesis: c:/users/jcvelmon/desktop/semestre actual/dsd/practica_10/impl1/source/topdiv00.vhd(17): analyzing architecture topdiv0. VHDL-1010
unit topSecuencia is not yet analyzed. VHDL-1485
unit topSecuencia is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/jcvelmon/desktop/semestre actual/dsd/practica_10/impl1/source/topsecuencia.vhd. VHDL-1481
WARNING - synthesis: c:/users/jcvelmon/desktop/semestre actual/dsd/practica_10/impl1/source/topsecuencia.vhd(4): 'components' is not compiled in library lattice. VHDL-1240
INFO - synthesis: c:/users/jcvelmon/desktop/semestre actual/dsd/practica_10/impl1/source/topsecuencia.vhd(9): analyzing entity topsecuencia. VHDL-1012
INFO - synthesis: c:/users/jcvelmon/desktop/semestre actual/dsd/practica_10/impl1/source/topsecuencia.vhd(18): analyzing architecture a_topsecuencia. VHDL-1010
unit topSecuencia is not yet analyzed. VHDL-1485
unit topSecuencia is not yet analyzed. VHDL-1485
unit topSecuencia is not yet analyzed. VHDL-1485
c:/users/jcvelmon/desktop/semestre actual/dsd/practica_10/impl1/source/topsecuencia.vhd(9): executing topSecuencia(a_topSecuencia)

WARNING - synthesis: c:/users/jcvelmon/desktop/semestre actual/dsd/practica_10/impl1/source/topsecuencia.vhd(16): replacing existing netlist topSecuencia(a_topSecuencia). VHDL-1205
Top module name (VHDL): topSecuencia
Loading NGL library 'C:/lscc/diamond/3.9/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.9/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.9/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.9/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.9/ispfpga.
Package Status:                     Final          Version 1.39.
Top-level module name = topSecuencia.
######## Converting I/O port oscraw0 to output.
######## Converting I/O port oscdiv0 to output.



GSR will not be inferred because no asynchronous signal was found in the netlist.
Applying 1.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in topSecuencia_drc.log.
Loading NGL library 'C:/lscc/diamond/3.9/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.9/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.9/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.9/ispfpga/or5g00/data/orc5glib.ngl'...
WARNING - synthesis: logical net 'clk0' has no load.
WARNING - synthesis: input pad net 'clk0' has no legal load.
WARNING - synthesis: DRC complete with 2 warnings.
All blocks are expanded and NGD expansion is successful.
Writing NGD file prac10_impl1.ngd.

################### Begin Area Report (topSecuencia)######################
Number of register bits => 25 of 7209 (0 % )
CCU2D => 11
FD1P3AX => 1
FD1P3IX => 21
FD1S3AX => 2
FD1S3IX => 1
GSR => 1
IB => 5
INV => 1
L6MUX21 => 1
LUT4 => 25
OB => 9
PFUMX => 6
################### End Area Report ##################

################### Begin BlackBox Report ######################
OSCH("2.08")(1,4) => 1
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : OS00/OS01/oscdiv0_c, loads : 9
  Net : OS00/OS00/oscraw0_c, loads : 2
Clock Enable Nets
Number of Clock Enables: 2
Top 2 highest fanout Clock Enables:
  Net : OS00/OS01/clkdiv_N_23_enable_22, loads : 21
  Net : OS00/OS01/clkdiv_N_23_enable_1, loads : 1
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : OS00/OS00/clkdiv_N_23, loads : 21
  Net : OS00/OS01/clkdiv_N_23_enable_22, loads : 21
  Net : OS00/OS01/n405, loads : 21
  Net : indiv0_c_1, loads : 9
  Net : indiv0_c_3, loads : 7
  Net : indiv0_c_2, loads : 7
  Net : OS00/OS01/sdiv_19, loads : 6
  Net : OS00/OS01/sdiv_20, loads : 6
  Net : OS00/OS01/sdiv_18, loads : 6
  Net : indiv0_c_0, loads : 5
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets oscraw0_c]               |    1.000 MHz|  123.001 MHz|     7  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets oscdiv0_c]               |    1.000 MHz|  320.616 MHz|     2  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 54.605  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.063  secs
--------------------------------------------------------------
