

================================================================
== Vitis HLS Report for 'LIGHT_MODULE'
================================================================
* Date:           Wed Sep 18 18:08:31 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        HLS_STREAM_FIFO
* Solution:       test1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.368 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_15_1  |        ?|        ?|      4109|          -|          -|   inf|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 0
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%in_pkts_data_0_070 = alloca i32 1"   --->   Operation 7 'alloca' 'in_pkts_data_0_070' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%in_pkts_keep_0_071 = alloca i32 1"   --->   Operation 8 'alloca' 'in_pkts_keep_0_071' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%in_pkts_strb_0_072 = alloca i32 1"   --->   Operation 9 'alloca' 'in_pkts_strb_0_072' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%in_pkts_user_0_073 = alloca i32 1"   --->   Operation 10 'alloca' 'in_pkts_user_0_073' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%in_pkts_id_0_074 = alloca i32 1"   --->   Operation 11 'alloca' 'in_pkts_id_0_074' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%in_pkts_dest_0_075 = alloca i32 1"   --->   Operation 12 'alloca' 'in_pkts_dest_0_075' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%out_pkts_data_loc = alloca i64 1"   --->   Operation 13 'alloca' 'out_pkts_data_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%out_pkts_keep_loc = alloca i64 1"   --->   Operation 14 'alloca' 'out_pkts_keep_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%out_pkts_strb_loc = alloca i64 1"   --->   Operation 15 'alloca' 'out_pkts_strb_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%out_pkts_user_loc = alloca i64 1"   --->   Operation 16 'alloca' 'out_pkts_user_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%out_pkts_id_loc = alloca i64 1"   --->   Operation 17 'alloca' 'out_pkts_id_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%out_pkts_dest_loc = alloca i64 1"   --->   Operation 18 'alloca' 'out_pkts_dest_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6" [src/main.cpp:6]   --->   Operation 19 'spectopmodule' 'spectopmodule_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_stream_V_data_V, i4 %in_stream_V_keep_V, i4 %in_stream_V_strb_V, i2 %in_stream_V_user_V, i1 %in_stream_V_last_V, i5 %in_stream_V_id_V, i6 %in_stream_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_stream_V_data_V"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %in_stream_V_keep_V"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %in_stream_V_strb_V"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %in_stream_V_user_V"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_stream_V_last_V"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %in_stream_V_id_V"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %in_stream_V_dest_V"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i2 %out_stream_V_user_V, i1 %out_stream_V_last_V, i5 %out_stream_V_id_V, i6 %out_stream_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_stream_V_data_V"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %out_stream_V_keep_V"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %out_stream_V_strb_V"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %out_stream_V_user_V"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_stream_V_last_V"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %out_stream_V_id_V"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %out_stream_V_dest_V"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln15 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i2 %out_stream_V_user_V, i1 %out_stream_V_last_V, i5 %out_stream_V_id_V, i6 %out_stream_V_dest_V, void @empty_4" [src/main.cpp:15]   --->   Operation 37 'specaxissidechannel' 'specaxissidechannel_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln15 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %in_stream_V_data_V, i4 %in_stream_V_keep_V, i4 %in_stream_V_strb_V, i2 %in_stream_V_user_V, i1 %in_stream_V_last_V, i5 %in_stream_V_id_V, i6 %in_stream_V_dest_V, void @empty_5" [src/main.cpp:15]   --->   Operation 38 'specaxissidechannel' 'specaxissidechannel_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln15 = br void %VITIS_LOOP_16_2" [src/main.cpp:15]   --->   Operation 39 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.80>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%in_pkts_data_0_070_load = load i32 %in_pkts_data_0_070"   --->   Operation 40 'load' 'in_pkts_data_0_070_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%in_pkts_keep_0_071_load = load i4 %in_pkts_keep_0_071"   --->   Operation 41 'load' 'in_pkts_keep_0_071_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%in_pkts_strb_0_072_load = load i4 %in_pkts_strb_0_072"   --->   Operation 42 'load' 'in_pkts_strb_0_072_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%in_pkts_user_0_073_load = load i2 %in_pkts_user_0_073"   --->   Operation 43 'load' 'in_pkts_user_0_073_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%in_pkts_id_0_074_load = load i5 %in_pkts_id_0_074"   --->   Operation 44 'load' 'in_pkts_id_0_074_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%in_pkts_dest_0_075_load = load i6 %in_pkts_dest_0_075"   --->   Operation 45 'load' 'in_pkts_dest_0_075_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 46 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [2/2] (2.80ns)   --->   "%call_ln0 = call void @LIGHT_MODULE_Pipeline_VITIS_LOOP_16_2, i6 %in_pkts_dest_0_075_load, i5 %in_pkts_id_0_074_load, i2 %in_pkts_user_0_073_load, i4 %in_pkts_strb_0_072_load, i4 %in_pkts_keep_0_071_load, i32 %in_pkts_data_0_070_load, i32 %in_stream_V_data_V, i4 %in_stream_V_keep_V, i4 %in_stream_V_strb_V, i2 %in_stream_V_user_V, i1 %in_stream_V_last_V, i5 %in_stream_V_id_V, i6 %in_stream_V_dest_V, i6 %out_pkts_dest_loc, i5 %out_pkts_id_loc, i2 %out_pkts_user_loc, i4 %out_pkts_strb_loc, i4 %out_pkts_keep_loc, i32 %out_pkts_data_loc"   --->   Operation 47 'call' 'call_ln0' <Predicate = true> <Delay = 2.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.65>
ST_3 : Operation 48 [1/2] (1.65ns)   --->   "%call_ln0 = call void @LIGHT_MODULE_Pipeline_VITIS_LOOP_16_2, i6 %in_pkts_dest_0_075_load, i5 %in_pkts_id_0_074_load, i2 %in_pkts_user_0_073_load, i4 %in_pkts_strb_0_072_load, i4 %in_pkts_keep_0_071_load, i32 %in_pkts_data_0_070_load, i32 %in_stream_V_data_V, i4 %in_stream_V_keep_V, i4 %in_stream_V_strb_V, i2 %in_stream_V_user_V, i1 %in_stream_V_last_V, i5 %in_stream_V_id_V, i6 %in_stream_V_dest_V, i6 %out_pkts_dest_loc, i5 %out_pkts_id_loc, i2 %out_pkts_user_loc, i4 %out_pkts_strb_loc, i4 %out_pkts_keep_loc, i32 %out_pkts_data_loc"   --->   Operation 48 'call' 'call_ln0' <Predicate = true> <Delay = 1.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%empty_19 = wait i32 @_ssdm_op_Wait"   --->   Operation 49 'wait' 'empty_19' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%out_pkts_dest_loc_load = load i6 %out_pkts_dest_loc"   --->   Operation 50 'load' 'out_pkts_dest_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%out_pkts_id_loc_load = load i5 %out_pkts_id_loc"   --->   Operation 51 'load' 'out_pkts_id_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%out_pkts_user_loc_load = load i2 %out_pkts_user_loc"   --->   Operation 52 'load' 'out_pkts_user_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%out_pkts_strb_loc_load = load i4 %out_pkts_strb_loc"   --->   Operation 53 'load' 'out_pkts_strb_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%out_pkts_keep_loc_load = load i4 %out_pkts_keep_loc"   --->   Operation 54 'load' 'out_pkts_keep_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%out_pkts_data_loc_load = load i32 %out_pkts_data_loc"   --->   Operation 55 'load' 'out_pkts_data_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%empty_20 = wait i32 @_ssdm_op_Wait"   --->   Operation 56 'wait' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [2/2] (0.00ns)   --->   "%call_ln0 = call void @LIGHT_MODULE_Pipeline_VITIS_LOOP_22_3, i32 %out_pkts_data_loc_load, i4 %out_pkts_keep_loc_load, i4 %out_pkts_strb_loc_load, i2 %out_pkts_user_loc_load, i5 %out_pkts_id_loc_load, i6 %out_pkts_dest_loc_load, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i2 %out_stream_V_user_V, i1 %out_stream_V_last_V, i5 %out_stream_V_id_V, i6 %out_stream_V_dest_V"   --->   Operation 57 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%store_ln15 = store i6 %out_pkts_dest_loc_load, i6 %in_pkts_dest_0_075" [src/main.cpp:15]   --->   Operation 58 'store' 'store_ln15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%store_ln15 = store i5 %out_pkts_id_loc_load, i5 %in_pkts_id_0_074" [src/main.cpp:15]   --->   Operation 59 'store' 'store_ln15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%store_ln15 = store i2 %out_pkts_user_loc_load, i2 %in_pkts_user_0_073" [src/main.cpp:15]   --->   Operation 60 'store' 'store_ln15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%store_ln15 = store i4 %out_pkts_strb_loc_load, i4 %in_pkts_strb_0_072" [src/main.cpp:15]   --->   Operation 61 'store' 'store_ln15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%store_ln15 = store i4 %out_pkts_keep_loc_load, i4 %in_pkts_keep_0_071" [src/main.cpp:15]   --->   Operation 62 'store' 'store_ln15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%store_ln15 = store i32 %out_pkts_data_loc_load, i32 %in_pkts_data_0_070" [src/main.cpp:15]   --->   Operation 63 'store' 'store_ln15' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%loop_begin = specloopbegin i32 @_ssdm_op_SpecLoopBegin"   --->   Operation 64 'specloopbegin' 'loop_begin' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [src/main.cpp:15]   --->   Operation 65 'specloopname' 'specloopname_ln15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/2] (0.00ns)   --->   "%call_ln0 = call void @LIGHT_MODULE_Pipeline_VITIS_LOOP_22_3, i32 %out_pkts_data_loc_load, i4 %out_pkts_keep_loc_load, i4 %out_pkts_strb_loc_load, i2 %out_pkts_user_loc_load, i5 %out_pkts_id_loc_load, i6 %out_pkts_dest_loc_load, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i2 %out_stream_V_user_V, i1 %out_stream_V_last_V, i5 %out_stream_V_id_V, i6 %out_stream_V_dest_V"   --->   Operation 66 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln15 = br void %VITIS_LOOP_16_2" [src/main.cpp:15]   --->   Operation 67 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.000ns
The critical path consists of the following:

 <State 2>: 2.803ns
The critical path consists of the following:
	'load' operation ('in_pkts_data_0_070_load') on local variable 'in_pkts_data_0_070' [49]  (0.000 ns)
	'call' operation ('call_ln0') to 'LIGHT_MODULE_Pipeline_VITIS_LOOP_16_2' [58]  (2.803 ns)

 <State 3>: 1.650ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'LIGHT_MODULE_Pipeline_VITIS_LOOP_16_2' [58]  (1.650 ns)

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
