---
title: Ch3 Combinational Logic Design
sync: /course/dd/note/3.md
---

> [!quote]- Word Table
> - **组合逻辑(combinational logic)**
> - **理由(justification)**


## 1. 设计概念与自动化 Design Concepts and Automation

### 1.1. 表示逻辑的方法

- 真值表
- 布尔函数
- 卡诺图
- **时序图(timing diagram)**
- **逻辑电路图(logic circuit)**

### 1.2. 分层设计 Hierarchical Design

分层设计即将复杂问题模块化分解为若干层次，然后逐个抽象解决，是组合逻辑电路设计中的重要思路。

- 最小层的模块叫做**基本块(primitive block)**。Any block that cannot be further decomposed is called a primitive block.
- 由不同层级的基本块组成的集合叫做**层次结构(hierarchy)**。The collection of all blocks including the decomposed ones is a hierarchy.

>[!quote]- Hierarchy for 9-Input Parity Checker Example
> ![|600](https://static.memset0.cn/img/v6/2024/03/21/xyn98LEW.png)

分层设计的设计方法可以分为

- **自顶向下的设计(top-down design)**：分解功能设计。A top-down design proceeds from an abstract, high-level specification to a more and more detailed design by decomposition and successive refinement. Top-down design answers: What are we building?
- **自底向上的设计(bottom-up design)**：根据现有的元件去组合成目标功能。A bottom-up design starts with detailed primitive blocks and combines them into larger and more complex functional blocks. Bottom-up design answers: How do we build it?

一般从两个方向同时考虑进行设计。一般 top-down 设计控制复杂度，bottom-up 设计聚焦于细节。


## 2. 设计过程 Design Procedure


1. **系统描述(specification)**: 确定系统的行为。
2. **形式化(formalization)**：阐述输入和输出之间的逻辑关系，并用真值表或逻辑表达式表达出来。
3. **优化(optimization)**：优化逻辑表达以减少成本。
4. **工艺映射(technology mapping)**：将优化后的逻辑设计工艺映射到有限的硬件实现上，将在下一节详细介绍。 
5. **验证(verification)**：验证正确性。

> [!quote]- **芯片定制(chip design)**
> 
> - **全定制设计(full customized)**: 价格贵，性能高，密度高，适合大规模生产。the entire design of the chip down to the details of the layout is finished
> 	- Expensive
> 	- Justifiable only for dense, fast chips with high sales volume
> - **标准单元设计(standard cell design)**: blocks have been designed ahead of time or as part of previous designs
> 	- Intermediate cost
> 	- Less density and speed compared to full customized
> - **门阵列设计(gate array design)**: 密度低，性能低，价格便宜。regular patterns of gate and transistors that can be used in many designs built into chip - only the interconnections between gates are specific to a design
> 	- Lowest cost
> 	- Less **密度(density)** compared to full customized and standard cell
>


### 2.1. 工艺映射 Technology Mapping

工艺映射是指将优化后的逻辑设计工艺映射到有限的硬件实现上。Map the logic diagram or netlist to the implementation technology selected.、

如 NAND 门和 NOR 门是**通用门(universal gate)**，我们可以将任意逻辑电路映射到仅使用 NAND 门或仅使用 NOR 门的电路上。

#### 2.1.1. 映射到与非/或非门 Mapping to NAND/NOR Gates

将基本的逻辑门映射到 NAND 门：

- AND:  $AB = \overline{\overline{(AB)}} = \overline{\overline{A\cdot B}} = \text{NAND}(\text{NAND}(A,B))$.
- OR: $A+B = \overline{\overline{AB}} = \text{NAND}(\text{NAND}(A),\text{NAND}(B))$.

将基本的逻辑门映射到 NOR 门：

- AND:
- OR:

#### 2.1.2. 无传播延迟子电路 Fan-out Free Subcircuit

**传播延迟(fan-out)**：一个逻辑门的输出连接到多个其他逻辑门的输入时，负载增加将导致的延迟增加。

**无传播延迟子电路(fan-out free subcircuit)**：寄存器的输出不直接连接到其他逻辑门的输入，而是通过一个专门的数据总线或信号线连接到其他部分。a circuit in which a single output cell drives only one other cell.

TBD

## 3. 集成电路 Integrated Circuits

**集成电路(integrated circuit)**，即**芯片(chip)**，分为如下若干等级：

- 小规模集成电路(small-scale integrated, SSI)：内含不到 10 个门；
- 中等规模集成电路(medium-scale integrated, MSI)：内含 10 ~ 100 个门；
- **大规模集成电路(large-scale integrated, LSI)**：内含成百上千个门；
- **超大规模集成电路(very large-scale integrated, VLSI)**：内含成千上亿个门。


## 4. 基本逻辑函数 Rudimentary Logic Functions

四个初等组合逻辑函数：

- **定值函数(value-fixing function)**：$F=1$ or $F=0$, no Boolean operator. 可以表示接电源或接地。
- **(transfering)**：$F=X$, no Boolean operator.
- **(inverting)**：$F=\overline{X}$, involves one logical gate.
- **使能函数(enabling function)**：$F=X\cdot EN$ or $F=X+\overline{EN}$, involves one or two logic gates.这里 $F=X\cdot EN$ 在使能信号 $EN$ 为 $1$ 是被激活，否则恒为 $0$。$F=X+\overline{EN}$ 同样需要使能信号 $EN$ 为 $1$ 来激活，但未激活时恒为 $1$。

TBDTBDT BD

> [!quote]- Useful Links
> - [Chap 3 Combinational Logic Design - Isshiki修's Notebook (isshikih.top)](https://note.isshikih.top/cour_note/D2QD_DigitalDesign/Chap03/)
