<!DOCTYPE html>
<html>
<head>
<script type="text/javascript" src="./js/coder_app.js"></script>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<script type="text/javascript" src="./rtwreport_utils.js"></script>
<script type="text/javascript" src="./rtwannotate.js"></script>
<link rel="stylesheet" type="text/css" href="./css/coder_app.css"/>
</head>
<body onload="srcFileOnload();">
<pre id="code">
<table class="code" id="codeTbl">
<tr name="1" id="1">
<td><a id="l1" class='ln'>1</a></td><td><span class="ct">/*</span></td></tr>
<tr name="2" id="2">
<td><a id="l2" class='ln'>2</a></td><td><span class="ct"> * RateControl.h</span></td></tr>
<tr name="3" id="3">
<td><a id="l3" class='ln'>3</a></td><td><span class="ct"> *</span></td></tr>
<tr name="4" id="4">
<td><a id="l4" class='ln'>4</a></td><td><span class="ct"> * Academic License - for use in teaching, academic research, and meeting</span></td></tr>
<tr name="5" id="5">
<td><a id="l5" class='ln'>5</a></td><td><span class="ct"> * course requirements at degree granting institutions only.  Not for</span></td></tr>
<tr name="6" id="6">
<td><a id="l6" class='ln'>6</a></td><td><span class="ct"> * government, commercial, or other organizational use.</span></td></tr>
<tr name="7" id="7">
<td><a id="l7" class='ln'>7</a></td><td><span class="ct"> *</span></td></tr>
<tr name="8" id="8">
<td><a id="l8" class='ln'>8</a></td><td><span class="ct"> * Code generation for model "RateControl".</span></td></tr>
<tr name="9" id="9">
<td><a id="l9" class='ln'>9</a></td><td><span class="ct"> *</span></td></tr>
<tr name="10" id="10">
<td><a id="l10" class='ln'>10</a></td><td><span class="ct"> * Model version              : 1.491</span></td></tr>
<tr name="11" id="11">
<td><a id="l11" class='ln'>11</a></td><td><span class="ct"> * Simulink Coder version : 9.0 (R2018b) 24-May-2018</span></td></tr>
<tr name="12" id="12">
<td><a id="l12" class='ln'>12</a></td><td><span class="ct"> * C++ source code generated on : Fri Nov 30 17:32:08 2018</span></td></tr>
<tr name="13" id="13">
<td><a id="l13" class='ln'>13</a></td><td><span class="ct"> *</span></td></tr>
<tr name="14" id="14">
<td><a id="l14" class='ln'>14</a></td><td><span class="ct"> * Target selection: grt.tlc</span></td></tr>
<tr name="15" id="15">
<td><a id="l15" class='ln'>15</a></td><td><span class="ct"> * Note: GRT includes extra infrastructure and instrumentation for prototyping</span></td></tr>
<tr name="16" id="16">
<td><a id="l16" class='ln'>16</a></td><td><span class="ct"> * Embedded hardware selection: Generic-&gt;Custom</span></td></tr>
<tr name="17" id="17">
<td><a id="l17" class='ln'>17</a></td><td><span class="ct"> * Code generation objectives: Unspecified</span></td></tr>
<tr name="18" id="18">
<td><a id="l18" class='ln'>18</a></td><td><span class="ct"> * Validation result: Not run</span></td></tr>
<tr name="19" id="19">
<td><a id="l19" class='ln'>19</a></td><td><span class="ct"> */</span></td></tr>
<tr name="20" id="20">
<td><a id="l20" class='ln'>20</a></td><td></td></tr>
<tr name="21" id="21">
<td><a id="l21" class='ln'>21</a></td><td><span class="pp">#ifndef</span> <a id="21c9" class="tk">RTW_HEADER_RateControl_h_</a></td></tr>
<tr name="22" id="22">
<td><a id="l22" class='ln'>22</a></td><td><span class="pp">#define</span> <a id="22c9" class="tk">RTW_HEADER_RateControl_h_</a></td></tr>
<tr name="23" id="23">
<td><a id="l23" class='ln'>23</a></td><td><span class="pp">#include &lt;string.h&gt;</span></td></tr>
<tr name="24" id="24">
<td><a id="l24" class='ln'>24</a></td><td><span class="pp">#include &lt;cmath&gt;</span></td></tr>
<tr name="25" id="25">
<td><a id="l25" class='ln'>25</a></td><td><span class="pp">#include &lt;float.h&gt;</span></td></tr>
<tr name="26" id="26">
<td><a id="l26" class='ln'>26</a></td><td><span class="pp">#include &lt;math.h&gt;</span></td></tr>
<tr name="27" id="27">
<td><a id="l27" class='ln'>27</a></td><td><span class="pp">#include &lt;stddef.h&gt;</span></td></tr>
<tr name="28" id="28">
<td><a id="l28" class='ln'>28</a></td><td><span class="pp">#ifndef</span> <a id="28c9" class="tk">RateControl_COMMON_INCLUDES_</a></td></tr>
<tr name="29" id="29">
<td><a id="l29" class='ln'>29</a></td><td><span class="pp"># define</span> <a id="29c10" class="tk">RateControl_COMMON_INCLUDES_</a></td></tr>
<tr name="30" id="30">
<td><a id="l30" class='ln'>30</a></td><td><span class="pp">#include "rtwtypes.h"</span></td></tr>
<tr name="31" id="31">
<td><a id="l31" class='ln'>31</a></td><td><span class="pp">#include "rtw_continuous.h"</span></td></tr>
<tr name="32" id="32">
<td><a id="l32" class='ln'>32</a></td><td><span class="pp">#include "rtw_solver.h"</span></td></tr>
<tr name="33" id="33">
<td><a id="l33" class='ln'>33</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* RateControl_COMMON_INCLUDES_ */</span></td></tr>
<tr name="34" id="34">
<td><a id="l34" class='ln'>34</a></td><td></td></tr>
<tr name="35" id="35">
<td><a id="l35" class='ln'>35</a></td><td><span class="pp">#include "RateControl_types.h"</span></td></tr>
<tr name="36" id="36">
<td><a id="l36" class='ln'>36</a></td><td></td></tr>
<tr name="37" id="37">
<td><a id="l37" class='ln'>37</a></td><td><span class="ct">/* Shared type includes */</span></td></tr>
<tr name="38" id="38">
<td><a id="l38" class='ln'>38</a></td><td><span class="pp">#include "multiword_types.h"</span></td></tr>
<tr name="39" id="39">
<td><a id="l39" class='ln'>39</a></td><td><span class="pp">#include "rtGetNaN.h"</span></td></tr>
<tr name="40" id="40">
<td><a id="l40" class='ln'>40</a></td><td><span class="pp">#include "rt_nonfinite.h"</span></td></tr>
<tr name="41" id="41">
<td><a id="l41" class='ln'>41</a></td><td><span class="pp">#include "rtGetInf.h"</span></td></tr>
<tr name="42" id="42">
<td><a id="l42" class='ln'>42</a></td><td></td></tr>
<tr name="43" id="43">
<td><a id="l43" class='ln'>43</a></td><td><span class="ct">/* Macros for accessing real-time model data structure */</span></td></tr>
<tr name="44" id="44">
<td><a id="l44" class='ln'>44</a></td><td><span class="pp">#ifndef</span> <a id="44c9" class="tk">rtmCounterLimit</a></td></tr>
<tr name="45" id="45">
<td><a id="l45" class='ln'>45</a></td><td><span class="pp"># define</span> <a id="45c10" class="tk">rtmCounterLimit</a>(<a id="45c26" class="tk">rtm</a>, <a id="45c31" class="tk">idx</a>)     ((<a id="45c42" class="tk">rtm</a>)-&gt;<a id="45c48" class="tk">Timing</a>.<a id="45c55" class="tk">TaskCounters</a>.<a id="45c68" class="tk">cLimit</a>[(<a id="45c76" class="tk">idx</a>)])</td></tr>
<tr name="46" id="46">
<td><a id="l46" class='ln'>46</a></td><td><span class="pp">#endif</span></td></tr>
<tr name="47" id="47">
<td><a id="l47" class='ln'>47</a></td><td></td></tr>
<tr name="48" id="48">
<td><a id="l48" class='ln'>48</a></td><td><span class="pp">#ifndef</span> <a id="48c9" class="tk">rtmGetErrorStatus</a></td></tr>
<tr name="49" id="49">
<td><a id="l49" class='ln'>49</a></td><td><span class="pp"># define</span> <a id="49c10" class="tk">rtmGetErrorStatus</a>(<a id="49c28" class="tk">rtm</a>)        ((<a id="49c42" class="tk">rtm</a>)-&gt;<a id="49c48" class="tk">errorStatus</a>)</td></tr>
<tr name="50" id="50">
<td><a id="l50" class='ln'>50</a></td><td><span class="pp">#endif</span></td></tr>
<tr name="51" id="51">
<td><a id="l51" class='ln'>51</a></td><td></td></tr>
<tr name="52" id="52">
<td><a id="l52" class='ln'>52</a></td><td><span class="pp">#ifndef</span> <a id="52c9" class="tk">rtmSetErrorStatus</a></td></tr>
<tr name="53" id="53">
<td><a id="l53" class='ln'>53</a></td><td><span class="pp"># define</span> <a id="53c10" class="tk">rtmSetErrorStatus</a>(<a id="53c28" class="tk">rtm</a>, <a id="53c33" class="tk">val</a>)   ((<a id="53c42" class="tk">rtm</a>)-&gt;<a id="53c48" class="tk">errorStatus</a> = (<a id="53c63" class="tk">val</a>))</td></tr>
<tr name="54" id="54">
<td><a id="l54" class='ln'>54</a></td><td><span class="pp">#endif</span></td></tr>
<tr name="55" id="55">
<td><a id="l55" class='ln'>55</a></td><td></td></tr>
<tr name="56" id="56">
<td><a id="l56" class='ln'>56</a></td><td><span class="pp">#ifndef</span> <a id="56c9" class="tk">rtmStepTask</a></td></tr>
<tr name="57" id="57">
<td><a id="l57" class='ln'>57</a></td><td><span class="pp"># define</span> <a id="57c10" class="tk">rtmStepTask</a>(<a id="57c22" class="tk">rtm</a>, <a id="57c27" class="tk">idx</a>)         ((<a id="57c42" class="tk">rtm</a>)-&gt;<a id="57c48" class="tk">Timing</a>.<a id="57c55" class="tk">TaskCounters</a>.<a id="57c68" class="tk">TID</a>[(<a id="57c73" class="tk">idx</a>)] <a id="57c79" class="tk">==</a> 0)</td></tr>
<tr name="58" id="58">
<td><a id="l58" class='ln'>58</a></td><td><span class="pp">#endif</span></td></tr>
<tr name="59" id="59">
<td><a id="l59" class='ln'>59</a></td><td></td></tr>
<tr name="60" id="60">
<td><a id="l60" class='ln'>60</a></td><td><span class="pp">#ifndef</span> <a id="60c9" class="tk">rtmTaskCounter</a></td></tr>
<tr name="61" id="61">
<td><a id="l61" class='ln'>61</a></td><td><span class="pp"># define</span> <a id="61c10" class="tk">rtmTaskCounter</a>(<a id="61c25" class="tk">rtm</a>, <a id="61c30" class="tk">idx</a>)      ((<a id="61c42" class="tk">rtm</a>)-&gt;<a id="61c48" class="tk">Timing</a>.<a id="61c55" class="tk">TaskCounters</a>.<a id="61c68" class="tk">TID</a>[(<a id="61c73" class="tk">idx</a>)])</td></tr>
<tr name="62" id="62">
<td><a id="l62" class='ln'>62</a></td><td><span class="pp">#endif</span></td></tr>
<tr name="63" id="63">
<td><a id="l63" class='ln'>63</a></td><td></td></tr>
<tr name="64" id="64">
<td><a id="l64" class='ln'>64</a></td><td><span class="ct">/* Block signals (default storage) */</span></td></tr>
<tr name="65" id="65">
<td><a id="l65" class='ln'>65</a></td><td><span class="kw">typedef</span> <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="66" id="66">
<td><a id="l66" class='ln'>66</a></td><td>  <a id="66c3" class="tk">real_T</a> <a id="66c10" class="tk">Diff</a>[3];                      <span class="ct">/* '&lt;S2&gt;/Diff' */</span></td></tr>
<tr name="67" id="67">
<td><a id="l67" class='ln'>67</a></td><td>  <a id="67c3" class="tk">real_T</a> <a id="67c10" class="tk">est_Omega_ddot_pred</a>[4];       <span class="ct">/* '&lt;Root&gt;/MATLAB Function1' */</span></td></tr>
<tr name="68" id="68">
<td><a id="l68" class='ln'>68</a></td><td>  <a id="68c3" class="tk">real_T</a> <a id="68c10" class="tk">MathFunction</a>;                 <span class="ct">/* '&lt;S18&gt;/Math Function' */</span></td></tr>
<tr name="69" id="69">
<td><a id="l69" class='ln'>69</a></td><td>  <a id="69c3" class="tk">real_T</a> <a id="69c10" class="tk">OverwriteValues</a>[3];           <span class="ct">/* '&lt;S19&gt;/Overwrite Values' */</span></td></tr>
<tr name="70" id="70">
<td><a id="l70" class='ln'>70</a></td><td><span class="br">}</span> <a id="70c3" class="tk">B_RateControl_T</a>;</td></tr>
<tr name="71" id="71">
<td><a id="l71" class='ln'>71</a></td><td></td></tr>
<tr name="72" id="72">
<td><a id="l72" class='ln'>72</a></td><td><span class="ct">/* Block states (default storage) for system '&lt;Root&gt;' */</span></td></tr>
<tr name="73" id="73">
<td><a id="l73" class='ln'>73</a></td><td><span class="kw">typedef</span> <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="74" id="74">
<td><a id="l74" class='ln'>74</a></td><td>  <a id="74c3" class="tk">real_T</a> <a id="74c10" class="tk">H_est_actuators_DSTATE</a>[8];    <span class="ct">/* '&lt;Root&gt;/H_est_actuators' */</span></td></tr>
<tr name="75" id="75">
<td><a id="l75" class='ln'>75</a></td><td>  <a id="75c3" class="tk">real_T</a> <a id="75c10" class="tk">UD_DSTATE</a>[4];                 <span class="ct">/* '&lt;S3&gt;/UD' */</span></td></tr>
<tr name="76" id="76">
<td><a id="l76" class='ln'>76</a></td><td>  <a id="76c3" class="tk">real_T</a> <a id="76c10" class="tk">UD_DSTATE_k</a>[4];               <span class="ct">/* '&lt;S5&gt;/UD' */</span></td></tr>
<tr name="77" id="77">
<td><a id="l77" class='ln'>77</a></td><td>  <a id="77c3" class="tk">real_T</a> <a id="77c10" class="tk">H_est_rates_DSTATE</a>[6];        <span class="ct">/* '&lt;Root&gt;/H_est_rates' */</span></td></tr>
<tr name="78" id="78">
<td><a id="l78" class='ln'>78</a></td><td>  <a id="78c3" class="tk">real_T</a> <a id="78c10" class="tk">UD_DSTATE_b</a>[3];               <span class="ct">/* '&lt;S4&gt;/UD' */</span></td></tr>
<tr name="79" id="79">
<td><a id="l79" class='ln'>79</a></td><td>  <a id="79c3" class="tk">real_T</a> <a id="79c10" class="tk">UD_DSTATE_n</a>[3];               <span class="ct">/* '&lt;S2&gt;/UD' */</span></td></tr>
<tr name="80" id="80">
<td><a id="l80" class='ln'>80</a></td><td>  <a id="80c3" class="tk">real_T</a> <a id="80c10" class="tk">H_est_accel_DSTATE</a>[2];        <span class="ct">/* '&lt;Root&gt;/H_est_accel' */</span></td></tr>
<tr name="81" id="81">
<td><a id="l81" class='ln'>81</a></td><td>  <a id="81c3" class="tk">real_T</a> <a id="81c10" class="tk">UD_DSTATE_d</a>;                  <span class="ct">/* '&lt;S6&gt;/UD' */</span></td></tr>
<tr name="82" id="82">
<td><a id="l82" class='ln'>82</a></td><td>  <a id="82c3" class="tk">real_T</a> <a id="82c10" class="tk">Buffer1_CircBuf</a>[400];         <span class="ct">/* '&lt;S8&gt;/Buffer1' */</span></td></tr>
<tr name="83" id="83">
<td><a id="l83" class='ln'>83</a></td><td>  <a id="83c3" class="tk">real_T</a> <a id="83c10" class="tk">H_rates_DSTATE</a>[6];            <span class="ct">/* '&lt;Root&gt;/H_rates' */</span></td></tr>
<tr name="84" id="84">
<td><a id="l84" class='ln'>84</a></td><td>  <a id="84c3" class="tk">real_T</a> <a id="84c10" class="tk">UD_DSTATE_m</a>[3];               <span class="ct">/* '&lt;S1&gt;/UD' */</span></td></tr>
<tr name="85" id="85">
<td><a id="l85" class='ln'>85</a></td><td>  <a id="85c3" class="tk">real_T</a> <a id="85c10" class="tk">H_accel_DSTATE</a>[2];            <span class="ct">/* '&lt;Root&gt;/H_accel' */</span></td></tr>
<tr name="86" id="86">
<td><a id="l86" class='ln'>86</a></td><td>  <a id="86c3" class="tk">real_T</a> <a id="86c10" class="tk">Integrator_DSTATE</a>;            <span class="ct">/* '&lt;S170&gt;/Integrator' */</span></td></tr>
<tr name="87" id="87">
<td><a id="l87" class='ln'>87</a></td><td>  <a id="87c3" class="tk">real_T</a> <a id="87c10" class="tk">UD_DSTATE_b2</a>;                 <span class="ct">/* '&lt;S149&gt;/UD' */</span></td></tr>
<tr name="88" id="88">
<td><a id="l88" class='ln'>88</a></td><td>  <a id="88c3" class="tk">real_T</a> <a id="88c10" class="tk">Integrator_DSTATE_f</a>;          <span class="ct">/* '&lt;S74&gt;/Integrator' */</span></td></tr>
<tr name="89" id="89">
<td><a id="l89" class='ln'>89</a></td><td>  <a id="89c3" class="tk">real_T</a> <a id="89c10" class="tk">UD_DSTATE_l</a>;                  <span class="ct">/* '&lt;S53&gt;/UD' */</span></td></tr>
<tr name="90" id="90">
<td><a id="l90" class='ln'>90</a></td><td>  <a id="90c3" class="tk">real_T</a> <a id="90c10" class="tk">Integrator_DSTATE_b</a>;          <span class="ct">/* '&lt;S266&gt;/Integrator' */</span></td></tr>
<tr name="91" id="91">
<td><a id="l91" class='ln'>91</a></td><td>  <a id="91c3" class="tk">real_T</a> <a id="91c10" class="tk">UD_DSTATE_bg</a>;                 <span class="ct">/* '&lt;S245&gt;/UD' */</span></td></tr>
<tr name="92" id="92">
<td><a id="l92" class='ln'>92</a></td><td>  <a id="92c3" class="tk">real_T</a> <a id="92c10" class="tk">H_actuators_DSTATE</a>[8];        <span class="ct">/* '&lt;Root&gt;/H_actuators' */</span></td></tr>
<tr name="93" id="93">
<td><a id="l93" class='ln'>93</a></td><td>  <a id="93c3" class="tk">real_T</a> <a id="93c10" class="tk">Buffer2_CircBuf</a>[400];         <span class="ct">/* '&lt;S8&gt;/Buffer2' */</span></td></tr>
<tr name="94" id="94">
<td><a id="l94" class='ln'>94</a></td><td>  <a id="94c3" class="tk">real_T</a> <a id="94c10" class="tk">DelayLine_Buff</a>[3];            <span class="ct">/* '&lt;S19&gt;/Delay Line' */</span></td></tr>
<tr name="95" id="95">
<td><a id="l95" class='ln'>95</a></td><td>  <a id="95c3" class="tk">real_T</a> <a id="95c10" class="tk">Delay_DSTATE</a>[8];              <span class="ct">/* '&lt;Root&gt;/Delay' */</span></td></tr>
<tr name="96" id="96">
<td><a id="l96" class='ln'>96</a></td><td>  <a id="96c3" class="tk">real_T</a> <a id="96c10" class="tk">actuatordynamics_DSTATE</a>[4];   <span class="ct">/* '&lt;Root&gt;/actuator dynamics' */</span></td></tr>
<tr name="97" id="97">
<td><a id="l97" class='ln'>97</a></td><td>  <a id="97c3" class="tk">real_T</a> <a id="97c10" class="tk">Maximum_Valdata</a>;              <span class="ct">/* '&lt;S18&gt;/Maximum' */</span></td></tr>
<tr name="98" id="98">
<td><a id="l98" class='ln'>98</a></td><td>  <a id="98c3" class="tk">real_T</a> <a id="98c10" class="tk">Memory3_PreviousInput</a>[32];    <span class="ct">/* '&lt;Root&gt;/Memory3' */</span></td></tr>
<tr name="99" id="99">
<td><a id="l99" class='ln'>99</a></td><td>  <a id="99c3" class="tk">real_T</a> <a id="99c10" class="tk">du_last</a>[4];                   <span class="ct">/* '&lt;Root&gt;/INDI_allocator' */</span></td></tr>
<tr name="100" id="100">
<td><a id="l100" class='ln'>100</a></td><td>  <a id="100c3" class="tk">real_T</a> <a id="100c10" class="tk">Correlation_DWORK1</a>[200];      <span class="ct">/* '&lt;S18&gt;/Correlation' */</span></td></tr>
<tr name="101" id="101">
<td><a id="l101" class='ln'>101</a></td><td>  <a id="101c3" class="tk">int32_T</a> <a id="101c11" class="tk">Buffer1_inBufPtrIdx</a>;         <span class="ct">/* '&lt;S8&gt;/Buffer1' */</span></td></tr>
<tr name="102" id="102">
<td><a id="l102" class='ln'>102</a></td><td>  <a id="102c3" class="tk">int32_T</a> <a id="102c11" class="tk">Buffer1_outBufPtrIdx</a>;        <span class="ct">/* '&lt;S8&gt;/Buffer1' */</span></td></tr>
<tr name="103" id="103">
<td><a id="l103" class='ln'>103</a></td><td>  <a id="103c3" class="tk">int32_T</a> <a id="103c11" class="tk">Buffer1_bufferLength</a>;        <span class="ct">/* '&lt;S8&gt;/Buffer1' */</span></td></tr>
<tr name="104" id="104">
<td><a id="l104" class='ln'>104</a></td><td>  <a id="104c3" class="tk">int32_T</a> <a id="104c11" class="tk">Buffer2_inBufPtrIdx</a>;         <span class="ct">/* '&lt;S8&gt;/Buffer2' */</span></td></tr>
<tr name="105" id="105">
<td><a id="l105" class='ln'>105</a></td><td>  <a id="105c3" class="tk">int32_T</a> <a id="105c11" class="tk">Buffer2_outBufPtrIdx</a>;        <span class="ct">/* '&lt;S8&gt;/Buffer2' */</span></td></tr>
<tr name="106" id="106">
<td><a id="l106" class='ln'>106</a></td><td>  <a id="106c3" class="tk">int32_T</a> <a id="106c11" class="tk">Buffer2_bufferLength</a>;        <span class="ct">/* '&lt;S8&gt;/Buffer2' */</span></td></tr>
<tr name="107" id="107">
<td><a id="l107" class='ln'>107</a></td><td>  <a id="107c3" class="tk">int32_T</a> <a id="107c11" class="tk">DelayLine_BUFF_OFFSET</a>;       <span class="ct">/* '&lt;S19&gt;/Delay Line' */</span></td></tr>
<tr name="108" id="108">
<td><a id="l108" class='ln'>108</a></td><td><span class="br">}</span> <a id="108c3" class="tk">DW_RateControl_T</a>;</td></tr>
<tr name="109" id="109">
<td><a id="l109" class='ln'>109</a></td><td></td></tr>
<tr name="110" id="110">
<td><a id="l110" class='ln'>110</a></td><td><span class="ct">/* Constant parameters (default storage) */</span></td></tr>
<tr name="111" id="111">
<td><a id="l111" class='ln'>111</a></td><td><span class="kw">typedef</span> <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="112" id="112">
<td><a id="l112" class='ln'>112</a></td><td>  <span class="ct">/* Pooled Parameter (Mixed Expressions)</span></td></tr>
<tr name="113" id="113">
<td><a id="l113" class='ln'>113</a></td><td><span class="ct">   * Referenced by: '&lt;Root&gt;/actuator dynamics'</span></td></tr>
<tr name="114" id="114">
<td><a id="l114" class='ln'>114</a></td><td><span class="ct">   */</span></td></tr>
<tr name="115" id="115">
<td><a id="l115" class='ln'>115</a></td><td>  <a id="115c3" class="tk">real_T</a> <a id="115c10" class="tk">pooled1</a>[16];</td></tr>
<tr name="116" id="116">
<td><a id="l116" class='ln'>116</a></td><td></td></tr>
<tr name="117" id="117">
<td><a id="l117" class='ln'>117</a></td><td>  <span class="ct">/* Expression: control_eff_matrix(rateControlParams)</span></td></tr>
<tr name="118" id="118">
<td><a id="l118" class='ln'>118</a></td><td><span class="ct">   * Referenced by: '&lt;Root&gt;/Memory3'</span></td></tr>
<tr name="119" id="119">
<td><a id="l119" class='ln'>119</a></td><td><span class="ct">   */</span></td></tr>
<tr name="120" id="120">
<td><a id="l120" class='ln'>120</a></td><td>  <a id="120c3" class="tk">real_T</a> <a id="120c10" class="tk">Memory3_InitialCondition</a>[32];</td></tr>
<tr name="121" id="121">
<td><a id="l121" class='ln'>121</a></td><td></td></tr>
<tr name="122" id="122">
<td><a id="l122" class='ln'>122</a></td><td>  <span class="ct">/* Expression: eye(4)</span></td></tr>
<tr name="123" id="123">
<td><a id="l123" class='ln'>123</a></td><td><span class="ct">   * Referenced by: '&lt;Root&gt;/actuator dynamics'</span></td></tr>
<tr name="124" id="124">
<td><a id="l124" class='ln'>124</a></td><td><span class="ct">   */</span></td></tr>
<tr name="125" id="125">
<td><a id="l125" class='ln'>125</a></td><td>  <a id="125c3" class="tk">real_T</a> <a id="125c10" class="tk">actuatordynamics_C</a>[16];</td></tr>
<tr name="126" id="126">
<td><a id="l126" class='ln'>126</a></td><td><span class="br">}</span> <a id="126c3" class="tk">ConstP_RateControl_T</a>;</td></tr>
<tr name="127" id="127">
<td><a id="l127" class='ln'>127</a></td><td></td></tr>
<tr name="128" id="128">
<td><a id="l128" class='ln'>128</a></td><td><span class="ct">/* External inputs (root inport signals with default storage) */</span></td></tr>
<tr name="129" id="129">
<td><a id="l129" class='ln'>129</a></td><td><span class="kw">typedef</span> <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="130" id="130">
<td><a id="l130" class='ln'>130</a></td><td>  <a id="130c3" class="tk">real32_T</a> <a id="130c12" class="tk">rates</a>[3];                   <span class="ct">/* '&lt;Root&gt;/rates' */</span></td></tr>
<tr name="131" id="131">
<td><a id="l131" class='ln'>131</a></td><td>  <a id="131c3" class="tk">real32_T</a> <a id="131c12" class="tk">rates_sp</a>[3];                <span class="ct">/* '&lt;Root&gt;/rates_sp' */</span></td></tr>
<tr name="132" id="132">
<td><a id="l132" class='ln'>132</a></td><td>  <a id="132c3" class="tk">real32_T</a> <a id="132c12" class="tk">accel_z</a>;                    <span class="ct">/* '&lt;Root&gt;/accel_z' */</span></td></tr>
<tr name="133" id="133">
<td><a id="l133" class='ln'>133</a></td><td>  <a id="133c3" class="tk">real32_T</a> <a id="133c12" class="tk">thrust_sp</a>;                  <span class="ct">/* '&lt;Root&gt;/thrust_sp' */</span></td></tr>
<tr name="134" id="134">
<td><a id="l134" class='ln'>134</a></td><td>  <a id="134c3" class="tk">real_T</a> <a id="134c10" class="tk">wRotor</a>[4];                    <span class="ct">/* '&lt;Root&gt;/wRotor' */</span></td></tr>
<tr name="135" id="135">
<td><a id="l135" class='ln'>135</a></td><td><span class="br">}</span> <a id="135c3" class="tk">ExtU_RateControl_T</a>;</td></tr>
<tr name="136" id="136">
<td><a id="l136" class='ln'>136</a></td><td></td></tr>
<tr name="137" id="137">
<td><a id="l137" class='ln'>137</a></td><td><span class="ct">/* External outputs (root outports fed by signals with default storage) */</span></td></tr>
<tr name="138" id="138">
<td><a id="l138" class='ln'>138</a></td><td><span class="kw">typedef</span> <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="139" id="139">
<td><a id="l139" class='ln'>139</a></td><td>  <a id="139c3" class="tk">real_T</a> <a id="139c10" class="tk">w_cmd</a>[4];                     <span class="ct">/* '&lt;Root&gt;/w_cmd' */</span></td></tr>
<tr name="140" id="140">
<td><a id="l140" class='ln'>140</a></td><td>  <a id="140c3" class="tk">real32_T</a> <a id="140c12" class="tk">actuators_control</a>[4];       <span class="ct">/* '&lt;Root&gt;/actuators_control' */</span></td></tr>
<tr name="141" id="141">
<td><a id="l141" class='ln'>141</a></td><td>  <a id="141c3" class="tk">real_T</a> <a id="141c10" class="tk">G</a>[32];                        <span class="ct">/* '&lt;Root&gt;/G' */</span></td></tr>
<tr name="142" id="142">
<td><a id="l142" class='ln'>142</a></td><td><span class="br">}</span> <a id="142c3" class="tk">ExtY_RateControl_T</a>;</td></tr>
<tr name="143" id="143">
<td><a id="l143" class='ln'>143</a></td><td></td></tr>
<tr name="144" id="144">
<td><a id="l144" class='ln'>144</a></td><td><span class="ct">/* Real-time Model Data Structure */</span></td></tr>
<tr name="145" id="145">
<td><a id="l145" class='ln'>145</a></td><td><span class="kw">struct</span> <a id="145c8" class="tk">tag_RTM_RateControl_T</a> <span class="br">{</span></td></tr>
<tr name="146" id="146">
<td><a id="l146" class='ln'>146</a></td><td>  <span class="kw">const</span> <a id="146c9" class="tk">char_T</a> <a id="146c16" class="tk">*</a><a id="146c17" class="tk">errorStatus</a>;</td></tr>
<tr name="147" id="147">
<td><a id="l147" class='ln'>147</a></td><td></td></tr>
<tr name="148" id="148">
<td><a id="l148" class='ln'>148</a></td><td>  <span class="ct">/*</span></td></tr>
<tr name="149" id="149">
<td><a id="l149" class='ln'>149</a></td><td><span class="ct">   * Timing:</span></td></tr>
<tr name="150" id="150">
<td><a id="l150" class='ln'>150</a></td><td><span class="ct">   * The following substructure contains information regarding</span></td></tr>
<tr name="151" id="151">
<td><a id="l151" class='ln'>151</a></td><td><span class="ct">   * the timing information for the model.</span></td></tr>
<tr name="152" id="152">
<td><a id="l152" class='ln'>152</a></td><td><span class="ct">   */</span></td></tr>
<tr name="153" id="153">
<td><a id="l153" class='ln'>153</a></td><td>  <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="154" id="154">
<td><a id="l154" class='ln'>154</a></td><td>    <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="155" id="155">
<td><a id="l155" class='ln'>155</a></td><td>      <a id="155c7" class="tk">uint16_T</a> <a id="155c16" class="tk">TID</a>[2];</td></tr>
<tr name="156" id="156">
<td><a id="l156" class='ln'>156</a></td><td>      <a id="156c7" class="tk">uint16_T</a> <a id="156c16" class="tk">cLimit</a>[2];</td></tr>
<tr name="157" id="157">
<td><a id="l157" class='ln'>157</a></td><td>    <span class="br">}</span> <a id="157c7" class="tk">TaskCounters</a>;</td></tr>
<tr name="158" id="158">
<td><a id="l158" class='ln'>158</a></td><td>  <span class="br">}</span> <a id="158c5" class="tk">Timing</a>;</td></tr>
<tr name="159" id="159">
<td><a id="l159" class='ln'>159</a></td><td><span class="br">}</span>;</td></tr>
<tr name="160" id="160">
<td><a id="l160" class='ln'>160</a></td><td></td></tr>
<tr name="161" id="161">
<td><a id="l161" class='ln'>161</a></td><td><span class="ct">/* Constant parameters (default storage) */</span></td></tr>
<tr name="162" id="162">
<td><a id="l162" class='ln'>162</a></td><td><span class="kw">extern</span> <span class="kw">const</span> <a id="162c14" class="tk">ConstP_RateControl_T</a> <a id="162c35" class="tk">RateControl_ConstP</a>;</td></tr>
<tr name="163" id="163">
<td><a id="l163" class='ln'>163</a></td><td></td></tr>
<tr name="164" id="164">
<td><a id="l164" class='ln'>164</a></td><td><span class="ct">/*</span></td></tr>
<tr name="165" id="165">
<td><a id="l165" class='ln'>165</a></td><td><span class="ct"> * Exported Global Parameters</span></td></tr>
<tr name="166" id="166">
<td><a id="l166" class='ln'>166</a></td><td><span class="ct"> *</span></td></tr>
<tr name="167" id="167">
<td><a id="l167" class='ln'>167</a></td><td><span class="ct"> * Note: Exported global parameters are tunable parameters with an exported</span></td></tr>
<tr name="168" id="168">
<td><a id="l168" class='ln'>168</a></td><td><span class="ct"> * global storage class designation.  Code generation will declare the memory for</span></td></tr>
<tr name="169" id="169">
<td><a id="l169" class='ln'>169</a></td><td><span class="ct"> * these parameters and exports their symbols.</span></td></tr>
<tr name="170" id="170">
<td><a id="l170" class='ln'>170</a></td><td><span class="ct"> *</span></td></tr>
<tr name="171" id="171">
<td><a id="l171" class='ln'>171</a></td><td><span class="ct"> */</span></td></tr>
<tr name="172" id="172">
<td><a id="l172" class='ln'>172</a></td><td><span class="kw">extern</span> <a id="172c8" class="tk">RateControlParamsType</a> <a id="172c30" class="tk">RateControlParams</a>;<span class="ct">/* Variable: RateControlParams</span></td></tr>
<tr name="173" id="173">
<td><a id="l173" class='ln'>173</a></td><td><span class="ct">                                                * Referenced by:</span></td></tr>
<tr name="174" id="174">
<td><a id="l174" class='ln'>174</a></td><td><span class="ct">                                                *   '&lt;Root&gt;/controlEffMatrix'</span></td></tr>
<tr name="175" id="175">
<td><a id="l175" class='ln'>175</a></td><td><span class="ct">                                                *   '&lt;Root&gt;/actuator dynamics'</span></td></tr>
<tr name="176" id="176">
<td><a id="l176" class='ln'>176</a></td><td><span class="ct">                                                *   '&lt;S91&gt;/Proportional Gain'</span></td></tr>
<tr name="177" id="177">
<td><a id="l177" class='ln'>177</a></td><td><span class="ct">                                                *   '&lt;S187&gt;/Proportional Gain'</span></td></tr>
<tr name="178" id="178">
<td><a id="l178" class='ln'>178</a></td><td><span class="ct">                                                *   '&lt;S283&gt;/Proportional Gain'</span></td></tr>
<tr name="179" id="179">
<td><a id="l179" class='ln'>179</a></td><td><span class="ct">                                                */</span></td></tr>
<tr name="180" id="180">
<td><a id="l180" class='ln'>180</a></td><td></td></tr>
<tr name="181" id="181">
<td><a id="l181" class='ln'>181</a></td><td><span class="ct">/* Class declaration for model RateControl */</span></td></tr>
<tr name="182" id="182">
<td><a id="l182" class='ln'>182</a></td><td><span class="kw">class</span> <a id="182c7" class="tk">RateControlModelClass</a> <span class="br">{</span></td></tr>
<tr name="183" id="183">
<td><a id="l183" class='ln'>183</a></td><td>  <span class="ct">/* public data and function members */</span></td></tr>
<tr name="184" id="184">
<td><a id="l184" class='ln'>184</a></td><td> <span class="kw">public</span><a id="184c8" class="tk">:</a></td></tr>
<tr name="185" id="185">
<td><a id="l185" class='ln'>185</a></td><td>  <span class="ct">/* External inputs */</span></td></tr>
<tr name="186" id="186">
<td><a id="l186" class='ln'>186</a></td><td>  <a id="186c3" class="tk">ExtU_RateControl_T</a> <a id="186c22" class="tk">RateControl_U</a>;</td></tr>
<tr name="187" id="187">
<td><a id="l187" class='ln'>187</a></td><td></td></tr>
<tr name="188" id="188">
<td><a id="l188" class='ln'>188</a></td><td>  <span class="ct">/* External outputs */</span></td></tr>
<tr name="189" id="189">
<td><a id="l189" class='ln'>189</a></td><td>  <a id="189c3" class="tk">ExtY_RateControl_T</a> <a id="189c22" class="tk">RateControl_Y</a>;</td></tr>
<tr name="190" id="190">
<td><a id="l190" class='ln'>190</a></td><td></td></tr>
<tr name="191" id="191">
<td><a id="l191" class='ln'>191</a></td><td>  <span class="ct">/* model initialize function */</span></td></tr>
<tr name="192" id="192">
<td><a id="l192" class='ln'>192</a></td><td>  <span class="kw">void</span> <a id="192c8" class="tk">initialize</a>();</td></tr>
<tr name="193" id="193">
<td><a id="l193" class='ln'>193</a></td><td></td></tr>
<tr name="194" id="194">
<td><a id="l194" class='ln'>194</a></td><td>  <span class="ct">/* model step function */</span></td></tr>
<tr name="195" id="195">
<td><a id="l195" class='ln'>195</a></td><td>  <span class="kw">void</span> <a id="195c8" class="tk">step0</a>();</td></tr>
<tr name="196" id="196">
<td><a id="l196" class='ln'>196</a></td><td></td></tr>
<tr name="197" id="197">
<td><a id="l197" class='ln'>197</a></td><td>  <span class="ct">/* model step function */</span></td></tr>
<tr name="198" id="198">
<td><a id="l198" class='ln'>198</a></td><td>  <span class="kw">void</span> <a id="198c8" class="tk">step1</a>();</td></tr>
<tr name="199" id="199">
<td><a id="l199" class='ln'>199</a></td><td></td></tr>
<tr name="200" id="200">
<td><a id="l200" class='ln'>200</a></td><td>  <span class="ct">/* model terminate function */</span></td></tr>
<tr name="201" id="201">
<td><a id="l201" class='ln'>201</a></td><td>  <span class="kw">void</span> <a id="201c8" class="tk">terminate</a>();</td></tr>
<tr name="202" id="202">
<td><a id="l202" class='ln'>202</a></td><td></td></tr>
<tr name="203" id="203">
<td><a id="l203" class='ln'>203</a></td><td>  <span class="ct">/* Constructor */</span></td></tr>
<tr name="204" id="204">
<td><a id="l204" class='ln'>204</a></td><td>  <a id="204c3" class="tk">RateControlModelClass</a>();</td></tr>
<tr name="205" id="205">
<td><a id="l205" class='ln'>205</a></td><td></td></tr>
<tr name="206" id="206">
<td><a id="l206" class='ln'>206</a></td><td>  <span class="ct">/* Destructor */</span></td></tr>
<tr name="207" id="207">
<td><a id="l207" class='ln'>207</a></td><td>  <a id="207c3" class="tk">~</a><a id="207c4" class="tk">RateControlModelClass</a>();</td></tr>
<tr name="208" id="208">
<td><a id="l208" class='ln'>208</a></td><td></td></tr>
<tr name="209" id="209">
<td><a id="l209" class='ln'>209</a></td><td>  <span class="ct">/* Real-Time Model get method */</span></td></tr>
<tr name="210" id="210">
<td><a id="l210" class='ln'>210</a></td><td>  <a id="210c3" class="tk">RT_MODEL_RateControl_T</a> <a id="210c26" class="tk">*</a> <a id="210c28" class="tk">getRTM</a>();</td></tr>
<tr name="211" id="211">
<td><a id="l211" class='ln'>211</a></td><td></td></tr>
<tr name="212" id="212">
<td><a id="l212" class='ln'>212</a></td><td>  <span class="ct">/* private data and function members */</span></td></tr>
<tr name="213" id="213">
<td><a id="l213" class='ln'>213</a></td><td> <span class="kw">private</span><a id="213c9" class="tk">:</a></td></tr>
<tr name="214" id="214">
<td><a id="l214" class='ln'>214</a></td><td>  <span class="ct">/* Block signals */</span></td></tr>
<tr name="215" id="215">
<td><a id="l215" class='ln'>215</a></td><td>  <a id="215c3" class="tk">B_RateControl_T</a> <a id="215c19" class="tk">RateControl_B</a>;</td></tr>
<tr name="216" id="216">
<td><a id="l216" class='ln'>216</a></td><td></td></tr>
<tr name="217" id="217">
<td><a id="l217" class='ln'>217</a></td><td>  <span class="ct">/* Block states */</span></td></tr>
<tr name="218" id="218">
<td><a id="l218" class='ln'>218</a></td><td>  <a id="218c3" class="tk">DW_RateControl_T</a> <a id="218c20" class="tk">RateControl_DW</a>;</td></tr>
<tr name="219" id="219">
<td><a id="l219" class='ln'>219</a></td><td></td></tr>
<tr name="220" id="220">
<td><a id="l220" class='ln'>220</a></td><td>  <span class="ct">/* Real-Time Model */</span></td></tr>
<tr name="221" id="221">
<td><a id="l221" class='ln'>221</a></td><td>  <a id="221c3" class="tk">RT_MODEL_RateControl_T</a> <a id="221c26" class="tk">RateControl_M</a>;</td></tr>
<tr name="222" id="222">
<td><a id="l222" class='ln'>222</a></td><td></td></tr>
<tr name="223" id="223">
<td><a id="l223" class='ln'>223</a></td><td>  <span class="ct">/* private member function(s) for subsystem '&lt;Root&gt;'*/</span></td></tr>
<tr name="224" id="224">
<td><a id="l224" class='ln'>224</a></td><td>  <a id="224c3" class="tk">real_T</a> <a id="224c10" class="tk">RateControl_xnrm2</a>(<a id="224c28" class="tk">int32_T</a> <a id="224c36" class="tk">n</a>, <span class="kw">const</span> <a id="224c45" class="tk">real_T</a> <a id="224c52" class="tk">x</a>[16], <a id="224c59" class="tk">int32_T</a> <a id="224c67" class="tk">ix0</a>);</td></tr>
<tr name="225" id="225">
<td><a id="l225" class='ln'>225</a></td><td>  <a id="225c3" class="tk">real_T</a> <a id="225c10" class="tk">RateControl_xnrm2_n</a>(<a id="225c30" class="tk">int32_T</a> <a id="225c38" class="tk">n</a>, <span class="kw">const</span> <a id="225c47" class="tk">real_T</a> <a id="225c54" class="tk">x</a>[4], <a id="225c60" class="tk">int32_T</a> <a id="225c68" class="tk">ix0</a>);</td></tr>
<tr name="226" id="226">
<td><a id="l226" class='ln'>226</a></td><td>  <span class="kw">void</span> <a id="226c8" class="tk">RateControl_xaxpy_fy</a>(<a id="226c29" class="tk">int32_T</a> <a id="226c37" class="tk">n</a>, <a id="226c40" class="tk">real_T</a> <a id="226c47" class="tk">a</a>, <span class="kw">const</span> <a id="226c56" class="tk">real_T</a> <a id="226c63" class="tk">x</a>[4], <a id="226c69" class="tk">int32_T</a> <a id="226c77" class="tk">ix0</a>,</td></tr>
<tr name="227" id="227">
<td><a id="l227" class='ln'>227</a></td><td>    <a id="227c5" class="tk">real_T</a> <a id="227c12" class="tk">y</a>[16], <a id="227c19" class="tk">int32_T</a> <a id="227c27" class="tk">iy0</a>);</td></tr>
<tr name="228" id="228">
<td><a id="l228" class='ln'>228</a></td><td>  <span class="kw">void</span> <a id="228c8" class="tk">RateControl_xaxpy_f</a>(<a id="228c28" class="tk">int32_T</a> <a id="228c36" class="tk">n</a>, <a id="228c39" class="tk">real_T</a> <a id="228c46" class="tk">a</a>, <span class="kw">const</span> <a id="228c55" class="tk">real_T</a> <a id="228c62" class="tk">x</a>[16], <a id="228c69" class="tk">int32_T</a> <a id="228c77" class="tk">ix0</a>,</td></tr>
<tr name="229" id="229">
<td><a id="l229" class='ln'>229</a></td><td>    <a id="229c5" class="tk">real_T</a> <a id="229c12" class="tk">y</a>[4], <a id="229c18" class="tk">int32_T</a> <a id="229c26" class="tk">iy0</a>);</td></tr>
<tr name="230" id="230">
<td><a id="l230" class='ln'>230</a></td><td>  <a id="230c3" class="tk">real_T</a> <a id="230c10" class="tk">RateControl_xdotc</a>(<a id="230c28" class="tk">int32_T</a> <a id="230c36" class="tk">n</a>, <span class="kw">const</span> <a id="230c45" class="tk">real_T</a> <a id="230c52" class="tk">x</a>[16], <a id="230c59" class="tk">int32_T</a> <a id="230c67" class="tk">ix0</a>, <span class="kw">const</span></td></tr>
<tr name="231" id="231">
<td><a id="l231" class='ln'>231</a></td><td>    <a id="231c5" class="tk">real_T</a> <a id="231c12" class="tk">y</a>[16], <a id="231c19" class="tk">int32_T</a> <a id="231c27" class="tk">iy0</a>);</td></tr>
<tr name="232" id="232">
<td><a id="l232" class='ln'>232</a></td><td>  <span class="kw">void</span> <a id="232c8" class="tk">RateControl_xaxpy</a>(<a id="232c26" class="tk">int32_T</a> <a id="232c34" class="tk">n</a>, <a id="232c37" class="tk">real_T</a> <a id="232c44" class="tk">a</a>, <a id="232c47" class="tk">int32_T</a> <a id="232c55" class="tk">ix0</a>, <a id="232c60" class="tk">real_T</a> <a id="232c67" class="tk">y</a>[16], <a id="232c74" class="tk">int32_T</a></td></tr>
<tr name="233" id="233">
<td><a id="l233" class='ln'>233</a></td><td>    <a id="233c5" class="tk">iy0</a>);</td></tr>
<tr name="234" id="234">
<td><a id="l234" class='ln'>234</a></td><td>  <span class="kw">void</span> <a id="234c8" class="tk">RateControl_xscal</a>(<a id="234c26" class="tk">real_T</a> <a id="234c33" class="tk">a</a>, <a id="234c36" class="tk">real_T</a> <a id="234c43" class="tk">x</a>[16], <a id="234c50" class="tk">int32_T</a> <a id="234c58" class="tk">ix0</a>);</td></tr>
<tr name="235" id="235">
<td><a id="l235" class='ln'>235</a></td><td>  <span class="kw">void</span> <a id="235c8" class="tk">RateControl_xswap</a>(<a id="235c26" class="tk">real_T</a> <a id="235c33" class="tk">x</a>[16], <a id="235c40" class="tk">int32_T</a> <a id="235c48" class="tk">ix0</a>, <a id="235c53" class="tk">int32_T</a> <a id="235c61" class="tk">iy0</a>);</td></tr>
<tr name="236" id="236">
<td><a id="l236" class='ln'>236</a></td><td>  <span class="kw">void</span> <a id="236c8" class="tk">RateControl_xrotg</a>(<a id="236c26" class="tk">real_T</a> <a id="236c33" class="tk">*</a><a id="236c34" class="tk">a</a>, <a id="236c37" class="tk">real_T</a> <a id="236c44" class="tk">*</a><a id="236c45" class="tk">b</a>, <a id="236c48" class="tk">real_T</a> <a id="236c55" class="tk">*</a><a id="236c56" class="tk">c</a>, <a id="236c59" class="tk">real_T</a> <a id="236c66" class="tk">*</a><a id="236c67" class="tk">s</a>);</td></tr>
<tr name="237" id="237">
<td><a id="l237" class='ln'>237</a></td><td>  <span class="kw">void</span> <a id="237c8" class="tk">RateControl_xrot</a>(<a id="237c25" class="tk">real_T</a> <a id="237c32" class="tk">x</a>[16], <a id="237c39" class="tk">int32_T</a> <a id="237c47" class="tk">ix0</a>, <a id="237c52" class="tk">int32_T</a> <a id="237c60" class="tk">iy0</a>, <a id="237c65" class="tk">real_T</a> <a id="237c72" class="tk">c</a>, <a id="237c75" class="tk">real_T</a></td></tr>
<tr name="238" id="238">
<td><a id="l238" class='ln'>238</a></td><td>                        <a id="238c25" class="tk">s</a>);</td></tr>
<tr name="239" id="239">
<td><a id="l239" class='ln'>239</a></td><td>  <span class="kw">void</span> <a id="239c8" class="tk">RateControl_svd</a>(<span class="kw">const</span> <a id="239c30" class="tk">real_T</a> <a id="239c37" class="tk">A</a>[16], <a id="239c44" class="tk">real_T</a> <a id="239c51" class="tk">U</a>[16], <a id="239c58" class="tk">real_T</a> <a id="239c65" class="tk">s</a>[4], <a id="239c71" class="tk">real_T</a> <a id="239c78" class="tk">V</a></td></tr>
<tr name="240" id="240">
<td><a id="l240" class='ln'>240</a></td><td>                       [16]);</td></tr>
<tr name="241" id="241">
<td><a id="l241" class='ln'>241</a></td><td>  <span class="kw">void</span> <a id="241c8" class="tk">RateControl_pinv</a>(<span class="kw">const</span> <a id="241c31" class="tk">real_T</a> <a id="241c38" class="tk">A</a>[16], <a id="241c45" class="tk">real_T</a> <a id="241c52" class="tk">X</a>[16]);</td></tr>
<tr name="242" id="242">
<td><a id="l242" class='ln'>242</a></td><td><span class="br">}</span>;</td></tr>
<tr name="243" id="243">
<td><a id="l243" class='ln'>243</a></td><td></td></tr>
<tr name="244" id="244">
<td><a id="l244" class='ln'>244</a></td><td><span class="ct">// Model step wrapper function for compatibility with a static main program</span></td></tr>
<tr name="245" id="245">
<td><a id="l245" class='ln'>245</a></td><td><span class="kw">void</span> <a id="245c6" class="tk">RateControl_step</a>(<a id="245c23" class="tk">RateControlModelClass</a> <a id="245c45" class="tk">&amp;</a> <a id="245c47" class="tk">RateControl_Obj</a>, <a id="245c64" class="tk">int_T</a> <a id="245c70" class="tk">tid</a>);</td></tr>
<tr name="246" id="246">
<td><a id="l246" class='ln'>246</a></td><td></td></tr>
<tr name="247" id="247">
<td><a id="l247" class='ln'>247</a></td><td><span class="ct">/*-</span></td></tr>
<tr name="248" id="248">
<td><a id="l248" class='ln'>248</a></td><td><span class="ct"> * The generated code includes comments that allow you to trace directly</span></td></tr>
<tr name="249" id="249">
<td><a id="l249" class='ln'>249</a></td><td><span class="ct"> * back to the appropriate location in the model.  The basic format</span></td></tr>
<tr name="250" id="250">
<td><a id="l250" class='ln'>250</a></td><td><span class="ct"> * is &lt;system&gt;/block_name, where system is the system number (uniquely</span></td></tr>
<tr name="251" id="251">
<td><a id="l251" class='ln'>251</a></td><td><span class="ct"> * assigned by Simulink) and block_name is the name of the block.</span></td></tr>
<tr name="252" id="252">
<td><a id="l252" class='ln'>252</a></td><td><span class="ct"> *</span></td></tr>
<tr name="253" id="253">
<td><a id="l253" class='ln'>253</a></td><td><span class="ct"> * Use the MATLAB hilite_system command to trace the generated code back</span></td></tr>
<tr name="254" id="254">
<td><a id="l254" class='ln'>254</a></td><td><span class="ct"> * to the model.  For example,</span></td></tr>
<tr name="255" id="255">
<td><a id="l255" class='ln'>255</a></td><td><span class="ct"> *</span></td></tr>
<tr name="256" id="256">
<td><a id="l256" class='ln'>256</a></td><td><span class="ct"> * hilite_system('&lt;S3&gt;')    - opens system 3</span></td></tr>
<tr name="257" id="257">
<td><a id="l257" class='ln'>257</a></td><td><span class="ct"> * hilite_system('&lt;S3&gt;/Kp') - opens and selects block Kp which resides in S3</span></td></tr>
<tr name="258" id="258">
<td><a id="l258" class='ln'>258</a></td><td><span class="ct"> *</span></td></tr>
<tr name="259" id="259">
<td><a id="l259" class='ln'>259</a></td><td><span class="ct"> * Here is the system hierarchy for this model</span></td></tr>
<tr name="260" id="260">
<td><a id="l260" class='ln'>260</a></td><td><span class="ct"> *</span></td></tr>
<tr name="261" id="261">
<td><a id="l261" class='ln'>261</a></td><td><span class="ct"> * '&lt;Root&gt;' : 'RateControl'</span></td></tr>
<tr name="262" id="262">
<td><a id="l262" class='ln'>262</a></td><td><span class="ct"> * '&lt;S1&gt;'   : 'RateControl/Discrete Derivative'</span></td></tr>
<tr name="263" id="263">
<td><a id="l263" class='ln'>263</a></td><td><span class="ct"> * '&lt;S2&gt;'   : 'RateControl/Discrete Derivative1'</span></td></tr>
<tr name="264" id="264">
<td><a id="l264" class='ln'>264</a></td><td><span class="ct"> * '&lt;S3&gt;'   : 'RateControl/Discrete Derivative2'</span></td></tr>
<tr name="265" id="265">
<td><a id="l265" class='ln'>265</a></td><td><span class="ct"> * '&lt;S4&gt;'   : 'RateControl/Discrete Derivative4'</span></td></tr>
<tr name="266" id="266">
<td><a id="l266" class='ln'>266</a></td><td><span class="ct"> * '&lt;S5&gt;'   : 'RateControl/Discrete Derivative5'</span></td></tr>
<tr name="267" id="267">
<td><a id="l267" class='ln'>267</a></td><td><span class="ct"> * '&lt;S6&gt;'   : 'RateControl/Discrete Derivative6'</span></td></tr>
<tr name="268" id="268">
<td><a id="l268" class='ln'>268</a></td><td><span class="ct"> * '&lt;S7&gt;'   : 'RateControl/FD'</span></td></tr>
<tr name="269" id="269">
<td><a id="l269" class='ln'>269</a></td><td><span class="ct"> * '&lt;S8&gt;'   : 'RateControl/Find Delay'</span></td></tr>
<tr name="270" id="270">
<td><a id="l270" class='ln'>270</a></td><td><span class="ct"> * '&lt;S9&gt;'   : 'RateControl/INDI_allocator'</span></td></tr>
<tr name="271" id="271">
<td><a id="l271" class='ln'>271</a></td><td><span class="ct"> * '&lt;S10&gt;'  : 'RateControl/MATLAB Function'</span></td></tr>
<tr name="272" id="272">
<td><a id="l272" class='ln'>272</a></td><td><span class="ct"> * '&lt;S11&gt;'  : 'RateControl/MATLAB Function1'</span></td></tr>
<tr name="273" id="273">
<td><a id="l273" class='ln'>273</a></td><td><span class="ct"> * '&lt;S12&gt;'  : 'RateControl/PD_pitch'</span></td></tr>
<tr name="274" id="274">
<td><a id="l274" class='ln'>274</a></td><td><span class="ct"> * '&lt;S13&gt;'  : 'RateControl/PD_roll'</span></td></tr>
<tr name="275" id="275">
<td><a id="l275" class='ln'>275</a></td><td><span class="ct"> * '&lt;S14&gt;'  : 'RateControl/PD_yaw'</span></td></tr>
<tr name="276" id="276">
<td><a id="l276" class='ln'>276</a></td><td><span class="ct"> * '&lt;S15&gt;'  : 'RateControl/controlEffMatrix'</span></td></tr>
<tr name="277" id="277">
<td><a id="l277" class='ln'>277</a></td><td><span class="ct"> * '&lt;S16&gt;'  : 'RateControl/lms'</span></td></tr>
<tr name="278" id="278">
<td><a id="l278" class='ln'>278</a></td><td><span class="ct"> * '&lt;S17&gt;'  : 'RateControl/wobbler'</span></td></tr>
<tr name="279" id="279">
<td><a id="l279" class='ln'>279</a></td><td><span class="ct"> * '&lt;S18&gt;'  : 'RateControl/Find Delay/Compute Delay'</span></td></tr>
<tr name="280" id="280">
<td><a id="l280" class='ln'>280</a></td><td><span class="ct"> * '&lt;S19&gt;'  : 'RateControl/Find Delay/Enable Logic'</span></td></tr>
<tr name="281" id="281">
<td><a id="l281" class='ln'>281</a></td><td><span class="ct"> * '&lt;S20&gt;'  : 'RateControl/PD_pitch/Anti-windup'</span></td></tr>
<tr name="282" id="282">
<td><a id="l282" class='ln'>282</a></td><td><span class="ct"> * '&lt;S21&gt;'  : 'RateControl/PD_pitch/D Gain'</span></td></tr>
<tr name="283" id="283">
<td><a id="l283" class='ln'>283</a></td><td><span class="ct"> * '&lt;S22&gt;'  : 'RateControl/PD_pitch/Filter'</span></td></tr>
<tr name="284" id="284">
<td><a id="l284" class='ln'>284</a></td><td><span class="ct"> * '&lt;S23&gt;'  : 'RateControl/PD_pitch/Filter ICs'</span></td></tr>
<tr name="285" id="285">
<td><a id="l285" class='ln'>285</a></td><td><span class="ct"> * '&lt;S24&gt;'  : 'RateControl/PD_pitch/I Gain'</span></td></tr>
<tr name="286" id="286">
<td><a id="l286" class='ln'>286</a></td><td><span class="ct"> * '&lt;S25&gt;'  : 'RateControl/PD_pitch/Ideal P Gain'</span></td></tr>
<tr name="287" id="287">
<td><a id="l287" class='ln'>287</a></td><td><span class="ct"> * '&lt;S26&gt;'  : 'RateControl/PD_pitch/Ideal P Gain Fdbk'</span></td></tr>
<tr name="288" id="288">
<td><a id="l288" class='ln'>288</a></td><td><span class="ct"> * '&lt;S27&gt;'  : 'RateControl/PD_pitch/Integrator'</span></td></tr>
<tr name="289" id="289">
<td><a id="l289" class='ln'>289</a></td><td><span class="ct"> * '&lt;S28&gt;'  : 'RateControl/PD_pitch/Integrator ICs'</span></td></tr>
<tr name="290" id="290">
<td><a id="l290" class='ln'>290</a></td><td><span class="ct"> * '&lt;S29&gt;'  : 'RateControl/PD_pitch/N Copy'</span></td></tr>
<tr name="291" id="291">
<td><a id="l291" class='ln'>291</a></td><td><span class="ct"> * '&lt;S30&gt;'  : 'RateControl/PD_pitch/N Gain'</span></td></tr>
<tr name="292" id="292">
<td><a id="l292" class='ln'>292</a></td><td><span class="ct"> * '&lt;S31&gt;'  : 'RateControl/PD_pitch/P Copy'</span></td></tr>
<tr name="293" id="293">
<td><a id="l293" class='ln'>293</a></td><td><span class="ct"> * '&lt;S32&gt;'  : 'RateControl/PD_pitch/Parallel P Gain'</span></td></tr>
<tr name="294" id="294">
<td><a id="l294" class='ln'>294</a></td><td><span class="ct"> * '&lt;S33&gt;'  : 'RateControl/PD_pitch/Reset Signal'</span></td></tr>
<tr name="295" id="295">
<td><a id="l295" class='ln'>295</a></td><td><span class="ct"> * '&lt;S34&gt;'  : 'RateControl/PD_pitch/Saturation'</span></td></tr>
<tr name="296" id="296">
<td><a id="l296" class='ln'>296</a></td><td><span class="ct"> * '&lt;S35&gt;'  : 'RateControl/PD_pitch/Saturation Fdbk'</span></td></tr>
<tr name="297" id="297">
<td><a id="l297" class='ln'>297</a></td><td><span class="ct"> * '&lt;S36&gt;'  : 'RateControl/PD_pitch/Sum'</span></td></tr>
<tr name="298" id="298">
<td><a id="l298" class='ln'>298</a></td><td><span class="ct"> * '&lt;S37&gt;'  : 'RateControl/PD_pitch/Sum Fdbk'</span></td></tr>
<tr name="299" id="299">
<td><a id="l299" class='ln'>299</a></td><td><span class="ct"> * '&lt;S38&gt;'  : 'RateControl/PD_pitch/Tracking Mode'</span></td></tr>
<tr name="300" id="300">
<td><a id="l300" class='ln'>300</a></td><td><span class="ct"> * '&lt;S39&gt;'  : 'RateControl/PD_pitch/Tracking Mode Sum'</span></td></tr>
<tr name="301" id="301">
<td><a id="l301" class='ln'>301</a></td><td><span class="ct"> * '&lt;S40&gt;'  : 'RateControl/PD_pitch/postSat Signal'</span></td></tr>
<tr name="302" id="302">
<td><a id="l302" class='ln'>302</a></td><td><span class="ct"> * '&lt;S41&gt;'  : 'RateControl/PD_pitch/preSat Signal'</span></td></tr>
<tr name="303" id="303">
<td><a id="l303" class='ln'>303</a></td><td><span class="ct"> * '&lt;S42&gt;'  : 'RateControl/PD_pitch/Anti-windup/Back Calculation'</span></td></tr>
<tr name="304" id="304">
<td><a id="l304" class='ln'>304</a></td><td><span class="ct"> * '&lt;S43&gt;'  : 'RateControl/PD_pitch/Anti-windup/Cont. Clamping Ideal'</span></td></tr>
<tr name="305" id="305">
<td><a id="l305" class='ln'>305</a></td><td><span class="ct"> * '&lt;S44&gt;'  : 'RateControl/PD_pitch/Anti-windup/Cont. Clamping Parallel'</span></td></tr>
<tr name="306" id="306">
<td><a id="l306" class='ln'>306</a></td><td><span class="ct"> * '&lt;S45&gt;'  : 'RateControl/PD_pitch/Anti-windup/Disabled'</span></td></tr>
<tr name="307" id="307">
<td><a id="l307" class='ln'>307</a></td><td><span class="ct"> * '&lt;S46&gt;'  : 'RateControl/PD_pitch/Anti-windup/Disc. Clamping Ideal'</span></td></tr>
<tr name="308" id="308">
<td><a id="l308" class='ln'>308</a></td><td><span class="ct"> * '&lt;S47&gt;'  : 'RateControl/PD_pitch/Anti-windup/Disc. Clamping Parallel'</span></td></tr>
<tr name="309" id="309">
<td><a id="l309" class='ln'>309</a></td><td><span class="ct"> * '&lt;S48&gt;'  : 'RateControl/PD_pitch/Anti-windup/Passthrough'</span></td></tr>
<tr name="310" id="310">
<td><a id="l310" class='ln'>310</a></td><td><span class="ct"> * '&lt;S49&gt;'  : 'RateControl/PD_pitch/D Gain/Disabled'</span></td></tr>
<tr name="311" id="311">
<td><a id="l311" class='ln'>311</a></td><td><span class="ct"> * '&lt;S50&gt;'  : 'RateControl/PD_pitch/D Gain/External Parameters'</span></td></tr>
<tr name="312" id="312">
<td><a id="l312" class='ln'>312</a></td><td><span class="ct"> * '&lt;S51&gt;'  : 'RateControl/PD_pitch/D Gain/Internal Parameters'</span></td></tr>
<tr name="313" id="313">
<td><a id="l313" class='ln'>313</a></td><td><span class="ct"> * '&lt;S52&gt;'  : 'RateControl/PD_pitch/Filter/Cont. Filter'</span></td></tr>
<tr name="314" id="314">
<td><a id="l314" class='ln'>314</a></td><td><span class="ct"> * '&lt;S53&gt;'  : 'RateControl/PD_pitch/Filter/Differentiator'</span></td></tr>
<tr name="315" id="315">
<td><a id="l315" class='ln'>315</a></td><td><span class="ct"> * '&lt;S54&gt;'  : 'RateControl/PD_pitch/Filter/Disabled'</span></td></tr>
<tr name="316" id="316">
<td><a id="l316" class='ln'>316</a></td><td><span class="ct"> * '&lt;S55&gt;'  : 'RateControl/PD_pitch/Filter/Disc. Backward Euler Filter'</span></td></tr>
<tr name="317" id="317">
<td><a id="l317" class='ln'>317</a></td><td><span class="ct"> * '&lt;S56&gt;'  : 'RateControl/PD_pitch/Filter/Disc. Forward Euler Filter'</span></td></tr>
<tr name="318" id="318">
<td><a id="l318" class='ln'>318</a></td><td><span class="ct"> * '&lt;S57&gt;'  : 'RateControl/PD_pitch/Filter/Disc. Trapezoidal Filter'</span></td></tr>
<tr name="319" id="319">
<td><a id="l319" class='ln'>319</a></td><td><span class="ct"> * '&lt;S58&gt;'  : 'RateControl/PD_pitch/Filter ICs/Disabled'</span></td></tr>
<tr name="320" id="320">
<td><a id="l320" class='ln'>320</a></td><td><span class="ct"> * '&lt;S59&gt;'  : 'RateControl/PD_pitch/Filter ICs/External IC'</span></td></tr>
<tr name="321" id="321">
<td><a id="l321" class='ln'>321</a></td><td><span class="ct"> * '&lt;S60&gt;'  : 'RateControl/PD_pitch/Filter ICs/Internal IC - Differentiator'</span></td></tr>
<tr name="322" id="322">
<td><a id="l322" class='ln'>322</a></td><td><span class="ct"> * '&lt;S61&gt;'  : 'RateControl/PD_pitch/Filter ICs/Internal IC - Filter'</span></td></tr>
<tr name="323" id="323">
<td><a id="l323" class='ln'>323</a></td><td><span class="ct"> * '&lt;S62&gt;'  : 'RateControl/PD_pitch/I Gain/Disabled'</span></td></tr>
<tr name="324" id="324">
<td><a id="l324" class='ln'>324</a></td><td><span class="ct"> * '&lt;S63&gt;'  : 'RateControl/PD_pitch/I Gain/External Parameters'</span></td></tr>
<tr name="325" id="325">
<td><a id="l325" class='ln'>325</a></td><td><span class="ct"> * '&lt;S64&gt;'  : 'RateControl/PD_pitch/I Gain/Internal Parameters'</span></td></tr>
<tr name="326" id="326">
<td><a id="l326" class='ln'>326</a></td><td><span class="ct"> * '&lt;S65&gt;'  : 'RateControl/PD_pitch/Ideal P Gain/External Parameters'</span></td></tr>
<tr name="327" id="327">
<td><a id="l327" class='ln'>327</a></td><td><span class="ct"> * '&lt;S66&gt;'  : 'RateControl/PD_pitch/Ideal P Gain/Internal Parameters'</span></td></tr>
<tr name="328" id="328">
<td><a id="l328" class='ln'>328</a></td><td><span class="ct"> * '&lt;S67&gt;'  : 'RateControl/PD_pitch/Ideal P Gain/Passthrough'</span></td></tr>
<tr name="329" id="329">
<td><a id="l329" class='ln'>329</a></td><td><span class="ct"> * '&lt;S68&gt;'  : 'RateControl/PD_pitch/Ideal P Gain Fdbk/Disabled'</span></td></tr>
<tr name="330" id="330">
<td><a id="l330" class='ln'>330</a></td><td><span class="ct"> * '&lt;S69&gt;'  : 'RateControl/PD_pitch/Ideal P Gain Fdbk/External Parameters'</span></td></tr>
<tr name="331" id="331">
<td><a id="l331" class='ln'>331</a></td><td><span class="ct"> * '&lt;S70&gt;'  : 'RateControl/PD_pitch/Ideal P Gain Fdbk/Internal Parameters'</span></td></tr>
<tr name="332" id="332">
<td><a id="l332" class='ln'>332</a></td><td><span class="ct"> * '&lt;S71&gt;'  : 'RateControl/PD_pitch/Ideal P Gain Fdbk/Passthrough'</span></td></tr>
<tr name="333" id="333">
<td><a id="l333" class='ln'>333</a></td><td><span class="ct"> * '&lt;S72&gt;'  : 'RateControl/PD_pitch/Integrator/Continuous'</span></td></tr>
<tr name="334" id="334">
<td><a id="l334" class='ln'>334</a></td><td><span class="ct"> * '&lt;S73&gt;'  : 'RateControl/PD_pitch/Integrator/Disabled'</span></td></tr>
<tr name="335" id="335">
<td><a id="l335" class='ln'>335</a></td><td><span class="ct"> * '&lt;S74&gt;'  : 'RateControl/PD_pitch/Integrator/Discrete'</span></td></tr>
<tr name="336" id="336">
<td><a id="l336" class='ln'>336</a></td><td><span class="ct"> * '&lt;S75&gt;'  : 'RateControl/PD_pitch/Integrator ICs/Disabled'</span></td></tr>
<tr name="337" id="337">
<td><a id="l337" class='ln'>337</a></td><td><span class="ct"> * '&lt;S76&gt;'  : 'RateControl/PD_pitch/Integrator ICs/External IC'</span></td></tr>
<tr name="338" id="338">
<td><a id="l338" class='ln'>338</a></td><td><span class="ct"> * '&lt;S77&gt;'  : 'RateControl/PD_pitch/Integrator ICs/Internal IC'</span></td></tr>
<tr name="339" id="339">
<td><a id="l339" class='ln'>339</a></td><td><span class="ct"> * '&lt;S78&gt;'  : 'RateControl/PD_pitch/N Copy/Disabled'</span></td></tr>
<tr name="340" id="340">
<td><a id="l340" class='ln'>340</a></td><td><span class="ct"> * '&lt;S79&gt;'  : 'RateControl/PD_pitch/N Copy/Disabled wSignal Specification'</span></td></tr>
<tr name="341" id="341">
<td><a id="l341" class='ln'>341</a></td><td><span class="ct"> * '&lt;S80&gt;'  : 'RateControl/PD_pitch/N Copy/External Parameters'</span></td></tr>
<tr name="342" id="342">
<td><a id="l342" class='ln'>342</a></td><td><span class="ct"> * '&lt;S81&gt;'  : 'RateControl/PD_pitch/N Copy/Internal Parameters'</span></td></tr>
<tr name="343" id="343">
<td><a id="l343" class='ln'>343</a></td><td><span class="ct"> * '&lt;S82&gt;'  : 'RateControl/PD_pitch/N Gain/Disabled'</span></td></tr>
<tr name="344" id="344">
<td><a id="l344" class='ln'>344</a></td><td><span class="ct"> * '&lt;S83&gt;'  : 'RateControl/PD_pitch/N Gain/External Parameters'</span></td></tr>
<tr name="345" id="345">
<td><a id="l345" class='ln'>345</a></td><td><span class="ct"> * '&lt;S84&gt;'  : 'RateControl/PD_pitch/N Gain/Internal Parameters'</span></td></tr>
<tr name="346" id="346">
<td><a id="l346" class='ln'>346</a></td><td><span class="ct"> * '&lt;S85&gt;'  : 'RateControl/PD_pitch/N Gain/Passthrough'</span></td></tr>
<tr name="347" id="347">
<td><a id="l347" class='ln'>347</a></td><td><span class="ct"> * '&lt;S86&gt;'  : 'RateControl/PD_pitch/P Copy/Disabled'</span></td></tr>
<tr name="348" id="348">
<td><a id="l348" class='ln'>348</a></td><td><span class="ct"> * '&lt;S87&gt;'  : 'RateControl/PD_pitch/P Copy/External Parameters Ideal'</span></td></tr>
<tr name="349" id="349">
<td><a id="l349" class='ln'>349</a></td><td><span class="ct"> * '&lt;S88&gt;'  : 'RateControl/PD_pitch/P Copy/Internal Parameters Ideal'</span></td></tr>
<tr name="350" id="350">
<td><a id="l350" class='ln'>350</a></td><td><span class="ct"> * '&lt;S89&gt;'  : 'RateControl/PD_pitch/Parallel P Gain/Disabled'</span></td></tr>
<tr name="351" id="351">
<td><a id="l351" class='ln'>351</a></td><td><span class="ct"> * '&lt;S90&gt;'  : 'RateControl/PD_pitch/Parallel P Gain/External Parameters'</span></td></tr>
<tr name="352" id="352">
<td><a id="l352" class='ln'>352</a></td><td><span class="ct"> * '&lt;S91&gt;'  : 'RateControl/PD_pitch/Parallel P Gain/Internal Parameters'</span></td></tr>
<tr name="353" id="353">
<td><a id="l353" class='ln'>353</a></td><td><span class="ct"> * '&lt;S92&gt;'  : 'RateControl/PD_pitch/Parallel P Gain/Passthrough'</span></td></tr>
<tr name="354" id="354">
<td><a id="l354" class='ln'>354</a></td><td><span class="ct"> * '&lt;S93&gt;'  : 'RateControl/PD_pitch/Reset Signal/Disabled'</span></td></tr>
<tr name="355" id="355">
<td><a id="l355" class='ln'>355</a></td><td><span class="ct"> * '&lt;S94&gt;'  : 'RateControl/PD_pitch/Reset Signal/External Reset'</span></td></tr>
<tr name="356" id="356">
<td><a id="l356" class='ln'>356</a></td><td><span class="ct"> * '&lt;S95&gt;'  : 'RateControl/PD_pitch/Saturation/Enabled'</span></td></tr>
<tr name="357" id="357">
<td><a id="l357" class='ln'>357</a></td><td><span class="ct"> * '&lt;S96&gt;'  : 'RateControl/PD_pitch/Saturation/Passthrough'</span></td></tr>
<tr name="358" id="358">
<td><a id="l358" class='ln'>358</a></td><td><span class="ct"> * '&lt;S97&gt;'  : 'RateControl/PD_pitch/Saturation Fdbk/Disabled'</span></td></tr>
<tr name="359" id="359">
<td><a id="l359" class='ln'>359</a></td><td><span class="ct"> * '&lt;S98&gt;'  : 'RateControl/PD_pitch/Saturation Fdbk/Enabled'</span></td></tr>
<tr name="360" id="360">
<td><a id="l360" class='ln'>360</a></td><td><span class="ct"> * '&lt;S99&gt;'  : 'RateControl/PD_pitch/Saturation Fdbk/Passthrough'</span></td></tr>
<tr name="361" id="361">
<td><a id="l361" class='ln'>361</a></td><td><span class="ct"> * '&lt;S100&gt;' : 'RateControl/PD_pitch/Sum/Passthrough_I'</span></td></tr>
<tr name="362" id="362">
<td><a id="l362" class='ln'>362</a></td><td><span class="ct"> * '&lt;S101&gt;' : 'RateControl/PD_pitch/Sum/Passthrough_P'</span></td></tr>
<tr name="363" id="363">
<td><a id="l363" class='ln'>363</a></td><td><span class="ct"> * '&lt;S102&gt;' : 'RateControl/PD_pitch/Sum/Sum_PD'</span></td></tr>
<tr name="364" id="364">
<td><a id="l364" class='ln'>364</a></td><td><span class="ct"> * '&lt;S103&gt;' : 'RateControl/PD_pitch/Sum/Sum_PI'</span></td></tr>
<tr name="365" id="365">
<td><a id="l365" class='ln'>365</a></td><td><span class="ct"> * '&lt;S104&gt;' : 'RateControl/PD_pitch/Sum/Sum_PID'</span></td></tr>
<tr name="366" id="366">
<td><a id="l366" class='ln'>366</a></td><td><span class="ct"> * '&lt;S105&gt;' : 'RateControl/PD_pitch/Sum Fdbk/Disabled'</span></td></tr>
<tr name="367" id="367">
<td><a id="l367" class='ln'>367</a></td><td><span class="ct"> * '&lt;S106&gt;' : 'RateControl/PD_pitch/Sum Fdbk/Enabled'</span></td></tr>
<tr name="368" id="368">
<td><a id="l368" class='ln'>368</a></td><td><span class="ct"> * '&lt;S107&gt;' : 'RateControl/PD_pitch/Sum Fdbk/Passthrough'</span></td></tr>
<tr name="369" id="369">
<td><a id="l369" class='ln'>369</a></td><td><span class="ct"> * '&lt;S108&gt;' : 'RateControl/PD_pitch/Tracking Mode/Disabled'</span></td></tr>
<tr name="370" id="370">
<td><a id="l370" class='ln'>370</a></td><td><span class="ct"> * '&lt;S109&gt;' : 'RateControl/PD_pitch/Tracking Mode/Enabled'</span></td></tr>
<tr name="371" id="371">
<td><a id="l371" class='ln'>371</a></td><td><span class="ct"> * '&lt;S110&gt;' : 'RateControl/PD_pitch/Tracking Mode Sum/Passthrough'</span></td></tr>
<tr name="372" id="372">
<td><a id="l372" class='ln'>372</a></td><td><span class="ct"> * '&lt;S111&gt;' : 'RateControl/PD_pitch/Tracking Mode Sum/Tracking Mode'</span></td></tr>
<tr name="373" id="373">
<td><a id="l373" class='ln'>373</a></td><td><span class="ct"> * '&lt;S112&gt;' : 'RateControl/PD_pitch/postSat Signal/Feedback_Path'</span></td></tr>
<tr name="374" id="374">
<td><a id="l374" class='ln'>374</a></td><td><span class="ct"> * '&lt;S113&gt;' : 'RateControl/PD_pitch/postSat Signal/Forward_Path'</span></td></tr>
<tr name="375" id="375">
<td><a id="l375" class='ln'>375</a></td><td><span class="ct"> * '&lt;S114&gt;' : 'RateControl/PD_pitch/preSat Signal/Feedback_Path'</span></td></tr>
<tr name="376" id="376">
<td><a id="l376" class='ln'>376</a></td><td><span class="ct"> * '&lt;S115&gt;' : 'RateControl/PD_pitch/preSat Signal/Forward_Path'</span></td></tr>
<tr name="377" id="377">
<td><a id="l377" class='ln'>377</a></td><td><span class="ct"> * '&lt;S116&gt;' : 'RateControl/PD_roll/Anti-windup'</span></td></tr>
<tr name="378" id="378">
<td><a id="l378" class='ln'>378</a></td><td><span class="ct"> * '&lt;S117&gt;' : 'RateControl/PD_roll/D Gain'</span></td></tr>
<tr name="379" id="379">
<td><a id="l379" class='ln'>379</a></td><td><span class="ct"> * '&lt;S118&gt;' : 'RateControl/PD_roll/Filter'</span></td></tr>
<tr name="380" id="380">
<td><a id="l380" class='ln'>380</a></td><td><span class="ct"> * '&lt;S119&gt;' : 'RateControl/PD_roll/Filter ICs'</span></td></tr>
<tr name="381" id="381">
<td><a id="l381" class='ln'>381</a></td><td><span class="ct"> * '&lt;S120&gt;' : 'RateControl/PD_roll/I Gain'</span></td></tr>
<tr name="382" id="382">
<td><a id="l382" class='ln'>382</a></td><td><span class="ct"> * '&lt;S121&gt;' : 'RateControl/PD_roll/Ideal P Gain'</span></td></tr>
<tr name="383" id="383">
<td><a id="l383" class='ln'>383</a></td><td><span class="ct"> * '&lt;S122&gt;' : 'RateControl/PD_roll/Ideal P Gain Fdbk'</span></td></tr>
<tr name="384" id="384">
<td><a id="l384" class='ln'>384</a></td><td><span class="ct"> * '&lt;S123&gt;' : 'RateControl/PD_roll/Integrator'</span></td></tr>
<tr name="385" id="385">
<td><a id="l385" class='ln'>385</a></td><td><span class="ct"> * '&lt;S124&gt;' : 'RateControl/PD_roll/Integrator ICs'</span></td></tr>
<tr name="386" id="386">
<td><a id="l386" class='ln'>386</a></td><td><span class="ct"> * '&lt;S125&gt;' : 'RateControl/PD_roll/N Copy'</span></td></tr>
<tr name="387" id="387">
<td><a id="l387" class='ln'>387</a></td><td><span class="ct"> * '&lt;S126&gt;' : 'RateControl/PD_roll/N Gain'</span></td></tr>
<tr name="388" id="388">
<td><a id="l388" class='ln'>388</a></td><td><span class="ct"> * '&lt;S127&gt;' : 'RateControl/PD_roll/P Copy'</span></td></tr>
<tr name="389" id="389">
<td><a id="l389" class='ln'>389</a></td><td><span class="ct"> * '&lt;S128&gt;' : 'RateControl/PD_roll/Parallel P Gain'</span></td></tr>
<tr name="390" id="390">
<td><a id="l390" class='ln'>390</a></td><td><span class="ct"> * '&lt;S129&gt;' : 'RateControl/PD_roll/Reset Signal'</span></td></tr>
<tr name="391" id="391">
<td><a id="l391" class='ln'>391</a></td><td><span class="ct"> * '&lt;S130&gt;' : 'RateControl/PD_roll/Saturation'</span></td></tr>
<tr name="392" id="392">
<td><a id="l392" class='ln'>392</a></td><td><span class="ct"> * '&lt;S131&gt;' : 'RateControl/PD_roll/Saturation Fdbk'</span></td></tr>
<tr name="393" id="393">
<td><a id="l393" class='ln'>393</a></td><td><span class="ct"> * '&lt;S132&gt;' : 'RateControl/PD_roll/Sum'</span></td></tr>
<tr name="394" id="394">
<td><a id="l394" class='ln'>394</a></td><td><span class="ct"> * '&lt;S133&gt;' : 'RateControl/PD_roll/Sum Fdbk'</span></td></tr>
<tr name="395" id="395">
<td><a id="l395" class='ln'>395</a></td><td><span class="ct"> * '&lt;S134&gt;' : 'RateControl/PD_roll/Tracking Mode'</span></td></tr>
<tr name="396" id="396">
<td><a id="l396" class='ln'>396</a></td><td><span class="ct"> * '&lt;S135&gt;' : 'RateControl/PD_roll/Tracking Mode Sum'</span></td></tr>
<tr name="397" id="397">
<td><a id="l397" class='ln'>397</a></td><td><span class="ct"> * '&lt;S136&gt;' : 'RateControl/PD_roll/postSat Signal'</span></td></tr>
<tr name="398" id="398">
<td><a id="l398" class='ln'>398</a></td><td><span class="ct"> * '&lt;S137&gt;' : 'RateControl/PD_roll/preSat Signal'</span></td></tr>
<tr name="399" id="399">
<td><a id="l399" class='ln'>399</a></td><td><span class="ct"> * '&lt;S138&gt;' : 'RateControl/PD_roll/Anti-windup/Back Calculation'</span></td></tr>
<tr name="400" id="400">
<td><a id="l400" class='ln'>400</a></td><td><span class="ct"> * '&lt;S139&gt;' : 'RateControl/PD_roll/Anti-windup/Cont. Clamping Ideal'</span></td></tr>
<tr name="401" id="401">
<td><a id="l401" class='ln'>401</a></td><td><span class="ct"> * '&lt;S140&gt;' : 'RateControl/PD_roll/Anti-windup/Cont. Clamping Parallel'</span></td></tr>
<tr name="402" id="402">
<td><a id="l402" class='ln'>402</a></td><td><span class="ct"> * '&lt;S141&gt;' : 'RateControl/PD_roll/Anti-windup/Disabled'</span></td></tr>
<tr name="403" id="403">
<td><a id="l403" class='ln'>403</a></td><td><span class="ct"> * '&lt;S142&gt;' : 'RateControl/PD_roll/Anti-windup/Disc. Clamping Ideal'</span></td></tr>
<tr name="404" id="404">
<td><a id="l404" class='ln'>404</a></td><td><span class="ct"> * '&lt;S143&gt;' : 'RateControl/PD_roll/Anti-windup/Disc. Clamping Parallel'</span></td></tr>
<tr name="405" id="405">
<td><a id="l405" class='ln'>405</a></td><td><span class="ct"> * '&lt;S144&gt;' : 'RateControl/PD_roll/Anti-windup/Passthrough'</span></td></tr>
<tr name="406" id="406">
<td><a id="l406" class='ln'>406</a></td><td><span class="ct"> * '&lt;S145&gt;' : 'RateControl/PD_roll/D Gain/Disabled'</span></td></tr>
<tr name="407" id="407">
<td><a id="l407" class='ln'>407</a></td><td><span class="ct"> * '&lt;S146&gt;' : 'RateControl/PD_roll/D Gain/External Parameters'</span></td></tr>
<tr name="408" id="408">
<td><a id="l408" class='ln'>408</a></td><td><span class="ct"> * '&lt;S147&gt;' : 'RateControl/PD_roll/D Gain/Internal Parameters'</span></td></tr>
<tr name="409" id="409">
<td><a id="l409" class='ln'>409</a></td><td><span class="ct"> * '&lt;S148&gt;' : 'RateControl/PD_roll/Filter/Cont. Filter'</span></td></tr>
<tr name="410" id="410">
<td><a id="l410" class='ln'>410</a></td><td><span class="ct"> * '&lt;S149&gt;' : 'RateControl/PD_roll/Filter/Differentiator'</span></td></tr>
<tr name="411" id="411">
<td><a id="l411" class='ln'>411</a></td><td><span class="ct"> * '&lt;S150&gt;' : 'RateControl/PD_roll/Filter/Disabled'</span></td></tr>
<tr name="412" id="412">
<td><a id="l412" class='ln'>412</a></td><td><span class="ct"> * '&lt;S151&gt;' : 'RateControl/PD_roll/Filter/Disc. Backward Euler Filter'</span></td></tr>
<tr name="413" id="413">
<td><a id="l413" class='ln'>413</a></td><td><span class="ct"> * '&lt;S152&gt;' : 'RateControl/PD_roll/Filter/Disc. Forward Euler Filter'</span></td></tr>
<tr name="414" id="414">
<td><a id="l414" class='ln'>414</a></td><td><span class="ct"> * '&lt;S153&gt;' : 'RateControl/PD_roll/Filter/Disc. Trapezoidal Filter'</span></td></tr>
<tr name="415" id="415">
<td><a id="l415" class='ln'>415</a></td><td><span class="ct"> * '&lt;S154&gt;' : 'RateControl/PD_roll/Filter ICs/Disabled'</span></td></tr>
<tr name="416" id="416">
<td><a id="l416" class='ln'>416</a></td><td><span class="ct"> * '&lt;S155&gt;' : 'RateControl/PD_roll/Filter ICs/External IC'</span></td></tr>
<tr name="417" id="417">
<td><a id="l417" class='ln'>417</a></td><td><span class="ct"> * '&lt;S156&gt;' : 'RateControl/PD_roll/Filter ICs/Internal IC - Differentiator'</span></td></tr>
<tr name="418" id="418">
<td><a id="l418" class='ln'>418</a></td><td><span class="ct"> * '&lt;S157&gt;' : 'RateControl/PD_roll/Filter ICs/Internal IC - Filter'</span></td></tr>
<tr name="419" id="419">
<td><a id="l419" class='ln'>419</a></td><td><span class="ct"> * '&lt;S158&gt;' : 'RateControl/PD_roll/I Gain/Disabled'</span></td></tr>
<tr name="420" id="420">
<td><a id="l420" class='ln'>420</a></td><td><span class="ct"> * '&lt;S159&gt;' : 'RateControl/PD_roll/I Gain/External Parameters'</span></td></tr>
<tr name="421" id="421">
<td><a id="l421" class='ln'>421</a></td><td><span class="ct"> * '&lt;S160&gt;' : 'RateControl/PD_roll/I Gain/Internal Parameters'</span></td></tr>
<tr name="422" id="422">
<td><a id="l422" class='ln'>422</a></td><td><span class="ct"> * '&lt;S161&gt;' : 'RateControl/PD_roll/Ideal P Gain/External Parameters'</span></td></tr>
<tr name="423" id="423">
<td><a id="l423" class='ln'>423</a></td><td><span class="ct"> * '&lt;S162&gt;' : 'RateControl/PD_roll/Ideal P Gain/Internal Parameters'</span></td></tr>
<tr name="424" id="424">
<td><a id="l424" class='ln'>424</a></td><td><span class="ct"> * '&lt;S163&gt;' : 'RateControl/PD_roll/Ideal P Gain/Passthrough'</span></td></tr>
<tr name="425" id="425">
<td><a id="l425" class='ln'>425</a></td><td><span class="ct"> * '&lt;S164&gt;' : 'RateControl/PD_roll/Ideal P Gain Fdbk/Disabled'</span></td></tr>
<tr name="426" id="426">
<td><a id="l426" class='ln'>426</a></td><td><span class="ct"> * '&lt;S165&gt;' : 'RateControl/PD_roll/Ideal P Gain Fdbk/External Parameters'</span></td></tr>
<tr name="427" id="427">
<td><a id="l427" class='ln'>427</a></td><td><span class="ct"> * '&lt;S166&gt;' : 'RateControl/PD_roll/Ideal P Gain Fdbk/Internal Parameters'</span></td></tr>
<tr name="428" id="428">
<td><a id="l428" class='ln'>428</a></td><td><span class="ct"> * '&lt;S167&gt;' : 'RateControl/PD_roll/Ideal P Gain Fdbk/Passthrough'</span></td></tr>
<tr name="429" id="429">
<td><a id="l429" class='ln'>429</a></td><td><span class="ct"> * '&lt;S168&gt;' : 'RateControl/PD_roll/Integrator/Continuous'</span></td></tr>
<tr name="430" id="430">
<td><a id="l430" class='ln'>430</a></td><td><span class="ct"> * '&lt;S169&gt;' : 'RateControl/PD_roll/Integrator/Disabled'</span></td></tr>
<tr name="431" id="431">
<td><a id="l431" class='ln'>431</a></td><td><span class="ct"> * '&lt;S170&gt;' : 'RateControl/PD_roll/Integrator/Discrete'</span></td></tr>
<tr name="432" id="432">
<td><a id="l432" class='ln'>432</a></td><td><span class="ct"> * '&lt;S171&gt;' : 'RateControl/PD_roll/Integrator ICs/Disabled'</span></td></tr>
<tr name="433" id="433">
<td><a id="l433" class='ln'>433</a></td><td><span class="ct"> * '&lt;S172&gt;' : 'RateControl/PD_roll/Integrator ICs/External IC'</span></td></tr>
<tr name="434" id="434">
<td><a id="l434" class='ln'>434</a></td><td><span class="ct"> * '&lt;S173&gt;' : 'RateControl/PD_roll/Integrator ICs/Internal IC'</span></td></tr>
<tr name="435" id="435">
<td><a id="l435" class='ln'>435</a></td><td><span class="ct"> * '&lt;S174&gt;' : 'RateControl/PD_roll/N Copy/Disabled'</span></td></tr>
<tr name="436" id="436">
<td><a id="l436" class='ln'>436</a></td><td><span class="ct"> * '&lt;S175&gt;' : 'RateControl/PD_roll/N Copy/Disabled wSignal Specification'</span></td></tr>
<tr name="437" id="437">
<td><a id="l437" class='ln'>437</a></td><td><span class="ct"> * '&lt;S176&gt;' : 'RateControl/PD_roll/N Copy/External Parameters'</span></td></tr>
<tr name="438" id="438">
<td><a id="l438" class='ln'>438</a></td><td><span class="ct"> * '&lt;S177&gt;' : 'RateControl/PD_roll/N Copy/Internal Parameters'</span></td></tr>
<tr name="439" id="439">
<td><a id="l439" class='ln'>439</a></td><td><span class="ct"> * '&lt;S178&gt;' : 'RateControl/PD_roll/N Gain/Disabled'</span></td></tr>
<tr name="440" id="440">
<td><a id="l440" class='ln'>440</a></td><td><span class="ct"> * '&lt;S179&gt;' : 'RateControl/PD_roll/N Gain/External Parameters'</span></td></tr>
<tr name="441" id="441">
<td><a id="l441" class='ln'>441</a></td><td><span class="ct"> * '&lt;S180&gt;' : 'RateControl/PD_roll/N Gain/Internal Parameters'</span></td></tr>
<tr name="442" id="442">
<td><a id="l442" class='ln'>442</a></td><td><span class="ct"> * '&lt;S181&gt;' : 'RateControl/PD_roll/N Gain/Passthrough'</span></td></tr>
<tr name="443" id="443">
<td><a id="l443" class='ln'>443</a></td><td><span class="ct"> * '&lt;S182&gt;' : 'RateControl/PD_roll/P Copy/Disabled'</span></td></tr>
<tr name="444" id="444">
<td><a id="l444" class='ln'>444</a></td><td><span class="ct"> * '&lt;S183&gt;' : 'RateControl/PD_roll/P Copy/External Parameters Ideal'</span></td></tr>
<tr name="445" id="445">
<td><a id="l445" class='ln'>445</a></td><td><span class="ct"> * '&lt;S184&gt;' : 'RateControl/PD_roll/P Copy/Internal Parameters Ideal'</span></td></tr>
<tr name="446" id="446">
<td><a id="l446" class='ln'>446</a></td><td><span class="ct"> * '&lt;S185&gt;' : 'RateControl/PD_roll/Parallel P Gain/Disabled'</span></td></tr>
<tr name="447" id="447">
<td><a id="l447" class='ln'>447</a></td><td><span class="ct"> * '&lt;S186&gt;' : 'RateControl/PD_roll/Parallel P Gain/External Parameters'</span></td></tr>
<tr name="448" id="448">
<td><a id="l448" class='ln'>448</a></td><td><span class="ct"> * '&lt;S187&gt;' : 'RateControl/PD_roll/Parallel P Gain/Internal Parameters'</span></td></tr>
<tr name="449" id="449">
<td><a id="l449" class='ln'>449</a></td><td><span class="ct"> * '&lt;S188&gt;' : 'RateControl/PD_roll/Parallel P Gain/Passthrough'</span></td></tr>
<tr name="450" id="450">
<td><a id="l450" class='ln'>450</a></td><td><span class="ct"> * '&lt;S189&gt;' : 'RateControl/PD_roll/Reset Signal/Disabled'</span></td></tr>
<tr name="451" id="451">
<td><a id="l451" class='ln'>451</a></td><td><span class="ct"> * '&lt;S190&gt;' : 'RateControl/PD_roll/Reset Signal/External Reset'</span></td></tr>
<tr name="452" id="452">
<td><a id="l452" class='ln'>452</a></td><td><span class="ct"> * '&lt;S191&gt;' : 'RateControl/PD_roll/Saturation/Enabled'</span></td></tr>
<tr name="453" id="453">
<td><a id="l453" class='ln'>453</a></td><td><span class="ct"> * '&lt;S192&gt;' : 'RateControl/PD_roll/Saturation/Passthrough'</span></td></tr>
<tr name="454" id="454">
<td><a id="l454" class='ln'>454</a></td><td><span class="ct"> * '&lt;S193&gt;' : 'RateControl/PD_roll/Saturation Fdbk/Disabled'</span></td></tr>
<tr name="455" id="455">
<td><a id="l455" class='ln'>455</a></td><td><span class="ct"> * '&lt;S194&gt;' : 'RateControl/PD_roll/Saturation Fdbk/Enabled'</span></td></tr>
<tr name="456" id="456">
<td><a id="l456" class='ln'>456</a></td><td><span class="ct"> * '&lt;S195&gt;' : 'RateControl/PD_roll/Saturation Fdbk/Passthrough'</span></td></tr>
<tr name="457" id="457">
<td><a id="l457" class='ln'>457</a></td><td><span class="ct"> * '&lt;S196&gt;' : 'RateControl/PD_roll/Sum/Passthrough_I'</span></td></tr>
<tr name="458" id="458">
<td><a id="l458" class='ln'>458</a></td><td><span class="ct"> * '&lt;S197&gt;' : 'RateControl/PD_roll/Sum/Passthrough_P'</span></td></tr>
<tr name="459" id="459">
<td><a id="l459" class='ln'>459</a></td><td><span class="ct"> * '&lt;S198&gt;' : 'RateControl/PD_roll/Sum/Sum_PD'</span></td></tr>
<tr name="460" id="460">
<td><a id="l460" class='ln'>460</a></td><td><span class="ct"> * '&lt;S199&gt;' : 'RateControl/PD_roll/Sum/Sum_PI'</span></td></tr>
<tr name="461" id="461">
<td><a id="l461" class='ln'>461</a></td><td><span class="ct"> * '&lt;S200&gt;' : 'RateControl/PD_roll/Sum/Sum_PID'</span></td></tr>
<tr name="462" id="462">
<td><a id="l462" class='ln'>462</a></td><td><span class="ct"> * '&lt;S201&gt;' : 'RateControl/PD_roll/Sum Fdbk/Disabled'</span></td></tr>
<tr name="463" id="463">
<td><a id="l463" class='ln'>463</a></td><td><span class="ct"> * '&lt;S202&gt;' : 'RateControl/PD_roll/Sum Fdbk/Enabled'</span></td></tr>
<tr name="464" id="464">
<td><a id="l464" class='ln'>464</a></td><td><span class="ct"> * '&lt;S203&gt;' : 'RateControl/PD_roll/Sum Fdbk/Passthrough'</span></td></tr>
<tr name="465" id="465">
<td><a id="l465" class='ln'>465</a></td><td><span class="ct"> * '&lt;S204&gt;' : 'RateControl/PD_roll/Tracking Mode/Disabled'</span></td></tr>
<tr name="466" id="466">
<td><a id="l466" class='ln'>466</a></td><td><span class="ct"> * '&lt;S205&gt;' : 'RateControl/PD_roll/Tracking Mode/Enabled'</span></td></tr>
<tr name="467" id="467">
<td><a id="l467" class='ln'>467</a></td><td><span class="ct"> * '&lt;S206&gt;' : 'RateControl/PD_roll/Tracking Mode Sum/Passthrough'</span></td></tr>
<tr name="468" id="468">
<td><a id="l468" class='ln'>468</a></td><td><span class="ct"> * '&lt;S207&gt;' : 'RateControl/PD_roll/Tracking Mode Sum/Tracking Mode'</span></td></tr>
<tr name="469" id="469">
<td><a id="l469" class='ln'>469</a></td><td><span class="ct"> * '&lt;S208&gt;' : 'RateControl/PD_roll/postSat Signal/Feedback_Path'</span></td></tr>
<tr name="470" id="470">
<td><a id="l470" class='ln'>470</a></td><td><span class="ct"> * '&lt;S209&gt;' : 'RateControl/PD_roll/postSat Signal/Forward_Path'</span></td></tr>
<tr name="471" id="471">
<td><a id="l471" class='ln'>471</a></td><td><span class="ct"> * '&lt;S210&gt;' : 'RateControl/PD_roll/preSat Signal/Feedback_Path'</span></td></tr>
<tr name="472" id="472">
<td><a id="l472" class='ln'>472</a></td><td><span class="ct"> * '&lt;S211&gt;' : 'RateControl/PD_roll/preSat Signal/Forward_Path'</span></td></tr>
<tr name="473" id="473">
<td><a id="l473" class='ln'>473</a></td><td><span class="ct"> * '&lt;S212&gt;' : 'RateControl/PD_yaw/Anti-windup'</span></td></tr>
<tr name="474" id="474">
<td><a id="l474" class='ln'>474</a></td><td><span class="ct"> * '&lt;S213&gt;' : 'RateControl/PD_yaw/D Gain'</span></td></tr>
<tr name="475" id="475">
<td><a id="l475" class='ln'>475</a></td><td><span class="ct"> * '&lt;S214&gt;' : 'RateControl/PD_yaw/Filter'</span></td></tr>
<tr name="476" id="476">
<td><a id="l476" class='ln'>476</a></td><td><span class="ct"> * '&lt;S215&gt;' : 'RateControl/PD_yaw/Filter ICs'</span></td></tr>
<tr name="477" id="477">
<td><a id="l477" class='ln'>477</a></td><td><span class="ct"> * '&lt;S216&gt;' : 'RateControl/PD_yaw/I Gain'</span></td></tr>
<tr name="478" id="478">
<td><a id="l478" class='ln'>478</a></td><td><span class="ct"> * '&lt;S217&gt;' : 'RateControl/PD_yaw/Ideal P Gain'</span></td></tr>
<tr name="479" id="479">
<td><a id="l479" class='ln'>479</a></td><td><span class="ct"> * '&lt;S218&gt;' : 'RateControl/PD_yaw/Ideal P Gain Fdbk'</span></td></tr>
<tr name="480" id="480">
<td><a id="l480" class='ln'>480</a></td><td><span class="ct"> * '&lt;S219&gt;' : 'RateControl/PD_yaw/Integrator'</span></td></tr>
<tr name="481" id="481">
<td><a id="l481" class='ln'>481</a></td><td><span class="ct"> * '&lt;S220&gt;' : 'RateControl/PD_yaw/Integrator ICs'</span></td></tr>
<tr name="482" id="482">
<td><a id="l482" class='ln'>482</a></td><td><span class="ct"> * '&lt;S221&gt;' : 'RateControl/PD_yaw/N Copy'</span></td></tr>
<tr name="483" id="483">
<td><a id="l483" class='ln'>483</a></td><td><span class="ct"> * '&lt;S222&gt;' : 'RateControl/PD_yaw/N Gain'</span></td></tr>
<tr name="484" id="484">
<td><a id="l484" class='ln'>484</a></td><td><span class="ct"> * '&lt;S223&gt;' : 'RateControl/PD_yaw/P Copy'</span></td></tr>
<tr name="485" id="485">
<td><a id="l485" class='ln'>485</a></td><td><span class="ct"> * '&lt;S224&gt;' : 'RateControl/PD_yaw/Parallel P Gain'</span></td></tr>
<tr name="486" id="486">
<td><a id="l486" class='ln'>486</a></td><td><span class="ct"> * '&lt;S225&gt;' : 'RateControl/PD_yaw/Reset Signal'</span></td></tr>
<tr name="487" id="487">
<td><a id="l487" class='ln'>487</a></td><td><span class="ct"> * '&lt;S226&gt;' : 'RateControl/PD_yaw/Saturation'</span></td></tr>
<tr name="488" id="488">
<td><a id="l488" class='ln'>488</a></td><td><span class="ct"> * '&lt;S227&gt;' : 'RateControl/PD_yaw/Saturation Fdbk'</span></td></tr>
<tr name="489" id="489">
<td><a id="l489" class='ln'>489</a></td><td><span class="ct"> * '&lt;S228&gt;' : 'RateControl/PD_yaw/Sum'</span></td></tr>
<tr name="490" id="490">
<td><a id="l490" class='ln'>490</a></td><td><span class="ct"> * '&lt;S229&gt;' : 'RateControl/PD_yaw/Sum Fdbk'</span></td></tr>
<tr name="491" id="491">
<td><a id="l491" class='ln'>491</a></td><td><span class="ct"> * '&lt;S230&gt;' : 'RateControl/PD_yaw/Tracking Mode'</span></td></tr>
<tr name="492" id="492">
<td><a id="l492" class='ln'>492</a></td><td><span class="ct"> * '&lt;S231&gt;' : 'RateControl/PD_yaw/Tracking Mode Sum'</span></td></tr>
<tr name="493" id="493">
<td><a id="l493" class='ln'>493</a></td><td><span class="ct"> * '&lt;S232&gt;' : 'RateControl/PD_yaw/postSat Signal'</span></td></tr>
<tr name="494" id="494">
<td><a id="l494" class='ln'>494</a></td><td><span class="ct"> * '&lt;S233&gt;' : 'RateControl/PD_yaw/preSat Signal'</span></td></tr>
<tr name="495" id="495">
<td><a id="l495" class='ln'>495</a></td><td><span class="ct"> * '&lt;S234&gt;' : 'RateControl/PD_yaw/Anti-windup/Back Calculation'</span></td></tr>
<tr name="496" id="496">
<td><a id="l496" class='ln'>496</a></td><td><span class="ct"> * '&lt;S235&gt;' : 'RateControl/PD_yaw/Anti-windup/Cont. Clamping Ideal'</span></td></tr>
<tr name="497" id="497">
<td><a id="l497" class='ln'>497</a></td><td><span class="ct"> * '&lt;S236&gt;' : 'RateControl/PD_yaw/Anti-windup/Cont. Clamping Parallel'</span></td></tr>
<tr name="498" id="498">
<td><a id="l498" class='ln'>498</a></td><td><span class="ct"> * '&lt;S237&gt;' : 'RateControl/PD_yaw/Anti-windup/Disabled'</span></td></tr>
<tr name="499" id="499">
<td><a id="l499" class='ln'>499</a></td><td><span class="ct"> * '&lt;S238&gt;' : 'RateControl/PD_yaw/Anti-windup/Disc. Clamping Ideal'</span></td></tr>
<tr name="500" id="500">
<td><a id="l500" class='ln'>500</a></td><td><span class="ct"> * '&lt;S239&gt;' : 'RateControl/PD_yaw/Anti-windup/Disc. Clamping Parallel'</span></td></tr>
<tr name="501" id="501">
<td><a id="l501" class='ln'>501</a></td><td><span class="ct"> * '&lt;S240&gt;' : 'RateControl/PD_yaw/Anti-windup/Passthrough'</span></td></tr>
<tr name="502" id="502">
<td><a id="l502" class='ln'>502</a></td><td><span class="ct"> * '&lt;S241&gt;' : 'RateControl/PD_yaw/D Gain/Disabled'</span></td></tr>
<tr name="503" id="503">
<td><a id="l503" class='ln'>503</a></td><td><span class="ct"> * '&lt;S242&gt;' : 'RateControl/PD_yaw/D Gain/External Parameters'</span></td></tr>
<tr name="504" id="504">
<td><a id="l504" class='ln'>504</a></td><td><span class="ct"> * '&lt;S243&gt;' : 'RateControl/PD_yaw/D Gain/Internal Parameters'</span></td></tr>
<tr name="505" id="505">
<td><a id="l505" class='ln'>505</a></td><td><span class="ct"> * '&lt;S244&gt;' : 'RateControl/PD_yaw/Filter/Cont. Filter'</span></td></tr>
<tr name="506" id="506">
<td><a id="l506" class='ln'>506</a></td><td><span class="ct"> * '&lt;S245&gt;' : 'RateControl/PD_yaw/Filter/Differentiator'</span></td></tr>
<tr name="507" id="507">
<td><a id="l507" class='ln'>507</a></td><td><span class="ct"> * '&lt;S246&gt;' : 'RateControl/PD_yaw/Filter/Disabled'</span></td></tr>
<tr name="508" id="508">
<td><a id="l508" class='ln'>508</a></td><td><span class="ct"> * '&lt;S247&gt;' : 'RateControl/PD_yaw/Filter/Disc. Backward Euler Filter'</span></td></tr>
<tr name="509" id="509">
<td><a id="l509" class='ln'>509</a></td><td><span class="ct"> * '&lt;S248&gt;' : 'RateControl/PD_yaw/Filter/Disc. Forward Euler Filter'</span></td></tr>
<tr name="510" id="510">
<td><a id="l510" class='ln'>510</a></td><td><span class="ct"> * '&lt;S249&gt;' : 'RateControl/PD_yaw/Filter/Disc. Trapezoidal Filter'</span></td></tr>
<tr name="511" id="511">
<td><a id="l511" class='ln'>511</a></td><td><span class="ct"> * '&lt;S250&gt;' : 'RateControl/PD_yaw/Filter ICs/Disabled'</span></td></tr>
<tr name="512" id="512">
<td><a id="l512" class='ln'>512</a></td><td><span class="ct"> * '&lt;S251&gt;' : 'RateControl/PD_yaw/Filter ICs/External IC'</span></td></tr>
<tr name="513" id="513">
<td><a id="l513" class='ln'>513</a></td><td><span class="ct"> * '&lt;S252&gt;' : 'RateControl/PD_yaw/Filter ICs/Internal IC - Differentiator'</span></td></tr>
<tr name="514" id="514">
<td><a id="l514" class='ln'>514</a></td><td><span class="ct"> * '&lt;S253&gt;' : 'RateControl/PD_yaw/Filter ICs/Internal IC - Filter'</span></td></tr>
<tr name="515" id="515">
<td><a id="l515" class='ln'>515</a></td><td><span class="ct"> * '&lt;S254&gt;' : 'RateControl/PD_yaw/I Gain/Disabled'</span></td></tr>
<tr name="516" id="516">
<td><a id="l516" class='ln'>516</a></td><td><span class="ct"> * '&lt;S255&gt;' : 'RateControl/PD_yaw/I Gain/External Parameters'</span></td></tr>
<tr name="517" id="517">
<td><a id="l517" class='ln'>517</a></td><td><span class="ct"> * '&lt;S256&gt;' : 'RateControl/PD_yaw/I Gain/Internal Parameters'</span></td></tr>
<tr name="518" id="518">
<td><a id="l518" class='ln'>518</a></td><td><span class="ct"> * '&lt;S257&gt;' : 'RateControl/PD_yaw/Ideal P Gain/External Parameters'</span></td></tr>
<tr name="519" id="519">
<td><a id="l519" class='ln'>519</a></td><td><span class="ct"> * '&lt;S258&gt;' : 'RateControl/PD_yaw/Ideal P Gain/Internal Parameters'</span></td></tr>
<tr name="520" id="520">
<td><a id="l520" class='ln'>520</a></td><td><span class="ct"> * '&lt;S259&gt;' : 'RateControl/PD_yaw/Ideal P Gain/Passthrough'</span></td></tr>
<tr name="521" id="521">
<td><a id="l521" class='ln'>521</a></td><td><span class="ct"> * '&lt;S260&gt;' : 'RateControl/PD_yaw/Ideal P Gain Fdbk/Disabled'</span></td></tr>
<tr name="522" id="522">
<td><a id="l522" class='ln'>522</a></td><td><span class="ct"> * '&lt;S261&gt;' : 'RateControl/PD_yaw/Ideal P Gain Fdbk/External Parameters'</span></td></tr>
<tr name="523" id="523">
<td><a id="l523" class='ln'>523</a></td><td><span class="ct"> * '&lt;S262&gt;' : 'RateControl/PD_yaw/Ideal P Gain Fdbk/Internal Parameters'</span></td></tr>
<tr name="524" id="524">
<td><a id="l524" class='ln'>524</a></td><td><span class="ct"> * '&lt;S263&gt;' : 'RateControl/PD_yaw/Ideal P Gain Fdbk/Passthrough'</span></td></tr>
<tr name="525" id="525">
<td><a id="l525" class='ln'>525</a></td><td><span class="ct"> * '&lt;S264&gt;' : 'RateControl/PD_yaw/Integrator/Continuous'</span></td></tr>
<tr name="526" id="526">
<td><a id="l526" class='ln'>526</a></td><td><span class="ct"> * '&lt;S265&gt;' : 'RateControl/PD_yaw/Integrator/Disabled'</span></td></tr>
<tr name="527" id="527">
<td><a id="l527" class='ln'>527</a></td><td><span class="ct"> * '&lt;S266&gt;' : 'RateControl/PD_yaw/Integrator/Discrete'</span></td></tr>
<tr name="528" id="528">
<td><a id="l528" class='ln'>528</a></td><td><span class="ct"> * '&lt;S267&gt;' : 'RateControl/PD_yaw/Integrator ICs/Disabled'</span></td></tr>
<tr name="529" id="529">
<td><a id="l529" class='ln'>529</a></td><td><span class="ct"> * '&lt;S268&gt;' : 'RateControl/PD_yaw/Integrator ICs/External IC'</span></td></tr>
<tr name="530" id="530">
<td><a id="l530" class='ln'>530</a></td><td><span class="ct"> * '&lt;S269&gt;' : 'RateControl/PD_yaw/Integrator ICs/Internal IC'</span></td></tr>
<tr name="531" id="531">
<td><a id="l531" class='ln'>531</a></td><td><span class="ct"> * '&lt;S270&gt;' : 'RateControl/PD_yaw/N Copy/Disabled'</span></td></tr>
<tr name="532" id="532">
<td><a id="l532" class='ln'>532</a></td><td><span class="ct"> * '&lt;S271&gt;' : 'RateControl/PD_yaw/N Copy/Disabled wSignal Specification'</span></td></tr>
<tr name="533" id="533">
<td><a id="l533" class='ln'>533</a></td><td><span class="ct"> * '&lt;S272&gt;' : 'RateControl/PD_yaw/N Copy/External Parameters'</span></td></tr>
<tr name="534" id="534">
<td><a id="l534" class='ln'>534</a></td><td><span class="ct"> * '&lt;S273&gt;' : 'RateControl/PD_yaw/N Copy/Internal Parameters'</span></td></tr>
<tr name="535" id="535">
<td><a id="l535" class='ln'>535</a></td><td><span class="ct"> * '&lt;S274&gt;' : 'RateControl/PD_yaw/N Gain/Disabled'</span></td></tr>
<tr name="536" id="536">
<td><a id="l536" class='ln'>536</a></td><td><span class="ct"> * '&lt;S275&gt;' : 'RateControl/PD_yaw/N Gain/External Parameters'</span></td></tr>
<tr name="537" id="537">
<td><a id="l537" class='ln'>537</a></td><td><span class="ct"> * '&lt;S276&gt;' : 'RateControl/PD_yaw/N Gain/Internal Parameters'</span></td></tr>
<tr name="538" id="538">
<td><a id="l538" class='ln'>538</a></td><td><span class="ct"> * '&lt;S277&gt;' : 'RateControl/PD_yaw/N Gain/Passthrough'</span></td></tr>
<tr name="539" id="539">
<td><a id="l539" class='ln'>539</a></td><td><span class="ct"> * '&lt;S278&gt;' : 'RateControl/PD_yaw/P Copy/Disabled'</span></td></tr>
<tr name="540" id="540">
<td><a id="l540" class='ln'>540</a></td><td><span class="ct"> * '&lt;S279&gt;' : 'RateControl/PD_yaw/P Copy/External Parameters Ideal'</span></td></tr>
<tr name="541" id="541">
<td><a id="l541" class='ln'>541</a></td><td><span class="ct"> * '&lt;S280&gt;' : 'RateControl/PD_yaw/P Copy/Internal Parameters Ideal'</span></td></tr>
<tr name="542" id="542">
<td><a id="l542" class='ln'>542</a></td><td><span class="ct"> * '&lt;S281&gt;' : 'RateControl/PD_yaw/Parallel P Gain/Disabled'</span></td></tr>
<tr name="543" id="543">
<td><a id="l543" class='ln'>543</a></td><td><span class="ct"> * '&lt;S282&gt;' : 'RateControl/PD_yaw/Parallel P Gain/External Parameters'</span></td></tr>
<tr name="544" id="544">
<td><a id="l544" class='ln'>544</a></td><td><span class="ct"> * '&lt;S283&gt;' : 'RateControl/PD_yaw/Parallel P Gain/Internal Parameters'</span></td></tr>
<tr name="545" id="545">
<td><a id="l545" class='ln'>545</a></td><td><span class="ct"> * '&lt;S284&gt;' : 'RateControl/PD_yaw/Parallel P Gain/Passthrough'</span></td></tr>
<tr name="546" id="546">
<td><a id="l546" class='ln'>546</a></td><td><span class="ct"> * '&lt;S285&gt;' : 'RateControl/PD_yaw/Reset Signal/Disabled'</span></td></tr>
<tr name="547" id="547">
<td><a id="l547" class='ln'>547</a></td><td><span class="ct"> * '&lt;S286&gt;' : 'RateControl/PD_yaw/Reset Signal/External Reset'</span></td></tr>
<tr name="548" id="548">
<td><a id="l548" class='ln'>548</a></td><td><span class="ct"> * '&lt;S287&gt;' : 'RateControl/PD_yaw/Saturation/Enabled'</span></td></tr>
<tr name="549" id="549">
<td><a id="l549" class='ln'>549</a></td><td><span class="ct"> * '&lt;S288&gt;' : 'RateControl/PD_yaw/Saturation/Passthrough'</span></td></tr>
<tr name="550" id="550">
<td><a id="l550" class='ln'>550</a></td><td><span class="ct"> * '&lt;S289&gt;' : 'RateControl/PD_yaw/Saturation Fdbk/Disabled'</span></td></tr>
<tr name="551" id="551">
<td><a id="l551" class='ln'>551</a></td><td><span class="ct"> * '&lt;S290&gt;' : 'RateControl/PD_yaw/Saturation Fdbk/Enabled'</span></td></tr>
<tr name="552" id="552">
<td><a id="l552" class='ln'>552</a></td><td><span class="ct"> * '&lt;S291&gt;' : 'RateControl/PD_yaw/Saturation Fdbk/Passthrough'</span></td></tr>
<tr name="553" id="553">
<td><a id="l553" class='ln'>553</a></td><td><span class="ct"> * '&lt;S292&gt;' : 'RateControl/PD_yaw/Sum/Passthrough_I'</span></td></tr>
<tr name="554" id="554">
<td><a id="l554" class='ln'>554</a></td><td><span class="ct"> * '&lt;S293&gt;' : 'RateControl/PD_yaw/Sum/Passthrough_P'</span></td></tr>
<tr name="555" id="555">
<td><a id="l555" class='ln'>555</a></td><td><span class="ct"> * '&lt;S294&gt;' : 'RateControl/PD_yaw/Sum/Sum_PD'</span></td></tr>
<tr name="556" id="556">
<td><a id="l556" class='ln'>556</a></td><td><span class="ct"> * '&lt;S295&gt;' : 'RateControl/PD_yaw/Sum/Sum_PI'</span></td></tr>
<tr name="557" id="557">
<td><a id="l557" class='ln'>557</a></td><td><span class="ct"> * '&lt;S296&gt;' : 'RateControl/PD_yaw/Sum/Sum_PID'</span></td></tr>
<tr name="558" id="558">
<td><a id="l558" class='ln'>558</a></td><td><span class="ct"> * '&lt;S297&gt;' : 'RateControl/PD_yaw/Sum Fdbk/Disabled'</span></td></tr>
<tr name="559" id="559">
<td><a id="l559" class='ln'>559</a></td><td><span class="ct"> * '&lt;S298&gt;' : 'RateControl/PD_yaw/Sum Fdbk/Enabled'</span></td></tr>
<tr name="560" id="560">
<td><a id="l560" class='ln'>560</a></td><td><span class="ct"> * '&lt;S299&gt;' : 'RateControl/PD_yaw/Sum Fdbk/Passthrough'</span></td></tr>
<tr name="561" id="561">
<td><a id="l561" class='ln'>561</a></td><td><span class="ct"> * '&lt;S300&gt;' : 'RateControl/PD_yaw/Tracking Mode/Disabled'</span></td></tr>
<tr name="562" id="562">
<td><a id="l562" class='ln'>562</a></td><td><span class="ct"> * '&lt;S301&gt;' : 'RateControl/PD_yaw/Tracking Mode/Enabled'</span></td></tr>
<tr name="563" id="563">
<td><a id="l563" class='ln'>563</a></td><td><span class="ct"> * '&lt;S302&gt;' : 'RateControl/PD_yaw/Tracking Mode Sum/Passthrough'</span></td></tr>
<tr name="564" id="564">
<td><a id="l564" class='ln'>564</a></td><td><span class="ct"> * '&lt;S303&gt;' : 'RateControl/PD_yaw/Tracking Mode Sum/Tracking Mode'</span></td></tr>
<tr name="565" id="565">
<td><a id="l565" class='ln'>565</a></td><td><span class="ct"> * '&lt;S304&gt;' : 'RateControl/PD_yaw/postSat Signal/Feedback_Path'</span></td></tr>
<tr name="566" id="566">
<td><a id="l566" class='ln'>566</a></td><td><span class="ct"> * '&lt;S305&gt;' : 'RateControl/PD_yaw/postSat Signal/Forward_Path'</span></td></tr>
<tr name="567" id="567">
<td><a id="l567" class='ln'>567</a></td><td><span class="ct"> * '&lt;S306&gt;' : 'RateControl/PD_yaw/preSat Signal/Feedback_Path'</span></td></tr>
<tr name="568" id="568">
<td><a id="l568" class='ln'>568</a></td><td><span class="ct"> * '&lt;S307&gt;' : 'RateControl/PD_yaw/preSat Signal/Forward_Path'</span></td></tr>
<tr name="569" id="569">
<td><a id="l569" class='ln'>569</a></td><td><span class="ct"> */</span></td></tr>
<tr name="570" id="570">
<td><a id="l570" class='ln'>570</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* RTW_HEADER_RateControl_h_ */</span></td></tr>
<tr name="571" id="571">
<td><a id="l571" class='ln'>571</a></td><td></td></tr>
</table>
</pre>
</body>
</html>
