// Seed: 553887373
module module_0 (
    output tri   id_0,
    output tri0  id_1,
    input  uwire id_2
);
  wire id_4;
  assign module_1.type_19 = 0;
endmodule
module module_1 (
    input wire id_0,
    input tri0 id_1,
    output wand id_2,
    input wor id_3,
    input wand id_4,
    output tri id_5,
    input uwire void id_6,
    output wor id_7,
    output wand id_8,
    input tri id_9,
    input wand id_10,
    input wand id_11,
    input wire id_12,
    input wor id_13,
    input supply1 id_14,
    output tri0 id_15
);
  wire id_17, id_18;
  module_0 modCall_1 (
      id_15,
      id_2,
      id_6
  );
  assign id_15 = -1;
  xor primCall (id_8, id_9, id_11, id_3, id_13, id_12, id_17, id_1);
endmodule
