/* -----------------------------------------------------------------------------
  Filename:    drv_par.c
  Description: Toolversion: 01.01.00.00.80.01.45.02.00.00
                
                Serial Number: CBD0800145
                Customer Info: McLaren Automotive Ltd.
                               McLaren / MC9S12X / Cosmic 4.7.8 / SC + MC + LIN Master
                
                
                Generator Fwk   : GENy 
                Generator Module: GenTool_GenyDriverBase
                
                ECU: 
                        TargetSystem: Hw_Mcs12xCpu
                        Compiler:     Cosmic
                        Derivates:    MCS12X
                
                Channel "vehicle":
                        Databasefile: vehicle.dbc
                        Bussystem:    CAN
                        Manufacturer: McLaren
                        Node:         BMS
                Channel "isa":
                        Databasefile: isa_control.dbc
                        Bussystem:    CAN
                        Manufacturer: McLaren
                        Node:         mmc
                Channel "charger":
                        Databasefile: charger.dbc
                        Bussystem:    CAN
                        Manufacturer: McLaren
                        Node:         BMS

  Generated by , 2015-02-25  17:50:19
 ----------------------------------------------------------------------------- */
/* -----------------------------------------------------------------------------
  C O P Y R I G H T
 -------------------------------------------------------------------------------
  Copyright (c) 2001-2008 by Vector Informatik GmbH. All rights reserved.
 
  This software is copyright protected and proprietary to Vector Informatik 
  GmbH.
  
  Vector Informatik GmbH grants to you only those rights as set out in the 
  license conditions.
  
  All other rights remain with Vector Informatik GmbH.
 -------------------------------------------------------------------------------
 ----------------------------------------------------------------------------- */

#include "v_inc.h"
#include "can_inc.h"

#include "drv_par.h"
/* -----------------------------------------------------------------------------
    &&&~ Message Buffers
 ----------------------------------------------------------------------------- */

#if defined(C_COMP_MTRWRKS_MCS12X_MSCAN12)
#if defined(C_ENABLE_XGATE_USED)
#pragma DATA_SEG SEGDRV_XGATE_SHARED
#endif

#endif

/* RAM CATEGORY 2 START */
V_MEMRAM0 V_MEMRAM1 _c_UserConfig_buf V_MEMRAM2 UserConfig;
V_MEMRAM0 V_MEMRAM1 _c_MCU_4_buf V_MEMRAM2 MCU_4;
V_MEMRAM0 V_MEMRAM1 _c_ECM_BMS_00_buf V_MEMRAM2 ECM_BMS_00;
V_MEMRAM0 V_MEMRAM1 _c_DiagResponseBMS_buf V_MEMRAM2 DiagResponseBMS;
V_MEMRAM0 V_MEMRAM1 _c_CarConfig_buf V_MEMRAM2 CarConfig;
V_MEMRAM0 V_MEMRAM1 _c_CarConfig_m0_buf V_MEMRAM2 CarConfig_m0;
V_MEMRAM0 V_MEMRAM1 _c_CarConfig_m1_buf V_MEMRAM2 CarConfig_m1;
V_MEMRAM0 V_MEMRAM1 _c_CarConfig_m2_buf V_MEMRAM2 CarConfig_m2;

V_MEMRAM0 V_MEMRAM1 _c_BMS_735_buf V_MEMRAM2 BMS_735;
V_MEMRAM0 V_MEMRAM1 _c_BMS_725_buf V_MEMRAM2 BMS_725;
V_MEMRAM0 V_MEMRAM1 _c_BMS_XCP_DTO_buf V_MEMRAM2 BMS_XCP_DTO;
V_MEMRAM0 V_MEMRAM1 _c_BMS_XCP_CRO_buf V_MEMRAM2 BMS_XCP_CRO;
V_MEMRAM0 V_MEMRAM1 _c_BMS_3D_buf V_MEMRAM2 BMS_3D;
V_MEMRAM0 V_MEMRAM1 _c_BMS_3C_buf V_MEMRAM2 BMS_3C;
V_MEMRAM0 V_MEMRAM1 _c_BMS_3B_buf V_MEMRAM2 BMS_3B;
V_MEMRAM0 V_MEMRAM1 _c_BMS_3A_buf V_MEMRAM2 BMS_3A;
V_MEMRAM0 V_MEMRAM1 _c_BMS_39_buf V_MEMRAM2 BMS_39;
V_MEMRAM0 V_MEMRAM1 _c_BMS_38_buf V_MEMRAM2 BMS_38;
V_MEMRAM0 V_MEMRAM1 _c_BMS_37_buf V_MEMRAM2 BMS_37;
V_MEMRAM0 V_MEMRAM1 _c_BMS_36_buf V_MEMRAM2 BMS_36;
V_MEMRAM0 V_MEMRAM1 _c_BMS_35_buf V_MEMRAM2 BMS_35;
V_MEMRAM0 V_MEMRAM1 _c_BMS_34_buf V_MEMRAM2 BMS_34;
V_MEMRAM0 V_MEMRAM1 _c_BMS_33_buf V_MEMRAM2 BMS_33;
V_MEMRAM0 V_MEMRAM1 _c_BMS_32_buf V_MEMRAM2 BMS_32;
V_MEMRAM0 V_MEMRAM1 _c_BMS_31_buf V_MEMRAM2 BMS_31;
V_MEMRAM0 V_MEMRAM1 _c_BMS_30_buf V_MEMRAM2 BMS_30;
V_MEMRAM0 V_MEMRAM1 _c_BMS_2F_buf V_MEMRAM2 BMS_2F;
V_MEMRAM0 V_MEMRAM1 _c_BMS_2E_buf V_MEMRAM2 BMS_2E;
V_MEMRAM0 V_MEMRAM1 _c_BMS_2D_buf V_MEMRAM2 BMS_2D;
V_MEMRAM0 V_MEMRAM1 _c_BMS_2C_buf V_MEMRAM2 BMS_2C;
V_MEMRAM0 V_MEMRAM1 _c_BMS_2B_buf V_MEMRAM2 BMS_2B;
V_MEMRAM0 V_MEMRAM1 _c_BMS_2A_buf V_MEMRAM2 BMS_2A;
V_MEMRAM0 V_MEMRAM1 _c_BMS_29_buf V_MEMRAM2 BMS_29;
V_MEMRAM0 V_MEMRAM1 _c_BMS_28_buf V_MEMRAM2 BMS_28;
V_MEMRAM0 V_MEMRAM1 _c_BMS_27_buf V_MEMRAM2 BMS_27;
V_MEMRAM0 V_MEMRAM1 _c_BMS_26_buf V_MEMRAM2 BMS_26;
V_MEMRAM0 V_MEMRAM1 _c_BMS_25_buf V_MEMRAM2 BMS_25;
V_MEMRAM0 V_MEMRAM1 _c_BMS_24_buf V_MEMRAM2 BMS_24;
V_MEMRAM0 V_MEMRAM1 _c_BMS_23_buf V_MEMRAM2 BMS_23;
V_MEMRAM0 V_MEMRAM1 _c_BMS_22_buf V_MEMRAM2 BMS_22;
V_MEMRAM0 V_MEMRAM1 _c_BMS_21_buf V_MEMRAM2 BMS_21;
V_MEMRAM0 V_MEMRAM1 _c_BMS_20_buf V_MEMRAM2 BMS_20;
V_MEMRAM0 V_MEMRAM1 _c_BMS_1F_buf V_MEMRAM2 BMS_1F;
V_MEMRAM0 V_MEMRAM1 _c_BMS_1E_buf V_MEMRAM2 BMS_1E;
V_MEMRAM0 V_MEMRAM1 _c_BMS_1D_buf V_MEMRAM2 BMS_1D;
V_MEMRAM0 V_MEMRAM1 _c_BMS_1C_buf V_MEMRAM2 BMS_1C;
V_MEMRAM0 V_MEMRAM1 _c_BMS_1B_buf V_MEMRAM2 BMS_1B;
V_MEMRAM0 V_MEMRAM1 _c_BMS_1A_buf V_MEMRAM2 BMS_1A;
V_MEMRAM0 V_MEMRAM1 _c_BMS_19_buf V_MEMRAM2 BMS_19;
V_MEMRAM0 V_MEMRAM1 _c_BMS_18_buf V_MEMRAM2 BMS_18;
V_MEMRAM0 V_MEMRAM1 _c_BMS_17_buf V_MEMRAM2 BMS_17;
V_MEMRAM0 V_MEMRAM1 _c_BMS_16_buf V_MEMRAM2 BMS_16;
V_MEMRAM0 V_MEMRAM1 _c_BMS_15_buf V_MEMRAM2 BMS_15;
V_MEMRAM0 V_MEMRAM1 _c_BMS_14_buf V_MEMRAM2 BMS_14;
V_MEMRAM0 V_MEMRAM1 _c_BMS_13_buf V_MEMRAM2 BMS_13;
V_MEMRAM0 V_MEMRAM1 _c_BMS_12_buf V_MEMRAM2 BMS_12;
V_MEMRAM0 V_MEMRAM1 _c_BMS_11_buf V_MEMRAM2 BMS_11;
V_MEMRAM0 V_MEMRAM1 _c_BMS_10_buf V_MEMRAM2 BMS_10;
V_MEMRAM0 V_MEMRAM1 _c_BMS_0F_buf V_MEMRAM2 BMS_0F;
V_MEMRAM0 V_MEMRAM1 _c_BMS_0E_buf V_MEMRAM2 BMS_0E;
V_MEMRAM0 V_MEMRAM1 _c_BMS_0D_buf V_MEMRAM2 BMS_0D;
V_MEMRAM0 V_MEMRAM1 _c_BMS_0C_buf V_MEMRAM2 BMS_0C;
V_MEMRAM0 V_MEMRAM1 _c_BMS_0B_buf V_MEMRAM2 BMS_0B;
V_MEMRAM0 V_MEMRAM1 _c_BMS_0A_buf V_MEMRAM2 BMS_0A;
V_MEMRAM0 V_MEMRAM1 _c_BMS_09_buf V_MEMRAM2 BMS_09;
V_MEMRAM0 V_MEMRAM1 _c_BMS_08_buf V_MEMRAM2 BMS_08;
V_MEMRAM0 V_MEMRAM1 _c_BMS_07_buf V_MEMRAM2 BMS_07;
V_MEMRAM0 V_MEMRAM1 _c_BMS_06_buf V_MEMRAM2 BMS_06;
V_MEMRAM0 V_MEMRAM1 _c_BMS_05_buf V_MEMRAM2 BMS_05;
V_MEMRAM0 V_MEMRAM1 _c_BMS_04_buf V_MEMRAM2 BMS_04;
V_MEMRAM0 V_MEMRAM1 _c_BMS_03_buf V_MEMRAM2 BMS_03;
V_MEMRAM0 V_MEMRAM1 _c_BMS_02_buf V_MEMRAM2 BMS_02;
V_MEMRAM0 V_MEMRAM1 _c_BMS_01_buf V_MEMRAM2 BMS_01;
V_MEMRAM0 V_MEMRAM1 _c_BMS_00_buf V_MEMRAM2 BMS_00;
V_MEMRAM0 V_MEMRAM1 _c_VIN_buf V_MEMRAM2 VIN;
V_MEMRAM0 V_MEMRAM1 _c_VIN_m0_buf V_MEMRAM2 VIN_m0;
V_MEMRAM0 V_MEMRAM1 _c_VIN_m1_buf V_MEMRAM2 VIN_m1;
V_MEMRAM0 V_MEMRAM1 _c_VIN_m2_buf V_MEMRAM2 VIN_m2;
V_MEMRAM0 V_MEMRAM1 _c_SBCPTStatus_buf V_MEMRAM2 SBCPTStatus;
V_MEMRAM0 V_MEMRAM1 _c_MCU_3_buf V_MEMRAM2 MCU_3;
V_MEMRAM0 V_MEMRAM1 _c_MCU_2_buf V_MEMRAM2 MCU_2;
V_MEMRAM0 V_MEMRAM1 _c_IC_HCAN_buf V_MEMRAM2 IC_HCAN;
V_MEMRAM0 V_MEMRAM1 _c_HVAC_SDCP_buf V_MEMRAM2 HVAC_SDCP;
V_MEMRAM0 V_MEMRAM1 _c_ECM_HMI_buf V_MEMRAM2 ECM_HMI;
V_MEMRAM0 V_MEMRAM1 _c_ECM_6_buf V_MEMRAM2 ECM_6;
V_MEMRAM0 V_MEMRAM1 _c_DCT_1_buf V_MEMRAM2 DCT_1;
V_MEMRAM0 V_MEMRAM1 _c_DCDC_1_buf V_MEMRAM2 DCDC_1;
V_MEMRAM0 V_MEMRAM1 _c_CentralTime_buf V_MEMRAM2 CentralTime;
V_MEMRAM0 V_MEMRAM1 _c_BCPowertrain_buf V_MEMRAM2 BCPowertrain;
V_MEMRAM0 V_MEMRAM1 _c_ECM_14_buf V_MEMRAM2 ECM_14;
V_MEMRAM0 V_MEMRAM1 _c_CCU_1_buf V_MEMRAM2 CCU_1;
V_MEMRAM0 V_MEMRAM1 _c_ISA_Result_msg3_buf V_MEMRAM2 ISA_Result_msg3;
V_MEMRAM0 V_MEMRAM1 _c_ISA_Result_msg2_buf V_MEMRAM2 ISA_Result_msg2;
V_MEMRAM0 V_MEMRAM1 _c_ISA_Result_msg1_buf V_MEMRAM2 ISA_Result_msg1;
V_MEMRAM0 V_MEMRAM1 _c_ISA_Response_msg_buf V_MEMRAM2 ISA_Response_msg;
V_MEMRAM0 V_MEMRAM1 _c_ISA_Command_buf V_MEMRAM2 ISA_Command;
V_MEMRAM0 V_MEMRAM1 _c_DMsut_wrrsp_buf V_MEMRAM2 DMsut_wrrsp;
V_MEMRAM0 V_MEMRAM1 _c_DMsut_wrreq_buf V_MEMRAM2 DMsut_wrreq;
V_MEMRAM0 V_MEMRAM1 _c_DMsut_rdrsp_buf V_MEMRAM2 DMsut_rdrsp;
V_MEMRAM0 V_MEMRAM1 _c_DMsut_rdreq_buf V_MEMRAM2 DMsut_rdreq;
V_MEMRAM0 V_MEMRAM1 _c_ID_buf V_MEMRAM2 ID;
V_MEMRAM0 V_MEMRAM1 _c_OBC_2_buf V_MEMRAM2 OBC_2;
V_MEMRAM0 V_MEMRAM1 _c_OBC_1_buf V_MEMRAM2 OBC_1;
V_MEMRAM0 V_MEMRAM1 _c_BMS_Diag_16_buf V_MEMRAM2 BMS_Diag_16;
V_MEMRAM0 V_MEMRAM1 _c_BMS_Diag_15_buf V_MEMRAM2 BMS_Diag_15;
V_MEMRAM0 V_MEMRAM1 _c_BMS_Diag_14_buf V_MEMRAM2 BMS_Diag_14;
V_MEMRAM0 V_MEMRAM1 _c_BMS_Diag_13_buf V_MEMRAM2 BMS_Diag_13;
V_MEMRAM0 V_MEMRAM1 _c_BMS_Diag_12_buf V_MEMRAM2 BMS_Diag_12;
V_MEMRAM0 V_MEMRAM1 _c_BMS_Diag_11_buf V_MEMRAM2 BMS_Diag_11;
V_MEMRAM0 V_MEMRAM1 _c_BMS_Diag_10_buf V_MEMRAM2 BMS_Diag_10;
V_MEMRAM0 V_MEMRAM1 _c_BMS_Diag_09_buf V_MEMRAM2 BMS_Diag_09;
V_MEMRAM0 V_MEMRAM1 _c_BMS_Diag_08_buf V_MEMRAM2 BMS_Diag_08;
V_MEMRAM0 V_MEMRAM1 _c_BMS_Diag_07_buf V_MEMRAM2 BMS_Diag_07;
V_MEMRAM0 V_MEMRAM1 _c_BMS_Diag_06_buf V_MEMRAM2 BMS_Diag_06;
V_MEMRAM0 V_MEMRAM1 _c_BMS_Diag_05_buf V_MEMRAM2 BMS_Diag_05;
V_MEMRAM0 V_MEMRAM1 _c_BMS_Diag_04_buf V_MEMRAM2 BMS_Diag_04;
V_MEMRAM0 V_MEMRAM1 _c_BMS_Diag_03_buf V_MEMRAM2 BMS_Diag_03;
V_MEMRAM0 V_MEMRAM1 _c_BMS_Diag_02_buf V_MEMRAM2 BMS_Diag_02;
V_MEMRAM0 V_MEMRAM1 _c_BMS_Diag_01_buf V_MEMRAM2 BMS_Diag_01;
V_MEMRAM0 V_MEMRAM1 _c_BMS_CH2_buf V_MEMRAM2 BMS_CH2;
V_MEMRAM0 V_MEMRAM1 _c_BMS_CH1_buf V_MEMRAM2 BMS_CH1;
/* RAM CATEGORY 2 END */

#if defined(C_COMP_MTRWRKS_MCS12X_MSCAN12)
#if defined(C_ENABLE_XGATE_USED)
#pragma DATA_SEG DEFAULT
#endif

#endif

/* -----------------------------------------------------------------------------
    &&&~ message buffer for group signals
 ----------------------------------------------------------------------------- */

V_MEMRAM0 V_MEMRAM1 _c_Command_grp_buf V_MEMRAM2 Command_grp;
V_MEMRAM0 V_MEMRAM1 _c_fifth_grp_buf V_MEMRAM2 fifth_grp;
V_MEMRAM0 V_MEMRAM1 _c_sixth_grp_buf V_MEMRAM2 sixth_grp;
V_MEMRAM0 V_MEMRAM1 _c_third_grp_buf V_MEMRAM2 third_grp;
V_MEMRAM0 V_MEMRAM1 _c_fourth_grp_buf V_MEMRAM2 fourth_grp;
V_MEMRAM0 V_MEMRAM1 _c_first_grp_buf V_MEMRAM2 first_grp;
V_MEMRAM0 V_MEMRAM1 _c_second_grp_buf V_MEMRAM2 second_grp;
V_MEMRAM0 V_MEMRAM1 _c_response_grp_buf V_MEMRAM2 response_grp;





/* begin Fileversion check */
#ifndef SKIP_MAGIC_NUMBER
#ifdef MAGIC_NUMBER
  #if MAGIC_NUMBER != 184458331
      #error "The magic number of the generated file <C:\work\pr4\bms\nightwing\sw\mmc\proto\canbedded\gen\drv_par.c> is different. Please check time and date of generated files!"
  #endif
#else
  #error "The magic number is not defined in the generated file <C:\work\pr4\bms\nightwing\sw\mmc\proto\canbedded\gen\drv_par.c> "

#endif  /* MAGIC_NUMBER */
#endif  /* SKIP_MAGIC_NUMBER */

/* end Fileversion check */

