Lecture 19 
Transistor Amplifiers (I) 
Common­Source Amplifier 

Outline 
•  Amplifier fundamentals 

•  Common-source amplifier 

• Common-source amplifier with current-source
•  Common-source amplifier with current-source 
supply 

Reading Assignment:
Howe and Sodini; Chapter 8, Sections 8.1-8.4

6.012 Spring 2009 

Lecture 19 

1 

Amplifier Fundamentals 

•  Source resistance RS  is associated only with small 
signal sources 
•  Choose ID  = ISUP 
•  DC output current 
–  IOUT  = 0 
–  VOUT  = 0 

Input� 
sources 

Voltage Input 

RS 

v s 

VBIAS 

+ 

− 

+ 

− 

vIN = VBIAS + v s 

Current Input 

iIN = IBIAS + i s 

Input 

i s 

RS 

IBIAS 

Load 

Intrinsic� 
Amplifier  
V + 
V 

Supply� 
Current � 
ISUP 

ISUP 

iOUT = id 

iD 

Active � 
Device� 
iD = f(input) 

+ 

vOUT 

− 

RL 

V − 

6.012 Spring 2009 

Lecture 19 

2 

2. Common­Source Amplifier:

Consider the following circuit: 
V+
=VDD 

RD 

iR

signal source 

RS 

iD 

+ 

vs 

VBIAS 

vOUT 

-

V ­

=VSS 

signal 
load 

RL 

• Consider intrinsic voltage amplifier - no loading 
•RS  = 0 
•RL  ---> ∞ 
• VGS  = VBIAS  - VSS 

•  VBIAS, RD  and W/L  of MOSFET selected to bias 
transistor in saturation and obtain desired output 
bias point (i.e. VOUT  = 0). 

Watch notation: vOUT(t)=VOUT+vout(t)

6.012 Spring 2009 

Lecture 19 

3 

Load line view of amplifier: 

load line 

IR=ID 

VDD-VSS 
RD 

VBIAS  ­ Vss  = VDD  ­ VSS 
VGG VSS=VDD VSS
-
-

VGG VSS
-
VBIAS  ­ Vss 

VBIAS  ­ Vss  = VT 
VGG VSS=VT
-

0 
VSS 

VDD 

VOUT 

Transfer characteristics of amplifier: 
VOUT 
OUT

VDD 
­ 

VSS 
0 

VT 

Want: 

VDD-VSS 

VGG-VSS
VBIAS  ­ Vss 

•  Bias point calculation; 

•  Limits to signal swing 

•  Small-signal gain; 

•  Frequency response [in a few days] 

6.012 Spring 2009 

Lecture 19 

4 

Bias point: choice of VBIAS, W/L, and RD  to keep 
transistor in saturation and to get proper quiescent VOUT. 

Assume MOSFET is in saturation: 
ID  =  W 
µµµµnCox (VBIAS  − VSS − VT )2

2 L 

IR  = 

VDD  − VOUT
RD 

If we select VOUT=0: 

I D  =  I R  =  W 
W
(
( 
µµµµn C ox  VBIAS  − VSS  −  VT
2 L 

)2  =  VDD 
V
)2
RD 

Then: 

VBIAS  = 

2 ID 
W 
µµµµn Cox 
L 

+ VSS  + VT 

Equation that allows us to compute needed VBIAS  given 
RD  and W/L. 

6.012 Spring 2009 

Lecture 19 

5 

Signal swing: 

VDD 

RD 

signal source 

RS 

vs 

VBIAS 

+ 

vOUT 

-

VSS 
•  Upswing: limited by MOSFET going into cut-off.

= V
vout ,max  = VDD 
v

VDS ,sat  = VGS  − VT  = 

•  Downswing: limited by MOSFET leaving saturation. 
2 I D 
W 
µµµµnC ox 
L 
or 
vout , min  − VSS  = VBIAS  − VSS  − VT 

Then: 

vout ,min  = VBIAS  − VT 

6.012 Spring 2009 

Lecture 19 

6 

Generic view of the effect of loading on 
small­signal operation 

Two-port network view of small-signal equivalent 
circuit model of a voltage amplifier: 

Rin  is input resistance 
Rout  is output resistance 
Avo  is unloaded voltage gain 

Rs 

Rout 

vs 

+ 

-

+ 

vin 

-

Rin 

+
Avovin 

-

input­ 
loading 

unloaded circuit 

+

vout 

-

RL 

output­ 
loading 

Voltage divider at input: 

vin  = Rin 

v s 
Rin  + Rs 
Avo v in 
Rout  + RL 

Voltage divider at output: 

vout  = RL 

Loaded voltage gain: 

vout 
vs 

=  Rin 
Rin  + RS 

Avo 

RL 
RL + Rout 

6.012 Spring 2009 

Lecture 19 

7 

Small­signal voltage gain Avo : draw small-signal 
equivalent circuit model: Remove RL  and RS 

RD 

D 

gmvgs 

ro 

G 

+ 

vgs 

-

S 

+ 

vout 

-

+ 

gmvt 

(ro//RD) 

vout 

-

+ 

vt 

-

+ 

vt 

-

( 
vout  = − g mv t  ro  // RD

) 

Then unloaded voltage gain: 
v out 
Avo  = 
vt 

( 
= − gm  ro // RD

) 

6.012 Spring 2009 

Lecture 19 

8 

Input Resistance 

•  Calculation of input resistance, Rin: 
–  Load amplifier with RL 
–  Apply test voltage (or current) at input, measure test 
current (or voltage). 

For common-source amplifier: 

it 

vt 

+ 
+ 

-

+ 

v
vgs 

-

gmvgs 

(ro//RD) 

RL 

it  = 0 ⇒ Rin  = 

= ∞ 

vt 
it 

No effect of loading at input. 

6.012 Spring 2009 

Lecture 19 

9 

Output Resistance 

•  Calculation of output resistance, Rout: 
–  Load amplifier with RS 
–  Apply test voltage (or current) at output, measure test 
current (or voltage). 

–  Set input source equal zero 

For common-source amplifier: 

RS
RS 

+ 

v
vgs 

-

gmvgs 
g v

(ro//RD)
(r //R )

it 

+
+ 
v
vt

-

( 
v gs  = 0 ⇒ gm v gs  =  0 ⇒ v t  = it  ro  // RD

) 

Rout  = 

v t 
it 

= ro  // RD 

6.012 Spring 2009 

Lecture 19 

10 

Two­port network view of common­source amplifier 
Voltage Amplifier 

Rs 

Rout 

vs 

+ 

-

+ 

vin 

-

Rin 

+ 
Avovin 

-

input 
loading 

Intrinsic circuit 

+ 

vout 

-

RL 

output 
loading 

Avo 

vout 
v s 
( 
= − gm  ro  // RD

=  Rin 
RL 
Rin + RS 
RL  + Rout 
RL 
) 
RL  + ro // RD 

( 
= − gm  ro  // RD  // RL

) 

vout 
vs 

6.012 Spring 2009 

Lecture 19 

11 

Current Source Supply 

I—V characteristics of current source:


iSUP 

I
SUP 

iSUP 

1
r
oc 

+ 

vSUP 

_ 

Equivalent circuit models : 

vSUP 

iSUP 

+ 

vSUP 

_ 

ISUP 

r oc 

r oc 

large-signal model 

small-signal model 

• 

iSUP  = 0 for vSUP  ≤  0 
iSUP  =  ISUP  + vSUP/ roc for vSUP  > 0 
• 
•  High small-signal resistance roc. 

6.012 Spring 2009 

Lecture 19 

12 

3. Common­source amplifier with current­
source supply 

VDD 

signal source


iSUP 

RS


iD 

+ 

vs 

VBIAS 

vOUT 

-

signal 
load 

RL 

VSS 

Loadline View 

iSUP=ID 

load line 

ISUP 

VBIAS-VSS=VDD-VSS 

VBIAS-VSS 

VBIAS-VSS=VT 

0 
VSS 

VDD 

VOUT 

6.012 Spring 2009 

Lecture 19 

13 

Use PMOS for current source supply

VDD 

VB 

iSUP 

signal source 

RS 

iD 

vs 

VBIAS 

vOUT 

VSS 
Bias point: Assume both transistors in saturation

Bias point: Assume both transistors in saturation 
VOUT  = 0. Choose ISUP  and determine VB. 
 
 
ISUP  = − IDp  =  W 
( 
 
 
µµµµpCox  VDD  − VB  + VTp


2 L 
p 

)2 

Set -IDp  = IDn  for VOUT  ~ 0 
 
 
ISUP  =  IDn  =  W 
( 
µµµµnCox  VBIAS  − VSS − VTn
 
 


2 L 
n 

)2 

VBIAS  = 

2 I SUP 
W 
 
 
 
 
L 
n 

µn C ox 

+ VSS  + VTn 

6.012 Spring 2009 

Lecture 19 

14 

Signal swing: 

VDD


VB 

iSUP 

signal source 

RS 

iD 

vs 

VBIAS 

vOUT 

VSS 
•  Upswing: limited by PMOS leaving saturation. 

VSD , sat  = VSG  + VTp  = VDD  − VB  + VTp 

VDD  − vout ,max  = VDD  − VB  + VTp 
vout ,max  = VB  − VTp 

•  Downswing: limited by NMOS leaving saturation. 
•  Same result as with resistive supply current. 
vout ,min  = VBIAS  − VT 

6.012 Spring 2009 

Lecture 19 

15 

3. Common­source amplifier with current­

source supply (contd.)


Current source characterized by high output resistance: 
roc. Significantly higher than amplifier with resistive supply. 

p-channel MOSFET: r = 1/λIDp 
oc 

VDD 

VB 

iSUP 

signal source


RS 

iD

vs 

VBIAS 

vOUT 

•  Voltage gain: Avo  = -gm  (ro//roc). 

VSS 

• 

Input resistance :Rin  = ∞ 

•  Output resistance: Rout  = r o//roc . 

6.012 Spring 2009 

Lecture 19 

16 

Relationship between circuit figures of merit and 
device parameters 

Remember: 

Then: 

W 
gm  =  2 I D  µµµµnCox 
L 
r ≈  1  ∝  L 
o  λλλλn ID 
ID 

Circuit Parameters


Device* 
Parameters 
ISUP  ↑ 
W ↑ 

L ↑ 

|A  | 
|Avo| 
vo

gm(ro//roc) 
↓ 

↑ 

↑ 

RRi 
Rin  Rout 
ou
n
t 
∝ 

ro//roc 
↓ 

-

-

-

-
↑ 

* adjustments are made to VBIAS  so that none of 
the other parameters change 

CS amplifier with current source supply is a good 
voltage amplifier (Rin  high and |Avo| high), but Rout  high 
too ⇒ voltage gain degraded if RL  << r o//roc . 

6.012 Spring 2009 

Lecture 19 

17 

What did we learn today?


Summary of Key Concepts

for CS amplifier


•  Bias Calculations 

•  Signal Swing 

•  Small Signal Circuit Parameters 
–  Voltage Gain - AVO 
–  Input Resistance - Rin 
–  Output Resistance - Rout 
– Output Resistance - R
•  Relationship between small signal circuit and 
device parameters 

6.012 Spring 2009 

Lecture 19 

18 

MIT OpenCourseWare
http://ocw.mit.edu 

6.012 Microelectronic Devices and Circuits 
Spring 2009 

For information about citing these materials or our Terms of Use, visit: http://ocw.mit.edu/terms . 

