// Seed: 2179561035
module module_0;
  wire id_1;
  reg id_2, id_3;
  parameter id_4 = 1;
  logic id_5;
  initial @(posedge id_4) if (-1) id_2 = 1;
  wire id_6;
endmodule
program module_1 #(
    parameter id_3 = 32'd41,
    parameter id_7 = 32'd35
) (
    output wor id_0,
    input supply1 id_1
    , id_6, _id_7,
    output supply1 id_2[-1 'b0 : id_3],
    input wire _id_3,
    input tri1 id_4
);
  wire id_8;
  module_0 modCall_1 ();
  wire [id_3 : id_7  -  1] id_9;
endprogram
