verilog work "adder.v"
verilog work "addsub.v"
