<?xml version="1.0" encoding="utf-8"?>
<feed xmlns="http://www.w3.org/2005/Atom">

  <title><![CDATA[Category: QEMU | SushiHangover]]></title>
  <link href="http://sushihangover.github.io/blog/categories/qemu/atom.xml" rel="self"/>
  <link href="http://sushihangover.github.io/"/>
  <updated>2014-04-22T16:01:21-07:00</updated>
  <id>http://sushihangover.github.io/</id>
  <author>
    <name><![CDATA[Robert N.]]></name>
    
  </author>
  <generator uri="http://octopress.org/">Octopress</generator>

  
  <entry>
    <title type="html"><![CDATA[Qemu 2.0.0 Is Released (or Maybe 1.7.9)]]></title>
    <link href="http://sushihangover.github.io/qemu-2-dot-0-0-is-released-as-1-dot-7-9"/>
    <updated>2014-04-17T23:20:36-07:00</updated>
    <id>http://sushihangover.github.io/qemu-2-dot-0-0-is-released-as-1-dot-7-9</id>
    <content type="html"><![CDATA[<p><a href="http://wiki.qemu.org/Main_Page">{% img left /images/QEMU_logo.png &ldquo;QEMU&rdquo; %}</a> QEMU 2.0.0 is now <a href="http://lists.nongnu.org/archive/html/qemu-devel/2014-04/msg02734.html">released</a>.</p>

<p>The full list of changes are available at: <a href="http://wiki.qemu.org/ChangeLog/2.0">http://wiki.qemu.org/ChangeLog/2.0</a></p>

<p>It appears that doing a checkout of tag &lsquo;v2.0.0&rsquo;, build and install will produce a binary that reports version 1.7.9</p>

<p>{% codeblock %}
git status
HEAD detached at v2.0.0
nothing to commit, working directory clean
qemu-system-arm &mdash;version
QEMU emulator version 1.7.93, Copyright &copy; 2003-2008 Fabrice Bellard
{% endcodeblock %}</p>

<p>I did a quick look and they are pulling the version during the ./configure stage so since I am always on the master (bleed-edge) branch, my installed version shows up as 1.7.9. You will need to checkout, <strong>configure</strong>, build and install to produce a binary that has the correct version (<del>QEMUVERSION</del>) assigned:</p>

<p>{% codeblock %}
qemu-system-arm &mdash;version
QEMU emulator version 2.0.0, Copyright &copy; 2003-2008 Fabrice Bellard
{% endcodeblock %}</p>
]]></content>
  </entry>
  
  <entry>
    <title type="html"><![CDATA[Qemu Machine and CPU List]]></title>
    <link href="http://sushihangover.github.io/qemu-machine-and-cpu-list"/>
    <updated>2014-04-05T12:27:42-07:00</updated>
    <id>http://sushihangover.github.io/qemu-machine-and-cpu-list</id>
    <content type="html"><![CDATA[<p><a href="http://wiki.qemu.org/Main_Page">{% img left /images/QEMU_logo.png &ldquo;QEMU&rdquo; %}</a>I merged the latest changes from QEMU 2.0 RC master into the changes that I am making and noticed that since there is no default ARM &lsquo;machine&rsquo; any more, you can not get a cpu listing without giving it a machine:
{% codeblock %}
qemu-system-arm -cpu help
No machine specified, and there is no default.
Use -machine help to list supported machines!
{% endcodeblock %}
So now, you will need to include any machine (&mdash;machine help) in order to see the cpu listing, using the ARM Cortex-M0+ dev board that I am putting together (<em>sushi-m0plus-board</em>), you can get the cpu listing.</p>

<blockquote><p>The cores; cortex-m0, cortex-m0+ and machine; sushi-m0plus-board, are my additions and not apart of the QEMU main-line code.
{% codeblock %}
qemu-system-arm &mdash;machine sushi-m0plus-board -cpu help
Available CPUs:
  arm1026
  arm1136
  arm1136-r2
  arm1176
  arm11mpcore
  arm926
  arm946
  cortex-a15
  cortex-a8
  cortex-a9
  cortex-m0
  cortex-m0plus
  cortex-m3
  pxa250
  pxa255
  pxa260
  pxa261
  pxa262
  pxa270-a0
  pxa270-a1
  pxa270
  pxa270-b0
  pxa270-b1
  pxa270-c0
  pxa270-c5
  sa1100
  sa1110
  ti925t
{% endcodeblock %}</p></blockquote>
]]></content>
  </entry>
  
  <entry>
    <title type="html"><![CDATA[BKPT: Printf Service Calls on the Cortex-M0]]></title>
    <link href="http://sushihangover.github.io/bkpt-service-calls-on-the-cortex-m0"/>
    <updated>2014-03-26T20:54:58-07:00</updated>
    <id>http://sushihangover.github.io/bkpt-service-calls-on-the-cortex-m0</id>
    <content type="html"><![CDATA[<p><a href="http://www.openjtag.org">{% img left /images/openjtag2_small.jpg &ldquo;OpenJTAG&rdquo; %}</a> I tend to use semi-hosting via QEMU simluation and OpenJTAG/OpenOCD a lot; i.e.: for debugging, simulating sensor input and output, setting the RTC on a board for the first time and while the RMI Monitor interface is built-in to newlib stdio functions like printf, using a library like stdio is not really an option when a core only has 8k of ROM and 2k of RAM. So I need a really small printf routine to use on cores like the <a href="http://www.freescale.com/webapp/sps/site/prod_summary.jsp?code=KL03">Kinetis KL03</a> (MKL03Z32CAF4R)</p>

<p>{% codeblock %}
MEMORY
{
  FLASH (rx)      : ORIGIN = 0x00000000, LENGTH = 0x02000 /<em> 8K </em>/
  RAM (xrw)       : ORIGIN = 0x20000000, LENGTH = 0x00800 /<em> 2K </em>/
}
{% endcodeblock %}</p>

<p>There are a lot of embedded printf routines posted with a variety of features and mine is just a collection/combo of various standard practices. The main difference of mine is it normally uses SVC/BKPT routines to perform the &lsquo;print&rsquo; output and I <em>try</em> to make sure that optimizations via LLVM are taken advantage of.</p>

<p>So the question of how small of a routine is it as otherwise it is useless on something like the &lsquo;world&rsquo;s smallest ARM&rsquo; <a href="http://cache.freescale.com/files/microcontrollers/doc/fact_sheet/KINETISKL03CSPFS.pdf?fpsp=1&amp;Parent_nodeId=1390844042446720950044&amp;Parent_pageType=product">KL03</a>? Lets start with a newlib stdio version that uses the default syscalls that have RMI enabled. First you have to some heap as newlib printf using malloc.
{% codeblock %}</p>

<h1>include &lt;stdio.h></h1>

<h1>include &ldquo;printf_svc.h&rdquo;</h1>

<p>int main (void)
{</p>

<pre><code>printf("BKPT Hello World\n");
printf("How small is this?\n");

svcExit(); // QEMU system exit

while (1) { };
</code></pre>

<p>}
{% endcodeblock %}
The code size of the complete program above is huge if you are trying to run it on a Cortex-M0+ that only has 8K of ROM and 2k of RAM. Over 32K of ROM and 2+K of RAM just to output two lines of code!
{% codeblock %}
   text    data     bss     dec     hex filename
  33160    2304    1256   36720    8f70 bin/main.axf
{% endcodeblock %}
So lets use a printf that is self-contained and uses no heap (malloc) and update our test code:
{% codeblock %}</p>

<h1>include &ldquo;printf.h&rdquo;</h1>

<h1>include &ldquo;printf_svc.h&rdquo;</h1>

<p>void putc (void* p, char c)
{</p>

<pre><code>svcPutChar(&amp;c);
</code></pre>

<p>}</p>

<p>int main (void)
{</p>

<pre><code>set_putc(putc);
printf("BKPT Hello World\n");
printf("How small is this?\n");

svcExit(); // QEMU system exit

while (1) { };
</code></pre>

<p>}
{% endcodeblock %}</p>

<p>Now that is more like it, 2k of ROM and 64 bytes of RAM: Debug code size:
{% codeblock %}
   text    data     bss     dec     hex filename
   2102      64      10    2176     880 bin/main.axf
{% endcodeblock %}</p>

<p>In release configuration it is even better, ~1k of ROM is use, RAM is the same as expected; Release code size, LLVM compiled with -Os, linked with -O4:
{% codeblock %}
   text    data     bss     dec     hex filename
   1106      64      10    1180     49c bin/main.axf
{% endcodeblock %}</p>

<p>Adding 10 more printf statements that each contain a <em>different</em> but static 10 char string only adds 210 bytes to the ROM. Removing the 100 bytes for static string allocation, that breaks down to 10 bytes for the printf call. This can be improved upon a little, but 10 bytes is acceptable for now.
{% codeblock %}
   text    data     bss     dec     hex filename
   1316      64       8    1388     56c bin/main.axf
{% endcodeblock %}</p>

<p>A quick break down of elf size:</p>

<p><strong>text</strong>: your code, vector table plus constants.</p>

<p><strong>data</strong>: Initialized variables, and it counts for RAM and FLASH. The linker allocates data in FLASH which then is <em>copied</em> from ROM to RAM in the startup code (<em>in startup.c via the Reset_Handler function in my case</em>)</p>

<p><strong>bss</strong>: Uninitialized data in RAM which is initialized with zero in the startup code (<em>again see the Reset_Handler function</em>)</p>
]]></content>
  </entry>
  
  <entry>
    <title type="html"><![CDATA[New ARM 'Machines' in QEMU 2.0]]></title>
    <link href="http://sushihangover.github.io/new-arm-features-in-qemu-2-dot-0"/>
    <updated>2014-03-14T23:32:19-07:00</updated>
    <id>http://sushihangover.github.io/new-arm-features-in-qemu-2-dot-0</id>
    <content type="html"><![CDATA[<p><a href="/images/QEMU_new_machine_large.png">{% img left /images/QEMU_new_machine_small.png &ldquo;QEMU 2.0 New ARM Machines&rdquo; %}</a>I been using QEMU a lot recently to model some Cortex-M0+ software that I am working on.</p>

<p>While technically speaking QEMU does not have a &ldquo;Cortex-M0(+)&rdquo; cpu in its feature set, it does have a M3 core and I have used it to create some Cortex-M0+ cpus that model some cores from a couple of ARM vendors, and then added some supporting dev boards (&lsquo;machines&rsquo; per QEMU nomenclature). I&rsquo;ve been waiting till the QEMU 2.0 release to get my new ARM coding sorted out as major versions usually cause large changes in APIs, C headers, usage patterns, etc&hellip; and well, QEMU is tough enough to work through and I did not plan on doing it twice&hellip;</p>

<p>Well, we are getting close, <a href="http://wiki.qemu.org/ChangeLog/2.0">QEMU 2.0 RC0</a> just released as a tar ball (not in the git repo?), so I did the download, configured and built on OS-X for &ldquo;arm-softmmu&rdquo;. Everything is great so far, ran some of my work through it and have not found anything amiss. Interesting that the version that shows up as <strong>QEMU emulator version 1.7.90</strong> (BTW: the version on the git master branch is 1.7.5?)</p>

<p>{% codeblock %}
qemu-system-arm -version
QEMU emulator version 1.7.90, Copyright &copy; 2003-2008 Fabrice Bellard
{% endcodeblock %}</p>

<p>There are a few new machines available:</p>

<pre><code>* canon-a1100          Canon PowerShot A1100 IS
* cubieboard           cubietech cubieboard
* virt                 ARM Virtual Machine
</code></pre>

<p>The <a href="http://cubieboard.org">cubie</a> board makes sense as you can  use it to test Linux image builds and what-not. I am not sure of the usage pattern for the &ldquo;Canon PowerShot A1100 DIGIC&rdquo;, is the <a href="http://en.wikipedia.org/wiki/DIGIC">DIGIC</a> 4 Image Processor available for purchuse? I&rsquo;ll have to look into this one as it leaves me confused.</p>

<p>The interesting one is the fact that there is now a &lsquo;virt&rsquo; machine for ARM. I&rsquo;m not sure that I will personally have a use for using <a href="http://wiki.libvirt.org/page/Virtio">virtio</a> devices in any embedded ARM dev work, but you never know.</p>

<p>Nothing new in the ARM cpu listing, so I guess I will continue with my ARM core and machine work&hellip;</p>

<p>The change log for ARM shows the following:</p>

<pre><code>* Support for "-M virt", a board type that only uses virtio devices
* Support for "-cpu host" when running under KVM
* Support for new 32-bit mode ARMv8 instructions in TCG
* Support for AArch64 disassembling (requires a C++ compiler to be installed on the host)
* Support for AArch64 user-mode emulation
* Initial support for KVM on AArch64 systems (some features such as migration are not yet implemented)
* Support for the Canon PowerShot A1100 DIGIC board using "-M canon-a1100"
* Support for the allwinner-a10-based board "-M cubieboard"
* Support for flow control in the Cadence UART
</code></pre>
]]></content>
  </entry>
  
  <entry>
    <title type="html"><![CDATA[Cortex-M0 & M3 SysTick: Polling vs. Interrupt Driven]]></title>
    <link href="http://sushihangover.github.io/cortex-m-systick-polling-vs-interrupts"/>
    <updated>2014-03-09T19:24:34-07:00</updated>
    <id>http://sushihangover.github.io/cortex-m-systick-polling-vs-interrupts</id>
    <content type="html"><![CDATA[<p><a href="/images/ARM_CortexM_CMSIS_large.png">{% img left /images/ARM_CortexM_CMSIS_small.png &ldquo;CMSIS Version 3 Block Diagram (Source: Arm.com)&rdquo; %}</a>
This time around, lets use the CMSIS abstraction layer to access the SysTick core peripheral.</p>

<p>This peripheral can be used to provide the core timer to an embedded RTOS kernel, such as FreeRTOS, or to provide application timing events to know when to read some attached sensors or such. In the most basic form, it provides a pollable countdown value. This value is decreased from a user settable value (<a href="http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.dai0179b/ar01s02s08.html">Reload Value</a>) on every clock tick. If it configured as an interrupt, the function assigned activates every n+1 clock ticks.</p>

<p>I used Clang/LLVM to compile a simple app that shows you how to set the reload value, read (poll) the internal SysTick value or enable it as an interrupt.</p>

<p>The semihosting output of this app (via QEMU):
{% codeblock lang:bash %}
qemu-system-arm -M lm3s811evb -cpu cortex-m3 -semihosting -kernel  bin/main.axf
SysTick should not be active yet&hellip;
&hellip;Current value: 0
&hellip;Current value: 0
&hellip;Current value: 0
&hellip;Current value: 0
&hellip;Current value: 0
&hellip;Current value: 0
&hellip;Current value: 0
&hellip;Current value: 0
&hellip;Current value: 0
&hellip;Current value: 0
Enable SysTick and lets poll it&hellip;
&hellip;Current value: 6913
&hellip;Current value: 2825
&hellip;Current value: 2450
&hellip;Current value: 2138
&hellip;Current value: 1825
&hellip;Current value: 1525
&hellip;Current value: 1225
&hellip;Current value: 913
&hellip;Current value: 613
&hellip;Current value: 313
Enable SysTick Interrupts and watch local var get incremented&hellip;
&hellip;myTicks = 1; SysTick->VAL = 0
&hellip;myTicks = 2; SysTick->VAL = 3425
&hellip;myTicks = 3; SysTick->VAL = 8725
&hellip;myTicks = 4; SysTick->VAL = 2938
&hellip;myTicks = 5; SysTick->VAL = 8113
&hellip;myTicks = 6; SysTick->VAL = 2550
&hellip;myTicks = 7; SysTick->VAL = 7725
&hellip;myTicks = 8; SysTick->VAL = 2938
&hellip;myTicks = 9; SysTick->VAL = 8125
&hellip;myTicks = 10; SysTick->VAL = 2563
&hellip;myTicks = 11; SysTick->VAL = 8100
&hellip;myTicks = 12; SysTick->VAL = 3038
{% endcodeblock %}</p>

<p>{% codeblock lang:c %}</p>

<h1>include &lt;stdlib.h></h1>

<h1>include &ldquo;CortexM3_xx.h&rdquo;</h1>

<h1>include &lt;core_cm3.h></h1>

<h1>include &lt;stdint.h></h1>

<h1>include &ldquo;svc.h&rdquo;</h1>

<p>volatile uint32_t myTicks;</p>

<p>void SysTick_Handler(void) {
  myTicks++;
  printf(&ldquo;&hellip;myTicks = %lu; SysTick->VAL = %lu\n&rdquo;, myTicks, SysTick->VAL);
}</p>

<p>int main(void) {</p>

<pre><code>printf("SysTick should not be active yet...\n");
for (int x=0; x&lt;10; x++) {
    printf("...Current value: %lu\n", SysTick-&gt;VAL);
}
printf("Enable SysTick and lets poll it...\n");

volatile uint32_t clock = 10000;
SysTick-&gt;LOAD = clock - 1;
/*
    * SysTick_CTRL_CLKSOURCE_Msk : Use core's clock
    * SysTick_CTRL_ENABLE_Msk    : Enable SysTick
    * SysTick_CTRL_TICKINT_Msk   : Active the SysTick interrupt on the NVIC
*/ 
SysTick-&gt;CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
for (int x=0; x&lt;10; x++) {
    printf("...Current value: %lu\n", SysTick-&gt;VAL);
}

printf("Enable SysTick Interrupts and watch local var get incremented...\n");
myTicks = 0;
SysTick-&gt;CTRL = SysTick_CTRL_CLKSOURCE_Msk |  SysTick_CTRL_ENABLE_Msk | SysTick_CTRL_TICKINT_Msk;

while(myTicks &lt;= 10) {
    asm("nop"); // Do nothing till SysTick_Handler been been called at least 10 times
}
exit(0);
</code></pre>

<p>}
{% endcodeblock %}</p>
]]></content>
  </entry>
  
</feed>
