#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed May 15 16:10:26 2024
# Process ID: 29832
# Current directory: C:/Users/Corne/Documents/MEGA/4. Semester/Digital/FPGA_1_MASTER/FPGA_1_MASTER.runs/Master_AND_gate_0_1_synth_1
# Command line: vivado.exe -log Master_AND_gate_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Master_AND_gate_0_1.tcl
# Log file: C:/Users/Corne/Documents/MEGA/4. Semester/Digital/FPGA_1_MASTER/FPGA_1_MASTER.runs/Master_AND_gate_0_1_synth_1/Master_AND_gate_0_1.vds
# Journal file: C:/Users/Corne/Documents/MEGA/4. Semester/Digital/FPGA_1_MASTER/FPGA_1_MASTER.runs/Master_AND_gate_0_1_synth_1\vivado.jou
# Running On: Cornelia, OS: Windows, CPU Frequency: 3110 MHz, CPU Physical cores: 12, Host memory: 16890 MB
#-----------------------------------------------------------
source Master_AND_gate_0_1.tcl -notrace
