  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir /ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1 
INFO: [HLS 200-1611] Setting target device to 'xczu48dr-ffvg1517-2-e'
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir.cpp' from /ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file '/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir.h' from /ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file '/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir.h' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir_test.cpp' from /ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/hls_config.cfg(11)
INFO: [HLS 200-10] Adding test bench file '/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir_test.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=fir' from /ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying ini 'flow_target=vitis' from /ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1465] Applying ini 'part=xczu48dr-ffvg1517-2-e' from /ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying ini 'clock=5' from /ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/hls_config.cfg(7)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from /ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/hls_config.cfg(12)
INFO: [HLS 200-1465] Applying ini 'package.output.format=xo' from /ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/hls_config.cfg(5)
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
WARNING: /apps/xilinx24/Vivado/2024.2/tps/lnx64/jre11.0.16_1 does not exist.

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Tue Feb  4 14:25:18 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/hls_data.json outdir=/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/impl/ip srcdir=/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to /ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/impl/ip/misc
INFO: Copied 11 verilog file(s) to /ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/impl/ip/hdl/verilog
INFO: Copied 8 vhdl file(s) to /ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/impl/ip/hdl/vhdl
INFO: Copied 10 swdriver file(s) to /ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/impl/ip/drivers
ipx::create_core: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1678.762 ; gain = 80.828 ; free physical = 78784 ; free virtual = 157412
INFO: Import ports from HDL: /ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/impl/ip/hdl/vhdl/fir.vhd (fir)
INFO: Add axi4lite interface s_axi_control
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add interrupt interface interrupt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/apps/xilinx24/Vivado/2024.2/data/ip'.
INFO: Add axi4stream interface in_r
INFO: Add axi4stream interface out_r
INFO: Add axi4stream interface a
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP /ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/impl/ip/component.xml
Generating XO file: fir.xo in directory /ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/..
Running: package_xo -xo_path /ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/../fir.xo -kernel_xml /ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/kernel.xml -kernel_name fir -ip_directory /ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/impl/ip -kernel_files {/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/../../fir.cpp /ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/../../fir.h} -hls_directory /ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/impl/misc/hls_files -kernel_json /ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/hls_data.json
INFO: Created IP archive /ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/impl/ip/xilinx_com_hls_fir_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Tue Feb  4 14:25:31 2025...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
WARNING: /apps/xilinx24/Vivado/2024.2/tps/lnx64/jre11.0.16_1 does not exist.

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Tue Feb  4 14:25:44 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_vivado.tcl
# source ./settings.tcl
## set top_module fir
## set language verilog
## set family zynquplus
## set device xczu48dr
## set package -ffvg1517
## set speed -2-e
## set clock ap_clk
## set fsm_ext "off"
## set add_io_buffers false 
# source -notrace ./extraction.tcl
# set vivado_proj_name project
# set vivado_proj_dir .
# set target_device "${device}${package}${speed}"
# set target_clk_period_ns "5.000"
# set target_clk_freq_hz [expr {floor(1000 / $target_clk_period_ns) * 1000000}]
# set other_clks_freq_hz {}
# set ip_vlnv xilinx.com:hls:fir:1.0
# set ip_repo_path ../ip
# set bd_design_name bd_0
# set bd_inst_name hls_inst
# set bd_props {}
# set has_synth true
# set synth_design_args {-directive sdx_optimization_effort_high}
# set synth_dcp ""
# set synth_props {}
# set has_impl 1
# set impl_props {}
# set report_options [dict create]
# dict set report_options report_level 2
# dict set report_options report_max_paths 10
# dict set report_options stdout_hls_reports 1
# dict set report_options stdout_vivado_reports 0
# dict set report_options hls_project fir1
# dict set report_options hls_solution hls
# dict set report_options has_synth $has_synth
# dict set report_options has_impl $has_impl
# dict set report_options vivado_reportbasename $top_module
# dict set report_options vivado_reportdir ./report
# dict set report_options hls_impl_dir ..
# dict set report_options hls_reportdir ../report/$language
# dict set report_options target_clk_period $target_clk_period_ns
# dict set report_options target_device $target_device
# dict set report_options language $language
# dict set report_options clock_name $clock
# dict set report_options error_if_impl_timing_fails false
# dict set report_options topmodule "fir"
# dict set report_options funcmodules {fir_fir_Pipeline_1 fir_fir_Pipeline_read_a fir_fir_Pipeline_sample_loop}
# dict set report_options bindmodules {fir_flow_control_loop_pipe_sequential_init fir_mul_32s_32s_32_1_1 fir_control_s_axi fir_regslice_both}
# dict set report_options max_module_depth 6
# create_project $vivado_proj_name $vivado_proj_dir -part $target_device -force
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1638.262 ; gain = 140.828 ; free physical = 78786 ; free virtual = 157417
# set_property target_language $language [current_project]
# if { ![file exists $ip_repo_path] } {
#   error "Cannot find packaged HLS IP"
# }
# set_property ip_repo_paths [file normalize $ip_repo_path] [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/apps/xilinx24/Vivado/2024.2/data/ip'.
# create_bd_design bd_0
Wrote  : </ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
# set cell_inst [create_bd_cell -type ip -vlnv $ip_vlnv $bd_inst_name]
# if { [llength $bd_props] } { 
#   set_property -dict $bd_props $cell_inst 
# }
# make_bd_pins_external $cell_inst
# make_bd_intf_pins_external $cell_inst
# set bd_clk_ports [get_bd_ports -filter {TYPE==clk}]
# if { $target_clk_freq_hz ne "" } { 
#   foreach bd_clk_port $bd_clk_ports {
#     # Remove "_0" suffix from BD ports & interfaces so they match IP ports 
#     set clk_name [regsub {_0$} [get_property name $bd_clk_port] {}]
#     set port_freq_hz $target_clk_freq_hz
#     if { [dict exists $other_clks_freq_hz $clk_name] } {
#         set port_freq_hz [dict get $other_clks_freq_hz $clk_name]
#     }
#     set_property CONFIG.FREQ_HZ $port_freq_hz $bd_clk_port
#   }
# }
# foreach bd_port [get_bd_intf_ports] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# foreach bd_port [get_bd_ports -filter {INTF!=TRUE}] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# set s_axi_addr_width_min 32
# foreach bd_port [get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}] {
#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]
#   if { $bd_port_addr_width < $s_axi_addr_width_min } {
#     puts "INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min"
#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port
#   }
# }
INFO: Updating /s_axi_control CONFIG.ADDR_WIDTH to 32
# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}
# assign_bd_address
INFO: [BD 41-3093] Triggering Legacy Auto Assign Algorithm
Slave segment '/hls_inst/s_axi_control/Reg' is being assigned into address space '/s_axi_control' at <0x0000_0000 [ 64K ]>.
Wrote  : </ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
Verilog Output written to : /ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]
# add_files -norecurse $toprtl
# set top_inst_name [file root [file tail $toprtl]]
# puts "Using BD top: $top_inst_name"
Using BD top: bd_0_wrapper
# set xdc_files [glob -nocomplain ./*.xdc]
# if { [llength $xdc_files] } {
#     add_files -fileset constrs_1 -norecurse $xdc_files
# }
# launch_runs synth_1 -scripts_only
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Hardware Definition File /ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1874.359 ; gain = 88.039 ; free physical = 78683 ; free virtual = 157314
# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {
#   reset_run [get_runs $run]
# }
# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]
# hls_vivado_reports_setup $report_options
TIMESTAMP: HLS-REPORT: initialize report directories: 2025-02-04 14:26:15 EST
# if { $has_synth || $has_impl } {
#   # synth properties setting
#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]
#   if { ![llength $ip_inst] } {
#       error "Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*"
#   }
#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]
#   if { ![llength $synth_run] } {
#       error "Cannot find synth run for HLS IP: ${ip_inst}*"
#   }
# 
#   if { [llength $synth_design_args] } {
#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run
#   }
# 
#   if { [llength $synth_props] } {
#     set_property -dict $synth_props $synth_run
#   }
# 
#   # launch run synth
#   launch_runs synth_1
#   wait_on_run synth_1
#   # synth reports
#   hls_vivado_reports_synth synth_1 $report_options
#   if { $synth_dcp ne "" } {
#     file mkdir [file dirname $synth_dcp]
#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]
#     if { [llength $run_dcp] != 1 } { error "Cannot find single dcp file for run $synth_run" }
#     file copy -force $run_dcp $synth_dcp
#   }
# }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Tue Feb  4 14:26:15 2025] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Tue Feb  4 14:26:15 2025] Launched synth_1...
Run output will be captured here: /ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/impl/verilog/project.runs/synth_1/runme.log
[Tue Feb  4 14:26:15 2025] Waiting for synth_1 to finish...
WARNING: /apps/xilinx24/Vivado/2024.2/tps/lnx64/jre11.0.16_1 does not exist.

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl

WARNING: /apps/xilinx24/Vivado/2024.2/tps/lnx64/jre11.0.16_1 does not exist.

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Tue Feb  4 14:27:35 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: Dispatch client connection id - 40323
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1653.980 ; gain = 107.828 ; free physical = 78097 ; free virtual = 156735
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/apps/xilinx24/Vivado/2024.2/data/ip'.
Command: synth_design -top bd_0_wrapper -part xczu48dr-ffvg1517-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu48dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu48dr'
INFO: [Common 17-1540] The version limit for your license is '2024.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
INFO: [Device 21-403] Loading part xczu48dr-ffvg1517-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6765
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2970.492 ; gain = 325.812 ; free physical = 76663 ; free virtual = 155295
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/impl/verilog/project.runs/synth_1/.Xil/Vivado-6625-ece-lnx-4511c/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/impl/verilog/project.runs/synth_1/.Xil/Vivado-6625-ece-lnx-4511c/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (0#1) [/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (0#1) [/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3043.477 ; gain = 398.797 ; free physical = 76579 ; free virtual = 155214
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3055.336 ; gain = 410.656 ; free physical = 76570 ; free virtual = 155204
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3055.336 ; gain = 410.656 ; free physical = 76570 ; free virtual = 155204
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3055.352 ; gain = 0.000 ; free physical = 76569 ; free virtual = 155203
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/impl/verilog/fir.xdc]
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3113.230 ; gain = 3.023 ; free physical = 76552 ; free virtual = 155188
Finished Parsing XDC File [/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/impl/verilog/fir.xdc]
Parsing XDC File [/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3113.238 ; gain = 0.000 ; free physical = 76552 ; free virtual = 155189
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3113.238 ; gain = 0.000 ; free physical = 76552 ; free virtual = 155189
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3113.246 ; gain = 468.566 ; free physical = 76544 ; free virtual = 155184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu48dr-ffvg1517-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3121.242 ; gain = 476.562 ; free physical = 76544 ; free virtual = 155184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3121.242 ; gain = 476.562 ; free physical = 76544 ; free virtual = 155184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3121.250 ; gain = 476.570 ; free physical = 76544 ; free virtual = 155184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3121.250 ; gain = 476.570 ; free physical = 76539 ; free virtual = 155180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3604.309 ; gain = 959.629 ; free physical = 76104 ; free virtual = 154741
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3604.309 ; gain = 959.629 ; free physical = 76104 ; free virtual = 154741
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3614.316 ; gain = 969.637 ; free physical = 76097 ; free virtual = 154734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 3771.129 ; gain = 1126.449 ; free physical = 75877 ; free virtual = 154514
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 3771.129 ; gain = 1126.449 ; free physical = 75877 ; free virtual = 154514
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 3771.129 ; gain = 1126.449 ; free physical = 75877 ; free virtual = 154514
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 3771.129 ; gain = 1126.449 ; free physical = 75877 ; free virtual = 154514
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 3771.129 ; gain = 1126.449 ; free physical = 75877 ; free virtual = 154514
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 3771.129 ; gain = 1126.449 ; free physical = 75876 ; free virtual = 154513
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |bd_0_hls_inst |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 3771.129 ; gain = 1126.449 ; free physical = 75877 ; free virtual = 154514
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3771.129 ; gain = 1068.539 ; free physical = 75879 ; free virtual = 154514
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 3771.129 ; gain = 1126.449 ; free physical = 75879 ; free virtual = 154514
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3771.129 ; gain = 0.000 ; free physical = 75879 ; free virtual = 154514
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3771.129 ; gain = 0.000 ; free physical = 76042 ; free virtual = 154677
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 54080bff
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 3771.129 ; gain = 2072.477 ; free physical = 76102 ; free virtual = 154738
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2871.691; main = 2684.971; forked = 225.469
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4981.738; main = 3747.320; forked = 1234.418
INFO: [Common 17-1381] The checkpoint '/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb  4 14:28:38 2025...
[Tue Feb  4 14:28:49 2025] synth_1 finished
wait_on_runs: Time (s): cpu = 00:01:58 ; elapsed = 00:02:34 . Memory (MB): peak = 1878.488 ; gain = 0.000 ; free physical = 78662 ; free virtual = 157294
TIMESTAMP: HLS-REPORT: synthesis open_run: 2025-02-04 14:28:49 EST
INFO: HLS-REPORT: Opening synthesis design database: open_run synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xczu48dr-ffvg1517-2-e
INFO: [Device 21-403] Loading part xczu48dr-ffvg1517-2-e
INFO: [Project 1-454] Reading design checkpoint '/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2745.500 ; gain = 0.000 ; free physical = 77736 ; free virtual = 156373
INFO: [Netlist 29-17] Analyzing 66 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/impl/verilog/fir.xdc]
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2856.059 ; gain = 31.781 ; free physical = 77660 ; free virtual = 156288
Finished Parsing XDC File [/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/impl/verilog/fir.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.371 ; gain = 0.000 ; free physical = 77421 ; free virtual = 156045
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 30 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 30 instances

open_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3100.371 ; gain = 1221.883 ; free physical = 77421 ; free virtual = 156045
TIMESTAMP: HLS-REPORT: synthesis generate_reports_vivado: 2025-02-04 14:29:07 EST
INFO: HLS-REPORT: Running report: report_utilization -file ./report/fir_utilization_synth.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 6 -file ./report/fir_utilization_hierarchical_synth.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/fir_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 4506.207 ; gain = 1405.836 ; free physical = 76240 ; free virtual = 154868
INFO: HLS-REPORT: Running report: report_power -file ./report/fir_power_synth.rpt -xpe ./fir_power.xpe
Command: report_power -file ./report/fir_power_synth.rpt -xpe ./fir_power.xpe
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
12 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/fir_timing_paths_synth.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/fir_design_analysis_synth.rpt
INFO: [Implflow 30-839]  
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report synth -file ./report/fir_failfast_synth.rpt
 -I- design metrics completed in 0 seconds
 -I- DONT_TOUCH metric completed in 0 seconds
 -I- MARK_DEBUG metric completed in 0 seconds
 -I- utilization metrics completed in 1 seconds
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 1 seconds
 -I- average fanout metrics completed in 1 seconds (0 modules)
 -I- non-FD high fanout nets completed in 0 seconds
 -I- path budgeting metrics completed in 1 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | design_1                                                                                |
#  | xczu48dr-ffvg1517-2-e                                                                   |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 0.18%  | OK     |
#  | FD                                                        | 50%       | 0.08%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 0.00%  | OK     |
#  | CARRY8                                                    | 25%       | 0.07%  | OK     |
#  | MUXF7                                                     | 15%       | 0.00%  | OK     |
#  | DSP                                                       | 80%       | 0.70%  | OK     |
#  | RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
#  | URAM                                                      | 80%       | 0.00%  | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 0.70%  | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 7974      | 17     | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 0.94   | OK     |
#  | Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.300ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.208ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file /ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/impl/verilog/report/fir_failfast_synth.rpt
 -I- Number of criteria to review: 0
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 4 seconds
TIMESTAMP: HLS-REPORT: synthesis gen_data_dict_vivado: 2025-02-04 14:29:35 EST
TIMESTAMP: HLS-REPORT: synth extract_util_hier: 2025-02-04 14:29:35 EST
TIMESTAMP: HLS-REPORT: synth get_cell_hier_data: 2025-02-04 14:29:35 EST
TIMESTAMP: HLS-REPORT: synth get_timing_paths: 2025-02-04 14:29:35 EST
TIMESTAMP: HLS-REPORT: synth process timing paths: 2025-02-04 14:29:35 EST
TIMESTAMP: HLS-REPORT: synth get_all_vv_rpt_files: 2025-02-04 14:29:35 EST
TIMESTAMP: HLS-REPORT: synthesis write_reports_vivado: 2025-02-04 14:29:35 EST
HLS EXTRACTION: synth area_totals:  0 425280 850560 4272 2160 0 80
HLS EXTRACTION: synth area_current: 0 778 704 30 0 0 0 0 0 0
HLS EXTRACTION: synth resources_dict: AVAIL_LUT 425280 LUT 778 AVAIL_FF 850560 FF 704 AVAIL_DSP 4272 DSP 30 AVAIL_BRAM 2160 BRAM 0 AVAIL_URAM 80 URAM 0 LATCH 0 SRL 0 AVAIL_CLB 0 CLB 0
INFO: HLS-REPORT: generated /ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/impl/verilog/report/vivado_syn.xml
INFO: HLS-REPORT: generated /ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/impl/report/verilog/fir_export.rpt


Implementation tool: Xilinx Vivado v.2024.2
Project:             fir1
Solution:            hls
Device target:       xczu48dr-ffvg1517-2-e
Report date:         Tue Feb 04 14:29:35 EST 2025

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:            778
FF:             704
DSP:             30
BRAM:             0
URAM:             0
LATCH:            0
SRL:              0
CLB:              0

#=== Final timing ===
CP required:                     5.000
CP achieved post-synthesis:      2.510
Timing met

TIMESTAMP: HLS-REPORT: synthesis end: 2025-02-04 14:29:35 EST
# if { $has_impl } {
#   # launch run impl
#   if { [llength $impl_props] } {
#     set_property -dict $impl_props [get_runs impl_1]
#   }
#   launch_runs impl_1
#   wait_on_run impl_1
#   # impl reports
#   hls_vivado_reports_impl impl_1 $report_options
# }
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4594.250 ; gain = 0.000 ; free physical = 76237 ; free virtual = 154869
WARNING: [Common 17-210] 'write_hwdef' is deprecated.
[Tue Feb  4 14:29:36 2025] Launched impl_1...
Run output will be captured here: /ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/impl/verilog/project.runs/impl_1/runme.log
[Tue Feb  4 14:29:36 2025] Waiting for impl_1 to finish...
WARNING: /apps/xilinx24/Vivado/2024.2/tps/lnx64/jre11.0.16_1 does not exist.

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace

WARNING: /apps/xilinx24/Vivado/2024.2/tps/lnx64/jre11.0.16_1 does not exist.

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Tue Feb  4 14:29:39 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: Dispatch client connection id - 40323
Command: open_checkpoint /ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp
INFO: [Device 21-403] Loading part xczu48dr-ffvg1517-2-e
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2598.824 ; gain = 0.000 ; free physical = 74720 ; free virtual = 153349
INFO: [Netlist 29-17] Analyzing 66 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2632.723 ; gain = 1.008 ; free physical = 74690 ; free virtual = 153321
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3381.262 ; gain = 0.000 ; free physical = 74051 ; free virtual = 152678
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 30 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 30 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2024.2 (64-bit) build 5239630
open_checkpoint: Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 3381.270 ; gain = 1835.121 ; free physical = 74051 ; free virtual = 152678
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/apps/xilinx24/Vivado/2024.2/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu48dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu48dr'
INFO: [Common 17-1540] The version limit for your license is '2024.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.7 . Memory (MB): peak = 3558.203 ; gain = 163.008 ; free physical = 73885 ; free virtual = 152516

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: c26ebe5f

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.89 . Memory (MB): peak = 3558.207 ; gain = 0.000 ; free physical = 73882 ; free virtual = 152512

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: c26ebe5f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3831.191 ; gain = 0.004 ; free physical = 73615 ; free virtual = 152248

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: c26ebe5f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3831.191 ; gain = 0.004 ; free physical = 73615 ; free virtual = 152248
Phase 1 Initialization | Checksum: c26ebe5f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3831.191 ; gain = 0.004 ; free physical = 73615 ; free virtual = 152248

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: c26ebe5f

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3831.191 ; gain = 0.004 ; free physical = 73614 ; free virtual = 152247

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: c26ebe5f

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3831.191 ; gain = 0.004 ; free physical = 73610 ; free virtual = 152242
Phase 2 Timer Update And Timing Data Collection | Checksum: c26ebe5f

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3831.191 ; gain = 0.004 ; free physical = 73610 ; free virtual = 152242

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: c26ebe5f

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3831.191 ; gain = 0.004 ; free physical = 73614 ; free virtual = 152247
Retarget | Checksum: c26ebe5f
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: e585ef2c

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3831.191 ; gain = 0.004 ; free physical = 73614 ; free virtual = 152246
Constant propagation | Checksum: e585ef2c
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3831.191 ; gain = 0.000 ; free physical = 73615 ; free virtual = 152247
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3831.191 ; gain = 0.000 ; free physical = 73613 ; free virtual = 152246
Phase 5 Sweep | Checksum: 13b952b72

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.3 . Memory (MB): peak = 3831.191 ; gain = 0.004 ; free physical = 73614 ; free virtual = 152246
Sweep | Checksum: 13b952b72
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 13b952b72

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3863.207 ; gain = 32.020 ; free physical = 73614 ; free virtual = 152246
BUFG optimization | Checksum: 13b952b72
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 13b952b72

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3863.207 ; gain = 32.020 ; free physical = 73614 ; free virtual = 152246
Shift Register Optimization | Checksum: 13b952b72
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 13b952b72

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3863.207 ; gain = 32.020 ; free physical = 73613 ; free virtual = 152246
Post Processing Netlist | Checksum: 13b952b72
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1130717c7

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3887.219 ; gain = 56.031 ; free physical = 73612 ; free virtual = 152244

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3887.219 ; gain = 0.000 ; free physical = 73613 ; free virtual = 152245
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1130717c7

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.43 . Memory (MB): peak = 3887.219 ; gain = 56.031 ; free physical = 73613 ; free virtual = 152245
Phase 9 Finalization | Checksum: 1130717c7

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.43 . Memory (MB): peak = 3887.219 ; gain = 56.031 ; free physical = 73613 ; free virtual = 152245
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1130717c7

Time (s): cpu = 00:00:00.8 ; elapsed = 00:00:00.43 . Memory (MB): peak = 3887.219 ; gain = 56.031 ; free physical = 73613 ; free virtual = 152245

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1130717c7

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3887.219 ; gain = 0.000 ; free physical = 73613 ; free virtual = 152246

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1130717c7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3887.219 ; gain = 0.000 ; free physical = 73613 ; free virtual = 152246

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3887.219 ; gain = 0.000 ; free physical = 73613 ; free virtual = 152246
Ending Netlist Obfuscation Task | Checksum: 1130717c7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3887.219 ; gain = 0.000 ; free physical = 73614 ; free virtual = 152246
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Vivado 12-24828] Executing command : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4019.324 ; gain = 0.000 ; free physical = 73500 ; free virtual = 152133
INFO: [Common 17-1381] The checkpoint '/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu48dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu48dr'
INFO: [Common 17-1540] The version limit for your license is '2024.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4096.641 ; gain = 0.000 ; free physical = 73418 ; free virtual = 152051
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 9fc28337

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4096.641 ; gain = 0.000 ; free physical = 73418 ; free virtual = 152051
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4096.641 ; gain = 0.000 ; free physical = 73418 ; free virtual = 152051

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9a540250

Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 4763.359 ; gain = 666.719 ; free physical = 72753 ; free virtual = 151380

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 17def347d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 4802.398 ; gain = 705.758 ; free physical = 72746 ; free virtual = 151376

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 17def347d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 4802.398 ; gain = 705.758 ; free physical = 72746 ; free virtual = 151376
Phase 1 Placer Initialization | Checksum: 17def347d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 4802.398 ; gain = 705.758 ; free physical = 72746 ; free virtual = 151376

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 105c17fad

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 4802.398 ; gain = 705.758 ; free physical = 72748 ; free virtual = 151378

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3164] Check ILP status : ILP-based clock placer is skipped.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 105c17fad

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 4802.398 ; gain = 705.758 ; free physical = 72746 ; free virtual = 151376

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 105c17fad

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 5169.387 ; gain = 1072.746 ; free physical = 72339 ; free virtual = 150971

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: a91779b7

Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 5201.398 ; gain = 1104.758 ; free physical = 72338 ; free virtual = 150970

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: a91779b7

Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 5201.398 ; gain = 1104.758 ; free physical = 72338 ; free virtual = 150970
Phase 2.1.1 Partition Driven Placement | Checksum: a91779b7

Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 5201.398 ; gain = 1104.758 ; free physical = 72338 ; free virtual = 150970
Phase 2.1 Floorplanning | Checksum: fe6a35e3

Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 5201.398 ; gain = 1104.758 ; free physical = 72338 ; free virtual = 150970

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: fe6a35e3

Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 5201.398 ; gain = 1104.758 ; free physical = 72337 ; free virtual = 150969

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: fe6a35e3

Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 5201.398 ; gain = 1104.758 ; free physical = 72338 ; free virtual = 150970

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 157fd3f1f

Time (s): cpu = 00:00:57 ; elapsed = 00:00:33 . Memory (MB): peak = 5313.398 ; gain = 1216.758 ; free physical = 72153 ; free virtual = 150783

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1325b4d84

Time (s): cpu = 00:00:58 ; elapsed = 00:00:33 . Memory (MB): peak = 5318.398 ; gain = 1221.758 ; free physical = 72153 ; free virtual = 150783

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 51 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 25 nets or LUTs. Breaked 0 LUT, combined 25 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-69] No nets found for rewiring optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5318.398 ; gain = 0.000 ; free physical = 72153 ; free virtual = 150782

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             25  |                    25  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             25  |                    25  |           0  |           5  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 18ea0a614

Time (s): cpu = 00:00:59 ; elapsed = 00:00:34 . Memory (MB): peak = 5318.398 ; gain = 1221.758 ; free physical = 72154 ; free virtual = 150783
Phase 2.5 Global Place Phase2 | Checksum: 1701afc18

Time (s): cpu = 00:01:13 ; elapsed = 00:00:39 . Memory (MB): peak = 5318.398 ; gain = 1221.758 ; free physical = 72209 ; free virtual = 150839
Phase 2 Global Placement | Checksum: 1701afc18

Time (s): cpu = 00:01:13 ; elapsed = 00:00:39 . Memory (MB): peak = 5318.398 ; gain = 1221.758 ; free physical = 72210 ; free virtual = 150840

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b26da6dd

Time (s): cpu = 00:01:27 ; elapsed = 00:00:43 . Memory (MB): peak = 5318.398 ; gain = 1221.758 ; free physical = 72227 ; free virtual = 150861

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1dbd5ade5

Time (s): cpu = 00:01:27 ; elapsed = 00:00:43 . Memory (MB): peak = 5318.398 ; gain = 1221.758 ; free physical = 72228 ; free virtual = 150861

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 1b7494fd5

Time (s): cpu = 00:01:41 ; elapsed = 00:00:48 . Memory (MB): peak = 5318.398 ; gain = 1221.758 ; free physical = 72224 ; free virtual = 150857

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 1b00c7c46

Time (s): cpu = 00:01:41 ; elapsed = 00:00:48 . Memory (MB): peak = 5318.398 ; gain = 1221.758 ; free physical = 72223 ; free virtual = 150856
Phase 3.3.2 Slice Area Swap | Checksum: 1b00c7c46

Time (s): cpu = 00:01:42 ; elapsed = 00:00:48 . Memory (MB): peak = 5318.398 ; gain = 1221.758 ; free physical = 72223 ; free virtual = 150856
Phase 3.3 Small Shape DP | Checksum: 2b5c9e44e

Time (s): cpu = 00:01:42 ; elapsed = 00:00:48 . Memory (MB): peak = 5318.398 ; gain = 1221.758 ; free physical = 72223 ; free virtual = 150856

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 1ff9241a3

Time (s): cpu = 00:01:42 ; elapsed = 00:00:48 . Memory (MB): peak = 5318.398 ; gain = 1221.758 ; free physical = 72224 ; free virtual = 150857

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 11d0ef35a

Time (s): cpu = 00:01:42 ; elapsed = 00:00:48 . Memory (MB): peak = 5318.398 ; gain = 1221.758 ; free physical = 72224 ; free virtual = 150857
Phase 3 Detail Placement | Checksum: 11d0ef35a

Time (s): cpu = 00:01:42 ; elapsed = 00:00:48 . Memory (MB): peak = 5318.398 ; gain = 1221.758 ; free physical = 72224 ; free virtual = 150857

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 16b8229b5

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.648 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 159116ac1

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.09 . Memory (MB): peak = 5318.398 ; gain = 0.000 ; free physical = 72215 ; free virtual = 150848
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1be8e0dfd

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.12 . Memory (MB): peak = 5318.398 ; gain = 0.000 ; free physical = 72216 ; free virtual = 150849
Phase 4.1.1.1 BUFG Insertion | Checksum: 16b8229b5

Time (s): cpu = 00:02:00 ; elapsed = 00:00:54 . Memory (MB): peak = 5318.398 ; gain = 1221.758 ; free physical = 72216 ; free virtual = 150848

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.648. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 22431ce3c

Time (s): cpu = 00:02:00 ; elapsed = 00:00:54 . Memory (MB): peak = 5318.398 ; gain = 1221.758 ; free physical = 72217 ; free virtual = 150849

Time (s): cpu = 00:02:00 ; elapsed = 00:00:54 . Memory (MB): peak = 5318.398 ; gain = 1221.758 ; free physical = 72217 ; free virtual = 150849
Phase 4.1 Post Commit Optimization | Checksum: 22431ce3c

Time (s): cpu = 00:02:00 ; elapsed = 00:00:54 . Memory (MB): peak = 5318.398 ; gain = 1221.758 ; free physical = 72216 ; free virtual = 150848

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 22431ce3c

Time (s): cpu = 00:02:23 ; elapsed = 00:01:08 . Memory (MB): peak = 5369.387 ; gain = 1272.746 ; free physical = 72150 ; free virtual = 150776

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 22431ce3c

Time (s): cpu = 00:02:23 ; elapsed = 00:01:08 . Memory (MB): peak = 5369.387 ; gain = 1272.746 ; free physical = 72151 ; free virtual = 150777
Phase 4.3 Placer Reporting | Checksum: 22431ce3c

Time (s): cpu = 00:02:24 ; elapsed = 00:01:08 . Memory (MB): peak = 5369.387 ; gain = 1272.746 ; free physical = 72151 ; free virtual = 150777

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5369.387 ; gain = 0.000 ; free physical = 72150 ; free virtual = 150776

Time (s): cpu = 00:02:24 ; elapsed = 00:01:08 . Memory (MB): peak = 5369.387 ; gain = 1272.746 ; free physical = 72150 ; free virtual = 150776
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ea081091

Time (s): cpu = 00:02:24 ; elapsed = 00:01:08 . Memory (MB): peak = 5369.387 ; gain = 1272.746 ; free physical = 72150 ; free virtual = 150776
Ending Placer Task | Checksum: 1111fbbc2

Time (s): cpu = 00:02:24 ; elapsed = 00:01:08 . Memory (MB): peak = 5369.387 ; gain = 1272.746 ; free physical = 72150 ; free virtual = 150776
76 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:28 ; elapsed = 00:01:09 . Memory (MB): peak = 5369.387 ; gain = 1350.047 ; free physical = 72150 ; free virtual = 150776
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.18 . Memory (MB): peak = 5369.387 ; gain = 0.000 ; free physical = 72139 ; free virtual = 150765
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.55 . Memory (MB): peak = 5369.387 ; gain = 0.000 ; free physical = 72148 ; free virtual = 150775
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 5369.387 ; gain = 0.000 ; free physical = 72148 ; free virtual = 150774
Wrote PlaceDB: Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.2 . Memory (MB): peak = 5369.387 ; gain = 0.000 ; free physical = 72142 ; free virtual = 150774
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5369.387 ; gain = 0.000 ; free physical = 72143 ; free virtual = 150774
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 5369.387 ; gain = 0.000 ; free physical = 72140 ; free virtual = 150772
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5369.387 ; gain = 0.000 ; free physical = 72138 ; free virtual = 150770
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5369.387 ; gain = 0.000 ; free physical = 72136 ; free virtual = 150770
Write Physdb Complete: Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.41 . Memory (MB): peak = 5369.387 ; gain = 0.000 ; free physical = 72136 ; free virtual = 150770
INFO: [Common 17-1381] The checkpoint '/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu48dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu48dr'
INFO: [Common 17-1540] The version limit for your license is '2024.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.

Starting Initial Update Timing Task
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 5369.398 ; gain = 0.000 ; free physical = 72137 ; free virtual = 150768
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 1.648 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
88 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5369.398 ; gain = 0.000 ; free physical = 72138 ; free virtual = 150770
Wrote PlaceDB: Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.22 . Memory (MB): peak = 5369.398 ; gain = 0.000 ; free physical = 72134 ; free virtual = 150771
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5369.398 ; gain = 0.000 ; free physical = 72131 ; free virtual = 150768
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 5369.398 ; gain = 0.000 ; free physical = 72131 ; free virtual = 150768
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5369.398 ; gain = 0.000 ; free physical = 72130 ; free virtual = 150768
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5369.398 ; gain = 0.000 ; free physical = 72128 ; free virtual = 150768
Write Physdb Complete: Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.37 . Memory (MB): peak = 5369.398 ; gain = 0.000 ; free physical = 72128 ; free virtual = 150768
INFO: [Common 17-1381] The checkpoint '/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu48dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu48dr'
INFO: [Common 17-1540] The version limit for your license is '2024.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 2ab1088a ConstDB: 0 ShapeSum: 8b6a683e RouteDB: 5b044afa
Nodegraph reading from file.  Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 5369.398 ; gain = 0.000 ; free physical = 72127 ; free virtual = 150762
WARNING: [Route 35-198] Port "s_axi_control_araddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "s_axi_control_awvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_bready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_bready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_rready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_rready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_arvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_arvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out_r_tready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out_r_tready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_tdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_tdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_tdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_tdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_tdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_tdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_tdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_tdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_tdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_tdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_tdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_tdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_tdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_tdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_tdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_tdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_tdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_tdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_tdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_tdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_tdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_tdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_tdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_tdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_tvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_tvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_tdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_tdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_tdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_tdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_tdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_tdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_tdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_tdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_tdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_tdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_tdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_tdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_tdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_tdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_tdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_tdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_tdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_tdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_tdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_tdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_tdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_tdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_tdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_tdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_tdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_tdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_tdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_tdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_tdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_tdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_tdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_tdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_tdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_tdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_tdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_tdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_tdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_tdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_tdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_tdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Post Restoration Checksum: NetGraph: 34f2ff7b | NumContArr: 83aa6fee | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 23def64a3

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 5369.398 ; gain = 0.000 ; free physical = 72132 ; free virtual = 150766

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 23def64a3

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 5369.398 ; gain = 0.000 ; free physical = 72132 ; free virtual = 150766

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 23def64a3

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 5369.398 ; gain = 0.000 ; free physical = 72132 ; free virtual = 150766

Phase 2.3 Global Clock Net Routing
Phase 2.3 Global Clock Net Routing | Checksum: 23def64a3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 5369.398 ; gain = 0.000 ; free physical = 72136 ; free virtual = 150772

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1ce15420e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 5369.398 ; gain = 0.000 ; free physical = 72137 ; free virtual = 150773
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.666  | TNS=0.000  | WHS=0.020  | THS=0.000  |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2827
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2646
  Number of Partially Routed Nets     = 181
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 236e92672

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 5369.398 ; gain = 0.000 ; free physical = 72137 ; free virtual = 150773

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 236e92672

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 5369.398 ; gain = 0.000 ; free physical = 72137 ; free virtual = 150773

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2bb5944df

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 5369.398 ; gain = 0.000 ; free physical = 72136 ; free virtual = 150772
Phase 4 Initial Routing | Checksum: 330a78818

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 5369.398 ; gain = 0.000 ; free physical = 72136 ; free virtual = 150772

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 341
 Number of Nodes with overlaps = 123
 Number of Nodes with overlaps = 45
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
INFO: [Route 35-443] CLB routing congestion detected. Several CLBs have high routing utilization, which can impact timing closure. Congested CLBs and Nets are dumped in: iter_100_CongestedCLBsAndNets.txt
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.335  | TNS=0.000  | WHS=0.043  | THS=0.000  |

Phase 5.1 Global Iteration 0 | Checksum: 3298f05c1

Time (s): cpu = 00:02:12 ; elapsed = 00:01:56 . Memory (MB): peak = 5369.398 ; gain = 0.000 ; free physical = 72055 ; free virtual = 150688

Phase 5.2 Additional Iteration for Hold
Phase 5.2 Additional Iteration for Hold | Checksum: 31b1585ca

Time (s): cpu = 00:02:12 ; elapsed = 00:01:56 . Memory (MB): peak = 5369.398 ; gain = 0.000 ; free physical = 72055 ; free virtual = 150688
Phase 5 Rip-up And Reroute | Checksum: 31b1585ca

Time (s): cpu = 00:02:12 ; elapsed = 00:01:56 . Memory (MB): peak = 5369.398 ; gain = 0.000 ; free physical = 72055 ; free virtual = 150688

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 31b1585ca

Time (s): cpu = 00:02:12 ; elapsed = 00:01:56 . Memory (MB): peak = 5369.398 ; gain = 0.000 ; free physical = 72054 ; free virtual = 150686

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 31b1585ca

Time (s): cpu = 00:02:12 ; elapsed = 00:01:56 . Memory (MB): peak = 5369.398 ; gain = 0.000 ; free physical = 72054 ; free virtual = 150687
Phase 6 Delay and Skew Optimization | Checksum: 31b1585ca

Time (s): cpu = 00:02:12 ; elapsed = 00:01:56 . Memory (MB): peak = 5369.398 ; gain = 0.000 ; free physical = 72054 ; free virtual = 150687

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.335  | TNS=0.000  | WHS=0.043  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 26bf760f7

Time (s): cpu = 00:02:13 ; elapsed = 00:01:56 . Memory (MB): peak = 5369.398 ; gain = 0.000 ; free physical = 72055 ; free virtual = 150687
Phase 7 Post Hold Fix | Checksum: 26bf760f7

Time (s): cpu = 00:02:13 ; elapsed = 00:01:56 . Memory (MB): peak = 5369.398 ; gain = 0.000 ; free physical = 72055 ; free virtual = 150687

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0628908 %
  Global Horizontal Routing Utilization  = 0.0677182 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 26bf760f7

Time (s): cpu = 00:02:14 ; elapsed = 00:01:56 . Memory (MB): peak = 5369.398 ; gain = 0.000 ; free physical = 72116 ; free virtual = 150749

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 26bf760f7

Time (s): cpu = 00:02:14 ; elapsed = 00:01:56 . Memory (MB): peak = 5369.398 ; gain = 0.000 ; free physical = 72116 ; free virtual = 150749

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 26bf760f7

Time (s): cpu = 00:02:14 ; elapsed = 00:01:56 . Memory (MB): peak = 5369.398 ; gain = 0.000 ; free physical = 72115 ; free virtual = 150748

Phase 11 Resolve XTalk
Phase 11 Resolve XTalk | Checksum: 26bf760f7

Time (s): cpu = 00:02:14 ; elapsed = 00:01:56 . Memory (MB): peak = 5369.398 ; gain = 0.000 ; free physical = 72116 ; free virtual = 150748

Phase 12 Post Process Routing
Phase 12 Post Process Routing | Checksum: 26bf760f7

Time (s): cpu = 00:02:14 ; elapsed = 00:01:56 . Memory (MB): peak = 5369.398 ; gain = 0.000 ; free physical = 72116 ; free virtual = 150748

Phase 13 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.335  | TNS=0.000  | WHS=0.043  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 13 Post Router Timing | Checksum: 26bf760f7

Time (s): cpu = 00:02:14 ; elapsed = 00:01:56 . Memory (MB): peak = 5369.398 ; gain = 0.000 ; free physical = 72115 ; free virtual = 150748
Total Elapsed time in route_design: 116.38 secs

Phase 14 Post-Route Event Processing
Phase 14 Post-Route Event Processing | Checksum: 120c4d005

Time (s): cpu = 00:02:14 ; elapsed = 00:01:56 . Memory (MB): peak = 5369.398 ; gain = 0.000 ; free physical = 72117 ; free virtual = 150750
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 120c4d005

Time (s): cpu = 00:02:14 ; elapsed = 00:01:56 . Memory (MB): peak = 5369.398 ; gain = 0.000 ; free physical = 72117 ; free virtual = 150750

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
101 Infos, 90 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:15 ; elapsed = 00:01:57 . Memory (MB): peak = 5369.398 ; gain = 0.000 ; free physical = 72116 ; free virtual = 150748
INFO: [Vivado 12-24828] Executing command : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
121 Infos, 93 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 5425.410 ; gain = 0.000 ; free physical = 72138 ; free virtual = 150767
generate_parallel_reports: Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 5425.410 ; gain = 56.012 ; free physical = 72138 ; free virtual = 150767
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5425.410 ; gain = 0.000 ; free physical = 72139 ; free virtual = 150768
Wrote PlaceDB: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.19 . Memory (MB): peak = 5425.410 ; gain = 0.000 ; free physical = 72137 ; free virtual = 150771
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5425.410 ; gain = 0.000 ; free physical = 72137 ; free virtual = 150771
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 5425.410 ; gain = 0.000 ; free physical = 72135 ; free virtual = 150770
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5425.410 ; gain = 0.000 ; free physical = 72135 ; free virtual = 150770
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5425.410 ; gain = 0.000 ; free physical = 72132 ; free virtual = 150770
Write Physdb Complete: Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.37 . Memory (MB): peak = 5425.410 ; gain = 0.000 ; free physical = 72132 ; free virtual = 150770
INFO: [Common 17-1381] The checkpoint '/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Tue Feb  4 14:33:53 2025...
[Tue Feb  4 14:34:09 2025] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:04:33 . Memory (MB): peak = 4594.250 ; gain = 0.000 ; free physical = 76216 ; free virtual = 154849
TIMESTAMP: HLS-REPORT: implementation open_run: 2025-02-04 14:34:09 EST
INFO: HLS-REPORT: Opening implementation design database: open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4594.250 ; gain = 0.000 ; free physical = 76215 ; free virtual = 154851
INFO: [Netlist 29-17] Analyzing 66 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4594.250 ; gain = 0.000 ; free physical = 76211 ; free virtual = 154846
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4594.250 ; gain = 0.000 ; free physical = 76174 ; free virtual = 154809
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4594.250 ; gain = 0.000 ; free physical = 76167 ; free virtual = 154803
Read PlaceDB: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.15 . Memory (MB): peak = 4594.250 ; gain = 0.000 ; free physical = 76166 ; free virtual = 154803
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4594.250 ; gain = 0.000 ; free physical = 76166 ; free virtual = 154803
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4594.250 ; gain = 0.000 ; free physical = 76167 ; free virtual = 154803
Read Physdb Files: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.24 . Memory (MB): peak = 4594.250 ; gain = 0.000 ; free physical = 76167 ; free virtual = 154803
Restored from archive | CPU: 0.270000 secs | Memory: 4.841644 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.24 . Memory (MB): peak = 4594.250 ; gain = 0.000 ; free physical = 76166 ; free virtual = 154802
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4594.250 ; gain = 0.000 ; free physical = 76166 ; free virtual = 154803
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 30 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 30 instances

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4594.250 ; gain = 0.000 ; free physical = 76166 ; free virtual = 154803
TIMESTAMP: HLS-REPORT: implementation generate_reports_vivado: 2025-02-04 14:34:16 EST
INFO: HLS-REPORT: Running report: report_utilization -file ./report/fir_utilization_routed.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 6 -file ./report/fir_utilization_hierarchical_routed.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/fir_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: HLS-REPORT: Running report: report_power -file ./report/fir_power_routed.rpt -xpe ./fir_power.xpe
Command: report_power -file ./report/fir_power_routed.rpt -xpe ./fir_power.xpe
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
13 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 4694.035 ; gain = 99.785 ; free physical = 76025 ; free virtual = 154660
INFO: HLS-REPORT: Running report: report_route_status -file ./report/fir_status_routed.rpt
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/fir_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/fir_design_analysis_routed.rpt
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report impl -file ./report/fir_failfast_routed.rpt
 -I- design metrics completed in 0 seconds
 -I- DONT_TOUCH metric completed in 0 seconds
 -I- MARK_DEBUG metric completed in 0 seconds
 -I- utilization metrics completed in 1 seconds
 -I- control set metrics completed in 1 seconds
 -I- methodology check metrics completed in 0 seconds
 -I- average fanout metrics completed in 1 seconds (0 modules)
 -I- non-FD high fanout nets completed in 0 seconds
 -I- path budgeting metrics completed in 1 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | impl_1                                                                                  |
#  | xczu48dr-ffvg1517-2-e                                                                   |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 0.18%  | OK     |
#  | FD                                                        | 50%       | 0.08%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 0.00%  | OK     |
#  | CARRY8                                                    | 25%       | 0.07%  | OK     |
#  | MUXF7                                                     | 15%       | 0.00%  | OK     |
#  | DSP                                                       | 80%       | 0.70%  | OK     |
#  | RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
#  | URAM                                                      | 80%       | 0.00%  | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 0.70%  | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 7974      | 17     | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 0.83   | OK     |
#  | Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.300ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.208ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file /ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/impl/verilog/report/fir_failfast_routed.rpt
 -I- Number of criteria to review: 0
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 4 seconds
TIMESTAMP: HLS-REPORT: implementation gen_data_dict_vivado: 2025-02-04 14:34:33 EST
TIMESTAMP: HLS-REPORT: impl extract_util_hier: 2025-02-04 14:34:33 EST
TIMESTAMP: HLS-REPORT: impl get_cell_hier_data: 2025-02-04 14:34:33 EST
TIMESTAMP: HLS-REPORT: impl get_timing_paths: 2025-02-04 14:34:33 EST
TIMESTAMP: HLS-REPORT: impl process timing paths: 2025-02-04 14:34:33 EST
TIMESTAMP: HLS-REPORT: impl get_all_vv_rpt_files: 2025-02-04 14:34:33 EST
TIMESTAMP: HLS-REPORT: implementation write_reports_vivado: 2025-02-04 14:34:33 EST
HLS EXTRACTION: impl area_totals:  0 425280 850560 4272 2160 53160 80
HLS EXTRACTION: impl area_current: 0 753 704 30 0 0 0 190 0 0
HLS EXTRACTION: impl resources_dict: AVAIL_LUT 425280 LUT 753 AVAIL_FF 850560 FF 704 AVAIL_DSP 4272 DSP 30 AVAIL_BRAM 2160 BRAM 0 AVAIL_URAM 80 URAM 0 LATCH 0 SRL 0 AVAIL_CLB 53160 CLB 190
INFO: HLS-REPORT: generated /ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/impl/verilog/report/vivado_impl.xml
INFO: HLS-REPORT: generated /ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/impl/report/verilog/fir_export.rpt


Implementation tool: Xilinx Vivado v.2024.2
Project:             fir1
Solution:            hls
Device target:       xczu48dr-ffvg1517-2-e
Report date:         Tue Feb 04 14:34:33 EST 2025

#=== Post-Implementation Resource usage ===
SLICE:            0
LUT:            753
FF:             704
DSP:             30
BRAM:             0
URAM:             0
LATCH:            0
SRL:              0
CLB:            190

#=== Final timing ===
CP required:                     5.000
CP achieved post-synthesis:      2.510
CP achieved post-implementation: 3.649
Timing met

TIMESTAMP: HLS-REPORT: implementation end: 2025-02-04 14:34:33 EST
INFO: HLS-REPORT: impl run complete: worst setup slack (WNS)=1.350958, worst hold slack (WHS)=0.043683, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
# hls_vivado_reports_finalize $report_options
TIMESTAMP: HLS-REPORT: all reports complete: 2025-02-04 14:34:33 EST
INFO: [Common 17-206] Exiting Vivado at Tue Feb  4 14:34:33 2025...
INFO: [HLS 200-802] Generated output file fir1/fir.xo
INFO: [HLS 200-112] Total CPU user time: 238.81 seconds. Total CPU system time: 17.73 seconds. Total elapsed time: 576.3 seconds; peak allocated memory: 832.359 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 9m 40s
