// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module my_prj_decision_function_95 (
        ap_clk,
        ap_rst,
        x_0_val,
        x_1_val,
        x_2_val,
        x_3_val,
        x_4_val,
        x_5_val,
        x_6_val,
        x_9_val,
        x_11_val,
        x_12_val,
        x_14_val,
        x_15_val,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] x_0_val;
input  [17:0] x_1_val;
input  [17:0] x_2_val;
input  [17:0] x_3_val;
input  [17:0] x_4_val;
input  [17:0] x_5_val;
input  [17:0] x_6_val;
input  [17:0] x_9_val;
input  [17:0] x_11_val;
input  [17:0] x_12_val;
input  [17:0] x_14_val;
input  [17:0] x_15_val;
output  [10:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_304_p2;
reg   [0:0] icmp_ln86_reg_1164;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1164_pp0_iter1_reg;
wire   [0:0] icmp_ln86_119_fu_310_p2;
reg   [0:0] icmp_ln86_119_reg_1171;
reg   [0:0] icmp_ln86_119_reg_1171_pp0_iter1_reg;
wire   [0:0] icmp_ln86_120_fu_316_p2;
reg   [0:0] icmp_ln86_120_reg_1177;
wire   [0:0] icmp_ln86_121_fu_322_p2;
reg   [0:0] icmp_ln86_121_reg_1183;
reg   [0:0] icmp_ln86_121_reg_1183_pp0_iter1_reg;
wire   [0:0] icmp_ln86_122_fu_328_p2;
reg   [0:0] icmp_ln86_122_reg_1189;
reg   [0:0] icmp_ln86_122_reg_1189_pp0_iter1_reg;
reg   [0:0] icmp_ln86_122_reg_1189_pp0_iter2_reg;
reg   [0:0] icmp_ln86_122_reg_1189_pp0_iter3_reg;
wire   [0:0] icmp_ln86_123_fu_334_p2;
reg   [0:0] icmp_ln86_123_reg_1195;
reg   [0:0] icmp_ln86_123_reg_1195_pp0_iter1_reg;
reg   [0:0] icmp_ln86_123_reg_1195_pp0_iter2_reg;
reg   [0:0] icmp_ln86_123_reg_1195_pp0_iter3_reg;
wire   [0:0] icmp_ln86_124_fu_340_p2;
reg   [0:0] icmp_ln86_124_reg_1201;
wire   [0:0] icmp_ln86_125_fu_346_p2;
reg   [0:0] icmp_ln86_125_reg_1207;
reg   [0:0] icmp_ln86_125_reg_1207_pp0_iter1_reg;
reg   [0:0] icmp_ln86_125_reg_1207_pp0_iter2_reg;
wire   [0:0] icmp_ln86_126_fu_352_p2;
reg   [0:0] icmp_ln86_126_reg_1213;
reg   [0:0] icmp_ln86_126_reg_1213_pp0_iter1_reg;
reg   [0:0] icmp_ln86_126_reg_1213_pp0_iter2_reg;
wire   [0:0] icmp_ln86_127_fu_358_p2;
reg   [0:0] icmp_ln86_127_reg_1219;
reg   [0:0] icmp_ln86_127_reg_1219_pp0_iter1_reg;
reg   [0:0] icmp_ln86_127_reg_1219_pp0_iter2_reg;
reg   [0:0] icmp_ln86_127_reg_1219_pp0_iter3_reg;
wire   [0:0] icmp_ln86_128_fu_364_p2;
reg   [0:0] icmp_ln86_128_reg_1225;
reg   [0:0] icmp_ln86_128_reg_1225_pp0_iter1_reg;
reg   [0:0] icmp_ln86_128_reg_1225_pp0_iter2_reg;
reg   [0:0] icmp_ln86_128_reg_1225_pp0_iter3_reg;
reg   [0:0] icmp_ln86_128_reg_1225_pp0_iter4_reg;
wire   [0:0] icmp_ln86_129_fu_370_p2;
reg   [0:0] icmp_ln86_129_reg_1231;
reg   [0:0] icmp_ln86_129_reg_1231_pp0_iter1_reg;
reg   [0:0] icmp_ln86_129_reg_1231_pp0_iter2_reg;
reg   [0:0] icmp_ln86_129_reg_1231_pp0_iter3_reg;
reg   [0:0] icmp_ln86_129_reg_1231_pp0_iter4_reg;
reg   [0:0] icmp_ln86_129_reg_1231_pp0_iter5_reg;
wire   [0:0] icmp_ln86_130_fu_376_p2;
reg   [0:0] icmp_ln86_130_reg_1237;
wire   [0:0] icmp_ln86_131_fu_382_p2;
reg   [0:0] icmp_ln86_131_reg_1243;
reg   [0:0] icmp_ln86_131_reg_1243_pp0_iter1_reg;
wire   [0:0] icmp_ln86_132_fu_388_p2;
reg   [0:0] icmp_ln86_132_reg_1248;
reg   [0:0] icmp_ln86_132_reg_1248_pp0_iter1_reg;
wire   [0:0] icmp_ln86_133_fu_394_p2;
reg   [0:0] icmp_ln86_133_reg_1253;
reg   [0:0] icmp_ln86_133_reg_1253_pp0_iter1_reg;
reg   [0:0] icmp_ln86_133_reg_1253_pp0_iter2_reg;
wire   [0:0] icmp_ln86_134_fu_400_p2;
reg   [0:0] icmp_ln86_134_reg_1258;
reg   [0:0] icmp_ln86_134_reg_1258_pp0_iter1_reg;
reg   [0:0] icmp_ln86_134_reg_1258_pp0_iter2_reg;
wire   [0:0] icmp_ln86_135_fu_406_p2;
reg   [0:0] icmp_ln86_135_reg_1263;
reg   [0:0] icmp_ln86_135_reg_1263_pp0_iter1_reg;
reg   [0:0] icmp_ln86_135_reg_1263_pp0_iter2_reg;
wire   [0:0] icmp_ln86_136_fu_412_p2;
reg   [0:0] icmp_ln86_136_reg_1268;
reg   [0:0] icmp_ln86_136_reg_1268_pp0_iter1_reg;
reg   [0:0] icmp_ln86_136_reg_1268_pp0_iter2_reg;
reg   [0:0] icmp_ln86_136_reg_1268_pp0_iter3_reg;
wire   [0:0] icmp_ln86_137_fu_418_p2;
reg   [0:0] icmp_ln86_137_reg_1273;
reg   [0:0] icmp_ln86_137_reg_1273_pp0_iter1_reg;
reg   [0:0] icmp_ln86_137_reg_1273_pp0_iter2_reg;
reg   [0:0] icmp_ln86_137_reg_1273_pp0_iter3_reg;
wire   [0:0] icmp_ln86_138_fu_424_p2;
reg   [0:0] icmp_ln86_138_reg_1278;
reg   [0:0] icmp_ln86_138_reg_1278_pp0_iter1_reg;
reg   [0:0] icmp_ln86_138_reg_1278_pp0_iter2_reg;
reg   [0:0] icmp_ln86_138_reg_1278_pp0_iter3_reg;
wire   [0:0] icmp_ln86_139_fu_430_p2;
reg   [0:0] icmp_ln86_139_reg_1283;
reg   [0:0] icmp_ln86_139_reg_1283_pp0_iter1_reg;
reg   [0:0] icmp_ln86_139_reg_1283_pp0_iter2_reg;
reg   [0:0] icmp_ln86_139_reg_1283_pp0_iter3_reg;
reg   [0:0] icmp_ln86_139_reg_1283_pp0_iter4_reg;
wire   [0:0] icmp_ln86_140_fu_436_p2;
reg   [0:0] icmp_ln86_140_reg_1288;
reg   [0:0] icmp_ln86_140_reg_1288_pp0_iter1_reg;
reg   [0:0] icmp_ln86_140_reg_1288_pp0_iter2_reg;
reg   [0:0] icmp_ln86_140_reg_1288_pp0_iter3_reg;
reg   [0:0] icmp_ln86_140_reg_1288_pp0_iter4_reg;
wire   [0:0] icmp_ln86_141_fu_442_p2;
reg   [0:0] icmp_ln86_141_reg_1293;
reg   [0:0] icmp_ln86_141_reg_1293_pp0_iter1_reg;
reg   [0:0] icmp_ln86_141_reg_1293_pp0_iter2_reg;
reg   [0:0] icmp_ln86_141_reg_1293_pp0_iter3_reg;
reg   [0:0] icmp_ln86_141_reg_1293_pp0_iter4_reg;
wire   [0:0] icmp_ln86_142_fu_448_p2;
reg   [0:0] icmp_ln86_142_reg_1298;
reg   [0:0] icmp_ln86_142_reg_1298_pp0_iter1_reg;
reg   [0:0] icmp_ln86_142_reg_1298_pp0_iter2_reg;
reg   [0:0] icmp_ln86_142_reg_1298_pp0_iter3_reg;
reg   [0:0] icmp_ln86_142_reg_1298_pp0_iter4_reg;
reg   [0:0] icmp_ln86_142_reg_1298_pp0_iter5_reg;
wire   [0:0] icmp_ln86_143_fu_454_p2;
reg   [0:0] icmp_ln86_143_reg_1303;
reg   [0:0] icmp_ln86_143_reg_1303_pp0_iter1_reg;
reg   [0:0] icmp_ln86_143_reg_1303_pp0_iter2_reg;
reg   [0:0] icmp_ln86_143_reg_1303_pp0_iter3_reg;
reg   [0:0] icmp_ln86_143_reg_1303_pp0_iter4_reg;
reg   [0:0] icmp_ln86_143_reg_1303_pp0_iter5_reg;
reg   [0:0] icmp_ln86_143_reg_1303_pp0_iter6_reg;
wire   [0:0] xor_ln104_fu_460_p2;
reg   [0:0] xor_ln104_reg_1308;
wire   [0:0] and_ln102_fu_466_p2;
reg   [0:0] and_ln102_reg_1314;
wire   [0:0] and_ln102_147_fu_470_p2;
reg   [0:0] and_ln102_147_reg_1320;
reg   [0:0] and_ln102_147_reg_1320_pp0_iter2_reg;
reg   [0:0] and_ln102_147_reg_1320_pp0_iter3_reg;
reg   [0:0] and_ln102_147_reg_1320_pp0_iter4_reg;
wire   [0:0] and_ln102_148_fu_484_p2;
reg   [0:0] and_ln102_148_reg_1327;
reg   [0:0] and_ln102_148_reg_1327_pp0_iter2_reg;
wire   [0:0] and_ln104_25_fu_499_p2;
reg   [0:0] and_ln104_25_reg_1334;
wire   [0:0] and_ln102_157_fu_505_p2;
reg   [0:0] and_ln102_157_reg_1340;
reg   [0:0] and_ln102_157_reg_1340_pp0_iter2_reg;
reg   [0:0] and_ln102_157_reg_1340_pp0_iter3_reg;
reg   [0:0] and_ln102_157_reg_1340_pp0_iter4_reg;
reg   [0:0] and_ln102_157_reg_1340_pp0_iter5_reg;
reg   [0:0] and_ln102_157_reg_1340_pp0_iter6_reg;
wire   [0:0] and_ln104_26_fu_515_p2;
reg   [0:0] and_ln104_26_reg_1346;
wire   [0:0] and_ln104_fu_526_p2;
reg   [0:0] and_ln104_reg_1353;
reg   [0:0] and_ln104_reg_1353_pp0_iter3_reg;
wire   [0:0] and_ln104_23_fu_536_p2;
reg   [0:0] and_ln104_23_reg_1359;
wire   [0:0] and_ln102_153_fu_545_p2;
reg   [0:0] and_ln102_153_reg_1364;
wire   [0:0] or_ln117_107_fu_601_p2;
reg   [0:0] or_ln117_107_reg_1370;
wire   [2:0] select_ln117_119_fu_615_p3;
reg   [2:0] select_ln117_119_reg_1375;
wire   [0:0] or_ln117_109_fu_623_p2;
reg   [0:0] or_ln117_109_reg_1380;
wire   [0:0] or_ln117_113_fu_628_p2;
reg   [0:0] or_ln117_113_reg_1387;
reg   [0:0] or_ln117_113_reg_1387_pp0_iter3_reg;
wire   [0:0] or_ln117_119_fu_633_p2;
reg   [0:0] or_ln117_119_reg_1395;
reg   [0:0] or_ln117_119_reg_1395_pp0_iter3_reg;
reg   [0:0] or_ln117_119_reg_1395_pp0_iter4_reg;
wire   [0:0] and_ln102_149_fu_638_p2;
reg   [0:0] and_ln102_149_reg_1404;
wire   [0:0] and_ln102_154_fu_652_p2;
reg   [0:0] and_ln102_154_reg_1410;
wire   [3:0] select_ln117_125_fu_743_p3;
reg   [3:0] select_ln117_125_reg_1415;
wire   [0:0] or_ln117_115_fu_750_p2;
reg   [0:0] or_ln117_115_reg_1420;
wire   [0:0] and_ln102_150_fu_755_p2;
reg   [0:0] and_ln102_150_reg_1426;
wire   [0:0] and_ln104_24_fu_764_p2;
reg   [0:0] and_ln104_24_reg_1432;
reg   [0:0] and_ln104_24_reg_1432_pp0_iter5_reg;
wire   [0:0] and_ln102_155_fu_779_p2;
reg   [0:0] and_ln102_155_reg_1438;
wire   [4:0] select_ln117_131_fu_870_p3;
reg   [4:0] select_ln117_131_reg_1443;
wire   [0:0] or_ln117_121_fu_877_p2;
reg   [0:0] or_ln117_121_reg_1448;
wire   [0:0] or_ln117_125_fu_960_p2;
reg   [0:0] or_ln117_125_reg_1454;
wire   [4:0] select_ln117_137_fu_974_p3;
reg   [4:0] select_ln117_137_reg_1459;
wire   [0:0] or_ln117_127_fu_982_p2;
reg   [0:0] or_ln117_127_reg_1464;
reg   [0:0] or_ln117_127_reg_1464_pp0_iter6_reg;
wire   [4:0] select_ln117_139_fu_1013_p3;
reg   [4:0] select_ln117_139_reg_1471;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_58_fu_474_p2;
wire   [0:0] and_ln104_22_fu_479_p2;
wire   [0:0] xor_ln104_61_fu_494_p2;
wire   [0:0] and_ln102_151_fu_489_p2;
wire   [0:0] xor_ln104_68_fu_510_p2;
wire   [0:0] xor_ln104_57_fu_521_p2;
wire   [0:0] xor_ln104_59_fu_531_p2;
wire   [0:0] and_ln102_152_fu_541_p2;
wire   [0:0] and_ln102_158_fu_550_p2;
wire   [0:0] or_ln117_fu_559_p2;
wire   [1:0] select_ln117_fu_564_p3;
wire   [1:0] select_ln117_116_fu_575_p3;
wire   [0:0] or_ln117_105_fu_571_p2;
wire   [0:0] and_ln102_159_fu_554_p2;
wire   [2:0] zext_ln117_fu_583_p1;
wire   [0:0] or_ln117_106_fu_587_p2;
wire   [2:0] select_ln117_117_fu_593_p3;
wire   [2:0] select_ln117_118_fu_607_p3;
wire   [0:0] xor_ln104_62_fu_642_p2;
wire   [0:0] and_ln102_160_fu_657_p2;
wire   [0:0] xor_ln104_63_fu_647_p2;
wire   [0:0] and_ln102_163_fu_671_p2;
wire   [0:0] and_ln102_161_fu_662_p2;
wire   [0:0] or_ln117_108_fu_681_p2;
wire   [2:0] select_ln117_120_fu_686_p3;
wire   [0:0] and_ln102_162_fu_667_p2;
wire   [3:0] zext_ln117_13_fu_693_p1;
wire   [0:0] or_ln117_110_fu_697_p2;
wire   [3:0] select_ln117_121_fu_702_p3;
wire   [0:0] or_ln117_111_fu_709_p2;
wire   [0:0] and_ln102_164_fu_676_p2;
wire   [3:0] select_ln117_122_fu_713_p3;
wire   [0:0] or_ln117_112_fu_721_p2;
wire   [3:0] select_ln117_123_fu_727_p3;
wire   [3:0] select_ln117_124_fu_735_p3;
wire   [0:0] xor_ln104_60_fu_759_p2;
wire   [0:0] xor_ln104_64_fu_769_p2;
wire   [0:0] and_ln102_166_fu_788_p2;
wire   [0:0] xor_ln104_65_fu_774_p2;
wire   [0:0] and_ln102_168_fu_798_p2;
wire   [0:0] and_ln102_165_fu_784_p2;
wire   [0:0] or_ln117_114_fu_808_p2;
wire   [0:0] and_ln102_167_fu_793_p2;
wire   [3:0] select_ln117_126_fu_813_p3;
wire   [0:0] or_ln117_116_fu_820_p2;
wire   [3:0] select_ln117_127_fu_825_p3;
wire   [3:0] select_ln117_128_fu_836_p3;
wire   [0:0] or_ln117_117_fu_832_p2;
wire   [0:0] and_ln102_169_fu_803_p2;
wire   [4:0] zext_ln117_14_fu_844_p1;
wire   [0:0] or_ln117_118_fu_848_p2;
wire   [4:0] select_ln117_129_fu_854_p3;
wire   [4:0] select_ln117_130_fu_862_p3;
wire   [0:0] xor_ln104_66_fu_882_p2;
wire   [0:0] and_ln102_171_fu_895_p2;
wire   [0:0] and_ln102_156_fu_887_p2;
wire   [0:0] and_ln102_170_fu_891_p2;
wire   [0:0] or_ln117_120_fu_910_p2;
wire   [0:0] and_ln102_172_fu_900_p2;
wire   [4:0] select_ln117_132_fu_915_p3;
wire   [0:0] or_ln117_122_fu_922_p2;
wire   [4:0] select_ln117_133_fu_927_p3;
wire   [0:0] or_ln117_123_fu_934_p2;
wire   [0:0] and_ln102_173_fu_905_p2;
wire   [4:0] select_ln117_134_fu_938_p3;
wire   [0:0] or_ln117_124_fu_946_p2;
wire   [4:0] select_ln117_135_fu_952_p3;
wire   [4:0] select_ln117_136_fu_966_p3;
wire   [0:0] xor_ln104_67_fu_986_p2;
wire   [0:0] and_ln102_174_fu_991_p2;
wire   [0:0] and_ln102_175_fu_996_p2;
wire   [0:0] or_ln117_126_fu_1001_p2;
wire   [4:0] select_ln117_138_fu_1006_p3;
wire   [0:0] and_ln102_176_fu_1020_p2;
wire   [0:0] or_ln117_128_fu_1024_p2;
wire   [10:0] tmp_fu_1040_p55;
wire   [4:0] tmp_fu_1040_p56;
wire   [0:0] or_ln117_129_fu_1029_p2;
wire   [10:0] tmp_fu_1040_p57;
reg   [17:0] x_0_val_int_reg;
reg   [17:0] x_1_val_int_reg;
reg   [17:0] x_2_val_int_reg;
reg   [17:0] x_3_val_int_reg;
reg   [17:0] x_4_val_int_reg;
reg   [17:0] x_5_val_int_reg;
reg   [17:0] x_6_val_int_reg;
reg   [17:0] x_9_val_int_reg;
reg   [17:0] x_11_val_int_reg;
reg   [17:0] x_12_val_int_reg;
reg   [17:0] x_14_val_int_reg;
reg   [17:0] x_15_val_int_reg;
wire   [4:0] tmp_fu_1040_p1;
wire   [4:0] tmp_fu_1040_p3;
wire   [4:0] tmp_fu_1040_p5;
wire   [4:0] tmp_fu_1040_p7;
wire   [4:0] tmp_fu_1040_p9;
wire   [4:0] tmp_fu_1040_p11;
wire   [4:0] tmp_fu_1040_p13;
wire   [4:0] tmp_fu_1040_p15;
wire   [4:0] tmp_fu_1040_p17;
wire   [4:0] tmp_fu_1040_p19;
wire   [4:0] tmp_fu_1040_p21;
wire   [4:0] tmp_fu_1040_p23;
wire   [4:0] tmp_fu_1040_p25;
wire   [4:0] tmp_fu_1040_p27;
wire   [4:0] tmp_fu_1040_p29;
wire  signed [4:0] tmp_fu_1040_p31;
wire  signed [4:0] tmp_fu_1040_p33;
wire  signed [4:0] tmp_fu_1040_p35;
wire  signed [4:0] tmp_fu_1040_p37;
wire  signed [4:0] tmp_fu_1040_p39;
wire  signed [4:0] tmp_fu_1040_p41;
wire  signed [4:0] tmp_fu_1040_p43;
wire  signed [4:0] tmp_fu_1040_p45;
wire  signed [4:0] tmp_fu_1040_p47;
wire  signed [4:0] tmp_fu_1040_p49;
wire  signed [4:0] tmp_fu_1040_p51;
wire  signed [4:0] tmp_fu_1040_p53;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) my_prj_sparsemux_55_5_11_1_1_x #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h1 ),
    .din0_WIDTH( 11 ),
    .CASE1( 5'h2 ),
    .din1_WIDTH( 11 ),
    .CASE2( 5'h3 ),
    .din2_WIDTH( 11 ),
    .CASE3( 5'h4 ),
    .din3_WIDTH( 11 ),
    .CASE4( 5'h5 ),
    .din4_WIDTH( 11 ),
    .CASE5( 5'h6 ),
    .din5_WIDTH( 11 ),
    .CASE6( 5'h7 ),
    .din6_WIDTH( 11 ),
    .CASE7( 5'h8 ),
    .din7_WIDTH( 11 ),
    .CASE8( 5'h9 ),
    .din8_WIDTH( 11 ),
    .CASE9( 5'hA ),
    .din9_WIDTH( 11 ),
    .CASE10( 5'hB ),
    .din10_WIDTH( 11 ),
    .CASE11( 5'hC ),
    .din11_WIDTH( 11 ),
    .CASE12( 5'hD ),
    .din12_WIDTH( 11 ),
    .CASE13( 5'hE ),
    .din13_WIDTH( 11 ),
    .CASE14( 5'hF ),
    .din14_WIDTH( 11 ),
    .CASE15( 5'h10 ),
    .din15_WIDTH( 11 ),
    .CASE16( 5'h11 ),
    .din16_WIDTH( 11 ),
    .CASE17( 5'h12 ),
    .din17_WIDTH( 11 ),
    .CASE18( 5'h13 ),
    .din18_WIDTH( 11 ),
    .CASE19( 5'h14 ),
    .din19_WIDTH( 11 ),
    .CASE20( 5'h15 ),
    .din20_WIDTH( 11 ),
    .CASE21( 5'h16 ),
    .din21_WIDTH( 11 ),
    .CASE22( 5'h17 ),
    .din22_WIDTH( 11 ),
    .CASE23( 5'h18 ),
    .din23_WIDTH( 11 ),
    .CASE24( 5'h19 ),
    .din24_WIDTH( 11 ),
    .CASE25( 5'h1A ),
    .din25_WIDTH( 11 ),
    .CASE26( 5'h1B ),
    .din26_WIDTH( 11 ),
    .def_WIDTH( 11 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 11 ))
sparsemux_55_5_11_1_1_x_U1604(
    .din0(11'd1461),
    .din1(11'd443),
    .din2(11'd1704),
    .din3(11'd31),
    .din4(11'd1648),
    .din5(11'd327),
    .din6(11'd19),
    .din7(11'd116),
    .din8(11'd1992),
    .din9(11'd248),
    .din10(11'd2009),
    .din11(11'd3),
    .din12(11'd2019),
    .din13(11'd2046),
    .din14(11'd83),
    .din15(11'd96),
    .din16(11'd16),
    .din17(11'd1949),
    .din18(11'd20),
    .din19(11'd903),
    .din20(11'd85),
    .din21(11'd1901),
    .din22(11'd2029),
    .din23(11'd1306),
    .din24(11'd1737),
    .din25(11'd1549),
    .din26(11'd134),
    .def(tmp_fu_1040_p55),
    .sel(tmp_fu_1040_p56),
    .dout(tmp_fu_1040_p57)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_147_reg_1320 <= and_ln102_147_fu_470_p2;
        and_ln102_147_reg_1320_pp0_iter2_reg <= and_ln102_147_reg_1320;
        and_ln102_147_reg_1320_pp0_iter3_reg <= and_ln102_147_reg_1320_pp0_iter2_reg;
        and_ln102_147_reg_1320_pp0_iter4_reg <= and_ln102_147_reg_1320_pp0_iter3_reg;
        and_ln102_148_reg_1327 <= and_ln102_148_fu_484_p2;
        and_ln102_148_reg_1327_pp0_iter2_reg <= and_ln102_148_reg_1327;
        and_ln102_149_reg_1404 <= and_ln102_149_fu_638_p2;
        and_ln102_150_reg_1426 <= and_ln102_150_fu_755_p2;
        and_ln102_153_reg_1364 <= and_ln102_153_fu_545_p2;
        and_ln102_154_reg_1410 <= and_ln102_154_fu_652_p2;
        and_ln102_155_reg_1438 <= and_ln102_155_fu_779_p2;
        and_ln102_157_reg_1340 <= and_ln102_157_fu_505_p2;
        and_ln102_157_reg_1340_pp0_iter2_reg <= and_ln102_157_reg_1340;
        and_ln102_157_reg_1340_pp0_iter3_reg <= and_ln102_157_reg_1340_pp0_iter2_reg;
        and_ln102_157_reg_1340_pp0_iter4_reg <= and_ln102_157_reg_1340_pp0_iter3_reg;
        and_ln102_157_reg_1340_pp0_iter5_reg <= and_ln102_157_reg_1340_pp0_iter4_reg;
        and_ln102_157_reg_1340_pp0_iter6_reg <= and_ln102_157_reg_1340_pp0_iter5_reg;
        and_ln102_reg_1314 <= and_ln102_fu_466_p2;
        and_ln104_23_reg_1359 <= and_ln104_23_fu_536_p2;
        and_ln104_24_reg_1432 <= and_ln104_24_fu_764_p2;
        and_ln104_24_reg_1432_pp0_iter5_reg <= and_ln104_24_reg_1432;
        and_ln104_25_reg_1334 <= and_ln104_25_fu_499_p2;
        and_ln104_26_reg_1346 <= and_ln104_26_fu_515_p2;
        and_ln104_reg_1353 <= and_ln104_fu_526_p2;
        and_ln104_reg_1353_pp0_iter3_reg <= and_ln104_reg_1353;
        icmp_ln86_119_reg_1171 <= icmp_ln86_119_fu_310_p2;
        icmp_ln86_119_reg_1171_pp0_iter1_reg <= icmp_ln86_119_reg_1171;
        icmp_ln86_120_reg_1177 <= icmp_ln86_120_fu_316_p2;
        icmp_ln86_121_reg_1183 <= icmp_ln86_121_fu_322_p2;
        icmp_ln86_121_reg_1183_pp0_iter1_reg <= icmp_ln86_121_reg_1183;
        icmp_ln86_122_reg_1189 <= icmp_ln86_122_fu_328_p2;
        icmp_ln86_122_reg_1189_pp0_iter1_reg <= icmp_ln86_122_reg_1189;
        icmp_ln86_122_reg_1189_pp0_iter2_reg <= icmp_ln86_122_reg_1189_pp0_iter1_reg;
        icmp_ln86_122_reg_1189_pp0_iter3_reg <= icmp_ln86_122_reg_1189_pp0_iter2_reg;
        icmp_ln86_123_reg_1195 <= icmp_ln86_123_fu_334_p2;
        icmp_ln86_123_reg_1195_pp0_iter1_reg <= icmp_ln86_123_reg_1195;
        icmp_ln86_123_reg_1195_pp0_iter2_reg <= icmp_ln86_123_reg_1195_pp0_iter1_reg;
        icmp_ln86_123_reg_1195_pp0_iter3_reg <= icmp_ln86_123_reg_1195_pp0_iter2_reg;
        icmp_ln86_124_reg_1201 <= icmp_ln86_124_fu_340_p2;
        icmp_ln86_125_reg_1207 <= icmp_ln86_125_fu_346_p2;
        icmp_ln86_125_reg_1207_pp0_iter1_reg <= icmp_ln86_125_reg_1207;
        icmp_ln86_125_reg_1207_pp0_iter2_reg <= icmp_ln86_125_reg_1207_pp0_iter1_reg;
        icmp_ln86_126_reg_1213 <= icmp_ln86_126_fu_352_p2;
        icmp_ln86_126_reg_1213_pp0_iter1_reg <= icmp_ln86_126_reg_1213;
        icmp_ln86_126_reg_1213_pp0_iter2_reg <= icmp_ln86_126_reg_1213_pp0_iter1_reg;
        icmp_ln86_127_reg_1219 <= icmp_ln86_127_fu_358_p2;
        icmp_ln86_127_reg_1219_pp0_iter1_reg <= icmp_ln86_127_reg_1219;
        icmp_ln86_127_reg_1219_pp0_iter2_reg <= icmp_ln86_127_reg_1219_pp0_iter1_reg;
        icmp_ln86_127_reg_1219_pp0_iter3_reg <= icmp_ln86_127_reg_1219_pp0_iter2_reg;
        icmp_ln86_128_reg_1225 <= icmp_ln86_128_fu_364_p2;
        icmp_ln86_128_reg_1225_pp0_iter1_reg <= icmp_ln86_128_reg_1225;
        icmp_ln86_128_reg_1225_pp0_iter2_reg <= icmp_ln86_128_reg_1225_pp0_iter1_reg;
        icmp_ln86_128_reg_1225_pp0_iter3_reg <= icmp_ln86_128_reg_1225_pp0_iter2_reg;
        icmp_ln86_128_reg_1225_pp0_iter4_reg <= icmp_ln86_128_reg_1225_pp0_iter3_reg;
        icmp_ln86_129_reg_1231 <= icmp_ln86_129_fu_370_p2;
        icmp_ln86_129_reg_1231_pp0_iter1_reg <= icmp_ln86_129_reg_1231;
        icmp_ln86_129_reg_1231_pp0_iter2_reg <= icmp_ln86_129_reg_1231_pp0_iter1_reg;
        icmp_ln86_129_reg_1231_pp0_iter3_reg <= icmp_ln86_129_reg_1231_pp0_iter2_reg;
        icmp_ln86_129_reg_1231_pp0_iter4_reg <= icmp_ln86_129_reg_1231_pp0_iter3_reg;
        icmp_ln86_129_reg_1231_pp0_iter5_reg <= icmp_ln86_129_reg_1231_pp0_iter4_reg;
        icmp_ln86_130_reg_1237 <= icmp_ln86_130_fu_376_p2;
        icmp_ln86_131_reg_1243 <= icmp_ln86_131_fu_382_p2;
        icmp_ln86_131_reg_1243_pp0_iter1_reg <= icmp_ln86_131_reg_1243;
        icmp_ln86_132_reg_1248 <= icmp_ln86_132_fu_388_p2;
        icmp_ln86_132_reg_1248_pp0_iter1_reg <= icmp_ln86_132_reg_1248;
        icmp_ln86_133_reg_1253 <= icmp_ln86_133_fu_394_p2;
        icmp_ln86_133_reg_1253_pp0_iter1_reg <= icmp_ln86_133_reg_1253;
        icmp_ln86_133_reg_1253_pp0_iter2_reg <= icmp_ln86_133_reg_1253_pp0_iter1_reg;
        icmp_ln86_134_reg_1258 <= icmp_ln86_134_fu_400_p2;
        icmp_ln86_134_reg_1258_pp0_iter1_reg <= icmp_ln86_134_reg_1258;
        icmp_ln86_134_reg_1258_pp0_iter2_reg <= icmp_ln86_134_reg_1258_pp0_iter1_reg;
        icmp_ln86_135_reg_1263 <= icmp_ln86_135_fu_406_p2;
        icmp_ln86_135_reg_1263_pp0_iter1_reg <= icmp_ln86_135_reg_1263;
        icmp_ln86_135_reg_1263_pp0_iter2_reg <= icmp_ln86_135_reg_1263_pp0_iter1_reg;
        icmp_ln86_136_reg_1268 <= icmp_ln86_136_fu_412_p2;
        icmp_ln86_136_reg_1268_pp0_iter1_reg <= icmp_ln86_136_reg_1268;
        icmp_ln86_136_reg_1268_pp0_iter2_reg <= icmp_ln86_136_reg_1268_pp0_iter1_reg;
        icmp_ln86_136_reg_1268_pp0_iter3_reg <= icmp_ln86_136_reg_1268_pp0_iter2_reg;
        icmp_ln86_137_reg_1273 <= icmp_ln86_137_fu_418_p2;
        icmp_ln86_137_reg_1273_pp0_iter1_reg <= icmp_ln86_137_reg_1273;
        icmp_ln86_137_reg_1273_pp0_iter2_reg <= icmp_ln86_137_reg_1273_pp0_iter1_reg;
        icmp_ln86_137_reg_1273_pp0_iter3_reg <= icmp_ln86_137_reg_1273_pp0_iter2_reg;
        icmp_ln86_138_reg_1278 <= icmp_ln86_138_fu_424_p2;
        icmp_ln86_138_reg_1278_pp0_iter1_reg <= icmp_ln86_138_reg_1278;
        icmp_ln86_138_reg_1278_pp0_iter2_reg <= icmp_ln86_138_reg_1278_pp0_iter1_reg;
        icmp_ln86_138_reg_1278_pp0_iter3_reg <= icmp_ln86_138_reg_1278_pp0_iter2_reg;
        icmp_ln86_139_reg_1283 <= icmp_ln86_139_fu_430_p2;
        icmp_ln86_139_reg_1283_pp0_iter1_reg <= icmp_ln86_139_reg_1283;
        icmp_ln86_139_reg_1283_pp0_iter2_reg <= icmp_ln86_139_reg_1283_pp0_iter1_reg;
        icmp_ln86_139_reg_1283_pp0_iter3_reg <= icmp_ln86_139_reg_1283_pp0_iter2_reg;
        icmp_ln86_139_reg_1283_pp0_iter4_reg <= icmp_ln86_139_reg_1283_pp0_iter3_reg;
        icmp_ln86_140_reg_1288 <= icmp_ln86_140_fu_436_p2;
        icmp_ln86_140_reg_1288_pp0_iter1_reg <= icmp_ln86_140_reg_1288;
        icmp_ln86_140_reg_1288_pp0_iter2_reg <= icmp_ln86_140_reg_1288_pp0_iter1_reg;
        icmp_ln86_140_reg_1288_pp0_iter3_reg <= icmp_ln86_140_reg_1288_pp0_iter2_reg;
        icmp_ln86_140_reg_1288_pp0_iter4_reg <= icmp_ln86_140_reg_1288_pp0_iter3_reg;
        icmp_ln86_141_reg_1293 <= icmp_ln86_141_fu_442_p2;
        icmp_ln86_141_reg_1293_pp0_iter1_reg <= icmp_ln86_141_reg_1293;
        icmp_ln86_141_reg_1293_pp0_iter2_reg <= icmp_ln86_141_reg_1293_pp0_iter1_reg;
        icmp_ln86_141_reg_1293_pp0_iter3_reg <= icmp_ln86_141_reg_1293_pp0_iter2_reg;
        icmp_ln86_141_reg_1293_pp0_iter4_reg <= icmp_ln86_141_reg_1293_pp0_iter3_reg;
        icmp_ln86_142_reg_1298 <= icmp_ln86_142_fu_448_p2;
        icmp_ln86_142_reg_1298_pp0_iter1_reg <= icmp_ln86_142_reg_1298;
        icmp_ln86_142_reg_1298_pp0_iter2_reg <= icmp_ln86_142_reg_1298_pp0_iter1_reg;
        icmp_ln86_142_reg_1298_pp0_iter3_reg <= icmp_ln86_142_reg_1298_pp0_iter2_reg;
        icmp_ln86_142_reg_1298_pp0_iter4_reg <= icmp_ln86_142_reg_1298_pp0_iter3_reg;
        icmp_ln86_142_reg_1298_pp0_iter5_reg <= icmp_ln86_142_reg_1298_pp0_iter4_reg;
        icmp_ln86_143_reg_1303 <= icmp_ln86_143_fu_454_p2;
        icmp_ln86_143_reg_1303_pp0_iter1_reg <= icmp_ln86_143_reg_1303;
        icmp_ln86_143_reg_1303_pp0_iter2_reg <= icmp_ln86_143_reg_1303_pp0_iter1_reg;
        icmp_ln86_143_reg_1303_pp0_iter3_reg <= icmp_ln86_143_reg_1303_pp0_iter2_reg;
        icmp_ln86_143_reg_1303_pp0_iter4_reg <= icmp_ln86_143_reg_1303_pp0_iter3_reg;
        icmp_ln86_143_reg_1303_pp0_iter5_reg <= icmp_ln86_143_reg_1303_pp0_iter4_reg;
        icmp_ln86_143_reg_1303_pp0_iter6_reg <= icmp_ln86_143_reg_1303_pp0_iter5_reg;
        icmp_ln86_reg_1164 <= icmp_ln86_fu_304_p2;
        icmp_ln86_reg_1164_pp0_iter1_reg <= icmp_ln86_reg_1164;
        or_ln117_107_reg_1370 <= or_ln117_107_fu_601_p2;
        or_ln117_109_reg_1380 <= or_ln117_109_fu_623_p2;
        or_ln117_113_reg_1387 <= or_ln117_113_fu_628_p2;
        or_ln117_113_reg_1387_pp0_iter3_reg <= or_ln117_113_reg_1387;
        or_ln117_115_reg_1420 <= or_ln117_115_fu_750_p2;
        or_ln117_119_reg_1395 <= or_ln117_119_fu_633_p2;
        or_ln117_119_reg_1395_pp0_iter3_reg <= or_ln117_119_reg_1395;
        or_ln117_119_reg_1395_pp0_iter4_reg <= or_ln117_119_reg_1395_pp0_iter3_reg;
        or_ln117_121_reg_1448 <= or_ln117_121_fu_877_p2;
        or_ln117_125_reg_1454 <= or_ln117_125_fu_960_p2;
        or_ln117_127_reg_1464 <= or_ln117_127_fu_982_p2;
        or_ln117_127_reg_1464_pp0_iter6_reg <= or_ln117_127_reg_1464;
        select_ln117_119_reg_1375 <= select_ln117_119_fu_615_p3;
        select_ln117_125_reg_1415 <= select_ln117_125_fu_743_p3;
        select_ln117_131_reg_1443 <= select_ln117_131_fu_870_p3;
        select_ln117_137_reg_1459 <= select_ln117_137_fu_974_p3;
        select_ln117_139_reg_1471 <= select_ln117_139_fu_1013_p3;
        xor_ln104_reg_1308 <= xor_ln104_fu_460_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        x_0_val_int_reg <= x_0_val;
        x_11_val_int_reg <= x_11_val;
        x_12_val_int_reg <= x_12_val;
        x_14_val_int_reg <= x_14_val;
        x_15_val_int_reg <= x_15_val;
        x_1_val_int_reg <= x_1_val;
        x_2_val_int_reg <= x_2_val;
        x_3_val_int_reg <= x_3_val;
        x_4_val_int_reg <= x_4_val;
        x_5_val_int_reg <= x_5_val;
        x_6_val_int_reg <= x_6_val;
        x_9_val_int_reg <= x_9_val;
    end
end

assign and_ln102_147_fu_470_p2 = (xor_ln104_reg_1308 & icmp_ln86_120_reg_1177);

assign and_ln102_148_fu_484_p2 = (icmp_ln86_121_reg_1183 & and_ln102_fu_466_p2);

assign and_ln102_149_fu_638_p2 = (icmp_ln86_122_reg_1189_pp0_iter2_reg & and_ln104_reg_1353);

assign and_ln102_150_fu_755_p2 = (icmp_ln86_123_reg_1195_pp0_iter3_reg & and_ln102_147_reg_1320_pp0_iter3_reg);

assign and_ln102_151_fu_489_p2 = (icmp_ln86_124_reg_1201 & and_ln104_22_fu_479_p2);

assign and_ln102_152_fu_541_p2 = (icmp_ln86_125_reg_1207_pp0_iter1_reg & and_ln102_148_reg_1327);

assign and_ln102_153_fu_545_p2 = (icmp_ln86_126_reg_1213_pp0_iter1_reg & and_ln104_23_fu_536_p2);

assign and_ln102_154_fu_652_p2 = (icmp_ln86_127_reg_1219_pp0_iter2_reg & and_ln102_149_fu_638_p2);

assign and_ln102_155_fu_779_p2 = (icmp_ln86_128_reg_1225_pp0_iter3_reg & and_ln102_150_fu_755_p2);

assign and_ln102_156_fu_887_p2 = (icmp_ln86_129_reg_1231_pp0_iter4_reg & and_ln104_24_reg_1432);

assign and_ln102_157_fu_505_p2 = (icmp_ln86_130_reg_1237 & and_ln102_151_fu_489_p2);

assign and_ln102_158_fu_550_p2 = (icmp_ln86_131_reg_1243_pp0_iter1_reg & and_ln104_25_reg_1334);

assign and_ln102_159_fu_554_p2 = (icmp_ln86_132_reg_1248_pp0_iter1_reg & and_ln102_152_fu_541_p2);

assign and_ln102_160_fu_657_p2 = (xor_ln104_62_fu_642_p2 & icmp_ln86_133_reg_1253_pp0_iter2_reg);

assign and_ln102_161_fu_662_p2 = (and_ln102_160_fu_657_p2 & and_ln102_148_reg_1327_pp0_iter2_reg);

assign and_ln102_162_fu_667_p2 = (icmp_ln86_134_reg_1258_pp0_iter2_reg & and_ln102_153_reg_1364);

assign and_ln102_163_fu_671_p2 = (xor_ln104_63_fu_647_p2 & icmp_ln86_135_reg_1263_pp0_iter2_reg);

assign and_ln102_164_fu_676_p2 = (and_ln104_23_reg_1359 & and_ln102_163_fu_671_p2);

assign and_ln102_165_fu_784_p2 = (icmp_ln86_136_reg_1268_pp0_iter3_reg & and_ln102_154_reg_1410);

assign and_ln102_166_fu_788_p2 = (xor_ln104_64_fu_769_p2 & icmp_ln86_137_reg_1273_pp0_iter3_reg);

assign and_ln102_167_fu_793_p2 = (and_ln102_166_fu_788_p2 & and_ln102_149_reg_1404);

assign and_ln102_168_fu_798_p2 = (xor_ln104_65_fu_774_p2 & icmp_ln86_138_reg_1278_pp0_iter3_reg);

assign and_ln102_169_fu_803_p2 = (and_ln104_reg_1353_pp0_iter3_reg & and_ln102_168_fu_798_p2);

assign and_ln102_170_fu_891_p2 = (icmp_ln86_139_reg_1283_pp0_iter4_reg & and_ln102_155_reg_1438);

assign and_ln102_171_fu_895_p2 = (xor_ln104_66_fu_882_p2 & icmp_ln86_140_reg_1288_pp0_iter4_reg);

assign and_ln102_172_fu_900_p2 = (and_ln102_171_fu_895_p2 & and_ln102_150_reg_1426);

assign and_ln102_173_fu_905_p2 = (icmp_ln86_141_reg_1293_pp0_iter4_reg & and_ln102_156_fu_887_p2);

assign and_ln102_174_fu_991_p2 = (xor_ln104_67_fu_986_p2 & icmp_ln86_142_reg_1298_pp0_iter5_reg);

assign and_ln102_175_fu_996_p2 = (and_ln104_24_reg_1432_pp0_iter5_reg & and_ln102_174_fu_991_p2);

assign and_ln102_176_fu_1020_p2 = (icmp_ln86_143_reg_1303_pp0_iter6_reg & and_ln102_157_reg_1340_pp0_iter6_reg);

assign and_ln102_fu_466_p2 = (icmp_ln86_reg_1164 & icmp_ln86_119_reg_1171);

assign and_ln104_22_fu_479_p2 = (xor_ln104_reg_1308 & xor_ln104_58_fu_474_p2);

assign and_ln104_23_fu_536_p2 = (xor_ln104_59_fu_531_p2 & and_ln102_reg_1314);

assign and_ln104_24_fu_764_p2 = (xor_ln104_60_fu_759_p2 & and_ln102_147_reg_1320_pp0_iter3_reg);

assign and_ln104_25_fu_499_p2 = (xor_ln104_61_fu_494_p2 & and_ln104_22_fu_479_p2);

assign and_ln104_26_fu_515_p2 = (xor_ln104_68_fu_510_p2 & and_ln102_151_fu_489_p2);

assign and_ln104_fu_526_p2 = (xor_ln104_57_fu_521_p2 & icmp_ln86_reg_1164_pp0_iter1_reg);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = ((or_ln117_129_fu_1029_p2[0:0] == 1'b1) ? tmp_fu_1040_p57 : 11'd0);

assign icmp_ln86_119_fu_310_p2 = (($signed(x_0_val_int_reg) < $signed(18'd261746)) ? 1'b1 : 1'b0);

assign icmp_ln86_120_fu_316_p2 = (($signed(x_6_val_int_reg) < $signed(18'd3950)) ? 1'b1 : 1'b0);

assign icmp_ln86_121_fu_322_p2 = (($signed(x_1_val_int_reg) < $signed(18'd599)) ? 1'b1 : 1'b0);

assign icmp_ln86_122_fu_328_p2 = (($signed(x_6_val_int_reg) < $signed(18'd1820)) ? 1'b1 : 1'b0);

assign icmp_ln86_123_fu_334_p2 = (($signed(x_1_val_int_reg) < $signed(18'd262005)) ? 1'b1 : 1'b0);

assign icmp_ln86_124_fu_340_p2 = (($signed(x_9_val_int_reg) < $signed(18'd545)) ? 1'b1 : 1'b0);

assign icmp_ln86_125_fu_346_p2 = (($signed(x_4_val_int_reg) < $signed(18'd261245)) ? 1'b1 : 1'b0);

assign icmp_ln86_126_fu_352_p2 = (($signed(x_14_val_int_reg) < $signed(18'd245)) ? 1'b1 : 1'b0);

assign icmp_ln86_127_fu_358_p2 = (($signed(x_14_val_int_reg) < $signed(18'd162)) ? 1'b1 : 1'b0);

assign icmp_ln86_128_fu_364_p2 = (($signed(x_12_val_int_reg) < $signed(18'd732)) ? 1'b1 : 1'b0);

assign icmp_ln86_129_fu_370_p2 = (($signed(x_0_val_int_reg) < $signed(18'd495)) ? 1'b1 : 1'b0);

assign icmp_ln86_130_fu_376_p2 = (($signed(x_15_val_int_reg) < $signed(18'd218)) ? 1'b1 : 1'b0);

assign icmp_ln86_131_fu_382_p2 = (($signed(x_2_val_int_reg) < $signed(18'd261545)) ? 1'b1 : 1'b0);

assign icmp_ln86_132_fu_388_p2 = (($signed(x_2_val_int_reg) < $signed(18'd261069)) ? 1'b1 : 1'b0);

assign icmp_ln86_133_fu_394_p2 = (($signed(x_14_val_int_reg) < $signed(18'd28)) ? 1'b1 : 1'b0);

assign icmp_ln86_134_fu_400_p2 = (($signed(x_0_val_int_reg) < $signed(18'd261409)) ? 1'b1 : 1'b0);

assign icmp_ln86_135_fu_406_p2 = (($signed(x_14_val_int_reg) < $signed(18'd315)) ? 1'b1 : 1'b0);

assign icmp_ln86_136_fu_412_p2 = (($signed(x_14_val_int_reg) < $signed(18'd261259)) ? 1'b1 : 1'b0);

assign icmp_ln86_137_fu_418_p2 = (($signed(x_11_val_int_reg) < $signed(18'd261264)) ? 1'b1 : 1'b0);

assign icmp_ln86_138_fu_424_p2 = (($signed(x_0_val_int_reg) < $signed(18'd479)) ? 1'b1 : 1'b0);

assign icmp_ln86_139_fu_430_p2 = (($signed(x_3_val_int_reg) < $signed(18'd261327)) ? 1'b1 : 1'b0);

assign icmp_ln86_140_fu_436_p2 = (($signed(x_9_val_int_reg) < $signed(18'd102)) ? 1'b1 : 1'b0);

assign icmp_ln86_141_fu_442_p2 = (($signed(x_4_val_int_reg) < $signed(18'd261177)) ? 1'b1 : 1'b0);

assign icmp_ln86_142_fu_448_p2 = (($signed(x_9_val_int_reg) < $signed(18'd261741)) ? 1'b1 : 1'b0);

assign icmp_ln86_143_fu_454_p2 = (($signed(x_5_val_int_reg) < $signed(18'd799)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_304_p2 = (($signed(x_15_val_int_reg) < $signed(18'd29)) ? 1'b1 : 1'b0);

assign or_ln117_105_fu_571_p2 = (and_ln104_26_reg_1346 | and_ln104_25_reg_1334);

assign or_ln117_106_fu_587_p2 = (or_ln117_105_fu_571_p2 | and_ln102_159_fu_554_p2);

assign or_ln117_107_fu_601_p2 = (or_ln117_105_fu_571_p2 | and_ln102_152_fu_541_p2);

assign or_ln117_108_fu_681_p2 = (or_ln117_107_reg_1370 | and_ln102_161_fu_662_p2);

assign or_ln117_109_fu_623_p2 = (or_ln117_105_fu_571_p2 | and_ln102_148_reg_1327);

assign or_ln117_110_fu_697_p2 = (or_ln117_109_reg_1380 | and_ln102_162_fu_667_p2);

assign or_ln117_111_fu_709_p2 = (or_ln117_109_reg_1380 | and_ln102_153_reg_1364);

assign or_ln117_112_fu_721_p2 = (or_ln117_111_fu_709_p2 | and_ln102_164_fu_676_p2);

assign or_ln117_113_fu_628_p2 = (or_ln117_105_fu_571_p2 | and_ln102_reg_1314);

assign or_ln117_114_fu_808_p2 = (or_ln117_113_reg_1387_pp0_iter3_reg | and_ln102_165_fu_784_p2);

assign or_ln117_115_fu_750_p2 = (or_ln117_113_reg_1387 | and_ln102_154_fu_652_p2);

assign or_ln117_116_fu_820_p2 = (or_ln117_115_reg_1420 | and_ln102_167_fu_793_p2);

assign or_ln117_117_fu_832_p2 = (or_ln117_113_reg_1387_pp0_iter3_reg | and_ln102_149_reg_1404);

assign or_ln117_118_fu_848_p2 = (or_ln117_117_fu_832_p2 | and_ln102_169_fu_803_p2);

assign or_ln117_119_fu_633_p2 = (or_ln117_105_fu_571_p2 | icmp_ln86_reg_1164_pp0_iter1_reg);

assign or_ln117_120_fu_910_p2 = (or_ln117_119_reg_1395_pp0_iter4_reg | and_ln102_170_fu_891_p2);

assign or_ln117_121_fu_877_p2 = (or_ln117_119_reg_1395_pp0_iter3_reg | and_ln102_155_fu_779_p2);

assign or_ln117_122_fu_922_p2 = (or_ln117_121_reg_1448 | and_ln102_172_fu_900_p2);

assign or_ln117_123_fu_934_p2 = (or_ln117_119_reg_1395_pp0_iter4_reg | and_ln102_150_reg_1426);

assign or_ln117_124_fu_946_p2 = (or_ln117_123_fu_934_p2 | and_ln102_173_fu_905_p2);

assign or_ln117_125_fu_960_p2 = (or_ln117_123_fu_934_p2 | and_ln102_156_fu_887_p2);

assign or_ln117_126_fu_1001_p2 = (or_ln117_125_reg_1454 | and_ln102_175_fu_996_p2);

assign or_ln117_127_fu_982_p2 = (or_ln117_119_reg_1395_pp0_iter4_reg | and_ln102_147_reg_1320_pp0_iter4_reg);

assign or_ln117_128_fu_1024_p2 = (or_ln117_127_reg_1464_pp0_iter6_reg | and_ln102_176_fu_1020_p2);

assign or_ln117_129_fu_1029_p2 = (or_ln117_127_reg_1464_pp0_iter6_reg | and_ln102_157_reg_1340_pp0_iter6_reg);

assign or_ln117_fu_559_p2 = (and_ln104_26_reg_1346 | and_ln102_158_fu_550_p2);

assign select_ln117_116_fu_575_p3 = ((or_ln117_fu_559_p2[0:0] == 1'b1) ? select_ln117_fu_564_p3 : 2'd3);

assign select_ln117_117_fu_593_p3 = ((or_ln117_105_fu_571_p2[0:0] == 1'b1) ? zext_ln117_fu_583_p1 : 3'd4);

assign select_ln117_118_fu_607_p3 = ((or_ln117_106_fu_587_p2[0:0] == 1'b1) ? select_ln117_117_fu_593_p3 : 3'd5);

assign select_ln117_119_fu_615_p3 = ((or_ln117_107_fu_601_p2[0:0] == 1'b1) ? select_ln117_118_fu_607_p3 : 3'd6);

assign select_ln117_120_fu_686_p3 = ((or_ln117_108_fu_681_p2[0:0] == 1'b1) ? select_ln117_119_reg_1375 : 3'd7);

assign select_ln117_121_fu_702_p3 = ((or_ln117_109_reg_1380[0:0] == 1'b1) ? zext_ln117_13_fu_693_p1 : 4'd8);

assign select_ln117_122_fu_713_p3 = ((or_ln117_110_fu_697_p2[0:0] == 1'b1) ? select_ln117_121_fu_702_p3 : 4'd9);

assign select_ln117_123_fu_727_p3 = ((or_ln117_111_fu_709_p2[0:0] == 1'b1) ? select_ln117_122_fu_713_p3 : 4'd10);

assign select_ln117_124_fu_735_p3 = ((or_ln117_112_fu_721_p2[0:0] == 1'b1) ? select_ln117_123_fu_727_p3 : 4'd11);

assign select_ln117_125_fu_743_p3 = ((or_ln117_113_reg_1387[0:0] == 1'b1) ? select_ln117_124_fu_735_p3 : 4'd12);

assign select_ln117_126_fu_813_p3 = ((or_ln117_114_fu_808_p2[0:0] == 1'b1) ? select_ln117_125_reg_1415 : 4'd13);

assign select_ln117_127_fu_825_p3 = ((or_ln117_115_reg_1420[0:0] == 1'b1) ? select_ln117_126_fu_813_p3 : 4'd14);

assign select_ln117_128_fu_836_p3 = ((or_ln117_116_fu_820_p2[0:0] == 1'b1) ? select_ln117_127_fu_825_p3 : 4'd15);

assign select_ln117_129_fu_854_p3 = ((or_ln117_117_fu_832_p2[0:0] == 1'b1) ? zext_ln117_14_fu_844_p1 : 5'd16);

assign select_ln117_130_fu_862_p3 = ((or_ln117_118_fu_848_p2[0:0] == 1'b1) ? select_ln117_129_fu_854_p3 : 5'd17);

assign select_ln117_131_fu_870_p3 = ((or_ln117_119_reg_1395_pp0_iter3_reg[0:0] == 1'b1) ? select_ln117_130_fu_862_p3 : 5'd18);

assign select_ln117_132_fu_915_p3 = ((or_ln117_120_fu_910_p2[0:0] == 1'b1) ? select_ln117_131_reg_1443 : 5'd19);

assign select_ln117_133_fu_927_p3 = ((or_ln117_121_reg_1448[0:0] == 1'b1) ? select_ln117_132_fu_915_p3 : 5'd20);

assign select_ln117_134_fu_938_p3 = ((or_ln117_122_fu_922_p2[0:0] == 1'b1) ? select_ln117_133_fu_927_p3 : 5'd21);

assign select_ln117_135_fu_952_p3 = ((or_ln117_123_fu_934_p2[0:0] == 1'b1) ? select_ln117_134_fu_938_p3 : 5'd22);

assign select_ln117_136_fu_966_p3 = ((or_ln117_124_fu_946_p2[0:0] == 1'b1) ? select_ln117_135_fu_952_p3 : 5'd23);

assign select_ln117_137_fu_974_p3 = ((or_ln117_125_fu_960_p2[0:0] == 1'b1) ? select_ln117_136_fu_966_p3 : 5'd24);

assign select_ln117_138_fu_1006_p3 = ((or_ln117_126_fu_1001_p2[0:0] == 1'b1) ? select_ln117_137_reg_1459 : 5'd25);

assign select_ln117_139_fu_1013_p3 = ((or_ln117_127_reg_1464[0:0] == 1'b1) ? select_ln117_138_fu_1006_p3 : 5'd26);

assign select_ln117_fu_564_p3 = ((and_ln104_26_reg_1346[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign tmp_fu_1040_p55 = 'bx;

assign tmp_fu_1040_p56 = ((or_ln117_128_fu_1024_p2[0:0] == 1'b1) ? select_ln117_139_reg_1471 : 5'd27);

assign xor_ln104_57_fu_521_p2 = (icmp_ln86_119_reg_1171_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_58_fu_474_p2 = (icmp_ln86_120_reg_1177 ^ 1'd1);

assign xor_ln104_59_fu_531_p2 = (icmp_ln86_121_reg_1183_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_60_fu_759_p2 = (icmp_ln86_123_reg_1195_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_61_fu_494_p2 = (icmp_ln86_124_reg_1201 ^ 1'd1);

assign xor_ln104_62_fu_642_p2 = (icmp_ln86_125_reg_1207_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_63_fu_647_p2 = (icmp_ln86_126_reg_1213_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_64_fu_769_p2 = (icmp_ln86_127_reg_1219_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_65_fu_774_p2 = (icmp_ln86_122_reg_1189_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_66_fu_882_p2 = (icmp_ln86_128_reg_1225_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_67_fu_986_p2 = (icmp_ln86_129_reg_1231_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_68_fu_510_p2 = (icmp_ln86_130_reg_1237 ^ 1'd1);

assign xor_ln104_fu_460_p2 = (icmp_ln86_fu_304_p2 ^ 1'd1);

assign zext_ln117_13_fu_693_p1 = select_ln117_120_fu_686_p3;

assign zext_ln117_14_fu_844_p1 = select_ln117_128_fu_836_p3;

assign zext_ln117_fu_583_p1 = select_ln117_116_fu_575_p3;

endmodule //my_prj_decision_function_95
