/* Copyright Statement:
 *
 * This software/firmware and related documentation ("MediaTek Software") are
 * protected under relevant copyright laws. The information contained herein is
 * confidential and proprietary to MediaTek Inc. and/or its licensors. Without
 * the prior written permission of MediaTek inc. and/or its licensors, any
 * reproduction, modification, use or disclosure of MediaTek Software, and
 * information contained herein, in whole or in part, shall be strictly
 * prohibited.
 *
 * MediaTek Inc. (C) 2010. All rights reserved.
 *
 * BY OPENING THIS FILE, RECEIVER HEREBY UNEQUIVOCALLY ACKNOWLEDGES AND AGREES
 * THAT THE SOFTWARE/FIRMWARE AND ITS DOCUMENTATIONS ("MEDIATEK SOFTWARE")
 * RECEIVED FROM MEDIATEK AND/OR ITS REPRESENTATIVES ARE PROVIDED TO RECEIVER
 * ON AN "AS-IS" BASIS ONLY. MEDIATEK EXPRESSLY DISCLAIMS ANY AND ALL
 * WARRANTIES, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED
 * WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR
 * NONINFRINGEMENT. NEITHER DOES MEDIATEK PROVIDE ANY WARRANTY WHATSOEVER WITH
 * RESPECT TO THE SOFTWARE OF ANY THIRD PARTY WHICH MAY BE USED BY,
 * INCORPORATED IN, OR SUPPLIED WITH THE MEDIATEK SOFTWARE, AND RECEIVER AGREES
 * TO LOOK ONLY TO SUCH THIRD PARTY FOR ANY WARRANTY CLAIM RELATING THERETO.
 * RECEIVER EXPRESSLY ACKNOWLEDGES THAT IT IS RECEIVER'S SOLE RESPONSIBILITY TO
 * OBTAIN FROM ANY THIRD PARTY ALL PROPER LICENSES CONTAINED IN MEDIATEK
 * SOFTWARE. MEDIATEK SHALL ALSO NOT BE RESPONSIBLE FOR ANY MEDIATEK SOFTWARE
 * RELEASES MADE TO RECEIVER'S SPECIFICATION OR TO CONFORM TO A PARTICULAR
 * STANDARD OR OPEN FORUM. RECEIVER'S SOLE AND EXCLUSIVE REMEDY AND MEDIATEK'S
 * ENTIRE AND CUMULATIVE LIABILITY WITH RESPECT TO THE MEDIATEK SOFTWARE
 * RELEASED HEREUNDER WILL BE, AT MEDIATEK'S OPTION, TO REVISE OR REPLACE THE
 * MEDIATEK SOFTWARE AT ISSUE, OR REFUND ANY SOFTWARE LICENSE FEES OR SERVICE
 * CHARGE PAID BY RECEIVER TO MEDIATEK FOR SUCH MEDIATEK SOFTWARE AT ISSUE.
 *
 * The following software/firmware and/or related documentation ("MediaTek
 * Software") have been modified by MediaTek Inc. All revisions are subject to
 * any receiver's applicable license agreements with MediaTek Inc.
 */

/* Include header files */
#include "typedefs.h"
#include "platform.h"
#include "tz_init.h"
#include "tz_sec_reg.h"
//#include "device_apc.h"
#include "tz_mem.h"
#include "sec_devinfo.h"
#include "cust_sec_ctrl.h"
#include "sec.h"
#include "sec_devinfo.h"
#include "key_derive.h"
#include "rpmb_key.h"
#include "log_store_pl.h"
#include <emi_mpu_mt.h>

#if CFG_TEE_SUPPORT && CFG_TEE_SECURE_MEM_TAG_FORMAT
#include <tz_tags.h>
#endif

#include "pal_log.h"
/**************************************************************************
 *  DEBUG FUNCTIONS
 **************************************************************************/
#define MOD "[TZ_INIT]"

#define TEE_DEBUG
#ifdef TEE_DEBUG
#define DBG_MSG(str, ...) do {pal_log_debug(str, ##__VA_ARGS__);} while(0)
#define DBG_INFO(str, ...) do {pal_log_info(str, ##__VA_ARGS__);} while(0)
#define DBG_ERR(str, ...) do {pal_log_err(str, ##__VA_ARGS__);} while(0)
#else
#define DBG_MSG(str, ...) do {} while(0)
#define DBG_INFO(str, ...) do {pal_log_info(str, ##__VA_ARGS__);} while(0)
#define DBG_ERR(str, ...) do {pal_log_err(str, ##__VA_ARGS__);} while(0)
#endif

/**************************************************************************
 *  MACROS
 **************************************************************************/
#define TEE_MEM_ALIGNMENT (0x40000)   // 256KB Alignment
#define ATF_MEM_ALIGNMENT (0x200000)  // 2MB Alignment

#define RPMB_KEY_SIZE     (32)
#define FDE_KEY_SIZE      (16)

/**************************************************************************
 *  EXTERNAL FUNCTIONS
 **************************************************************************/
extern void tz_sram_sec_init(u32 start);
extern void tz_sec_mem_init(u32 start, u32 end, u32 mpu_region);
extern void tz_dapc_sec_init(void);
extern void tz_dapc_sec_postinit(void);
//extern void tz_set_module_apc(unsigned int module, E_MASK_DOM domain_num , APC_ATTR permission_control);

/**************************************************************************
 *  INTERNAL VARIABLES
 **************************************************************************/
static u32 tee_entry_addr = 0;
static u8 g_hwuid[16];
#if CFG_MTK_IN_HOUSE_TEE_SUPPORT!=0
static const u8 tee_img_vfy_pubk[MTEE_IMG_VFY_PUBK_SZ] = {MTEE_IMG_VFY_PUBK};
#endif

//for init.s
u32 bl31_base_addr = BL31_BASE;
u32 rst_vector_base_addr = RVBADDRESS_CPU0;
static u8 g_hwuid_initialized = 0;

/**************************************************************************
 *  INTERNAL FUNCTIONS
 **************************************************************************/
static u32 trustzone_get_atf_boot_param_addr(void)
{
    return ATF_BOOT_ARG_ADDR;
}

static void atf_dram_reserve_mem(void){
	u64 atf_dram_res;
	u64 limit_addr = BL31_DRAM_BASE+BL31_DRAM_SIZE;
	u64 align_addr = (u64)BL31_DRAM_SIZE;

	atf_dram_res = (u32)mblock_reserve_ext(&bootarg.mblock_info,
		(u64) BL31_DRAM_SIZE, (u64)align_addr, limit_addr, 0, "atf-reserved");
	if (atf_dram_res != BL31_DRAM_BASE) {
		print("atf_dram_res:0x%x, should:0x%x, assert!\n", atf_dram_res, BL31_DRAM_BASE);
		while(1);
	}
}
static u32 tee_secmem_size = 0;
static u32 tee_secmem_start = 0;
static u64 atf_log_buf_start = 0;
static u32 tee_extra_mem_size = 0;

void tee_get_secmem_start(u64 *addr)
{
    *addr = atf_log_buf_start;
}

void tee_get_secmem_size(u32 *size)
{
    *size = ATF_LOG_BUFFER_SIZE;
}

void tee_set_entry(u32 addr)
{
    tee_entry_addr = addr;

    DBG_MSG("%s TEE start entry : 0x%x\n", MOD, tee_entry_addr);
}

void tee_set_hwuid(u8 *id, u32 size)
{
    atf_arg_t_ptr teearg = (atf_arg_t_ptr)trustzone_get_atf_boot_param_addr();

    memcpy(teearg->hwuid, id, size);
    memcpy(g_hwuid, id, size);
    g_hwuid_initialized = 1;

    //DBG_MSG("%s MEID : 0x%x, 0x%x, 0x%x, 0x%x\n", MOD, id[0], id[1], id[2], id[3]);
    //DBG_MSG("%s MEID : 0x%x, 0x%x, 0x%x, 0x%x\n", MOD, id[4], id[5], id[6], id[7]);
    //DBG_MSG("%s MEID : 0x%x, 0x%x, 0x%x, 0x%x\n", MOD, id[8], id[9], id[10], id[11]);
    //DBG_MSG("%s MEID : 0x%x, 0x%x, 0x%x, 0x%x\n", MOD, id[12], id[13], id[14], id[15]);
}

int tee_get_hwuid(u8 *id, u32 size)
{
    int ret = 0;

    if (!g_hwuid_initialized)
        return -1;

    memcpy(id, g_hwuid, size);

    return ret;
}

int tee_verify_image(u32 *addr)
{
    int ret;

    /* verify tee image and addr is updated to pointer entry point */
    ret = trustonic_teehdr_sanity(addr);
    if (ret)
        return ret;

    return ret;
}

#if CFG_MTK_IN_HOUSE_TEE_SUPPORT!=0
int tee_verify_image_legacy(u32 *addr, u32 size)
{
    int ret;

    ret = mtee_verify_decrypt(addr, tee_secmem_size, tee_img_vfy_pubk);
    if (ret!=0)
        print("verify fail, ret = %d\n", ret);

    return ret;
}
#endif

static inline void save_atf_log_buf_to_log_store(void)
{
    /* for preloader log store */
    ((struct sram_log_header *)SRAM_LOG_ADDR)->dram_buf.atf_log_addr = (u32) atf_log_buf_start;
    ((struct sram_log_header *)SRAM_LOG_ADDR)->dram_buf.atf_log_len = ATF_LOG_BUFFER_SIZE;
}

u32 tee_get_load_addr(u32 maddr)
{
    u32 ret_addr = 0;

#if CFG_TEE_SUPPORT
    if (tee_secmem_start != 0)
        goto allocated;

    tee_extra_mem_size = maddr % TEE_MEM_ALIGNMENT;
    tee_secmem_size = maddr - tee_extra_mem_size;

    DBG_MSG("%s maddr: 0x%x, tee_extra_mem_size: 0x%x, tee_secmem_size: 0x%x\n", MOD, maddr, tee_extra_mem_size, tee_secmem_size);


    if (tee_vendor_module.get_reserved_tee_address)
        tee_secmem_start = tee_vendor_module.get_reserved_tee_address(tee_secmem_size);

    if (!tee_secmem_start){
        printf("%s Fail to allocate secure memory: 0x%x, 0x%x\n", MOD,
            (tee_secmem_size), TEE_MEM_ALIGNMENT);
        return 0;
    }

    save_atf_log_buf_to_log_store();

    DBG_MSG("%s atf_log_buf_start: 0x%lx, tee_secmem_start: 0x%x\n", MOD, atf_log_buf_start, tee_secmem_start);

allocated:
    ret_addr = tee_secmem_start - tee_extra_mem_size;
#endif /* end of CFG_TEE_SUPPORT */

    return ret_addr;
}

static void tee_sec_config(void)
{
    tz_sram_sec_init(CFG_NON_SECURE_SRAM_ADDR);
}

void trustzone_pre_init(void)
{
    sec_malloc_buf_reset();
	atf_dram_reserve_mem();
    tz_dapc_sec_init();

#if CFG_ATF_LOG_SUPPORT
    {
        u64 limit_addr = 0xC0000000;
        atf_arg_t_ptr teearg = (atf_arg_t_ptr)trustzone_get_atf_boot_param_addr();

        atf_log_buf_start = mblock_reserve_ext(&bootarg.mblock_info,
            (u64)ATF_LOG_BUFFER_SIZE, (u64)ATF_MEM_ALIGNMENT,
            limit_addr, 0, "atf-log-reserved");

        if(!atf_log_buf_start){
            printf("%s Fail to allocate atf log buffer: 0x%x, 0x%x\n", MOD,
                ATF_LOG_BUFFER_SIZE, ATF_MEM_ALIGNMENT);
            teearg->atf_log_buf_size = 0;
        }
        save_atf_log_buf_to_log_store();
    }
#endif
}

#if CFG_TEE_SUPPORT && CFG_TEE_SECURE_MEM_TAG_FORMAT
static u32 tz_get_reserved_sec_mem_start(void)
{
    u32 ret_addr = 0;

#if CFG_TEE_SUPPORT

    if (tee_vendor_module.get_reserved_secmem_address)
        ret_addr = tee_vendor_module.get_reserved_secmem_address(tee_entry_addr, tee_secmem_size);

    if (!ret_addr){
        DBG_ERR("%s Fail to get secure memory address\n");
        return 0;
    }

#endif

    return ret_addr;
}
static u32 tz_get_reserved_sec_mem_end(void)
{
    return tee_entry_addr + tee_secmem_size;
}
#endif

void trustzone_post_init(void)
{
    atf_arg_t_ptr teearg = (atf_arg_t_ptr)trustzone_get_atf_boot_param_addr();
    u32 i;
    u8 rpmb_key[RPMB_KEY_SIZE] = {0};
    u8 fde_key[FDE_KEY_SIZE] = {0};
    int ret = 0;

    teearg->atf_magic = ATF_BOOTCFG_MAGIC;
    teearg->tee_entry = tee_entry_addr;
    teearg->tee_boot_arg_addr = TEE_BOOT_ARG_ADDR;

    teearg->atf_hrid_size = HRID_SIZE;
    for (i = 0; i < HRID_SIZE; i++) {
        teearg->HRID[i] = seclib_get_devinfo_with_index(12 + i);
    }
    for (i = HRID_SIZE; i < (sizeof(teearg->HRID) / sizeof(u32)); i++) {
        teearg->HRID[i] = 0;
    }
    if (g_boot_mode == META_BOOT && g_meta_com_type == META_UART_COM)
		teearg->atf_log_port = UART2;
    else
		teearg->atf_log_port = CFG_UART_LOG;
    teearg->atf_log_baudrate = CFG_LOG_BAUDRATE;
    teearg->atf_irq_num = (32 + 293);
    /* reserve SPI ID 293 for ATF log, which is ID 325 */
    teearg->devinfo[0] = seclib_get_devinfo_with_index(E_AREA3);
    teearg->devinfo[1] = seclib_get_devinfo_with_index(E_AREA4);
    teearg->devinfo[2] = seclib_get_devinfo_with_index(E_AREA27);

    //DBG_MSG("%s hwuid[0] : 0x%x\n", MOD, teearg->hwuid[0]);
    //DBG_MSG("%s hwuid[1] : 0x%x\n", MOD, teearg->hwuid[1]);
    //DBG_MSG("%s hwuid[2] : 0x%x\n", MOD, teearg->hwuid[2]);
    //DBG_MSG("%s hwuid[3] : 0x%x\n", MOD, teearg->hwuid[3]);
    //DBG_MSG("%s HRID[0] : 0x%x\n", MOD, teearg->HRID[0]);
    //DBG_MSG("%s HRID[1] : 0x%x\n", MOD, teearg->HRID[1]);
    DBG_MSG("%s atf_log_port : 0x%x\n", MOD, teearg->atf_log_port);
    DBG_MSG("%s atf_log_baudrate : 0x%x\n", MOD, teearg->atf_log_baudrate);
    DBG_MSG("%s atf_irq_num : %d\n", MOD, teearg->atf_irq_num);

#ifdef MTK_SECURITY_SW_SUPPORT
    ret = rpmb_get_key(rpmb_key, RPMB_KEY_SIZE);
    if(ret)
        DBG_MSG("%s rpmb_get_key fail ret = %d  \n", MOD, ret);
    seclib_key_derive(KEY_TYPE_FDE, fde_key, FDE_KEY_SIZE);
#endif

	memcpy(teearg->msg_fde_key, fde_key, FDE_KEY_SIZE);
#if 0 /* FDE KEY DUMP */
    for (i = 0; i < FDE_KEY_SIZE; i+=8) {
        DBG_MSG("%s FDEKEY[%d:%d] : 0x%x 0x%x 0x%x 0x%x  0x%x 0x%x 0x%x 0x%x\n", MOD, i, i+7,
                fde_key[i + 0], fde_key[i + 1], fde_key[i + 2], fde_key[i + 3],
                fde_key[i + 4], fde_key[i + 5], fde_key[i + 6], fde_key[i + 7]);
    }
#endif /* FDE KEY DUMP */

    /* Config RPMB key for UFS w/ POWP, used in LK thru SMC to ATF */
    sec_mem_arg_t sec_mem_arg = {0};
    sec_mem_arg.magic = SEC_MEM_MAGIC;
    sec_mem_arg.version = SEC_MEM_VERSION;
    memcpy(sec_mem_arg.msg_auth_key, rpmb_key, RPMB_KEY_SIZE);
    memcpy((void*)TEE_PARAMETER_ADDR, &sec_mem_arg, sizeof(sec_mem_arg_t));
#if 0 /* RPMB KEY DUMP */
    for (i = 0; i < RPMB_KEY_SIZE; i+=8) {
        DBG_MSG("%s RPMBKEY[%d:%d] : 0x%x 0x%x 0x%x 0x%x  0x%x 0x%x 0x%x 0x%x\n", MOD, i, i+7,
                rpmb_key[i + 0], rpmb_key[i + 1], rpmb_key[i + 2], rpmb_key[i + 3],
                rpmb_key[i + 4], rpmb_key[i + 5], rpmb_key[i + 6], rpmb_key[i + 7]);
    }
#endif /* RPMB KEY DUMP */

    teearg->tee_support = 0;

#if CFG_TEE_SUPPORT
    teearg->tee_support = 1;

    if (tee_vendor_module.set_boot_param)
        tee_vendor_module.set_boot_param(TEE_BOOT_ARG_ADDR, tee_entry_addr, tee_secmem_size,
                CFG_DRAM_ADDR, platform_memory_size());

    if (tee_vendor_module.set_key_param)
        tee_vendor_module.set_key_param(TEE_PARAMETER_KEY, (u8 *)teearg->hwuid, sizeof(teearg->hwuid), (u8 *)teearg->HRID,
                sizeof(u32)*teearg->atf_hrid_size, rpmb_key);

#endif

#if CFG_TEE_SUPPORT && CFG_TEE_SECURE_MEM_TAG_FORMAT
    tz_secmem_tags_prepare(TEE_PARAMETER_ADDR, tz_get_reserved_sec_mem_start(),
        tz_get_reserved_sec_mem_end());
#endif

#if CFG_ATF_LOG_SUPPORT
    teearg->atf_log_buf_start = atf_log_buf_start;
    teearg->atf_log_buf_size = ATF_LOG_BUFFER_SIZE;
    teearg->atf_aee_debug_buf_start = (atf_log_buf_start + ATF_LOG_BUFFER_SIZE - ATF_AEE_BUFFER_SIZE);
    teearg->atf_aee_debug_buf_size = ATF_AEE_BUFFER_SIZE;
#else
    teearg->atf_log_buf_start = 0;
    teearg->atf_log_buf_size = 0;
    teearg->atf_aee_debug_buf_start = 0;
    teearg->atf_aee_debug_buf_size = 0;
#endif
    DBG_MSG("%s ATF log buffer start : 0x%lx\n", MOD, teearg->atf_log_buf_start);
    DBG_MSG("%s ATF log buffer size : 0x%x\n", MOD, teearg->atf_log_buf_size);
    DBG_MSG("%s ATF aee buffer start : 0x%lx\n", MOD, teearg->atf_aee_debug_buf_start);
    DBG_MSG("%s ATF aee buffer size : 0x%x\n", MOD, teearg->atf_aee_debug_buf_size);


#if CFG_TEE_SUPPORT

#if CFG_RPMB_SET_KEY
#if !defined(BOOTDEV_SDMMC_UFS_COMBO)
#if (CFG_BOOT_DEV == BOOTDEV_SDMMC) // For eMMC project with TEEs
    teearg->tee_rpmb_size = mmc_rpmb_get_size();
#elif (CFG_BOOT_DEV == BOOTDEV_UFS)
	teearg->tee_rpmb_size = ufs_rpmb_get_lu_size();
#endif
	DBG_MSG("%s TEE RPMB Size : 0x%x\n", MOD, teearg->tee_rpmb_size);
#else
#if (CFG_BOOT_DEV == BOOTDEV_SDMMC) || (CFG_BOOT_DEV == BOOTDEV_UFS)
    blkdev_t *bootdev = blkdev_get(CFG_BOOT_DEV);

    if (bootdev == NULL)
        teearg->tee_rpmb_size = 0;
    else if (bootdev->type == BOOTDEV_SDMMC)
        teearg->tee_rpmb_size = mmc_rpmb_get_size();
    else if (bootdev->type == BOOTDEV_UFS)
        teearg->tee_rpmb_size = ufs_rpmb_get_lu_size();
#endif /* (CFG_BOOT_DEV == BOOTDEV_SDMMC) || (CFG_BOOT_DEV == BOOTDEV_UFS) */
#endif /* BOOTDEV_SDMMC_UFS_COMBO*/
#endif /* CFG_RPMB_SET_KEY */
#endif /* CFG_TEE_SUPPORT */

    tz_dapc_sec_postinit();
}

void trustzone_jump(u64 addr, u32 arg1, u32 arg2)
{
    u32 bl31_reserve = 0; /* Reserved for future in ATF */
    tee_sec_config();

#if CFG_TEE_SUPPORT
    DBG_MSG("%s Jump to ATF, then 0x%x and 0x%llx\n", MOD, tee_entry_addr, addr);
#else
    DBG_MSG("%s Jump to ATF, then 0x%llx\n", MOD, addr);
#endif

    g_dram_buf->bl31_info.bootarg_loc = arg1;
    g_dram_buf->bl31_info.bootarg_size = arg2;
    g_dram_buf->bl31_info.bl33_start_addr = addr;
    g_dram_buf->bl31_info.tee_info_addr = trustzone_get_atf_boot_param_addr();
    jumparch64(&(g_dram_buf->bl31_info), bl31_reserve);
}
