$date
	Thu Mar 21 19:45:47 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module instruction_count_register_tb $end
$var wire 16 ! count_out [15:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 1 $ update_count $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 1 $ update_count $end
$var reg 16 % count_out [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 %
x$
1#
0"
b0 !
$end
#5
1"
#10
0"
1$
0#
#15
b1 !
b1 %
1"
#20
0"
0$
#25
1"
#30
0"
1$
#35
b10 !
b10 %
1"
#40
0"
#45
b11 !
b11 %
1"
#50
0"
0$
#55
1"
#60
0"
#65
1"
#70
0"
#75
1"
#80
0"
#85
1"
#90
0"
#95
1"
#100
0"
1$
#105
b100 !
b100 %
1"
#110
0"
0$
