
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                 Version U-2022.12 for linux64 - Nov 22, 2022 

                    Copyright (c) 1988 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
# Setting environment
sh mkdir -p Netlist
sh mkdir -p Report
define_design_lib work -path ./work
1
set company {NTUGIEE}
NTUGIEE
set designer {Student}
Student
set search_path      ". /home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db  $search_path ../ ./"
. /home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db  . /usr/cad/synopsys/synthesis/cur/libraries/syn /usr/cad/synopsys/synthesis/cur/dw/syn_ver /usr/cad/synopsys/synthesis/cur/dw/sim_ver ../ ./
set target_library   "slow.db "              
slow.db 
set link_library     "* $target_library dw_foundation.sldb"
* slow.db  dw_foundation.sldb
set symbol_library   "tsmc13.sdb generic.sdb"
tsmc13.sdb generic.sdb
set synthetic_library "dw_foundation.sldb"
dw_foundation.sldb
set default_schematic_options {-size infinite}
-size infinite
# Import Design
set DESIGN "ed25519"
ed25519
set hdlin_translate_off_skip_text "TRUE"
Information: Variable 'hdlin_translate_off_skip_text' is obsolete and is being ignored. (INFO-100)
TRUE
set edifout_netlist_only "TRUE"
TRUE
set verilogout_no_tri true
true
set hdlin_enable_presto_for_vhdl "TRUE"
Information: Variable 'hdlin_enable_presto_for_vhdl' is obsolete and is being ignored. (INFO-100)
Information: Variable 'hdlin_enable_presto_for_vhdl' is obsolete and is being ignored. (INFO-100)
TRUE
set sh_enable_line_editing true
true
set sh_line_editing_mode emacs
emacs
history keep 100
100
alias h history
#read_file -format sverilog  "../01_RTL/ver2/ed25519.sv"
#read_file -format verilog  "flist.v"
#read_file -format verilog  "../01_RTL/ver2/ed25519.v  ../01_RTL/ver2/ALU.v ../01_RTL/ver2/RegFile.v  ../01_RTL/ver2/LUTFile.v  ../01_RTL/ver2/Mul.v  ../01_RTL/ver2/ModQ.v  ../01_RTL/ver2/ModularAdd.v  ../01_RTL/ver2/ModularSub.v"
#read_file -format sverilog  "../01_RTL/ver2/ed25519.sv  ../01_RTL/ver2/ALU.v ../01_RTL/ver2/RegFile.v  ../01_RTL/ver2/LUTFile.v  ../01_RTL/ver2/Mul.v  ../01_RTL/ver2/ModQ.v  ../01_RTL/ver2/ModularAdd.v  ../01_RTL/ver2/ModularSub.v"
#read_file -format sverilog  "../01_RTL/ver3/ed25519.sv  ../01_RTL/ver3/ALU.v ../01_RTL/ver3/RegFile.v  ../01_RTL/ver3/LUTFile.v  ../01_RTL/ver3/Mul.v  ../01_RTL/ver3/ModQ.v  ../01_RTL/ver3/ModularAdd.v  ../01_RTL/ver3/ModularSub.v"
#read_file -format sverilog  "../01_RTL/ver3_1/ed25519.sv  ../01_RTL/ver3_1/ALU.v ../01_RTL/ver3_1/RegFile.v  ../01_RTL/ver3_1/LUTFile.v  ../01_RTL/ver3_1/Mul.v  ../01_RTL/ver3_1/ModQ.v  ../01_RTL/ver3_1/ModularAdd.v  ../01_RTL/ver3_1/ModularSub.v"
#read_file -format sverilog  "../01_RTL/ver2_1/ed25519.sv  ../01_RTL/ver2_1/ALU.v ../01_RTL/ver2_1/RegFile.v  ../01_RTL/ver2_1/LUTFile.v  ../01_RTL/ver2_1/Mul.v  ../01_RTL/ver2_1/ModQ.v  ../01_RTL/ver2_1/ModularAdd.v  ../01_RTL/ver2_1/ModularSub.v"
#read_file -format sverilog  "../01_RTL/ver2_2/ed25519.sv  ../01_RTL/ver2_2/ALU.v ../01_RTL/ver2_2/RegFile.v  ../01_RTL/ver2_2/LUTFile.v  ../01_RTL/ver2_2/Mul.v  ../01_RTL/ver2_2/ModQ.v  ../01_RTL/ver2_2/ModularAdd.v  ../01_RTL/ver2_2/ModularSub.v"
#read_file -format sverilog  "../01_RTL/ver4_1/ed25519.sv  ../01_RTL/ver4_1/ALU.v ../01_RTL/ver4_1/RegFile.v  ../01_RTL/ver4_1/LUTFile.v  ../01_RTL/ver4_1/Mul.v  ../01_RTL/ver4_1/ModQ.v  ../01_RTL/ver4_1/ModularAdd.v  ../01_RTL/ver4_1/ModularSub.v"
#read_file -format sverilog  "../01_RTL/ver5/ed25519.sv  ../01_RTL/ver5/ALU.v ../01_RTL/ver5/RegFile.v  ../01_RTL/ver5/LUTFile.v  ../01_RTL/ver5/Mul.v  ../01_RTL/ver5/ModQ.v  ../01_RTL/ver5/ModularAdd.v  ../01_RTL/ver5/ModularSub.v"
read_file -format sverilog  "../01_RTL/ver5_1/ed25519.sv  ../01_RTL/ver5_1/ALU.v ../01_RTL/ver5_1/RegFile.v  ../01_RTL/ver5_1/LUTFile.v  ../01_RTL/ver5_1/Mul.v  ../01_RTL/ver5_1/ModQ.v  ../01_RTL/ver5_1/ModularAdd.v  ../01_RTL/ver5_1/ModularSub.v"
Loading db file '/home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/slow.db'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/dw_foundation.sldb'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/gtech.db'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/standard.sldb'
  Loading link library 'slow'
  Loading link library 'gtech'
Loading sverilog files: '/home/raid7_2/user13/r13015/CVSD/FINAL/1131_final/01_RTL/ver5_1/ed25519.sv' '/home/raid7_2/user13/r13015/CVSD/FINAL/1131_final/01_RTL/ver5_1/ALU.v' '/home/raid7_2/user13/r13015/CVSD/FINAL/1131_final/01_RTL/ver5_1/RegFile.v' '/home/raid7_2/user13/r13015/CVSD/FINAL/1131_final/01_RTL/ver5_1/LUTFile.v' '/home/raid7_2/user13/r13015/CVSD/FINAL/1131_final/01_RTL/ver5_1/Mul.v' '/home/raid7_2/user13/r13015/CVSD/FINAL/1131_final/01_RTL/ver5_1/ModQ.v' '/home/raid7_2/user13/r13015/CVSD/FINAL/1131_final/01_RTL/ver5_1/ModularAdd.v' '/home/raid7_2/user13/r13015/CVSD/FINAL/1131_final/01_RTL/ver5_1/ModularSub.v' 
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/raid7_2/user13/r13015/CVSD/FINAL/1131_final/01_RTL/ver5_1/ed25519.sv
Compiling source file /home/raid7_2/user13/r13015/CVSD/FINAL/1131_final/01_RTL/ver5_1/ALU.v
Compiling source file /home/raid7_2/user13/r13015/CVSD/FINAL/1131_final/01_RTL/ver5_1/RegFile.v
Compiling source file /home/raid7_2/user13/r13015/CVSD/FINAL/1131_final/01_RTL/ver5_1/LUTFile.v
Compiling source file /home/raid7_2/user13/r13015/CVSD/FINAL/1131_final/01_RTL/ver5_1/Mul.v
Compiling source file /home/raid7_2/user13/r13015/CVSD/FINAL/1131_final/01_RTL/ver5_1/ModQ.v
Compiling source file /home/raid7_2/user13/r13015/CVSD/FINAL/1131_final/01_RTL/ver5_1/ModularAdd.v
Compiling source file /home/raid7_2/user13/r13015/CVSD/FINAL/1131_final/01_RTL/ver5_1/ModularSub.v

Statistics for case statements in always block at line 62 in file
	'/home/raid7_2/user13/r13015/CVSD/FINAL/1131_final/01_RTL/ver5_1/ed25519.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            63            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 154 in file
	'/home/raid7_2/user13/r13015/CVSD/FINAL/1131_final/01_RTL/ver5_1/ed25519.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           157            |    auto/auto     |
|           165            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 178 in file
	'/home/raid7_2/user13/r13015/CVSD/FINAL/1131_final/01_RTL/ver5_1/ed25519.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           181            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 190 in file
	'/home/raid7_2/user13/r13015/CVSD/FINAL/1131_final/01_RTL/ver5_1/ed25519.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           193            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 202 in file
	'/home/raid7_2/user13/r13015/CVSD/FINAL/1131_final/01_RTL/ver5_1/ed25519.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           205            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 289 in file
	'/home/raid7_2/user13/r13015/CVSD/FINAL/1131_final/01_RTL/ver5_1/ed25519.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           290            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 301 in file
	'/home/raid7_2/user13/r13015/CVSD/FINAL/1131_final/01_RTL/ver5_1/ed25519.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           302            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 313 in file
	'/home/raid7_2/user13/r13015/CVSD/FINAL/1131_final/01_RTL/ver5_1/ed25519.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           314            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 325 in file
	'/home/raid7_2/user13/r13015/CVSD/FINAL/1131_final/01_RTL/ver5_1/ed25519.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           326            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 337 in file
	'/home/raid7_2/user13/r13015/CVSD/FINAL/1131_final/01_RTL/ver5_1/ed25519.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           343            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine ed25519 line 93 in file
		'/home/raid7_2/user13/r13015/CVSD/FINAL/1131_final/01_RTL/ver5_1/ed25519.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   ed25519_st_reg    | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ed25519 line 111 in file
		'/home/raid7_2/user13/r13015/CVSD/FINAL/1131_final/01_RTL/ver5_1/ed25519.sv'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| ed25519_counter_r_reg | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine ed25519 line 139 in file
		'/home/raid7_2/user13/r13015/CVSD/FINAL/1131_final/01_RTL/ver5_1/ed25519.sv'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
|  input_output_idx_r_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
| which_input_output_r_reg | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
	in routine ed25519 line 216 in file
		'/home/raid7_2/user13/r13015/CVSD/FINAL/1131_final/01_RTL/ver5_1/ed25519.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       M_r_reg       | Flip-flop |  255  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Warning:  /home/raid7_2/user13/r13015/CVSD/FINAL/1131_final/01_RTL/ver5_1/ALU.v:265: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/raid7_2/user13/r13015/CVSD/FINAL/1131_final/01_RTL/ver5_1/ALU.v:315: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/raid7_2/user13/r13015/CVSD/FINAL/1131_final/01_RTL/ver5_1/ALU.v:562: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/raid7_2/user13/r13015/CVSD/FINAL/1131_final/01_RTL/ver5_1/ALU.v:590: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 72 in file
	'/home/raid7_2/user13/r13015/CVSD/FINAL/1131_final/01_RTL/ver5_1/ALU.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            74            |    auto/auto     |
|            77            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 233 in file
	'/home/raid7_2/user13/r13015/CVSD/FINAL/1131_final/01_RTL/ver5_1/ALU.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           234            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 244 in file
	'/home/raid7_2/user13/r13015/CVSD/FINAL/1131_final/01_RTL/ver5_1/ALU.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           245            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 257 in file
	'/home/raid7_2/user13/r13015/CVSD/FINAL/1131_final/01_RTL/ver5_1/ALU.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           259            |     no/auto      |
|           261            |     no/auto      |
|           269            |     no/auto      |
|           278            |    auto/auto     |
|           284            |     no/auto      |
|           293            |     no/auto      |
|           299            |     no/auto      |
===============================================

Statistics for case statements in always block at line 306 in file
	'/home/raid7_2/user13/r13015/CVSD/FINAL/1131_final/01_RTL/ver5_1/ALU.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           308            |     no/auto      |
|           310            |     no/auto      |
|           319            |     no/auto      |
|           328            |    auto/auto     |
|           334            |     no/auto      |
|           340            |    auto/auto     |
|           346            |     no/auto      |
|           352            |     no/auto      |
===============================================

Statistics for case statements in always block at line 362 in file
	'/home/raid7_2/user13/r13015/CVSD/FINAL/1131_final/01_RTL/ver5_1/ALU.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           363            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 372 in file
	'/home/raid7_2/user13/r13015/CVSD/FINAL/1131_final/01_RTL/ver5_1/ALU.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           373            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 381 in file
	'/home/raid7_2/user13/r13015/CVSD/FINAL/1131_final/01_RTL/ver5_1/ALU.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           383            |     no/auto      |
|           385            |     no/auto      |
|           392            |     no/auto      |
===============================================

Statistics for case statements in always block at line 404 in file
	'/home/raid7_2/user13/r13015/CVSD/FINAL/1131_final/01_RTL/ver5_1/ALU.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           406            |     no/auto      |
|           408            |     no/auto      |
|           414            |     no/auto      |
===============================================

Statistics for case statements in always block at line 427 in file
	'/home/raid7_2/user13/r13015/CVSD/FINAL/1131_final/01_RTL/ver5_1/ALU.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           428            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 438 in file
	'/home/raid7_2/user13/r13015/CVSD/FINAL/1131_final/01_RTL/ver5_1/ALU.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           439            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 446 in file
	'/home/raid7_2/user13/r13015/CVSD/FINAL/1131_final/01_RTL/ver5_1/ALU.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           448            |     no/auto      |
|           450            |    auto/auto     |
|           456            |     no/auto      |
===============================================

Statistics for case statements in always block at line 470 in file
	'/home/raid7_2/user13/r13015/CVSD/FINAL/1131_final/01_RTL/ver5_1/ALU.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           472            |     no/auto      |
|           474            |    auto/auto     |
|           480            |     no/auto      |
===============================================

Statistics for case statements in always block at line 497 in file
	'/home/raid7_2/user13/r13015/CVSD/FINAL/1131_final/01_RTL/ver5_1/ALU.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           498            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 506 in file
	'/home/raid7_2/user13/r13015/CVSD/FINAL/1131_final/01_RTL/ver5_1/ALU.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           507            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 515 in file
	'/home/raid7_2/user13/r13015/CVSD/FINAL/1131_final/01_RTL/ver5_1/ALU.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           516            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 522 in file
	'/home/raid7_2/user13/r13015/CVSD/FINAL/1131_final/01_RTL/ver5_1/ALU.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           523            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 530 in file
	'/home/raid7_2/user13/r13015/CVSD/FINAL/1131_final/01_RTL/ver5_1/ALU.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           532            |     no/auto      |
|           534            |     no/auto      |
|           541            |     no/auto      |
|           560            |     no/auto      |
===============================================

Statistics for case statements in always block at line 567 in file
	'/home/raid7_2/user13/r13015/CVSD/FINAL/1131_final/01_RTL/ver5_1/ALU.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           569            |     no/auto      |
|           571            |    auto/auto     |
|           577            |     no/auto      |
===============================================

Statistics for case statements in always block at line 594 in file
	'/home/raid7_2/user13/r13015/CVSD/FINAL/1131_final/01_RTL/ver5_1/ALU.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           596            |    auto/auto     |
|           598            |     no/auto      |
|           604            |     no/auto      |
===============================================

Statistics for case statements in always block at line 611 in file
	'/home/raid7_2/user13/r13015/CVSD/FINAL/1131_final/01_RTL/ver5_1/ALU.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           613            |     no/auto      |
|           615            |     no/auto      |
|           621            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine ALU line 135 in file
		'/home/raid7_2/user13/r13015/CVSD/FINAL/1131_final/01_RTL/ver5_1/ALU.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     alu_st_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ALU line 156 in file
		'/home/raid7_2/user13/r13015/CVSD/FINAL/1131_final/01_RTL/ver5_1/ALU.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  alu_counter_r_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine RegFile line 34 in file
		'/home/raid7_2/user13/r13015/CVSD/FINAL/1131_final/01_RTL/ver5_1/RegFile.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      T_reg_reg      | Flip-flop |  255  |  Y  | N  | N  | N  | N  | N  | N  |
|      X_reg_reg      | Flip-flop |  255  |  Y  | N  | N  | N  | N  | N  | N  |
|      Y_reg_reg      | Flip-flop |  255  |  Y  | N  | N  | N  | N  | N  | N  |
|      Z_reg_reg      | Flip-flop |  255  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine LUTFile line 30 in file
		'/home/raid7_2/user13/r13015/CVSD/FINAL/1131_final/01_RTL/ver5_1/LUTFile.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      T_lut_reg      | Flip-flop |  255  |  Y  | N  | N  | N  | N  | N  | N  |
|      X_lut_reg      | Flip-flop |  255  |  Y  | N  | N  | N  | N  | N  | N  |
|      Y_lut_reg      | Flip-flop |  255  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Mul line 46 in file
		'/home/raid7_2/user13/r13015/CVSD/FINAL/1131_final/01_RTL/ver5_1/Mul.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      M0_r_reg       | Flip-flop |  258  |  Y  | N  | N  | N  | N  | N  | N  |
|      H0_r_reg       | Flip-flop |  254  |  Y  | N  | N  | N  | N  | N  | N  |
|      L0_r_reg       | Flip-flop |  256  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ModQ line 35 in file
		'/home/raid7_2/user13/r13015/CVSD/FINAL/1131_final/01_RTL/ver5_1/ModQ.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    Result_r_reg     | Flip-flop |  255  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/raid7_2/user13/r13015/CVSD/FINAL/1131_final/01_RTL/ver5_1/ed25519.db:ed25519'
Loaded 8 designs.
Current design is 'ed25519'.
ed25519 ALU RegFile LUTFile Mul ModQ ModularAdd ModularSub
current_design [get_designs $DESIGN]
Current design is 'ed25519'.
{ed25519}
link

  Linking design 'ed25519'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (8 designs)               /home/raid7_2/user13/r13015/CVSD/FINAL/1131_final/01_RTL/ver5_1/ed25519.db, etc
  slow (library)              /home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/slow.db
  dw_foundation.sldb (library) /usr/cad/synopsys/synthesis/cur/libraries/syn/dw_foundation.sldb

1
source -echo -verbose ./ed25519_dc.sdc
# operating conditions and boundary conditions #
set cycle  9.0        ;#clock period defined by designer
9.0
create_clock -period $cycle [get_ports  i_clk]
1
set_dont_touch_network      [get_clocks i_clk]
1
set_fix_hold                [get_clocks i_clk]
1
set_ideal_network           [get_ports i_clk]
1
set_clock_uncertainty  0.1  [get_clocks i_clk]
1
set_clock_latency      0.5  [get_clocks i_clk]
1
set_input_delay  1      -clock i_clk [remove_from_collection [all_inputs] [get_ports i_clk]]
1
set_output_delay 1      -clock i_clk [all_outputs] 
1
set_load         1     [all_outputs]
1
set_drive        1     [all_inputs]
1
set_operating_conditions  -max_library slow -max slow               
Using operating conditions 'slow' found in library 'slow'.
1
set_max_fanout 20 [all_inputs]
1
1
# Compile Design
current_design [get_designs ${DESIGN}]
Current design is 'ed25519'.
{ed25519}
check_design > Report/check_design.txt
check_timing > Report/check_timing.txt
#set high_fanout_net_threshold 0
uniquify
1
set_fix_multiple_port_nets -all -buffer_constants [get_designs *]
1
#set_clock_gating_style -max_fanout 4
set_host_options -max_cores 16
Warning: You requested 16 cores. However, load on host cad20 is 15.58. Tool will ignore the request and use 1 cores. (UIO-231)
1
#compile_ultra -no_autoungroup
compile_ultra -retime
Information: Performing power optimization. (PWR-850)
Analyzing: "/home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/slow.db"
Library analysis succeeded.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | U-2022.12-DWBB_202212.0 |     *     |
| Licensed DW Building Blocks        | U-2022.12-DWBB_202212.0 |     *     |
============================================================================

====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler WLM                                                               |
| Comand Line  | compile_ultra -retime                                                             |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 4978                                   |
| Number of User Hierarchies                              | 7                                      |
| Sequential Cell Count                                   | 3085                                   |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 2                                      |
| Number of VT Class                                      | 0                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch Cells                              | 734                                    |
| Number of Dont Touch Nets                               | 6                                      |
| Number of Size Only Cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
----------------------------------------------------------------------------------------------------
| Variables                                               | Value                                  |
----------------------------------------------------------------------------------------------------
| set_fix_multiple_port_nets                              | -all -buffer_constants                 |
====================================================================================================
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)

Information: There are 6 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'ed25519'

Loaded alib file './alib-52/slow.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy RegFile_u0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy LUTFile_u0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy ALU_u0/ModularAdd_u0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy ALU_u0/ModularSub_u0 before Pass 1 (OPT-776)
Information: Ungrouping 4 of 8 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'ed25519'
Information: Added key list 'DesignWare' to design 'ed25519'. (DDB-72)
 Implement Synthetic for 'ed25519'.
  Processing 'ALU'
Information: Added key list 'DesignWare' to design 'ALU'. (DDB-72)
 Implement Synthetic for 'ALU'.
  Processing 'ModQ'
 Implement Synthetic for 'ModQ'.
  Processing 'Mul'
 Implement Synthetic for 'Mul'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1' in the library 'slow' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Ungrouping hierarchy ALU_u0/Mul_u0 'Mul' #insts = 1537. (OPT-777)
Information: Ungrouping hierarchy ALU_u0/ModQ_u0 'ModQ' #insts = 767. (OPT-777)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:21:46 3989411.1      0.00       0.0   47188.9                           4495411712.0000      0.00  
    0:22:18 3988114.3      0.09      13.7   47181.8                           4494475776.0000      0.00  

  Beginning Constant Register Removal
  -----------------------------------
    0:23:35 3989462.0      0.00       0.0   47262.7                           4496011264.0000      0.00  
    0:23:54 3989431.5      0.00       0.0   47262.7                           4495982080.0000      0.00  

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------
    0:28:43 2058554.1      2.03    2781.1   47065.8                           2014935424.0000      0.00  
  Mapping 'ALU_DP_OP_10J4_122_9434_1'
    0:35:13 2070515.7      0.34     404.1   47164.4                           2028890240.0000      0.00  
    0:35:13 2070515.7      0.34     404.1   47164.4                           2028890240.0000      0.00  
    0:35:18 2070181.3      0.34     401.5   47164.4                           2028619520.0000      0.00  
    0:41:33 2064422.0      0.44     290.6   47164.4                           2022559232.0000      0.00  
    0:43:11 2064359.2      0.44     290.6   47164.4                           2022537856.0000      0.00  

  Beginning WLM Backend Optimization
  --------------------------------------
    0:49:20 2060231.1      0.44     284.4   47164.4                           2016587904.0000      0.00  
    0:49:28 2053679.2      0.44     242.3   47164.4                           2006227584.0000      0.00  
    0:49:38 2046079.9      0.44     241.5   47164.4                           1994533248.0000      0.00  
    0:49:55 2040470.0      0.44     240.9   47164.4                           1987190528.0000      0.00  
    0:50:18 2035450.8      0.43     242.1   47164.4                           1981797888.0000      0.00  
    0:50:41 2030061.6      0.40     240.0   47164.4                           1975934720.0000      0.00  
    0:51:00 2021235.1      0.40     243.5   47164.4                           1966029696.0000      0.00  
    0:51:11 2013556.0      0.34     223.2   47164.4                           1957655296.0000      0.00  
    0:51:15 2011938.4      0.34     223.9   47164.4                           1955879680.0000      0.00  
    0:52:11 2012778.6      0.10      41.5   47185.4                           1956819584.0000      0.00  
    0:53:13 2008769.4      0.02       2.3   47194.3                           1950476544.0000      0.00  
    0:53:29 2006703.6      0.00       0.0   47194.3                           1947401472.0000      0.00  
    0:53:29 2006703.6      0.00       0.0   47194.3                           1947401472.0000      0.00  
    0:55:06 1964854.2      0.00       0.0   47168.8                           1903674496.0000      0.00  
    0:55:06 1964854.2      0.00       0.0   47168.8                           1903674496.0000      0.00  
    0:55:06 1964854.2      0.00       0.0   47168.8                           1903674496.0000      0.00  
    0:55:06 1964854.2      0.00       0.0   47168.8                           1903674496.0000      0.00  
    0:55:06 1964854.2      0.00       0.0   47168.8                           1903674496.0000      0.00  
    0:55:06 1964854.2      0.00       0.0   47168.8                           1903674496.0000      0.00  
    0:55:06 1964854.2      0.00       0.0   47168.8                           1903674496.0000      0.00  
    0:55:06 1964854.2      0.00       0.0   47168.8                           1903674496.0000      0.00  
    0:55:06 1964854.2      0.00       0.0   47168.8                           1903674496.0000      0.00  
    0:55:06 1964854.2      0.00       0.0   47168.8                           1903674496.0000      0.00  
    0:55:06 1964854.2      0.00       0.0   47168.8                           1903674496.0000      0.00  
    0:55:06 1964854.2      0.00       0.0   47168.8                           1903674496.0000      0.00  
    0:55:06 1964854.2      0.00       0.0   47168.8                           1903674496.0000      0.00  
    0:55:06 1964854.2      0.00       0.0   47168.8                           1903674496.0000      0.00  
    0:55:06 1964854.2      0.00       0.0   47168.8                           1903674496.0000      0.00  
    0:55:06 1964854.2      0.00       0.0   47168.8                           1903674496.0000      0.00  
    0:55:06 1964854.2      0.00       0.0   47168.8                           1903674496.0000      0.00  
    0:55:06 1964854.2      0.00       0.0   47168.8                           1903674496.0000      0.00  
    0:55:06 1964854.2      0.00       0.0   47168.8                           1903674496.0000      0.00  


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:55:06 1964854.2      0.00       0.0   47168.8                           1903674496.0000      0.00  
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:55:13 1965524.7      0.00       0.0       0.0                           1904529280.0000      0.00  
    0:55:13 1965524.7      0.00       0.0       0.0                           1904529280.0000      0.00  


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:55:13 1965524.7      0.00       0.0       0.0                           1904529280.0000      0.00  
    0:55:26 2016431.4      0.00       0.0       0.0                           1973207552.0000      0.00  
    0:55:26 2016431.4      0.00       0.0       0.0                           1973207552.0000      0.00  
    0:55:26 2016431.4      0.00       0.0       0.0                           1973207552.0000      0.00  
    0:57:28 1966656.9      0.00       0.0       0.0                           1884675328.0000      0.00  
    0:57:29 1966656.9      0.00       0.0       0.0                           1884675328.0000      0.00  
    0:57:29 1966656.9      0.00       0.0       0.0                           1884675328.0000      0.00  
    0:57:29 1966656.9      0.00       0.0       0.0                           1884675328.0000      0.00  
    0:57:29 1966656.9      0.00       0.0       0.0                           1884675328.0000      0.00  
    0:57:29 1966656.9      0.00       0.0       0.0                           1884675328.0000      0.00  
    0:57:29 1966656.9      0.00       0.0       0.0                           1884675328.0000      0.00  
    0:57:29 1966656.9      0.00       0.0       0.0                           1884675328.0000      0.00  
    0:57:29 1966656.9      0.00       0.0       0.0                           1884675328.0000      0.00  
    0:57:29 1966656.9      0.00       0.0       0.0                           1884675328.0000      0.00  
    0:57:29 1966656.9      0.00       0.0       0.0                           1884675328.0000      0.00  
    0:57:29 1966656.9      0.00       0.0       0.0                           1884675328.0000      0.00  
    0:57:29 1966656.9      0.00       0.0       0.0                           1884675328.0000      0.00  
    0:57:29 1966656.9      0.00       0.0       0.0                           1884675328.0000      0.00  
    0:57:29 1966656.9      0.00       0.0       0.0                           1884675328.0000      0.00  
    0:57:29 1966656.9      0.00       0.0       0.0                           1884675328.0000      0.00  
    0:57:29 1966656.9      0.00       0.0       0.0                           1884675328.0000      0.00  
    0:57:29 1966656.9      0.00       0.0       0.0                           1884675328.0000      0.00  
    0:57:29 1966656.9      0.00       0.0       0.0                           1884675328.0000      0.00  

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:57:39 1966656.9      0.00       0.0       0.0                           1884675328.0000      0.00  
    1:01:00 1729723.6      0.00       0.0       0.0                           1499520128.0000      0.00  
    1:01:03 1729723.6      0.00       0.0       0.0                           1499520128.0000      0.00  
    1:01:03 1729723.6      0.00       0.0       0.0                           1499520128.0000      0.00  
    1:02:01 1725147.4      0.00       0.0       0.0                           1491673600.0000      0.00  
    1:02:19 1724288.5      0.00       0.0       0.0                           1490751104.0000      0.00  
    1:02:45 1722686.2      0.00       0.0       0.0                           1488756992.0000      0.00  
    1:03:09 1721394.4      0.00       0.0       0.0                           1486651136.0000      0.00  
    1:03:24 1719749.7      0.00       0.0       0.0                           1484203520.0000      0.00  
    1:03:36 1718096.4      0.00       0.0       0.0                           1482038656.0000      0.00  
    1:03:56 1716261.5      0.00       0.0       0.0                           1479825792.0000      0.00  
    1:04:43 1714632.0      0.00       0.0       0.0                           1477758720.0000      0.00  
    1:04:43 1714632.0      0.00       0.0       0.0                           1477758720.0000      0.00  
    1:04:43 1714632.0      0.00       0.0       0.0                           1477758720.0000      0.00  
    1:04:43 1714632.0      0.00       0.0       0.0                           1477758720.0000      0.00  
    1:04:43 1714632.0      0.00       0.0       0.0                           1477758720.0000      0.00  
    1:04:43 1714632.0      0.00       0.0       0.0                           1477758720.0000      0.00  
    1:08:50 1689608.9      0.00       0.0       0.0                           1442941312.0000      0.00  
    1:10:02 1679949.0      0.00       0.0       0.0                           1432021376.0000      0.00  
Loading db file '/home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/slow.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'ed25519' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'i_clk': 3099 load(s), 1 driver(s)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#optimize_netlist -area
#compile_ultra -inc
#optimize_netlist -area
# Report Output
current_design [get_designs ${DESIGN}]
Current design is 'ed25519'.
{ed25519}
report_timing -delay min -max_paths 10 > "./Report/${DESIGN}_syn.timing_min" 
report_timing -delay max -max_paths 10 > "./Report/${DESIGN}_syn.timing_max"
report_area -hierarchy > "./Report/${DESIGN}_syn.area"
report_clock_gating > "./Report/${DESIGN}_syn.cg"
# Output Design
current_design [get_designs ${DESIGN}]
Current design is 'ed25519'.
{ed25519}
set bus_inference_style {%s[%d]}
%s[%d]
set bus_naming_style {%s[%d]}
%s[%d]
set hdlout_internal_busses true
true
change_names -hierarchy -rule verilog
1
define_name_rules name_rule -allowed {a-z A-Z 0-9 _} -max_length 255 -type cell
1
define_name_rules name_rule -allowed {a-z A-Z 0-9 _[]} -max_length 255 -type net
1
define_name_rules name_rule -map {{"\\*cell\\*" "cell"}}
1
define_name_rules name_rule -case_insensitive
1
change_names -hierarchy -rules name_rule
1
remove_unconnected_ports -blast_buses [get_cells -hierarchical *]
1
set verilogout_higher_designs_first true
true
write -format ddc     -hierarchy -output "./Netlist/${DESIGN}_syn.ddc"
Writing ddc file './Netlist/ed25519_syn.ddc'.
1
write -format verilog -hierarchy -output "../03_GATE/${DESIGN}_syn.v"
Writing verilog file '/home/raid7_2/user13/r13015/CVSD/FINAL/1131_final/03_GATE/ed25519_syn.v'.
1
write_sdf -version 2.1  -context verilog -load_delay cell ../03_GATE/${DESIGN}_syn.sdf
Information: Writing timing information to file '/home/raid7_2/user13/r13015/CVSD/FINAL/1131_final/03_GATE/ed25519_syn.sdf'. (WT-3)
1
write_sdc  ./Netlist/${DESIGN}_syn.sdc -version 1.8
1
#exit
dc_shell> exit

Memory usage for this session 1658 Mbytes.
Memory usage for this session including child processes 1658 Mbytes.
CPU usage for this session 4274 seconds ( 1.19 hours ).
Elapsed time for this session 4776 seconds ( 1.33 hours ).

Thank you...
