{"related:HZ1z4Rtn1pgJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5":[{"title":"Multiple-valued logic in VLSI: challenges and opportunities","url":"http://algos.inesc-id.pt/projectos/projects/quadlogic/REF08.pdf","authors":["E Dubrova"],"year":1999,"numCitations":122,"pdf":"http://algos.inesc-id.pt/projectos/projects/quadlogic/REF08.pdf","citationUrl":"http://scholar.google.com/scholar?cites=11013103308225355037&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:HZ1z4Rtn1pgJ:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=11013103308225355037&hl=en&as_sdt=0,5","publication":"algos.inesc-id.pt","p":1,"exp":1596887757192},{"title":"Multi-State Memory and Logic Designs Using Multi-Quantum Channel Nano-FETs","url":"https://opencommons.uconn.edu/dissertations/121/","authors":["P Gogna"],"year":2013,"numCitations":0,"pdf":"https://opencommons.uconn.edu/cgi/viewcontent.cgi?article=6297&context=dissertations","relatedUrl":"http://scholar.google.com/scholar?q=related:fnCYCcKFdaMJ:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=11778467468888535166&hl=en&as_sdt=0,5","publication":"opencommons.uconn.edu"},{"title":"A novel voltage-mode CMOS quaternary logic design","url":"https://ieeexplore.ieee.org/abstract/document/1637648/","authors":["RCG da Silva","RCG da Silva H Boudinov…"],"year":2006,"numCitations":61,"pdf":"https://www.lume.ufrgs.br/bitstream/handle/10183/27584/000565276.pdf;sequence=1","citationUrl":"http://scholar.google.com/scholar?cites=2622451717543526108&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:3H7LWPHRZCQJ:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=2622451717543526108&hl=en&as_sdt=0,5","publication":"ieeexplore.ieee.org"},{"title":"Non-Silicon Non-Binary Computing: Why not?","url":"http://www-2.cs.cmu.edu/~phoenix/nsc1/paper/1-3.pdf","authors":["EDYJJ Mathew"],"year":0,"numCitations":0,"pdf":"http://www-2.cs.cmu.edu/~phoenix/nsc1/paper/1-3.pdf","relatedUrl":"http://scholar.google.com/scholar?q=related:MXKmV212C-8J:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=17224991411802632753&hl=en&as_sdt=0,5","publication":"www-2.cs.cmu.edu"},{"title":"Current-mode CMOS design of multi-valued logic circuits","url":"http://www.academia.edu/download/47839077/TTemel_Current-mode_CMOS_design_of_multi-valued_logic_circuits_PhD_Thes_2002.pdf","authors":["T Temel"],"year":2002,"numCitations":11,"pdf":"http://www.academia.edu/download/47839077/TTemel_Current-mode_CMOS_design_of_multi-valued_logic_circuits_PhD_Thes_2002.pdf","citationUrl":"http://scholar.google.com/scholar?cites=2529654810240097366&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:Vhy4sKUjGyMJ:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=2529654810240097366&hl=en&as_sdt=0,5","publication":"academia.edu"},{"title":"Design of energy-efficient and robust ternary circuits for nanotechnology","url":"https://digital-library.theiet.org/content/journals/10.1049/iet-cds.2010.0340","authors":["MH Moaiyeri","MH Moaiyeri A Doostaregan","MH Moaiyeri A Doostaregan K Navi"],"year":2011,"numCitations":161,"citationUrl":"http://scholar.google.com/scholar?cites=17290344299213817843&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:8wfXLoik8-8J:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=17290344299213817843&hl=en&as_sdt=0,5","publication":"IET"},{"title":"Design and evaluation of multiple valued logic gates using pseudo N-type carbon nanotube FETs","url":"https://ieeexplore.ieee.org/abstract/document/6784480/","authors":["J Liang","J Liang L Chen","J Liang L Chen J Han…"],"year":2014,"numCitations":82,"pdf":"http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.715.3778&rep=rep1&type=pdf","citationUrl":"http://scholar.google.com/scholar?cites=2432198840280257132&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:bJIFevXnwCEJ:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=2432198840280257132&hl=en&as_sdt=0,5","publication":"ieeexplore.ieee.org"},{"title":"CNTFET-based design of ternary logic gates and arithmetic circuits","url":"https://ieeexplore.ieee.org/abstract/document/5340626/","authors":["S Lin","S Lin YB Kim","S Lin YB Kim F Lombardi"],"year":2009,"numCitations":353,"pdf":"https://www.academia.edu/download/35099073/Cntfet_Ternary_Logics.pdf","citationUrl":"http://scholar.google.com/scholar?cites=14795314822428974843&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:-17zKnGEU80J:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=14795314822428974843&hl=en&as_sdt=0,5","publication":"ieeexplore.ieee.org"},{"title":"Realization of quaternary logic circuits by n-channel MOS devices","url":"https://ieeexplore.ieee.org/abstract/document/1052493/","authors":["Y Yasuda","Y Yasuda Y Tokuda","Y Yasuda Y Tokuda S Zaima","Y Yasuda Y Tokuda S Zaima K Pak…"],"year":1986,"numCitations":96,"pdf":"http://algos.inesc-id.pt/projectos/projects/projects/qfpga/ref26.pdf","citationUrl":"http://scholar.google.com/scholar?cites=14195118068503052190&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:nn_aoaww_8QJ:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=14195118068503052190&hl=en&as_sdt=0,5","publication":"ieeexplore.ieee.org"}]}