{
  "module_name": "cikd.h",
  "hash_id": "298e6a57e795912101ac96f6871ba14f576ff4421c274007a8992613878a6806",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/amdgpu/cikd.h",
  "human_readable_source": " \n#ifndef CIK_H\n#define CIK_H\n\n#define MC_SEQ_MISC0__MT__MASK\t0xf0000000\n#define MC_SEQ_MISC0__MT__GDDR1  0x10000000\n#define MC_SEQ_MISC0__MT__DDR2   0x20000000\n#define MC_SEQ_MISC0__MT__GDDR3  0x30000000\n#define MC_SEQ_MISC0__MT__GDDR4  0x40000000\n#define MC_SEQ_MISC0__MT__GDDR5  0x50000000\n#define MC_SEQ_MISC0__MT__HBM    0x60000000\n#define MC_SEQ_MISC0__MT__DDR3   0xB0000000\n\n#define CP_ME_TABLE_SIZE    96\n\n \n#define CRTC0_REGISTER_OFFSET                 (0x1b7c - 0x1b7c)\n#define CRTC1_REGISTER_OFFSET                 (0x1e7c - 0x1b7c)\n#define CRTC2_REGISTER_OFFSET                 (0x417c - 0x1b7c)\n#define CRTC3_REGISTER_OFFSET                 (0x447c - 0x1b7c)\n#define CRTC4_REGISTER_OFFSET                 (0x477c - 0x1b7c)\n#define CRTC5_REGISTER_OFFSET                 (0x4a7c - 0x1b7c)\n\n \n#define HPD0_REGISTER_OFFSET                 (0x1807 - 0x1807)\n#define HPD1_REGISTER_OFFSET                 (0x180a - 0x1807)\n#define HPD2_REGISTER_OFFSET                 (0x180d - 0x1807)\n#define HPD3_REGISTER_OFFSET                 (0x1810 - 0x1807)\n#define HPD4_REGISTER_OFFSET                 (0x1813 - 0x1807)\n#define HPD5_REGISTER_OFFSET                 (0x1816 - 0x1807)\n\n#define BONAIRE_GB_ADDR_CONFIG_GOLDEN        0x12010001\n#define HAWAII_GB_ADDR_CONFIG_GOLDEN         0x12011003\n\n#define\t\tPIPEID(x)\t\t\t\t\t((x) << 0)\n#define\t\tMEID(x)\t\t\t\t\t\t((x) << 2)\n#define\t\tVMID(x)\t\t\t\t\t\t((x) << 4)\n#define\t\tQUEUEID(x)\t\t\t\t\t((x) << 8)\n\n#define mmCC_DRM_ID_STRAPS\t\t\t\t0x1559\n#define CC_DRM_ID_STRAPS__ATI_REV_ID_MASK\t\t0xf0000000\n\n#define mmCHUB_CONTROL\t\t\t\t\t0x619\n#define\t\tBYPASS_VM\t\t\t\t\t(1 << 0)\n\n#define\t\tSYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU\t(0 << 5)\n\n#define mmGRPH_LUT_10BIT_BYPASS_CONTROL\t\t\t0x1a02\n#define\t\tLUT_10BIT_BYPASS_EN\t\t\t(1 << 8)\n\n#       define CURSOR_MONO                    0\n#       define CURSOR_24_1                    1\n#       define CURSOR_24_8_PRE_MULT           2\n#       define CURSOR_24_8_UNPRE_MULT         3\n#       define CURSOR_URGENT_ALWAYS           0\n#       define CURSOR_URGENT_1_8              1\n#       define CURSOR_URGENT_1_4              2\n#       define CURSOR_URGENT_3_8              3\n#       define CURSOR_URGENT_1_2              4\n\n#       define GRPH_DEPTH_8BPP                0\n#       define GRPH_DEPTH_16BPP               1\n#       define GRPH_DEPTH_32BPP               2\n \n#       define GRPH_FORMAT_INDEXED            0\n \n#       define GRPH_FORMAT_ARGB1555           0\n#       define GRPH_FORMAT_ARGB565            1\n#       define GRPH_FORMAT_ARGB4444           2\n#       define GRPH_FORMAT_AI88               3\n#       define GRPH_FORMAT_MONO16             4\n#       define GRPH_FORMAT_BGRA5551           5\n \n#       define GRPH_FORMAT_ARGB8888           0\n#       define GRPH_FORMAT_ARGB2101010        1\n#       define GRPH_FORMAT_32BPP_DIG          2\n#       define GRPH_FORMAT_8B_ARGB2101010     3\n#       define GRPH_FORMAT_BGRA1010102        4\n#       define GRPH_FORMAT_8B_BGRA1010102     5\n#       define GRPH_FORMAT_RGB111110          6\n#       define GRPH_FORMAT_BGR101111          7\n#       define ADDR_SURF_MACRO_TILE_ASPECT_1  0\n#       define ADDR_SURF_MACRO_TILE_ASPECT_2  1\n#       define ADDR_SURF_MACRO_TILE_ASPECT_4  2\n#       define ADDR_SURF_MACRO_TILE_ASPECT_8  3\n#       define GRPH_ARRAY_LINEAR_GENERAL      0\n#       define GRPH_ARRAY_LINEAR_ALIGNED      1\n#       define GRPH_ARRAY_1D_TILED_THIN1      2\n#       define GRPH_ARRAY_2D_TILED_THIN1      4\n#       define DISPLAY_MICRO_TILING          0\n#       define THIN_MICRO_TILING             1\n#       define DEPTH_MICRO_TILING            2\n#       define ROTATED_MICRO_TILING          4\n#       define GRPH_ENDIAN_NONE               0\n#       define GRPH_ENDIAN_8IN16              1\n#       define GRPH_ENDIAN_8IN32              2\n#       define GRPH_ENDIAN_8IN64              3\n#       define GRPH_RED_SEL_R                 0\n#       define GRPH_RED_SEL_G                 1\n#       define GRPH_RED_SEL_B                 2\n#       define GRPH_RED_SEL_A                 3\n#       define GRPH_GREEN_SEL_G               0\n#       define GRPH_GREEN_SEL_B               1\n#       define GRPH_GREEN_SEL_A               2\n#       define GRPH_GREEN_SEL_R               3\n#       define GRPH_BLUE_SEL_B                0\n#       define GRPH_BLUE_SEL_A                1\n#       define GRPH_BLUE_SEL_R                2\n#       define GRPH_BLUE_SEL_G                3\n#       define GRPH_ALPHA_SEL_A               0\n#       define GRPH_ALPHA_SEL_R               1\n#       define GRPH_ALPHA_SEL_G               2\n#       define GRPH_ALPHA_SEL_B               3\n#       define INPUT_GAMMA_USE_LUT                  0\n#       define INPUT_GAMMA_BYPASS                   1\n#       define INPUT_GAMMA_SRGB_24                  2\n#       define INPUT_GAMMA_XVYCC_222                3\n\n#       define INPUT_CSC_BYPASS                     0\n#       define INPUT_CSC_PROG_COEFF                 1\n#       define INPUT_CSC_PROG_SHARED_MATRIXA        2\n\n#       define OUTPUT_CSC_BYPASS                    0\n#       define OUTPUT_CSC_TV_RGB                    1\n#       define OUTPUT_CSC_YCBCR_601                 2\n#       define OUTPUT_CSC_YCBCR_709                 3\n#       define OUTPUT_CSC_PROG_COEFF                4\n#       define OUTPUT_CSC_PROG_SHARED_MATRIXB       5\n\n#       define DEGAMMA_BYPASS                       0\n#       define DEGAMMA_SRGB_24                      1\n#       define DEGAMMA_XVYCC_222                    2\n#       define GAMUT_REMAP_BYPASS                   0\n#       define GAMUT_REMAP_PROG_COEFF               1\n#       define GAMUT_REMAP_PROG_SHARED_MATRIXA      2\n#       define GAMUT_REMAP_PROG_SHARED_MATRIXB      3\n\n#       define REGAMMA_BYPASS                       0\n#       define REGAMMA_SRGB_24                      1\n#       define REGAMMA_XVYCC_222                    2\n#       define REGAMMA_PROG_A                       3\n#       define REGAMMA_PROG_B                       4\n\n#       define FMT_CLAMP_6BPC                0\n#       define FMT_CLAMP_8BPC                1\n#       define FMT_CLAMP_10BPC               2\n\n#       define HDMI_24BIT_DEEP_COLOR         0\n#       define HDMI_30BIT_DEEP_COLOR         1\n#       define HDMI_36BIT_DEEP_COLOR         2\n#       define HDMI_ACR_HW                   0\n#       define HDMI_ACR_32                   1\n#       define HDMI_ACR_44                   2\n#       define HDMI_ACR_48                   3\n#       define HDMI_ACR_X1                   1\n#       define HDMI_ACR_X2                   2\n#       define HDMI_ACR_X4                   4\n#       define AFMT_AVI_INFO_Y_RGB           0\n#       define AFMT_AVI_INFO_Y_YCBCR422      1\n#       define AFMT_AVI_INFO_Y_YCBCR444      2\n\n#define\t\t\tNO_AUTO\t\t\t\t\t\t0\n#define\t\t\tES_AUTO\t\t\t\t\t\t1\n#define\t\t\tGS_AUTO\t\t\t\t\t\t2\n#define\t\t\tES_AND_GS_AUTO\t\t\t\t\t3\n\n#       define ARRAY_MODE(x)\t\t\t\t\t((x) << 2)\n#       define PIPE_CONFIG(x)\t\t\t\t\t((x) << 6)\n#       define TILE_SPLIT(x)\t\t\t\t\t((x) << 11)\n#       define MICRO_TILE_MODE_NEW(x)\t\t\t\t((x) << 22)\n#       define SAMPLE_SPLIT(x)\t\t\t\t\t((x) << 25)\n#       define BANK_WIDTH(x)\t\t\t\t\t((x) << 0)\n#       define BANK_HEIGHT(x)\t\t\t\t\t((x) << 2)\n#       define MACRO_TILE_ASPECT(x)\t\t\t\t((x) << 4)\n#       define NUM_BANKS(x)\t\t\t\t\t((x) << 6)\n\n#define\t\tMSG_ENTER_RLC_SAFE_MODE\t\t\t1\n#define\t\tMSG_EXIT_RLC_SAFE_MODE\t\t\t0\n\n \n#define\tPACKET_TYPE0\t0\n#define\tPACKET_TYPE1\t1\n#define\tPACKET_TYPE2\t2\n#define\tPACKET_TYPE3\t3\n\n#define CP_PACKET_GET_TYPE(h) (((h) >> 30) & 3)\n#define CP_PACKET_GET_COUNT(h) (((h) >> 16) & 0x3FFF)\n#define CP_PACKET0_GET_REG(h) ((h) & 0xFFFF)\n#define CP_PACKET3_GET_OPCODE(h) (((h) >> 8) & 0xFF)\n#define PACKET0(reg, n)\t((PACKET_TYPE0 << 30) |\t\t\t\t\\\n\t\t\t ((reg) & 0xFFFF) |\t\t\t\\\n\t\t\t ((n) & 0x3FFF) << 16)\n#define CP_PACKET2\t\t\t0x80000000\n#define\t\tPACKET2_PAD_SHIFT\t\t0\n#define\t\tPACKET2_PAD_MASK\t\t(0x3fffffff << 0)\n\n#define PACKET2(v)\t(CP_PACKET2 | REG_SET(PACKET2_PAD, (v)))\n\n#define PACKET3(op, n)\t((PACKET_TYPE3 << 30) |\t\t\t\t\\\n\t\t\t (((op) & 0xFF) << 8) |\t\t\t\t\\\n\t\t\t ((n) & 0x3FFF) << 16)\n\n#define PACKET3_COMPUTE(op, n) (PACKET3(op, n) | 1 << 1)\n\n \n#define\tPACKET3_NOP\t\t\t\t\t0x10\n#define\tPACKET3_SET_BASE\t\t\t\t0x11\n#define\t\tPACKET3_BASE_INDEX(x)                  ((x) << 0)\n#define\t\t\tCE_PARTITION_BASE\t\t3\n#define\tPACKET3_CLEAR_STATE\t\t\t\t0x12\n#define\tPACKET3_INDEX_BUFFER_SIZE\t\t\t0x13\n#define\tPACKET3_DISPATCH_DIRECT\t\t\t\t0x15\n#define\tPACKET3_DISPATCH_INDIRECT\t\t\t0x16\n#define\tPACKET3_ATOMIC_GDS\t\t\t\t0x1D\n#define\tPACKET3_ATOMIC_MEM\t\t\t\t0x1E\n#define\tPACKET3_OCCLUSION_QUERY\t\t\t\t0x1F\n#define\tPACKET3_SET_PREDICATION\t\t\t\t0x20\n#define\tPACKET3_REG_RMW\t\t\t\t\t0x21\n#define\tPACKET3_COND_EXEC\t\t\t\t0x22\n#define\tPACKET3_PRED_EXEC\t\t\t\t0x23\n#define\tPACKET3_DRAW_INDIRECT\t\t\t\t0x24\n#define\tPACKET3_DRAW_INDEX_INDIRECT\t\t\t0x25\n#define\tPACKET3_INDEX_BASE\t\t\t\t0x26\n#define\tPACKET3_DRAW_INDEX_2\t\t\t\t0x27\n#define\tPACKET3_CONTEXT_CONTROL\t\t\t\t0x28\n#define\tPACKET3_INDEX_TYPE\t\t\t\t0x2A\n#define\tPACKET3_DRAW_INDIRECT_MULTI\t\t\t0x2C\n#define\tPACKET3_DRAW_INDEX_AUTO\t\t\t\t0x2D\n#define\tPACKET3_NUM_INSTANCES\t\t\t\t0x2F\n#define\tPACKET3_DRAW_INDEX_MULTI_AUTO\t\t\t0x30\n#define\tPACKET3_INDIRECT_BUFFER_CONST\t\t\t0x33\n#define\tPACKET3_STRMOUT_BUFFER_UPDATE\t\t\t0x34\n#define\tPACKET3_DRAW_INDEX_OFFSET_2\t\t\t0x35\n#define\tPACKET3_DRAW_PREAMBLE\t\t\t\t0x36\n#define\tPACKET3_WRITE_DATA\t\t\t\t0x37\n#define\t\tWRITE_DATA_DST_SEL(x)                   ((x) << 8)\n\t\t \n#define\t\tWR_ONE_ADDR                             (1 << 16)\n#define\t\tWR_CONFIRM                              (1 << 20)\n#define\t\tWRITE_DATA_CACHE_POLICY(x)              ((x) << 25)\n\t\t \n#define\t\tWRITE_DATA_ENGINE_SEL(x)                ((x) << 30)\n\t\t \n#define\tPACKET3_DRAW_INDEX_INDIRECT_MULTI\t\t0x38\n#define\tPACKET3_MEM_SEMAPHORE\t\t\t\t0x39\n#              define PACKET3_SEM_USE_MAILBOX       (0x1 << 16)\n#              define PACKET3_SEM_SEL_SIGNAL_TYPE   (0x1 << 20)  \n#              define PACKET3_SEM_CLIENT_CODE\t    ((x) << 24)  \n#              define PACKET3_SEM_SEL_SIGNAL\t    (0x6 << 29)\n#              define PACKET3_SEM_SEL_WAIT\t    (0x7 << 29)\n#define\tPACKET3_COPY_DW\t\t\t\t\t0x3B\n#define\tPACKET3_WAIT_REG_MEM\t\t\t\t0x3C\n#define\t\tWAIT_REG_MEM_FUNCTION(x)                ((x) << 0)\n\t\t \n#define\t\tWAIT_REG_MEM_MEM_SPACE(x)               ((x) << 4)\n\t\t \n#define\t\tWAIT_REG_MEM_OPERATION(x)               ((x) << 6)\n\t\t \n#define\t\tWAIT_REG_MEM_ENGINE(x)                  ((x) << 8)\n\t\t \n#define\tPACKET3_INDIRECT_BUFFER\t\t\t\t0x3F\n#define\t\tINDIRECT_BUFFER_TCL2_VOLATILE           (1 << 22)\n#define\t\tINDIRECT_BUFFER_VALID                   (1 << 23)\n#define\t\tINDIRECT_BUFFER_CACHE_POLICY(x)         ((x) << 28)\n\t\t \n#define\tPACKET3_COPY_DATA\t\t\t\t0x40\n#define\tPACKET3_PFP_SYNC_ME\t\t\t\t0x42\n#define\tPACKET3_SURFACE_SYNC\t\t\t\t0x43\n#              define PACKET3_DEST_BASE_0_ENA      (1 << 0)\n#              define PACKET3_DEST_BASE_1_ENA      (1 << 1)\n#              define PACKET3_CB0_DEST_BASE_ENA    (1 << 6)\n#              define PACKET3_CB1_DEST_BASE_ENA    (1 << 7)\n#              define PACKET3_CB2_DEST_BASE_ENA    (1 << 8)\n#              define PACKET3_CB3_DEST_BASE_ENA    (1 << 9)\n#              define PACKET3_CB4_DEST_BASE_ENA    (1 << 10)\n#              define PACKET3_CB5_DEST_BASE_ENA    (1 << 11)\n#              define PACKET3_CB6_DEST_BASE_ENA    (1 << 12)\n#              define PACKET3_CB7_DEST_BASE_ENA    (1 << 13)\n#              define PACKET3_DB_DEST_BASE_ENA     (1 << 14)\n#              define PACKET3_TCL1_VOL_ACTION_ENA  (1 << 15)\n#              define PACKET3_TC_VOL_ACTION_ENA    (1 << 16)  \n#              define PACKET3_TC_WB_ACTION_ENA     (1 << 18)  \n#              define PACKET3_DEST_BASE_2_ENA      (1 << 19)\n#              define PACKET3_DEST_BASE_3_ENA      (1 << 21)\n#              define PACKET3_TCL1_ACTION_ENA      (1 << 22)\n#              define PACKET3_TC_ACTION_ENA        (1 << 23)  \n#              define PACKET3_CB_ACTION_ENA        (1 << 25)\n#              define PACKET3_DB_ACTION_ENA        (1 << 26)\n#              define PACKET3_SH_KCACHE_ACTION_ENA (1 << 27)\n#              define PACKET3_SH_KCACHE_VOL_ACTION_ENA (1 << 28)\n#              define PACKET3_SH_ICACHE_ACTION_ENA (1 << 29)\n#define\tPACKET3_COND_WRITE\t\t\t\t0x45\n#define\tPACKET3_EVENT_WRITE\t\t\t\t0x46\n#define\t\tEVENT_TYPE(x)                           ((x) << 0)\n#define\t\tEVENT_INDEX(x)                          ((x) << 8)\n\t\t \n#define\tPACKET3_EVENT_WRITE_EOP\t\t\t\t0x47\n#define\t\tEOP_TCL1_VOL_ACTION_EN                  (1 << 12)\n#define\t\tEOP_TC_VOL_ACTION_EN                    (1 << 13)  \n#define\t\tEOP_TC_WB_ACTION_EN                     (1 << 15)  \n#define\t\tEOP_TCL1_ACTION_EN                      (1 << 16)\n#define\t\tEOP_TC_ACTION_EN                        (1 << 17)  \n#define\t\tEOP_TCL2_VOLATILE                       (1 << 24)\n#define\t\tEOP_CACHE_POLICY(x)                     ((x) << 25)\n\t\t \n#define\t\tDATA_SEL(x)                             ((x) << 29)\n\t\t \n#define\t\tINT_SEL(x)                              ((x) << 24)\n\t\t \n#define\t\tDST_SEL(x)                              ((x) << 16)\n\t\t \n#define\tPACKET3_EVENT_WRITE_EOS\t\t\t\t0x48\n#define\tPACKET3_RELEASE_MEM\t\t\t\t0x49\n#define\tPACKET3_PREAMBLE_CNTL\t\t\t\t0x4A\n#              define PACKET3_PREAMBLE_BEGIN_CLEAR_STATE     (2 << 28)\n#              define PACKET3_PREAMBLE_END_CLEAR_STATE       (3 << 28)\n#define\tPACKET3_DMA_DATA\t\t\t\t0x50\n \n \n#              define PACKET3_DMA_DATA_ENGINE(x)     ((x) << 0)\n\t\t \n#              define PACKET3_DMA_DATA_SRC_CACHE_POLICY(x) ((x) << 13)\n\t\t \n#              define PACKET3_DMA_DATA_SRC_VOLATILE (1 << 15)\n#              define PACKET3_DMA_DATA_DST_SEL(x)  ((x) << 20)\n\t\t \n#              define PACKET3_DMA_DATA_DST_CACHE_POLICY(x) ((x) << 25)\n\t\t \n#              define PACKET3_DMA_DATA_DST_VOLATILE (1 << 27)\n#              define PACKET3_DMA_DATA_SRC_SEL(x)  ((x) << 29)\n\t\t \n#              define PACKET3_DMA_DATA_CP_SYNC     (1 << 31)\n \n#              define PACKET3_DMA_DATA_DIS_WC      (1 << 21)\n#              define PACKET3_DMA_DATA_CMD_SRC_SWAP(x) ((x) << 22)\n\t\t \n#              define PACKET3_DMA_DATA_CMD_DST_SWAP(x) ((x) << 24)\n\t\t \n#              define PACKET3_DMA_DATA_CMD_SAS     (1 << 26)\n\t\t \n#              define PACKET3_DMA_DATA_CMD_DAS     (1 << 27)\n\t\t \n#              define PACKET3_DMA_DATA_CMD_SAIC    (1 << 28)\n#              define PACKET3_DMA_DATA_CMD_DAIC    (1 << 29)\n#              define PACKET3_DMA_DATA_CMD_RAW_WAIT  (1 << 30)\n#define\tPACKET3_ACQUIRE_MEM\t\t\t\t0x58\n#define\tPACKET3_REWIND\t\t\t\t\t0x59\n#define\tPACKET3_LOAD_UCONFIG_REG\t\t\t0x5E\n#define\tPACKET3_LOAD_SH_REG\t\t\t\t0x5F\n#define\tPACKET3_LOAD_CONFIG_REG\t\t\t\t0x60\n#define\tPACKET3_LOAD_CONTEXT_REG\t\t\t0x61\n#define\tPACKET3_SET_CONFIG_REG\t\t\t\t0x68\n#define\t\tPACKET3_SET_CONFIG_REG_START\t\t\t0x00002000\n#define\t\tPACKET3_SET_CONFIG_REG_END\t\t\t0x00002c00\n#define\tPACKET3_SET_CONTEXT_REG\t\t\t\t0x69\n#define\t\tPACKET3_SET_CONTEXT_REG_START\t\t\t0x0000a000\n#define\t\tPACKET3_SET_CONTEXT_REG_END\t\t\t0x0000a400\n#define\tPACKET3_SET_CONTEXT_REG_INDIRECT\t\t0x73\n#define\tPACKET3_SET_SH_REG\t\t\t\t0x76\n#define\t\tPACKET3_SET_SH_REG_START\t\t\t0x00002c00\n#define\t\tPACKET3_SET_SH_REG_END\t\t\t\t0x00003000\n#define\tPACKET3_SET_SH_REG_OFFSET\t\t\t0x77\n#define\tPACKET3_SET_QUEUE_REG\t\t\t\t0x78\n#define\tPACKET3_SET_UCONFIG_REG\t\t\t\t0x79\n#define\t\tPACKET3_SET_UCONFIG_REG_START\t\t\t0x0000c000\n#define\t\tPACKET3_SET_UCONFIG_REG_END\t\t\t0x0000c400\n#define\tPACKET3_SCRATCH_RAM_WRITE\t\t\t0x7D\n#define\tPACKET3_SCRATCH_RAM_READ\t\t\t0x7E\n#define\tPACKET3_LOAD_CONST_RAM\t\t\t\t0x80\n#define\tPACKET3_WRITE_CONST_RAM\t\t\t\t0x81\n#define\tPACKET3_DUMP_CONST_RAM\t\t\t\t0x83\n#define\tPACKET3_INCREMENT_CE_COUNTER\t\t\t0x84\n#define\tPACKET3_INCREMENT_DE_COUNTER\t\t\t0x85\n#define\tPACKET3_WAIT_ON_CE_COUNTER\t\t\t0x86\n#define\tPACKET3_WAIT_ON_DE_COUNTER_DIFF\t\t\t0x88\n#define\tPACKET3_SWITCH_BUFFER\t\t\t\t0x8B\n\n \n#define SDMA0_REGISTER_OFFSET                             0x0  \n#define SDMA1_REGISTER_OFFSET                             0x200  \n#define SDMA_MAX_INSTANCE 2\n\n#define SDMA_PACKET(op, sub_op, e)\t((((e) & 0xFFFF) << 16) |\t\\\n\t\t\t\t\t (((sub_op) & 0xFF) << 8) |\t\\\n\t\t\t\t\t (((op) & 0xFF) << 0))\n \n#define\tSDMA_OPCODE_NOP\t\t\t\t\t  0\n#\tdefine SDMA_NOP_COUNT(x)\t\t\t  (((x) & 0x3FFF) << 16)\n#define\tSDMA_OPCODE_COPY\t\t\t\t  1\n#       define SDMA_COPY_SUB_OPCODE_LINEAR                0\n#       define SDMA_COPY_SUB_OPCODE_TILED                 1\n#       define SDMA_COPY_SUB_OPCODE_SOA                   3\n#       define SDMA_COPY_SUB_OPCODE_LINEAR_SUB_WINDOW     4\n#       define SDMA_COPY_SUB_OPCODE_TILED_SUB_WINDOW      5\n#       define SDMA_COPY_SUB_OPCODE_T2T_SUB_WINDOW        6\n#define\tSDMA_OPCODE_WRITE\t\t\t\t  2\n#       define SDMA_WRITE_SUB_OPCODE_LINEAR               0\n#       define SDMA_WRITE_SUB_OPCODE_TILED                1\n#define\tSDMA_OPCODE_INDIRECT_BUFFER\t\t\t  4\n#define\tSDMA_OPCODE_FENCE\t\t\t\t  5\n#define\tSDMA_OPCODE_TRAP\t\t\t\t  6\n#define\tSDMA_OPCODE_SEMAPHORE\t\t\t\t  7\n#       define SDMA_SEMAPHORE_EXTRA_O                     (1 << 13)\n\t\t \n#       define SDMA_SEMAPHORE_EXTRA_S                     (1 << 14)\n\t\t \n#       define SDMA_SEMAPHORE_EXTRA_M                     (1 << 15)\n\t\t \n#define\tSDMA_OPCODE_POLL_REG_MEM\t\t\t  8\n#       define SDMA_POLL_REG_MEM_EXTRA_OP(x)              ((x) << 10)\n\t\t \n#       define SDMA_POLL_REG_MEM_EXTRA_FUNC(x)            ((x) << 12)\n\t\t \n#       define SDMA_POLL_REG_MEM_EXTRA_M                  (1 << 15)\n\t\t \n#define\tSDMA_OPCODE_COND_EXEC\t\t\t\t  9\n#define\tSDMA_OPCODE_CONSTANT_FILL\t\t\t  11\n#       define SDMA_CONSTANT_FILL_EXTRA_SIZE(x)           ((x) << 14)\n\t\t \n#define\tSDMA_OPCODE_GENERATE_PTE_PDE\t\t\t  12\n#define\tSDMA_OPCODE_TIMESTAMP\t\t\t\t  13\n#       define SDMA_TIMESTAMP_SUB_OPCODE_SET_LOCAL        0\n#       define SDMA_TIMESTAMP_SUB_OPCODE_GET_LOCAL        1\n#       define SDMA_TIMESTAMP_SUB_OPCODE_GET_GLOBAL       2\n#define\tSDMA_OPCODE_SRBM_WRITE\t\t\t\t  14\n#       define SDMA_SRBM_WRITE_EXTRA_BYTE_ENABLE(x)       ((x) << 12)\n\t\t \n\n#define VCE_CMD_NO_OP\t\t0x00000000\n#define VCE_CMD_END\t\t0x00000001\n#define VCE_CMD_IB\t\t0x00000002\n#define VCE_CMD_FENCE\t\t0x00000003\n#define VCE_CMD_TRAP\t\t0x00000004\n#define VCE_CMD_IB_AUTO\t\t0x00000005\n#define VCE_CMD_SEMAPHORE\t0x00000006\n\n \n#define\tPRIVATE_BASE(x)\t((x) << 0)  \n#define\tSHARED_BASE(x)\t((x) << 16)  \n\n#define KFD_CIK_SDMA_QUEUE_OFFSET (mmSDMA0_RLC1_RB_CNTL - mmSDMA0_RLC0_RB_CNTL)\n\n \nenum {\n\tMTYPE_CACHED = 0,\n\tMTYPE_NONCACHED = 3\n};\n\n \n#define RB_MAP_PKR0(x)\t\t\t\t((x) << 0)\n#define RB_MAP_PKR0_MASK\t\t\t(0x3 << 0)\n#define RB_MAP_PKR1(x)\t\t\t\t((x) << 2)\n#define RB_MAP_PKR1_MASK\t\t\t(0x3 << 2)\n#define RB_XSEL2(x)\t\t\t\t((x) << 4)\n#define RB_XSEL2_MASK\t\t\t\t(0x3 << 4)\n#define RB_XSEL\t\t\t\t\t(1 << 6)\n#define RB_YSEL\t\t\t\t\t(1 << 7)\n#define PKR_MAP(x)\t\t\t\t((x) << 8)\n#define PKR_MAP_MASK\t\t\t\t(0x3 << 8)\n#define PKR_XSEL(x)\t\t\t\t((x) << 10)\n#define PKR_XSEL_MASK\t\t\t\t(0x3 << 10)\n#define PKR_YSEL(x)\t\t\t\t((x) << 12)\n#define PKR_YSEL_MASK\t\t\t\t(0x3 << 12)\n#define SC_MAP(x)\t\t\t\t((x) << 16)\n#define SC_MAP_MASK\t\t\t\t(0x3 << 16)\n#define SC_XSEL(x)\t\t\t\t((x) << 18)\n#define SC_XSEL_MASK\t\t\t\t(0x3 << 18)\n#define SC_YSEL(x)\t\t\t\t((x) << 20)\n#define SC_YSEL_MASK\t\t\t\t(0x3 << 20)\n#define SE_MAP(x)\t\t\t\t((x) << 24)\n#define SE_MAP_MASK\t\t\t\t(0x3 << 24)\n#define SE_XSEL(x)\t\t\t\t((x) << 26)\n#define SE_XSEL_MASK\t\t\t\t(0x3 << 26)\n#define SE_YSEL(x)\t\t\t\t((x) << 28)\n#define SE_YSEL_MASK\t\t\t\t(0x3 << 28)\n\n \n#define SE_PAIR_MAP(x)\t\t\t\t((x) << 0)\n#define SE_PAIR_MAP_MASK\t\t\t(0x3 << 0)\n#define SE_PAIR_XSEL(x)\t\t\t\t((x) << 2)\n#define SE_PAIR_XSEL_MASK\t\t\t(0x3 << 2)\n#define SE_PAIR_YSEL(x)\t\t\t\t((x) << 4)\n#define SE_PAIR_YSEL_MASK\t\t\t(0x3 << 4)\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}