
<style>
  table {
    width:70%;
    margin-left: auto;
    margin-right: auto
  }
  svg {
    display:block;  
    width:60%;
    height:40%;
    margin-left: auto;
    margin-right: auto
  }
  h1, h2, h3 {
    margin-left:1.5%;
    width:98%;
    font-weight:bold
  }
  code {
    color:#545253;
  }
  p {
    width: 98%;
    color:black;
    margin-top:5px;
    margin-bottom:5px 
  }
  * {
    color:black;
    line-height: 1.6;
  }
  li{
    margin: 20px 0;
  }
  #function_return{
    font-weight: bold;
    color:green;
  }
  #teroshdl_description, li {
    width: 98%;
    margin-left:2%;
    margin-right:2%;
  }
  #function_arguments{
    color:blue;
  }
  div.templateTerosHDL {
    background-color: white;
    position:absolute;
  }
  td, th {
    padding:7px; 
    border: 1px solid grey;
  }
  th {
    background-color: #ffd78c;
  }
  tr:hover {
    background-color: #ddd;
  }
  tr:nth-child(even){
    background-color: #f2f2f2;
  }
</style>
<div id="teroshdl" class='templateTerosHDL'>
<a id=neorv32_cpu_regfile><h1 id="entity-neorv32_cpu_regfile">Entity: neorv32_cpu_regfile</h1></a><h2 id="diagram">Diagram</h2><p><svg xmlns="http://www.w3.org/2000/svg" version="1.1" xmlns:xlink="http://www.w3.org/1999/xlink" xmlns:svgjs="http://svgjs.com/svgjs" viewBox="0 0 1201.6666666666667 130"><svg id="SvgjsSvg1002" width="2" height="0" focusable="false" style="overflow:hidden;top:-100%;left:-100%;position:absolute;opacity:0"><polyline id="SvgjsPolyline1003" points="465,0 480,0"></polyline><path id="SvgjsPath1004" d="M0 0 "></path></svg><rect id="SvgjsRect1006" width="256.6666666666667" height="30" fill="black" x="480" y="0"></rect><rect id="SvgjsRect1007" width="252.66666666666669" height="25" fill="#bdecb6" x="482" y="2"></rect><text id="SvgjsText1008" font-family="Helvetica" x="460" y="-5.698437500000001" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1009" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   boolean </tspan></text><text id="SvgjsText1010" font-family="Helvetica" x="495" y="-5.698437500000001" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1011" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   CPU_EXTENSION_RISCV_E </tspan></text><line id="SvgjsLine1012" x1="465" y1="15" x2="480" y2="15" stroke-linecap="rec" stroke="black" stroke-width="5"></line><rect id="SvgjsRect1013" width="256.6666666666667" height="90" fill="black" x="480" y="35"></rect><rect id="SvgjsRect1014" width="252.66666666666669" height="85" fill="#fdfd96" x="482" y="37"></rect><text id="SvgjsText1015" font-family="Helvetica" x="460" y="29.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1016" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1017" font-family="Helvetica" x="495" y="29.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1018" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   clk_i </tspan></text><line id="SvgjsLine1019" x1="465" y1="50" x2="480" y2="50" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1020" font-family="Helvetica" x="460" y="49.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1021" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(ctrl_width_c-1 downto 0) </tspan></text><text id="SvgjsText1022" font-family="Helvetica" x="495" y="49.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1023" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   ctrl_i </tspan></text><line id="SvgjsLine1024" x1="465" y1="70" x2="480" y2="70" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1025" font-family="Helvetica" x="460" y="69.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1026" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(data_width_c-1 downto 0) </tspan></text><text id="SvgjsText1027" font-family="Helvetica" x="495" y="69.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1028" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   mem_i </tspan></text><line id="SvgjsLine1029" x1="465" y1="90" x2="480" y2="90" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1030" font-family="Helvetica" x="460" y="89.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1031" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(data_width_c-1 downto 0) </tspan></text><text id="SvgjsText1032" font-family="Helvetica" x="495" y="89.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1033" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   alu_i </tspan></text><line id="SvgjsLine1034" x1="465" y1="110" x2="480" y2="110" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1035" font-family="Helvetica" x="756.6666666666667" y="29.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1036" dy="26" x="756.6666666666667" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(data_width_c-1 downto 0) </tspan></text><text id="SvgjsText1037" font-family="Helvetica" x="721.6666666666667" y="29.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1038" dy="26" x="721.6666666666667" svgjs:data="{&quot;newLined&quot;:true}">   rs1_o </tspan></text><line id="SvgjsLine1039" x1="736.6666666666667" y1="50" x2="751.6666666666667" y2="50" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1040" font-family="Helvetica" x="756.6666666666667" y="49.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1041" dy="26" x="756.6666666666667" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(data_width_c-1 downto 0) </tspan></text><text id="SvgjsText1042" font-family="Helvetica" x="721.6666666666667" y="49.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1043" dy="26" x="721.6666666666667" svgjs:data="{&quot;newLined&quot;:true}">   rs2_o </tspan></text><line id="SvgjsLine1044" x1="736.6666666666667" y1="70" x2="751.6666666666667" y2="70" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1045" font-family="Helvetica" x="756.6666666666667" y="69.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1046" dy="26" x="756.6666666666667" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(1 downto 0) </tspan></text><text id="SvgjsText1047" font-family="Helvetica" x="721.6666666666667" y="69.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1048" dy="26" x="721.6666666666667" svgjs:data="{&quot;newLined&quot;:true}">   cmp_o </tspan></text><line id="SvgjsLine1049" x1="736.6666666666667" y1="90" x2="751.6666666666667" y2="90" stroke-linecap="rec" stroke="black" stroke-width="5"></line></svg></p><h2 id="description">Description</h2><div id="teroshdl_description"><p>################################################################################################# # << NEORV32 - CPU General Purpose Data Register File >&gt;                                        # # <strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong></em>* # # General purpose data register file. 32 entries (= 1024 bit) for normal mode (RV32I),          # # 16 entries (= 512 bit) for embedded mode (RV32E) when RISC-V "E" extension is enabled.        # #                                                                                               # # Register zero (r0/x0) is a "normal" physical reg that has to be initialized to zero by the    # # CPU control system. For normal operations register zero cannot be written.                    # #                                                                                               # # The register file uses synchronous read accesses and a <em>single</em> (multiplexed) address port    # # for writing and reading rs1 and a single read-only port for rs2. Therefore, the whole         # # register file can be mapped to a single true dual-port block RAM.                             # # <strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong></em>* # # BSD 3-Clause License                                                                          # #                                                                                               # # Copyright (c) 2021, Stephan Nolting. All rights reserved.                                     # #                                                                                               # # Redistribution and use in source and binary forms, with or without modification, are          # # permitted provided that the following conditions are met:                                     # #                                                                                               # # 1. Redistributions of source code must retain the above copyright notice, this list of        # #    conditions and the following disclaimer.                                                   # #                                                                                               # # 2. Redistributions in binary form must reproduce the above copyright notice, this list of     # #    conditions and the following disclaimer in the documentation and/or other materials        # #    provided with the distribution.                                                            # #                                                                                               # # 3. Neither the name of the copyright holder nor the names of its contributors may be used to  # #    endorse or promote products derived from this software without specific prior written      # #    permission.                                                                                # #                                                                                               # # THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS   # # OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF               # # MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE    # # COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,     # # EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE # # GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED    # # AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING     # # NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED  # # OF THE POSSIBILITY OF SUCH DAMAGE.                                                            # # <strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong></em>* # # The NEORV32 Processor - <a href="https://github.com/stnolting/neorv32">https://github.com/stnolting/neorv32</a>              (c) Stephan Nolting # #################################################################################################</p></div><h2 id="generics">Generics</h2>
<table>
<thead>
<tr>
<th id="generic_name">Generic name</th>
<th id="type">Type</th>
<th id="value">Value</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>CPU_EXTENSION_RISCV_E</td>
<td>boolean</td>
<td>false</td>
<td>implement embedded RF extension?</td>
</tr>
</tbody>
</table>
<h2 id="ports">Ports</h2>
<table>
<thead>
<tr>
<th id="port_name">Port name</th>
<th id="direction">Direction</th>
<th id="type">Type</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>clk_i</td>
<td>in</td>
<td>std_ulogic</td>
<td>global clock, rising edge</td>
</tr>
<tr>
<td>ctrl_i</td>
<td>in</td>
<td>std_ulogic_vector(ctrl_width_c-1 downto 0)</td>
<td>main control bus</td>
</tr>
<tr>
<td>mem_i</td>
<td>in</td>
<td>std_ulogic_vector(data_width_c-1 downto 0)</td>
<td>memory read data</td>
</tr>
<tr>
<td>alu_i</td>
<td>in</td>
<td>std_ulogic_vector(data_width_c-1 downto 0)</td>
<td>ALU result</td>
</tr>
<tr>
<td>rs1_o</td>
<td>out</td>
<td>std_ulogic_vector(data_width_c-1 downto 0)</td>
<td>operand 1</td>
</tr>
<tr>
<td>rs2_o</td>
<td>out</td>
<td>std_ulogic_vector(data_width_c-1 downto 0)</td>
<td>operand 2</td>
</tr>
<tr>
<td>cmp_o</td>
<td>out</td>
<td>std_ulogic_vector(1 downto 0)</td>
<td>comparator status</td>
</tr>
</tbody>
</table><h2 id="signals">Signals</h2>
<table>
<thead>
<tr>
<th id="name">Name</th>
<th id="type">Type</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>reg_file</td>
<td>reg_file_t</td>
<td></td>
</tr>
<tr>
<td>reg_file_emb</td>
<td>reg_file_emb_t</td>
<td></td>
</tr>
<tr>
<td>rf_wdata</td>
<td>std_ulogic_vector(data_width_c-1 downto 0)</td>
<td>actual write-back data</td>
</tr>
<tr>
<td>rd_is_r0</td>
<td>std_ulogic</td>
<td>writing to r0?</td>
</tr>
<tr>
<td>rf_we</td>
<td>std_ulogic</td>
<td></td>
</tr>
<tr>
<td>dst_addr</td>
<td>std_ulogic_vector(4 downto 0)</td>
<td>destination address</td>
</tr>
<tr>
<td>opa_addr</td>
<td>std_ulogic_vector(4 downto 0)</td>
<td>rs1/dst address</td>
</tr>
<tr>
<td>opb_addr</td>
<td>std_ulogic_vector(4 downto 0)</td>
<td>rs2 address</td>
</tr>
<tr>
<td>rs1</td>
<td>std_ulogic_vector(data_width_c-1 downto 0)</td>
<td></td>
</tr>
<tr>
<td>rs2</td>
<td>std_ulogic_vector(data_width_c-1 downto 0)</td>
<td></td>
</tr>
<tr>
<td>cmp_opx</td>
<td>std_ulogic_vector(data_width_c downto 0)</td>
<td>comparator --</td>
</tr>
<tr>
<td>cmp_opy</td>
<td>std_ulogic_vector(data_width_c downto 0)</td>
<td></td>
</tr>
</tbody>
</table>
<h2 id="types">Types</h2>
<table>
<thead>
<tr>
<th id="name">Name</th>
<th id="type">Type</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>reg_file_t</td>
<td></td>
<td></td>
</tr>
<tr>
<td>reg_file_emb_t</td>
<td></td>
<td></td>
</tr>
</tbody>
</table><h2 id="processes">Processes</h2>
<ul>
<li>rf_access: <em>( clk_i )</em></li>
</ul>
<h2 id="register-file-access--------------------------------------------------------------------">Register File Access -------------------------------------------------------------------</h2>
<p><strong>Description</strong></p>
<h2 id="register-file-access---------------------------------------------------------------------1">Register File Access -------------------------------------------------------------------</h2><br><br><br><br><br><br>