#! /usr/local/Cellar/icarus-verilog/10.1.1/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7faed6e00150 .scope module, "test" "test" 2 2;
 .timescale -9 -12;
v0x7faed6e108b0_0 .var "btn", 0 0;
v0x7faed6e10950_0 .var "clk", 0 0;
v0x7faed6e10a00_0 .net "syncBtn", 0 0, v0x7faed6e107a0_0;  1 drivers
S_0x7faed6e002c0 .scope module, "t" "syncInput" 2 11, 3 1 0, S_0x7faed6e00150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "btn"
    .port_info 2 /OUTPUT 1 "syncBtn"
v0x7faed6e00500_0 .var "b1", 0 0;
v0x7faed6e105b0_0 .var "b2", 0 0;
v0x7faed6e10650_0 .net "btn", 0 0, v0x7faed6e108b0_0;  1 drivers
v0x7faed6e10700_0 .net "clk", 0 0, v0x7faed6e10950_0;  1 drivers
v0x7faed6e107a0_0 .var "syncBtn", 0 0;
E_0x7faed6e004c0 .event posedge, v0x7faed6e10700_0;
    .scope S_0x7faed6e002c0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faed6e107a0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x7faed6e002c0;
T_1 ;
    %wait E_0x7faed6e004c0;
    %load/vec4 v0x7faed6e10650_0;
    %assign/vec4 v0x7faed6e00500_0, 0;
    %load/vec4 v0x7faed6e00500_0;
    %assign/vec4 v0x7faed6e105b0_0, 0;
    %load/vec4 v0x7faed6e00500_0;
    %load/vec4 v0x7faed6e105b0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7faed6e107a0_0, 0;
T_1.0 ;
    %load/vec4 v0x7faed6e00500_0;
    %nor/r;
    %load/vec4 v0x7faed6e105b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7faed6e107a0_0, 0;
T_1.2 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7faed6e00150;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faed6e10950_0, 0, 1;
T_2.0 ;
    %delay 800, 0;
    %load/vec4 v0x7faed6e10950_0;
    %inv;
    %store/vec4 v0x7faed6e10950_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0x7faed6e00150;
T_3 ;
    %vpi_call 2 13 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 14 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faed6e108b0_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7faed6e108b0_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faed6e108b0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7faed6e108b0_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faed6e108b0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7faed6e108b0_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faed6e108b0_0, 0, 1;
    %delay 6000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7faed6e108b0_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faed6e108b0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x7faed6e00150;
T_4 ;
    %delay 500000, 0;
    %vpi_call 2 25 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "t_input.v";
    "syncInput.v";
