-- File: lift_step.vhd
-- Generated by MyHDL 1.0dev
-- Date: Wed Oct 21 08:31:32 2015


library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
use std.textio.all;

use work.pck_myhdl_10.all;

entity lift_step is
    port (
        flags_i: in unsigned(2 downto 0);
        update_i: in std_logic;
        left_i: in unsigned(7 downto 0);
        sam_i: in unsigned(7 downto 0);
        right_i: in unsigned(7 downto 0);
        res_o: out signed (8 downto 0);
        update_o: out std_logic;
        clk_i: in std_logic
    );
end entity lift_step;


architecture MyHDL of lift_step is






begin





LIFT_STEP_RTL: process (clk_i) is
begin
    if rising_edge(clk_i) then
        if (update_i = '1') then
            update_o <= '0';
            if (flags_i = 7) then
                res_o <= (signed(resize(sam_i, 9)) - (shift_right(signed(left_i), 1) + shift_right(signed(right_i), 1)));
            elsif (flags_i = 6) then
                res_o <= (resize(signed(sam_i), 9) + shift_right(((resize(signed(left_i), 9) + resize(signed(right_i), 9)) + 2), 2));
            elsif (flags_i = 5) then
                res_o <= (signed(resize(sam_i, 9)) + (shift_right(signed(left_i), 1) + shift_right(signed(right_i), 1)));
            elsif (flags_i = 4) then
                res_o <= (resize(signed(sam_i), 9) - shift_right(((resize(signed(left_i), 9) + resize(signed(right_i), 9)) + 2), 2));
            end if;
        else
            update_o <= '1';
        end if;
    end if;
end process LIFT_STEP_RTL;

end architecture MyHDL;
