Reading timing models for corner nom_tt_025C_1v80…
Reading timing library for the 'nom_tt_025C_1v80' corner at '/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading timing models for corner nom_ff_n40C_1v95…
Reading timing library for the 'nom_ff_n40C_1v95' corner at '/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib'…
Reading timing models for corner nom_ss_100C_1v60…
Reading timing library for the 'nom_ss_100C_1v60' corner at '/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib'…
Reading OpenROAD database at '/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e16917/50-openroad-globalplacement/mult8_2bits_1op_e16917.odb'…
Reading design constraints file at '/nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[WARNING STA-0366] port '__VIRTUAL_CLK__' not found.
[INFO] Using clock __VIRTUAL_CLK__…
[INFO] Setting output delay to: 2
[INFO] Setting input delay to: 2
[WARNING STA-0366] port '__VIRTUAL_CLK__' not found.
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[WARNING STA-0419] transition time can not be specified for virtual clocks.
[INFO] Setting timing derate to: 5%
[WARNING STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated.
[INFO] Setting RC values…
[INFO RSZ-0027] Inserted 16 input buffers.
[INFO RSZ-0028] Inserted 16 output buffers.
[INFO RSZ-0058] Using max wire length 6335um.
Iteration | Resized | Buffers | Nets repaired | Remaining
---------------------------------------------------------
        0 |       0 |       0 |             0 |       299
       10 |       9 |       0 |             0 |       289
       20 |      19 |       0 |             0 |       279
       30 |      29 |       0 |             0 |       269
       40 |      37 |       0 |             0 |       259
       50 |      47 |       0 |             0 |       249
       60 |      57 |       0 |             0 |       239
       70 |      67 |       0 |             0 |       229
       80 |      76 |       0 |             0 |       219
       90 |      86 |       0 |             0 |       209
      100 |      95 |       0 |             0 |       199
      110 |     104 |       0 |             0 |       189
      120 |     113 |       0 |             0 |       179
      130 |     121 |       0 |             0 |       169
      140 |     131 |       0 |             0 |       159
      150 |     141 |       0 |             0 |       149
      160 |     151 |       0 |             0 |       139
      170 |     161 |       0 |             0 |       129
      180 |     169 |       0 |             0 |       119
      190 |     177 |       0 |             0 |       109
      200 |     187 |       0 |             0 |        99
      210 |     196 |       0 |             0 |        89
      220 |     206 |       0 |             0 |        79
      230 |     215 |       0 |             0 |        69
      240 |     224 |       0 |             0 |        59
      250 |     233 |       0 |             0 |        49
      260 |     242 |       0 |             0 |        39
      270 |     250 |       0 |             0 |        29
      280 |     268 |      12 |             6 |        19
      290 |     276 |      19 |            10 |         9
    final |     276 |      19 |            10 |         0
---------------------------------------------------------
[INFO RSZ-0035] Found 10 fanout violations.
[INFO RSZ-0038] Inserted 19 buffers in 10 nets.
[INFO RSZ-0039] Resized 276 instances.
Placement Analysis
---------------------------------
total displacement        517.4 u
average displacement        0.6 u
max displacement            5.2 u
original HPWL            7481.9 u
legalized HPWL           7789.9 u
delta HPWL                    4 %

[INFO DPL-0020] Mirrored 112 instances
[INFO DPL-0021] HPWL before            7789.9 u
[INFO DPL-0022] HPWL after             7584.4 u
[INFO DPL-0023] HPWL delta               -2.6 %
[INFO] Setting RC values…
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                               130     487.97
  Tap cell                                469     586.81
  Buffer                                    2       7.51
  Timing Repair Buffer                     51     277.77
  Inverter                                  3      11.26
  Multi-Input combinational cell          246    1825.50
  Total                                   901    3196.82
Writing OpenROAD database to '/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e16917/54-openroad-repairdesignpostgpl/mult8_2bits_1op_e16917.odb'…
Writing netlist to '/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e16917/54-openroad-repairdesignpostgpl/mult8_2bits_1op_e16917.nl.v'…
Writing powered netlist to '/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e16917/54-openroad-repairdesignpostgpl/mult8_2bits_1op_e16917.pnl.v'…
Writing layout to '/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e16917/54-openroad-repairdesignpostgpl/mult8_2bits_1op_e16917.def'…
Writing timing constraints to '/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e16917/54-openroad-repairdesignpostgpl/mult8_2bits_1op_e16917.sdc'…
