Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_am2910_behav xil_defaultlib.tb_am2910 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/AMD/AM2910/rtl/am2910.v" Line 3. Module am2910 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/AMD/AM2910/rtl/instruction_decoder.v" Line 1. Module instruction_decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/AMD/AM2910/rtl/mux_4_to_1.v" Line 1. Module mux_4_to_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/AMD/AM2910/rtl/incrementer.v" Line 1. Module incrementer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/AMD/AM2910/rtl/microprogram_counter.v" Line 1. Module microprogram_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/AMD/AM2910/rtl/register_counter.v" Line 1. Module register_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/AMD/AM2910/rtl/stack.v" Line 1. Module stack doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/AMD/AM2910/rtl/am2910.v" Line 3. Module am2910 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/AMD/AM2910/rtl/instruction_decoder.v" Line 1. Module instruction_decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/AMD/AM2910/rtl/mux_4_to_1.v" Line 1. Module mux_4_to_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/AMD/AM2910/rtl/incrementer.v" Line 1. Module incrementer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/AMD/AM2910/rtl/microprogram_counter.v" Line 1. Module microprogram_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/AMD/AM2910/rtl/register_counter.v" Line 1. Module register_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/AMD/AM2910/rtl/stack.v" Line 1. Module stack doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.instruction_decoder
Compiling module xil_defaultlib.mux_4_to_1
Compiling module xil_defaultlib.incrementer
Compiling module xil_defaultlib.microprogram_counter
Compiling module xil_defaultlib.register_counter
Compiling module xil_defaultlib.stack
Compiling module xil_defaultlib.am2910
Compiling module xil_defaultlib.tb_am2910
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_am2910_behav
