
7 uart_calc_LL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001ccc  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000034  08001dd8  08001dd8  00011dd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001e0c  08001e0c  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08001e0c  08001e0c  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001e0c  08001e0c  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001e0c  08001e0c  00011e0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001e10  08001e10  00011e10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08001e14  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000234  2000000c  08001e20  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000240  08001e20  00020240  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00005ef8  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000175f  00000000  00000000  00025f2d  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000670  00000000  00000000  00027690  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000005a8  00000000  00000000  00027d00  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00015ae3  00000000  00000000  000282a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000061b9  00000000  00000000  0003dd8b  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0006f241  00000000  00000000  00043f44  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000b3185  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000017ec  00000000  00000000  000b3200  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	08001dc0 	.word	0x08001dc0

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	08001dc0 	.word	0x08001dc0

0800014c <fifo_write_byte>:
int write_index;
int read_index;
uint8_t unread_count;

int fifo_write_byte(uint8_t byte)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b084      	sub	sp, #16
 8000150:	af00      	add	r7, sp, #0
 8000152:	4603      	mov	r3, r0
 8000154:	71fb      	strb	r3, [r7, #7]

    int ret = -1;  //init return with error
 8000156:	f04f 33ff 	mov.w	r3, #4294967295
 800015a:	60fb      	str	r3, [r7, #12]
    //if no space in fifo, return error
    if(fifo_data_available() >= FIFO_SIZE)
 800015c:	f000 f85c 	bl	8000218 <fifo_data_available>
 8000160:	4603      	mov	r3, r0
 8000162:	2b63      	cmp	r3, #99	; 0x63
 8000164:	dd01      	ble.n	800016a <fifo_write_byte+0x1e>
    {
        return ret;
 8000166:	68fb      	ldr	r3, [r7, #12]
 8000168:	e019      	b.n	800019e <fifo_write_byte+0x52>
    }
    //write data to fifo
    buff[write_index] = byte;
 800016a:	4b0f      	ldr	r3, [pc, #60]	; (80001a8 <fifo_write_byte+0x5c>)
 800016c:	681b      	ldr	r3, [r3, #0]
 800016e:	490f      	ldr	r1, [pc, #60]	; (80001ac <fifo_write_byte+0x60>)
 8000170:	79fa      	ldrb	r2, [r7, #7]
 8000172:	54ca      	strb	r2, [r1, r3]

    //increment unread count
    unread_count++;
 8000174:	4b0e      	ldr	r3, [pc, #56]	; (80001b0 <fifo_write_byte+0x64>)
 8000176:	781b      	ldrb	r3, [r3, #0]
 8000178:	3301      	adds	r3, #1
 800017a:	b2da      	uxtb	r2, r3
 800017c:	4b0c      	ldr	r3, [pc, #48]	; (80001b0 <fifo_write_byte+0x64>)
 800017e:	701a      	strb	r2, [r3, #0]

    //increament write index and check if it is overflowing, if so make it zero
    write_index++;
 8000180:	4b09      	ldr	r3, [pc, #36]	; (80001a8 <fifo_write_byte+0x5c>)
 8000182:	681b      	ldr	r3, [r3, #0]
 8000184:	3301      	adds	r3, #1
 8000186:	4a08      	ldr	r2, [pc, #32]	; (80001a8 <fifo_write_byte+0x5c>)
 8000188:	6013      	str	r3, [r2, #0]
    if(write_index >= FIFO_SIZE)
 800018a:	4b07      	ldr	r3, [pc, #28]	; (80001a8 <fifo_write_byte+0x5c>)
 800018c:	681b      	ldr	r3, [r3, #0]
 800018e:	2b63      	cmp	r3, #99	; 0x63
 8000190:	dd02      	ble.n	8000198 <fifo_write_byte+0x4c>
    {
        write_index = 0;
 8000192:	4b05      	ldr	r3, [pc, #20]	; (80001a8 <fifo_write_byte+0x5c>)
 8000194:	2200      	movs	r2, #0
 8000196:	601a      	str	r2, [r3, #0]
    }

    ret = 0;
 8000198:	2300      	movs	r3, #0
 800019a:	60fb      	str	r3, [r7, #12]
    return ret;
 800019c:	68fb      	ldr	r3, [r7, #12]

}
 800019e:	4618      	mov	r0, r3
 80001a0:	3710      	adds	r7, #16
 80001a2:	46bd      	mov	sp, r7
 80001a4:	bd80      	pop	{r7, pc}
 80001a6:	bf00      	nop
 80001a8:	20000028 	.word	0x20000028
 80001ac:	20000030 	.word	0x20000030
 80001b0:	20000094 	.word	0x20000094

080001b4 <fifo_read_byte>:

int fifo_read_byte(void)
{
 80001b4:	b480      	push	{r7}
 80001b6:	b083      	sub	sp, #12
 80001b8:	af00      	add	r7, sp, #0

	uint8_t byte;

    int ret = -1;  //return -1 if no data to read. If not, copy the uint8_t byte to int variable and return.
 80001ba:	f04f 33ff 	mov.w	r3, #4294967295
 80001be:	607b      	str	r3, [r7, #4]
                    //so that if the return is not -1, then consider it as a valid data byte,(0 to 0xff),
    if(unread_count == 0)
 80001c0:	4b12      	ldr	r3, [pc, #72]	; (800020c <fifo_read_byte+0x58>)
 80001c2:	781b      	ldrb	r3, [r3, #0]
 80001c4:	2b00      	cmp	r3, #0
 80001c6:	d101      	bne.n	80001cc <fifo_read_byte+0x18>
    {
        return ret;
 80001c8:	687b      	ldr	r3, [r7, #4]
 80001ca:	e019      	b.n	8000200 <fifo_read_byte+0x4c>
    }

    byte = buff[read_index];
 80001cc:	4b10      	ldr	r3, [pc, #64]	; (8000210 <fifo_read_byte+0x5c>)
 80001ce:	681b      	ldr	r3, [r3, #0]
 80001d0:	4a10      	ldr	r2, [pc, #64]	; (8000214 <fifo_read_byte+0x60>)
 80001d2:	5cd3      	ldrb	r3, [r2, r3]
 80001d4:	70fb      	strb	r3, [r7, #3]

    read_index++;
 80001d6:	4b0e      	ldr	r3, [pc, #56]	; (8000210 <fifo_read_byte+0x5c>)
 80001d8:	681b      	ldr	r3, [r3, #0]
 80001da:	3301      	adds	r3, #1
 80001dc:	4a0c      	ldr	r2, [pc, #48]	; (8000210 <fifo_read_byte+0x5c>)
 80001de:	6013      	str	r3, [r2, #0]
    unread_count--;
 80001e0:	4b0a      	ldr	r3, [pc, #40]	; (800020c <fifo_read_byte+0x58>)
 80001e2:	781b      	ldrb	r3, [r3, #0]
 80001e4:	3b01      	subs	r3, #1
 80001e6:	b2da      	uxtb	r2, r3
 80001e8:	4b08      	ldr	r3, [pc, #32]	; (800020c <fifo_read_byte+0x58>)
 80001ea:	701a      	strb	r2, [r3, #0]

    if(read_index >= FIFO_SIZE)
 80001ec:	4b08      	ldr	r3, [pc, #32]	; (8000210 <fifo_read_byte+0x5c>)
 80001ee:	681b      	ldr	r3, [r3, #0]
 80001f0:	2b63      	cmp	r3, #99	; 0x63
 80001f2:	dd02      	ble.n	80001fa <fifo_read_byte+0x46>
    {
        read_index = 0;
 80001f4:	4b06      	ldr	r3, [pc, #24]	; (8000210 <fifo_read_byte+0x5c>)
 80001f6:	2200      	movs	r2, #0
 80001f8:	601a      	str	r2, [r3, #0]
    }

    ret = (int)(byte);
 80001fa:	78fb      	ldrb	r3, [r7, #3]
 80001fc:	607b      	str	r3, [r7, #4]
  //  uprintf(ret);
    return ret;
 80001fe:	687b      	ldr	r3, [r7, #4]

}
 8000200:	4618      	mov	r0, r3
 8000202:	370c      	adds	r7, #12
 8000204:	46bd      	mov	sp, r7
 8000206:	bc80      	pop	{r7}
 8000208:	4770      	bx	lr
 800020a:	bf00      	nop
 800020c:	20000094 	.word	0x20000094
 8000210:	2000002c 	.word	0x2000002c
 8000214:	20000030 	.word	0x20000030

08000218 <fifo_data_available>:

int fifo_data_available(void)
{
 8000218:	b480      	push	{r7}
 800021a:	af00      	add	r7, sp, #0
    return unread_count;
 800021c:	4b02      	ldr	r3, [pc, #8]	; (8000228 <fifo_data_available+0x10>)
 800021e:	781b      	ldrb	r3, [r3, #0]
}
 8000220:	4618      	mov	r0, r3
 8000222:	46bd      	mov	sp, r7
 8000224:	bc80      	pop	{r7}
 8000226:	4770      	bx	lr
 8000228:	20000094 	.word	0x20000094

0800022c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800022c:	b480      	push	{r7}
 800022e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000230:	4b04      	ldr	r3, [pc, #16]	; (8000244 <__NVIC_GetPriorityGrouping+0x18>)
 8000232:	68db      	ldr	r3, [r3, #12]
 8000234:	0a1b      	lsrs	r3, r3, #8
 8000236:	f003 0307 	and.w	r3, r3, #7
}
 800023a:	4618      	mov	r0, r3
 800023c:	46bd      	mov	sp, r7
 800023e:	bc80      	pop	{r7}
 8000240:	4770      	bx	lr
 8000242:	bf00      	nop
 8000244:	e000ed00 	.word	0xe000ed00

08000248 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000248:	b480      	push	{r7}
 800024a:	b083      	sub	sp, #12
 800024c:	af00      	add	r7, sp, #0
 800024e:	4603      	mov	r3, r0
 8000250:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000252:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000256:	2b00      	cmp	r3, #0
 8000258:	db0b      	blt.n	8000272 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800025a:	79fb      	ldrb	r3, [r7, #7]
 800025c:	f003 021f 	and.w	r2, r3, #31
 8000260:	4906      	ldr	r1, [pc, #24]	; (800027c <__NVIC_EnableIRQ+0x34>)
 8000262:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000266:	095b      	lsrs	r3, r3, #5
 8000268:	2001      	movs	r0, #1
 800026a:	fa00 f202 	lsl.w	r2, r0, r2
 800026e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000272:	bf00      	nop
 8000274:	370c      	adds	r7, #12
 8000276:	46bd      	mov	sp, r7
 8000278:	bc80      	pop	{r7}
 800027a:	4770      	bx	lr
 800027c:	e000e100 	.word	0xe000e100

08000280 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000280:	b480      	push	{r7}
 8000282:	b083      	sub	sp, #12
 8000284:	af00      	add	r7, sp, #0
 8000286:	4603      	mov	r3, r0
 8000288:	6039      	str	r1, [r7, #0]
 800028a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800028c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000290:	2b00      	cmp	r3, #0
 8000292:	db0a      	blt.n	80002aa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000294:	683b      	ldr	r3, [r7, #0]
 8000296:	b2da      	uxtb	r2, r3
 8000298:	490c      	ldr	r1, [pc, #48]	; (80002cc <__NVIC_SetPriority+0x4c>)
 800029a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800029e:	0112      	lsls	r2, r2, #4
 80002a0:	b2d2      	uxtb	r2, r2
 80002a2:	440b      	add	r3, r1
 80002a4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80002a8:	e00a      	b.n	80002c0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002aa:	683b      	ldr	r3, [r7, #0]
 80002ac:	b2da      	uxtb	r2, r3
 80002ae:	4908      	ldr	r1, [pc, #32]	; (80002d0 <__NVIC_SetPriority+0x50>)
 80002b0:	79fb      	ldrb	r3, [r7, #7]
 80002b2:	f003 030f 	and.w	r3, r3, #15
 80002b6:	3b04      	subs	r3, #4
 80002b8:	0112      	lsls	r2, r2, #4
 80002ba:	b2d2      	uxtb	r2, r2
 80002bc:	440b      	add	r3, r1
 80002be:	761a      	strb	r2, [r3, #24]
}
 80002c0:	bf00      	nop
 80002c2:	370c      	adds	r7, #12
 80002c4:	46bd      	mov	sp, r7
 80002c6:	bc80      	pop	{r7}
 80002c8:	4770      	bx	lr
 80002ca:	bf00      	nop
 80002cc:	e000e100 	.word	0xe000e100
 80002d0:	e000ed00 	.word	0xe000ed00

080002d4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80002d4:	b480      	push	{r7}
 80002d6:	b089      	sub	sp, #36	; 0x24
 80002d8:	af00      	add	r7, sp, #0
 80002da:	60f8      	str	r0, [r7, #12]
 80002dc:	60b9      	str	r1, [r7, #8]
 80002de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80002e0:	68fb      	ldr	r3, [r7, #12]
 80002e2:	f003 0307 	and.w	r3, r3, #7
 80002e6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80002e8:	69fb      	ldr	r3, [r7, #28]
 80002ea:	f1c3 0307 	rsb	r3, r3, #7
 80002ee:	2b04      	cmp	r3, #4
 80002f0:	bf28      	it	cs
 80002f2:	2304      	movcs	r3, #4
 80002f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80002f6:	69fb      	ldr	r3, [r7, #28]
 80002f8:	3304      	adds	r3, #4
 80002fa:	2b06      	cmp	r3, #6
 80002fc:	d902      	bls.n	8000304 <NVIC_EncodePriority+0x30>
 80002fe:	69fb      	ldr	r3, [r7, #28]
 8000300:	3b03      	subs	r3, #3
 8000302:	e000      	b.n	8000306 <NVIC_EncodePriority+0x32>
 8000304:	2300      	movs	r3, #0
 8000306:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000308:	f04f 32ff 	mov.w	r2, #4294967295
 800030c:	69bb      	ldr	r3, [r7, #24]
 800030e:	fa02 f303 	lsl.w	r3, r2, r3
 8000312:	43da      	mvns	r2, r3
 8000314:	68bb      	ldr	r3, [r7, #8]
 8000316:	401a      	ands	r2, r3
 8000318:	697b      	ldr	r3, [r7, #20]
 800031a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800031c:	f04f 31ff 	mov.w	r1, #4294967295
 8000320:	697b      	ldr	r3, [r7, #20]
 8000322:	fa01 f303 	lsl.w	r3, r1, r3
 8000326:	43d9      	mvns	r1, r3
 8000328:	687b      	ldr	r3, [r7, #4]
 800032a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800032c:	4313      	orrs	r3, r2
         );
}
 800032e:	4618      	mov	r0, r3
 8000330:	3724      	adds	r7, #36	; 0x24
 8000332:	46bd      	mov	sp, r7
 8000334:	bc80      	pop	{r7}
 8000336:	4770      	bx	lr

08000338 <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 8000338:	b480      	push	{r7}
 800033a:	b083      	sub	sp, #12
 800033c:	af00      	add	r7, sp, #0
 800033e:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8000340:	687b      	ldr	r3, [r7, #4]
 8000342:	68db      	ldr	r3, [r3, #12]
 8000344:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8000348:	687b      	ldr	r3, [r7, #4]
 800034a:	60da      	str	r2, [r3, #12]
}
 800034c:	bf00      	nop
 800034e:	370c      	adds	r7, #12
 8000350:	46bd      	mov	sp, r7
 8000352:	bc80      	pop	{r7}
 8000354:	4770      	bx	lr

08000356 <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 8000356:	b480      	push	{r7}
 8000358:	b083      	sub	sp, #12
 800035a:	af00      	add	r7, sp, #0
 800035c:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.*/
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800035e:	687b      	ldr	r3, [r7, #4]
 8000360:	691b      	ldr	r3, [r3, #16]
 8000362:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 8000366:	687b      	ldr	r3, [r7, #4]
 8000368:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 800036a:	687b      	ldr	r3, [r7, #4]
 800036c:	695b      	ldr	r3, [r3, #20]
 800036e:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 8000372:	687b      	ldr	r3, [r7, #4]
 8000374:	615a      	str	r2, [r3, #20]
}
 8000376:	bf00      	nop
 8000378:	370c      	adds	r7, #12
 800037a:	46bd      	mov	sp, r7
 800037c:	bc80      	pop	{r7}
 800037e:	4770      	bx	lr

08000380 <LL_USART_IsActiveFlag_RXNE>:
  * @rmtoll SR           RXNE          LL_USART_IsActiveFlag_RXNE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_RXNE(USART_TypeDef *USARTx)
{
 8000380:	b480      	push	{r7}
 8000382:	b083      	sub	sp, #12
 8000384:	af00      	add	r7, sp, #0
 8000386:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_RXNE) == (USART_SR_RXNE));
 8000388:	687b      	ldr	r3, [r7, #4]
 800038a:	681b      	ldr	r3, [r3, #0]
 800038c:	f003 0320 	and.w	r3, r3, #32
 8000390:	2b20      	cmp	r3, #32
 8000392:	bf0c      	ite	eq
 8000394:	2301      	moveq	r3, #1
 8000396:	2300      	movne	r3, #0
 8000398:	b2db      	uxtb	r3, r3
}
 800039a:	4618      	mov	r0, r3
 800039c:	370c      	adds	r7, #12
 800039e:	46bd      	mov	sp, r7
 80003a0:	bc80      	pop	{r7}
 80003a2:	4770      	bx	lr

080003a4 <LL_USART_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_USART_IsActiveFlag_TXE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE(USART_TypeDef *USARTx)
{
 80003a4:	b480      	push	{r7}
 80003a6:	b083      	sub	sp, #12
 80003a8:	af00      	add	r7, sp, #0
 80003aa:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 80003ac:	687b      	ldr	r3, [r7, #4]
 80003ae:	681b      	ldr	r3, [r3, #0]
 80003b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80003b4:	2b80      	cmp	r3, #128	; 0x80
 80003b6:	bf0c      	ite	eq
 80003b8:	2301      	moveq	r3, #1
 80003ba:	2300      	movne	r3, #0
 80003bc:	b2db      	uxtb	r3, r3
}
 80003be:	4618      	mov	r0, r3
 80003c0:	370c      	adds	r7, #12
 80003c2:	46bd      	mov	sp, r7
 80003c4:	bc80      	pop	{r7}
 80003c6:	4770      	bx	lr

080003c8 <LL_USART_EnableIT_RXNE>:
  * @rmtoll CR1          RXNEIE        LL_USART_EnableIT_RXNE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_RXNE(USART_TypeDef *USARTx)
{
 80003c8:	b480      	push	{r7}
 80003ca:	b083      	sub	sp, #12
 80003cc:	af00      	add	r7, sp, #0
 80003ce:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 80003d0:	687b      	ldr	r3, [r7, #4]
 80003d2:	68db      	ldr	r3, [r3, #12]
 80003d4:	f043 0220 	orr.w	r2, r3, #32
 80003d8:	687b      	ldr	r3, [r7, #4]
 80003da:	60da      	str	r2, [r3, #12]
}
 80003dc:	bf00      	nop
 80003de:	370c      	adds	r7, #12
 80003e0:	46bd      	mov	sp, r7
 80003e2:	bc80      	pop	{r7}
 80003e4:	4770      	bx	lr

080003e6 <LL_USART_IsEnabledIT_RXNE>:
  * @rmtoll CR1          RXNEIE        LL_USART_IsEnabledIT_RXNE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_RXNE(USART_TypeDef *USARTx)
{
 80003e6:	b480      	push	{r7}
 80003e8:	b083      	sub	sp, #12
 80003ea:	af00      	add	r7, sp, #0
 80003ec:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_RXNEIE) == (USART_CR1_RXNEIE));
 80003ee:	687b      	ldr	r3, [r7, #4]
 80003f0:	68db      	ldr	r3, [r3, #12]
 80003f2:	f003 0320 	and.w	r3, r3, #32
 80003f6:	2b20      	cmp	r3, #32
 80003f8:	bf0c      	ite	eq
 80003fa:	2301      	moveq	r3, #1
 80003fc:	2300      	movne	r3, #0
 80003fe:	b2db      	uxtb	r3, r3
}
 8000400:	4618      	mov	r0, r3
 8000402:	370c      	adds	r7, #12
 8000404:	46bd      	mov	sp, r7
 8000406:	bc80      	pop	{r7}
 8000408:	4770      	bx	lr

0800040a <LL_USART_ReceiveData8>:
  * @rmtoll DR           DR            LL_USART_ReceiveData8
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_USART_ReceiveData8(USART_TypeDef *USARTx)
{
 800040a:	b480      	push	{r7}
 800040c:	b083      	sub	sp, #12
 800040e:	af00      	add	r7, sp, #0
 8000410:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->DR, USART_DR_DR));
 8000412:	687b      	ldr	r3, [r7, #4]
 8000414:	685b      	ldr	r3, [r3, #4]
 8000416:	b2db      	uxtb	r3, r3
}
 8000418:	4618      	mov	r0, r3
 800041a:	370c      	adds	r7, #12
 800041c:	46bd      	mov	sp, r7
 800041e:	bc80      	pop	{r7}
 8000420:	4770      	bx	lr

08000422 <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 8000422:	b480      	push	{r7}
 8000424:	b083      	sub	sp, #12
 8000426:	af00      	add	r7, sp, #0
 8000428:	6078      	str	r0, [r7, #4]
 800042a:	460b      	mov	r3, r1
 800042c:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 800042e:	78fa      	ldrb	r2, [r7, #3]
 8000430:	687b      	ldr	r3, [r7, #4]
 8000432:	605a      	str	r2, [r3, #4]
}
 8000434:	bf00      	nop
 8000436:	370c      	adds	r7, #12
 8000438:	46bd      	mov	sp, r7
 800043a:	bc80      	pop	{r7}
 800043c:	4770      	bx	lr
	...

08000440 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000440:	b480      	push	{r7}
 8000442:	b085      	sub	sp, #20
 8000444:	af00      	add	r7, sp, #0
 8000446:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000448:	4b08      	ldr	r3, [pc, #32]	; (800046c <LL_APB2_GRP1_EnableClock+0x2c>)
 800044a:	699a      	ldr	r2, [r3, #24]
 800044c:	4907      	ldr	r1, [pc, #28]	; (800046c <LL_APB2_GRP1_EnableClock+0x2c>)
 800044e:	687b      	ldr	r3, [r7, #4]
 8000450:	4313      	orrs	r3, r2
 8000452:	618b      	str	r3, [r1, #24]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000454:	4b05      	ldr	r3, [pc, #20]	; (800046c <LL_APB2_GRP1_EnableClock+0x2c>)
 8000456:	699a      	ldr	r2, [r3, #24]
 8000458:	687b      	ldr	r3, [r7, #4]
 800045a:	4013      	ands	r3, r2
 800045c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800045e:	68fb      	ldr	r3, [r7, #12]
}
 8000460:	bf00      	nop
 8000462:	3714      	adds	r7, #20
 8000464:	46bd      	mov	sp, r7
 8000466:	bc80      	pop	{r7}
 8000468:	4770      	bx	lr
 800046a:	bf00      	nop
 800046c:	40021000 	.word	0x40021000

08000470 <USART1_IRQHandler>:
/**
 * @brief  The application entry point.
 * @retval int
 */

void USART1_IRQHandler(void) {
 8000470:	b580      	push	{r7, lr}
 8000472:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN USART1_IRQn 0 */

	/* USER CODE END USART1_IRQn 0 */
	/* USER CODE BEGIN USART1_IRQn 1 */
	if (LL_USART_IsActiveFlag_RXNE(USART1)
 8000474:	480e      	ldr	r0, [pc, #56]	; (80004b0 <USART1_IRQHandler+0x40>)
 8000476:	f7ff ff83 	bl	8000380 <LL_USART_IsActiveFlag_RXNE>
 800047a:	4603      	mov	r3, r0
 800047c:	2b00      	cmp	r3, #0
 800047e:	d011      	beq.n	80004a4 <USART1_IRQHandler+0x34>
			&& LL_USART_IsEnabledIT_RXNE(USART1)) {
 8000480:	480b      	ldr	r0, [pc, #44]	; (80004b0 <USART1_IRQHandler+0x40>)
 8000482:	f7ff ffb0 	bl	80003e6 <LL_USART_IsEnabledIT_RXNE>
 8000486:	4603      	mov	r3, r0
 8000488:	2b00      	cmp	r3, #0
 800048a:	d00b      	beq.n	80004a4 <USART1_IRQHandler+0x34>
		bufbyte = LL_USART_ReceiveData8(USART1);
 800048c:	4808      	ldr	r0, [pc, #32]	; (80004b0 <USART1_IRQHandler+0x40>)
 800048e:	f7ff ffbc 	bl	800040a <LL_USART_ReceiveData8>
 8000492:	4603      	mov	r3, r0
 8000494:	461a      	mov	r2, r3
 8000496:	4b07      	ldr	r3, [pc, #28]	; (80004b4 <USART1_IRQHandler+0x44>)
 8000498:	701a      	strb	r2, [r3, #0]
		fifo_write_byte(bufbyte);
 800049a:	4b06      	ldr	r3, [pc, #24]	; (80004b4 <USART1_IRQHandler+0x44>)
 800049c:	781b      	ldrb	r3, [r3, #0]
 800049e:	4618      	mov	r0, r3
 80004a0:	f7ff fe54 	bl	800014c <fifo_write_byte>
	};
	ch = 1;
 80004a4:	4b04      	ldr	r3, [pc, #16]	; (80004b8 <USART1_IRQHandler+0x48>)
 80004a6:	2201      	movs	r2, #1
 80004a8:	701a      	strb	r2, [r3, #0]

	/* USER CODE END USART1_IRQn 1 */
}
 80004aa:	bf00      	nop
 80004ac:	bd80      	pop	{r7, pc}
 80004ae:	bf00      	nop
 80004b0:	40013800 	.word	0x40013800
 80004b4:	2000009c 	.word	0x2000009c
 80004b8:	20000238 	.word	0x20000238

080004bc <UART1_PutChar>:
	while (*p) {
		LL_USART_TransmitData8(USART1, *p++);
	}
}

void UART1_PutChar(uint8_t data) {
 80004bc:	b580      	push	{r7, lr}
 80004be:	b082      	sub	sp, #8
 80004c0:	af00      	add	r7, sp, #0
 80004c2:	4603      	mov	r3, r0
 80004c4:	71fb      	strb	r3, [r7, #7]
	LL_USART_TransmitData8(USART1, data);
 80004c6:	79fb      	ldrb	r3, [r7, #7]
 80004c8:	4619      	mov	r1, r3
 80004ca:	4807      	ldr	r0, [pc, #28]	; (80004e8 <UART1_PutChar+0x2c>)
 80004cc:	f7ff ffa9 	bl	8000422 <LL_USART_TransmitData8>
	/* Wait for TXE flag to be raised */
	while (!LL_USART_IsActiveFlag_TXE(USART1))
 80004d0:	bf00      	nop
 80004d2:	4805      	ldr	r0, [pc, #20]	; (80004e8 <UART1_PutChar+0x2c>)
 80004d4:	f7ff ff66 	bl	80003a4 <LL_USART_IsActiveFlag_TXE>
 80004d8:	4603      	mov	r3, r0
 80004da:	2b00      	cmp	r3, #0
 80004dc:	d0f9      	beq.n	80004d2 <UART1_PutChar+0x16>
		;
}
 80004de:	bf00      	nop
 80004e0:	3708      	adds	r7, #8
 80004e2:	46bd      	mov	sp, r7
 80004e4:	bd80      	pop	{r7, pc}
 80004e6:	bf00      	nop
 80004e8:	40013800 	.word	0x40013800

080004ec <UART1_PutStr>:

void UART1_PutStr(char *string) {
 80004ec:	b580      	push	{r7, lr}
 80004ee:	b082      	sub	sp, #8
 80004f0:	af00      	add	r7, sp, #0
 80004f2:	6078      	str	r0, [r7, #4]
	while (*string != '\0')
 80004f4:	e006      	b.n	8000504 <UART1_PutStr+0x18>
		UART1_PutChar(*string++);
 80004f6:	687b      	ldr	r3, [r7, #4]
 80004f8:	1c5a      	adds	r2, r3, #1
 80004fa:	607a      	str	r2, [r7, #4]
 80004fc:	781b      	ldrb	r3, [r3, #0]
 80004fe:	4618      	mov	r0, r3
 8000500:	f7ff ffdc 	bl	80004bc <UART1_PutChar>
	while (*string != '\0')
 8000504:	687b      	ldr	r3, [r7, #4]
 8000506:	781b      	ldrb	r3, [r3, #0]
 8000508:	2b00      	cmp	r3, #0
 800050a:	d1f4      	bne.n	80004f6 <UART1_PutStr+0xa>
}
 800050c:	bf00      	nop
 800050e:	3708      	adds	r7, #8
 8000510:	46bd      	mov	sp, r7
 8000512:	bd80      	pop	{r7, pc}

08000514 <main>:

		len--;
	}
}

int main(void) {
 8000514:	b580      	push	{r7, lr}
 8000516:	b082      	sub	sp, #8
 8000518:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800051a:	f000 fa45 	bl	80009a8 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800051e:	f000 f88d 	bl	800063c <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000522:	f000 f939 	bl	8000798 <MX_GPIO_Init>
	MX_USART1_UART_Init();
 8000526:	f000 f8cf 	bl	80006c8 <MX_USART1_UART_Init>
	/* USER CODE BEGIN 2 */
	LL_USART_EnableIT_RXNE(USART1);
 800052a:	483d      	ldr	r0, [pc, #244]	; (8000620 <main+0x10c>)
 800052c:	f7ff ff4c 	bl	80003c8 <LL_USART_EnableIT_RXNE>
	/* USER CODE END 2 */

//  uart_send_string("histm\n");
	UART1_PutStr("histm\n");
 8000530:	483c      	ldr	r0, [pc, #240]	; (8000624 <main+0x110>)
 8000532:	f7ff ffdb 	bl	80004ec <UART1_PutStr>
	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
		/* USER CODE END WHILE */
		memset(s1, 0, sizeof(s1));
 8000536:	2264      	movs	r2, #100	; 0x64
 8000538:	2100      	movs	r1, #0
 800053a:	483b      	ldr	r0, [pc, #236]	; (8000628 <main+0x114>)
 800053c:	f001 fc38 	bl	8001db0 <memset>

		while (!fifo_data_available()) {
 8000540:	bf00      	nop
 8000542:	f7ff fe69 	bl	8000218 <fifo_data_available>
 8000546:	4603      	mov	r3, r0
 8000548:	2b00      	cmp	r3, #0
 800054a:	d0fa      	beq.n	8000542 <main+0x2e>
			; //wait loop for first byte of data to get filled in the fifo.
		}

		//now we reached here because some bytes are received in fifo.
		//Let us give some time for the fifo to get filled with the full string.
		HAL_Delay(300);
 800054c:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000550:	f000 fa8c 	bl	8000a6c <HAL_Delay>

		//Collect the data from fifo to s1 buffer
		uint8_t n = 0;
 8000554:	2300      	movs	r3, #0
 8000556:	71fb      	strb	r3, [r7, #7]
		while (fifo_data_available()) {
 8000558:	e009      	b.n	800056e <main+0x5a>
			s1[n] = fifo_read_byte();
 800055a:	f7ff fe2b 	bl	80001b4 <fifo_read_byte>
 800055e:	4602      	mov	r2, r0
 8000560:	79fb      	ldrb	r3, [r7, #7]
 8000562:	b2d1      	uxtb	r1, r2
 8000564:	4a30      	ldr	r2, [pc, #192]	; (8000628 <main+0x114>)
 8000566:	54d1      	strb	r1, [r2, r3]
			n++;
 8000568:	79fb      	ldrb	r3, [r7, #7]
 800056a:	3301      	adds	r3, #1
 800056c:	71fb      	strb	r3, [r7, #7]
		while (fifo_data_available()) {
 800056e:	f7ff fe53 	bl	8000218 <fifo_data_available>
 8000572:	4603      	mov	r3, r0
 8000574:	2b00      	cmp	r3, #0
 8000576:	d1f0      	bne.n	800055a <main+0x46>
		}

		//validation after 300 mS of wait...
		if (n) {
 8000578:	79fb      	ldrb	r3, [r7, #7]
 800057a:	2b00      	cmp	r3, #0
 800057c:	d04c      	beq.n	8000618 <main+0x104>
			if (s1[n - 1] == '\n') {
 800057e:	79fb      	ldrb	r3, [r7, #7]
 8000580:	3b01      	subs	r3, #1
 8000582:	4a29      	ldr	r2, [pc, #164]	; (8000628 <main+0x114>)
 8000584:	5cd3      	ldrb	r3, [r2, r3]
 8000586:	2b0a      	cmp	r3, #10
 8000588:	d008      	beq.n	800059c <main+0x88>
				//Valid data available in buffer...
			} else {
				//flush fifo for receiving new data string
				while (fifo_data_available()) {
 800058a:	e001      	b.n	8000590 <main+0x7c>
					fifo_read_byte();
 800058c:	f7ff fe12 	bl	80001b4 <fifo_read_byte>
				while (fifo_data_available()) {
 8000590:	f7ff fe42 	bl	8000218 <fifo_data_available>
 8000594:	4603      	mov	r3, r0
 8000596:	2b00      	cmp	r3, #0
 8000598:	d1f8      	bne.n	800058c <main+0x78>
				}
				continue;// We couldn't find \n at the end of string even after 300 ms of waiting. Invalid packet. Go back to main while on top...
 800059a:	e040      	b.n	800061e <main+0x10a>
			continue; //no data available because n is zero! go to main while on top ...
		}

		///we are here because we received a valid string with proper \n ending. We will process the sting now.

		UART1_PutStr(s1);
 800059c:	4822      	ldr	r0, [pc, #136]	; (8000628 <main+0x114>)
 800059e:	f7ff ffa5 	bl	80004ec <UART1_PutStr>
		 b = s_i(s3);
		 char bdata[20];
		 sprintf(bdata, "b = %d\n", b);
		 UART1_PutStr(bdata);  */

		switch (op) {
 80005a2:	4b22      	ldr	r3, [pc, #136]	; (800062c <main+0x118>)
 80005a4:	781b      	ldrb	r3, [r3, #0]
 80005a6:	3b2a      	subs	r3, #42	; 0x2a
 80005a8:	2b05      	cmp	r3, #5
 80005aa:	d837      	bhi.n	800061c <main+0x108>
 80005ac:	a201      	add	r2, pc, #4	; (adr r2, 80005b4 <main+0xa0>)
 80005ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80005b2:	bf00      	nop
 80005b4:	080005f1 	.word	0x080005f1
 80005b8:	080005cd 	.word	0x080005cd
 80005bc:	0800061d 	.word	0x0800061d
 80005c0:	080005df 	.word	0x080005df
 80005c4:	0800061d 	.word	0x0800061d
 80005c8:	08000605 	.word	0x08000605
		case '+':
			c = a + b;
 80005cc:	4b18      	ldr	r3, [pc, #96]	; (8000630 <main+0x11c>)
 80005ce:	881a      	ldrh	r2, [r3, #0]
 80005d0:	4b18      	ldr	r3, [pc, #96]	; (8000634 <main+0x120>)
 80005d2:	881b      	ldrh	r3, [r3, #0]
 80005d4:	4413      	add	r3, r2
 80005d6:	b29a      	uxth	r2, r3
 80005d8:	4b17      	ldr	r3, [pc, #92]	; (8000638 <main+0x124>)
 80005da:	801a      	strh	r2, [r3, #0]
			//  uprintf(c);

			break;
 80005dc:	e01f      	b.n	800061e <main+0x10a>
		case '-':
			c = a - b;
 80005de:	4b14      	ldr	r3, [pc, #80]	; (8000630 <main+0x11c>)
 80005e0:	881a      	ldrh	r2, [r3, #0]
 80005e2:	4b14      	ldr	r3, [pc, #80]	; (8000634 <main+0x120>)
 80005e4:	881b      	ldrh	r3, [r3, #0]
 80005e6:	1ad3      	subs	r3, r2, r3
 80005e8:	b29a      	uxth	r2, r3
 80005ea:	4b13      	ldr	r3, [pc, #76]	; (8000638 <main+0x124>)
 80005ec:	801a      	strh	r2, [r3, #0]
			//   uprintf(c);

			break;
 80005ee:	e016      	b.n	800061e <main+0x10a>
		case '*':
			c = a * b;
 80005f0:	4b0f      	ldr	r3, [pc, #60]	; (8000630 <main+0x11c>)
 80005f2:	881b      	ldrh	r3, [r3, #0]
 80005f4:	4a0f      	ldr	r2, [pc, #60]	; (8000634 <main+0x120>)
 80005f6:	8812      	ldrh	r2, [r2, #0]
 80005f8:	fb02 f303 	mul.w	r3, r2, r3
 80005fc:	b29a      	uxth	r2, r3
 80005fe:	4b0e      	ldr	r3, [pc, #56]	; (8000638 <main+0x124>)
 8000600:	801a      	strh	r2, [r3, #0]
			//   uprintf(c);

			break;
 8000602:	e00c      	b.n	800061e <main+0x10a>
		case '/':
			c = a / b;
 8000604:	4b0a      	ldr	r3, [pc, #40]	; (8000630 <main+0x11c>)
 8000606:	881a      	ldrh	r2, [r3, #0]
 8000608:	4b0a      	ldr	r3, [pc, #40]	; (8000634 <main+0x120>)
 800060a:	881b      	ldrh	r3, [r3, #0]
 800060c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000610:	b29a      	uxth	r2, r3
 8000612:	4b09      	ldr	r3, [pc, #36]	; (8000638 <main+0x124>)
 8000614:	801a      	strh	r2, [r3, #0]
			//   uprintf(c);

			break;
 8000616:	e002      	b.n	800061e <main+0x10a>
			continue; //no data available because n is zero! go to main while on top ...
 8000618:	bf00      	nop
 800061a:	e78c      	b.n	8000536 <main+0x22>
		default:
			break;
 800061c:	bf00      	nop
	while (1) {
 800061e:	e78a      	b.n	8000536 <main+0x22>
 8000620:	40013800 	.word	0x40013800
 8000624:	08001dd8 	.word	0x08001dd8
 8000628:	200000a0 	.word	0x200000a0
 800062c:	20000098 	.word	0x20000098
 8000630:	2000016c 	.word	0x2000016c
 8000634:	2000009a 	.word	0x2000009a
 8000638:	20000104 	.word	0x20000104

0800063c <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 800063c:	b580      	push	{r7, lr}
 800063e:	b090      	sub	sp, #64	; 0x40
 8000640:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000642:	f107 0318 	add.w	r3, r7, #24
 8000646:	2228      	movs	r2, #40	; 0x28
 8000648:	2100      	movs	r1, #0
 800064a:	4618      	mov	r0, r3
 800064c:	f001 fbb0 	bl	8001db0 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000650:	1d3b      	adds	r3, r7, #4
 8000652:	2200      	movs	r2, #0
 8000654:	601a      	str	r2, [r3, #0]
 8000656:	605a      	str	r2, [r3, #4]
 8000658:	609a      	str	r2, [r3, #8]
 800065a:	60da      	str	r2, [r3, #12]
 800065c:	611a      	str	r2, [r3, #16]

	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800065e:	2301      	movs	r3, #1
 8000660:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000662:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000666:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000668:	2300      	movs	r3, #0
 800066a:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800066c:	2301      	movs	r3, #1
 800066e:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000670:	2302      	movs	r3, #2
 8000672:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000674:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000678:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800067a:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800067e:	63fb      	str	r3, [r7, #60]	; 0x3c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000680:	f107 0318 	add.w	r3, r7, #24
 8000684:	4618      	mov	r0, r3
 8000686:	f000 fc69 	bl	8000f5c <HAL_RCC_OscConfig>
 800068a:	4603      	mov	r3, r0
 800068c:	2b00      	cmp	r3, #0
 800068e:	d001      	beq.n	8000694 <SystemClock_Config+0x58>
		Error_Handler();
 8000690:	f000 f8ce 	bl	8000830 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000694:	230f      	movs	r3, #15
 8000696:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000698:	2302      	movs	r3, #2
 800069a:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800069c:	2300      	movs	r3, #0
 800069e:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80006a0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80006a4:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006a6:	2300      	movs	r3, #0
 80006a8:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 80006aa:	1d3b      	adds	r3, r7, #4
 80006ac:	2102      	movs	r1, #2
 80006ae:	4618      	mov	r0, r3
 80006b0:	f000 fed4 	bl	800145c <HAL_RCC_ClockConfig>
 80006b4:	4603      	mov	r3, r0
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	d001      	beq.n	80006be <SystemClock_Config+0x82>
		Error_Handler();
 80006ba:	f000 f8b9 	bl	8000830 <Error_Handler>
	}
}
 80006be:	bf00      	nop
 80006c0:	3740      	adds	r7, #64	; 0x40
 80006c2:	46bd      	mov	sp, r7
 80006c4:	bd80      	pop	{r7, pc}
	...

080006c8 <MX_USART1_UART_Init>:
/**
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void) {
 80006c8:	b580      	push	{r7, lr}
 80006ca:	b08c      	sub	sp, #48	; 0x30
 80006cc:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN USART1_Init 0 */

	/* USER CODE END USART1_Init 0 */

	LL_USART_InitTypeDef USART_InitStruct = { 0 };
 80006ce:	f107 0314 	add.w	r3, r7, #20
 80006d2:	2200      	movs	r2, #0
 80006d4:	601a      	str	r2, [r3, #0]
 80006d6:	605a      	str	r2, [r3, #4]
 80006d8:	609a      	str	r2, [r3, #8]
 80006da:	60da      	str	r2, [r3, #12]
 80006dc:	611a      	str	r2, [r3, #16]
 80006de:	615a      	str	r2, [r3, #20]
 80006e0:	619a      	str	r2, [r3, #24]

	LL_GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80006e2:	463b      	mov	r3, r7
 80006e4:	2200      	movs	r2, #0
 80006e6:	601a      	str	r2, [r3, #0]
 80006e8:	605a      	str	r2, [r3, #4]
 80006ea:	609a      	str	r2, [r3, #8]
 80006ec:	60da      	str	r2, [r3, #12]
 80006ee:	611a      	str	r2, [r3, #16]

	/* Peripheral clock enable */
	LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART1);
 80006f0:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80006f4:	f7ff fea4 	bl	8000440 <LL_APB2_GRP1_EnableClock>

	LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOA);
 80006f8:	2004      	movs	r0, #4
 80006fa:	f7ff fea1 	bl	8000440 <LL_APB2_GRP1_EnableClock>
	/**USART1 GPIO Configuration
	 PA9   ------> USART1_TX
	 PA10   ------> USART1_RX
	 */
	GPIO_InitStruct.Pin = LL_GPIO_PIN_9;
 80006fe:	4b22      	ldr	r3, [pc, #136]	; (8000788 <MX_USART1_UART_Init+0xc0>)
 8000700:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000702:	2309      	movs	r3, #9
 8000704:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8000706:	2303      	movs	r3, #3
 8000708:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800070a:	2300      	movs	r3, #0
 800070c:	60fb      	str	r3, [r7, #12]
	LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800070e:	463b      	mov	r3, r7
 8000710:	4619      	mov	r1, r3
 8000712:	481e      	ldr	r0, [pc, #120]	; (800078c <MX_USART1_UART_Init+0xc4>)
 8000714:	f001 f8c4 	bl	80018a0 <LL_GPIO_Init>

	GPIO_InitStruct.Pin = LL_GPIO_PIN_10;
 8000718:	4b1d      	ldr	r3, [pc, #116]	; (8000790 <MX_USART1_UART_Init+0xc8>)
 800071a:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_FLOATING;
 800071c:	2304      	movs	r3, #4
 800071e:	607b      	str	r3, [r7, #4]
	LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000720:	463b      	mov	r3, r7
 8000722:	4619      	mov	r1, r3
 8000724:	4819      	ldr	r0, [pc, #100]	; (800078c <MX_USART1_UART_Init+0xc4>)
 8000726:	f001 f8bb 	bl	80018a0 <LL_GPIO_Init>

	/* USART1 interrupt Init */
	NVIC_SetPriority(USART1_IRQn,
 800072a:	f7ff fd7f 	bl	800022c <__NVIC_GetPriorityGrouping>
 800072e:	4603      	mov	r3, r0
 8000730:	2200      	movs	r2, #0
 8000732:	2100      	movs	r1, #0
 8000734:	4618      	mov	r0, r3
 8000736:	f7ff fdcd 	bl	80002d4 <NVIC_EncodePriority>
 800073a:	4603      	mov	r3, r0
 800073c:	4619      	mov	r1, r3
 800073e:	2025      	movs	r0, #37	; 0x25
 8000740:	f7ff fd9e 	bl	8000280 <__NVIC_SetPriority>
			NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 0, 0));
	NVIC_EnableIRQ(USART1_IRQn);
 8000744:	2025      	movs	r0, #37	; 0x25
 8000746:	f7ff fd7f 	bl	8000248 <__NVIC_EnableIRQ>

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	USART_InitStruct.BaudRate = 115200;
 800074a:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 800074e:	617b      	str	r3, [r7, #20]
	USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8000750:	2300      	movs	r3, #0
 8000752:	61bb      	str	r3, [r7, #24]
	USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8000754:	2300      	movs	r3, #0
 8000756:	61fb      	str	r3, [r7, #28]
	USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8000758:	2300      	movs	r3, #0
 800075a:	623b      	str	r3, [r7, #32]
	USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 800075c:	230c      	movs	r3, #12
 800075e:	627b      	str	r3, [r7, #36]	; 0x24
	USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8000760:	2300      	movs	r3, #0
 8000762:	62bb      	str	r3, [r7, #40]	; 0x28
	USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8000764:	2300      	movs	r3, #0
 8000766:	62fb      	str	r3, [r7, #44]	; 0x2c
	LL_USART_Init(USART1, &USART_InitStruct);
 8000768:	f107 0314 	add.w	r3, r7, #20
 800076c:	4619      	mov	r1, r3
 800076e:	4809      	ldr	r0, [pc, #36]	; (8000794 <MX_USART1_UART_Init+0xcc>)
 8000770:	f001 fa9a 	bl	8001ca8 <LL_USART_Init>
	LL_USART_ConfigAsyncMode(USART1);
 8000774:	4807      	ldr	r0, [pc, #28]	; (8000794 <MX_USART1_UART_Init+0xcc>)
 8000776:	f7ff fdee 	bl	8000356 <LL_USART_ConfigAsyncMode>
	LL_USART_Enable(USART1);
 800077a:	4806      	ldr	r0, [pc, #24]	; (8000794 <MX_USART1_UART_Init+0xcc>)
 800077c:	f7ff fddc 	bl	8000338 <LL_USART_Enable>
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 8000780:	bf00      	nop
 8000782:	3730      	adds	r7, #48	; 0x30
 8000784:	46bd      	mov	sp, r7
 8000786:	bd80      	pop	{r7, pc}
 8000788:	04020002 	.word	0x04020002
 800078c:	40010800 	.word	0x40010800
 8000790:	04040004 	.word	0x04040004
 8000794:	40013800 	.word	0x40013800

08000798 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8000798:	b580      	push	{r7, lr}
 800079a:	b088      	sub	sp, #32
 800079c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 800079e:	f107 0310 	add.w	r3, r7, #16
 80007a2:	2200      	movs	r2, #0
 80007a4:	601a      	str	r2, [r3, #0]
 80007a6:	605a      	str	r2, [r3, #4]
 80007a8:	609a      	str	r2, [r3, #8]
 80007aa:	60da      	str	r2, [r3, #12]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80007ac:	4b1e      	ldr	r3, [pc, #120]	; (8000828 <MX_GPIO_Init+0x90>)
 80007ae:	699b      	ldr	r3, [r3, #24]
 80007b0:	4a1d      	ldr	r2, [pc, #116]	; (8000828 <MX_GPIO_Init+0x90>)
 80007b2:	f043 0310 	orr.w	r3, r3, #16
 80007b6:	6193      	str	r3, [r2, #24]
 80007b8:	4b1b      	ldr	r3, [pc, #108]	; (8000828 <MX_GPIO_Init+0x90>)
 80007ba:	699b      	ldr	r3, [r3, #24]
 80007bc:	f003 0310 	and.w	r3, r3, #16
 80007c0:	60fb      	str	r3, [r7, #12]
 80007c2:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 80007c4:	4b18      	ldr	r3, [pc, #96]	; (8000828 <MX_GPIO_Init+0x90>)
 80007c6:	699b      	ldr	r3, [r3, #24]
 80007c8:	4a17      	ldr	r2, [pc, #92]	; (8000828 <MX_GPIO_Init+0x90>)
 80007ca:	f043 0320 	orr.w	r3, r3, #32
 80007ce:	6193      	str	r3, [r2, #24]
 80007d0:	4b15      	ldr	r3, [pc, #84]	; (8000828 <MX_GPIO_Init+0x90>)
 80007d2:	699b      	ldr	r3, [r3, #24]
 80007d4:	f003 0320 	and.w	r3, r3, #32
 80007d8:	60bb      	str	r3, [r7, #8]
 80007da:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80007dc:	4b12      	ldr	r3, [pc, #72]	; (8000828 <MX_GPIO_Init+0x90>)
 80007de:	699b      	ldr	r3, [r3, #24]
 80007e0:	4a11      	ldr	r2, [pc, #68]	; (8000828 <MX_GPIO_Init+0x90>)
 80007e2:	f043 0304 	orr.w	r3, r3, #4
 80007e6:	6193      	str	r3, [r2, #24]
 80007e8:	4b0f      	ldr	r3, [pc, #60]	; (8000828 <MX_GPIO_Init+0x90>)
 80007ea:	699b      	ldr	r3, [r3, #24]
 80007ec:	f003 0304 	and.w	r3, r3, #4
 80007f0:	607b      	str	r3, [r7, #4]
 80007f2:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(led_GPIO_Port, led_Pin, GPIO_PIN_RESET);
 80007f4:	2200      	movs	r2, #0
 80007f6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80007fa:	480c      	ldr	r0, [pc, #48]	; (800082c <MX_GPIO_Init+0x94>)
 80007fc:	f000 fb96 	bl	8000f2c <HAL_GPIO_WritePin>

	/*Configure GPIO pin : led_Pin */
	GPIO_InitStruct.Pin = led_Pin;
 8000800:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000804:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000806:	2301      	movs	r3, #1
 8000808:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800080a:	2300      	movs	r3, #0
 800080c:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800080e:	2302      	movs	r3, #2
 8000810:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(led_GPIO_Port, &GPIO_InitStruct);
 8000812:	f107 0310 	add.w	r3, r7, #16
 8000816:	4619      	mov	r1, r3
 8000818:	4804      	ldr	r0, [pc, #16]	; (800082c <MX_GPIO_Init+0x94>)
 800081a:	f000 fa2d 	bl	8000c78 <HAL_GPIO_Init>

}
 800081e:	bf00      	nop
 8000820:	3720      	adds	r7, #32
 8000822:	46bd      	mov	sp, r7
 8000824:	bd80      	pop	{r7, pc}
 8000826:	bf00      	nop
 8000828:	40021000 	.word	0x40021000
 800082c:	40011000 	.word	0x40011000

08000830 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8000830:	b480      	push	{r7}
 8000832:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 8000834:	bf00      	nop
 8000836:	46bd      	mov	sp, r7
 8000838:	bc80      	pop	{r7}
 800083a:	4770      	bx	lr

0800083c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800083c:	b480      	push	{r7}
 800083e:	b085      	sub	sp, #20
 8000840:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000842:	4b15      	ldr	r3, [pc, #84]	; (8000898 <HAL_MspInit+0x5c>)
 8000844:	699b      	ldr	r3, [r3, #24]
 8000846:	4a14      	ldr	r2, [pc, #80]	; (8000898 <HAL_MspInit+0x5c>)
 8000848:	f043 0301 	orr.w	r3, r3, #1
 800084c:	6193      	str	r3, [r2, #24]
 800084e:	4b12      	ldr	r3, [pc, #72]	; (8000898 <HAL_MspInit+0x5c>)
 8000850:	699b      	ldr	r3, [r3, #24]
 8000852:	f003 0301 	and.w	r3, r3, #1
 8000856:	60bb      	str	r3, [r7, #8]
 8000858:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800085a:	4b0f      	ldr	r3, [pc, #60]	; (8000898 <HAL_MspInit+0x5c>)
 800085c:	69db      	ldr	r3, [r3, #28]
 800085e:	4a0e      	ldr	r2, [pc, #56]	; (8000898 <HAL_MspInit+0x5c>)
 8000860:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000864:	61d3      	str	r3, [r2, #28]
 8000866:	4b0c      	ldr	r3, [pc, #48]	; (8000898 <HAL_MspInit+0x5c>)
 8000868:	69db      	ldr	r3, [r3, #28]
 800086a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800086e:	607b      	str	r3, [r7, #4]
 8000870:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000872:	4b0a      	ldr	r3, [pc, #40]	; (800089c <HAL_MspInit+0x60>)
 8000874:	685b      	ldr	r3, [r3, #4]
 8000876:	60fb      	str	r3, [r7, #12]
 8000878:	68fb      	ldr	r3, [r7, #12]
 800087a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800087e:	60fb      	str	r3, [r7, #12]
 8000880:	68fb      	ldr	r3, [r7, #12]
 8000882:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000886:	60fb      	str	r3, [r7, #12]
 8000888:	4a04      	ldr	r2, [pc, #16]	; (800089c <HAL_MspInit+0x60>)
 800088a:	68fb      	ldr	r3, [r7, #12]
 800088c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800088e:	bf00      	nop
 8000890:	3714      	adds	r7, #20
 8000892:	46bd      	mov	sp, r7
 8000894:	bc80      	pop	{r7}
 8000896:	4770      	bx	lr
 8000898:	40021000 	.word	0x40021000
 800089c:	40010000 	.word	0x40010000

080008a0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008a0:	b480      	push	{r7}
 80008a2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80008a4:	bf00      	nop
 80008a6:	46bd      	mov	sp, r7
 80008a8:	bc80      	pop	{r7}
 80008aa:	4770      	bx	lr

080008ac <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008ac:	b480      	push	{r7}
 80008ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008b0:	e7fe      	b.n	80008b0 <HardFault_Handler+0x4>

080008b2 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80008b2:	b480      	push	{r7}
 80008b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80008b6:	e7fe      	b.n	80008b6 <MemManage_Handler+0x4>

080008b8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80008b8:	b480      	push	{r7}
 80008ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80008bc:	e7fe      	b.n	80008bc <BusFault_Handler+0x4>

080008be <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80008be:	b480      	push	{r7}
 80008c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80008c2:	e7fe      	b.n	80008c2 <UsageFault_Handler+0x4>

080008c4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80008c4:	b480      	push	{r7}
 80008c6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80008c8:	bf00      	nop
 80008ca:	46bd      	mov	sp, r7
 80008cc:	bc80      	pop	{r7}
 80008ce:	4770      	bx	lr

080008d0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80008d0:	b480      	push	{r7}
 80008d2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80008d4:	bf00      	nop
 80008d6:	46bd      	mov	sp, r7
 80008d8:	bc80      	pop	{r7}
 80008da:	4770      	bx	lr

080008dc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80008dc:	b480      	push	{r7}
 80008de:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80008e0:	bf00      	nop
 80008e2:	46bd      	mov	sp, r7
 80008e4:	bc80      	pop	{r7}
 80008e6:	4770      	bx	lr

080008e8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80008ec:	f000 f8a2 	bl	8000a34 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80008f0:	bf00      	nop
 80008f2:	bd80      	pop	{r7, pc}

080008f4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80008f4:	b480      	push	{r7}
 80008f6:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80008f8:	4b15      	ldr	r3, [pc, #84]	; (8000950 <SystemInit+0x5c>)
 80008fa:	681b      	ldr	r3, [r3, #0]
 80008fc:	4a14      	ldr	r2, [pc, #80]	; (8000950 <SystemInit+0x5c>)
 80008fe:	f043 0301 	orr.w	r3, r3, #1
 8000902:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8000904:	4b12      	ldr	r3, [pc, #72]	; (8000950 <SystemInit+0x5c>)
 8000906:	685a      	ldr	r2, [r3, #4]
 8000908:	4911      	ldr	r1, [pc, #68]	; (8000950 <SystemInit+0x5c>)
 800090a:	4b12      	ldr	r3, [pc, #72]	; (8000954 <SystemInit+0x60>)
 800090c:	4013      	ands	r3, r2
 800090e:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8000910:	4b0f      	ldr	r3, [pc, #60]	; (8000950 <SystemInit+0x5c>)
 8000912:	681b      	ldr	r3, [r3, #0]
 8000914:	4a0e      	ldr	r2, [pc, #56]	; (8000950 <SystemInit+0x5c>)
 8000916:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800091a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800091e:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000920:	4b0b      	ldr	r3, [pc, #44]	; (8000950 <SystemInit+0x5c>)
 8000922:	681b      	ldr	r3, [r3, #0]
 8000924:	4a0a      	ldr	r2, [pc, #40]	; (8000950 <SystemInit+0x5c>)
 8000926:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800092a:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 800092c:	4b08      	ldr	r3, [pc, #32]	; (8000950 <SystemInit+0x5c>)
 800092e:	685b      	ldr	r3, [r3, #4]
 8000930:	4a07      	ldr	r2, [pc, #28]	; (8000950 <SystemInit+0x5c>)
 8000932:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8000936:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8000938:	4b05      	ldr	r3, [pc, #20]	; (8000950 <SystemInit+0x5c>)
 800093a:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800093e:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8000940:	4b05      	ldr	r3, [pc, #20]	; (8000958 <SystemInit+0x64>)
 8000942:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000946:	609a      	str	r2, [r3, #8]
#endif 
}
 8000948:	bf00      	nop
 800094a:	46bd      	mov	sp, r7
 800094c:	bc80      	pop	{r7}
 800094e:	4770      	bx	lr
 8000950:	40021000 	.word	0x40021000
 8000954:	f8ff0000 	.word	0xf8ff0000
 8000958:	e000ed00 	.word	0xe000ed00

0800095c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 800095c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800095e:	e003      	b.n	8000968 <LoopCopyDataInit>

08000960 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000960:	4b0b      	ldr	r3, [pc, #44]	; (8000990 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8000962:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000964:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000966:	3104      	adds	r1, #4

08000968 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000968:	480a      	ldr	r0, [pc, #40]	; (8000994 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800096a:	4b0b      	ldr	r3, [pc, #44]	; (8000998 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 800096c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800096e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000970:	d3f6      	bcc.n	8000960 <CopyDataInit>
  ldr r2, =_sbss
 8000972:	4a0a      	ldr	r2, [pc, #40]	; (800099c <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8000974:	e002      	b.n	800097c <LoopFillZerobss>

08000976 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000976:	2300      	movs	r3, #0
  str r3, [r2], #4
 8000978:	f842 3b04 	str.w	r3, [r2], #4

0800097c <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 800097c:	4b08      	ldr	r3, [pc, #32]	; (80009a0 <LoopFillZerobss+0x24>)
  cmp r2, r3
 800097e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000980:	d3f9      	bcc.n	8000976 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000982:	f7ff ffb7 	bl	80008f4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000986:	f001 f9ef 	bl	8001d68 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800098a:	f7ff fdc3 	bl	8000514 <main>
  bx lr
 800098e:	4770      	bx	lr
  ldr r3, =_sidata
 8000990:	08001e14 	.word	0x08001e14
  ldr r0, =_sdata
 8000994:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000998:	2000000c 	.word	0x2000000c
  ldr r2, =_sbss
 800099c:	2000000c 	.word	0x2000000c
  ldr r3, = _ebss
 80009a0:	20000240 	.word	0x20000240

080009a4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80009a4:	e7fe      	b.n	80009a4 <ADC1_2_IRQHandler>
	...

080009a8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80009ac:	4b08      	ldr	r3, [pc, #32]	; (80009d0 <HAL_Init+0x28>)
 80009ae:	681b      	ldr	r3, [r3, #0]
 80009b0:	4a07      	ldr	r2, [pc, #28]	; (80009d0 <HAL_Init+0x28>)
 80009b2:	f043 0310 	orr.w	r3, r3, #16
 80009b6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80009b8:	2003      	movs	r0, #3
 80009ba:	f000 f929 	bl	8000c10 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80009be:	2000      	movs	r0, #0
 80009c0:	f000 f808 	bl	80009d4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80009c4:	f7ff ff3a 	bl	800083c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80009c8:	2300      	movs	r3, #0
}
 80009ca:	4618      	mov	r0, r3
 80009cc:	bd80      	pop	{r7, pc}
 80009ce:	bf00      	nop
 80009d0:	40022000 	.word	0x40022000

080009d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b082      	sub	sp, #8
 80009d8:	af00      	add	r7, sp, #0
 80009da:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80009dc:	4b12      	ldr	r3, [pc, #72]	; (8000a28 <HAL_InitTick+0x54>)
 80009de:	681a      	ldr	r2, [r3, #0]
 80009e0:	4b12      	ldr	r3, [pc, #72]	; (8000a2c <HAL_InitTick+0x58>)
 80009e2:	781b      	ldrb	r3, [r3, #0]
 80009e4:	4619      	mov	r1, r3
 80009e6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80009ea:	fbb3 f3f1 	udiv	r3, r3, r1
 80009ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80009f2:	4618      	mov	r0, r3
 80009f4:	f000 f933 	bl	8000c5e <HAL_SYSTICK_Config>
 80009f8:	4603      	mov	r3, r0
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d001      	beq.n	8000a02 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80009fe:	2301      	movs	r3, #1
 8000a00:	e00e      	b.n	8000a20 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	2b0f      	cmp	r3, #15
 8000a06:	d80a      	bhi.n	8000a1e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a08:	2200      	movs	r2, #0
 8000a0a:	6879      	ldr	r1, [r7, #4]
 8000a0c:	f04f 30ff 	mov.w	r0, #4294967295
 8000a10:	f000 f909 	bl	8000c26 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a14:	4a06      	ldr	r2, [pc, #24]	; (8000a30 <HAL_InitTick+0x5c>)
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	e000      	b.n	8000a20 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000a1e:	2301      	movs	r3, #1
}
 8000a20:	4618      	mov	r0, r3
 8000a22:	3708      	adds	r7, #8
 8000a24:	46bd      	mov	sp, r7
 8000a26:	bd80      	pop	{r7, pc}
 8000a28:	20000000 	.word	0x20000000
 8000a2c:	20000008 	.word	0x20000008
 8000a30:	20000004 	.word	0x20000004

08000a34 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a34:	b480      	push	{r7}
 8000a36:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000a38:	4b05      	ldr	r3, [pc, #20]	; (8000a50 <HAL_IncTick+0x1c>)
 8000a3a:	781b      	ldrb	r3, [r3, #0]
 8000a3c:	461a      	mov	r2, r3
 8000a3e:	4b05      	ldr	r3, [pc, #20]	; (8000a54 <HAL_IncTick+0x20>)
 8000a40:	681b      	ldr	r3, [r3, #0]
 8000a42:	4413      	add	r3, r2
 8000a44:	4a03      	ldr	r2, [pc, #12]	; (8000a54 <HAL_IncTick+0x20>)
 8000a46:	6013      	str	r3, [r2, #0]
}
 8000a48:	bf00      	nop
 8000a4a:	46bd      	mov	sp, r7
 8000a4c:	bc80      	pop	{r7}
 8000a4e:	4770      	bx	lr
 8000a50:	20000008 	.word	0x20000008
 8000a54:	2000023c 	.word	0x2000023c

08000a58 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a58:	b480      	push	{r7}
 8000a5a:	af00      	add	r7, sp, #0
  return uwTick;
 8000a5c:	4b02      	ldr	r3, [pc, #8]	; (8000a68 <HAL_GetTick+0x10>)
 8000a5e:	681b      	ldr	r3, [r3, #0]
}
 8000a60:	4618      	mov	r0, r3
 8000a62:	46bd      	mov	sp, r7
 8000a64:	bc80      	pop	{r7}
 8000a66:	4770      	bx	lr
 8000a68:	2000023c 	.word	0x2000023c

08000a6c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	b084      	sub	sp, #16
 8000a70:	af00      	add	r7, sp, #0
 8000a72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000a74:	f7ff fff0 	bl	8000a58 <HAL_GetTick>
 8000a78:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000a7e:	68fb      	ldr	r3, [r7, #12]
 8000a80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000a84:	d005      	beq.n	8000a92 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000a86:	4b09      	ldr	r3, [pc, #36]	; (8000aac <HAL_Delay+0x40>)
 8000a88:	781b      	ldrb	r3, [r3, #0]
 8000a8a:	461a      	mov	r2, r3
 8000a8c:	68fb      	ldr	r3, [r7, #12]
 8000a8e:	4413      	add	r3, r2
 8000a90:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000a92:	bf00      	nop
 8000a94:	f7ff ffe0 	bl	8000a58 <HAL_GetTick>
 8000a98:	4602      	mov	r2, r0
 8000a9a:	68bb      	ldr	r3, [r7, #8]
 8000a9c:	1ad3      	subs	r3, r2, r3
 8000a9e:	68fa      	ldr	r2, [r7, #12]
 8000aa0:	429a      	cmp	r2, r3
 8000aa2:	d8f7      	bhi.n	8000a94 <HAL_Delay+0x28>
  {
  }
}
 8000aa4:	bf00      	nop
 8000aa6:	3710      	adds	r7, #16
 8000aa8:	46bd      	mov	sp, r7
 8000aaa:	bd80      	pop	{r7, pc}
 8000aac:	20000008 	.word	0x20000008

08000ab0 <__NVIC_SetPriorityGrouping>:
{
 8000ab0:	b480      	push	{r7}
 8000ab2:	b085      	sub	sp, #20
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	f003 0307 	and.w	r3, r3, #7
 8000abe:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ac0:	4b0c      	ldr	r3, [pc, #48]	; (8000af4 <__NVIC_SetPriorityGrouping+0x44>)
 8000ac2:	68db      	ldr	r3, [r3, #12]
 8000ac4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ac6:	68ba      	ldr	r2, [r7, #8]
 8000ac8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000acc:	4013      	ands	r3, r2
 8000ace:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000ad0:	68fb      	ldr	r3, [r7, #12]
 8000ad2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ad4:	68bb      	ldr	r3, [r7, #8]
 8000ad6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ad8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000adc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ae0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ae2:	4a04      	ldr	r2, [pc, #16]	; (8000af4 <__NVIC_SetPriorityGrouping+0x44>)
 8000ae4:	68bb      	ldr	r3, [r7, #8]
 8000ae6:	60d3      	str	r3, [r2, #12]
}
 8000ae8:	bf00      	nop
 8000aea:	3714      	adds	r7, #20
 8000aec:	46bd      	mov	sp, r7
 8000aee:	bc80      	pop	{r7}
 8000af0:	4770      	bx	lr
 8000af2:	bf00      	nop
 8000af4:	e000ed00 	.word	0xe000ed00

08000af8 <__NVIC_GetPriorityGrouping>:
{
 8000af8:	b480      	push	{r7}
 8000afa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000afc:	4b04      	ldr	r3, [pc, #16]	; (8000b10 <__NVIC_GetPriorityGrouping+0x18>)
 8000afe:	68db      	ldr	r3, [r3, #12]
 8000b00:	0a1b      	lsrs	r3, r3, #8
 8000b02:	f003 0307 	and.w	r3, r3, #7
}
 8000b06:	4618      	mov	r0, r3
 8000b08:	46bd      	mov	sp, r7
 8000b0a:	bc80      	pop	{r7}
 8000b0c:	4770      	bx	lr
 8000b0e:	bf00      	nop
 8000b10:	e000ed00 	.word	0xe000ed00

08000b14 <__NVIC_SetPriority>:
{
 8000b14:	b480      	push	{r7}
 8000b16:	b083      	sub	sp, #12
 8000b18:	af00      	add	r7, sp, #0
 8000b1a:	4603      	mov	r3, r0
 8000b1c:	6039      	str	r1, [r7, #0]
 8000b1e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	db0a      	blt.n	8000b3e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b28:	683b      	ldr	r3, [r7, #0]
 8000b2a:	b2da      	uxtb	r2, r3
 8000b2c:	490c      	ldr	r1, [pc, #48]	; (8000b60 <__NVIC_SetPriority+0x4c>)
 8000b2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b32:	0112      	lsls	r2, r2, #4
 8000b34:	b2d2      	uxtb	r2, r2
 8000b36:	440b      	add	r3, r1
 8000b38:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000b3c:	e00a      	b.n	8000b54 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b3e:	683b      	ldr	r3, [r7, #0]
 8000b40:	b2da      	uxtb	r2, r3
 8000b42:	4908      	ldr	r1, [pc, #32]	; (8000b64 <__NVIC_SetPriority+0x50>)
 8000b44:	79fb      	ldrb	r3, [r7, #7]
 8000b46:	f003 030f 	and.w	r3, r3, #15
 8000b4a:	3b04      	subs	r3, #4
 8000b4c:	0112      	lsls	r2, r2, #4
 8000b4e:	b2d2      	uxtb	r2, r2
 8000b50:	440b      	add	r3, r1
 8000b52:	761a      	strb	r2, [r3, #24]
}
 8000b54:	bf00      	nop
 8000b56:	370c      	adds	r7, #12
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	bc80      	pop	{r7}
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop
 8000b60:	e000e100 	.word	0xe000e100
 8000b64:	e000ed00 	.word	0xe000ed00

08000b68 <NVIC_EncodePriority>:
{
 8000b68:	b480      	push	{r7}
 8000b6a:	b089      	sub	sp, #36	; 0x24
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	60f8      	str	r0, [r7, #12]
 8000b70:	60b9      	str	r1, [r7, #8]
 8000b72:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000b74:	68fb      	ldr	r3, [r7, #12]
 8000b76:	f003 0307 	and.w	r3, r3, #7
 8000b7a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000b7c:	69fb      	ldr	r3, [r7, #28]
 8000b7e:	f1c3 0307 	rsb	r3, r3, #7
 8000b82:	2b04      	cmp	r3, #4
 8000b84:	bf28      	it	cs
 8000b86:	2304      	movcs	r3, #4
 8000b88:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b8a:	69fb      	ldr	r3, [r7, #28]
 8000b8c:	3304      	adds	r3, #4
 8000b8e:	2b06      	cmp	r3, #6
 8000b90:	d902      	bls.n	8000b98 <NVIC_EncodePriority+0x30>
 8000b92:	69fb      	ldr	r3, [r7, #28]
 8000b94:	3b03      	subs	r3, #3
 8000b96:	e000      	b.n	8000b9a <NVIC_EncodePriority+0x32>
 8000b98:	2300      	movs	r3, #0
 8000b9a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b9c:	f04f 32ff 	mov.w	r2, #4294967295
 8000ba0:	69bb      	ldr	r3, [r7, #24]
 8000ba2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ba6:	43da      	mvns	r2, r3
 8000ba8:	68bb      	ldr	r3, [r7, #8]
 8000baa:	401a      	ands	r2, r3
 8000bac:	697b      	ldr	r3, [r7, #20]
 8000bae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000bb0:	f04f 31ff 	mov.w	r1, #4294967295
 8000bb4:	697b      	ldr	r3, [r7, #20]
 8000bb6:	fa01 f303 	lsl.w	r3, r1, r3
 8000bba:	43d9      	mvns	r1, r3
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bc0:	4313      	orrs	r3, r2
}
 8000bc2:	4618      	mov	r0, r3
 8000bc4:	3724      	adds	r7, #36	; 0x24
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	bc80      	pop	{r7}
 8000bca:	4770      	bx	lr

08000bcc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	b082      	sub	sp, #8
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	3b01      	subs	r3, #1
 8000bd8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000bdc:	d301      	bcc.n	8000be2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000bde:	2301      	movs	r3, #1
 8000be0:	e00f      	b.n	8000c02 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000be2:	4a0a      	ldr	r2, [pc, #40]	; (8000c0c <SysTick_Config+0x40>)
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	3b01      	subs	r3, #1
 8000be8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000bea:	210f      	movs	r1, #15
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	f7ff ff90 	bl	8000b14 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000bf4:	4b05      	ldr	r3, [pc, #20]	; (8000c0c <SysTick_Config+0x40>)
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000bfa:	4b04      	ldr	r3, [pc, #16]	; (8000c0c <SysTick_Config+0x40>)
 8000bfc:	2207      	movs	r2, #7
 8000bfe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000c00:	2300      	movs	r3, #0
}
 8000c02:	4618      	mov	r0, r3
 8000c04:	3708      	adds	r7, #8
 8000c06:	46bd      	mov	sp, r7
 8000c08:	bd80      	pop	{r7, pc}
 8000c0a:	bf00      	nop
 8000c0c:	e000e010 	.word	0xe000e010

08000c10 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b082      	sub	sp, #8
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000c18:	6878      	ldr	r0, [r7, #4]
 8000c1a:	f7ff ff49 	bl	8000ab0 <__NVIC_SetPriorityGrouping>
}
 8000c1e:	bf00      	nop
 8000c20:	3708      	adds	r7, #8
 8000c22:	46bd      	mov	sp, r7
 8000c24:	bd80      	pop	{r7, pc}

08000c26 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000c26:	b580      	push	{r7, lr}
 8000c28:	b086      	sub	sp, #24
 8000c2a:	af00      	add	r7, sp, #0
 8000c2c:	4603      	mov	r3, r0
 8000c2e:	60b9      	str	r1, [r7, #8]
 8000c30:	607a      	str	r2, [r7, #4]
 8000c32:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000c34:	2300      	movs	r3, #0
 8000c36:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000c38:	f7ff ff5e 	bl	8000af8 <__NVIC_GetPriorityGrouping>
 8000c3c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000c3e:	687a      	ldr	r2, [r7, #4]
 8000c40:	68b9      	ldr	r1, [r7, #8]
 8000c42:	6978      	ldr	r0, [r7, #20]
 8000c44:	f7ff ff90 	bl	8000b68 <NVIC_EncodePriority>
 8000c48:	4602      	mov	r2, r0
 8000c4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c4e:	4611      	mov	r1, r2
 8000c50:	4618      	mov	r0, r3
 8000c52:	f7ff ff5f 	bl	8000b14 <__NVIC_SetPriority>
}
 8000c56:	bf00      	nop
 8000c58:	3718      	adds	r7, #24
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	bd80      	pop	{r7, pc}

08000c5e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000c5e:	b580      	push	{r7, lr}
 8000c60:	b082      	sub	sp, #8
 8000c62:	af00      	add	r7, sp, #0
 8000c64:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000c66:	6878      	ldr	r0, [r7, #4]
 8000c68:	f7ff ffb0 	bl	8000bcc <SysTick_Config>
 8000c6c:	4603      	mov	r3, r0
}
 8000c6e:	4618      	mov	r0, r3
 8000c70:	3708      	adds	r7, #8
 8000c72:	46bd      	mov	sp, r7
 8000c74:	bd80      	pop	{r7, pc}
	...

08000c78 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000c78:	b480      	push	{r7}
 8000c7a:	b08b      	sub	sp, #44	; 0x2c
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	6078      	str	r0, [r7, #4]
 8000c80:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000c82:	2300      	movs	r3, #0
 8000c84:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000c86:	2300      	movs	r3, #0
 8000c88:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c8a:	e127      	b.n	8000edc <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000c8c:	2201      	movs	r2, #1
 8000c8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c90:	fa02 f303 	lsl.w	r3, r2, r3
 8000c94:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000c96:	683b      	ldr	r3, [r7, #0]
 8000c98:	681b      	ldr	r3, [r3, #0]
 8000c9a:	69fa      	ldr	r2, [r7, #28]
 8000c9c:	4013      	ands	r3, r2
 8000c9e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000ca0:	69ba      	ldr	r2, [r7, #24]
 8000ca2:	69fb      	ldr	r3, [r7, #28]
 8000ca4:	429a      	cmp	r2, r3
 8000ca6:	f040 8116 	bne.w	8000ed6 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000caa:	683b      	ldr	r3, [r7, #0]
 8000cac:	685b      	ldr	r3, [r3, #4]
 8000cae:	2b12      	cmp	r3, #18
 8000cb0:	d034      	beq.n	8000d1c <HAL_GPIO_Init+0xa4>
 8000cb2:	2b12      	cmp	r3, #18
 8000cb4:	d80d      	bhi.n	8000cd2 <HAL_GPIO_Init+0x5a>
 8000cb6:	2b02      	cmp	r3, #2
 8000cb8:	d02b      	beq.n	8000d12 <HAL_GPIO_Init+0x9a>
 8000cba:	2b02      	cmp	r3, #2
 8000cbc:	d804      	bhi.n	8000cc8 <HAL_GPIO_Init+0x50>
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d031      	beq.n	8000d26 <HAL_GPIO_Init+0xae>
 8000cc2:	2b01      	cmp	r3, #1
 8000cc4:	d01c      	beq.n	8000d00 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000cc6:	e048      	b.n	8000d5a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000cc8:	2b03      	cmp	r3, #3
 8000cca:	d043      	beq.n	8000d54 <HAL_GPIO_Init+0xdc>
 8000ccc:	2b11      	cmp	r3, #17
 8000cce:	d01b      	beq.n	8000d08 <HAL_GPIO_Init+0x90>
          break;
 8000cd0:	e043      	b.n	8000d5a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000cd2:	4a89      	ldr	r2, [pc, #548]	; (8000ef8 <HAL_GPIO_Init+0x280>)
 8000cd4:	4293      	cmp	r3, r2
 8000cd6:	d026      	beq.n	8000d26 <HAL_GPIO_Init+0xae>
 8000cd8:	4a87      	ldr	r2, [pc, #540]	; (8000ef8 <HAL_GPIO_Init+0x280>)
 8000cda:	4293      	cmp	r3, r2
 8000cdc:	d806      	bhi.n	8000cec <HAL_GPIO_Init+0x74>
 8000cde:	4a87      	ldr	r2, [pc, #540]	; (8000efc <HAL_GPIO_Init+0x284>)
 8000ce0:	4293      	cmp	r3, r2
 8000ce2:	d020      	beq.n	8000d26 <HAL_GPIO_Init+0xae>
 8000ce4:	4a86      	ldr	r2, [pc, #536]	; (8000f00 <HAL_GPIO_Init+0x288>)
 8000ce6:	4293      	cmp	r3, r2
 8000ce8:	d01d      	beq.n	8000d26 <HAL_GPIO_Init+0xae>
          break;
 8000cea:	e036      	b.n	8000d5a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000cec:	4a85      	ldr	r2, [pc, #532]	; (8000f04 <HAL_GPIO_Init+0x28c>)
 8000cee:	4293      	cmp	r3, r2
 8000cf0:	d019      	beq.n	8000d26 <HAL_GPIO_Init+0xae>
 8000cf2:	4a85      	ldr	r2, [pc, #532]	; (8000f08 <HAL_GPIO_Init+0x290>)
 8000cf4:	4293      	cmp	r3, r2
 8000cf6:	d016      	beq.n	8000d26 <HAL_GPIO_Init+0xae>
 8000cf8:	4a84      	ldr	r2, [pc, #528]	; (8000f0c <HAL_GPIO_Init+0x294>)
 8000cfa:	4293      	cmp	r3, r2
 8000cfc:	d013      	beq.n	8000d26 <HAL_GPIO_Init+0xae>
          break;
 8000cfe:	e02c      	b.n	8000d5a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000d00:	683b      	ldr	r3, [r7, #0]
 8000d02:	68db      	ldr	r3, [r3, #12]
 8000d04:	623b      	str	r3, [r7, #32]
          break;
 8000d06:	e028      	b.n	8000d5a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000d08:	683b      	ldr	r3, [r7, #0]
 8000d0a:	68db      	ldr	r3, [r3, #12]
 8000d0c:	3304      	adds	r3, #4
 8000d0e:	623b      	str	r3, [r7, #32]
          break;
 8000d10:	e023      	b.n	8000d5a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000d12:	683b      	ldr	r3, [r7, #0]
 8000d14:	68db      	ldr	r3, [r3, #12]
 8000d16:	3308      	adds	r3, #8
 8000d18:	623b      	str	r3, [r7, #32]
          break;
 8000d1a:	e01e      	b.n	8000d5a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000d1c:	683b      	ldr	r3, [r7, #0]
 8000d1e:	68db      	ldr	r3, [r3, #12]
 8000d20:	330c      	adds	r3, #12
 8000d22:	623b      	str	r3, [r7, #32]
          break;
 8000d24:	e019      	b.n	8000d5a <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000d26:	683b      	ldr	r3, [r7, #0]
 8000d28:	689b      	ldr	r3, [r3, #8]
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d102      	bne.n	8000d34 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000d2e:	2304      	movs	r3, #4
 8000d30:	623b      	str	r3, [r7, #32]
          break;
 8000d32:	e012      	b.n	8000d5a <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000d34:	683b      	ldr	r3, [r7, #0]
 8000d36:	689b      	ldr	r3, [r3, #8]
 8000d38:	2b01      	cmp	r3, #1
 8000d3a:	d105      	bne.n	8000d48 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000d3c:	2308      	movs	r3, #8
 8000d3e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	69fa      	ldr	r2, [r7, #28]
 8000d44:	611a      	str	r2, [r3, #16]
          break;
 8000d46:	e008      	b.n	8000d5a <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000d48:	2308      	movs	r3, #8
 8000d4a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	69fa      	ldr	r2, [r7, #28]
 8000d50:	615a      	str	r2, [r3, #20]
          break;
 8000d52:	e002      	b.n	8000d5a <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000d54:	2300      	movs	r3, #0
 8000d56:	623b      	str	r3, [r7, #32]
          break;
 8000d58:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000d5a:	69bb      	ldr	r3, [r7, #24]
 8000d5c:	2bff      	cmp	r3, #255	; 0xff
 8000d5e:	d801      	bhi.n	8000d64 <HAL_GPIO_Init+0xec>
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	e001      	b.n	8000d68 <HAL_GPIO_Init+0xf0>
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	3304      	adds	r3, #4
 8000d68:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000d6a:	69bb      	ldr	r3, [r7, #24]
 8000d6c:	2bff      	cmp	r3, #255	; 0xff
 8000d6e:	d802      	bhi.n	8000d76 <HAL_GPIO_Init+0xfe>
 8000d70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d72:	009b      	lsls	r3, r3, #2
 8000d74:	e002      	b.n	8000d7c <HAL_GPIO_Init+0x104>
 8000d76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d78:	3b08      	subs	r3, #8
 8000d7a:	009b      	lsls	r3, r3, #2
 8000d7c:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000d7e:	697b      	ldr	r3, [r7, #20]
 8000d80:	681a      	ldr	r2, [r3, #0]
 8000d82:	210f      	movs	r1, #15
 8000d84:	693b      	ldr	r3, [r7, #16]
 8000d86:	fa01 f303 	lsl.w	r3, r1, r3
 8000d8a:	43db      	mvns	r3, r3
 8000d8c:	401a      	ands	r2, r3
 8000d8e:	6a39      	ldr	r1, [r7, #32]
 8000d90:	693b      	ldr	r3, [r7, #16]
 8000d92:	fa01 f303 	lsl.w	r3, r1, r3
 8000d96:	431a      	orrs	r2, r3
 8000d98:	697b      	ldr	r3, [r7, #20]
 8000d9a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000d9c:	683b      	ldr	r3, [r7, #0]
 8000d9e:	685b      	ldr	r3, [r3, #4]
 8000da0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	f000 8096 	beq.w	8000ed6 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000daa:	4b59      	ldr	r3, [pc, #356]	; (8000f10 <HAL_GPIO_Init+0x298>)
 8000dac:	699b      	ldr	r3, [r3, #24]
 8000dae:	4a58      	ldr	r2, [pc, #352]	; (8000f10 <HAL_GPIO_Init+0x298>)
 8000db0:	f043 0301 	orr.w	r3, r3, #1
 8000db4:	6193      	str	r3, [r2, #24]
 8000db6:	4b56      	ldr	r3, [pc, #344]	; (8000f10 <HAL_GPIO_Init+0x298>)
 8000db8:	699b      	ldr	r3, [r3, #24]
 8000dba:	f003 0301 	and.w	r3, r3, #1
 8000dbe:	60bb      	str	r3, [r7, #8]
 8000dc0:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000dc2:	4a54      	ldr	r2, [pc, #336]	; (8000f14 <HAL_GPIO_Init+0x29c>)
 8000dc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000dc6:	089b      	lsrs	r3, r3, #2
 8000dc8:	3302      	adds	r3, #2
 8000dca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000dce:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000dd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000dd2:	f003 0303 	and.w	r3, r3, #3
 8000dd6:	009b      	lsls	r3, r3, #2
 8000dd8:	220f      	movs	r2, #15
 8000dda:	fa02 f303 	lsl.w	r3, r2, r3
 8000dde:	43db      	mvns	r3, r3
 8000de0:	68fa      	ldr	r2, [r7, #12]
 8000de2:	4013      	ands	r3, r2
 8000de4:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	4a4b      	ldr	r2, [pc, #300]	; (8000f18 <HAL_GPIO_Init+0x2a0>)
 8000dea:	4293      	cmp	r3, r2
 8000dec:	d013      	beq.n	8000e16 <HAL_GPIO_Init+0x19e>
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	4a4a      	ldr	r2, [pc, #296]	; (8000f1c <HAL_GPIO_Init+0x2a4>)
 8000df2:	4293      	cmp	r3, r2
 8000df4:	d00d      	beq.n	8000e12 <HAL_GPIO_Init+0x19a>
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	4a49      	ldr	r2, [pc, #292]	; (8000f20 <HAL_GPIO_Init+0x2a8>)
 8000dfa:	4293      	cmp	r3, r2
 8000dfc:	d007      	beq.n	8000e0e <HAL_GPIO_Init+0x196>
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	4a48      	ldr	r2, [pc, #288]	; (8000f24 <HAL_GPIO_Init+0x2ac>)
 8000e02:	4293      	cmp	r3, r2
 8000e04:	d101      	bne.n	8000e0a <HAL_GPIO_Init+0x192>
 8000e06:	2303      	movs	r3, #3
 8000e08:	e006      	b.n	8000e18 <HAL_GPIO_Init+0x1a0>
 8000e0a:	2304      	movs	r3, #4
 8000e0c:	e004      	b.n	8000e18 <HAL_GPIO_Init+0x1a0>
 8000e0e:	2302      	movs	r3, #2
 8000e10:	e002      	b.n	8000e18 <HAL_GPIO_Init+0x1a0>
 8000e12:	2301      	movs	r3, #1
 8000e14:	e000      	b.n	8000e18 <HAL_GPIO_Init+0x1a0>
 8000e16:	2300      	movs	r3, #0
 8000e18:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000e1a:	f002 0203 	and.w	r2, r2, #3
 8000e1e:	0092      	lsls	r2, r2, #2
 8000e20:	4093      	lsls	r3, r2
 8000e22:	68fa      	ldr	r2, [r7, #12]
 8000e24:	4313      	orrs	r3, r2
 8000e26:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000e28:	493a      	ldr	r1, [pc, #232]	; (8000f14 <HAL_GPIO_Init+0x29c>)
 8000e2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e2c:	089b      	lsrs	r3, r3, #2
 8000e2e:	3302      	adds	r3, #2
 8000e30:	68fa      	ldr	r2, [r7, #12]
 8000e32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000e36:	683b      	ldr	r3, [r7, #0]
 8000e38:	685b      	ldr	r3, [r3, #4]
 8000e3a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d006      	beq.n	8000e50 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000e42:	4b39      	ldr	r3, [pc, #228]	; (8000f28 <HAL_GPIO_Init+0x2b0>)
 8000e44:	681a      	ldr	r2, [r3, #0]
 8000e46:	4938      	ldr	r1, [pc, #224]	; (8000f28 <HAL_GPIO_Init+0x2b0>)
 8000e48:	69bb      	ldr	r3, [r7, #24]
 8000e4a:	4313      	orrs	r3, r2
 8000e4c:	600b      	str	r3, [r1, #0]
 8000e4e:	e006      	b.n	8000e5e <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000e50:	4b35      	ldr	r3, [pc, #212]	; (8000f28 <HAL_GPIO_Init+0x2b0>)
 8000e52:	681a      	ldr	r2, [r3, #0]
 8000e54:	69bb      	ldr	r3, [r7, #24]
 8000e56:	43db      	mvns	r3, r3
 8000e58:	4933      	ldr	r1, [pc, #204]	; (8000f28 <HAL_GPIO_Init+0x2b0>)
 8000e5a:	4013      	ands	r3, r2
 8000e5c:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000e5e:	683b      	ldr	r3, [r7, #0]
 8000e60:	685b      	ldr	r3, [r3, #4]
 8000e62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d006      	beq.n	8000e78 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000e6a:	4b2f      	ldr	r3, [pc, #188]	; (8000f28 <HAL_GPIO_Init+0x2b0>)
 8000e6c:	685a      	ldr	r2, [r3, #4]
 8000e6e:	492e      	ldr	r1, [pc, #184]	; (8000f28 <HAL_GPIO_Init+0x2b0>)
 8000e70:	69bb      	ldr	r3, [r7, #24]
 8000e72:	4313      	orrs	r3, r2
 8000e74:	604b      	str	r3, [r1, #4]
 8000e76:	e006      	b.n	8000e86 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000e78:	4b2b      	ldr	r3, [pc, #172]	; (8000f28 <HAL_GPIO_Init+0x2b0>)
 8000e7a:	685a      	ldr	r2, [r3, #4]
 8000e7c:	69bb      	ldr	r3, [r7, #24]
 8000e7e:	43db      	mvns	r3, r3
 8000e80:	4929      	ldr	r1, [pc, #164]	; (8000f28 <HAL_GPIO_Init+0x2b0>)
 8000e82:	4013      	ands	r3, r2
 8000e84:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000e86:	683b      	ldr	r3, [r7, #0]
 8000e88:	685b      	ldr	r3, [r3, #4]
 8000e8a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d006      	beq.n	8000ea0 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000e92:	4b25      	ldr	r3, [pc, #148]	; (8000f28 <HAL_GPIO_Init+0x2b0>)
 8000e94:	689a      	ldr	r2, [r3, #8]
 8000e96:	4924      	ldr	r1, [pc, #144]	; (8000f28 <HAL_GPIO_Init+0x2b0>)
 8000e98:	69bb      	ldr	r3, [r7, #24]
 8000e9a:	4313      	orrs	r3, r2
 8000e9c:	608b      	str	r3, [r1, #8]
 8000e9e:	e006      	b.n	8000eae <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000ea0:	4b21      	ldr	r3, [pc, #132]	; (8000f28 <HAL_GPIO_Init+0x2b0>)
 8000ea2:	689a      	ldr	r2, [r3, #8]
 8000ea4:	69bb      	ldr	r3, [r7, #24]
 8000ea6:	43db      	mvns	r3, r3
 8000ea8:	491f      	ldr	r1, [pc, #124]	; (8000f28 <HAL_GPIO_Init+0x2b0>)
 8000eaa:	4013      	ands	r3, r2
 8000eac:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000eae:	683b      	ldr	r3, [r7, #0]
 8000eb0:	685b      	ldr	r3, [r3, #4]
 8000eb2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d006      	beq.n	8000ec8 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000eba:	4b1b      	ldr	r3, [pc, #108]	; (8000f28 <HAL_GPIO_Init+0x2b0>)
 8000ebc:	68da      	ldr	r2, [r3, #12]
 8000ebe:	491a      	ldr	r1, [pc, #104]	; (8000f28 <HAL_GPIO_Init+0x2b0>)
 8000ec0:	69bb      	ldr	r3, [r7, #24]
 8000ec2:	4313      	orrs	r3, r2
 8000ec4:	60cb      	str	r3, [r1, #12]
 8000ec6:	e006      	b.n	8000ed6 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000ec8:	4b17      	ldr	r3, [pc, #92]	; (8000f28 <HAL_GPIO_Init+0x2b0>)
 8000eca:	68da      	ldr	r2, [r3, #12]
 8000ecc:	69bb      	ldr	r3, [r7, #24]
 8000ece:	43db      	mvns	r3, r3
 8000ed0:	4915      	ldr	r1, [pc, #84]	; (8000f28 <HAL_GPIO_Init+0x2b0>)
 8000ed2:	4013      	ands	r3, r2
 8000ed4:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000ed6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ed8:	3301      	adds	r3, #1
 8000eda:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000edc:	683b      	ldr	r3, [r7, #0]
 8000ede:	681a      	ldr	r2, [r3, #0]
 8000ee0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ee2:	fa22 f303 	lsr.w	r3, r2, r3
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	f47f aed0 	bne.w	8000c8c <HAL_GPIO_Init+0x14>
  }
}
 8000eec:	bf00      	nop
 8000eee:	372c      	adds	r7, #44	; 0x2c
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	bc80      	pop	{r7}
 8000ef4:	4770      	bx	lr
 8000ef6:	bf00      	nop
 8000ef8:	10210000 	.word	0x10210000
 8000efc:	10110000 	.word	0x10110000
 8000f00:	10120000 	.word	0x10120000
 8000f04:	10310000 	.word	0x10310000
 8000f08:	10320000 	.word	0x10320000
 8000f0c:	10220000 	.word	0x10220000
 8000f10:	40021000 	.word	0x40021000
 8000f14:	40010000 	.word	0x40010000
 8000f18:	40010800 	.word	0x40010800
 8000f1c:	40010c00 	.word	0x40010c00
 8000f20:	40011000 	.word	0x40011000
 8000f24:	40011400 	.word	0x40011400
 8000f28:	40010400 	.word	0x40010400

08000f2c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000f2c:	b480      	push	{r7}
 8000f2e:	b083      	sub	sp, #12
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	6078      	str	r0, [r7, #4]
 8000f34:	460b      	mov	r3, r1
 8000f36:	807b      	strh	r3, [r7, #2]
 8000f38:	4613      	mov	r3, r2
 8000f3a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000f3c:	787b      	ldrb	r3, [r7, #1]
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d003      	beq.n	8000f4a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000f42:	887a      	ldrh	r2, [r7, #2]
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000f48:	e003      	b.n	8000f52 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000f4a:	887b      	ldrh	r3, [r7, #2]
 8000f4c:	041a      	lsls	r2, r3, #16
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	611a      	str	r2, [r3, #16]
}
 8000f52:	bf00      	nop
 8000f54:	370c      	adds	r7, #12
 8000f56:	46bd      	mov	sp, r7
 8000f58:	bc80      	pop	{r7}
 8000f5a:	4770      	bx	lr

08000f5c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b086      	sub	sp, #24
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d101      	bne.n	8000f6e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000f6a:	2301      	movs	r3, #1
 8000f6c:	e26c      	b.n	8001448 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	f003 0301 	and.w	r3, r3, #1
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	f000 8087 	beq.w	800108a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000f7c:	4b92      	ldr	r3, [pc, #584]	; (80011c8 <HAL_RCC_OscConfig+0x26c>)
 8000f7e:	685b      	ldr	r3, [r3, #4]
 8000f80:	f003 030c 	and.w	r3, r3, #12
 8000f84:	2b04      	cmp	r3, #4
 8000f86:	d00c      	beq.n	8000fa2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000f88:	4b8f      	ldr	r3, [pc, #572]	; (80011c8 <HAL_RCC_OscConfig+0x26c>)
 8000f8a:	685b      	ldr	r3, [r3, #4]
 8000f8c:	f003 030c 	and.w	r3, r3, #12
 8000f90:	2b08      	cmp	r3, #8
 8000f92:	d112      	bne.n	8000fba <HAL_RCC_OscConfig+0x5e>
 8000f94:	4b8c      	ldr	r3, [pc, #560]	; (80011c8 <HAL_RCC_OscConfig+0x26c>)
 8000f96:	685b      	ldr	r3, [r3, #4]
 8000f98:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f9c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000fa0:	d10b      	bne.n	8000fba <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000fa2:	4b89      	ldr	r3, [pc, #548]	; (80011c8 <HAL_RCC_OscConfig+0x26c>)
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d06c      	beq.n	8001088 <HAL_RCC_OscConfig+0x12c>
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	685b      	ldr	r3, [r3, #4]
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d168      	bne.n	8001088 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000fb6:	2301      	movs	r3, #1
 8000fb8:	e246      	b.n	8001448 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	685b      	ldr	r3, [r3, #4]
 8000fbe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000fc2:	d106      	bne.n	8000fd2 <HAL_RCC_OscConfig+0x76>
 8000fc4:	4b80      	ldr	r3, [pc, #512]	; (80011c8 <HAL_RCC_OscConfig+0x26c>)
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	4a7f      	ldr	r2, [pc, #508]	; (80011c8 <HAL_RCC_OscConfig+0x26c>)
 8000fca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000fce:	6013      	str	r3, [r2, #0]
 8000fd0:	e02e      	b.n	8001030 <HAL_RCC_OscConfig+0xd4>
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	685b      	ldr	r3, [r3, #4]
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d10c      	bne.n	8000ff4 <HAL_RCC_OscConfig+0x98>
 8000fda:	4b7b      	ldr	r3, [pc, #492]	; (80011c8 <HAL_RCC_OscConfig+0x26c>)
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	4a7a      	ldr	r2, [pc, #488]	; (80011c8 <HAL_RCC_OscConfig+0x26c>)
 8000fe0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000fe4:	6013      	str	r3, [r2, #0]
 8000fe6:	4b78      	ldr	r3, [pc, #480]	; (80011c8 <HAL_RCC_OscConfig+0x26c>)
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	4a77      	ldr	r2, [pc, #476]	; (80011c8 <HAL_RCC_OscConfig+0x26c>)
 8000fec:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000ff0:	6013      	str	r3, [r2, #0]
 8000ff2:	e01d      	b.n	8001030 <HAL_RCC_OscConfig+0xd4>
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	685b      	ldr	r3, [r3, #4]
 8000ff8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000ffc:	d10c      	bne.n	8001018 <HAL_RCC_OscConfig+0xbc>
 8000ffe:	4b72      	ldr	r3, [pc, #456]	; (80011c8 <HAL_RCC_OscConfig+0x26c>)
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	4a71      	ldr	r2, [pc, #452]	; (80011c8 <HAL_RCC_OscConfig+0x26c>)
 8001004:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001008:	6013      	str	r3, [r2, #0]
 800100a:	4b6f      	ldr	r3, [pc, #444]	; (80011c8 <HAL_RCC_OscConfig+0x26c>)
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	4a6e      	ldr	r2, [pc, #440]	; (80011c8 <HAL_RCC_OscConfig+0x26c>)
 8001010:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001014:	6013      	str	r3, [r2, #0]
 8001016:	e00b      	b.n	8001030 <HAL_RCC_OscConfig+0xd4>
 8001018:	4b6b      	ldr	r3, [pc, #428]	; (80011c8 <HAL_RCC_OscConfig+0x26c>)
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	4a6a      	ldr	r2, [pc, #424]	; (80011c8 <HAL_RCC_OscConfig+0x26c>)
 800101e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001022:	6013      	str	r3, [r2, #0]
 8001024:	4b68      	ldr	r3, [pc, #416]	; (80011c8 <HAL_RCC_OscConfig+0x26c>)
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	4a67      	ldr	r2, [pc, #412]	; (80011c8 <HAL_RCC_OscConfig+0x26c>)
 800102a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800102e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	685b      	ldr	r3, [r3, #4]
 8001034:	2b00      	cmp	r3, #0
 8001036:	d013      	beq.n	8001060 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001038:	f7ff fd0e 	bl	8000a58 <HAL_GetTick>
 800103c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800103e:	e008      	b.n	8001052 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001040:	f7ff fd0a 	bl	8000a58 <HAL_GetTick>
 8001044:	4602      	mov	r2, r0
 8001046:	693b      	ldr	r3, [r7, #16]
 8001048:	1ad3      	subs	r3, r2, r3
 800104a:	2b64      	cmp	r3, #100	; 0x64
 800104c:	d901      	bls.n	8001052 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800104e:	2303      	movs	r3, #3
 8001050:	e1fa      	b.n	8001448 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001052:	4b5d      	ldr	r3, [pc, #372]	; (80011c8 <HAL_RCC_OscConfig+0x26c>)
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800105a:	2b00      	cmp	r3, #0
 800105c:	d0f0      	beq.n	8001040 <HAL_RCC_OscConfig+0xe4>
 800105e:	e014      	b.n	800108a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001060:	f7ff fcfa 	bl	8000a58 <HAL_GetTick>
 8001064:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001066:	e008      	b.n	800107a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001068:	f7ff fcf6 	bl	8000a58 <HAL_GetTick>
 800106c:	4602      	mov	r2, r0
 800106e:	693b      	ldr	r3, [r7, #16]
 8001070:	1ad3      	subs	r3, r2, r3
 8001072:	2b64      	cmp	r3, #100	; 0x64
 8001074:	d901      	bls.n	800107a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001076:	2303      	movs	r3, #3
 8001078:	e1e6      	b.n	8001448 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800107a:	4b53      	ldr	r3, [pc, #332]	; (80011c8 <HAL_RCC_OscConfig+0x26c>)
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001082:	2b00      	cmp	r3, #0
 8001084:	d1f0      	bne.n	8001068 <HAL_RCC_OscConfig+0x10c>
 8001086:	e000      	b.n	800108a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001088:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	f003 0302 	and.w	r3, r3, #2
 8001092:	2b00      	cmp	r3, #0
 8001094:	d063      	beq.n	800115e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001096:	4b4c      	ldr	r3, [pc, #304]	; (80011c8 <HAL_RCC_OscConfig+0x26c>)
 8001098:	685b      	ldr	r3, [r3, #4]
 800109a:	f003 030c 	and.w	r3, r3, #12
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d00b      	beq.n	80010ba <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80010a2:	4b49      	ldr	r3, [pc, #292]	; (80011c8 <HAL_RCC_OscConfig+0x26c>)
 80010a4:	685b      	ldr	r3, [r3, #4]
 80010a6:	f003 030c 	and.w	r3, r3, #12
 80010aa:	2b08      	cmp	r3, #8
 80010ac:	d11c      	bne.n	80010e8 <HAL_RCC_OscConfig+0x18c>
 80010ae:	4b46      	ldr	r3, [pc, #280]	; (80011c8 <HAL_RCC_OscConfig+0x26c>)
 80010b0:	685b      	ldr	r3, [r3, #4]
 80010b2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d116      	bne.n	80010e8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80010ba:	4b43      	ldr	r3, [pc, #268]	; (80011c8 <HAL_RCC_OscConfig+0x26c>)
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	f003 0302 	and.w	r3, r3, #2
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d005      	beq.n	80010d2 <HAL_RCC_OscConfig+0x176>
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	691b      	ldr	r3, [r3, #16]
 80010ca:	2b01      	cmp	r3, #1
 80010cc:	d001      	beq.n	80010d2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80010ce:	2301      	movs	r3, #1
 80010d0:	e1ba      	b.n	8001448 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010d2:	4b3d      	ldr	r3, [pc, #244]	; (80011c8 <HAL_RCC_OscConfig+0x26c>)
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	695b      	ldr	r3, [r3, #20]
 80010de:	00db      	lsls	r3, r3, #3
 80010e0:	4939      	ldr	r1, [pc, #228]	; (80011c8 <HAL_RCC_OscConfig+0x26c>)
 80010e2:	4313      	orrs	r3, r2
 80010e4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80010e6:	e03a      	b.n	800115e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	691b      	ldr	r3, [r3, #16]
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d020      	beq.n	8001132 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80010f0:	4b36      	ldr	r3, [pc, #216]	; (80011cc <HAL_RCC_OscConfig+0x270>)
 80010f2:	2201      	movs	r2, #1
 80010f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010f6:	f7ff fcaf 	bl	8000a58 <HAL_GetTick>
 80010fa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80010fc:	e008      	b.n	8001110 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80010fe:	f7ff fcab 	bl	8000a58 <HAL_GetTick>
 8001102:	4602      	mov	r2, r0
 8001104:	693b      	ldr	r3, [r7, #16]
 8001106:	1ad3      	subs	r3, r2, r3
 8001108:	2b02      	cmp	r3, #2
 800110a:	d901      	bls.n	8001110 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800110c:	2303      	movs	r3, #3
 800110e:	e19b      	b.n	8001448 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001110:	4b2d      	ldr	r3, [pc, #180]	; (80011c8 <HAL_RCC_OscConfig+0x26c>)
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	f003 0302 	and.w	r3, r3, #2
 8001118:	2b00      	cmp	r3, #0
 800111a:	d0f0      	beq.n	80010fe <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800111c:	4b2a      	ldr	r3, [pc, #168]	; (80011c8 <HAL_RCC_OscConfig+0x26c>)
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	695b      	ldr	r3, [r3, #20]
 8001128:	00db      	lsls	r3, r3, #3
 800112a:	4927      	ldr	r1, [pc, #156]	; (80011c8 <HAL_RCC_OscConfig+0x26c>)
 800112c:	4313      	orrs	r3, r2
 800112e:	600b      	str	r3, [r1, #0]
 8001130:	e015      	b.n	800115e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001132:	4b26      	ldr	r3, [pc, #152]	; (80011cc <HAL_RCC_OscConfig+0x270>)
 8001134:	2200      	movs	r2, #0
 8001136:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001138:	f7ff fc8e 	bl	8000a58 <HAL_GetTick>
 800113c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800113e:	e008      	b.n	8001152 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001140:	f7ff fc8a 	bl	8000a58 <HAL_GetTick>
 8001144:	4602      	mov	r2, r0
 8001146:	693b      	ldr	r3, [r7, #16]
 8001148:	1ad3      	subs	r3, r2, r3
 800114a:	2b02      	cmp	r3, #2
 800114c:	d901      	bls.n	8001152 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800114e:	2303      	movs	r3, #3
 8001150:	e17a      	b.n	8001448 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001152:	4b1d      	ldr	r3, [pc, #116]	; (80011c8 <HAL_RCC_OscConfig+0x26c>)
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	f003 0302 	and.w	r3, r3, #2
 800115a:	2b00      	cmp	r3, #0
 800115c:	d1f0      	bne.n	8001140 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	f003 0308 	and.w	r3, r3, #8
 8001166:	2b00      	cmp	r3, #0
 8001168:	d03a      	beq.n	80011e0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	699b      	ldr	r3, [r3, #24]
 800116e:	2b00      	cmp	r3, #0
 8001170:	d019      	beq.n	80011a6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001172:	4b17      	ldr	r3, [pc, #92]	; (80011d0 <HAL_RCC_OscConfig+0x274>)
 8001174:	2201      	movs	r2, #1
 8001176:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001178:	f7ff fc6e 	bl	8000a58 <HAL_GetTick>
 800117c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800117e:	e008      	b.n	8001192 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001180:	f7ff fc6a 	bl	8000a58 <HAL_GetTick>
 8001184:	4602      	mov	r2, r0
 8001186:	693b      	ldr	r3, [r7, #16]
 8001188:	1ad3      	subs	r3, r2, r3
 800118a:	2b02      	cmp	r3, #2
 800118c:	d901      	bls.n	8001192 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800118e:	2303      	movs	r3, #3
 8001190:	e15a      	b.n	8001448 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001192:	4b0d      	ldr	r3, [pc, #52]	; (80011c8 <HAL_RCC_OscConfig+0x26c>)
 8001194:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001196:	f003 0302 	and.w	r3, r3, #2
 800119a:	2b00      	cmp	r3, #0
 800119c:	d0f0      	beq.n	8001180 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800119e:	2001      	movs	r0, #1
 80011a0:	f000 faa8 	bl	80016f4 <RCC_Delay>
 80011a4:	e01c      	b.n	80011e0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80011a6:	4b0a      	ldr	r3, [pc, #40]	; (80011d0 <HAL_RCC_OscConfig+0x274>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011ac:	f7ff fc54 	bl	8000a58 <HAL_GetTick>
 80011b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80011b2:	e00f      	b.n	80011d4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80011b4:	f7ff fc50 	bl	8000a58 <HAL_GetTick>
 80011b8:	4602      	mov	r2, r0
 80011ba:	693b      	ldr	r3, [r7, #16]
 80011bc:	1ad3      	subs	r3, r2, r3
 80011be:	2b02      	cmp	r3, #2
 80011c0:	d908      	bls.n	80011d4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80011c2:	2303      	movs	r3, #3
 80011c4:	e140      	b.n	8001448 <HAL_RCC_OscConfig+0x4ec>
 80011c6:	bf00      	nop
 80011c8:	40021000 	.word	0x40021000
 80011cc:	42420000 	.word	0x42420000
 80011d0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80011d4:	4b9e      	ldr	r3, [pc, #632]	; (8001450 <HAL_RCC_OscConfig+0x4f4>)
 80011d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011d8:	f003 0302 	and.w	r3, r3, #2
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d1e9      	bne.n	80011b4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	f003 0304 	and.w	r3, r3, #4
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	f000 80a6 	beq.w	800133a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80011ee:	2300      	movs	r3, #0
 80011f0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80011f2:	4b97      	ldr	r3, [pc, #604]	; (8001450 <HAL_RCC_OscConfig+0x4f4>)
 80011f4:	69db      	ldr	r3, [r3, #28]
 80011f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d10d      	bne.n	800121a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80011fe:	4b94      	ldr	r3, [pc, #592]	; (8001450 <HAL_RCC_OscConfig+0x4f4>)
 8001200:	69db      	ldr	r3, [r3, #28]
 8001202:	4a93      	ldr	r2, [pc, #588]	; (8001450 <HAL_RCC_OscConfig+0x4f4>)
 8001204:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001208:	61d3      	str	r3, [r2, #28]
 800120a:	4b91      	ldr	r3, [pc, #580]	; (8001450 <HAL_RCC_OscConfig+0x4f4>)
 800120c:	69db      	ldr	r3, [r3, #28]
 800120e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001212:	60bb      	str	r3, [r7, #8]
 8001214:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001216:	2301      	movs	r3, #1
 8001218:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800121a:	4b8e      	ldr	r3, [pc, #568]	; (8001454 <HAL_RCC_OscConfig+0x4f8>)
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001222:	2b00      	cmp	r3, #0
 8001224:	d118      	bne.n	8001258 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001226:	4b8b      	ldr	r3, [pc, #556]	; (8001454 <HAL_RCC_OscConfig+0x4f8>)
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	4a8a      	ldr	r2, [pc, #552]	; (8001454 <HAL_RCC_OscConfig+0x4f8>)
 800122c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001230:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001232:	f7ff fc11 	bl	8000a58 <HAL_GetTick>
 8001236:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001238:	e008      	b.n	800124c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800123a:	f7ff fc0d 	bl	8000a58 <HAL_GetTick>
 800123e:	4602      	mov	r2, r0
 8001240:	693b      	ldr	r3, [r7, #16]
 8001242:	1ad3      	subs	r3, r2, r3
 8001244:	2b64      	cmp	r3, #100	; 0x64
 8001246:	d901      	bls.n	800124c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001248:	2303      	movs	r3, #3
 800124a:	e0fd      	b.n	8001448 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800124c:	4b81      	ldr	r3, [pc, #516]	; (8001454 <HAL_RCC_OscConfig+0x4f8>)
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001254:	2b00      	cmp	r3, #0
 8001256:	d0f0      	beq.n	800123a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	68db      	ldr	r3, [r3, #12]
 800125c:	2b01      	cmp	r3, #1
 800125e:	d106      	bne.n	800126e <HAL_RCC_OscConfig+0x312>
 8001260:	4b7b      	ldr	r3, [pc, #492]	; (8001450 <HAL_RCC_OscConfig+0x4f4>)
 8001262:	6a1b      	ldr	r3, [r3, #32]
 8001264:	4a7a      	ldr	r2, [pc, #488]	; (8001450 <HAL_RCC_OscConfig+0x4f4>)
 8001266:	f043 0301 	orr.w	r3, r3, #1
 800126a:	6213      	str	r3, [r2, #32]
 800126c:	e02d      	b.n	80012ca <HAL_RCC_OscConfig+0x36e>
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	68db      	ldr	r3, [r3, #12]
 8001272:	2b00      	cmp	r3, #0
 8001274:	d10c      	bne.n	8001290 <HAL_RCC_OscConfig+0x334>
 8001276:	4b76      	ldr	r3, [pc, #472]	; (8001450 <HAL_RCC_OscConfig+0x4f4>)
 8001278:	6a1b      	ldr	r3, [r3, #32]
 800127a:	4a75      	ldr	r2, [pc, #468]	; (8001450 <HAL_RCC_OscConfig+0x4f4>)
 800127c:	f023 0301 	bic.w	r3, r3, #1
 8001280:	6213      	str	r3, [r2, #32]
 8001282:	4b73      	ldr	r3, [pc, #460]	; (8001450 <HAL_RCC_OscConfig+0x4f4>)
 8001284:	6a1b      	ldr	r3, [r3, #32]
 8001286:	4a72      	ldr	r2, [pc, #456]	; (8001450 <HAL_RCC_OscConfig+0x4f4>)
 8001288:	f023 0304 	bic.w	r3, r3, #4
 800128c:	6213      	str	r3, [r2, #32]
 800128e:	e01c      	b.n	80012ca <HAL_RCC_OscConfig+0x36e>
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	68db      	ldr	r3, [r3, #12]
 8001294:	2b05      	cmp	r3, #5
 8001296:	d10c      	bne.n	80012b2 <HAL_RCC_OscConfig+0x356>
 8001298:	4b6d      	ldr	r3, [pc, #436]	; (8001450 <HAL_RCC_OscConfig+0x4f4>)
 800129a:	6a1b      	ldr	r3, [r3, #32]
 800129c:	4a6c      	ldr	r2, [pc, #432]	; (8001450 <HAL_RCC_OscConfig+0x4f4>)
 800129e:	f043 0304 	orr.w	r3, r3, #4
 80012a2:	6213      	str	r3, [r2, #32]
 80012a4:	4b6a      	ldr	r3, [pc, #424]	; (8001450 <HAL_RCC_OscConfig+0x4f4>)
 80012a6:	6a1b      	ldr	r3, [r3, #32]
 80012a8:	4a69      	ldr	r2, [pc, #420]	; (8001450 <HAL_RCC_OscConfig+0x4f4>)
 80012aa:	f043 0301 	orr.w	r3, r3, #1
 80012ae:	6213      	str	r3, [r2, #32]
 80012b0:	e00b      	b.n	80012ca <HAL_RCC_OscConfig+0x36e>
 80012b2:	4b67      	ldr	r3, [pc, #412]	; (8001450 <HAL_RCC_OscConfig+0x4f4>)
 80012b4:	6a1b      	ldr	r3, [r3, #32]
 80012b6:	4a66      	ldr	r2, [pc, #408]	; (8001450 <HAL_RCC_OscConfig+0x4f4>)
 80012b8:	f023 0301 	bic.w	r3, r3, #1
 80012bc:	6213      	str	r3, [r2, #32]
 80012be:	4b64      	ldr	r3, [pc, #400]	; (8001450 <HAL_RCC_OscConfig+0x4f4>)
 80012c0:	6a1b      	ldr	r3, [r3, #32]
 80012c2:	4a63      	ldr	r2, [pc, #396]	; (8001450 <HAL_RCC_OscConfig+0x4f4>)
 80012c4:	f023 0304 	bic.w	r3, r3, #4
 80012c8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	68db      	ldr	r3, [r3, #12]
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d015      	beq.n	80012fe <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012d2:	f7ff fbc1 	bl	8000a58 <HAL_GetTick>
 80012d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80012d8:	e00a      	b.n	80012f0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80012da:	f7ff fbbd 	bl	8000a58 <HAL_GetTick>
 80012de:	4602      	mov	r2, r0
 80012e0:	693b      	ldr	r3, [r7, #16]
 80012e2:	1ad3      	subs	r3, r2, r3
 80012e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80012e8:	4293      	cmp	r3, r2
 80012ea:	d901      	bls.n	80012f0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80012ec:	2303      	movs	r3, #3
 80012ee:	e0ab      	b.n	8001448 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80012f0:	4b57      	ldr	r3, [pc, #348]	; (8001450 <HAL_RCC_OscConfig+0x4f4>)
 80012f2:	6a1b      	ldr	r3, [r3, #32]
 80012f4:	f003 0302 	and.w	r3, r3, #2
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d0ee      	beq.n	80012da <HAL_RCC_OscConfig+0x37e>
 80012fc:	e014      	b.n	8001328 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012fe:	f7ff fbab 	bl	8000a58 <HAL_GetTick>
 8001302:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001304:	e00a      	b.n	800131c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001306:	f7ff fba7 	bl	8000a58 <HAL_GetTick>
 800130a:	4602      	mov	r2, r0
 800130c:	693b      	ldr	r3, [r7, #16]
 800130e:	1ad3      	subs	r3, r2, r3
 8001310:	f241 3288 	movw	r2, #5000	; 0x1388
 8001314:	4293      	cmp	r3, r2
 8001316:	d901      	bls.n	800131c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001318:	2303      	movs	r3, #3
 800131a:	e095      	b.n	8001448 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800131c:	4b4c      	ldr	r3, [pc, #304]	; (8001450 <HAL_RCC_OscConfig+0x4f4>)
 800131e:	6a1b      	ldr	r3, [r3, #32]
 8001320:	f003 0302 	and.w	r3, r3, #2
 8001324:	2b00      	cmp	r3, #0
 8001326:	d1ee      	bne.n	8001306 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001328:	7dfb      	ldrb	r3, [r7, #23]
 800132a:	2b01      	cmp	r3, #1
 800132c:	d105      	bne.n	800133a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800132e:	4b48      	ldr	r3, [pc, #288]	; (8001450 <HAL_RCC_OscConfig+0x4f4>)
 8001330:	69db      	ldr	r3, [r3, #28]
 8001332:	4a47      	ldr	r2, [pc, #284]	; (8001450 <HAL_RCC_OscConfig+0x4f4>)
 8001334:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001338:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	69db      	ldr	r3, [r3, #28]
 800133e:	2b00      	cmp	r3, #0
 8001340:	f000 8081 	beq.w	8001446 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001344:	4b42      	ldr	r3, [pc, #264]	; (8001450 <HAL_RCC_OscConfig+0x4f4>)
 8001346:	685b      	ldr	r3, [r3, #4]
 8001348:	f003 030c 	and.w	r3, r3, #12
 800134c:	2b08      	cmp	r3, #8
 800134e:	d061      	beq.n	8001414 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	69db      	ldr	r3, [r3, #28]
 8001354:	2b02      	cmp	r3, #2
 8001356:	d146      	bne.n	80013e6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001358:	4b3f      	ldr	r3, [pc, #252]	; (8001458 <HAL_RCC_OscConfig+0x4fc>)
 800135a:	2200      	movs	r2, #0
 800135c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800135e:	f7ff fb7b 	bl	8000a58 <HAL_GetTick>
 8001362:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001364:	e008      	b.n	8001378 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001366:	f7ff fb77 	bl	8000a58 <HAL_GetTick>
 800136a:	4602      	mov	r2, r0
 800136c:	693b      	ldr	r3, [r7, #16]
 800136e:	1ad3      	subs	r3, r2, r3
 8001370:	2b02      	cmp	r3, #2
 8001372:	d901      	bls.n	8001378 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001374:	2303      	movs	r3, #3
 8001376:	e067      	b.n	8001448 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001378:	4b35      	ldr	r3, [pc, #212]	; (8001450 <HAL_RCC_OscConfig+0x4f4>)
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001380:	2b00      	cmp	r3, #0
 8001382:	d1f0      	bne.n	8001366 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	6a1b      	ldr	r3, [r3, #32]
 8001388:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800138c:	d108      	bne.n	80013a0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800138e:	4b30      	ldr	r3, [pc, #192]	; (8001450 <HAL_RCC_OscConfig+0x4f4>)
 8001390:	685b      	ldr	r3, [r3, #4]
 8001392:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	689b      	ldr	r3, [r3, #8]
 800139a:	492d      	ldr	r1, [pc, #180]	; (8001450 <HAL_RCC_OscConfig+0x4f4>)
 800139c:	4313      	orrs	r3, r2
 800139e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80013a0:	4b2b      	ldr	r3, [pc, #172]	; (8001450 <HAL_RCC_OscConfig+0x4f4>)
 80013a2:	685b      	ldr	r3, [r3, #4]
 80013a4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	6a19      	ldr	r1, [r3, #32]
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013b0:	430b      	orrs	r3, r1
 80013b2:	4927      	ldr	r1, [pc, #156]	; (8001450 <HAL_RCC_OscConfig+0x4f4>)
 80013b4:	4313      	orrs	r3, r2
 80013b6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80013b8:	4b27      	ldr	r3, [pc, #156]	; (8001458 <HAL_RCC_OscConfig+0x4fc>)
 80013ba:	2201      	movs	r2, #1
 80013bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013be:	f7ff fb4b 	bl	8000a58 <HAL_GetTick>
 80013c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80013c4:	e008      	b.n	80013d8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80013c6:	f7ff fb47 	bl	8000a58 <HAL_GetTick>
 80013ca:	4602      	mov	r2, r0
 80013cc:	693b      	ldr	r3, [r7, #16]
 80013ce:	1ad3      	subs	r3, r2, r3
 80013d0:	2b02      	cmp	r3, #2
 80013d2:	d901      	bls.n	80013d8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80013d4:	2303      	movs	r3, #3
 80013d6:	e037      	b.n	8001448 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80013d8:	4b1d      	ldr	r3, [pc, #116]	; (8001450 <HAL_RCC_OscConfig+0x4f4>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d0f0      	beq.n	80013c6 <HAL_RCC_OscConfig+0x46a>
 80013e4:	e02f      	b.n	8001446 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80013e6:	4b1c      	ldr	r3, [pc, #112]	; (8001458 <HAL_RCC_OscConfig+0x4fc>)
 80013e8:	2200      	movs	r2, #0
 80013ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013ec:	f7ff fb34 	bl	8000a58 <HAL_GetTick>
 80013f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80013f2:	e008      	b.n	8001406 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80013f4:	f7ff fb30 	bl	8000a58 <HAL_GetTick>
 80013f8:	4602      	mov	r2, r0
 80013fa:	693b      	ldr	r3, [r7, #16]
 80013fc:	1ad3      	subs	r3, r2, r3
 80013fe:	2b02      	cmp	r3, #2
 8001400:	d901      	bls.n	8001406 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001402:	2303      	movs	r3, #3
 8001404:	e020      	b.n	8001448 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001406:	4b12      	ldr	r3, [pc, #72]	; (8001450 <HAL_RCC_OscConfig+0x4f4>)
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800140e:	2b00      	cmp	r3, #0
 8001410:	d1f0      	bne.n	80013f4 <HAL_RCC_OscConfig+0x498>
 8001412:	e018      	b.n	8001446 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	69db      	ldr	r3, [r3, #28]
 8001418:	2b01      	cmp	r3, #1
 800141a:	d101      	bne.n	8001420 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 800141c:	2301      	movs	r3, #1
 800141e:	e013      	b.n	8001448 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001420:	4b0b      	ldr	r3, [pc, #44]	; (8001450 <HAL_RCC_OscConfig+0x4f4>)
 8001422:	685b      	ldr	r3, [r3, #4]
 8001424:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001426:	68fb      	ldr	r3, [r7, #12]
 8001428:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	6a1b      	ldr	r3, [r3, #32]
 8001430:	429a      	cmp	r2, r3
 8001432:	d106      	bne.n	8001442 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001434:	68fb      	ldr	r3, [r7, #12]
 8001436:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800143e:	429a      	cmp	r2, r3
 8001440:	d001      	beq.n	8001446 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001442:	2301      	movs	r3, #1
 8001444:	e000      	b.n	8001448 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001446:	2300      	movs	r3, #0
}
 8001448:	4618      	mov	r0, r3
 800144a:	3718      	adds	r7, #24
 800144c:	46bd      	mov	sp, r7
 800144e:	bd80      	pop	{r7, pc}
 8001450:	40021000 	.word	0x40021000
 8001454:	40007000 	.word	0x40007000
 8001458:	42420060 	.word	0x42420060

0800145c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b084      	sub	sp, #16
 8001460:	af00      	add	r7, sp, #0
 8001462:	6078      	str	r0, [r7, #4]
 8001464:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	2b00      	cmp	r3, #0
 800146a:	d101      	bne.n	8001470 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800146c:	2301      	movs	r3, #1
 800146e:	e0d0      	b.n	8001612 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001470:	4b6a      	ldr	r3, [pc, #424]	; (800161c <HAL_RCC_ClockConfig+0x1c0>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	f003 0307 	and.w	r3, r3, #7
 8001478:	683a      	ldr	r2, [r7, #0]
 800147a:	429a      	cmp	r2, r3
 800147c:	d910      	bls.n	80014a0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800147e:	4b67      	ldr	r3, [pc, #412]	; (800161c <HAL_RCC_ClockConfig+0x1c0>)
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	f023 0207 	bic.w	r2, r3, #7
 8001486:	4965      	ldr	r1, [pc, #404]	; (800161c <HAL_RCC_ClockConfig+0x1c0>)
 8001488:	683b      	ldr	r3, [r7, #0]
 800148a:	4313      	orrs	r3, r2
 800148c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800148e:	4b63      	ldr	r3, [pc, #396]	; (800161c <HAL_RCC_ClockConfig+0x1c0>)
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	f003 0307 	and.w	r3, r3, #7
 8001496:	683a      	ldr	r2, [r7, #0]
 8001498:	429a      	cmp	r2, r3
 800149a:	d001      	beq.n	80014a0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800149c:	2301      	movs	r3, #1
 800149e:	e0b8      	b.n	8001612 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	f003 0302 	and.w	r3, r3, #2
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d020      	beq.n	80014ee <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	f003 0304 	and.w	r3, r3, #4
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d005      	beq.n	80014c4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80014b8:	4b59      	ldr	r3, [pc, #356]	; (8001620 <HAL_RCC_ClockConfig+0x1c4>)
 80014ba:	685b      	ldr	r3, [r3, #4]
 80014bc:	4a58      	ldr	r2, [pc, #352]	; (8001620 <HAL_RCC_ClockConfig+0x1c4>)
 80014be:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80014c2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	f003 0308 	and.w	r3, r3, #8
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d005      	beq.n	80014dc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80014d0:	4b53      	ldr	r3, [pc, #332]	; (8001620 <HAL_RCC_ClockConfig+0x1c4>)
 80014d2:	685b      	ldr	r3, [r3, #4]
 80014d4:	4a52      	ldr	r2, [pc, #328]	; (8001620 <HAL_RCC_ClockConfig+0x1c4>)
 80014d6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80014da:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80014dc:	4b50      	ldr	r3, [pc, #320]	; (8001620 <HAL_RCC_ClockConfig+0x1c4>)
 80014de:	685b      	ldr	r3, [r3, #4]
 80014e0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	689b      	ldr	r3, [r3, #8]
 80014e8:	494d      	ldr	r1, [pc, #308]	; (8001620 <HAL_RCC_ClockConfig+0x1c4>)
 80014ea:	4313      	orrs	r3, r2
 80014ec:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	f003 0301 	and.w	r3, r3, #1
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d040      	beq.n	800157c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	685b      	ldr	r3, [r3, #4]
 80014fe:	2b01      	cmp	r3, #1
 8001500:	d107      	bne.n	8001512 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001502:	4b47      	ldr	r3, [pc, #284]	; (8001620 <HAL_RCC_ClockConfig+0x1c4>)
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800150a:	2b00      	cmp	r3, #0
 800150c:	d115      	bne.n	800153a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800150e:	2301      	movs	r3, #1
 8001510:	e07f      	b.n	8001612 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	685b      	ldr	r3, [r3, #4]
 8001516:	2b02      	cmp	r3, #2
 8001518:	d107      	bne.n	800152a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800151a:	4b41      	ldr	r3, [pc, #260]	; (8001620 <HAL_RCC_ClockConfig+0x1c4>)
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001522:	2b00      	cmp	r3, #0
 8001524:	d109      	bne.n	800153a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001526:	2301      	movs	r3, #1
 8001528:	e073      	b.n	8001612 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800152a:	4b3d      	ldr	r3, [pc, #244]	; (8001620 <HAL_RCC_ClockConfig+0x1c4>)
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	f003 0302 	and.w	r3, r3, #2
 8001532:	2b00      	cmp	r3, #0
 8001534:	d101      	bne.n	800153a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001536:	2301      	movs	r3, #1
 8001538:	e06b      	b.n	8001612 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800153a:	4b39      	ldr	r3, [pc, #228]	; (8001620 <HAL_RCC_ClockConfig+0x1c4>)
 800153c:	685b      	ldr	r3, [r3, #4]
 800153e:	f023 0203 	bic.w	r2, r3, #3
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	685b      	ldr	r3, [r3, #4]
 8001546:	4936      	ldr	r1, [pc, #216]	; (8001620 <HAL_RCC_ClockConfig+0x1c4>)
 8001548:	4313      	orrs	r3, r2
 800154a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800154c:	f7ff fa84 	bl	8000a58 <HAL_GetTick>
 8001550:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001552:	e00a      	b.n	800156a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001554:	f7ff fa80 	bl	8000a58 <HAL_GetTick>
 8001558:	4602      	mov	r2, r0
 800155a:	68fb      	ldr	r3, [r7, #12]
 800155c:	1ad3      	subs	r3, r2, r3
 800155e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001562:	4293      	cmp	r3, r2
 8001564:	d901      	bls.n	800156a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001566:	2303      	movs	r3, #3
 8001568:	e053      	b.n	8001612 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800156a:	4b2d      	ldr	r3, [pc, #180]	; (8001620 <HAL_RCC_ClockConfig+0x1c4>)
 800156c:	685b      	ldr	r3, [r3, #4]
 800156e:	f003 020c 	and.w	r2, r3, #12
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	685b      	ldr	r3, [r3, #4]
 8001576:	009b      	lsls	r3, r3, #2
 8001578:	429a      	cmp	r2, r3
 800157a:	d1eb      	bne.n	8001554 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800157c:	4b27      	ldr	r3, [pc, #156]	; (800161c <HAL_RCC_ClockConfig+0x1c0>)
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	f003 0307 	and.w	r3, r3, #7
 8001584:	683a      	ldr	r2, [r7, #0]
 8001586:	429a      	cmp	r2, r3
 8001588:	d210      	bcs.n	80015ac <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800158a:	4b24      	ldr	r3, [pc, #144]	; (800161c <HAL_RCC_ClockConfig+0x1c0>)
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	f023 0207 	bic.w	r2, r3, #7
 8001592:	4922      	ldr	r1, [pc, #136]	; (800161c <HAL_RCC_ClockConfig+0x1c0>)
 8001594:	683b      	ldr	r3, [r7, #0]
 8001596:	4313      	orrs	r3, r2
 8001598:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800159a:	4b20      	ldr	r3, [pc, #128]	; (800161c <HAL_RCC_ClockConfig+0x1c0>)
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	f003 0307 	and.w	r3, r3, #7
 80015a2:	683a      	ldr	r2, [r7, #0]
 80015a4:	429a      	cmp	r2, r3
 80015a6:	d001      	beq.n	80015ac <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80015a8:	2301      	movs	r3, #1
 80015aa:	e032      	b.n	8001612 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	f003 0304 	and.w	r3, r3, #4
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d008      	beq.n	80015ca <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80015b8:	4b19      	ldr	r3, [pc, #100]	; (8001620 <HAL_RCC_ClockConfig+0x1c4>)
 80015ba:	685b      	ldr	r3, [r3, #4]
 80015bc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	68db      	ldr	r3, [r3, #12]
 80015c4:	4916      	ldr	r1, [pc, #88]	; (8001620 <HAL_RCC_ClockConfig+0x1c4>)
 80015c6:	4313      	orrs	r3, r2
 80015c8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	f003 0308 	and.w	r3, r3, #8
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d009      	beq.n	80015ea <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80015d6:	4b12      	ldr	r3, [pc, #72]	; (8001620 <HAL_RCC_ClockConfig+0x1c4>)
 80015d8:	685b      	ldr	r3, [r3, #4]
 80015da:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	691b      	ldr	r3, [r3, #16]
 80015e2:	00db      	lsls	r3, r3, #3
 80015e4:	490e      	ldr	r1, [pc, #56]	; (8001620 <HAL_RCC_ClockConfig+0x1c4>)
 80015e6:	4313      	orrs	r3, r2
 80015e8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80015ea:	f000 f821 	bl	8001630 <HAL_RCC_GetSysClockFreq>
 80015ee:	4601      	mov	r1, r0
 80015f0:	4b0b      	ldr	r3, [pc, #44]	; (8001620 <HAL_RCC_ClockConfig+0x1c4>)
 80015f2:	685b      	ldr	r3, [r3, #4]
 80015f4:	091b      	lsrs	r3, r3, #4
 80015f6:	f003 030f 	and.w	r3, r3, #15
 80015fa:	4a0a      	ldr	r2, [pc, #40]	; (8001624 <HAL_RCC_ClockConfig+0x1c8>)
 80015fc:	5cd3      	ldrb	r3, [r2, r3]
 80015fe:	fa21 f303 	lsr.w	r3, r1, r3
 8001602:	4a09      	ldr	r2, [pc, #36]	; (8001628 <HAL_RCC_ClockConfig+0x1cc>)
 8001604:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001606:	4b09      	ldr	r3, [pc, #36]	; (800162c <HAL_RCC_ClockConfig+0x1d0>)
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	4618      	mov	r0, r3
 800160c:	f7ff f9e2 	bl	80009d4 <HAL_InitTick>

  return HAL_OK;
 8001610:	2300      	movs	r3, #0
}
 8001612:	4618      	mov	r0, r3
 8001614:	3710      	adds	r7, #16
 8001616:	46bd      	mov	sp, r7
 8001618:	bd80      	pop	{r7, pc}
 800161a:	bf00      	nop
 800161c:	40022000 	.word	0x40022000
 8001620:	40021000 	.word	0x40021000
 8001624:	08001df4 	.word	0x08001df4
 8001628:	20000000 	.word	0x20000000
 800162c:	20000004 	.word	0x20000004

08001630 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001630:	b490      	push	{r4, r7}
 8001632:	b08a      	sub	sp, #40	; 0x28
 8001634:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001636:	4b2a      	ldr	r3, [pc, #168]	; (80016e0 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001638:	1d3c      	adds	r4, r7, #4
 800163a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800163c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001640:	4b28      	ldr	r3, [pc, #160]	; (80016e4 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001642:	881b      	ldrh	r3, [r3, #0]
 8001644:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001646:	2300      	movs	r3, #0
 8001648:	61fb      	str	r3, [r7, #28]
 800164a:	2300      	movs	r3, #0
 800164c:	61bb      	str	r3, [r7, #24]
 800164e:	2300      	movs	r3, #0
 8001650:	627b      	str	r3, [r7, #36]	; 0x24
 8001652:	2300      	movs	r3, #0
 8001654:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001656:	2300      	movs	r3, #0
 8001658:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800165a:	4b23      	ldr	r3, [pc, #140]	; (80016e8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800165c:	685b      	ldr	r3, [r3, #4]
 800165e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001660:	69fb      	ldr	r3, [r7, #28]
 8001662:	f003 030c 	and.w	r3, r3, #12
 8001666:	2b04      	cmp	r3, #4
 8001668:	d002      	beq.n	8001670 <HAL_RCC_GetSysClockFreq+0x40>
 800166a:	2b08      	cmp	r3, #8
 800166c:	d003      	beq.n	8001676 <HAL_RCC_GetSysClockFreq+0x46>
 800166e:	e02d      	b.n	80016cc <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001670:	4b1e      	ldr	r3, [pc, #120]	; (80016ec <HAL_RCC_GetSysClockFreq+0xbc>)
 8001672:	623b      	str	r3, [r7, #32]
      break;
 8001674:	e02d      	b.n	80016d2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001676:	69fb      	ldr	r3, [r7, #28]
 8001678:	0c9b      	lsrs	r3, r3, #18
 800167a:	f003 030f 	and.w	r3, r3, #15
 800167e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001682:	4413      	add	r3, r2
 8001684:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001688:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800168a:	69fb      	ldr	r3, [r7, #28]
 800168c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001690:	2b00      	cmp	r3, #0
 8001692:	d013      	beq.n	80016bc <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001694:	4b14      	ldr	r3, [pc, #80]	; (80016e8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001696:	685b      	ldr	r3, [r3, #4]
 8001698:	0c5b      	lsrs	r3, r3, #17
 800169a:	f003 0301 	and.w	r3, r3, #1
 800169e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80016a2:	4413      	add	r3, r2
 80016a4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80016a8:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80016aa:	697b      	ldr	r3, [r7, #20]
 80016ac:	4a0f      	ldr	r2, [pc, #60]	; (80016ec <HAL_RCC_GetSysClockFreq+0xbc>)
 80016ae:	fb02 f203 	mul.w	r2, r2, r3
 80016b2:	69bb      	ldr	r3, [r7, #24]
 80016b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80016b8:	627b      	str	r3, [r7, #36]	; 0x24
 80016ba:	e004      	b.n	80016c6 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80016bc:	697b      	ldr	r3, [r7, #20]
 80016be:	4a0c      	ldr	r2, [pc, #48]	; (80016f0 <HAL_RCC_GetSysClockFreq+0xc0>)
 80016c0:	fb02 f303 	mul.w	r3, r2, r3
 80016c4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80016c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016c8:	623b      	str	r3, [r7, #32]
      break;
 80016ca:	e002      	b.n	80016d2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80016cc:	4b07      	ldr	r3, [pc, #28]	; (80016ec <HAL_RCC_GetSysClockFreq+0xbc>)
 80016ce:	623b      	str	r3, [r7, #32]
      break;
 80016d0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80016d2:	6a3b      	ldr	r3, [r7, #32]
}
 80016d4:	4618      	mov	r0, r3
 80016d6:	3728      	adds	r7, #40	; 0x28
 80016d8:	46bd      	mov	sp, r7
 80016da:	bc90      	pop	{r4, r7}
 80016dc:	4770      	bx	lr
 80016de:	bf00      	nop
 80016e0:	08001de0 	.word	0x08001de0
 80016e4:	08001df0 	.word	0x08001df0
 80016e8:	40021000 	.word	0x40021000
 80016ec:	007a1200 	.word	0x007a1200
 80016f0:	003d0900 	.word	0x003d0900

080016f4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80016f4:	b480      	push	{r7}
 80016f6:	b085      	sub	sp, #20
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80016fc:	4b0a      	ldr	r3, [pc, #40]	; (8001728 <RCC_Delay+0x34>)
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	4a0a      	ldr	r2, [pc, #40]	; (800172c <RCC_Delay+0x38>)
 8001702:	fba2 2303 	umull	r2, r3, r2, r3
 8001706:	0a5b      	lsrs	r3, r3, #9
 8001708:	687a      	ldr	r2, [r7, #4]
 800170a:	fb02 f303 	mul.w	r3, r2, r3
 800170e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001710:	bf00      	nop
  }
  while (Delay --);
 8001712:	68fb      	ldr	r3, [r7, #12]
 8001714:	1e5a      	subs	r2, r3, #1
 8001716:	60fa      	str	r2, [r7, #12]
 8001718:	2b00      	cmp	r3, #0
 800171a:	d1f9      	bne.n	8001710 <RCC_Delay+0x1c>
}
 800171c:	bf00      	nop
 800171e:	3714      	adds	r7, #20
 8001720:	46bd      	mov	sp, r7
 8001722:	bc80      	pop	{r7}
 8001724:	4770      	bx	lr
 8001726:	bf00      	nop
 8001728:	20000000 	.word	0x20000000
 800172c:	10624dd3 	.word	0x10624dd3

08001730 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_OUTPUT
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8001730:	b490      	push	{r4, r7}
 8001732:	b088      	sub	sp, #32
 8001734:	af00      	add	r7, sp, #0
 8001736:	60f8      	str	r0, [r7, #12]
 8001738:	60b9      	str	r1, [r7, #8]
 800173a:	607a      	str	r2, [r7, #4]
  register uint32_t *pReg = (uint32_t *)((uint32_t)(&GPIOx->CRL) + (Pin >> 24));
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	461a      	mov	r2, r3
 8001740:	68bb      	ldr	r3, [r7, #8]
 8001742:	0e1b      	lsrs	r3, r3, #24
 8001744:	4413      	add	r3, r2
 8001746:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, ((GPIO_CRL_CNF0 | GPIO_CRL_MODE0) << (POSITION_VAL(Pin) * 4U)), (Mode << (POSITION_VAL(Pin) * 4U)));
 8001748:	6822      	ldr	r2, [r4, #0]
 800174a:	68bb      	ldr	r3, [r7, #8]
 800174c:	617b      	str	r3, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800174e:	697b      	ldr	r3, [r7, #20]
 8001750:	fa93 f3a3 	rbit	r3, r3
 8001754:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001756:	693b      	ldr	r3, [r7, #16]
 8001758:	fab3 f383 	clz	r3, r3
 800175c:	b2db      	uxtb	r3, r3
 800175e:	009b      	lsls	r3, r3, #2
 8001760:	210f      	movs	r1, #15
 8001762:	fa01 f303 	lsl.w	r3, r1, r3
 8001766:	43db      	mvns	r3, r3
 8001768:	401a      	ands	r2, r3
 800176a:	68bb      	ldr	r3, [r7, #8]
 800176c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800176e:	69fb      	ldr	r3, [r7, #28]
 8001770:	fa93 f3a3 	rbit	r3, r3
 8001774:	61bb      	str	r3, [r7, #24]
  return result;
 8001776:	69bb      	ldr	r3, [r7, #24]
 8001778:	fab3 f383 	clz	r3, r3
 800177c:	b2db      	uxtb	r3, r3
 800177e:	009b      	lsls	r3, r3, #2
 8001780:	6879      	ldr	r1, [r7, #4]
 8001782:	fa01 f303 	lsl.w	r3, r1, r3
 8001786:	4313      	orrs	r3, r2
 8001788:	6023      	str	r3, [r4, #0]
}
 800178a:	bf00      	nop
 800178c:	3720      	adds	r7, #32
 800178e:	46bd      	mov	sp, r7
 8001790:	bc90      	pop	{r4, r7}
 8001792:	4770      	bx	lr

08001794 <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_MEDIUM
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 8001794:	b490      	push	{r4, r7}
 8001796:	b088      	sub	sp, #32
 8001798:	af00      	add	r7, sp, #0
 800179a:	60f8      	str	r0, [r7, #12]
 800179c:	60b9      	str	r1, [r7, #8]
 800179e:	607a      	str	r2, [r7, #4]
  register uint32_t *pReg = (uint32_t *)((uint32_t)(&GPIOx->CRL) + (Pin >> 24));
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	461a      	mov	r2, r3
 80017a4:	68bb      	ldr	r3, [r7, #8]
 80017a6:	0e1b      	lsrs	r3, r3, #24
 80017a8:	4413      	add	r3, r2
 80017aa:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, (GPIO_CRL_MODE0 << (POSITION_VAL(Pin) * 4U)),
 80017ac:	6822      	ldr	r2, [r4, #0]
 80017ae:	68bb      	ldr	r3, [r7, #8]
 80017b0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017b2:	697b      	ldr	r3, [r7, #20]
 80017b4:	fa93 f3a3 	rbit	r3, r3
 80017b8:	613b      	str	r3, [r7, #16]
  return result;
 80017ba:	693b      	ldr	r3, [r7, #16]
 80017bc:	fab3 f383 	clz	r3, r3
 80017c0:	b2db      	uxtb	r3, r3
 80017c2:	009b      	lsls	r3, r3, #2
 80017c4:	2103      	movs	r1, #3
 80017c6:	fa01 f303 	lsl.w	r3, r1, r3
 80017ca:	43db      	mvns	r3, r3
 80017cc:	401a      	ands	r2, r3
 80017ce:	68bb      	ldr	r3, [r7, #8]
 80017d0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017d2:	69fb      	ldr	r3, [r7, #28]
 80017d4:	fa93 f3a3 	rbit	r3, r3
 80017d8:	61bb      	str	r3, [r7, #24]
  return result;
 80017da:	69bb      	ldr	r3, [r7, #24]
 80017dc:	fab3 f383 	clz	r3, r3
 80017e0:	b2db      	uxtb	r3, r3
 80017e2:	009b      	lsls	r3, r3, #2
 80017e4:	6879      	ldr	r1, [r7, #4]
 80017e6:	fa01 f303 	lsl.w	r3, r1, r3
 80017ea:	4313      	orrs	r3, r2
 80017ec:	6023      	str	r3, [r4, #0]
             (Speed << (POSITION_VAL(Pin) * 4U)));
}
 80017ee:	bf00      	nop
 80017f0:	3720      	adds	r7, #32
 80017f2:	46bd      	mov	sp, r7
 80017f4:	bc90      	pop	{r4, r7}
 80017f6:	4770      	bx	lr

080017f8 <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t OutputType)
{
 80017f8:	b490      	push	{r4, r7}
 80017fa:	b088      	sub	sp, #32
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	60f8      	str	r0, [r7, #12]
 8001800:	60b9      	str	r1, [r7, #8]
 8001802:	607a      	str	r2, [r7, #4]
  register uint32_t *pReg = (uint32_t *)((uint32_t)(&GPIOx->CRL) + (Pin >> 24));
 8001804:	68fb      	ldr	r3, [r7, #12]
 8001806:	461a      	mov	r2, r3
 8001808:	68bb      	ldr	r3, [r7, #8]
 800180a:	0e1b      	lsrs	r3, r3, #24
 800180c:	4413      	add	r3, r2
 800180e:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, (GPIO_CRL_CNF0_0 << (POSITION_VAL(Pin) * 4U)),
 8001810:	6822      	ldr	r2, [r4, #0]
 8001812:	68bb      	ldr	r3, [r7, #8]
 8001814:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001816:	697b      	ldr	r3, [r7, #20]
 8001818:	fa93 f3a3 	rbit	r3, r3
 800181c:	613b      	str	r3, [r7, #16]
  return result;
 800181e:	693b      	ldr	r3, [r7, #16]
 8001820:	fab3 f383 	clz	r3, r3
 8001824:	b2db      	uxtb	r3, r3
 8001826:	009b      	lsls	r3, r3, #2
 8001828:	2104      	movs	r1, #4
 800182a:	fa01 f303 	lsl.w	r3, r1, r3
 800182e:	43db      	mvns	r3, r3
 8001830:	401a      	ands	r2, r3
 8001832:	68bb      	ldr	r3, [r7, #8]
 8001834:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001836:	69fb      	ldr	r3, [r7, #28]
 8001838:	fa93 f3a3 	rbit	r3, r3
 800183c:	61bb      	str	r3, [r7, #24]
  return result;
 800183e:	69bb      	ldr	r3, [r7, #24]
 8001840:	fab3 f383 	clz	r3, r3
 8001844:	b2db      	uxtb	r3, r3
 8001846:	009b      	lsls	r3, r3, #2
 8001848:	6879      	ldr	r1, [r7, #4]
 800184a:	fa01 f303 	lsl.w	r3, r1, r3
 800184e:	4313      	orrs	r3, r2
 8001850:	6023      	str	r3, [r4, #0]
             (OutputType << (POSITION_VAL(Pin) * 4U)));
}
 8001852:	bf00      	nop
 8001854:	3720      	adds	r7, #32
 8001856:	46bd      	mov	sp, r7
 8001858:	bc90      	pop	{r4, r7}
 800185a:	4770      	bx	lr

0800185c <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_DOWN
  *         @arg @ref LL_GPIO_PULL_UP
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 800185c:	b480      	push	{r7}
 800185e:	b087      	sub	sp, #28
 8001860:	af00      	add	r7, sp, #0
 8001862:	60f8      	str	r0, [r7, #12]
 8001864:	60b9      	str	r1, [r7, #8]
 8001866:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->ODR, (Pin >> GPIO_PIN_MASK_POS), Pull << (POSITION_VAL(Pin >> GPIO_PIN_MASK_POS)));
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	68da      	ldr	r2, [r3, #12]
 800186c:	68bb      	ldr	r3, [r7, #8]
 800186e:	0a1b      	lsrs	r3, r3, #8
 8001870:	43db      	mvns	r3, r3
 8001872:	401a      	ands	r2, r3
 8001874:	68bb      	ldr	r3, [r7, #8]
 8001876:	0a1b      	lsrs	r3, r3, #8
 8001878:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800187a:	697b      	ldr	r3, [r7, #20]
 800187c:	fa93 f3a3 	rbit	r3, r3
 8001880:	613b      	str	r3, [r7, #16]
  return result;
 8001882:	693b      	ldr	r3, [r7, #16]
 8001884:	fab3 f383 	clz	r3, r3
 8001888:	b2db      	uxtb	r3, r3
 800188a:	4619      	mov	r1, r3
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	408b      	lsls	r3, r1
 8001890:	431a      	orrs	r2, r3
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	60da      	str	r2, [r3, #12]
}
 8001896:	bf00      	nop
 8001898:	371c      	adds	r7, #28
 800189a:	46bd      	mov	sp, r7
 800189c:	bc80      	pop	{r7}
 800189e:	4770      	bx	lr

080018a0 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b088      	sub	sp, #32
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	6078      	str	r0, [r7, #4]
 80018a8:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_PIN(GPIO_InitStruct->Pin));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */

  pinmask = ((GPIO_InitStruct->Pin) << GPIO_PIN_MASK_POS) >> GPIO_PIN_NB;
 80018aa:	683b      	ldr	r3, [r7, #0]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	021b      	lsls	r3, r3, #8
 80018b0:	0c1b      	lsrs	r3, r3, #16
 80018b2:	617b      	str	r3, [r7, #20]
 80018b4:	697b      	ldr	r3, [r7, #20]
 80018b6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018b8:	693b      	ldr	r3, [r7, #16]
 80018ba:	fa93 f3a3 	rbit	r3, r3
 80018be:	60fb      	str	r3, [r7, #12]
  return result;
 80018c0:	68fb      	ldr	r3, [r7, #12]
  pinpos = POSITION_VAL(pinmask);
 80018c2:	fab3 f383 	clz	r3, r3
 80018c6:	b2db      	uxtb	r3, r3
 80018c8:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while ((pinmask  >> pinpos) != 0u)
 80018ca:	e040      	b.n	800194e <LL_GPIO_Init+0xae>
  {
    /* skip if bit is not set */
    if ((pinmask & (1u << pinpos)) != 0u)
 80018cc:	2201      	movs	r2, #1
 80018ce:	69fb      	ldr	r3, [r7, #28]
 80018d0:	409a      	lsls	r2, r3
 80018d2:	697b      	ldr	r3, [r7, #20]
 80018d4:	4013      	ands	r3, r2
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d036      	beq.n	8001948 <LL_GPIO_Init+0xa8>
    {
      /* Get current io position */
      if (pinpos < GPIO_PIN_MASK_POS)
 80018da:	69fb      	ldr	r3, [r7, #28]
 80018dc:	2b07      	cmp	r3, #7
 80018de:	d806      	bhi.n	80018ee <LL_GPIO_Init+0x4e>
      {
        currentpin = (0x00000101uL << pinpos);
 80018e0:	f240 1201 	movw	r2, #257	; 0x101
 80018e4:	69fb      	ldr	r3, [r7, #28]
 80018e6:	fa02 f303 	lsl.w	r3, r2, r3
 80018ea:	61bb      	str	r3, [r7, #24]
 80018ec:	e008      	b.n	8001900 <LL_GPIO_Init+0x60>
      }
      else
      {
        currentpin = ((0x00010001u << (pinpos - GPIO_PIN_MASK_POS)) | 0x04000000u);
 80018ee:	69fb      	ldr	r3, [r7, #28]
 80018f0:	3b08      	subs	r3, #8
 80018f2:	f04f 1201 	mov.w	r2, #65537	; 0x10001
 80018f6:	fa02 f303 	lsl.w	r3, r2, r3
 80018fa:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80018fe:	61bb      	str	r3, [r7, #24]
      /* Check Pin Mode and Pin Pull parameters */
      assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
      assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8001900:	683b      	ldr	r3, [r7, #0]
 8001902:	685b      	ldr	r3, [r3, #4]
 8001904:	461a      	mov	r2, r3
 8001906:	69b9      	ldr	r1, [r7, #24]
 8001908:	6878      	ldr	r0, [r7, #4]
 800190a:	f7ff ff11 	bl	8001730 <LL_GPIO_SetPinMode>

      /* Pull-up Pull-down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800190e:	683b      	ldr	r3, [r7, #0]
 8001910:	691b      	ldr	r3, [r3, #16]
 8001912:	461a      	mov	r2, r3
 8001914:	69b9      	ldr	r1, [r7, #24]
 8001916:	6878      	ldr	r0, [r7, #4]
 8001918:	f7ff ffa0 	bl	800185c <LL_GPIO_SetPinPull>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800191c:	683b      	ldr	r3, [r7, #0]
 800191e:	685b      	ldr	r3, [r3, #4]
 8001920:	2b01      	cmp	r3, #1
 8001922:	d003      	beq.n	800192c <LL_GPIO_Init+0x8c>
 8001924:	683b      	ldr	r3, [r7, #0]
 8001926:	685b      	ldr	r3, [r3, #4]
 8001928:	2b09      	cmp	r3, #9
 800192a:	d10d      	bne.n	8001948 <LL_GPIO_Init+0xa8>
        /* Check speed and Output mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800192c:	683b      	ldr	r3, [r7, #0]
 800192e:	689b      	ldr	r3, [r3, #8]
 8001930:	461a      	mov	r2, r3
 8001932:	69b9      	ldr	r1, [r7, #24]
 8001934:	6878      	ldr	r0, [r7, #4]
 8001936:	f7ff ff2d 	bl	8001794 <LL_GPIO_SetPinSpeed>

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 800193a:	683b      	ldr	r3, [r7, #0]
 800193c:	68db      	ldr	r3, [r3, #12]
 800193e:	461a      	mov	r2, r3
 8001940:	69b9      	ldr	r1, [r7, #24]
 8001942:	6878      	ldr	r0, [r7, #4]
 8001944:	f7ff ff58 	bl	80017f8 <LL_GPIO_SetPinOutputType>
      }
    }
    pinpos++;
 8001948:	69fb      	ldr	r3, [r7, #28]
 800194a:	3301      	adds	r3, #1
 800194c:	61fb      	str	r3, [r7, #28]
  while ((pinmask  >> pinpos) != 0u)
 800194e:	697a      	ldr	r2, [r7, #20]
 8001950:	69fb      	ldr	r3, [r7, #28]
 8001952:	fa22 f303 	lsr.w	r3, r2, r3
 8001956:	2b00      	cmp	r3, #0
 8001958:	d1b8      	bne.n	80018cc <LL_GPIO_Init+0x2c>
  }
  return (SUCCESS);
 800195a:	2300      	movs	r3, #0
}
 800195c:	4618      	mov	r0, r3
 800195e:	3720      	adds	r7, #32
 8001960:	46bd      	mov	sp, r7
 8001962:	bd80      	pop	{r7, pc}

08001964 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8001964:	b480      	push	{r7}
 8001966:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001968:	4b03      	ldr	r3, [pc, #12]	; (8001978 <LL_RCC_GetSysClkSource+0x14>)
 800196a:	685b      	ldr	r3, [r3, #4]
 800196c:	f003 030c 	and.w	r3, r3, #12
}
 8001970:	4618      	mov	r0, r3
 8001972:	46bd      	mov	sp, r7
 8001974:	bc80      	pop	{r7}
 8001976:	4770      	bx	lr
 8001978:	40021000 	.word	0x40021000

0800197c <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 800197c:	b480      	push	{r7}
 800197e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8001980:	4b03      	ldr	r3, [pc, #12]	; (8001990 <LL_RCC_GetAHBPrescaler+0x14>)
 8001982:	685b      	ldr	r3, [r3, #4]
 8001984:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8001988:	4618      	mov	r0, r3
 800198a:	46bd      	mov	sp, r7
 800198c:	bc80      	pop	{r7}
 800198e:	4770      	bx	lr
 8001990:	40021000 	.word	0x40021000

08001994 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8001994:	b480      	push	{r7}
 8001996:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8001998:	4b03      	ldr	r3, [pc, #12]	; (80019a8 <LL_RCC_GetAPB1Prescaler+0x14>)
 800199a:	685b      	ldr	r3, [r3, #4]
 800199c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 80019a0:	4618      	mov	r0, r3
 80019a2:	46bd      	mov	sp, r7
 80019a4:	bc80      	pop	{r7}
 80019a6:	4770      	bx	lr
 80019a8:	40021000 	.word	0x40021000

080019ac <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 80019ac:	b480      	push	{r7}
 80019ae:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 80019b0:	4b03      	ldr	r3, [pc, #12]	; (80019c0 <LL_RCC_GetAPB2Prescaler+0x14>)
 80019b2:	685b      	ldr	r3, [r3, #4]
 80019b4:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 80019b8:	4618      	mov	r0, r3
 80019ba:	46bd      	mov	sp, r7
 80019bc:	bc80      	pop	{r7}
 80019be:	4770      	bx	lr
 80019c0:	40021000 	.word	0x40021000

080019c4 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_PLL2 (*)
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 80019c4:	b480      	push	{r7}
 80019c6:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  register uint32_t pllsrc = READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC);
  register uint32_t predivsrc = (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC) << 4U);
  return (uint32_t)(pllsrc | predivsrc);
#else
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC));
 80019c8:	4b03      	ldr	r3, [pc, #12]	; (80019d8 <LL_RCC_PLL_GetMainSource+0x14>)
 80019ca:	685b      	ldr	r3, [r3, #4]
 80019cc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
#endif /*RCC_CFGR2_PREDIV1SRC*/
}
 80019d0:	4618      	mov	r0, r3
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bc80      	pop	{r7}
 80019d6:	4770      	bx	lr
 80019d8:	40021000 	.word	0x40021000

080019dc <LL_RCC_PLL_GetMultiplicator>:
  *         @arg @ref LL_RCC_PLL_MUL_16 (*)
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMultiplicator(void)
{
 80019dc:	b480      	push	{r7}
 80019de:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLMULL));
 80019e0:	4b03      	ldr	r3, [pc, #12]	; (80019f0 <LL_RCC_PLL_GetMultiplicator+0x14>)
 80019e2:	685b      	ldr	r3, [r3, #4]
 80019e4:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
}
 80019e8:	4618      	mov	r0, r3
 80019ea:	46bd      	mov	sp, r7
 80019ec:	bc80      	pop	{r7}
 80019ee:	4770      	bx	lr
 80019f0:	40021000 	.word	0x40021000

080019f4 <LL_RCC_PLL_GetPrediv>:
  *         @arg @ref LL_RCC_PREDIV_DIV_16 (*)
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetPrediv(void)
{
 80019f4:	b480      	push	{r7}
 80019f6:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1)
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1));
#else
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos);
 80019f8:	4b04      	ldr	r3, [pc, #16]	; (8001a0c <LL_RCC_PLL_GetPrediv+0x18>)
 80019fa:	685b      	ldr	r3, [r3, #4]
 80019fc:	0c5b      	lsrs	r3, r3, #17
 80019fe:	f003 0301 	and.w	r3, r3, #1
#endif /*RCC_CFGR2_PREDIV1*/
}
 8001a02:	4618      	mov	r0, r3
 8001a04:	46bd      	mov	sp, r7
 8001a06:	bc80      	pop	{r7}
 8001a08:	4770      	bx	lr
 8001a0a:	bf00      	nop
 8001a0c:	40021000 	.word	0x40021000

08001a10 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b082      	sub	sp, #8
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8001a18:	f000 f820 	bl	8001a5c <RCC_GetSystemClockFreq>
 8001a1c:	4602      	mov	r2, r0
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	4618      	mov	r0, r3
 8001a28:	f000 f83a 	bl	8001aa0 <RCC_GetHCLKClockFreq>
 8001a2c:	4602      	mov	r2, r0
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	685b      	ldr	r3, [r3, #4]
 8001a36:	4618      	mov	r0, r3
 8001a38:	f000 f848 	bl	8001acc <RCC_GetPCLK1ClockFreq>
 8001a3c:	4602      	mov	r2, r0
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	685b      	ldr	r3, [r3, #4]
 8001a46:	4618      	mov	r0, r3
 8001a48:	f000 f854 	bl	8001af4 <RCC_GetPCLK2ClockFreq>
 8001a4c:	4602      	mov	r2, r0
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	60da      	str	r2, [r3, #12]
}
 8001a52:	bf00      	nop
 8001a54:	3708      	adds	r7, #8
 8001a56:	46bd      	mov	sp, r7
 8001a58:	bd80      	pop	{r7, pc}
	...

08001a5c <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b082      	sub	sp, #8
 8001a60:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 8001a62:	2300      	movs	r3, #0
 8001a64:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8001a66:	f7ff ff7d 	bl	8001964 <LL_RCC_GetSysClkSource>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	2b04      	cmp	r3, #4
 8001a6e:	d006      	beq.n	8001a7e <RCC_GetSystemClockFreq+0x22>
 8001a70:	2b08      	cmp	r3, #8
 8001a72:	d007      	beq.n	8001a84 <RCC_GetSystemClockFreq+0x28>
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d109      	bne.n	8001a8c <RCC_GetSystemClockFreq+0x30>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8001a78:	4b08      	ldr	r3, [pc, #32]	; (8001a9c <RCC_GetSystemClockFreq+0x40>)
 8001a7a:	607b      	str	r3, [r7, #4]
      break;
 8001a7c:	e009      	b.n	8001a92 <RCC_GetSystemClockFreq+0x36>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8001a7e:	4b07      	ldr	r3, [pc, #28]	; (8001a9c <RCC_GetSystemClockFreq+0x40>)
 8001a80:	607b      	str	r3, [r7, #4]
      break;
 8001a82:	e006      	b.n	8001a92 <RCC_GetSystemClockFreq+0x36>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 8001a84:	f000 f84a 	bl	8001b1c <RCC_PLL_GetFreqDomain_SYS>
 8001a88:	6078      	str	r0, [r7, #4]
      break;
 8001a8a:	e002      	b.n	8001a92 <RCC_GetSystemClockFreq+0x36>

    default:
      frequency = HSI_VALUE;
 8001a8c:	4b03      	ldr	r3, [pc, #12]	; (8001a9c <RCC_GetSystemClockFreq+0x40>)
 8001a8e:	607b      	str	r3, [r7, #4]
      break;
 8001a90:	bf00      	nop
  }

  return frequency;
 8001a92:	687b      	ldr	r3, [r7, #4]
}
 8001a94:	4618      	mov	r0, r3
 8001a96:	3708      	adds	r7, #8
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	bd80      	pop	{r7, pc}
 8001a9c:	007a1200 	.word	0x007a1200

08001aa0 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b082      	sub	sp, #8
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8001aa8:	f7ff ff68 	bl	800197c <LL_RCC_GetAHBPrescaler>
 8001aac:	4603      	mov	r3, r0
 8001aae:	091b      	lsrs	r3, r3, #4
 8001ab0:	f003 030f 	and.w	r3, r3, #15
 8001ab4:	4a04      	ldr	r2, [pc, #16]	; (8001ac8 <RCC_GetHCLKClockFreq+0x28>)
 8001ab6:	5cd3      	ldrb	r3, [r2, r3]
 8001ab8:	461a      	mov	r2, r3
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	40d3      	lsrs	r3, r2
}
 8001abe:	4618      	mov	r0, r3
 8001ac0:	3708      	adds	r7, #8
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	bd80      	pop	{r7, pc}
 8001ac6:	bf00      	nop
 8001ac8:	08001df4 	.word	0x08001df4

08001acc <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b082      	sub	sp, #8
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8001ad4:	f7ff ff5e 	bl	8001994 <LL_RCC_GetAPB1Prescaler>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	0a1b      	lsrs	r3, r3, #8
 8001adc:	4a04      	ldr	r2, [pc, #16]	; (8001af0 <RCC_GetPCLK1ClockFreq+0x24>)
 8001ade:	5cd3      	ldrb	r3, [r2, r3]
 8001ae0:	461a      	mov	r2, r3
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	40d3      	lsrs	r3, r2
}
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	3708      	adds	r7, #8
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bd80      	pop	{r7, pc}
 8001aee:	bf00      	nop
 8001af0:	08001e04 	.word	0x08001e04

08001af4 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b082      	sub	sp, #8
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8001afc:	f7ff ff56 	bl	80019ac <LL_RCC_GetAPB2Prescaler>
 8001b00:	4603      	mov	r3, r0
 8001b02:	0adb      	lsrs	r3, r3, #11
 8001b04:	4a04      	ldr	r2, [pc, #16]	; (8001b18 <RCC_GetPCLK2ClockFreq+0x24>)
 8001b06:	5cd3      	ldrb	r3, [r2, r3]
 8001b08:	461a      	mov	r2, r3
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	40d3      	lsrs	r3, r2
}
 8001b0e:	4618      	mov	r0, r3
 8001b10:	3708      	adds	r7, #8
 8001b12:	46bd      	mov	sp, r7
 8001b14:	bd80      	pop	{r7, pc}
 8001b16:	bf00      	nop
 8001b18:	08001e04 	.word	0x08001e04

08001b1c <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b082      	sub	sp, #8
 8001b20:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq = 0U, pllsource = 0U;
 8001b22:	2300      	movs	r3, #0
 8001b24:	607b      	str	r3, [r7, #4]
 8001b26:	2300      	movs	r3, #0
 8001b28:	603b      	str	r3, [r7, #0]

  /* PLL_VCO = (HSE_VALUE, HSI_VALUE or PLL2 / PLL Predivider) * PLL Multiplicator */

  /* Get PLL source */
  pllsource = LL_RCC_PLL_GetMainSource();
 8001b2a:	f7ff ff4b 	bl	80019c4 <LL_RCC_PLL_GetMainSource>
 8001b2e:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 8001b30:	683b      	ldr	r3, [r7, #0]
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d003      	beq.n	8001b3e <RCC_PLL_GetFreqDomain_SYS+0x22>
 8001b36:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b3a:	d003      	beq.n	8001b44 <RCC_PLL_GetFreqDomain_SYS+0x28>
 8001b3c:	e00b      	b.n	8001b56 <RCC_PLL_GetFreqDomain_SYS+0x3a>
  {
    case LL_RCC_PLLSOURCE_HSI_DIV_2: /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE / 2U;
 8001b3e:	4b0d      	ldr	r3, [pc, #52]	; (8001b74 <RCC_PLL_GetFreqDomain_SYS+0x58>)
 8001b40:	607b      	str	r3, [r7, #4]
      break;
 8001b42:	e00b      	b.n	8001b5c <RCC_PLL_GetFreqDomain_SYS+0x40>

    case LL_RCC_PLLSOURCE_HSE:       /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE / (LL_RCC_PLL_GetPrediv() + 1U);
 8001b44:	f7ff ff56 	bl	80019f4 <LL_RCC_PLL_GetPrediv>
 8001b48:	4603      	mov	r3, r0
 8001b4a:	3301      	adds	r3, #1
 8001b4c:	4a0a      	ldr	r2, [pc, #40]	; (8001b78 <RCC_PLL_GetFreqDomain_SYS+0x5c>)
 8001b4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b52:	607b      	str	r3, [r7, #4]
      break;
 8001b54:	e002      	b.n	8001b5c <RCC_PLL_GetFreqDomain_SYS+0x40>
      pllinputfreq = RCC_PLL2_GetFreqClockFreq() / (LL_RCC_PLL_GetPrediv() + 1U);
      break;
#endif /* RCC_PLL2_SUPPORT */

    default:
      pllinputfreq = HSI_VALUE / 2U;
 8001b56:	4b07      	ldr	r3, [pc, #28]	; (8001b74 <RCC_PLL_GetFreqDomain_SYS+0x58>)
 8001b58:	607b      	str	r3, [r7, #4]
      break;
 8001b5a:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetMultiplicator());
 8001b5c:	f7ff ff3e 	bl	80019dc <LL_RCC_PLL_GetMultiplicator>
 8001b60:	4603      	mov	r3, r0
 8001b62:	0c9b      	lsrs	r3, r3, #18
 8001b64:	3302      	adds	r3, #2
 8001b66:	687a      	ldr	r2, [r7, #4]
 8001b68:	fb02 f303 	mul.w	r3, r2, r3
}
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	3708      	adds	r7, #8
 8001b70:	46bd      	mov	sp, r7
 8001b72:	bd80      	pop	{r7, pc}
 8001b74:	003d0900 	.word	0x003d0900
 8001b78:	007a1200 	.word	0x007a1200

08001b7c <LL_USART_IsEnabled>:
{
 8001b7c:	b480      	push	{r7}
 8001b7e:	b083      	sub	sp, #12
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	68db      	ldr	r3, [r3, #12]
 8001b88:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001b8c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001b90:	bf0c      	ite	eq
 8001b92:	2301      	moveq	r3, #1
 8001b94:	2300      	movne	r3, #0
 8001b96:	b2db      	uxtb	r3, r3
}
 8001b98:	4618      	mov	r0, r3
 8001b9a:	370c      	adds	r7, #12
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	bc80      	pop	{r7}
 8001ba0:	4770      	bx	lr

08001ba2 <LL_USART_SetStopBitsLength>:
{
 8001ba2:	b480      	push	{r7}
 8001ba4:	b083      	sub	sp, #12
 8001ba6:	af00      	add	r7, sp, #0
 8001ba8:	6078      	str	r0, [r7, #4]
 8001baa:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	691b      	ldr	r3, [r3, #16]
 8001bb0:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8001bb4:	683b      	ldr	r3, [r7, #0]
 8001bb6:	431a      	orrs	r2, r3
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	611a      	str	r2, [r3, #16]
}
 8001bbc:	bf00      	nop
 8001bbe:	370c      	adds	r7, #12
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	bc80      	pop	{r7}
 8001bc4:	4770      	bx	lr

08001bc6 <LL_USART_SetHWFlowCtrl>:
{
 8001bc6:	b480      	push	{r7}
 8001bc8:	b083      	sub	sp, #12
 8001bca:	af00      	add	r7, sp, #0
 8001bcc:	6078      	str	r0, [r7, #4]
 8001bce:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	695b      	ldr	r3, [r3, #20]
 8001bd4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001bd8:	683b      	ldr	r3, [r7, #0]
 8001bda:	431a      	orrs	r2, r3
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	615a      	str	r2, [r3, #20]
}
 8001be0:	bf00      	nop
 8001be2:	370c      	adds	r7, #12
 8001be4:	46bd      	mov	sp, r7
 8001be6:	bc80      	pop	{r7}
 8001be8:	4770      	bx	lr
	...

08001bec <LL_USART_SetBaudRate>:
{
 8001bec:	b480      	push	{r7}
 8001bee:	b085      	sub	sp, #20
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	60f8      	str	r0, [r7, #12]
 8001bf4:	60b9      	str	r1, [r7, #8]
 8001bf6:	607a      	str	r2, [r7, #4]
  USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8001bf8:	68ba      	ldr	r2, [r7, #8]
 8001bfa:	4613      	mov	r3, r2
 8001bfc:	009b      	lsls	r3, r3, #2
 8001bfe:	4413      	add	r3, r2
 8001c00:	009a      	lsls	r2, r3, #2
 8001c02:	441a      	add	r2, r3
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	009b      	lsls	r3, r3, #2
 8001c08:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c0c:	4a25      	ldr	r2, [pc, #148]	; (8001ca4 <LL_USART_SetBaudRate+0xb8>)
 8001c0e:	fba2 2303 	umull	r2, r3, r2, r3
 8001c12:	095b      	lsrs	r3, r3, #5
 8001c14:	b29b      	uxth	r3, r3
 8001c16:	011b      	lsls	r3, r3, #4
 8001c18:	b299      	uxth	r1, r3
 8001c1a:	68ba      	ldr	r2, [r7, #8]
 8001c1c:	4613      	mov	r3, r2
 8001c1e:	009b      	lsls	r3, r3, #2
 8001c20:	4413      	add	r3, r2
 8001c22:	009a      	lsls	r2, r3, #2
 8001c24:	441a      	add	r2, r3
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	009b      	lsls	r3, r3, #2
 8001c2a:	fbb2 f2f3 	udiv	r2, r2, r3
 8001c2e:	4b1d      	ldr	r3, [pc, #116]	; (8001ca4 <LL_USART_SetBaudRate+0xb8>)
 8001c30:	fba3 0302 	umull	r0, r3, r3, r2
 8001c34:	095b      	lsrs	r3, r3, #5
 8001c36:	2064      	movs	r0, #100	; 0x64
 8001c38:	fb00 f303 	mul.w	r3, r0, r3
 8001c3c:	1ad3      	subs	r3, r2, r3
 8001c3e:	011b      	lsls	r3, r3, #4
 8001c40:	3332      	adds	r3, #50	; 0x32
 8001c42:	4a18      	ldr	r2, [pc, #96]	; (8001ca4 <LL_USART_SetBaudRate+0xb8>)
 8001c44:	fba2 2303 	umull	r2, r3, r2, r3
 8001c48:	095b      	lsrs	r3, r3, #5
 8001c4a:	b29b      	uxth	r3, r3
 8001c4c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001c50:	b29b      	uxth	r3, r3
 8001c52:	440b      	add	r3, r1
 8001c54:	b299      	uxth	r1, r3
 8001c56:	68ba      	ldr	r2, [r7, #8]
 8001c58:	4613      	mov	r3, r2
 8001c5a:	009b      	lsls	r3, r3, #2
 8001c5c:	4413      	add	r3, r2
 8001c5e:	009a      	lsls	r2, r3, #2
 8001c60:	441a      	add	r2, r3
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	009b      	lsls	r3, r3, #2
 8001c66:	fbb2 f2f3 	udiv	r2, r2, r3
 8001c6a:	4b0e      	ldr	r3, [pc, #56]	; (8001ca4 <LL_USART_SetBaudRate+0xb8>)
 8001c6c:	fba3 0302 	umull	r0, r3, r3, r2
 8001c70:	095b      	lsrs	r3, r3, #5
 8001c72:	2064      	movs	r0, #100	; 0x64
 8001c74:	fb00 f303 	mul.w	r3, r0, r3
 8001c78:	1ad3      	subs	r3, r2, r3
 8001c7a:	011b      	lsls	r3, r3, #4
 8001c7c:	3332      	adds	r3, #50	; 0x32
 8001c7e:	4a09      	ldr	r2, [pc, #36]	; (8001ca4 <LL_USART_SetBaudRate+0xb8>)
 8001c80:	fba2 2303 	umull	r2, r3, r2, r3
 8001c84:	095b      	lsrs	r3, r3, #5
 8001c86:	b29b      	uxth	r3, r3
 8001c88:	f003 030f 	and.w	r3, r3, #15
 8001c8c:	b29b      	uxth	r3, r3
 8001c8e:	440b      	add	r3, r1
 8001c90:	b29b      	uxth	r3, r3
 8001c92:	461a      	mov	r2, r3
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	609a      	str	r2, [r3, #8]
}
 8001c98:	bf00      	nop
 8001c9a:	3714      	adds	r7, #20
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	bc80      	pop	{r7}
 8001ca0:	4770      	bx	lr
 8001ca2:	bf00      	nop
 8001ca4:	51eb851f 	.word	0x51eb851f

08001ca8 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b088      	sub	sp, #32
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
 8001cb0:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8001cb2:	2301      	movs	r3, #1
 8001cb4:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));
#endif /* USART_OverSampling_Feature */

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8001cba:	6878      	ldr	r0, [r7, #4]
 8001cbc:	f7ff ff5e 	bl	8001b7c <LL_USART_IsEnabled>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d145      	bne.n	8001d52 <LL_USART_Init+0xaa>
               (USART_CR1_M | USART_CR1_PCE | USART_CR1_PS |
                USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
               (USART_InitStruct->DataWidth | USART_InitStruct->Parity |
                USART_InitStruct->TransferDirection | USART_InitStruct->OverSampling));
#else
    MODIFY_REG(USARTx->CR1,
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	68db      	ldr	r3, [r3, #12]
 8001cca:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8001cce:	f023 030c 	bic.w	r3, r3, #12
 8001cd2:	683a      	ldr	r2, [r7, #0]
 8001cd4:	6851      	ldr	r1, [r2, #4]
 8001cd6:	683a      	ldr	r2, [r7, #0]
 8001cd8:	68d2      	ldr	r2, [r2, #12]
 8001cda:	4311      	orrs	r1, r2
 8001cdc:	683a      	ldr	r2, [r7, #0]
 8001cde:	6912      	ldr	r2, [r2, #16]
 8001ce0:	430a      	orrs	r2, r1
 8001ce2:	431a      	orrs	r2, r3
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8001ce8:	683b      	ldr	r3, [r7, #0]
 8001cea:	689b      	ldr	r3, [r3, #8]
 8001cec:	4619      	mov	r1, r3
 8001cee:	6878      	ldr	r0, [r7, #4]
 8001cf0:	f7ff ff57 	bl	8001ba2 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8001cf4:	683b      	ldr	r3, [r7, #0]
 8001cf6:	695b      	ldr	r3, [r3, #20]
 8001cf8:	4619      	mov	r1, r3
 8001cfa:	6878      	ldr	r0, [r7, #4]
 8001cfc:	f7ff ff63 	bl	8001bc6 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 8001d00:	f107 0308 	add.w	r3, r7, #8
 8001d04:	4618      	mov	r0, r3
 8001d06:	f7ff fe83 	bl	8001a10 <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	4a13      	ldr	r2, [pc, #76]	; (8001d5c <LL_USART_Init+0xb4>)
 8001d0e:	4293      	cmp	r3, r2
 8001d10:	d102      	bne.n	8001d18 <LL_USART_Init+0x70>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8001d12:	697b      	ldr	r3, [r7, #20]
 8001d14:	61bb      	str	r3, [r7, #24]
 8001d16:	e00c      	b.n	8001d32 <LL_USART_Init+0x8a>
    }
    else if (USARTx == USART2)
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	4a11      	ldr	r2, [pc, #68]	; (8001d60 <LL_USART_Init+0xb8>)
 8001d1c:	4293      	cmp	r3, r2
 8001d1e:	d102      	bne.n	8001d26 <LL_USART_Init+0x7e>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8001d20:	693b      	ldr	r3, [r7, #16]
 8001d22:	61bb      	str	r3, [r7, #24]
 8001d24:	e005      	b.n	8001d32 <LL_USART_Init+0x8a>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	4a0e      	ldr	r2, [pc, #56]	; (8001d64 <LL_USART_Init+0xbc>)
 8001d2a:	4293      	cmp	r3, r2
 8001d2c:	d101      	bne.n	8001d32 <LL_USART_Init+0x8a>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8001d2e:	693b      	ldr	r3, [r7, #16]
 8001d30:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8001d32:	69bb      	ldr	r3, [r7, #24]
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d00c      	beq.n	8001d52 <LL_USART_Init+0xaa>
        && (USART_InitStruct->BaudRate != 0U))
 8001d38:	683b      	ldr	r3, [r7, #0]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d008      	beq.n	8001d52 <LL_USART_Init+0xaa>
    {
      status = SUCCESS;
 8001d40:	2300      	movs	r3, #0
 8001d42:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
                           periphclk,
                           USART_InitStruct->OverSampling,
                           USART_InitStruct->BaudRate);
#else
      LL_USART_SetBaudRate(USARTx,
 8001d44:	683b      	ldr	r3, [r7, #0]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	461a      	mov	r2, r3
 8001d4a:	69b9      	ldr	r1, [r7, #24]
 8001d4c:	6878      	ldr	r0, [r7, #4]
 8001d4e:	f7ff ff4d 	bl	8001bec <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MAX(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8001d52:	7ffb      	ldrb	r3, [r7, #31]
}
 8001d54:	4618      	mov	r0, r3
 8001d56:	3720      	adds	r7, #32
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	bd80      	pop	{r7, pc}
 8001d5c:	40013800 	.word	0x40013800
 8001d60:	40004400 	.word	0x40004400
 8001d64:	40004800 	.word	0x40004800

08001d68 <__libc_init_array>:
 8001d68:	b570      	push	{r4, r5, r6, lr}
 8001d6a:	2500      	movs	r5, #0
 8001d6c:	4e0c      	ldr	r6, [pc, #48]	; (8001da0 <__libc_init_array+0x38>)
 8001d6e:	4c0d      	ldr	r4, [pc, #52]	; (8001da4 <__libc_init_array+0x3c>)
 8001d70:	1ba4      	subs	r4, r4, r6
 8001d72:	10a4      	asrs	r4, r4, #2
 8001d74:	42a5      	cmp	r5, r4
 8001d76:	d109      	bne.n	8001d8c <__libc_init_array+0x24>
 8001d78:	f000 f822 	bl	8001dc0 <_init>
 8001d7c:	2500      	movs	r5, #0
 8001d7e:	4e0a      	ldr	r6, [pc, #40]	; (8001da8 <__libc_init_array+0x40>)
 8001d80:	4c0a      	ldr	r4, [pc, #40]	; (8001dac <__libc_init_array+0x44>)
 8001d82:	1ba4      	subs	r4, r4, r6
 8001d84:	10a4      	asrs	r4, r4, #2
 8001d86:	42a5      	cmp	r5, r4
 8001d88:	d105      	bne.n	8001d96 <__libc_init_array+0x2e>
 8001d8a:	bd70      	pop	{r4, r5, r6, pc}
 8001d8c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001d90:	4798      	blx	r3
 8001d92:	3501      	adds	r5, #1
 8001d94:	e7ee      	b.n	8001d74 <__libc_init_array+0xc>
 8001d96:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001d9a:	4798      	blx	r3
 8001d9c:	3501      	adds	r5, #1
 8001d9e:	e7f2      	b.n	8001d86 <__libc_init_array+0x1e>
 8001da0:	08001e0c 	.word	0x08001e0c
 8001da4:	08001e0c 	.word	0x08001e0c
 8001da8:	08001e0c 	.word	0x08001e0c
 8001dac:	08001e10 	.word	0x08001e10

08001db0 <memset>:
 8001db0:	4603      	mov	r3, r0
 8001db2:	4402      	add	r2, r0
 8001db4:	4293      	cmp	r3, r2
 8001db6:	d100      	bne.n	8001dba <memset+0xa>
 8001db8:	4770      	bx	lr
 8001dba:	f803 1b01 	strb.w	r1, [r3], #1
 8001dbe:	e7f9      	b.n	8001db4 <memset+0x4>

08001dc0 <_init>:
 8001dc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001dc2:	bf00      	nop
 8001dc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001dc6:	bc08      	pop	{r3}
 8001dc8:	469e      	mov	lr, r3
 8001dca:	4770      	bx	lr

08001dcc <_fini>:
 8001dcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001dce:	bf00      	nop
 8001dd0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001dd2:	bc08      	pop	{r3}
 8001dd4:	469e      	mov	lr, r3
 8001dd6:	4770      	bx	lr
