// Seed: 1204610025
module module_0 (
    input tri0 id_0,
    output uwire id_1,
    input supply1 id_2,
    input wor id_3,
    input tri1 id_4,
    input tri0 id_5,
    input wire id_6
);
  logic id_8;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd24
) (
    output supply0 id_0,
    input wand _id_1,
    output wire id_2,
    output supply0 id_3,
    output uwire id_4,
    output wire id_5,
    output tri0 id_6,
    output uwire id_7,
    input tri id_8,
    output supply1 id_9,
    input tri0 id_10,
    input tri1 id_11,
    output wand id_12,
    input uwire id_13,
    input wand id_14,
    input uwire id_15,
    output wor id_16,
    input uwire id_17,
    input supply1 id_18,
    output wand id_19
);
  assign id_7 = -1;
  assign id_0 = -1'b0;
  module_0 modCall_1 (
      id_18,
      id_19,
      id_13,
      id_18,
      id_10,
      id_8,
      id_18
  );
  assign modCall_1.type_9 = 0;
  logic [id_1 : 1 'h0] id_21;
  assign id_7 = -1'b0;
endmodule
