

================================================================
== Vivado HLS Report for 'conv2D'
================================================================
* Date:           Wed Dec 18 11:28:10 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        final
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.693|        2.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   54|   54|   54|   54|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   52|   52|        13|          5|          1|     9|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 5, D = 13, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	15  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	2  / true
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%kernel_addr = getelementptr [9 x i32]* %kernel, i64 0, i64 0" [conv2D.c:15]   --->   Operation 16 'getelementptr' 'kernel_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%kernel_addr_1 = getelementptr [9 x i32]* %kernel, i64 0, i64 1" [conv2D.c:15]   --->   Operation 17 'getelementptr' 'kernel_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%kernel_addr_2 = getelementptr [9 x i32]* %kernel, i64 0, i64 2" [conv2D.c:15]   --->   Operation 18 'getelementptr' 'kernel_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%kernel_addr_3 = getelementptr [9 x i32]* %kernel, i64 0, i64 3" [conv2D.c:15]   --->   Operation 19 'getelementptr' 'kernel_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%kernel_addr_4 = getelementptr [9 x i32]* %kernel, i64 0, i64 4" [conv2D.c:15]   --->   Operation 20 'getelementptr' 'kernel_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%kernel_addr_5 = getelementptr [9 x i32]* %kernel, i64 0, i64 5" [conv2D.c:15]   --->   Operation 21 'getelementptr' 'kernel_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%kernel_addr_6 = getelementptr [9 x i32]* %kernel, i64 0, i64 6" [conv2D.c:15]   --->   Operation 22 'getelementptr' 'kernel_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%kernel_addr_7 = getelementptr [9 x i32]* %kernel, i64 0, i64 7" [conv2D.c:15]   --->   Operation 23 'getelementptr' 'kernel_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%kernel_addr_8 = getelementptr [9 x i32]* %kernel, i64 0, i64 8" [conv2D.c:15]   --->   Operation 24 'getelementptr' 'kernel_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([25 x i32]* %input_r) nounwind, !map !11"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9 x i32]* %kernel) nounwind, !map !17"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9 x i32]* %output_r) nounwind, !map !23"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @conv2D_str) nounwind"   --->   Operation 28 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.76ns)   --->   "br label %.preheader5" [conv2D.c:10]   --->   Operation 29 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 4.20>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4 [ 0, %0 ], [ %indvar_flatten_next, %.loopexit.loopexit ]"   --->   Operation 30 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%i = phi i2 [ 0, %0 ], [ %tmp_mid2, %.loopexit.loopexit ]" [conv2D.c:18]   --->   Operation 31 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%j = phi i2 [ 0, %0 ], [ %j_1, %.loopexit.loopexit ]"   --->   Operation 32 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.56ns)   --->   "%i_1 = add i2 %i, 1" [conv2D.c:15]   --->   Operation 33 'add' 'i_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind"   --->   Operation 34 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.30ns)   --->   "%exitcond_flatten = icmp eq i4 %indvar_flatten, -7"   --->   Operation 35 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind"   --->   Operation 36 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.73ns)   --->   "%indvar_flatten_next = add i4 %indvar_flatten, 1"   --->   Operation 37 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %1, label %.loopexit.loopexit"   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.95ns)   --->   "%exitcond = icmp eq i2 %j, -1" [conv2D.c:11]   --->   Operation 39 'icmp' 'exitcond' <Predicate = (!exitcond_flatten)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.99ns)   --->   "%j_mid2 = select i1 %exitcond, i2 0, i2 %j" [conv2D.c:11]   --->   Operation 40 'select' 'j_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.99ns)   --->   "%tmp_mid2 = select i1 %exitcond, i2 %i_1, i2 %i" [conv2D.c:18]   --->   Operation 41 'select' 'tmp_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node tmp_5_1_mid2)   --->   "%i_1_mid1 = xor i2 %i, -2" [conv2D.c:15]   --->   Operation 42 'xor' 'i_1_mid1' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp_5_1_mid2 = select i1 %exitcond, i2 %i_1_mid1, i2 %i_1" [conv2D.c:15]   --->   Operation 43 'select' 'tmp_5_1_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_5_2_mid2_v_v = zext i2 %tmp_mid2 to i3" [conv2D.c:15]   --->   Operation 44 'zext' 'tmp_5_2_mid2_v_v' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.65ns)   --->   "%tmp_5_2_mid2_v = add i3 %tmp_5_2_mid2_v_v, 2" [conv2D.c:15]   --->   Operation 45 'add' 'tmp_5_2_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [2/2] (2.32ns)   --->   "%kernel_load_6 = load i32* %kernel_addr_6, align 4" [conv2D.c:15]   --->   Operation 46 'load' 'kernel_load_6' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 47 [2/2] (2.32ns)   --->   "%kernel_load_7 = load i32* %kernel_addr_7, align 4" [conv2D.c:15]   --->   Operation 47 'load' 'kernel_load_7' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 3 <SV = 2> <Delay = 5.92>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_5_2_mid2_cast = zext i3 %tmp_5_2_mid2_v to i6" [conv2D.c:15]   --->   Operation 48 'zext' 'tmp_5_2_mid2_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_8 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %tmp_5_2_mid2_v, i2 0)" [conv2D.c:15]   --->   Operation 49 'bitconcatenate' 'tmp_8' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i5 %tmp_8 to i6" [conv2D.c:15]   --->   Operation 50 'zext' 'p_shl_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (1.78ns)   --->   "%tmp_s = add i6 %p_shl_cast, %tmp_5_2_mid2_cast" [conv2D.c:15]   --->   Operation 51 'add' 'tmp_s' <Predicate = (!exitcond_flatten)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_9_cast = zext i2 %j_mid2 to i6" [conv2D.c:15]   --->   Operation 52 'zext' 'tmp_9_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (1.82ns)   --->   "%tmp_9 = add i6 %tmp_9_cast, %tmp_s" [conv2D.c:15]   --->   Operation 53 'add' 'tmp_9' <Predicate = (!exitcond_flatten)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_13_cast = zext i6 %tmp_9 to i64" [conv2D.c:15]   --->   Operation 54 'zext' 'tmp_13_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%input_addr_6 = getelementptr [25 x i32]* %input_r, i64 0, i64 %tmp_13_cast" [conv2D.c:15]   --->   Operation 55 'getelementptr' 'input_addr_6' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 56 [2/2] (2.32ns)   --->   "%kernel_load = load i32* %kernel_addr, align 4" [conv2D.c:15]   --->   Operation 56 'load' 'kernel_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 57 [1/1] (1.56ns)   --->   "%j_1 = add i2 %j_mid2, 1" [conv2D.c:15]   --->   Operation 57 'add' 'j_1' <Predicate = (!exitcond_flatten)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_9_0_1_cast = zext i2 %j_1 to i6" [conv2D.c:15]   --->   Operation 58 'zext' 'tmp_9_0_1_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (1.82ns)   --->   "%tmp_13 = add i6 %tmp_9_0_1_cast, %tmp_s" [conv2D.c:15]   --->   Operation 59 'add' 'tmp_13' <Predicate = (!exitcond_flatten)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_17_cast = zext i6 %tmp_13 to i64" [conv2D.c:15]   --->   Operation 60 'zext' 'tmp_17_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%input_addr_7 = getelementptr [25 x i32]* %input_r, i64 0, i64 %tmp_17_cast" [conv2D.c:15]   --->   Operation 61 'getelementptr' 'input_addr_7' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 62 [2/2] (2.32ns)   --->   "%input_load_6 = load i32* %input_addr_6, align 4" [conv2D.c:15]   --->   Operation 62 'load' 'input_load_6' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 63 [1/2] (2.32ns)   --->   "%kernel_load_6 = load i32* %kernel_addr_6, align 4" [conv2D.c:15]   --->   Operation 63 'load' 'kernel_load_6' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 64 [2/2] (2.32ns)   --->   "%input_load_7 = load i32* %input_addr_7, align 4" [conv2D.c:15]   --->   Operation 64 'load' 'input_load_7' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 65 [1/2] (2.32ns)   --->   "%kernel_load_7 = load i32* %kernel_addr_7, align 4" [conv2D.c:15]   --->   Operation 65 'load' 'kernel_load_7' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 66 [2/2] (2.32ns)   --->   "%kernel_load_8 = load i32* %kernel_addr_8, align 4" [conv2D.c:15]   --->   Operation 66 'load' 'kernel_load_8' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 4 <SV = 3> <Delay = 5.83>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_mid2_cast1 = zext i2 %tmp_mid2 to i6" [conv2D.c:18]   --->   Operation 67 'zext' 'tmp_mid2_cast1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_mid2_cast = zext i2 %tmp_mid2 to i5" [conv2D.c:18]   --->   Operation 68 'zext' 'tmp_mid2_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%tmp = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_mid2, i2 0)" [conv2D.c:18]   --->   Operation 69 'bitconcatenate' 'tmp' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%p_shl3_cast1 = zext i4 %tmp to i6" [conv2D.c:15]   --->   Operation 70 'zext' 'p_shl3_cast1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%p_shl3_cast = zext i4 %tmp to i5" [conv2D.c:15]   --->   Operation 71 'zext' 'p_shl3_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (1.73ns)   --->   "%tmp_3 = add i6 %p_shl3_cast1, %tmp_mid2_cast1" [conv2D.c:15]   --->   Operation 72 'add' 'tmp_3' <Predicate = (!exitcond_flatten)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_5 = sub i5 %p_shl3_cast, %tmp_mid2_cast" [conv2D.c:18]   --->   Operation 73 'sub' 'tmp_5' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%j_cast = zext i2 %j_mid2 to i3" [conv2D.c:11]   --->   Operation 74 'zext' 'j_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_9_cast8 = zext i2 %j_mid2 to i5" [conv2D.c:15]   --->   Operation 75 'zext' 'tmp_9_cast8' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (1.78ns)   --->   "%tmp_4 = add i6 %tmp_9_cast, %tmp_3" [conv2D.c:15]   --->   Operation 76 'add' 'tmp_4' <Predicate = (!exitcond_flatten)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_11_cast = zext i6 %tmp_4 to i64" [conv2D.c:15]   --->   Operation 77 'zext' 'tmp_11_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [25 x i32]* %input_r, i64 0, i64 %tmp_11_cast" [conv2D.c:15]   --->   Operation 78 'getelementptr' 'input_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%tmp_10 = add i5 %tmp_9_cast8, %tmp_5" [conv2D.c:18]   --->   Operation 79 'add' 'tmp_10' <Predicate = (!exitcond_flatten)> <Delay = 3.40> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 80 [2/2] (2.32ns)   --->   "%input_load = load i32* %input_addr, align 4" [conv2D.c:15]   --->   Operation 80 'load' 'input_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 81 [1/2] (2.32ns)   --->   "%kernel_load = load i32* %kernel_addr, align 4" [conv2D.c:15]   --->   Operation 81 'load' 'kernel_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 82 [2/2] (2.32ns)   --->   "%kernel_load_1 = load i32* %kernel_addr_1, align 4" [conv2D.c:15]   --->   Operation 82 'load' 'kernel_load_1' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 83 [1/1] (1.65ns)   --->   "%tmp_8_0_2 = add i3 %j_cast, 2" [conv2D.c:15]   --->   Operation 83 'add' 'tmp_8_0_2' <Predicate = (!exitcond_flatten)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_9_0_2_cast = zext i3 %tmp_8_0_2 to i6" [conv2D.c:15]   --->   Operation 84 'zext' 'tmp_9_0_2_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (1.82ns)   --->   "%tmp_16 = add i6 %tmp_9_0_2_cast, %tmp_s" [conv2D.c:15]   --->   Operation 85 'add' 'tmp_16' <Predicate = (!exitcond_flatten)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_20_cast = zext i6 %tmp_16 to i64" [conv2D.c:15]   --->   Operation 86 'zext' 'tmp_20_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%input_addr_8 = getelementptr [25 x i32]* %input_r, i64 0, i64 %tmp_20_cast" [conv2D.c:15]   --->   Operation 87 'getelementptr' 'input_addr_8' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 88 [2/2] (2.32ns)   --->   "%kernel_load_2 = load i32* %kernel_addr_2, align 4" [conv2D.c:15]   --->   Operation 88 'load' 'kernel_load_2' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 89 [1/2] (2.32ns)   --->   "%input_load_6 = load i32* %input_addr_6, align 4" [conv2D.c:15]   --->   Operation 89 'load' 'input_load_6' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 90 [1/2] (2.32ns)   --->   "%input_load_7 = load i32* %input_addr_7, align 4" [conv2D.c:15]   --->   Operation 90 'load' 'input_load_7' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 91 [2/2] (2.32ns)   --->   "%input_load_8 = load i32* %input_addr_8, align 4" [conv2D.c:15]   --->   Operation 91 'load' 'input_load_8' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 92 [1/2] (2.32ns)   --->   "%kernel_load_8 = load i32* %kernel_addr_8, align 4" [conv2D.c:15]   --->   Operation 92 'load' 'kernel_load_8' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 5 <SV = 4> <Delay = 5.74>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_5_1_mid2_cast9 = zext i2 %tmp_5_1_mid2 to i6" [conv2D.c:15]   --->   Operation 93 'zext' 'tmp_5_1_mid2_cast9' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_2 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_5_1_mid2, i2 0)" [conv2D.c:15]   --->   Operation 94 'bitconcatenate' 'tmp_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i4 %tmp_2 to i6" [conv2D.c:15]   --->   Operation 95 'zext' 'p_shl1_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (1.73ns)   --->   "%tmp_7 = add i6 %p_shl1_cast, %tmp_5_1_mid2_cast9" [conv2D.c:15]   --->   Operation 96 'add' 'tmp_7' <Predicate = (!exitcond_flatten)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (1.78ns)   --->   "%tmp_6 = add i6 %tmp_9_cast, %tmp_7" [conv2D.c:15]   --->   Operation 97 'add' 'tmp_6' <Predicate = (!exitcond_flatten)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/2] (2.32ns)   --->   "%input_load = load i32* %input_addr, align 4" [conv2D.c:15]   --->   Operation 98 'load' 'input_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 99 [1/1] (1.78ns)   --->   "%tmp_11 = add i6 %tmp_9_0_1_cast, %tmp_3" [conv2D.c:15]   --->   Operation 99 'add' 'tmp_11' <Predicate = (!exitcond_flatten)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_15_cast = zext i6 %tmp_11 to i64" [conv2D.c:15]   --->   Operation 100 'zext' 'tmp_15_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%input_addr_1 = getelementptr [25 x i32]* %input_r, i64 0, i64 %tmp_15_cast" [conv2D.c:15]   --->   Operation 101 'getelementptr' 'input_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (1.78ns)   --->   "%tmp_12 = add i6 %tmp_9_0_1_cast, %tmp_7" [conv2D.c:15]   --->   Operation 102 'add' 'tmp_12' <Predicate = (!exitcond_flatten)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [2/2] (2.32ns)   --->   "%input_load_1 = load i32* %input_addr_1, align 4" [conv2D.c:15]   --->   Operation 103 'load' 'input_load_1' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 104 [1/2] (2.32ns)   --->   "%kernel_load_1 = load i32* %kernel_addr_1, align 4" [conv2D.c:15]   --->   Operation 104 'load' 'kernel_load_1' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 105 [1/1] (1.78ns)   --->   "%tmp_14 = add i6 %tmp_9_0_2_cast, %tmp_3" [conv2D.c:15]   --->   Operation 105 'add' 'tmp_14' <Predicate = (!exitcond_flatten)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_18_cast = zext i6 %tmp_14 to i64" [conv2D.c:15]   --->   Operation 106 'zext' 'tmp_18_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%input_addr_2 = getelementptr [25 x i32]* %input_r, i64 0, i64 %tmp_18_cast" [conv2D.c:15]   --->   Operation 107 'getelementptr' 'input_addr_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (1.78ns)   --->   "%tmp_15 = add i6 %tmp_9_0_2_cast, %tmp_7" [conv2D.c:15]   --->   Operation 108 'add' 'tmp_15' <Predicate = (!exitcond_flatten)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [2/2] (2.32ns)   --->   "%input_load_2 = load i32* %input_addr_2, align 4" [conv2D.c:15]   --->   Operation 109 'load' 'input_load_2' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 110 [1/2] (2.32ns)   --->   "%kernel_load_2 = load i32* %kernel_addr_2, align 4" [conv2D.c:15]   --->   Operation 110 'load' 'kernel_load_2' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 111 [2/2] (2.32ns)   --->   "%kernel_load_3 = load i32* %kernel_addr_3, align 4" [conv2D.c:15]   --->   Operation 111 'load' 'kernel_load_3' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 112 [2/2] (2.32ns)   --->   "%kernel_load_4 = load i32* %kernel_addr_4, align 4" [conv2D.c:15]   --->   Operation 112 'load' 'kernel_load_4' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 113 [4/4] (5.74ns)   --->   "%tmp_1_2 = mul nsw i32 %input_load_6, %kernel_load_6" [conv2D.c:15]   --->   Operation 113 'mul' 'tmp_1_2' <Predicate = (!exitcond_flatten)> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [4/4] (5.74ns)   --->   "%tmp_1_2_1 = mul nsw i32 %input_load_7, %kernel_load_7" [conv2D.c:15]   --->   Operation 114 'mul' 'tmp_1_2_1' <Predicate = (!exitcond_flatten)> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/2] (2.32ns)   --->   "%input_load_8 = load i32* %input_addr_8, align 4" [conv2D.c:15]   --->   Operation 115 'load' 'input_load_8' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 6 <SV = 5> <Delay = 5.74>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_12_cast = zext i6 %tmp_6 to i64" [conv2D.c:15]   --->   Operation 116 'zext' 'tmp_12_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%input_addr_3 = getelementptr [25 x i32]* %input_r, i64 0, i64 %tmp_12_cast" [conv2D.c:15]   --->   Operation 117 'getelementptr' 'input_addr_3' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 118 [4/4] (5.74ns)   --->   "%tmp_1 = mul nsw i32 %input_load, %kernel_load" [conv2D.c:15]   --->   Operation 118 'mul' 'tmp_1' <Predicate = (!exitcond_flatten)> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_16_cast = zext i6 %tmp_12 to i64" [conv2D.c:15]   --->   Operation 119 'zext' 'tmp_16_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%input_addr_4 = getelementptr [25 x i32]* %input_r, i64 0, i64 %tmp_16_cast" [conv2D.c:15]   --->   Operation 120 'getelementptr' 'input_addr_4' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 121 [1/2] (2.32ns)   --->   "%input_load_1 = load i32* %input_addr_1, align 4" [conv2D.c:15]   --->   Operation 121 'load' 'input_load_1' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_6 : Operation 122 [1/2] (2.32ns)   --->   "%input_load_2 = load i32* %input_addr_2, align 4" [conv2D.c:15]   --->   Operation 122 'load' 'input_load_2' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_6 : Operation 123 [2/2] (2.32ns)   --->   "%input_load_3 = load i32* %input_addr_3, align 4" [conv2D.c:15]   --->   Operation 123 'load' 'input_load_3' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_6 : Operation 124 [1/2] (2.32ns)   --->   "%kernel_load_3 = load i32* %kernel_addr_3, align 4" [conv2D.c:15]   --->   Operation 124 'load' 'kernel_load_3' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_6 : Operation 125 [2/2] (2.32ns)   --->   "%input_load_4 = load i32* %input_addr_4, align 4" [conv2D.c:15]   --->   Operation 125 'load' 'input_load_4' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_6 : Operation 126 [1/2] (2.32ns)   --->   "%kernel_load_4 = load i32* %kernel_addr_4, align 4" [conv2D.c:15]   --->   Operation 126 'load' 'kernel_load_4' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_6 : Operation 127 [2/2] (2.32ns)   --->   "%kernel_load_5 = load i32* %kernel_addr_5, align 4" [conv2D.c:15]   --->   Operation 127 'load' 'kernel_load_5' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_6 : Operation 128 [3/4] (5.74ns)   --->   "%tmp_1_2 = mul nsw i32 %input_load_6, %kernel_load_6" [conv2D.c:15]   --->   Operation 128 'mul' 'tmp_1_2' <Predicate = (!exitcond_flatten)> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [3/4] (5.74ns)   --->   "%tmp_1_2_1 = mul nsw i32 %input_load_7, %kernel_load_7" [conv2D.c:15]   --->   Operation 129 'mul' 'tmp_1_2_1' <Predicate = (!exitcond_flatten)> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [4/4] (5.74ns)   --->   "%tmp_1_2_2 = mul nsw i32 %input_load_8, %kernel_load_8" [conv2D.c:15]   --->   Operation 130 'mul' 'tmp_1_2_2' <Predicate = (!exitcond_flatten)> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.74>
ST_7 : Operation 131 [3/4] (5.74ns)   --->   "%tmp_1 = mul nsw i32 %input_load, %kernel_load" [conv2D.c:15]   --->   Operation 131 'mul' 'tmp_1' <Predicate = (!exitcond_flatten)> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 132 [4/4] (5.74ns)   --->   "%tmp_1_0_1 = mul nsw i32 %input_load_1, %kernel_load_1" [conv2D.c:15]   --->   Operation 132 'mul' 'tmp_1_0_1' <Predicate = (!exitcond_flatten)> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_19_cast = zext i6 %tmp_15 to i64" [conv2D.c:15]   --->   Operation 133 'zext' 'tmp_19_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%input_addr_5 = getelementptr [25 x i32]* %input_r, i64 0, i64 %tmp_19_cast" [conv2D.c:15]   --->   Operation 134 'getelementptr' 'input_addr_5' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 135 [4/4] (5.74ns)   --->   "%tmp_1_0_2 = mul nsw i32 %input_load_2, %kernel_load_2" [conv2D.c:15]   --->   Operation 135 'mul' 'tmp_1_0_2' <Predicate = (!exitcond_flatten)> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 136 [1/2] (2.32ns)   --->   "%input_load_3 = load i32* %input_addr_3, align 4" [conv2D.c:15]   --->   Operation 136 'load' 'input_load_3' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_7 : Operation 137 [1/2] (2.32ns)   --->   "%input_load_4 = load i32* %input_addr_4, align 4" [conv2D.c:15]   --->   Operation 137 'load' 'input_load_4' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_7 : Operation 138 [2/2] (2.32ns)   --->   "%input_load_5 = load i32* %input_addr_5, align 4" [conv2D.c:15]   --->   Operation 138 'load' 'input_load_5' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_7 : Operation 139 [1/2] (2.32ns)   --->   "%kernel_load_5 = load i32* %kernel_addr_5, align 4" [conv2D.c:15]   --->   Operation 139 'load' 'kernel_load_5' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_7 : Operation 140 [2/4] (5.74ns)   --->   "%tmp_1_2 = mul nsw i32 %input_load_6, %kernel_load_6" [conv2D.c:15]   --->   Operation 140 'mul' 'tmp_1_2' <Predicate = (!exitcond_flatten)> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 141 [2/4] (5.74ns)   --->   "%tmp_1_2_1 = mul nsw i32 %input_load_7, %kernel_load_7" [conv2D.c:15]   --->   Operation 141 'mul' 'tmp_1_2_1' <Predicate = (!exitcond_flatten)> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 142 [3/4] (5.74ns)   --->   "%tmp_1_2_2 = mul nsw i32 %input_load_8, %kernel_load_8" [conv2D.c:15]   --->   Operation 142 'mul' 'tmp_1_2_2' <Predicate = (!exitcond_flatten)> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.74>
ST_8 : Operation 143 [2/4] (5.74ns)   --->   "%tmp_1 = mul nsw i32 %input_load, %kernel_load" [conv2D.c:15]   --->   Operation 143 'mul' 'tmp_1' <Predicate = (!exitcond_flatten)> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 144 [3/4] (5.74ns)   --->   "%tmp_1_0_1 = mul nsw i32 %input_load_1, %kernel_load_1" [conv2D.c:15]   --->   Operation 144 'mul' 'tmp_1_0_1' <Predicate = (!exitcond_flatten)> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 145 [3/4] (5.74ns)   --->   "%tmp_1_0_2 = mul nsw i32 %input_load_2, %kernel_load_2" [conv2D.c:15]   --->   Operation 145 'mul' 'tmp_1_0_2' <Predicate = (!exitcond_flatten)> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 146 [4/4] (5.74ns)   --->   "%tmp_1_1 = mul nsw i32 %input_load_3, %kernel_load_3" [conv2D.c:15]   --->   Operation 146 'mul' 'tmp_1_1' <Predicate = (!exitcond_flatten)> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 147 [4/4] (5.74ns)   --->   "%tmp_1_1_1 = mul nsw i32 %input_load_4, %kernel_load_4" [conv2D.c:15]   --->   Operation 147 'mul' 'tmp_1_1_1' <Predicate = (!exitcond_flatten)> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 148 [1/2] (2.32ns)   --->   "%input_load_5 = load i32* %input_addr_5, align 4" [conv2D.c:15]   --->   Operation 148 'load' 'input_load_5' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_8 : Operation 149 [1/4] (5.74ns)   --->   "%tmp_1_2 = mul nsw i32 %input_load_6, %kernel_load_6" [conv2D.c:15]   --->   Operation 149 'mul' 'tmp_1_2' <Predicate = (!exitcond_flatten)> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 150 [1/4] (5.74ns)   --->   "%tmp_1_2_1 = mul nsw i32 %input_load_7, %kernel_load_7" [conv2D.c:15]   --->   Operation 150 'mul' 'tmp_1_2_1' <Predicate = (!exitcond_flatten)> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 151 [2/4] (5.74ns)   --->   "%tmp_1_2_2 = mul nsw i32 %input_load_8, %kernel_load_8" [conv2D.c:15]   --->   Operation 151 'mul' 'tmp_1_2_2' <Predicate = (!exitcond_flatten)> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.74>
ST_9 : Operation 152 [1/4] (5.74ns)   --->   "%tmp_1 = mul nsw i32 %input_load, %kernel_load" [conv2D.c:15]   --->   Operation 152 'mul' 'tmp_1' <Predicate = (!exitcond_flatten)> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 153 [2/4] (5.74ns)   --->   "%tmp_1_0_1 = mul nsw i32 %input_load_1, %kernel_load_1" [conv2D.c:15]   --->   Operation 153 'mul' 'tmp_1_0_1' <Predicate = (!exitcond_flatten)> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 154 [2/4] (5.74ns)   --->   "%tmp_1_0_2 = mul nsw i32 %input_load_2, %kernel_load_2" [conv2D.c:15]   --->   Operation 154 'mul' 'tmp_1_0_2' <Predicate = (!exitcond_flatten)> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 155 [3/4] (5.74ns)   --->   "%tmp_1_1 = mul nsw i32 %input_load_3, %kernel_load_3" [conv2D.c:15]   --->   Operation 155 'mul' 'tmp_1_1' <Predicate = (!exitcond_flatten)> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 156 [3/4] (5.74ns)   --->   "%tmp_1_1_1 = mul nsw i32 %input_load_4, %kernel_load_4" [conv2D.c:15]   --->   Operation 156 'mul' 'tmp_1_1_1' <Predicate = (!exitcond_flatten)> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 157 [4/4] (5.74ns)   --->   "%tmp_1_1_2 = mul nsw i32 %input_load_5, %kernel_load_5" [conv2D.c:15]   --->   Operation 157 'mul' 'tmp_1_1_2' <Predicate = (!exitcond_flatten)> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 158 [1/4] (5.74ns)   --->   "%tmp_1_2_2 = mul nsw i32 %input_load_8, %kernel_load_8" [conv2D.c:15]   --->   Operation 158 'mul' 'tmp_1_2_2' <Predicate = (!exitcond_flatten)> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.74>
ST_10 : Operation 159 [1/4] (5.74ns)   --->   "%tmp_1_0_1 = mul nsw i32 %input_load_1, %kernel_load_1" [conv2D.c:15]   --->   Operation 159 'mul' 'tmp_1_0_1' <Predicate = (!exitcond_flatten)> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 160 [1/4] (5.74ns)   --->   "%tmp_1_0_2 = mul nsw i32 %input_load_2, %kernel_load_2" [conv2D.c:15]   --->   Operation 160 'mul' 'tmp_1_0_2' <Predicate = (!exitcond_flatten)> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 161 [2/4] (5.74ns)   --->   "%tmp_1_1 = mul nsw i32 %input_load_3, %kernel_load_3" [conv2D.c:15]   --->   Operation 161 'mul' 'tmp_1_1' <Predicate = (!exitcond_flatten)> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 162 [2/4] (5.74ns)   --->   "%tmp_1_1_1 = mul nsw i32 %input_load_4, %kernel_load_4" [conv2D.c:15]   --->   Operation 162 'mul' 'tmp_1_1_1' <Predicate = (!exitcond_flatten)> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 163 [3/4] (5.74ns)   --->   "%tmp_1_1_2 = mul nsw i32 %input_load_5, %kernel_load_5" [conv2D.c:15]   --->   Operation 163 'mul' 'tmp_1_1_2' <Predicate = (!exitcond_flatten)> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 164 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp7 = add i32 %tmp_1_2_1, %tmp_1_2_2" [conv2D.c:15]   --->   Operation 164 'add' 'tmp7' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 165 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp6 = add i32 %tmp7, %tmp_1_2" [conv2D.c:15]   --->   Operation 165 'add' 'tmp6' <Predicate = (!exitcond_flatten)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 5.74>
ST_11 : Operation 166 [1/4] (5.74ns)   --->   "%tmp_1_1 = mul nsw i32 %input_load_3, %kernel_load_3" [conv2D.c:15]   --->   Operation 166 'mul' 'tmp_1_1' <Predicate = (!exitcond_flatten)> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 167 [1/4] (5.74ns)   --->   "%tmp_1_1_1 = mul nsw i32 %input_load_4, %kernel_load_4" [conv2D.c:15]   --->   Operation 167 'mul' 'tmp_1_1_1' <Predicate = (!exitcond_flatten)> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 168 [2/4] (5.74ns)   --->   "%tmp_1_1_2 = mul nsw i32 %input_load_5, %kernel_load_5" [conv2D.c:15]   --->   Operation 168 'mul' 'tmp_1_1_2' <Predicate = (!exitcond_flatten)> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 169 [1/1] (2.55ns)   --->   "%tmp2 = add i32 %tmp_1, %tmp_1_0_1" [conv2D.c:15]   --->   Operation 169 'add' 'tmp2' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.74>
ST_12 : Operation 170 [1/4] (5.74ns)   --->   "%tmp_1_1_2 = mul nsw i32 %input_load_5, %kernel_load_5" [conv2D.c:15]   --->   Operation 170 'mul' 'tmp_1_1_2' <Predicate = (!exitcond_flatten)> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 171 [1/1] (2.55ns)   --->   "%tmp3 = add i32 %tmp_1_0_2, %tmp_1_1" [conv2D.c:15]   --->   Operation 171 'add' 'tmp3' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.37>
ST_13 : Operation 172 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp5 = add i32 %tmp_1_1_1, %tmp_1_1_2" [conv2D.c:15]   --->   Operation 172 'add' 'tmp5' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 173 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp4 = add i32 %tmp6, %tmp5" [conv2D.c:15]   --->   Operation 173 'add' 'tmp4' <Predicate = (!exitcond_flatten)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 6.69>
ST_14 : Operation 174 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind"   --->   Operation 174 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_14 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_14_cast = zext i5 %tmp_10 to i64" [conv2D.c:18]   --->   Operation 175 'zext' 'tmp_14_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_14 : Operation 176 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [9 x i32]* %output_r, i64 0, i64 %tmp_14_cast" [conv2D.c:18]   --->   Operation 176 'getelementptr' 'output_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_14 : Operation 177 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i32 %tmp3, %tmp2" [conv2D.c:15]   --->   Operation 177 'add' 'tmp1' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 178 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sum_2_2_2 = add nsw i32 %tmp4, %tmp1" [conv2D.c:15]   --->   Operation 178 'add' 'sum_2_2_2' <Predicate = (!exitcond_flatten)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 179 [1/1] (2.32ns)   --->   "store i32 %sum_2_2_2, i32* %output_addr, align 4" [conv2D.c:18]   --->   Operation 179 'store' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_14 : Operation 180 [1/1] (0.00ns)   --->   "br label %.preheader5" [conv2D.c:11]   --->   Operation 180 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 15 <SV = 2> <Delay = 0.00>
ST_15 : Operation 181 [1/1] (0.00ns)   --->   "ret void" [conv2D.c:21]   --->   Operation 181 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [19]  (1.77 ns)

 <State 2>: 4.21ns
The critical path consists of the following:
	'phi' operation ('i', conv2D.c:18) with incoming values : ('tmp_mid2', conv2D.c:18) [20]  (0 ns)
	'add' operation ('i', conv2D.c:15) [22]  (1.56 ns)
	'select' operation ('tmp_mid2', conv2D.c:18) [31]  (0.993 ns)
	'add' operation ('tmp_5_2_mid2_v', conv2D.c:15) [46]  (1.65 ns)

 <State 3>: 5.93ns
The critical path consists of the following:
	'add' operation ('tmp_s', conv2D.c:15) [50]  (1.78 ns)
	'add' operation ('tmp_9', conv2D.c:15) [61]  (1.83 ns)
	'getelementptr' operation ('input_addr_6', conv2D.c:15) [63]  (0 ns)
	'load' operation ('input_load_6', conv2D.c:15) on array 'input_r' [107]  (2.32 ns)

 <State 4>: 5.84ns
The critical path consists of the following:
	'add' operation ('tmp_3', conv2D.c:15) [37]  (1.74 ns)
	'add' operation ('tmp_4', conv2D.c:15) [55]  (1.78 ns)
	'getelementptr' operation ('input_addr', conv2D.c:15) [57]  (0 ns)
	'load' operation ('input_load', conv2D.c:15) on array 'input_r' [67]  (2.32 ns)

 <State 5>: 5.75ns
The critical path consists of the following:
	'mul' operation ('tmp_1_2', conv2D.c:15) [109]  (5.75 ns)

 <State 6>: 5.75ns
The critical path consists of the following:
	'mul' operation ('tmp_1', conv2D.c:15) [69]  (5.75 ns)

 <State 7>: 5.75ns
The critical path consists of the following:
	'mul' operation ('tmp_1', conv2D.c:15) [69]  (5.75 ns)

 <State 8>: 5.75ns
The critical path consists of the following:
	'mul' operation ('tmp_1', conv2D.c:15) [69]  (5.75 ns)

 <State 9>: 5.75ns
The critical path consists of the following:
	'mul' operation ('tmp_1', conv2D.c:15) [69]  (5.75 ns)

 <State 10>: 5.75ns
The critical path consists of the following:
	'mul' operation ('tmp_1_0_1', conv2D.c:15) [83]  (5.75 ns)

 <State 11>: 5.75ns
The critical path consists of the following:
	'mul' operation ('tmp_1_1', conv2D.c:15) [100]  (5.75 ns)

 <State 12>: 5.75ns
The critical path consists of the following:
	'mul' operation ('tmp_1_1_2', conv2D.c:15) [106]  (5.75 ns)

 <State 13>: 4.37ns
The critical path consists of the following:
	'add' operation ('tmp5', conv2D.c:15) [119]  (0 ns)
	'add' operation ('tmp4', conv2D.c:15) [122]  (4.37 ns)

 <State 14>: 6.69ns
The critical path consists of the following:
	'add' operation ('tmp1', conv2D.c:15) [118]  (0 ns)
	'add' operation ('sum_2_2_2', conv2D.c:15) [123]  (4.37 ns)
	'store' operation (conv2D.c:18) of variable 'sum_2_2_2', conv2D.c:15 on array 'output_r' [124]  (2.32 ns)

 <State 15>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
