// Seed: 2673757307
module module_0 (
    output tri1  id_0,
    output tri1  id_1,
    output uwire id_2,
    output tri0  id_3
);
  tri id_5 = id_5;
  logic [7:0] id_6 = ~id_6;
  assign id_6[1] = -1;
  wire id_7;
  ;
  assign id_5 = id_7 != id_5;
endmodule
module module_1 #(
    parameter id_8 = 32'd87
) (
    output tri id_0,
    input wand id_1,
    output tri1 id_2,
    input tri1 id_3,
    output tri id_4,
    output wire id_5,
    output wor id_6,
    output uwire id_7,
    output wor _id_8
    , id_24,
    output supply0 id_9,
    input wor id_10,
    output wand id_11,
    output wor id_12,
    input supply0 id_13,
    input wand id_14,
    output supply0 id_15,
    input supply1 id_16,
    input tri id_17,
    input supply0 id_18,
    input tri id_19,
    output tri1 id_20
    , id_25,
    output supply0 id_21,
    input tri0 id_22
);
  assign id_11 = -1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_4
  );
  assign modCall_1.id_3 = 0;
  logic [1 : id_8] id_26;
endmodule
