#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/v2009.vpi";
S_0xaaaafb61b860 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xaaaafb602940 .scope autofunction.vec4.s64, "pow10" "pow10" 3 6, 3 6 0, S_0xaaaafb61b860;
 .timescale 0 0;
v0xaaaafb632b90_0 .var "n", 3 0;
; Variable pow10 is vec4 return value of scope S_0xaaaafb602940
TD_$unit.pow10 ;
    %load/vec4 v0xaaaafb632b90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %pushi/vec4 3735928559, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.0 ;
    %pushi/vec4 1, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.1 ;
    %pushi/vec4 10, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.2 ;
    %pushi/vec4 100, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.3 ;
    %pushi/vec4 1000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.4 ;
    %pushi/vec4 10000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.5 ;
    %pushi/vec4 100000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.6 ;
    %pushi/vec4 1000000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.7 ;
    %pushi/vec4 10000000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.8 ;
    %pushi/vec4 100000000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.9 ;
    %pushi/vec4 1000000000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.10 ;
    %pushi/vec4 2500000000, 0, 62;
    %concati/vec4 0, 0, 2;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.12 ;
    %pop/vec4 1;
    %end;
S_0xaaaafb61b9f0 .scope module, "aoc4_tb" "aoc4_tb" 4 1;
 .timescale 0 0;
v0xaaaafb653960_0 .net "ack", 0 0, L_0xaaaafb630af0;  1 drivers
v0xaaaafb653a50_0 .net "busy", 0 0, L_0xaaaafb629e40;  1 drivers
v0xaaaafb653b20_0 .var "clock", 0 0;
v0xaaaafb653c40_0 .var "col_addr_in", 3 0;
v0xaaaafb653ce0_0 .var "partial_vec_in", 3 0;
v0xaaaafb653dd0_0 .net "partial_vec_out", 3 0, L_0xaaaafb665400;  1 drivers
v0xaaaafb653ea0_0 .var "read_en", 0 0;
v0xaaaafb653f70_0 .var "reset", 0 0;
v0xaaaafb654040_0 .var "row_addr_in", 3 0;
v0xaaaafb6540e0_0 .var "write_en", 0 0;
S_0xaaaafb650ac0 .scope module, "dut" "mem" 4 8, 5 5 0, S_0xaaaafb61b9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 1 "read_en";
    .port_info 4 /INPUT 4 "row_addr_in";
    .port_info 5 /INPUT 4 "partial_vec_in";
    .port_info 6 /INPUT 4 "col_addr_in";
    .port_info 7 /OUTPUT 1 "ack";
    .port_info 8 /OUTPUT 1 "busy";
    .port_info 9 /OUTPUT 4 "partial_vec_out";
enum0xaaaafb601dc0 .enum4 (1)
   "IDLE" 1'b0,
   "FETCH_SAVE" 1'b1
 ;
L_0xaaaafb62a1a0 .functor AND 1, v0xaaaafb6523e0_0, L_0xaaaafb654cf0, C4<1>, C4<1>;
L_0xaaaafb62aad0 .functor OR 1, v0xaaaafb653ea0_0, v0xaaaafb6540e0_0, C4<0>, C4<0>;
L_0xaaaafb5fd960 .functor AND 1, L_0xaaaafb62aad0, L_0xaaaafb654ec0, C4<1>, C4<1>;
L_0xaaaafb629e40 .functor OR 1, v0xaaaafb653ea0_0, v0xaaaafb6540e0_0, C4<0>, C4<0>;
L_0xaaaafb630af0 .functor AND 1, L_0xaaaafb62a1a0, v0xaaaafb653ea0_0, C4<1>, C4<1>;
L_0xffffb17260a8 .functor BUFT 1, C4<11111111111111111111111111111100>, C4<0>, C4<0>, C4<0>;
L_0xaaaafb61ec60 .functor AND 32, L_0xaaaafb655200, L_0xffffb17260a8, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0xaaaafb651530_0 .net *"_ivl_0", 0 0, L_0xaaaafb654cf0;  1 drivers
v0xaaaafb651610_0 .net *"_ivl_16", 31 0, L_0xaaaafb655200;  1 drivers
L_0xffffb1726060 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaafb6516f0_0 .net *"_ivl_19", 27 0, L_0xffffb1726060;  1 drivers
v0xaaaafb6517b0_0 .net/2u *"_ivl_20", 31 0, L_0xffffb17260a8;  1 drivers
v0xaaaafb651890_0 .net *"_ivl_22", 31 0, L_0xaaaafb61ec60;  1 drivers
v0xaaaafb6519c0_0 .net *"_ivl_5", 0 0, L_0xaaaafb62aad0;  1 drivers
v0xaaaafb651a80_0 .net *"_ivl_7", 0 0, L_0xaaaafb654ec0;  1 drivers
v0xaaaafb651b40_0 .net "ack", 0 0, L_0xaaaafb630af0;  alias, 1 drivers
v0xaaaafb651c00_0 .net "addr_saved", 0 0, L_0xaaaafb62a1a0;  1 drivers
v0xaaaafb651cc0_0 .net "bank_read_data", 11 0, v0xaaaafb6511a0_0;  1 drivers
v0xaaaafb651d80_0 .var "bank_vec_addr_saved", 3 0;
v0xaaaafb651e40_0 .var "bank_vec_stable", 11 0;
v0xaaaafb651f20_0 .net "busy", 0 0, L_0xaaaafb629e40;  alias, 1 drivers
v0xaaaafb651fe0_0 .net "clock", 0 0, v0xaaaafb653b20_0;  1 drivers
v0xaaaafb6520b0_0 .net "col_addr_in", 3 0, v0xaaaafb653c40_0;  1 drivers
v0xaaaafb652170_0 .var "dirty_list", 9 0;
v0xaaaafb652250_0 .net "fetch_en", 0 0, L_0xaaaafb5fd960;  1 drivers
v0xaaaafb652320_0 .var "fetch_state", 0 0;
v0xaaaafb6523e0_0 .var "mem_init", 0 0;
v0xaaaafb6524a0_0 .var "next_fetch_state", 0 0;
v0xaaaafb652580_0 .net "partial_vec_in", 3 0, v0xaaaafb653ce0_0;  1 drivers
v0xaaaafb652660_0 .net "partial_vec_out", 3 0, L_0xaaaafb665400;  alias, 1 drivers
v0xaaaafb652740_0 .net "read_en", 0 0, v0xaaaafb653ea0_0;  1 drivers
v0xaaaafb652800_0 .net "reset", 0 0, v0xaaaafb653f70_0;  1 drivers
v0xaaaafb6528c0_0 .net "row_addr_in", 3 0, v0xaaaafb654040_0;  1 drivers
v0xaaaafb6529b0_0 .net "write_en", 0 0, v0xaaaafb6540e0_0;  1 drivers
E_0xaaaafb60cfd0 .event edge, v0xaaaafb652320_0, v0xaaaafb629510_0;
L_0xaaaafb654cf0 .cmp/eq 4, v0xaaaafb654040_0, v0xaaaafb651d80_0;
L_0xaaaafb654ec0 .reduce/nor L_0xaaaafb62a1a0;
L_0xaaaafb655200 .concat [ 4 28 0 0], v0xaaaafb653c40_0, L_0xffffb1726060;
L_0xaaaafb665400 .part/v v0xaaaafb651e40_0, L_0xaaaafb61ec60, 4;
S_0xaaaafb650e20 .scope module, "data" "single_port_sync_ram" 5 28, 6 3 0, S_0xaaaafb650ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 4 "addr";
    .port_info 2 /INPUT 12 "write_data";
    .port_info 3 /INPUT 1 "bank_en";
    .port_info 4 /INPUT 1 "write_en";
    .port_info 5 /OUTPUT 12 "read_data";
P_0xaaaafb6328f0 .param/l "ADDR_WIDTH" 0 6 4, +C4<00000000000000000000000000000100>;
P_0xaaaafb632930 .param/l "DEPTH" 0 6 5, +C4<00000000000000000000000000001010>;
v0xaaaafb62ac70_0 .net "addr", 3 0, v0xaaaafb654040_0;  alias, 1 drivers
v0xaaaafb629510_0 .net "bank_en", 0 0, L_0xaaaafb5fd960;  alias, 1 drivers
v0xaaaafb629f60_0 .net "clock", 0 0, v0xaaaafb653b20_0;  alias, 1 drivers
v0xaaaafb630c50 .array "mem", 0 9, 11 0;
v0xaaaafb6511a0_0 .var "read_data", 11 0;
o0xffffb176f138 .functor BUFZ 12, C4<zzzzzzzzzzzz>; HiZ drive
v0xaaaafb6512d0_0 .net "write_data", 11 0, o0xffffb176f138;  0 drivers
L_0xffffb1726018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaaafb6513b0_0 .net "write_en", 0 0, L_0xffffb1726018;  1 drivers
E_0xaaaafb60ef10 .event posedge, v0xaaaafb629f60_0;
S_0xaaaafb652bf0 .scope task, "print_mem" "print_mem" 4 17, 4 17 0, S_0xaaaafb61b9f0;
 .timescale 0 0;
TD_aoc4_tb.print_mem ;
    %fork t_1, S_0xaaaafb652da0;
    %jmp t_0;
    .scope S_0xaaaafb652da0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaafb652f80_0, 0, 32;
T_1.13 ;
    %load/vec4 v0xaaaafb652f80_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_1.14, 5;
    %vpi_call/w 4 19 "$display", "%0d: %0d", v0xaaaafb652f80_0, &A<v0xaaaafb630c50, v0xaaaafb652f80_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaafb652f80_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaafb652f80_0, 0, 32;
    %jmp T_1.13;
T_1.14 ;
    %end;
    .scope S_0xaaaafb652bf0;
t_0 %join;
    %end;
S_0xaaaafb652da0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 18, 4 18 0, S_0xaaaafb652bf0;
 .timescale 0 0;
v0xaaaafb652f80_0 .var/2s "i", 31 0;
S_0xaaaafb653080 .scope task, "read_mem" "read_mem" 4 36, 4 36 0, S_0xaaaafb61b9f0;
 .timescale 0 0;
v0xaaaafb6532d0_0 .var "col_i", 3 0;
v0xaaaafb6533d0_0 .var "row_i", 3 0;
E_0xaaaafb60c750 .event posedge, v0xaaaafb651b40_0;
E_0xaaaafb610570 .event negedge, v0xaaaafb629f60_0;
TD_aoc4_tb.read_mem ;
    %wait E_0xaaaafb610570;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaafb6540e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaafb653ea0_0, 0, 1;
    %load/vec4 v0xaaaafb6533d0_0;
    %store/vec4 v0xaaaafb654040_0, 0, 4;
    %load/vec4 v0xaaaafb6532d0_0;
    %store/vec4 v0xaaaafb653c40_0, 0, 4;
    %wait E_0xaaaafb610570;
    %load/vec4 v0xaaaafb653960_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.15, 8;
    %wait E_0xaaaafb60c750;
T_2.15 ;
    %wait E_0xaaaafb60ef10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaafb653ea0_0, 0, 1;
    %end;
S_0xaaaafb6534b0 .scope task, "write_mem" "write_mem" 4 23, 4 23 0, S_0xaaaafb61b9f0;
 .timescale 0 0;
v0xaaaafb653690_0 .var "col_i", 3 0;
v0xaaaafb653790_0 .var "partial_vec", 3 0;
v0xaaaafb653870_0 .var "row_i", 3 0;
TD_aoc4_tb.write_mem ;
    %wait E_0xaaaafb610570;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaafb6540e0_0, 0, 1;
    %load/vec4 v0xaaaafb653790_0;
    %store/vec4 v0xaaaafb653ce0_0, 0, 4;
    %load/vec4 v0xaaaafb653870_0;
    %store/vec4 v0xaaaafb654040_0, 0, 4;
    %load/vec4 v0xaaaafb653690_0;
    %store/vec4 v0xaaaafb653c40_0, 0, 4;
    %wait E_0xaaaafb610570;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaafb6540e0_0, 0, 1;
    %pushi/vec4 4, 0, 32;
T_3.17 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.18, 5;
    %jmp/1 T_3.18, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xaaaafb610570;
    %jmp T_3.17;
T_3.18 ;
    %pop/vec4 1;
    %end;
S_0xaaaafb61bb80 .scope module, "freemachine" "freemachine" 7 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "partial_vec_in";
    .port_info 3 /INPUT 1 "sweep_start";
    .port_info 4 /INPUT 1 "ack_in";
    .port_info 5 /OUTPUT 1 "changed_out";
    .port_info 6 /OUTPUT 1 "done_out";
    .port_info 7 /OUTPUT 1 "write_en_out";
    .port_info 8 /OUTPUT 1 "read_en_out";
    .port_info 9 /OUTPUT 4 "row_addr_out";
    .port_info 10 /OUTPUT 4 "col_addr_out";
    .port_info 11 /OUTPUT 4 "partial_vec_out";
P_0xaaaafb602510 .param/l "end_row" 0 7 3, +C4<00000000000000000000000000001010>;
P_0xaaaafb602550 .param/l "start_row" 0 7 2, +C4<00000000000000000000000000000000>;
o0xffffb176f9d8 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaaafb654180_0 .net "ack_in", 0 0, o0xffffb176f9d8;  0 drivers
v0xaaaafb654220_0 .var "changed_out", 0 0;
o0xffffb176fa38 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaaafb6542c0_0 .net "clock", 0 0, o0xffffb176fa38;  0 drivers
v0xaaaafb654390_0 .var "col_addr_out", 3 0;
v0xaaaafb654430_0 .var "done_out", 0 0;
o0xffffb176fac8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0xaaaafb654540_0 .net "partial_vec_in", 3 0, o0xffffb176fac8;  0 drivers
v0xaaaafb654620_0 .var "partial_vec_out", 3 0;
v0xaaaafb654700_0 .var "read_en_out", 0 0;
o0xffffb176fb58 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaaafb6547c0_0 .net "reset", 0 0, o0xffffb176fb58;  0 drivers
v0xaaaafb654910_0 .var "row_addr_out", 3 0;
o0xffffb176fbb8 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaaafb6549f0_0 .net "sweep_start", 0 0, o0xffffb176fbb8;  0 drivers
v0xaaaafb654ab0_0 .var "write_en_out", 0 0;
    .scope S_0xaaaafb650e20;
T_4 ;
    %wait E_0xaaaafb60ef10;
    %load/vec4 v0xaaaafb629510_0;
    %load/vec4 v0xaaaafb6513b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0xaaaafb6512d0_0;
    %load/vec4 v0xaaaafb62ac70_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaafb630c50, 0, 4;
T_4.0 ;
    %load/vec4 v0xaaaafb629510_0;
    %load/vec4 v0xaaaafb6513b0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0xaaaafb62ac70_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0xaaaafb630c50, 4;
    %assign/vec4 v0xaaaafb6511a0_0, 0;
T_4.2 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xaaaafb650ac0;
T_5 ;
Ewait_0 .event/or E_0xaaaafb60cfd0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0xaaaafb652320_0;
    %store/vec4 v0xaaaafb6524a0_0, 0, 1;
    %load/vec4 v0xaaaafb652320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %jmp T_5.2;
T_5.0 ;
    %load/vec4 v0xaaaafb652250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.3, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaafb6524a0_0, 0, 1;
T_5.3 ;
    %jmp T_5.2;
T_5.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaafb6524a0_0, 0, 1;
    %jmp T_5.2;
T_5.2 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0xaaaafb650ac0;
T_6 ;
    %wait E_0xaaaafb60ef10;
    %load/vec4 v0xaaaafb652800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaafb652320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaafb6523e0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0xaaaafb652170_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0xaaaafb6524a0_0;
    %assign/vec4 v0xaaaafb652320_0, 0;
    %load/vec4 v0xaaaafb652320_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0xaaaafb652170_0;
    %load/vec4 v0xaaaafb6528c0_0;
    %part/u 1;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_6.4, 8;
    %pushi/vec4 0, 0, 12;
    %jmp/1 T_6.5, 8;
T_6.4 ; End of true expr.
    %load/vec4 v0xaaaafb651cc0_0;
    %jmp/0 T_6.5, 8;
 ; End of false expr.
    %blend;
T_6.5;
    %assign/vec4 v0xaaaafb651e40_0, 0;
    %load/vec4 v0xaaaafb6528c0_0;
    %assign/vec4 v0xaaaafb651d80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaafb6523e0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0xaaaafb61b9f0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xaaaafb653b20_0;
    %inv;
    %store/vec4 v0xaaaafb653b20_0, 0, 1;
    %jmp T_7.0;
    %end;
    .thread T_7;
    .scope S_0xaaaafb61b9f0;
T_8 ;
    %vpi_call/w 4 13 "$dumpfile", "aoc.vcd" {0 0 0};
    %vpi_call/w 4 14 "$dumpvars", 32'sb00000000000000000000000000000000, S_0xaaaafb61b9f0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xaaaafb61b9f0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaafb653b20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaafb653f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaafb653ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaafb6540e0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xaaaafb654040_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xaaaafb653ce0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xaaaafb653c40_0, 0, 4;
    %pushi/vec4 3, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xaaaafb610570;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaafb653f70_0, 0, 1;
    %pushi/vec4 2468, 0, 12;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaafb630c50, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed |= operand
    %ix/load 3, 0, 0;
    %load/vec4a v0xaaaafb630c50, 3;
    %pushi/vec4 2784, 0, 12;
    %or;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0;
    %store/vec4a v0xaaaafb630c50, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaafb652170_0, 4, 1;
    %wait E_0xaaaafb610570;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xaaaafb6533d0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xaaaafb6532d0_0, 0, 4;
    %fork TD_aoc4_tb.read_mem, S_0xaaaafb653080;
    %join;
    %load/vec4 v0xaaaafb653dd0_0;
    %pad/u 32;
    %cmpi/e 1234, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 4 71 "$error" {0 0 0};
T_9.3 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xaaaafb6533d0_0, 0, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0xaaaafb6532d0_0, 0, 4;
    %fork TD_aoc4_tb.read_mem, S_0xaaaafb653080;
    %join;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xaaaafb6533d0_0, 0, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0xaaaafb6532d0_0, 0, 4;
    %fork TD_aoc4_tb.read_mem, S_0xaaaafb653080;
    %join;
    %vpi_call/w 4 90 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "-";
    "./rtl/common.svh";
    "rtl/tb/aoc4_mem_tb.sv";
    "rtl/src/aoc4_mem.sv";
    "rtl/src/single_port_ram.sv";
    "rtl/src/aoc4_freemachine.sv";
