
EPS_Driver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000034cc  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  08003654  08003654  00013654  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800366c  0800366c  00020014  2**0
                  CONTENTS
  4 .ARM          00000008  0800366c  0800366c  0001366c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003674  08003674  00020014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003674  08003674  00013674  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003678  08003678  00013678  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000014  20000000  0800367c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020014  2**0
                  CONTENTS
 10 .bss          00000294  20000018  20000018  00020018  2**3
                  ALLOC
 11 ._user_heap_stack 00000604  200002ac  200002ac  00020018  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
 13 .debug_info   00013070  00000000  00000000  00020044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002ad7  00000000  00000000  000330b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loc    0000ae8e  00000000  00000000  00035b8b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000c50  00000000  00000000  00040a20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 00000ca0  00000000  00000000  00041670  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000216ae  00000000  00000000  00042310  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00013b5a  00000000  00000000  000639be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000cde8d  00000000  00000000  00077518  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000053  00000000  00000000  001453a5  2**0
                  CONTENTS, READONLY
 22 .debug_frame  0000209c  00000000  00000000  001453f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000018 	.word	0x20000018
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800363c 	.word	0x0800363c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000001c 	.word	0x2000001c
 80001c4:	0800363c 	.word	0x0800363c

080001c8 <__aeabi_dmul>:
 80001c8:	b570      	push	{r4, r5, r6, lr}
 80001ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80001ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80001d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80001d6:	bf1d      	ittte	ne
 80001d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80001dc:	ea94 0f0c 	teqne	r4, ip
 80001e0:	ea95 0f0c 	teqne	r5, ip
 80001e4:	f000 f8de 	bleq	80003a4 <__aeabi_dmul+0x1dc>
 80001e8:	442c      	add	r4, r5
 80001ea:	ea81 0603 	eor.w	r6, r1, r3
 80001ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80001f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80001f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80001fa:	bf18      	it	ne
 80001fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000200:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000204:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000208:	d038      	beq.n	800027c <__aeabi_dmul+0xb4>
 800020a:	fba0 ce02 	umull	ip, lr, r0, r2
 800020e:	f04f 0500 	mov.w	r5, #0
 8000212:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000216:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800021a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800021e:	f04f 0600 	mov.w	r6, #0
 8000222:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000226:	f09c 0f00 	teq	ip, #0
 800022a:	bf18      	it	ne
 800022c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000230:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000234:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000238:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800023c:	d204      	bcs.n	8000248 <__aeabi_dmul+0x80>
 800023e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000242:	416d      	adcs	r5, r5
 8000244:	eb46 0606 	adc.w	r6, r6, r6
 8000248:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800024c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000250:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000254:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000258:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800025c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000260:	bf88      	it	hi
 8000262:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000266:	d81e      	bhi.n	80002a6 <__aeabi_dmul+0xde>
 8000268:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	bd70      	pop	{r4, r5, r6, pc}
 800027c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000280:	ea46 0101 	orr.w	r1, r6, r1
 8000284:	ea40 0002 	orr.w	r0, r0, r2
 8000288:	ea81 0103 	eor.w	r1, r1, r3
 800028c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000290:	bfc2      	ittt	gt
 8000292:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000296:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800029a:	bd70      	popgt	{r4, r5, r6, pc}
 800029c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002a0:	f04f 0e00 	mov.w	lr, #0
 80002a4:	3c01      	subs	r4, #1
 80002a6:	f300 80ab 	bgt.w	8000400 <__aeabi_dmul+0x238>
 80002aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80002ae:	bfde      	ittt	le
 80002b0:	2000      	movle	r0, #0
 80002b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80002b6:	bd70      	pople	{r4, r5, r6, pc}
 80002b8:	f1c4 0400 	rsb	r4, r4, #0
 80002bc:	3c20      	subs	r4, #32
 80002be:	da35      	bge.n	800032c <__aeabi_dmul+0x164>
 80002c0:	340c      	adds	r4, #12
 80002c2:	dc1b      	bgt.n	80002fc <__aeabi_dmul+0x134>
 80002c4:	f104 0414 	add.w	r4, r4, #20
 80002c8:	f1c4 0520 	rsb	r5, r4, #32
 80002cc:	fa00 f305 	lsl.w	r3, r0, r5
 80002d0:	fa20 f004 	lsr.w	r0, r0, r4
 80002d4:	fa01 f205 	lsl.w	r2, r1, r5
 80002d8:	ea40 0002 	orr.w	r0, r0, r2
 80002dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80002e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80002e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80002e8:	fa21 f604 	lsr.w	r6, r1, r4
 80002ec:	eb42 0106 	adc.w	r1, r2, r6
 80002f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002f4:	bf08      	it	eq
 80002f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002fa:	bd70      	pop	{r4, r5, r6, pc}
 80002fc:	f1c4 040c 	rsb	r4, r4, #12
 8000300:	f1c4 0520 	rsb	r5, r4, #32
 8000304:	fa00 f304 	lsl.w	r3, r0, r4
 8000308:	fa20 f005 	lsr.w	r0, r0, r5
 800030c:	fa01 f204 	lsl.w	r2, r1, r4
 8000310:	ea40 0002 	orr.w	r0, r0, r2
 8000314:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000318:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000324:	bf08      	it	eq
 8000326:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800032a:	bd70      	pop	{r4, r5, r6, pc}
 800032c:	f1c4 0520 	rsb	r5, r4, #32
 8000330:	fa00 f205 	lsl.w	r2, r0, r5
 8000334:	ea4e 0e02 	orr.w	lr, lr, r2
 8000338:	fa20 f304 	lsr.w	r3, r0, r4
 800033c:	fa01 f205 	lsl.w	r2, r1, r5
 8000340:	ea43 0302 	orr.w	r3, r3, r2
 8000344:	fa21 f004 	lsr.w	r0, r1, r4
 8000348:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800034c:	fa21 f204 	lsr.w	r2, r1, r4
 8000350:	ea20 0002 	bic.w	r0, r0, r2
 8000354:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000358:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800035c:	bf08      	it	eq
 800035e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000362:	bd70      	pop	{r4, r5, r6, pc}
 8000364:	f094 0f00 	teq	r4, #0
 8000368:	d10f      	bne.n	800038a <__aeabi_dmul+0x1c2>
 800036a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800036e:	0040      	lsls	r0, r0, #1
 8000370:	eb41 0101 	adc.w	r1, r1, r1
 8000374:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000378:	bf08      	it	eq
 800037a:	3c01      	subeq	r4, #1
 800037c:	d0f7      	beq.n	800036e <__aeabi_dmul+0x1a6>
 800037e:	ea41 0106 	orr.w	r1, r1, r6
 8000382:	f095 0f00 	teq	r5, #0
 8000386:	bf18      	it	ne
 8000388:	4770      	bxne	lr
 800038a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800038e:	0052      	lsls	r2, r2, #1
 8000390:	eb43 0303 	adc.w	r3, r3, r3
 8000394:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000398:	bf08      	it	eq
 800039a:	3d01      	subeq	r5, #1
 800039c:	d0f7      	beq.n	800038e <__aeabi_dmul+0x1c6>
 800039e:	ea43 0306 	orr.w	r3, r3, r6
 80003a2:	4770      	bx	lr
 80003a4:	ea94 0f0c 	teq	r4, ip
 80003a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80003ac:	bf18      	it	ne
 80003ae:	ea95 0f0c 	teqne	r5, ip
 80003b2:	d00c      	beq.n	80003ce <__aeabi_dmul+0x206>
 80003b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003b8:	bf18      	it	ne
 80003ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003be:	d1d1      	bne.n	8000364 <__aeabi_dmul+0x19c>
 80003c0:	ea81 0103 	eor.w	r1, r1, r3
 80003c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80003c8:	f04f 0000 	mov.w	r0, #0
 80003cc:	bd70      	pop	{r4, r5, r6, pc}
 80003ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003d2:	bf06      	itte	eq
 80003d4:	4610      	moveq	r0, r2
 80003d6:	4619      	moveq	r1, r3
 80003d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003dc:	d019      	beq.n	8000412 <__aeabi_dmul+0x24a>
 80003de:	ea94 0f0c 	teq	r4, ip
 80003e2:	d102      	bne.n	80003ea <__aeabi_dmul+0x222>
 80003e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80003e8:	d113      	bne.n	8000412 <__aeabi_dmul+0x24a>
 80003ea:	ea95 0f0c 	teq	r5, ip
 80003ee:	d105      	bne.n	80003fc <__aeabi_dmul+0x234>
 80003f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80003f4:	bf1c      	itt	ne
 80003f6:	4610      	movne	r0, r2
 80003f8:	4619      	movne	r1, r3
 80003fa:	d10a      	bne.n	8000412 <__aeabi_dmul+0x24a>
 80003fc:	ea81 0103 	eor.w	r1, r1, r3
 8000400:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000404:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000408:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800040c:	f04f 0000 	mov.w	r0, #0
 8000410:	bd70      	pop	{r4, r5, r6, pc}
 8000412:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000416:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800041a:	bd70      	pop	{r4, r5, r6, pc}

0800041c <__aeabi_drsub>:
 800041c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000420:	e002      	b.n	8000428 <__adddf3>
 8000422:	bf00      	nop

08000424 <__aeabi_dsub>:
 8000424:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000428 <__adddf3>:
 8000428:	b530      	push	{r4, r5, lr}
 800042a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800042e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000432:	ea94 0f05 	teq	r4, r5
 8000436:	bf08      	it	eq
 8000438:	ea90 0f02 	teqeq	r0, r2
 800043c:	bf1f      	itttt	ne
 800043e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000442:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000446:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800044a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800044e:	f000 80e2 	beq.w	8000616 <__adddf3+0x1ee>
 8000452:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000456:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800045a:	bfb8      	it	lt
 800045c:	426d      	neglt	r5, r5
 800045e:	dd0c      	ble.n	800047a <__adddf3+0x52>
 8000460:	442c      	add	r4, r5
 8000462:	ea80 0202 	eor.w	r2, r0, r2
 8000466:	ea81 0303 	eor.w	r3, r1, r3
 800046a:	ea82 0000 	eor.w	r0, r2, r0
 800046e:	ea83 0101 	eor.w	r1, r3, r1
 8000472:	ea80 0202 	eor.w	r2, r0, r2
 8000476:	ea81 0303 	eor.w	r3, r1, r3
 800047a:	2d36      	cmp	r5, #54	; 0x36
 800047c:	bf88      	it	hi
 800047e:	bd30      	pophi	{r4, r5, pc}
 8000480:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000484:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000488:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 800048c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000490:	d002      	beq.n	8000498 <__adddf3+0x70>
 8000492:	4240      	negs	r0, r0
 8000494:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000498:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 800049c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004a0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80004a4:	d002      	beq.n	80004ac <__adddf3+0x84>
 80004a6:	4252      	negs	r2, r2
 80004a8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80004ac:	ea94 0f05 	teq	r4, r5
 80004b0:	f000 80a7 	beq.w	8000602 <__adddf3+0x1da>
 80004b4:	f1a4 0401 	sub.w	r4, r4, #1
 80004b8:	f1d5 0e20 	rsbs	lr, r5, #32
 80004bc:	db0d      	blt.n	80004da <__adddf3+0xb2>
 80004be:	fa02 fc0e 	lsl.w	ip, r2, lr
 80004c2:	fa22 f205 	lsr.w	r2, r2, r5
 80004c6:	1880      	adds	r0, r0, r2
 80004c8:	f141 0100 	adc.w	r1, r1, #0
 80004cc:	fa03 f20e 	lsl.w	r2, r3, lr
 80004d0:	1880      	adds	r0, r0, r2
 80004d2:	fa43 f305 	asr.w	r3, r3, r5
 80004d6:	4159      	adcs	r1, r3
 80004d8:	e00e      	b.n	80004f8 <__adddf3+0xd0>
 80004da:	f1a5 0520 	sub.w	r5, r5, #32
 80004de:	f10e 0e20 	add.w	lr, lr, #32
 80004e2:	2a01      	cmp	r2, #1
 80004e4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80004e8:	bf28      	it	cs
 80004ea:	f04c 0c02 	orrcs.w	ip, ip, #2
 80004ee:	fa43 f305 	asr.w	r3, r3, r5
 80004f2:	18c0      	adds	r0, r0, r3
 80004f4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	d507      	bpl.n	800050e <__adddf3+0xe6>
 80004fe:	f04f 0e00 	mov.w	lr, #0
 8000502:	f1dc 0c00 	rsbs	ip, ip, #0
 8000506:	eb7e 0000 	sbcs.w	r0, lr, r0
 800050a:	eb6e 0101 	sbc.w	r1, lr, r1
 800050e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000512:	d31b      	bcc.n	800054c <__adddf3+0x124>
 8000514:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000518:	d30c      	bcc.n	8000534 <__adddf3+0x10c>
 800051a:	0849      	lsrs	r1, r1, #1
 800051c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000520:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000524:	f104 0401 	add.w	r4, r4, #1
 8000528:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800052c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000530:	f080 809a 	bcs.w	8000668 <__adddf3+0x240>
 8000534:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000538:	bf08      	it	eq
 800053a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800053e:	f150 0000 	adcs.w	r0, r0, #0
 8000542:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000546:	ea41 0105 	orr.w	r1, r1, r5
 800054a:	bd30      	pop	{r4, r5, pc}
 800054c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000550:	4140      	adcs	r0, r0
 8000552:	eb41 0101 	adc.w	r1, r1, r1
 8000556:	3c01      	subs	r4, #1
 8000558:	bf28      	it	cs
 800055a:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800055e:	d2e9      	bcs.n	8000534 <__adddf3+0x10c>
 8000560:	f091 0f00 	teq	r1, #0
 8000564:	bf04      	itt	eq
 8000566:	4601      	moveq	r1, r0
 8000568:	2000      	moveq	r0, #0
 800056a:	fab1 f381 	clz	r3, r1
 800056e:	bf08      	it	eq
 8000570:	3320      	addeq	r3, #32
 8000572:	f1a3 030b 	sub.w	r3, r3, #11
 8000576:	f1b3 0220 	subs.w	r2, r3, #32
 800057a:	da0c      	bge.n	8000596 <__adddf3+0x16e>
 800057c:	320c      	adds	r2, #12
 800057e:	dd08      	ble.n	8000592 <__adddf3+0x16a>
 8000580:	f102 0c14 	add.w	ip, r2, #20
 8000584:	f1c2 020c 	rsb	r2, r2, #12
 8000588:	fa01 f00c 	lsl.w	r0, r1, ip
 800058c:	fa21 f102 	lsr.w	r1, r1, r2
 8000590:	e00c      	b.n	80005ac <__adddf3+0x184>
 8000592:	f102 0214 	add.w	r2, r2, #20
 8000596:	bfd8      	it	le
 8000598:	f1c2 0c20 	rsble	ip, r2, #32
 800059c:	fa01 f102 	lsl.w	r1, r1, r2
 80005a0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80005a4:	bfdc      	itt	le
 80005a6:	ea41 010c 	orrle.w	r1, r1, ip
 80005aa:	4090      	lslle	r0, r2
 80005ac:	1ae4      	subs	r4, r4, r3
 80005ae:	bfa2      	ittt	ge
 80005b0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80005b4:	4329      	orrge	r1, r5
 80005b6:	bd30      	popge	{r4, r5, pc}
 80005b8:	ea6f 0404 	mvn.w	r4, r4
 80005bc:	3c1f      	subs	r4, #31
 80005be:	da1c      	bge.n	80005fa <__adddf3+0x1d2>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc0e      	bgt.n	80005e2 <__adddf3+0x1ba>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0220 	rsb	r2, r4, #32
 80005cc:	fa20 f004 	lsr.w	r0, r0, r4
 80005d0:	fa01 f302 	lsl.w	r3, r1, r2
 80005d4:	ea40 0003 	orr.w	r0, r0, r3
 80005d8:	fa21 f304 	lsr.w	r3, r1, r4
 80005dc:	ea45 0103 	orr.w	r1, r5, r3
 80005e0:	bd30      	pop	{r4, r5, pc}
 80005e2:	f1c4 040c 	rsb	r4, r4, #12
 80005e6:	f1c4 0220 	rsb	r2, r4, #32
 80005ea:	fa20 f002 	lsr.w	r0, r0, r2
 80005ee:	fa01 f304 	lsl.w	r3, r1, r4
 80005f2:	ea40 0003 	orr.w	r0, r0, r3
 80005f6:	4629      	mov	r1, r5
 80005f8:	bd30      	pop	{r4, r5, pc}
 80005fa:	fa21 f004 	lsr.w	r0, r1, r4
 80005fe:	4629      	mov	r1, r5
 8000600:	bd30      	pop	{r4, r5, pc}
 8000602:	f094 0f00 	teq	r4, #0
 8000606:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800060a:	bf06      	itte	eq
 800060c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000610:	3401      	addeq	r4, #1
 8000612:	3d01      	subne	r5, #1
 8000614:	e74e      	b.n	80004b4 <__adddf3+0x8c>
 8000616:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800061a:	bf18      	it	ne
 800061c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000620:	d029      	beq.n	8000676 <__adddf3+0x24e>
 8000622:	ea94 0f05 	teq	r4, r5
 8000626:	bf08      	it	eq
 8000628:	ea90 0f02 	teqeq	r0, r2
 800062c:	d005      	beq.n	800063a <__adddf3+0x212>
 800062e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000632:	bf04      	itt	eq
 8000634:	4619      	moveq	r1, r3
 8000636:	4610      	moveq	r0, r2
 8000638:	bd30      	pop	{r4, r5, pc}
 800063a:	ea91 0f03 	teq	r1, r3
 800063e:	bf1e      	ittt	ne
 8000640:	2100      	movne	r1, #0
 8000642:	2000      	movne	r0, #0
 8000644:	bd30      	popne	{r4, r5, pc}
 8000646:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800064a:	d105      	bne.n	8000658 <__adddf3+0x230>
 800064c:	0040      	lsls	r0, r0, #1
 800064e:	4149      	adcs	r1, r1
 8000650:	bf28      	it	cs
 8000652:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000656:	bd30      	pop	{r4, r5, pc}
 8000658:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800065c:	bf3c      	itt	cc
 800065e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000662:	bd30      	popcc	{r4, r5, pc}
 8000664:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000668:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800066c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000670:	f04f 0000 	mov.w	r0, #0
 8000674:	bd30      	pop	{r4, r5, pc}
 8000676:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800067a:	bf1a      	itte	ne
 800067c:	4619      	movne	r1, r3
 800067e:	4610      	movne	r0, r2
 8000680:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000684:	bf1c      	itt	ne
 8000686:	460b      	movne	r3, r1
 8000688:	4602      	movne	r2, r0
 800068a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800068e:	bf06      	itte	eq
 8000690:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000694:	ea91 0f03 	teqeq	r1, r3
 8000698:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 800069c:	bd30      	pop	{r4, r5, pc}
 800069e:	bf00      	nop

080006a0 <__aeabi_ui2d>:
 80006a0:	f090 0f00 	teq	r0, #0
 80006a4:	bf04      	itt	eq
 80006a6:	2100      	moveq	r1, #0
 80006a8:	4770      	bxeq	lr
 80006aa:	b530      	push	{r4, r5, lr}
 80006ac:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006b0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006b4:	f04f 0500 	mov.w	r5, #0
 80006b8:	f04f 0100 	mov.w	r1, #0
 80006bc:	e750      	b.n	8000560 <__adddf3+0x138>
 80006be:	bf00      	nop

080006c0 <__aeabi_i2d>:
 80006c0:	f090 0f00 	teq	r0, #0
 80006c4:	bf04      	itt	eq
 80006c6:	2100      	moveq	r1, #0
 80006c8:	4770      	bxeq	lr
 80006ca:	b530      	push	{r4, r5, lr}
 80006cc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006d0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006d4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80006d8:	bf48      	it	mi
 80006da:	4240      	negmi	r0, r0
 80006dc:	f04f 0100 	mov.w	r1, #0
 80006e0:	e73e      	b.n	8000560 <__adddf3+0x138>
 80006e2:	bf00      	nop

080006e4 <__aeabi_f2d>:
 80006e4:	0042      	lsls	r2, r0, #1
 80006e6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80006ea:	ea4f 0131 	mov.w	r1, r1, rrx
 80006ee:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80006f2:	bf1f      	itttt	ne
 80006f4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80006f8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80006fc:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000700:	4770      	bxne	lr
 8000702:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000706:	bf08      	it	eq
 8000708:	4770      	bxeq	lr
 800070a:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800070e:	bf04      	itt	eq
 8000710:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000714:	4770      	bxeq	lr
 8000716:	b530      	push	{r4, r5, lr}
 8000718:	f44f 7460 	mov.w	r4, #896	; 0x380
 800071c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	e71c      	b.n	8000560 <__adddf3+0x138>
 8000726:	bf00      	nop

08000728 <__aeabi_ul2d>:
 8000728:	ea50 0201 	orrs.w	r2, r0, r1
 800072c:	bf08      	it	eq
 800072e:	4770      	bxeq	lr
 8000730:	b530      	push	{r4, r5, lr}
 8000732:	f04f 0500 	mov.w	r5, #0
 8000736:	e00a      	b.n	800074e <__aeabi_l2d+0x16>

08000738 <__aeabi_l2d>:
 8000738:	ea50 0201 	orrs.w	r2, r0, r1
 800073c:	bf08      	it	eq
 800073e:	4770      	bxeq	lr
 8000740:	b530      	push	{r4, r5, lr}
 8000742:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000746:	d502      	bpl.n	800074e <__aeabi_l2d+0x16>
 8000748:	4240      	negs	r0, r0
 800074a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800074e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000752:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000756:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800075a:	f43f aed8 	beq.w	800050e <__adddf3+0xe6>
 800075e:	f04f 0203 	mov.w	r2, #3
 8000762:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000766:	bf18      	it	ne
 8000768:	3203      	addne	r2, #3
 800076a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800076e:	bf18      	it	ne
 8000770:	3203      	addne	r2, #3
 8000772:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000776:	f1c2 0320 	rsb	r3, r2, #32
 800077a:	fa00 fc03 	lsl.w	ip, r0, r3
 800077e:	fa20 f002 	lsr.w	r0, r0, r2
 8000782:	fa01 fe03 	lsl.w	lr, r1, r3
 8000786:	ea40 000e 	orr.w	r0, r0, lr
 800078a:	fa21 f102 	lsr.w	r1, r1, r2
 800078e:	4414      	add	r4, r2
 8000790:	e6bd      	b.n	800050e <__adddf3+0xe6>
 8000792:	bf00      	nop

08000794 <__aeabi_d2iz>:
 8000794:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000798:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 800079c:	d215      	bcs.n	80007ca <__aeabi_d2iz+0x36>
 800079e:	d511      	bpl.n	80007c4 <__aeabi_d2iz+0x30>
 80007a0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80007a4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80007a8:	d912      	bls.n	80007d0 <__aeabi_d2iz+0x3c>
 80007aa:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80007ae:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80007b2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80007b6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80007ba:	fa23 f002 	lsr.w	r0, r3, r2
 80007be:	bf18      	it	ne
 80007c0:	4240      	negne	r0, r0
 80007c2:	4770      	bx	lr
 80007c4:	f04f 0000 	mov.w	r0, #0
 80007c8:	4770      	bx	lr
 80007ca:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80007ce:	d105      	bne.n	80007dc <__aeabi_d2iz+0x48>
 80007d0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 80007d4:	bf08      	it	eq
 80007d6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80007da:	4770      	bx	lr
 80007dc:	f04f 0000 	mov.w	r0, #0
 80007e0:	4770      	bx	lr
 80007e2:	bf00      	nop

080007e4 <__aeabi_uldivmod>:
 80007e4:	b953      	cbnz	r3, 80007fc <__aeabi_uldivmod+0x18>
 80007e6:	b94a      	cbnz	r2, 80007fc <__aeabi_uldivmod+0x18>
 80007e8:	2900      	cmp	r1, #0
 80007ea:	bf08      	it	eq
 80007ec:	2800      	cmpeq	r0, #0
 80007ee:	bf1c      	itt	ne
 80007f0:	f04f 31ff 	movne.w	r1, #4294967295
 80007f4:	f04f 30ff 	movne.w	r0, #4294967295
 80007f8:	f000 b96e 	b.w	8000ad8 <__aeabi_idiv0>
 80007fc:	f1ad 0c08 	sub.w	ip, sp, #8
 8000800:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000804:	f000 f806 	bl	8000814 <__udivmoddi4>
 8000808:	f8dd e004 	ldr.w	lr, [sp, #4]
 800080c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000810:	b004      	add	sp, #16
 8000812:	4770      	bx	lr

08000814 <__udivmoddi4>:
 8000814:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000818:	9d08      	ldr	r5, [sp, #32]
 800081a:	4604      	mov	r4, r0
 800081c:	468c      	mov	ip, r1
 800081e:	2b00      	cmp	r3, #0
 8000820:	f040 8083 	bne.w	800092a <__udivmoddi4+0x116>
 8000824:	428a      	cmp	r2, r1
 8000826:	4617      	mov	r7, r2
 8000828:	d947      	bls.n	80008ba <__udivmoddi4+0xa6>
 800082a:	fab2 f282 	clz	r2, r2
 800082e:	b142      	cbz	r2, 8000842 <__udivmoddi4+0x2e>
 8000830:	f1c2 0020 	rsb	r0, r2, #32
 8000834:	fa24 f000 	lsr.w	r0, r4, r0
 8000838:	4091      	lsls	r1, r2
 800083a:	4097      	lsls	r7, r2
 800083c:	ea40 0c01 	orr.w	ip, r0, r1
 8000840:	4094      	lsls	r4, r2
 8000842:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000846:	0c23      	lsrs	r3, r4, #16
 8000848:	fbbc f6f8 	udiv	r6, ip, r8
 800084c:	fa1f fe87 	uxth.w	lr, r7
 8000850:	fb08 c116 	mls	r1, r8, r6, ip
 8000854:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000858:	fb06 f10e 	mul.w	r1, r6, lr
 800085c:	4299      	cmp	r1, r3
 800085e:	d909      	bls.n	8000874 <__udivmoddi4+0x60>
 8000860:	18fb      	adds	r3, r7, r3
 8000862:	f106 30ff 	add.w	r0, r6, #4294967295
 8000866:	f080 8119 	bcs.w	8000a9c <__udivmoddi4+0x288>
 800086a:	4299      	cmp	r1, r3
 800086c:	f240 8116 	bls.w	8000a9c <__udivmoddi4+0x288>
 8000870:	3e02      	subs	r6, #2
 8000872:	443b      	add	r3, r7
 8000874:	1a5b      	subs	r3, r3, r1
 8000876:	b2a4      	uxth	r4, r4
 8000878:	fbb3 f0f8 	udiv	r0, r3, r8
 800087c:	fb08 3310 	mls	r3, r8, r0, r3
 8000880:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000884:	fb00 fe0e 	mul.w	lr, r0, lr
 8000888:	45a6      	cmp	lr, r4
 800088a:	d909      	bls.n	80008a0 <__udivmoddi4+0x8c>
 800088c:	193c      	adds	r4, r7, r4
 800088e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000892:	f080 8105 	bcs.w	8000aa0 <__udivmoddi4+0x28c>
 8000896:	45a6      	cmp	lr, r4
 8000898:	f240 8102 	bls.w	8000aa0 <__udivmoddi4+0x28c>
 800089c:	3802      	subs	r0, #2
 800089e:	443c      	add	r4, r7
 80008a0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80008a4:	eba4 040e 	sub.w	r4, r4, lr
 80008a8:	2600      	movs	r6, #0
 80008aa:	b11d      	cbz	r5, 80008b4 <__udivmoddi4+0xa0>
 80008ac:	40d4      	lsrs	r4, r2
 80008ae:	2300      	movs	r3, #0
 80008b0:	e9c5 4300 	strd	r4, r3, [r5]
 80008b4:	4631      	mov	r1, r6
 80008b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80008ba:	b902      	cbnz	r2, 80008be <__udivmoddi4+0xaa>
 80008bc:	deff      	udf	#255	; 0xff
 80008be:	fab2 f282 	clz	r2, r2
 80008c2:	2a00      	cmp	r2, #0
 80008c4:	d150      	bne.n	8000968 <__udivmoddi4+0x154>
 80008c6:	1bcb      	subs	r3, r1, r7
 80008c8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80008cc:	fa1f f887 	uxth.w	r8, r7
 80008d0:	2601      	movs	r6, #1
 80008d2:	fbb3 fcfe 	udiv	ip, r3, lr
 80008d6:	0c21      	lsrs	r1, r4, #16
 80008d8:	fb0e 331c 	mls	r3, lr, ip, r3
 80008dc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80008e0:	fb08 f30c 	mul.w	r3, r8, ip
 80008e4:	428b      	cmp	r3, r1
 80008e6:	d907      	bls.n	80008f8 <__udivmoddi4+0xe4>
 80008e8:	1879      	adds	r1, r7, r1
 80008ea:	f10c 30ff 	add.w	r0, ip, #4294967295
 80008ee:	d202      	bcs.n	80008f6 <__udivmoddi4+0xe2>
 80008f0:	428b      	cmp	r3, r1
 80008f2:	f200 80e9 	bhi.w	8000ac8 <__udivmoddi4+0x2b4>
 80008f6:	4684      	mov	ip, r0
 80008f8:	1ac9      	subs	r1, r1, r3
 80008fa:	b2a3      	uxth	r3, r4
 80008fc:	fbb1 f0fe 	udiv	r0, r1, lr
 8000900:	fb0e 1110 	mls	r1, lr, r0, r1
 8000904:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000908:	fb08 f800 	mul.w	r8, r8, r0
 800090c:	45a0      	cmp	r8, r4
 800090e:	d907      	bls.n	8000920 <__udivmoddi4+0x10c>
 8000910:	193c      	adds	r4, r7, r4
 8000912:	f100 33ff 	add.w	r3, r0, #4294967295
 8000916:	d202      	bcs.n	800091e <__udivmoddi4+0x10a>
 8000918:	45a0      	cmp	r8, r4
 800091a:	f200 80d9 	bhi.w	8000ad0 <__udivmoddi4+0x2bc>
 800091e:	4618      	mov	r0, r3
 8000920:	eba4 0408 	sub.w	r4, r4, r8
 8000924:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000928:	e7bf      	b.n	80008aa <__udivmoddi4+0x96>
 800092a:	428b      	cmp	r3, r1
 800092c:	d909      	bls.n	8000942 <__udivmoddi4+0x12e>
 800092e:	2d00      	cmp	r5, #0
 8000930:	f000 80b1 	beq.w	8000a96 <__udivmoddi4+0x282>
 8000934:	2600      	movs	r6, #0
 8000936:	e9c5 0100 	strd	r0, r1, [r5]
 800093a:	4630      	mov	r0, r6
 800093c:	4631      	mov	r1, r6
 800093e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000942:	fab3 f683 	clz	r6, r3
 8000946:	2e00      	cmp	r6, #0
 8000948:	d14a      	bne.n	80009e0 <__udivmoddi4+0x1cc>
 800094a:	428b      	cmp	r3, r1
 800094c:	d302      	bcc.n	8000954 <__udivmoddi4+0x140>
 800094e:	4282      	cmp	r2, r0
 8000950:	f200 80b8 	bhi.w	8000ac4 <__udivmoddi4+0x2b0>
 8000954:	1a84      	subs	r4, r0, r2
 8000956:	eb61 0103 	sbc.w	r1, r1, r3
 800095a:	2001      	movs	r0, #1
 800095c:	468c      	mov	ip, r1
 800095e:	2d00      	cmp	r5, #0
 8000960:	d0a8      	beq.n	80008b4 <__udivmoddi4+0xa0>
 8000962:	e9c5 4c00 	strd	r4, ip, [r5]
 8000966:	e7a5      	b.n	80008b4 <__udivmoddi4+0xa0>
 8000968:	f1c2 0320 	rsb	r3, r2, #32
 800096c:	fa20 f603 	lsr.w	r6, r0, r3
 8000970:	4097      	lsls	r7, r2
 8000972:	fa01 f002 	lsl.w	r0, r1, r2
 8000976:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800097a:	40d9      	lsrs	r1, r3
 800097c:	4330      	orrs	r0, r6
 800097e:	0c03      	lsrs	r3, r0, #16
 8000980:	fbb1 f6fe 	udiv	r6, r1, lr
 8000984:	fa1f f887 	uxth.w	r8, r7
 8000988:	fb0e 1116 	mls	r1, lr, r6, r1
 800098c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000990:	fb06 f108 	mul.w	r1, r6, r8
 8000994:	4299      	cmp	r1, r3
 8000996:	fa04 f402 	lsl.w	r4, r4, r2
 800099a:	d909      	bls.n	80009b0 <__udivmoddi4+0x19c>
 800099c:	18fb      	adds	r3, r7, r3
 800099e:	f106 3cff 	add.w	ip, r6, #4294967295
 80009a2:	f080 808d 	bcs.w	8000ac0 <__udivmoddi4+0x2ac>
 80009a6:	4299      	cmp	r1, r3
 80009a8:	f240 808a 	bls.w	8000ac0 <__udivmoddi4+0x2ac>
 80009ac:	3e02      	subs	r6, #2
 80009ae:	443b      	add	r3, r7
 80009b0:	1a5b      	subs	r3, r3, r1
 80009b2:	b281      	uxth	r1, r0
 80009b4:	fbb3 f0fe 	udiv	r0, r3, lr
 80009b8:	fb0e 3310 	mls	r3, lr, r0, r3
 80009bc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80009c0:	fb00 f308 	mul.w	r3, r0, r8
 80009c4:	428b      	cmp	r3, r1
 80009c6:	d907      	bls.n	80009d8 <__udivmoddi4+0x1c4>
 80009c8:	1879      	adds	r1, r7, r1
 80009ca:	f100 3cff 	add.w	ip, r0, #4294967295
 80009ce:	d273      	bcs.n	8000ab8 <__udivmoddi4+0x2a4>
 80009d0:	428b      	cmp	r3, r1
 80009d2:	d971      	bls.n	8000ab8 <__udivmoddi4+0x2a4>
 80009d4:	3802      	subs	r0, #2
 80009d6:	4439      	add	r1, r7
 80009d8:	1acb      	subs	r3, r1, r3
 80009da:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80009de:	e778      	b.n	80008d2 <__udivmoddi4+0xbe>
 80009e0:	f1c6 0c20 	rsb	ip, r6, #32
 80009e4:	fa03 f406 	lsl.w	r4, r3, r6
 80009e8:	fa22 f30c 	lsr.w	r3, r2, ip
 80009ec:	431c      	orrs	r4, r3
 80009ee:	fa20 f70c 	lsr.w	r7, r0, ip
 80009f2:	fa01 f306 	lsl.w	r3, r1, r6
 80009f6:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80009fa:	fa21 f10c 	lsr.w	r1, r1, ip
 80009fe:	431f      	orrs	r7, r3
 8000a00:	0c3b      	lsrs	r3, r7, #16
 8000a02:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a06:	fa1f f884 	uxth.w	r8, r4
 8000a0a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000a0e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000a12:	fb09 fa08 	mul.w	sl, r9, r8
 8000a16:	458a      	cmp	sl, r1
 8000a18:	fa02 f206 	lsl.w	r2, r2, r6
 8000a1c:	fa00 f306 	lsl.w	r3, r0, r6
 8000a20:	d908      	bls.n	8000a34 <__udivmoddi4+0x220>
 8000a22:	1861      	adds	r1, r4, r1
 8000a24:	f109 30ff 	add.w	r0, r9, #4294967295
 8000a28:	d248      	bcs.n	8000abc <__udivmoddi4+0x2a8>
 8000a2a:	458a      	cmp	sl, r1
 8000a2c:	d946      	bls.n	8000abc <__udivmoddi4+0x2a8>
 8000a2e:	f1a9 0902 	sub.w	r9, r9, #2
 8000a32:	4421      	add	r1, r4
 8000a34:	eba1 010a 	sub.w	r1, r1, sl
 8000a38:	b2bf      	uxth	r7, r7
 8000a3a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000a3e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000a42:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000a46:	fb00 f808 	mul.w	r8, r0, r8
 8000a4a:	45b8      	cmp	r8, r7
 8000a4c:	d907      	bls.n	8000a5e <__udivmoddi4+0x24a>
 8000a4e:	19e7      	adds	r7, r4, r7
 8000a50:	f100 31ff 	add.w	r1, r0, #4294967295
 8000a54:	d22e      	bcs.n	8000ab4 <__udivmoddi4+0x2a0>
 8000a56:	45b8      	cmp	r8, r7
 8000a58:	d92c      	bls.n	8000ab4 <__udivmoddi4+0x2a0>
 8000a5a:	3802      	subs	r0, #2
 8000a5c:	4427      	add	r7, r4
 8000a5e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000a62:	eba7 0708 	sub.w	r7, r7, r8
 8000a66:	fba0 8902 	umull	r8, r9, r0, r2
 8000a6a:	454f      	cmp	r7, r9
 8000a6c:	46c6      	mov	lr, r8
 8000a6e:	4649      	mov	r1, r9
 8000a70:	d31a      	bcc.n	8000aa8 <__udivmoddi4+0x294>
 8000a72:	d017      	beq.n	8000aa4 <__udivmoddi4+0x290>
 8000a74:	b15d      	cbz	r5, 8000a8e <__udivmoddi4+0x27a>
 8000a76:	ebb3 020e 	subs.w	r2, r3, lr
 8000a7a:	eb67 0701 	sbc.w	r7, r7, r1
 8000a7e:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000a82:	40f2      	lsrs	r2, r6
 8000a84:	ea4c 0202 	orr.w	r2, ip, r2
 8000a88:	40f7      	lsrs	r7, r6
 8000a8a:	e9c5 2700 	strd	r2, r7, [r5]
 8000a8e:	2600      	movs	r6, #0
 8000a90:	4631      	mov	r1, r6
 8000a92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a96:	462e      	mov	r6, r5
 8000a98:	4628      	mov	r0, r5
 8000a9a:	e70b      	b.n	80008b4 <__udivmoddi4+0xa0>
 8000a9c:	4606      	mov	r6, r0
 8000a9e:	e6e9      	b.n	8000874 <__udivmoddi4+0x60>
 8000aa0:	4618      	mov	r0, r3
 8000aa2:	e6fd      	b.n	80008a0 <__udivmoddi4+0x8c>
 8000aa4:	4543      	cmp	r3, r8
 8000aa6:	d2e5      	bcs.n	8000a74 <__udivmoddi4+0x260>
 8000aa8:	ebb8 0e02 	subs.w	lr, r8, r2
 8000aac:	eb69 0104 	sbc.w	r1, r9, r4
 8000ab0:	3801      	subs	r0, #1
 8000ab2:	e7df      	b.n	8000a74 <__udivmoddi4+0x260>
 8000ab4:	4608      	mov	r0, r1
 8000ab6:	e7d2      	b.n	8000a5e <__udivmoddi4+0x24a>
 8000ab8:	4660      	mov	r0, ip
 8000aba:	e78d      	b.n	80009d8 <__udivmoddi4+0x1c4>
 8000abc:	4681      	mov	r9, r0
 8000abe:	e7b9      	b.n	8000a34 <__udivmoddi4+0x220>
 8000ac0:	4666      	mov	r6, ip
 8000ac2:	e775      	b.n	80009b0 <__udivmoddi4+0x19c>
 8000ac4:	4630      	mov	r0, r6
 8000ac6:	e74a      	b.n	800095e <__udivmoddi4+0x14a>
 8000ac8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000acc:	4439      	add	r1, r7
 8000ace:	e713      	b.n	80008f8 <__udivmoddi4+0xe4>
 8000ad0:	3802      	subs	r0, #2
 8000ad2:	443c      	add	r4, r7
 8000ad4:	e724      	b.n	8000920 <__udivmoddi4+0x10c>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_idiv0>:
 8000ad8:	4770      	bx	lr
 8000ada:	bf00      	nop

08000adc <M_CAN_Filter_Init>:

#include "M_CAN_FilterSetup.h"


void M_CAN_Filter_Init(M_CAN_Filter_Typedef *pFilt_Cfg, CAN_HandleTypeDef *hCAN)
{
 8000adc:	b510      	push	{r4, lr}
 8000ade:	460c      	mov	r4, r1

	pFilt_Cfg->FilterConf.FilterBank = 0;
 8000ae0:	2300      	movs	r3, #0
 8000ae2:	6143      	str	r3, [r0, #20]
	pFilt_Cfg->FilterConf.FilterMode = CAN_FILTERMODE_IDMASK;
 8000ae4:	6183      	str	r3, [r0, #24]
	pFilt_Cfg->FilterConf.FilterScale = CAN_FILTERSCALE_32BIT;
 8000ae6:	2201      	movs	r2, #1
 8000ae8:	61c2      	str	r2, [r0, #28]

	pFilt_Cfg->FilterConf.FilterIdHigh = 0x0000;
 8000aea:	6003      	str	r3, [r0, #0]
	pFilt_Cfg->FilterConf.FilterIdLow = 0x0000;
 8000aec:	6043      	str	r3, [r0, #4]

	pFilt_Cfg->FilterConf.FilterMaskIdHigh = 0x0000;
 8000aee:	6083      	str	r3, [r0, #8]
	pFilt_Cfg->FilterConf.FilterMaskIdLow = 0x0000;
 8000af0:	60c3      	str	r3, [r0, #12]
	pFilt_Cfg->FilterConf.FilterFIFOAssignment = CAN_RX_FIFO0;
 8000af2:	6103      	str	r3, [r0, #16]

	pFilt_Cfg->FilterConf.FilterActivation = ENABLE;
 8000af4:	6202      	str	r2, [r0, #32]
	pFilt_Cfg->FilterConf.SlaveStartFilterBank = 0;
 8000af6:	6243      	str	r3, [r0, #36]	; 0x24

	HAL_CAN_ConfigFilter(hCAN, &pFilt_Cfg->FilterConf);
 8000af8:	4601      	mov	r1, r0
 8000afa:	4620      	mov	r0, r4
 8000afc:	f001 f85a 	bl	8001bb4 <HAL_CAN_ConfigFilter>
	HAL_CAN_ActivateNotification(hCAN, CAN_IT_RX_FIFO0_MSG_PENDING);
 8000b00:	2102      	movs	r1, #2
 8000b02:	4620      	mov	r0, r4
 8000b04:	f001 fa33 	bl	8001f6e <HAL_CAN_ActivateNotification>


}
 8000b08:	bd10      	pop	{r4, pc}
	...

08000b0c <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000b0c:	b500      	push	{lr}
 8000b0e:	b085      	sub	sp, #20

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000b10:	2300      	movs	r3, #0
 8000b12:	9300      	str	r3, [sp, #0]
 8000b14:	9301      	str	r3, [sp, #4]
 8000b16:	9302      	str	r3, [sp, #8]
 8000b18:	9303      	str	r3, [sp, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000b1a:	482b      	ldr	r0, [pc, #172]	; (8000bc8 <MX_ADC1_Init+0xbc>)
 8000b1c:	4a2b      	ldr	r2, [pc, #172]	; (8000bcc <MX_ADC1_Init+0xc0>)
 8000b1e:	6002      	str	r2, [r0, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8000b20:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8000b24:	6042      	str	r2, [r0, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000b26:	6083      	str	r3, [r0, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8000b28:	2201      	movs	r2, #1
 8000b2a:	6102      	str	r2, [r0, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000b2c:	7602      	strb	r2, [r0, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000b2e:	f880 3020 	strb.w	r3, [r0, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000b32:	62c3      	str	r3, [r0, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000b34:	4926      	ldr	r1, [pc, #152]	; (8000bd0 <MX_ADC1_Init+0xc4>)
 8000b36:	6281      	str	r1, [r0, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000b38:	60c3      	str	r3, [r0, #12]
  hadc1.Init.NbrOfConversion = 5;
 8000b3a:	2105      	movs	r1, #5
 8000b3c:	61c1      	str	r1, [r0, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000b3e:	f880 2030 	strb.w	r2, [r0, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000b42:	6143      	str	r3, [r0, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000b44:	f000 fcfe 	bl	8001544 <HAL_ADC_Init>
 8000b48:	bb60      	cbnz	r0, 8000ba4 <MX_ADC1_Init+0x98>
    Error_Handler();
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000b4a:	2301      	movs	r3, #1
 8000b4c:	9300      	str	r3, [sp, #0]
  sConfig.Rank = 1;
 8000b4e:	9301      	str	r3, [sp, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8000b50:	2307      	movs	r3, #7
 8000b52:	9302      	str	r3, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000b54:	4669      	mov	r1, sp
 8000b56:	481c      	ldr	r0, [pc, #112]	; (8000bc8 <MX_ADC1_Init+0xbc>)
 8000b58:	f000 fed2 	bl	8001900 <HAL_ADC_ConfigChannel>
 8000b5c:	bb28      	cbnz	r0, 8000baa <MX_ADC1_Init+0x9e>
    Error_Handler();
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000b5e:	2302      	movs	r3, #2
 8000b60:	9300      	str	r3, [sp, #0]
  sConfig.Rank = 2;
 8000b62:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000b64:	4669      	mov	r1, sp
 8000b66:	4818      	ldr	r0, [pc, #96]	; (8000bc8 <MX_ADC1_Init+0xbc>)
 8000b68:	f000 feca 	bl	8001900 <HAL_ADC_ConfigChannel>
 8000b6c:	bb00      	cbnz	r0, 8000bb0 <MX_ADC1_Init+0xa4>
    Error_Handler();
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000b6e:	2303      	movs	r3, #3
 8000b70:	9300      	str	r3, [sp, #0]
  sConfig.Rank = 3;
 8000b72:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000b74:	4669      	mov	r1, sp
 8000b76:	4814      	ldr	r0, [pc, #80]	; (8000bc8 <MX_ADC1_Init+0xbc>)
 8000b78:	f000 fec2 	bl	8001900 <HAL_ADC_ConfigChannel>
 8000b7c:	b9d8      	cbnz	r0, 8000bb6 <MX_ADC1_Init+0xaa>
    Error_Handler();
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000b7e:	2304      	movs	r3, #4
 8000b80:	9300      	str	r3, [sp, #0]
  sConfig.Rank = 4;
 8000b82:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000b84:	4669      	mov	r1, sp
 8000b86:	4810      	ldr	r0, [pc, #64]	; (8000bc8 <MX_ADC1_Init+0xbc>)
 8000b88:	f000 feba 	bl	8001900 <HAL_ADC_ConfigChannel>
 8000b8c:	b9b0      	cbnz	r0, 8000bbc <MX_ADC1_Init+0xb0>
    Error_Handler();
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000b8e:	2305      	movs	r3, #5
 8000b90:	9300      	str	r3, [sp, #0]
  sConfig.Rank = 5;
 8000b92:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000b94:	4669      	mov	r1, sp
 8000b96:	480c      	ldr	r0, [pc, #48]	; (8000bc8 <MX_ADC1_Init+0xbc>)
 8000b98:	f000 feb2 	bl	8001900 <HAL_ADC_ConfigChannel>
 8000b9c:	b988      	cbnz	r0, 8000bc2 <MX_ADC1_Init+0xb6>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000b9e:	b005      	add	sp, #20
 8000ba0:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8000ba4:	f000 fb0a 	bl	80011bc <Error_Handler>
 8000ba8:	e7cf      	b.n	8000b4a <MX_ADC1_Init+0x3e>
    Error_Handler();
 8000baa:	f000 fb07 	bl	80011bc <Error_Handler>
 8000bae:	e7d6      	b.n	8000b5e <MX_ADC1_Init+0x52>
    Error_Handler();
 8000bb0:	f000 fb04 	bl	80011bc <Error_Handler>
 8000bb4:	e7db      	b.n	8000b6e <MX_ADC1_Init+0x62>
    Error_Handler();
 8000bb6:	f000 fb01 	bl	80011bc <Error_Handler>
 8000bba:	e7e0      	b.n	8000b7e <MX_ADC1_Init+0x72>
    Error_Handler();
 8000bbc:	f000 fafe 	bl	80011bc <Error_Handler>
 8000bc0:	e7e5      	b.n	8000b8e <MX_ADC1_Init+0x82>
    Error_Handler();
 8000bc2:	f000 fafb 	bl	80011bc <Error_Handler>
}
 8000bc6:	e7ea      	b.n	8000b9e <MX_ADC1_Init+0x92>
 8000bc8:	20000034 	.word	0x20000034
 8000bcc:	40012000 	.word	0x40012000
 8000bd0:	0f000001 	.word	0x0f000001

08000bd4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000bd4:	b530      	push	{r4, r5, lr}
 8000bd6:	b089      	sub	sp, #36	; 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bd8:	2300      	movs	r3, #0
 8000bda:	9303      	str	r3, [sp, #12]
 8000bdc:	9304      	str	r3, [sp, #16]
 8000bde:	9305      	str	r3, [sp, #20]
 8000be0:	9306      	str	r3, [sp, #24]
 8000be2:	9307      	str	r3, [sp, #28]
  if(adcHandle->Instance==ADC1)
 8000be4:	6802      	ldr	r2, [r0, #0]
 8000be6:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000bea:	f503 3390 	add.w	r3, r3, #73728	; 0x12000
 8000bee:	429a      	cmp	r2, r3
 8000bf0:	d001      	beq.n	8000bf6 <HAL_ADC_MspInit+0x22>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000bf2:	b009      	add	sp, #36	; 0x24
 8000bf4:	bd30      	pop	{r4, r5, pc}
 8000bf6:	4604      	mov	r4, r0
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000bf8:	2500      	movs	r5, #0
 8000bfa:	9501      	str	r5, [sp, #4]
 8000bfc:	f503 338c 	add.w	r3, r3, #71680	; 0x11800
 8000c00:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000c02:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000c06:	645a      	str	r2, [r3, #68]	; 0x44
 8000c08:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000c0a:	f402 7280 	and.w	r2, r2, #256	; 0x100
 8000c0e:	9201      	str	r2, [sp, #4]
 8000c10:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c12:	9502      	str	r5, [sp, #8]
 8000c14:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000c16:	f042 0201 	orr.w	r2, r2, #1
 8000c1a:	631a      	str	r2, [r3, #48]	; 0x30
 8000c1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c1e:	f003 0301 	and.w	r3, r3, #1
 8000c22:	9302      	str	r3, [sp, #8]
 8000c24:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 8000c26:	233e      	movs	r3, #62	; 0x3e
 8000c28:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000c2a:	2303      	movs	r3, #3
 8000c2c:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c2e:	9505      	str	r5, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c30:	a903      	add	r1, sp, #12
 8000c32:	4810      	ldr	r0, [pc, #64]	; (8000c74 <HAL_ADC_MspInit+0xa0>)
 8000c34:	f001 fd34 	bl	80026a0 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA2_Stream0;
 8000c38:	480f      	ldr	r0, [pc, #60]	; (8000c78 <HAL_ADC_MspInit+0xa4>)
 8000c3a:	4b10      	ldr	r3, [pc, #64]	; (8000c7c <HAL_ADC_MspInit+0xa8>)
 8000c3c:	6003      	str	r3, [r0, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8000c3e:	6045      	str	r5, [r0, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000c40:	6085      	str	r5, [r0, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000c42:	60c5      	str	r5, [r0, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000c44:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000c48:	6103      	str	r3, [r0, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000c4a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000c4e:	6143      	str	r3, [r0, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000c50:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000c54:	6183      	str	r3, [r0, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000c56:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000c5a:	61c3      	str	r3, [r0, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000c5c:	6205      	str	r5, [r0, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000c5e:	6245      	str	r5, [r0, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000c60:	f001 fb52 	bl	8002308 <HAL_DMA_Init>
 8000c64:	b918      	cbnz	r0, 8000c6e <HAL_ADC_MspInit+0x9a>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000c66:	4b04      	ldr	r3, [pc, #16]	; (8000c78 <HAL_ADC_MspInit+0xa4>)
 8000c68:	63a3      	str	r3, [r4, #56]	; 0x38
 8000c6a:	639c      	str	r4, [r3, #56]	; 0x38
}
 8000c6c:	e7c1      	b.n	8000bf2 <HAL_ADC_MspInit+0x1e>
      Error_Handler();
 8000c6e:	f000 faa5 	bl	80011bc <Error_Handler>
 8000c72:	e7f8      	b.n	8000c66 <HAL_ADC_MspInit+0x92>
 8000c74:	40020000 	.word	0x40020000
 8000c78:	2000007c 	.word	0x2000007c
 8000c7c:	40026410 	.word	0x40026410

08000c80 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8000c80:	b508      	push	{r3, lr}
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8000c82:	480d      	ldr	r0, [pc, #52]	; (8000cb8 <MX_CAN1_Init+0x38>)
 8000c84:	4b0d      	ldr	r3, [pc, #52]	; (8000cbc <MX_CAN1_Init+0x3c>)
 8000c86:	6003      	str	r3, [r0, #0]
  hcan1.Init.Prescaler = 3;
 8000c88:	2303      	movs	r3, #3
 8000c8a:	6043      	str	r3, [r0, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	6083      	str	r3, [r0, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000c90:	60c3      	str	r3, [r0, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_11TQ;
 8000c92:	f44f 2220 	mov.w	r2, #655360	; 0xa0000
 8000c96:	6102      	str	r2, [r0, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8000c98:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8000c9c:	6142      	str	r2, [r0, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000c9e:	7603      	strb	r3, [r0, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8000ca0:	7643      	strb	r3, [r0, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8000ca2:	7683      	strb	r3, [r0, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8000ca4:	76c3      	strb	r3, [r0, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000ca6:	7703      	strb	r3, [r0, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8000ca8:	7743      	strb	r3, [r0, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8000caa:	f000 fef3 	bl	8001a94 <HAL_CAN_Init>
 8000cae:	b900      	cbnz	r0, 8000cb2 <MX_CAN1_Init+0x32>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8000cb0:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000cb2:	f000 fa83 	bl	80011bc <Error_Handler>
}
 8000cb6:	e7fb      	b.n	8000cb0 <MX_CAN1_Init+0x30>
 8000cb8:	200000dc 	.word	0x200000dc
 8000cbc:	40006400 	.word	0x40006400

08000cc0 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8000cc0:	b510      	push	{r4, lr}
 8000cc2:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	9303      	str	r3, [sp, #12]
 8000cc8:	9304      	str	r3, [sp, #16]
 8000cca:	9305      	str	r3, [sp, #20]
 8000ccc:	9306      	str	r3, [sp, #24]
 8000cce:	9307      	str	r3, [sp, #28]
  if(canHandle->Instance==CAN1)
 8000cd0:	6802      	ldr	r2, [r0, #0]
 8000cd2:	4b19      	ldr	r3, [pc, #100]	; (8000d38 <HAL_CAN_MspInit+0x78>)
 8000cd4:	429a      	cmp	r2, r3
 8000cd6:	d001      	beq.n	8000cdc <HAL_CAN_MspInit+0x1c>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8000cd8:	b008      	add	sp, #32
 8000cda:	bd10      	pop	{r4, pc}
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000cdc:	2400      	movs	r4, #0
 8000cde:	9401      	str	r4, [sp, #4]
 8000ce0:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 8000ce4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000ce6:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8000cea:	641a      	str	r2, [r3, #64]	; 0x40
 8000cec:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000cee:	f002 7200 	and.w	r2, r2, #33554432	; 0x2000000
 8000cf2:	9201      	str	r2, [sp, #4]
 8000cf4:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cf6:	9402      	str	r4, [sp, #8]
 8000cf8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000cfa:	f042 0201 	orr.w	r2, r2, #1
 8000cfe:	631a      	str	r2, [r3, #48]	; 0x30
 8000d00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d02:	f003 0301 	and.w	r3, r3, #1
 8000d06:	9302      	str	r3, [sp, #8]
 8000d08:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000d0a:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000d0e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d10:	2302      	movs	r3, #2
 8000d12:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d14:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d16:	2303      	movs	r3, #3
 8000d18:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8000d1a:	2309      	movs	r3, #9
 8000d1c:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d1e:	a903      	add	r1, sp, #12
 8000d20:	4806      	ldr	r0, [pc, #24]	; (8000d3c <HAL_CAN_MspInit+0x7c>)
 8000d22:	f001 fcbd 	bl	80026a0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8000d26:	4622      	mov	r2, r4
 8000d28:	4621      	mov	r1, r4
 8000d2a:	2014      	movs	r0, #20
 8000d2c:	f001 fa76 	bl	800221c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8000d30:	2014      	movs	r0, #20
 8000d32:	f001 faa5 	bl	8002280 <HAL_NVIC_EnableIRQ>
}
 8000d36:	e7cf      	b.n	8000cd8 <HAL_CAN_MspInit+0x18>
 8000d38:	40006400 	.word	0x40006400
 8000d3c:	40020000 	.word	0x40020000

08000d40 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000d40:	b500      	push	{lr}
 8000d42:	b083      	sub	sp, #12

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000d44:	2100      	movs	r1, #0
 8000d46:	9101      	str	r1, [sp, #4]
 8000d48:	4b09      	ldr	r3, [pc, #36]	; (8000d70 <MX_DMA_Init+0x30>)
 8000d4a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000d4c:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8000d50:	631a      	str	r2, [r3, #48]	; 0x30
 8000d52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d54:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000d58:	9301      	str	r3, [sp, #4]
 8000d5a:	9b01      	ldr	r3, [sp, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8000d5c:	460a      	mov	r2, r1
 8000d5e:	2038      	movs	r0, #56	; 0x38
 8000d60:	f001 fa5c 	bl	800221c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000d64:	2038      	movs	r0, #56	; 0x38
 8000d66:	f001 fa8b 	bl	8002280 <HAL_NVIC_EnableIRQ>

}
 8000d6a:	b003      	add	sp, #12
 8000d6c:	f85d fb04 	ldr.w	pc, [sp], #4
 8000d70:	40023800 	.word	0x40023800

08000d74 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000d74:	b530      	push	{r4, r5, lr}
 8000d76:	b089      	sub	sp, #36	; 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d78:	2400      	movs	r4, #0
 8000d7a:	9403      	str	r4, [sp, #12]
 8000d7c:	9404      	str	r4, [sp, #16]
 8000d7e:	9405      	str	r4, [sp, #20]
 8000d80:	9406      	str	r4, [sp, #24]
 8000d82:	9407      	str	r4, [sp, #28]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d84:	9400      	str	r4, [sp, #0]
 8000d86:	4b19      	ldr	r3, [pc, #100]	; (8000dec <MX_GPIO_Init+0x78>)
 8000d88:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000d8a:	f042 0204 	orr.w	r2, r2, #4
 8000d8e:	631a      	str	r2, [r3, #48]	; 0x30
 8000d90:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000d92:	f002 0204 	and.w	r2, r2, #4
 8000d96:	9200      	str	r2, [sp, #0]
 8000d98:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000d9a:	9401      	str	r4, [sp, #4]
 8000d9c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000d9e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000da2:	631a      	str	r2, [r3, #48]	; 0x30
 8000da4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000da6:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8000daa:	9201      	str	r2, [sp, #4]
 8000dac:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dae:	9402      	str	r4, [sp, #8]
 8000db0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000db2:	f042 0201 	orr.w	r2, r2, #1
 8000db6:	631a      	str	r2, [r3, #48]	; 0x30
 8000db8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dba:	f003 0301 	and.w	r3, r3, #1
 8000dbe:	9302      	str	r3, [sp, #8]
 8000dc0:	9b02      	ldr	r3, [sp, #8]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, Dir1_Pin|Dir2_Pin|GPIO_PIN_9, GPIO_PIN_RESET);
 8000dc2:	4d0b      	ldr	r5, [pc, #44]	; (8000df0 <MX_GPIO_Init+0x7c>)
 8000dc4:	4622      	mov	r2, r4
 8000dc6:	f44f 41c4 	mov.w	r1, #25088	; 0x6200
 8000dca:	4628      	mov	r0, r5
 8000dcc:	f001 fd60 	bl	8002890 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PC9 */
  GPIO_InitStruct.Pin = Dir1_Pin|Dir2_Pin|GPIO_PIN_9;
 8000dd0:	f44f 43c4 	mov.w	r3, #25088	; 0x6200
 8000dd4:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dd6:	2301      	movs	r3, #1
 8000dd8:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dda:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ddc:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000dde:	a903      	add	r1, sp, #12
 8000de0:	4628      	mov	r0, r5
 8000de2:	f001 fc5d 	bl	80026a0 <HAL_GPIO_Init>

}
 8000de6:	b009      	add	sp, #36	; 0x24
 8000de8:	bd30      	pop	{r4, r5, pc}
 8000dea:	bf00      	nop
 8000dec:	40023800 	.word	0x40023800
 8000df0:	40020800 	.word	0x40020800

08000df4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000df4:	b500      	push	{lr}
 8000df6:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000df8:	2230      	movs	r2, #48	; 0x30
 8000dfa:	2100      	movs	r1, #0
 8000dfc:	a808      	add	r0, sp, #32
 8000dfe:	f002 fc15 	bl	800362c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e02:	2300      	movs	r3, #0
 8000e04:	9303      	str	r3, [sp, #12]
 8000e06:	9304      	str	r3, [sp, #16]
 8000e08:	9305      	str	r3, [sp, #20]
 8000e0a:	9306      	str	r3, [sp, #24]
 8000e0c:	9307      	str	r3, [sp, #28]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e0e:	9301      	str	r3, [sp, #4]
 8000e10:	4a21      	ldr	r2, [pc, #132]	; (8000e98 <SystemClock_Config+0xa4>)
 8000e12:	6c11      	ldr	r1, [r2, #64]	; 0x40
 8000e14:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8000e18:	6411      	str	r1, [r2, #64]	; 0x40
 8000e1a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8000e1c:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 8000e20:	9201      	str	r2, [sp, #4]
 8000e22:	9a01      	ldr	r2, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000e24:	9302      	str	r3, [sp, #8]
 8000e26:	4b1d      	ldr	r3, [pc, #116]	; (8000e9c <SystemClock_Config+0xa8>)
 8000e28:	681a      	ldr	r2, [r3, #0]
 8000e2a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8000e2e:	601a      	str	r2, [r3, #0]
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000e36:	9302      	str	r3, [sp, #8]
 8000e38:	9b02      	ldr	r3, [sp, #8]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000e3a:	2301      	movs	r3, #1
 8000e3c:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000e3e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000e42:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e44:	2202      	movs	r2, #2
 8000e46:	920e      	str	r2, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000e48:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000e4c:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000e4e:	2304      	movs	r3, #4
 8000e50:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000e52:	21a8      	movs	r1, #168	; 0xa8
 8000e54:	9111      	str	r1, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000e56:	9212      	str	r2, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000e58:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e5a:	a808      	add	r0, sp, #32
 8000e5c:	f001 fd28 	bl	80028b0 <HAL_RCC_OscConfig>
 8000e60:	b9a8      	cbnz	r0, 8000e8e <SystemClock_Config+0x9a>
    Error_Handler();
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e62:	230f      	movs	r3, #15
 8000e64:	9303      	str	r3, [sp, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e66:	2302      	movs	r3, #2
 8000e68:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000e6e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000e72:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000e74:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e78:	9307      	str	r3, [sp, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000e7a:	2105      	movs	r1, #5
 8000e7c:	a803      	add	r0, sp, #12
 8000e7e:	f001 ff81 	bl	8002d84 <HAL_RCC_ClockConfig>
 8000e82:	b930      	cbnz	r0, 8000e92 <SystemClock_Config+0x9e>
    Error_Handler();
  }

  /** Enables the Clock Security System
  */
  HAL_RCC_EnableCSS();
 8000e84:	f001 ff12 	bl	8002cac <HAL_RCC_EnableCSS>
}
 8000e88:	b015      	add	sp, #84	; 0x54
 8000e8a:	f85d fb04 	ldr.w	pc, [sp], #4
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e8e:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e90:	e7fe      	b.n	8000e90 <SystemClock_Config+0x9c>
 8000e92:	b672      	cpsid	i
 8000e94:	e7fe      	b.n	8000e94 <SystemClock_Config+0xa0>
 8000e96:	bf00      	nop
 8000e98:	40023800 	.word	0x40023800
 8000e9c:	40007000 	.word	0x40007000

08000ea0 <HAL_ADC_ConvCpltCallback>:
	adcRead[0] = (adcBuff[0] >> 0)  & 0xFFFF;
 8000ea0:	4906      	ldr	r1, [pc, #24]	; (8000ebc <HAL_ADC_ConvCpltCallback+0x1c>)
 8000ea2:	680a      	ldr	r2, [r1, #0]
 8000ea4:	4b06      	ldr	r3, [pc, #24]	; (8000ec0 <HAL_ADC_ConvCpltCallback+0x20>)
 8000ea6:	801a      	strh	r2, [r3, #0]
	adcRead[1] = (adcBuff[0] >> 16) & 0xFFFF;
 8000ea8:	0c12      	lsrs	r2, r2, #16
 8000eaa:	805a      	strh	r2, [r3, #2]
	adcRead[2] = (adcBuff[1] >> 0)  & 0xFFFF;
 8000eac:	684a      	ldr	r2, [r1, #4]
 8000eae:	809a      	strh	r2, [r3, #4]
	adcRead[3] = (adcBuff[1] >> 16) & 0xFFFF;
 8000eb0:	0c12      	lsrs	r2, r2, #16
 8000eb2:	80da      	strh	r2, [r3, #6]
	adcRead[4] = (adcBuff[2] >> 0)  & 0xFFFF;
 8000eb4:	688a      	ldr	r2, [r1, #8]
 8000eb6:	811a      	strh	r2, [r3, #8]
}
 8000eb8:	4770      	bx	lr
 8000eba:	bf00      	nop
 8000ebc:	20000200 	.word	0x20000200
 8000ec0:	20000184 	.word	0x20000184

08000ec4 <motor_pwm>:
{
 8000ec4:	b538      	push	{r3, r4, r5, lr}
	if (pwm > 0) {
 8000ec6:	1e04      	subs	r4, r0, #0
 8000ec8:	dd12      	ble.n	8000ef0 <motor_pwm+0x2c>
		HAL_GPIO_WritePin(Dir1_GPIO_Port, Dir1_Pin, GPIO_PIN_RESET);
 8000eca:	4d10      	ldr	r5, [pc, #64]	; (8000f0c <motor_pwm+0x48>)
 8000ecc:	2200      	movs	r2, #0
 8000ece:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ed2:	4628      	mov	r0, r5
 8000ed4:	f001 fcdc 	bl	8002890 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(Dir2_GPIO_Port, Dir2_Pin, GPIO_PIN_SET);
 8000ed8:	2201      	movs	r2, #1
 8000eda:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000ede:	4628      	mov	r0, r5
 8000ee0:	f001 fcd6 	bl	8002890 <HAL_GPIO_WritePin>
	TIM3->CCR1 = abs(pwm);
 8000ee4:	2c00      	cmp	r4, #0
 8000ee6:	bfb8      	it	lt
 8000ee8:	4264      	neglt	r4, r4
 8000eea:	4b09      	ldr	r3, [pc, #36]	; (8000f10 <motor_pwm+0x4c>)
 8000eec:	635c      	str	r4, [r3, #52]	; 0x34
}
 8000eee:	bd38      	pop	{r3, r4, r5, pc}
		HAL_GPIO_WritePin(Dir1_GPIO_Port, Dir1_Pin, GPIO_PIN_SET);
 8000ef0:	4d06      	ldr	r5, [pc, #24]	; (8000f0c <motor_pwm+0x48>)
 8000ef2:	2201      	movs	r2, #1
 8000ef4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ef8:	4628      	mov	r0, r5
 8000efa:	f001 fcc9 	bl	8002890 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(Dir2_GPIO_Port, Dir2_Pin, GPIO_PIN_RESET);
 8000efe:	2200      	movs	r2, #0
 8000f00:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000f04:	4628      	mov	r0, r5
 8000f06:	f001 fcc3 	bl	8002890 <HAL_GPIO_WritePin>
 8000f0a:	e7eb      	b.n	8000ee4 <motor_pwm+0x20>
 8000f0c:	40020800 	.word	0x40020800
 8000f10:	40000400 	.word	0x40000400
 8000f14:	00000000 	.word	0x00000000

08000f18 <main>:
{
 8000f18:	b580      	push	{r7, lr}
  HAL_Init();
 8000f1a:	f000 fae7 	bl	80014ec <HAL_Init>
  SystemClock_Config();
 8000f1e:	f7ff ff69 	bl	8000df4 <SystemClock_Config>
  MX_GPIO_Init();
 8000f22:	f7ff ff27 	bl	8000d74 <MX_GPIO_Init>
  MX_DMA_Init();
 8000f26:	f7ff ff0b 	bl	8000d40 <MX_DMA_Init>
  MX_ADC1_Init();
 8000f2a:	f7ff fdef 	bl	8000b0c <MX_ADC1_Init>
  MX_TIM3_Init();
 8000f2e:	f000 fa4b 	bl	80013c8 <MX_TIM3_Init>
  MX_CAN1_Init();
 8000f32:	f7ff fea5 	bl	8000c80 <MX_CAN1_Init>
  MX_TIM1_Init();
 8000f36:	f000 f991 	bl	800125c <MX_TIM1_Init>
  HAL_ADC_Start_DMA(&hadc1, adcBuff, 5);
 8000f3a:	2205      	movs	r2, #5
 8000f3c:	4968      	ldr	r1, [pc, #416]	; (80010e0 <main+0x1c8>)
 8000f3e:	4869      	ldr	r0, [pc, #420]	; (80010e4 <main+0x1cc>)
 8000f40:	f000 fbc2 	bl	80016c8 <HAL_ADC_Start_DMA>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8000f44:	2100      	movs	r1, #0
 8000f46:	4868      	ldr	r0, [pc, #416]	; (80010e8 <main+0x1d0>)
 8000f48:	f002 fa34 	bl	80033b4 <HAL_TIM_PWM_Start>
  M_CAN_Filter_Init(&CAN_Rx_Filter, &hcan1);
 8000f4c:	4c67      	ldr	r4, [pc, #412]	; (80010ec <main+0x1d4>)
 8000f4e:	4621      	mov	r1, r4
 8000f50:	4867      	ldr	r0, [pc, #412]	; (80010f0 <main+0x1d8>)
 8000f52:	f7ff fdc3 	bl	8000adc <M_CAN_Filter_Init>
  HAL_CAN_Start(&hcan1);
 8000f56:	4620      	mov	r0, r4
 8000f58:	f000 fec4 	bl	8001ce4 <HAL_CAN_Start>
  HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 8000f5c:	2102      	movs	r1, #2
 8000f5e:	4620      	mov	r0, r4
 8000f60:	f001 f805 	bl	8001f6e <HAL_CAN_ActivateNotification>
  HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 8000f64:	213c      	movs	r1, #60	; 0x3c
 8000f66:	4863      	ldr	r0, [pc, #396]	; (80010f4 <main+0x1dc>)
 8000f68:	f002 fa9e 	bl	80034a8 <HAL_TIM_Encoder_Start>
  TxMsg.DLC = 8;
 8000f6c:	4b62      	ldr	r3, [pc, #392]	; (80010f8 <main+0x1e0>)
 8000f6e:	2208      	movs	r2, #8
 8000f70:	611a      	str	r2, [r3, #16]
  TxMsg.ExtId = 0;
 8000f72:	2200      	movs	r2, #0
 8000f74:	605a      	str	r2, [r3, #4]
  TxMsg.IDE = CAN_ID_STD;
 8000f76:	609a      	str	r2, [r3, #8]
  TxMsg.RTR = CAN_RTR_DATA;
 8000f78:	60da      	str	r2, [r3, #12]
  TxMsg.StdId = 0x580 + DeviceID;
 8000f7a:	4a60      	ldr	r2, [pc, #384]	; (80010fc <main+0x1e4>)
 8000f7c:	6812      	ldr	r2, [r2, #0]
 8000f7e:	f502 62b0 	add.w	r2, r2, #1408	; 0x580
 8000f82:	601a      	str	r2, [r3, #0]
	  if(HAL_GetTick() - time_fuse > 20)
 8000f84:	4d5e      	ldr	r5, [pc, #376]	; (8001100 <main+0x1e8>)
		  speed_encoder = __HAL_TIM_GET_COUNTER(&htim1);
 8000f86:	f8df 916c 	ldr.w	r9, [pc, #364]	; 80010f4 <main+0x1dc>
		  Encoder_Scale = Encoder_Jarak  * 0.001;
 8000f8a:	a753      	add	r7, pc, #332	; (adr r7, 80010d8 <main+0x1c0>)
 8000f8c:	e9d7 6700 	ldrd	r6, r7, [r7]
	  if(HAL_GetTick()-timeS>=200)
 8000f90:	4c5c      	ldr	r4, [pc, #368]	; (8001104 <main+0x1ec>)
		  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_9);
 8000f92:	f8df 8198 	ldr.w	r8, [pc, #408]	; 800112c <main+0x214>
 8000f96:	e08d      	b.n	80010b4 <main+0x19c>
		  time_fuse = HAL_GetTick();
 8000f98:	f000 face 	bl	8001538 <HAL_GetTick>
 8000f9c:	6028      	str	r0, [r5, #0]
		  speed_encoder = __HAL_TIM_GET_COUNTER(&htim1);
 8000f9e:	f8d9 3000 	ldr.w	r3, [r9]
 8000fa2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000fa4:	b212      	sxth	r2, r2
 8000fa6:	4b58      	ldr	r3, [pc, #352]	; (8001108 <main+0x1f0>)
 8000fa8:	801a      	strh	r2, [r3, #0]
		  TIM1->CNT = 0;
 8000faa:	4b58      	ldr	r3, [pc, #352]	; (800110c <main+0x1f4>)
 8000fac:	2100      	movs	r1, #0
 8000fae:	6259      	str	r1, [r3, #36]	; 0x24
		  Encoder_Jarak += speed_encoder;
 8000fb0:	f8df c174 	ldr.w	ip, [pc, #372]	; 8001128 <main+0x210>
 8000fb4:	b212      	sxth	r2, r2
 8000fb6:	17d3      	asrs	r3, r2, #31
 8000fb8:	f8dc 0000 	ldr.w	r0, [ip]
 8000fbc:	f8dc 1004 	ldr.w	r1, [ip, #4]
 8000fc0:	1810      	adds	r0, r2, r0
 8000fc2:	eb43 0101 	adc.w	r1, r3, r1
 8000fc6:	f8cc 0000 	str.w	r0, [ip]
 8000fca:	f8cc 1004 	str.w	r1, [ip, #4]
		  Encoder_Scale = Encoder_Jarak  * 0.001;
 8000fce:	f7ff fbb3 	bl	8000738 <__aeabi_l2d>
 8000fd2:	4632      	mov	r2, r6
 8000fd4:	463b      	mov	r3, r7
 8000fd6:	f7ff f8f7 	bl	80001c8 <__aeabi_dmul>
 8000fda:	f7ff fbdb 	bl	8000794 <__aeabi_d2iz>
 8000fde:	b200      	sxth	r0, r0
 8000fe0:	4b4b      	ldr	r3, [pc, #300]	; (8001110 <main+0x1f8>)
 8000fe2:	8018      	strh	r0, [r3, #0]
		  if(status_kalib==0)
 8000fe4:	4b4b      	ldr	r3, [pc, #300]	; (8001114 <main+0x1fc>)
 8000fe6:	781b      	ldrb	r3, [r3, #0]
 8000fe8:	b1d3      	cbz	r3, 8001020 <main+0x108>
		  else if(status_kalib == 1)
 8000fea:	2b01      	cmp	r3, #1
 8000fec:	d169      	bne.n	80010c2 <main+0x1aa>
			  if(Encoder_Scale > 1650)
 8000fee:	f240 6372 	movw	r3, #1650	; 0x672
 8000ff2:	4298      	cmp	r0, r3
 8000ff4:	dd3b      	ble.n	800106e <main+0x156>
				  if(PWM_CAN>0)
 8000ff6:	4b48      	ldr	r3, [pc, #288]	; (8001118 <main+0x200>)
 8000ff8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	dd33      	ble.n	8001068 <main+0x150>
					  PWM_out = 0;
 8001000:	4b46      	ldr	r3, [pc, #280]	; (800111c <main+0x204>)
 8001002:	2200      	movs	r2, #0
 8001004:	601a      	str	r2, [r3, #0]
			  if(PWM_out>pwmMax)
 8001006:	4b45      	ldr	r3, [pc, #276]	; (800111c <main+0x204>)
 8001008:	681a      	ldr	r2, [r3, #0]
 800100a:	4b45      	ldr	r3, [pc, #276]	; (8001120 <main+0x208>)
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	429a      	cmp	r2, r3
 8001010:	dd42      	ble.n	8001098 <main+0x180>
				  PWM_out = pwmMax;
 8001012:	4a42      	ldr	r2, [pc, #264]	; (800111c <main+0x204>)
 8001014:	6013      	str	r3, [r2, #0]
			  motor_pwm(PWM_out);
 8001016:	4b41      	ldr	r3, [pc, #260]	; (800111c <main+0x204>)
 8001018:	6818      	ldr	r0, [r3, #0]
 800101a:	f7ff ff53 	bl	8000ec4 <motor_pwm>
 800101e:	e050      	b.n	80010c2 <main+0x1aa>
			  motor_pwm(-100);
 8001020:	f06f 0063 	mvn.w	r0, #99	; 0x63
 8001024:	f7ff ff4e 	bl	8000ec4 <motor_pwm>
			  if(abs(speed_encoder)<50)
 8001028:	4b37      	ldr	r3, [pc, #220]	; (8001108 <main+0x1f0>)
 800102a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800102e:	2b00      	cmp	r3, #0
 8001030:	bfb8      	it	lt
 8001032:	425b      	neglt	r3, r3
 8001034:	b29b      	uxth	r3, r3
 8001036:	2b31      	cmp	r3, #49	; 0x31
 8001038:	d84a      	bhi.n	80010d0 <main+0x1b8>
				  cnt_kalib++;
 800103a:	4b3a      	ldr	r3, [pc, #232]	; (8001124 <main+0x20c>)
 800103c:	781b      	ldrb	r3, [r3, #0]
 800103e:	3301      	adds	r3, #1
 8001040:	b2db      	uxtb	r3, r3
			  if(cnt_kalib>50)
 8001042:	2b32      	cmp	r3, #50	; 0x32
 8001044:	d90d      	bls.n	8001062 <main+0x14a>
				  cnt_kalib=0;
 8001046:	2000      	movs	r0, #0
 8001048:	4b36      	ldr	r3, [pc, #216]	; (8001124 <main+0x20c>)
 800104a:	7018      	strb	r0, [r3, #0]
				  status_kalib=1;
 800104c:	4b31      	ldr	r3, [pc, #196]	; (8001114 <main+0x1fc>)
 800104e:	2201      	movs	r2, #1
 8001050:	701a      	strb	r2, [r3, #0]
				  Encoder_Jarak = 0;
 8001052:	4935      	ldr	r1, [pc, #212]	; (8001128 <main+0x210>)
 8001054:	2200      	movs	r2, #0
 8001056:	2300      	movs	r3, #0
 8001058:	e9c1 2300 	strd	r2, r3, [r1]
				  motor_pwm(0);
 800105c:	f7ff ff32 	bl	8000ec4 <motor_pwm>
 8001060:	e02f      	b.n	80010c2 <main+0x1aa>
 8001062:	4a30      	ldr	r2, [pc, #192]	; (8001124 <main+0x20c>)
 8001064:	7013      	strb	r3, [r2, #0]
 8001066:	e02c      	b.n	80010c2 <main+0x1aa>
					  PWM_out = PWM_CAN;
 8001068:	4a2c      	ldr	r2, [pc, #176]	; (800111c <main+0x204>)
 800106a:	6013      	str	r3, [r2, #0]
 800106c:	e7cb      	b.n	8001006 <main+0xee>
			  else if(Encoder_Scale < -10)
 800106e:	f110 0f0a 	cmn.w	r0, #10
 8001072:	da0b      	bge.n	800108c <main+0x174>
				  if(PWM_CAN<0)
 8001074:	4b28      	ldr	r3, [pc, #160]	; (8001118 <main+0x200>)
 8001076:	f9b3 3000 	ldrsh.w	r3, [r3]
 800107a:	2b00      	cmp	r3, #0
 800107c:	db02      	blt.n	8001084 <main+0x16c>
					  PWM_out = PWM_CAN;
 800107e:	4a27      	ldr	r2, [pc, #156]	; (800111c <main+0x204>)
 8001080:	6013      	str	r3, [r2, #0]
 8001082:	e7c0      	b.n	8001006 <main+0xee>
					  PWM_out = 0;
 8001084:	4b25      	ldr	r3, [pc, #148]	; (800111c <main+0x204>)
 8001086:	2200      	movs	r2, #0
 8001088:	601a      	str	r2, [r3, #0]
 800108a:	e7bc      	b.n	8001006 <main+0xee>
				  PWM_out = PWM_CAN;
 800108c:	4b22      	ldr	r3, [pc, #136]	; (8001118 <main+0x200>)
 800108e:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001092:	4b22      	ldr	r3, [pc, #136]	; (800111c <main+0x204>)
 8001094:	601a      	str	r2, [r3, #0]
 8001096:	e7b6      	b.n	8001006 <main+0xee>
			  else if(PWM_out<-pwmMax)
 8001098:	425b      	negs	r3, r3
 800109a:	429a      	cmp	r2, r3
				  PWM_out = -pwmMax;
 800109c:	bfbc      	itt	lt
 800109e:	4a1f      	ldrlt	r2, [pc, #124]	; (800111c <main+0x204>)
 80010a0:	6013      	strlt	r3, [r2, #0]
 80010a2:	e7b8      	b.n	8001016 <main+0xfe>
		  timeS = HAL_GetTick();
 80010a4:	f000 fa48 	bl	8001538 <HAL_GetTick>
 80010a8:	6020      	str	r0, [r4, #0]
		  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_9);
 80010aa:	f44f 7100 	mov.w	r1, #512	; 0x200
 80010ae:	4640      	mov	r0, r8
 80010b0:	f001 fbf4 	bl	800289c <HAL_GPIO_TogglePin>
	  if(HAL_GetTick() - time_fuse > 20)
 80010b4:	f000 fa40 	bl	8001538 <HAL_GetTick>
 80010b8:	682b      	ldr	r3, [r5, #0]
 80010ba:	1ac0      	subs	r0, r0, r3
 80010bc:	2814      	cmp	r0, #20
 80010be:	f63f af6b 	bhi.w	8000f98 <main+0x80>
	  if(HAL_GetTick()-timeS>=200)
 80010c2:	f000 fa39 	bl	8001538 <HAL_GetTick>
 80010c6:	6823      	ldr	r3, [r4, #0]
 80010c8:	1ac0      	subs	r0, r0, r3
 80010ca:	28c7      	cmp	r0, #199	; 0xc7
 80010cc:	d9f2      	bls.n	80010b4 <main+0x19c>
 80010ce:	e7e9      	b.n	80010a4 <main+0x18c>
 80010d0:	4b14      	ldr	r3, [pc, #80]	; (8001124 <main+0x20c>)
 80010d2:	2200      	movs	r2, #0
 80010d4:	701a      	strb	r2, [r3, #0]
			  if(cnt_kalib>50)
 80010d6:	e7f4      	b.n	80010c2 <main+0x1aa>
 80010d8:	d2f1a9fc 	.word	0xd2f1a9fc
 80010dc:	3f50624d 	.word	0x3f50624d
 80010e0:	20000200 	.word	0x20000200
 80010e4:	20000034 	.word	0x20000034
 80010e8:	20000218 	.word	0x20000218
 80010ec:	200000dc 	.word	0x200000dc
 80010f0:	2000010c 	.word	0x2000010c
 80010f4:	20000260 	.word	0x20000260
 80010f8:	200001e4 	.word	0x200001e4
 80010fc:	20000000 	.word	0x20000000
 8001100:	200001a8 	.word	0x200001a8
 8001104:	2000017c 	.word	0x2000017c
 8001108:	20000136 	.word	0x20000136
 800110c:	40010000 	.word	0x40010000
 8001110:	200001b4 	.word	0x200001b4
 8001114:	200001b8 	.word	0x200001b8
 8001118:	20000190 	.word	0x20000190
 800111c:	200001bc 	.word	0x200001bc
 8001120:	20000004 	.word	0x20000004
 8001124:	200001b9 	.word	0x200001b9
 8001128:	20000158 	.word	0x20000158
 800112c:	40020800 	.word	0x40020800

08001130 <HAL_CAN_RxFifo0MsgPendingCallback>:
{
 8001130:	b538      	push	{r3, r4, r5, lr}
	if(hcan->Instance == CAN1)
 8001132:	6802      	ldr	r2, [r0, #0]
 8001134:	4b16      	ldr	r3, [pc, #88]	; (8001190 <HAL_CAN_RxFifo0MsgPendingCallback+0x60>)
 8001136:	429a      	cmp	r2, r3
 8001138:	d000      	beq.n	800113c <HAL_CAN_RxFifo0MsgPendingCallback+0xc>
}
 800113a:	bd38      	pop	{r3, r4, r5, pc}
 800113c:	4604      	mov	r4, r0
		HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxMsg, CAN_RxData);
 800113e:	4d15      	ldr	r5, [pc, #84]	; (8001194 <HAL_CAN_RxFifo0MsgPendingCallback+0x64>)
 8001140:	4b15      	ldr	r3, [pc, #84]	; (8001198 <HAL_CAN_RxFifo0MsgPendingCallback+0x68>)
 8001142:	462a      	mov	r2, r5
 8001144:	2100      	movs	r1, #0
 8001146:	f000 fe75 	bl	8001e34 <HAL_CAN_GetRxMessage>
		if(RxMsg.StdId == DeviceID+0x600)
 800114a:	4b14      	ldr	r3, [pc, #80]	; (800119c <HAL_CAN_RxFifo0MsgPendingCallback+0x6c>)
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	f503 63c0 	add.w	r3, r3, #1536	; 0x600
 8001152:	682a      	ldr	r2, [r5, #0]
 8001154:	429a      	cmp	r2, r3
 8001156:	d1f0      	bne.n	800113a <HAL_CAN_RxFifo0MsgPendingCallback+0xa>
			if(CAN_RxData[0]==0)
 8001158:	4b0f      	ldr	r3, [pc, #60]	; (8001198 <HAL_CAN_RxFifo0MsgPendingCallback+0x68>)
 800115a:	781b      	ldrb	r3, [r3, #0]
 800115c:	2b02      	cmp	r3, #2
 800115e:	d1ec      	bne.n	800113a <HAL_CAN_RxFifo0MsgPendingCallback+0xa>
				memcpy(&PWM_CAN,CAN_RxData+1,2);
 8001160:	4b0d      	ldr	r3, [pc, #52]	; (8001198 <HAL_CAN_RxFifo0MsgPendingCallback+0x68>)
 8001162:	f8b3 1001 	ldrh.w	r1, [r3, #1]
 8001166:	4a0e      	ldr	r2, [pc, #56]	; (80011a0 <HAL_CAN_RxFifo0MsgPendingCallback+0x70>)
 8001168:	8011      	strh	r1, [r2, #0]
				Kalib_CAN = CAN_RxData[2];
 800116a:	789a      	ldrb	r2, [r3, #2]
 800116c:	4b0d      	ldr	r3, [pc, #52]	; (80011a4 <HAL_CAN_RxFifo0MsgPendingCallback+0x74>)
 800116e:	701a      	strb	r2, [r3, #0]
				memset(CAN_TxData,0,8);
 8001170:	4a0d      	ldr	r2, [pc, #52]	; (80011a8 <HAL_CAN_RxFifo0MsgPendingCallback+0x78>)
 8001172:	2300      	movs	r3, #0
 8001174:	6013      	str	r3, [r2, #0]
 8001176:	6053      	str	r3, [r2, #4]
				memcpy(CAN_TxData,&status_kalib,1);
 8001178:	4b0c      	ldr	r3, [pc, #48]	; (80011ac <HAL_CAN_RxFifo0MsgPendingCallback+0x7c>)
 800117a:	781b      	ldrb	r3, [r3, #0]
 800117c:	7013      	strb	r3, [r2, #0]
				memcpy(CAN_TxData+2,&Encoder_Scale,2);
 800117e:	4b0c      	ldr	r3, [pc, #48]	; (80011b0 <HAL_CAN_RxFifo0MsgPendingCallback+0x80>)
 8001180:	881b      	ldrh	r3, [r3, #0]
 8001182:	8053      	strh	r3, [r2, #2]
				HAL_CAN_AddTxMessage(hcan, &TxMsg, CAN_TxData, &TxMailbox);
 8001184:	4b0b      	ldr	r3, [pc, #44]	; (80011b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x84>)
 8001186:	490c      	ldr	r1, [pc, #48]	; (80011b8 <HAL_CAN_RxFifo0MsgPendingCallback+0x88>)
 8001188:	4620      	mov	r0, r4
 800118a:	f000 fdd9 	bl	8001d40 <HAL_CAN_AddTxMessage>
}
 800118e:	e7d4      	b.n	800113a <HAL_CAN_RxFifo0MsgPendingCallback+0xa>
 8001190:	40006400 	.word	0x40006400
 8001194:	200001c0 	.word	0x200001c0
 8001198:	20000144 	.word	0x20000144
 800119c:	20000000 	.word	0x20000000
 80011a0:	20000190 	.word	0x20000190
 80011a4:	2000019c 	.word	0x2000019c
 80011a8:	200001a0 	.word	0x200001a0
 80011ac:	200001b8 	.word	0x200001b8
 80011b0:	200001b4 	.word	0x200001b4
 80011b4:	200001ac 	.word	0x200001ac
 80011b8:	200001e4 	.word	0x200001e4

080011bc <Error_Handler>:
 80011bc:	b672      	cpsid	i
  while (1)
 80011be:	e7fe      	b.n	80011be <Error_Handler+0x2>

080011c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011c0:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011c2:	2100      	movs	r1, #0
 80011c4:	9100      	str	r1, [sp, #0]
 80011c6:	4b0b      	ldr	r3, [pc, #44]	; (80011f4 <HAL_MspInit+0x34>)
 80011c8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80011ca:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80011ce:	645a      	str	r2, [r3, #68]	; 0x44
 80011d0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80011d2:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 80011d6:	9200      	str	r2, [sp, #0]
 80011d8:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80011da:	9101      	str	r1, [sp, #4]
 80011dc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80011de:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80011e2:	641a      	str	r2, [r3, #64]	; 0x40
 80011e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011ea:	9301      	str	r3, [sp, #4]
 80011ec:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80011ee:	b002      	add	sp, #8
 80011f0:	4770      	bx	lr
 80011f2:	bf00      	nop
 80011f4:	40023800 	.word	0x40023800

080011f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80011f8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 80011fa:	f001 fe77 	bl	8002eec <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80011fe:	e7fe      	b.n	80011fe <NMI_Handler+0x6>

08001200 <HardFault_Handler>:
  */
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

	TIM3->CCR1 = 0;
 8001200:	4b03      	ldr	r3, [pc, #12]	; (8001210 <HardFault_Handler+0x10>)
 8001202:	2200      	movs	r2, #0
 8001204:	635a      	str	r2, [r3, #52]	; 0x34
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_HardFault_IRQn 0 */

	  TIM3->CCR1 = 0;
 8001206:	461a      	mov	r2, r3
 8001208:	2300      	movs	r3, #0
 800120a:	6353      	str	r3, [r2, #52]	; 0x34
  while (1)
 800120c:	e7fd      	b.n	800120a <HardFault_Handler+0xa>
 800120e:	bf00      	nop
 8001210:	40000400 	.word	0x40000400

08001214 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001214:	e7fe      	b.n	8001214 <MemManage_Handler>

08001216 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001216:	e7fe      	b.n	8001216 <BusFault_Handler>

08001218 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001218:	e7fe      	b.n	8001218 <UsageFault_Handler>

0800121a <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800121a:	4770      	bx	lr

0800121c <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800121c:	4770      	bx	lr

0800121e <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800121e:	4770      	bx	lr

08001220 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001220:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001222:	f000 f97d 	bl	8001520 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001226:	bd08      	pop	{r3, pc}

08001228 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8001228:	b508      	push	{r3, lr}
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 800122a:	4802      	ldr	r0, [pc, #8]	; (8001234 <CAN1_RX0_IRQHandler+0xc>)
 800122c:	f000 febd 	bl	8001faa <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8001230:	bd08      	pop	{r3, pc}
 8001232:	bf00      	nop
 8001234:	200000dc 	.word	0x200000dc

08001238 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001238:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800123a:	4802      	ldr	r0, [pc, #8]	; (8001244 <DMA2_Stream0_IRQHandler+0xc>)
 800123c:	f001 f942 	bl	80024c4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001240:	bd08      	pop	{r3, pc}
 8001242:	bf00      	nop
 8001244:	2000007c 	.word	0x2000007c

08001248 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001248:	4a03      	ldr	r2, [pc, #12]	; (8001258 <SystemInit+0x10>)
 800124a:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800124e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001252:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001256:	4770      	bx	lr
 8001258:	e000ed00 	.word	0xe000ed00

0800125c <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800125c:	b500      	push	{lr}
 800125e:	b08d      	sub	sp, #52	; 0x34
  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001260:	2300      	movs	r3, #0
 8001262:	9301      	str	r3, [sp, #4]
 8001264:	9302      	str	r3, [sp, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001266:	4816      	ldr	r0, [pc, #88]	; (80012c0 <MX_TIM1_Init+0x64>)
 8001268:	4a16      	ldr	r2, [pc, #88]	; (80012c4 <MX_TIM1_Init+0x68>)
 800126a:	6002      	str	r2, [r0, #0]
  htim1.Init.Prescaler = 0;
 800126c:	6043      	str	r3, [r0, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800126e:	6083      	str	r3, [r0, #8]
  htim1.Init.Period = 65535;
 8001270:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001274:	60c2      	str	r2, [r0, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001276:	6103      	str	r3, [r0, #16]
  htim1.Init.RepetitionCounter = 0;
 8001278:	6143      	str	r3, [r0, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800127a:	6183      	str	r3, [r0, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800127c:	2203      	movs	r2, #3
 800127e:	9203      	str	r2, [sp, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001280:	9304      	str	r3, [sp, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001282:	2101      	movs	r1, #1
 8001284:	9105      	str	r1, [sp, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001286:	9306      	str	r3, [sp, #24]
  sConfig.IC1Filter = 5;
 8001288:	2205      	movs	r2, #5
 800128a:	9207      	str	r2, [sp, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800128c:	9308      	str	r3, [sp, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800128e:	9109      	str	r1, [sp, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001290:	930a      	str	r3, [sp, #40]	; 0x28
  sConfig.IC2Filter = 5;
 8001292:	920b      	str	r2, [sp, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8001294:	a903      	add	r1, sp, #12
 8001296:	f001 ff7f 	bl	8003198 <HAL_TIM_Encoder_Init>
 800129a:	b950      	cbnz	r0, 80012b2 <MX_TIM1_Init+0x56>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800129c:	2300      	movs	r3, #0
 800129e:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012a0:	9302      	str	r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80012a2:	a901      	add	r1, sp, #4
 80012a4:	4806      	ldr	r0, [pc, #24]	; (80012c0 <MX_TIM1_Init+0x64>)
 80012a6:	f002 f959 	bl	800355c <HAL_TIMEx_MasterConfigSynchronization>
 80012aa:	b928      	cbnz	r0, 80012b8 <MX_TIM1_Init+0x5c>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80012ac:	b00d      	add	sp, #52	; 0x34
 80012ae:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 80012b2:	f7ff ff83 	bl	80011bc <Error_Handler>
 80012b6:	e7f1      	b.n	800129c <MX_TIM1_Init+0x40>
    Error_Handler();
 80012b8:	f7ff ff80 	bl	80011bc <Error_Handler>
}
 80012bc:	e7f6      	b.n	80012ac <MX_TIM1_Init+0x50>
 80012be:	bf00      	nop
 80012c0:	20000260 	.word	0x20000260
 80012c4:	40010000 	.word	0x40010000

080012c8 <HAL_TIM_Encoder_MspInit>:
  HAL_TIM_MspPostInit(&htim3);

}

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 80012c8:	b500      	push	{lr}
 80012ca:	b089      	sub	sp, #36	; 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012cc:	2300      	movs	r3, #0
 80012ce:	9303      	str	r3, [sp, #12]
 80012d0:	9304      	str	r3, [sp, #16]
 80012d2:	9305      	str	r3, [sp, #20]
 80012d4:	9306      	str	r3, [sp, #24]
 80012d6:	9307      	str	r3, [sp, #28]
  if(tim_encoderHandle->Instance==TIM1)
 80012d8:	6802      	ldr	r2, [r0, #0]
 80012da:	4b16      	ldr	r3, [pc, #88]	; (8001334 <HAL_TIM_Encoder_MspInit+0x6c>)
 80012dc:	429a      	cmp	r2, r3
 80012de:	d002      	beq.n	80012e6 <HAL_TIM_Encoder_MspInit+0x1e>

  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 80012e0:	b009      	add	sp, #36	; 0x24
 80012e2:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM1_CLK_ENABLE();
 80012e6:	2100      	movs	r1, #0
 80012e8:	9101      	str	r1, [sp, #4]
 80012ea:	f503 339c 	add.w	r3, r3, #79872	; 0x13800
 80012ee:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80012f0:	f042 0201 	orr.w	r2, r2, #1
 80012f4:	645a      	str	r2, [r3, #68]	; 0x44
 80012f6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80012f8:	f002 0201 	and.w	r2, r2, #1
 80012fc:	9201      	str	r2, [sp, #4]
 80012fe:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001300:	9102      	str	r1, [sp, #8]
 8001302:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001304:	f042 0201 	orr.w	r2, r2, #1
 8001308:	631a      	str	r2, [r3, #48]	; 0x30
 800130a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800130c:	f003 0301 	and.w	r3, r3, #1
 8001310:	9302      	str	r3, [sp, #8]
 8001312:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001314:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001318:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800131a:	2302      	movs	r3, #2
 800131c:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800131e:	2301      	movs	r3, #1
 8001320:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001322:	2203      	movs	r2, #3
 8001324:	9206      	str	r2, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001326:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001328:	a903      	add	r1, sp, #12
 800132a:	4803      	ldr	r0, [pc, #12]	; (8001338 <HAL_TIM_Encoder_MspInit+0x70>)
 800132c:	f001 f9b8 	bl	80026a0 <HAL_GPIO_Init>
}
 8001330:	e7d6      	b.n	80012e0 <HAL_TIM_Encoder_MspInit+0x18>
 8001332:	bf00      	nop
 8001334:	40010000 	.word	0x40010000
 8001338:	40020000 	.word	0x40020000

0800133c <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{

  if(tim_pwmHandle->Instance==TIM3)
 800133c:	6802      	ldr	r2, [r0, #0]
 800133e:	4b09      	ldr	r3, [pc, #36]	; (8001364 <HAL_TIM_PWM_MspInit+0x28>)
 8001340:	429a      	cmp	r2, r3
 8001342:	d000      	beq.n	8001346 <HAL_TIM_PWM_MspInit+0xa>
 8001344:	4770      	bx	lr
{
 8001346:	b082      	sub	sp, #8
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001348:	2300      	movs	r3, #0
 800134a:	9301      	str	r3, [sp, #4]
 800134c:	4b06      	ldr	r3, [pc, #24]	; (8001368 <HAL_TIM_PWM_MspInit+0x2c>)
 800134e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001350:	f042 0202 	orr.w	r2, r2, #2
 8001354:	641a      	str	r2, [r3, #64]	; 0x40
 8001356:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001358:	f003 0302 	and.w	r3, r3, #2
 800135c:	9301      	str	r3, [sp, #4]
 800135e:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001360:	b002      	add	sp, #8
 8001362:	4770      	bx	lr
 8001364:	40000400 	.word	0x40000400
 8001368:	40023800 	.word	0x40023800

0800136c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800136c:	b500      	push	{lr}
 800136e:	b087      	sub	sp, #28

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001370:	2300      	movs	r3, #0
 8001372:	9301      	str	r3, [sp, #4]
 8001374:	9302      	str	r3, [sp, #8]
 8001376:	9303      	str	r3, [sp, #12]
 8001378:	9304      	str	r3, [sp, #16]
 800137a:	9305      	str	r3, [sp, #20]
  if(timHandle->Instance==TIM3)
 800137c:	6802      	ldr	r2, [r0, #0]
 800137e:	4b0f      	ldr	r3, [pc, #60]	; (80013bc <HAL_TIM_MspPostInit+0x50>)
 8001380:	429a      	cmp	r2, r3
 8001382:	d002      	beq.n	800138a <HAL_TIM_MspPostInit+0x1e>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001384:	b007      	add	sp, #28
 8001386:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800138a:	2300      	movs	r3, #0
 800138c:	9300      	str	r3, [sp, #0]
 800138e:	4a0c      	ldr	r2, [pc, #48]	; (80013c0 <HAL_TIM_MspPostInit+0x54>)
 8001390:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8001392:	f041 0101 	orr.w	r1, r1, #1
 8001396:	6311      	str	r1, [r2, #48]	; 0x30
 8001398:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800139a:	f002 0201 	and.w	r2, r2, #1
 800139e:	9200      	str	r2, [sp, #0]
 80013a0:	9a00      	ldr	r2, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80013a2:	2240      	movs	r2, #64	; 0x40
 80013a4:	9201      	str	r2, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013a6:	2202      	movs	r2, #2
 80013a8:	9202      	str	r2, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013aa:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013ac:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80013ae:	9205      	str	r2, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013b0:	a901      	add	r1, sp, #4
 80013b2:	4804      	ldr	r0, [pc, #16]	; (80013c4 <HAL_TIM_MspPostInit+0x58>)
 80013b4:	f001 f974 	bl	80026a0 <HAL_GPIO_Init>
}
 80013b8:	e7e4      	b.n	8001384 <HAL_TIM_MspPostInit+0x18>
 80013ba:	bf00      	nop
 80013bc:	40000400 	.word	0x40000400
 80013c0:	40023800 	.word	0x40023800
 80013c4:	40020000 	.word	0x40020000

080013c8 <MX_TIM3_Init>:
{
 80013c8:	b500      	push	{lr}
 80013ca:	b08b      	sub	sp, #44	; 0x2c
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013cc:	2300      	movs	r3, #0
 80013ce:	9308      	str	r3, [sp, #32]
 80013d0:	9309      	str	r3, [sp, #36]	; 0x24
  TIM_OC_InitTypeDef sConfigOC = {0};
 80013d2:	9301      	str	r3, [sp, #4]
 80013d4:	9302      	str	r3, [sp, #8]
 80013d6:	9303      	str	r3, [sp, #12]
 80013d8:	9304      	str	r3, [sp, #16]
 80013da:	9305      	str	r3, [sp, #20]
 80013dc:	9306      	str	r3, [sp, #24]
 80013de:	9307      	str	r3, [sp, #28]
  htim3.Instance = TIM3;
 80013e0:	4818      	ldr	r0, [pc, #96]	; (8001444 <MX_TIM3_Init+0x7c>)
 80013e2:	4a19      	ldr	r2, [pc, #100]	; (8001448 <MX_TIM3_Init+0x80>)
 80013e4:	6002      	str	r2, [r0, #0]
  htim3.Init.Prescaler = 19;
 80013e6:	2213      	movs	r2, #19
 80013e8:	6042      	str	r2, [r0, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013ea:	6083      	str	r3, [r0, #8]
  htim3.Init.Period = 500;
 80013ec:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80013f0:	60c2      	str	r2, [r0, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013f2:	6103      	str	r3, [r0, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013f4:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80013f6:	f001 fea3 	bl	8003140 <HAL_TIM_PWM_Init>
 80013fa:	b9d0      	cbnz	r0, 8001432 <MX_TIM3_Init+0x6a>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013fc:	2300      	movs	r3, #0
 80013fe:	9308      	str	r3, [sp, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001400:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001402:	a908      	add	r1, sp, #32
 8001404:	480f      	ldr	r0, [pc, #60]	; (8001444 <MX_TIM3_Init+0x7c>)
 8001406:	f002 f8a9 	bl	800355c <HAL_TIMEx_MasterConfigSynchronization>
 800140a:	b9a8      	cbnz	r0, 8001438 <MX_TIM3_Init+0x70>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800140c:	2360      	movs	r3, #96	; 0x60
 800140e:	9301      	str	r3, [sp, #4]
  sConfigOC.Pulse = 0;
 8001410:	2200      	movs	r2, #0
 8001412:	9202      	str	r2, [sp, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001414:	9203      	str	r2, [sp, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8001416:	2304      	movs	r3, #4
 8001418:	9305      	str	r3, [sp, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800141a:	eb0d 0103 	add.w	r1, sp, r3
 800141e:	4809      	ldr	r0, [pc, #36]	; (8001444 <MX_TIM3_Init+0x7c>)
 8001420:	f001 ff4a 	bl	80032b8 <HAL_TIM_PWM_ConfigChannel>
 8001424:	b958      	cbnz	r0, 800143e <MX_TIM3_Init+0x76>
  HAL_TIM_MspPostInit(&htim3);
 8001426:	4807      	ldr	r0, [pc, #28]	; (8001444 <MX_TIM3_Init+0x7c>)
 8001428:	f7ff ffa0 	bl	800136c <HAL_TIM_MspPostInit>
}
 800142c:	b00b      	add	sp, #44	; 0x2c
 800142e:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8001432:	f7ff fec3 	bl	80011bc <Error_Handler>
 8001436:	e7e1      	b.n	80013fc <MX_TIM3_Init+0x34>
    Error_Handler();
 8001438:	f7ff fec0 	bl	80011bc <Error_Handler>
 800143c:	e7e6      	b.n	800140c <MX_TIM3_Init+0x44>
    Error_Handler();
 800143e:	f7ff febd 	bl	80011bc <Error_Handler>
 8001442:	e7f0      	b.n	8001426 <MX_TIM3_Init+0x5e>
 8001444:	20000218 	.word	0x20000218
 8001448:	40000400 	.word	0x40000400

0800144c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800144c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001484 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001450:	480d      	ldr	r0, [pc, #52]	; (8001488 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001452:	490e      	ldr	r1, [pc, #56]	; (800148c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001454:	4a0e      	ldr	r2, [pc, #56]	; (8001490 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001456:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001458:	e002      	b.n	8001460 <LoopCopyDataInit>

0800145a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800145a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800145c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800145e:	3304      	adds	r3, #4

08001460 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001460:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001462:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001464:	d3f9      	bcc.n	800145a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001466:	4a0b      	ldr	r2, [pc, #44]	; (8001494 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001468:	4c0b      	ldr	r4, [pc, #44]	; (8001498 <LoopFillZerobss+0x26>)
  movs r3, #0
 800146a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800146c:	e001      	b.n	8001472 <LoopFillZerobss>

0800146e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800146e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001470:	3204      	adds	r2, #4

08001472 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001472:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001474:	d3fb      	bcc.n	800146e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001476:	f7ff fee7 	bl	8001248 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800147a:	f002 f8b3 	bl	80035e4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800147e:	f7ff fd4b 	bl	8000f18 <main>
  bx  lr    
 8001482:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001484:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001488:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800148c:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 8001490:	0800367c 	.word	0x0800367c
  ldr r2, =_sbss
 8001494:	20000018 	.word	0x20000018
  ldr r4, =_ebss
 8001498:	200002ac 	.word	0x200002ac

0800149c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800149c:	e7fe      	b.n	800149c <ADC_IRQHandler>
	...

080014a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014a0:	b510      	push	{r4, lr}
 80014a2:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80014a4:	4b0e      	ldr	r3, [pc, #56]	; (80014e0 <HAL_InitTick+0x40>)
 80014a6:	7818      	ldrb	r0, [r3, #0]
 80014a8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80014ac:	fbb3 f3f0 	udiv	r3, r3, r0
 80014b0:	4a0c      	ldr	r2, [pc, #48]	; (80014e4 <HAL_InitTick+0x44>)
 80014b2:	6810      	ldr	r0, [r2, #0]
 80014b4:	fbb0 f0f3 	udiv	r0, r0, r3
 80014b8:	f000 fef0 	bl	800229c <HAL_SYSTICK_Config>
 80014bc:	b968      	cbnz	r0, 80014da <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014be:	2c0f      	cmp	r4, #15
 80014c0:	d901      	bls.n	80014c6 <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 80014c2:	2001      	movs	r0, #1
 80014c4:	e00a      	b.n	80014dc <HAL_InitTick+0x3c>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014c6:	2200      	movs	r2, #0
 80014c8:	4621      	mov	r1, r4
 80014ca:	f04f 30ff 	mov.w	r0, #4294967295
 80014ce:	f000 fea5 	bl	800221c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80014d2:	4b05      	ldr	r3, [pc, #20]	; (80014e8 <HAL_InitTick+0x48>)
 80014d4:	601c      	str	r4, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80014d6:	2000      	movs	r0, #0
 80014d8:	e000      	b.n	80014dc <HAL_InitTick+0x3c>
    return HAL_ERROR;
 80014da:	2001      	movs	r0, #1
}
 80014dc:	bd10      	pop	{r4, pc}
 80014de:	bf00      	nop
 80014e0:	2000000c 	.word	0x2000000c
 80014e4:	20000008 	.word	0x20000008
 80014e8:	20000010 	.word	0x20000010

080014ec <HAL_Init>:
{
 80014ec:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80014ee:	4b0b      	ldr	r3, [pc, #44]	; (800151c <HAL_Init+0x30>)
 80014f0:	681a      	ldr	r2, [r3, #0]
 80014f2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80014f6:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80014f8:	681a      	ldr	r2, [r3, #0]
 80014fa:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80014fe:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001500:	681a      	ldr	r2, [r3, #0]
 8001502:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001506:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001508:	2003      	movs	r0, #3
 800150a:	f000 fe75 	bl	80021f8 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 800150e:	200f      	movs	r0, #15
 8001510:	f7ff ffc6 	bl	80014a0 <HAL_InitTick>
  HAL_MspInit();
 8001514:	f7ff fe54 	bl	80011c0 <HAL_MspInit>
}
 8001518:	2000      	movs	r0, #0
 800151a:	bd08      	pop	{r3, pc}
 800151c:	40023c00 	.word	0x40023c00

08001520 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8001520:	4a03      	ldr	r2, [pc, #12]	; (8001530 <HAL_IncTick+0x10>)
 8001522:	6811      	ldr	r1, [r2, #0]
 8001524:	4b03      	ldr	r3, [pc, #12]	; (8001534 <HAL_IncTick+0x14>)
 8001526:	781b      	ldrb	r3, [r3, #0]
 8001528:	440b      	add	r3, r1
 800152a:	6013      	str	r3, [r2, #0]
}
 800152c:	4770      	bx	lr
 800152e:	bf00      	nop
 8001530:	200002a8 	.word	0x200002a8
 8001534:	2000000c 	.word	0x2000000c

08001538 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001538:	4b01      	ldr	r3, [pc, #4]	; (8001540 <HAL_GetTick+0x8>)
 800153a:	6818      	ldr	r0, [r3, #0]
}
 800153c:	4770      	bx	lr
 800153e:	bf00      	nop
 8001540:	200002a8 	.word	0x200002a8

08001544 <HAL_ADC_Init>:
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001544:	2800      	cmp	r0, #0
 8001546:	f000 80b9 	beq.w	80016bc <HAL_ADC_Init+0x178>
{
 800154a:	b510      	push	{r4, lr}
 800154c:	4604      	mov	r4, r0
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800154e:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001550:	b143      	cbz	r3, 8001564 <HAL_ADC_Init+0x20>
    hadc->Lock = HAL_UNLOCKED;
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001552:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001554:	f013 0f10 	tst.w	r3, #16
 8001558:	d00b      	beq.n	8001572 <HAL_ADC_Init+0x2e>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800155a:	2001      	movs	r0, #1
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800155c:	2300      	movs	r3, #0
 800155e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
}
 8001562:	bd10      	pop	{r4, pc}
    HAL_ADC_MspInit(hadc);
 8001564:	f7ff fb36 	bl	8000bd4 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8001568:	2300      	movs	r3, #0
 800156a:	6463      	str	r3, [r4, #68]	; 0x44
    hadc->Lock = HAL_UNLOCKED;
 800156c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
 8001570:	e7ef      	b.n	8001552 <HAL_ADC_Init+0xe>
    ADC_STATE_CLR_SET(hadc->State,
 8001572:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001574:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001578:	f023 0302 	bic.w	r3, r3, #2
 800157c:	f043 0302 	orr.w	r3, r3, #2
 8001580:	6423      	str	r3, [r4, #64]	; 0x40
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001582:	4b4f      	ldr	r3, [pc, #316]	; (80016c0 <HAL_ADC_Init+0x17c>)
 8001584:	685a      	ldr	r2, [r3, #4]
 8001586:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 800158a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800158c:	685a      	ldr	r2, [r3, #4]
 800158e:	6861      	ldr	r1, [r4, #4]
 8001590:	430a      	orrs	r2, r1
 8001592:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001594:	6822      	ldr	r2, [r4, #0]
 8001596:	6853      	ldr	r3, [r2, #4]
 8001598:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800159c:	6053      	str	r3, [r2, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800159e:	6822      	ldr	r2, [r4, #0]
 80015a0:	6853      	ldr	r3, [r2, #4]
 80015a2:	6921      	ldr	r1, [r4, #16]
 80015a4:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80015a8:	6053      	str	r3, [r2, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80015aa:	6822      	ldr	r2, [r4, #0]
 80015ac:	6853      	ldr	r3, [r2, #4]
 80015ae:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 80015b2:	6053      	str	r3, [r2, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80015b4:	6822      	ldr	r2, [r4, #0]
 80015b6:	6853      	ldr	r3, [r2, #4]
 80015b8:	68a1      	ldr	r1, [r4, #8]
 80015ba:	430b      	orrs	r3, r1
 80015bc:	6053      	str	r3, [r2, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80015be:	6822      	ldr	r2, [r4, #0]
 80015c0:	6893      	ldr	r3, [r2, #8]
 80015c2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80015c6:	6093      	str	r3, [r2, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80015c8:	6822      	ldr	r2, [r4, #0]
 80015ca:	6893      	ldr	r3, [r2, #8]
 80015cc:	68e1      	ldr	r1, [r4, #12]
 80015ce:	430b      	orrs	r3, r1
 80015d0:	6093      	str	r3, [r2, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80015d2:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80015d4:	4b3b      	ldr	r3, [pc, #236]	; (80016c4 <HAL_ADC_Init+0x180>)
 80015d6:	429a      	cmp	r2, r3
 80015d8:	d05f      	beq.n	800169a <HAL_ADC_Init+0x156>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80015da:	6822      	ldr	r2, [r4, #0]
 80015dc:	6893      	ldr	r3, [r2, #8]
 80015de:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 80015e2:	6093      	str	r3, [r2, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80015e4:	6822      	ldr	r2, [r4, #0]
 80015e6:	6893      	ldr	r3, [r2, #8]
 80015e8:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80015ea:	430b      	orrs	r3, r1
 80015ec:	6093      	str	r3, [r2, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80015ee:	6822      	ldr	r2, [r4, #0]
 80015f0:	6893      	ldr	r3, [r2, #8]
 80015f2:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 80015f6:	6093      	str	r3, [r2, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80015f8:	6822      	ldr	r2, [r4, #0]
 80015fa:	6893      	ldr	r3, [r2, #8]
 80015fc:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80015fe:	430b      	orrs	r3, r1
 8001600:	6093      	str	r3, [r2, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001602:	6822      	ldr	r2, [r4, #0]
 8001604:	6893      	ldr	r3, [r2, #8]
 8001606:	f023 0302 	bic.w	r3, r3, #2
 800160a:	6093      	str	r3, [r2, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800160c:	6822      	ldr	r2, [r4, #0]
 800160e:	6893      	ldr	r3, [r2, #8]
 8001610:	7e21      	ldrb	r1, [r4, #24]
 8001612:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
 8001616:	6093      	str	r3, [r2, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8001618:	f894 3020 	ldrb.w	r3, [r4, #32]
 800161c:	2b00      	cmp	r3, #0
 800161e:	d047      	beq.n	80016b0 <HAL_ADC_Init+0x16c>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001620:	6822      	ldr	r2, [r4, #0]
 8001622:	6853      	ldr	r3, [r2, #4]
 8001624:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001628:	6053      	str	r3, [r2, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800162a:	6822      	ldr	r2, [r4, #0]
 800162c:	6853      	ldr	r3, [r2, #4]
 800162e:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8001632:	6053      	str	r3, [r2, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001634:	6821      	ldr	r1, [r4, #0]
 8001636:	684b      	ldr	r3, [r1, #4]
 8001638:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800163a:	3a01      	subs	r2, #1
 800163c:	ea43 3342 	orr.w	r3, r3, r2, lsl #13
 8001640:	604b      	str	r3, [r1, #4]
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001642:	6822      	ldr	r2, [r4, #0]
 8001644:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8001646:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800164a:	62d3      	str	r3, [r2, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800164c:	6821      	ldr	r1, [r4, #0]
 800164e:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 8001650:	69e2      	ldr	r2, [r4, #28]
 8001652:	3a01      	subs	r2, #1
 8001654:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
 8001658:	62cb      	str	r3, [r1, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800165a:	6822      	ldr	r2, [r4, #0]
 800165c:	6893      	ldr	r3, [r2, #8]
 800165e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001662:	6093      	str	r3, [r2, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001664:	6822      	ldr	r2, [r4, #0]
 8001666:	6893      	ldr	r3, [r2, #8]
 8001668:	f894 1030 	ldrb.w	r1, [r4, #48]	; 0x30
 800166c:	ea43 2341 	orr.w	r3, r3, r1, lsl #9
 8001670:	6093      	str	r3, [r2, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001672:	6822      	ldr	r2, [r4, #0]
 8001674:	6893      	ldr	r3, [r2, #8]
 8001676:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800167a:	6093      	str	r3, [r2, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800167c:	6822      	ldr	r2, [r4, #0]
 800167e:	6893      	ldr	r3, [r2, #8]
 8001680:	6961      	ldr	r1, [r4, #20]
 8001682:	ea43 2381 	orr.w	r3, r3, r1, lsl #10
 8001686:	6093      	str	r3, [r2, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 8001688:	2000      	movs	r0, #0
 800168a:	6460      	str	r0, [r4, #68]	; 0x44
    ADC_STATE_CLR_SET(hadc->State,
 800168c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800168e:	f023 0303 	bic.w	r3, r3, #3
 8001692:	f043 0301 	orr.w	r3, r3, #1
 8001696:	6423      	str	r3, [r4, #64]	; 0x40
 8001698:	e760      	b.n	800155c <HAL_ADC_Init+0x18>
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800169a:	6822      	ldr	r2, [r4, #0]
 800169c:	6893      	ldr	r3, [r2, #8]
 800169e:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 80016a2:	6093      	str	r3, [r2, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80016a4:	6822      	ldr	r2, [r4, #0]
 80016a6:	6893      	ldr	r3, [r2, #8]
 80016a8:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 80016ac:	6093      	str	r3, [r2, #8]
 80016ae:	e7a8      	b.n	8001602 <HAL_ADC_Init+0xbe>
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80016b0:	6822      	ldr	r2, [r4, #0]
 80016b2:	6853      	ldr	r3, [r2, #4]
 80016b4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80016b8:	6053      	str	r3, [r2, #4]
 80016ba:	e7c2      	b.n	8001642 <HAL_ADC_Init+0xfe>
    return HAL_ERROR;
 80016bc:	2001      	movs	r0, #1
}
 80016be:	4770      	bx	lr
 80016c0:	40012300 	.word	0x40012300
 80016c4:	0f000001 	.word	0x0f000001

080016c8 <HAL_ADC_Start_DMA>:
{
 80016c8:	b510      	push	{r4, lr}
 80016ca:	b082      	sub	sp, #8
 80016cc:	4613      	mov	r3, r2
  __IO uint32_t counter = 0U;
 80016ce:	2200      	movs	r2, #0
 80016d0:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 80016d2:	f890 203c 	ldrb.w	r2, [r0, #60]	; 0x3c
 80016d6:	2a01      	cmp	r2, #1
 80016d8:	f000 80ae 	beq.w	8001838 <HAL_ADC_Start_DMA+0x170>
 80016dc:	4604      	mov	r4, r0
 80016de:	2201      	movs	r2, #1
 80016e0:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80016e4:	6802      	ldr	r2, [r0, #0]
 80016e6:	6890      	ldr	r0, [r2, #8]
 80016e8:	f010 0f01 	tst.w	r0, #1
 80016ec:	d114      	bne.n	8001718 <HAL_ADC_Start_DMA+0x50>
    __HAL_ADC_ENABLE(hadc);
 80016ee:	6890      	ldr	r0, [r2, #8]
 80016f0:	f040 0001 	orr.w	r0, r0, #1
 80016f4:	6090      	str	r0, [r2, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80016f6:	4a54      	ldr	r2, [pc, #336]	; (8001848 <HAL_ADC_Start_DMA+0x180>)
 80016f8:	6810      	ldr	r0, [r2, #0]
 80016fa:	4a54      	ldr	r2, [pc, #336]	; (800184c <HAL_ADC_Start_DMA+0x184>)
 80016fc:	fba2 2000 	umull	r2, r0, r2, r0
 8001700:	0c80      	lsrs	r0, r0, #18
 8001702:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8001706:	9001      	str	r0, [sp, #4]
    while(counter != 0U)
 8001708:	9a01      	ldr	r2, [sp, #4]
 800170a:	b12a      	cbz	r2, 8001718 <HAL_ADC_Start_DMA+0x50>
      counter--;
 800170c:	9801      	ldr	r0, [sp, #4]
 800170e:	3801      	subs	r0, #1
 8001710:	9001      	str	r0, [sp, #4]
    while(counter != 0U)
 8001712:	9801      	ldr	r0, [sp, #4]
 8001714:	2800      	cmp	r0, #0
 8001716:	d1f9      	bne.n	800170c <HAL_ADC_Start_DMA+0x44>
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8001718:	6822      	ldr	r2, [r4, #0]
 800171a:	6890      	ldr	r0, [r2, #8]
 800171c:	f410 7f80 	tst.w	r0, #256	; 0x100
 8001720:	d003      	beq.n	800172a <HAL_ADC_Start_DMA+0x62>
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001722:	6890      	ldr	r0, [r2, #8]
 8001724:	f420 7080 	bic.w	r0, r0, #256	; 0x100
 8001728:	6090      	str	r0, [r2, #8]
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800172a:	6822      	ldr	r2, [r4, #0]
 800172c:	6890      	ldr	r0, [r2, #8]
 800172e:	f010 0f01 	tst.w	r0, #1
 8001732:	d076      	beq.n	8001822 <HAL_ADC_Start_DMA+0x15a>
    ADC_STATE_CLR_SET(hadc->State,
 8001734:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8001736:	f420 60e0 	bic.w	r0, r0, #1792	; 0x700
 800173a:	f020 0001 	bic.w	r0, r0, #1
 800173e:	f440 7080 	orr.w	r0, r0, #256	; 0x100
 8001742:	6420      	str	r0, [r4, #64]	; 0x40
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001744:	6852      	ldr	r2, [r2, #4]
 8001746:	f412 6f80 	tst.w	r2, #1024	; 0x400
 800174a:	d005      	beq.n	8001758 <HAL_ADC_Start_DMA+0x90>
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800174c:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800174e:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8001752:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001756:	6422      	str	r2, [r4, #64]	; 0x40
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001758:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800175a:	f412 5f80 	tst.w	r2, #4096	; 0x1000
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800175e:	bf1a      	itte	ne
 8001760:	6c62      	ldrne	r2, [r4, #68]	; 0x44
 8001762:	f022 0206 	bicne.w	r2, r2, #6
      ADC_CLEAR_ERRORCODE(hadc);
 8001766:	2200      	moveq	r2, #0
 8001768:	6462      	str	r2, [r4, #68]	; 0x44
    __HAL_UNLOCK(hadc);   
 800176a:	2200      	movs	r2, #0
 800176c:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001770:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8001772:	4837      	ldr	r0, [pc, #220]	; (8001850 <HAL_ADC_Start_DMA+0x188>)
 8001774:	63d0      	str	r0, [r2, #60]	; 0x3c
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001776:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8001778:	4836      	ldr	r0, [pc, #216]	; (8001854 <HAL_ADC_Start_DMA+0x18c>)
 800177a:	6410      	str	r0, [r2, #64]	; 0x40
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800177c:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800177e:	4836      	ldr	r0, [pc, #216]	; (8001858 <HAL_ADC_Start_DMA+0x190>)
 8001780:	64d0      	str	r0, [r2, #76]	; 0x4c
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001782:	6822      	ldr	r2, [r4, #0]
 8001784:	f06f 0022 	mvn.w	r0, #34	; 0x22
 8001788:	6010      	str	r0, [r2, #0]
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800178a:	6820      	ldr	r0, [r4, #0]
 800178c:	6842      	ldr	r2, [r0, #4]
 800178e:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8001792:	6042      	str	r2, [r0, #4]
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8001794:	6820      	ldr	r0, [r4, #0]
 8001796:	6882      	ldr	r2, [r0, #8]
 8001798:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800179c:	6082      	str	r2, [r0, #8]
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800179e:	6820      	ldr	r0, [r4, #0]
 80017a0:	460a      	mov	r2, r1
 80017a2:	f100 014c 	add.w	r1, r0, #76	; 0x4c
 80017a6:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80017a8:	f000 fe46 	bl	8002438 <HAL_DMA_Start_IT>
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80017ac:	4b2b      	ldr	r3, [pc, #172]	; (800185c <HAL_ADC_Start_DMA+0x194>)
 80017ae:	685b      	ldr	r3, [r3, #4]
 80017b0:	f013 0f1f 	tst.w	r3, #31
 80017b4:	d124      	bne.n	8001800 <HAL_ADC_Start_DMA+0x138>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80017b6:	6823      	ldr	r3, [r4, #0]
 80017b8:	4a29      	ldr	r2, [pc, #164]	; (8001860 <HAL_ADC_Start_DMA+0x198>)
 80017ba:	4293      	cmp	r3, r2
 80017bc:	d016      	beq.n	80017ec <HAL_ADC_Start_DMA+0x124>
 80017be:	f502 7280 	add.w	r2, r2, #256	; 0x100
 80017c2:	4293      	cmp	r3, r2
 80017c4:	d004      	beq.n	80017d0 <HAL_ADC_Start_DMA+0x108>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80017c6:	4a27      	ldr	r2, [pc, #156]	; (8001864 <HAL_ADC_Start_DMA+0x19c>)
 80017c8:	4293      	cmp	r3, r2
 80017ca:	d009      	beq.n	80017e0 <HAL_ADC_Start_DMA+0x118>
  return HAL_OK;
 80017cc:	2000      	movs	r0, #0
 80017ce:	e031      	b.n	8001834 <HAL_ADC_Start_DMA+0x16c>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80017d0:	f502 7200 	add.w	r2, r2, #512	; 0x200
 80017d4:	6852      	ldr	r2, [r2, #4]
 80017d6:	f012 0f1f 	tst.w	r2, #31
 80017da:	d007      	beq.n	80017ec <HAL_ADC_Start_DMA+0x124>
  return HAL_OK;
 80017dc:	2000      	movs	r0, #0
 80017de:	e029      	b.n	8001834 <HAL_ADC_Start_DMA+0x16c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80017e0:	f502 7280 	add.w	r2, r2, #256	; 0x100
 80017e4:	6852      	ldr	r2, [r2, #4]
 80017e6:	f012 0f10 	tst.w	r2, #16
 80017ea:	d127      	bne.n	800183c <HAL_ADC_Start_DMA+0x174>
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80017ec:	689a      	ldr	r2, [r3, #8]
 80017ee:	f012 5f40 	tst.w	r2, #805306368	; 0x30000000
 80017f2:	d125      	bne.n	8001840 <HAL_ADC_Start_DMA+0x178>
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80017f4:	689a      	ldr	r2, [r3, #8]
 80017f6:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80017fa:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80017fc:	2000      	movs	r0, #0
 80017fe:	e019      	b.n	8001834 <HAL_ADC_Start_DMA+0x16c>
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001800:	6822      	ldr	r2, [r4, #0]
 8001802:	4b17      	ldr	r3, [pc, #92]	; (8001860 <HAL_ADC_Start_DMA+0x198>)
 8001804:	429a      	cmp	r2, r3
 8001806:	d001      	beq.n	800180c <HAL_ADC_Start_DMA+0x144>
  return HAL_OK;
 8001808:	2000      	movs	r0, #0
 800180a:	e013      	b.n	8001834 <HAL_ADC_Start_DMA+0x16c>
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800180c:	689b      	ldr	r3, [r3, #8]
 800180e:	f013 5f40 	tst.w	r3, #805306368	; 0x30000000
 8001812:	d117      	bne.n	8001844 <HAL_ADC_Start_DMA+0x17c>
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001814:	4a12      	ldr	r2, [pc, #72]	; (8001860 <HAL_ADC_Start_DMA+0x198>)
 8001816:	6893      	ldr	r3, [r2, #8]
 8001818:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800181c:	6093      	str	r3, [r2, #8]
  return HAL_OK;
 800181e:	2000      	movs	r0, #0
 8001820:	e008      	b.n	8001834 <HAL_ADC_Start_DMA+0x16c>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001822:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001824:	f043 0310 	orr.w	r3, r3, #16
 8001828:	6423      	str	r3, [r4, #64]	; 0x40
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800182a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800182c:	f043 0301 	orr.w	r3, r3, #1
 8001830:	6463      	str	r3, [r4, #68]	; 0x44
  return HAL_OK;
 8001832:	2000      	movs	r0, #0
}
 8001834:	b002      	add	sp, #8
 8001836:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hadc);
 8001838:	2002      	movs	r0, #2
 800183a:	e7fb      	b.n	8001834 <HAL_ADC_Start_DMA+0x16c>
  return HAL_OK;
 800183c:	2000      	movs	r0, #0
 800183e:	e7f9      	b.n	8001834 <HAL_ADC_Start_DMA+0x16c>
 8001840:	2000      	movs	r0, #0
 8001842:	e7f7      	b.n	8001834 <HAL_ADC_Start_DMA+0x16c>
 8001844:	2000      	movs	r0, #0
 8001846:	e7f5      	b.n	8001834 <HAL_ADC_Start_DMA+0x16c>
 8001848:	20000008 	.word	0x20000008
 800184c:	431bde83 	.word	0x431bde83
 8001850:	0800188d 	.word	0x0800188d
 8001854:	0800186b 	.word	0x0800186b
 8001858:	08001877 	.word	0x08001877
 800185c:	40012300 	.word	0x40012300
 8001860:	40012000 	.word	0x40012000
 8001864:	40012200 	.word	0x40012200

08001868 <HAL_ADC_ConvHalfCpltCallback>:
}
 8001868:	4770      	bx	lr

0800186a <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800186a:	b508      	push	{r3, lr}
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800186c:	6b80      	ldr	r0, [r0, #56]	; 0x38
 800186e:	f7ff fffb 	bl	8001868 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001872:	bd08      	pop	{r3, pc}

08001874 <HAL_ADC_ErrorCallback>:
}
 8001874:	4770      	bx	lr

08001876 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8001876:	b508      	push	{r3, lr}
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001878:	6b80      	ldr	r0, [r0, #56]	; 0x38
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 800187a:	2340      	movs	r3, #64	; 0x40
 800187c:	6403      	str	r3, [r0, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800187e:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8001880:	f043 0304 	orr.w	r3, r3, #4
 8001884:	6443      	str	r3, [r0, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001886:	f7ff fff5 	bl	8001874 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800188a:	bd08      	pop	{r3, pc}

0800188c <ADC_DMAConvCplt>:
{
 800188c:	b508      	push	{r3, lr}
 800188e:	4603      	mov	r3, r0
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001890:	6b80      	ldr	r0, [r0, #56]	; 0x38
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001892:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8001894:	f012 0f50 	tst.w	r2, #80	; 0x50
 8001898:	d125      	bne.n	80018e6 <ADC_DMAConvCplt+0x5a>
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800189a:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800189c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80018a0:	6403      	str	r3, [r0, #64]	; 0x40
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80018a2:	6803      	ldr	r3, [r0, #0]
 80018a4:	689a      	ldr	r2, [r3, #8]
 80018a6:	f012 5f40 	tst.w	r2, #805306368	; 0x30000000
 80018aa:	d119      	bne.n	80018e0 <ADC_DMAConvCplt+0x54>
 80018ac:	7e02      	ldrb	r2, [r0, #24]
 80018ae:	b9ba      	cbnz	r2, 80018e0 <ADC_DMAConvCplt+0x54>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80018b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80018b2:	f412 0f70 	tst.w	r2, #15728640	; 0xf00000
 80018b6:	d003      	beq.n	80018c0 <ADC_DMAConvCplt+0x34>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80018b8:	689a      	ldr	r2, [r3, #8]
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80018ba:	f412 6f80 	tst.w	r2, #1024	; 0x400
 80018be:	d10f      	bne.n	80018e0 <ADC_DMAConvCplt+0x54>
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80018c0:	685a      	ldr	r2, [r3, #4]
 80018c2:	f022 0220 	bic.w	r2, r2, #32
 80018c6:	605a      	str	r2, [r3, #4]
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80018c8:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80018ca:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80018ce:	6403      	str	r3, [r0, #64]	; 0x40
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80018d0:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80018d2:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 80018d6:	d103      	bne.n	80018e0 <ADC_DMAConvCplt+0x54>
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80018d8:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80018da:	f043 0301 	orr.w	r3, r3, #1
 80018de:	6403      	str	r3, [r0, #64]	; 0x40
    HAL_ADC_ConvCpltCallback(hadc);
 80018e0:	f7ff fade 	bl	8000ea0 <HAL_ADC_ConvCpltCallback>
}
 80018e4:	bd08      	pop	{r3, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80018e6:	6c02      	ldr	r2, [r0, #64]	; 0x40
 80018e8:	f012 0f10 	tst.w	r2, #16
 80018ec:	d104      	bne.n	80018f8 <ADC_DMAConvCplt+0x6c>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80018ee:	6b82      	ldr	r2, [r0, #56]	; 0x38
 80018f0:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80018f2:	4618      	mov	r0, r3
 80018f4:	4790      	blx	r2
}
 80018f6:	e7f5      	b.n	80018e4 <ADC_DMAConvCplt+0x58>
      HAL_ADC_ErrorCallback(hadc);
 80018f8:	f7ff ffbc 	bl	8001874 <HAL_ADC_ErrorCallback>
 80018fc:	e7f2      	b.n	80018e4 <ADC_DMAConvCplt+0x58>
	...

08001900 <HAL_ADC_ConfigChannel>:
{
 8001900:	b430      	push	{r4, r5}
 8001902:	b082      	sub	sp, #8
  __IO uint32_t counter = 0U;
 8001904:	2300      	movs	r3, #0
 8001906:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8001908:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800190c:	2b01      	cmp	r3, #1
 800190e:	f000 80b8 	beq.w	8001a82 <HAL_ADC_ConfigChannel+0x182>
 8001912:	2301      	movs	r3, #1
 8001914:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001918:	680b      	ldr	r3, [r1, #0]
 800191a:	2b09      	cmp	r3, #9
 800191c:	d93a      	bls.n	8001994 <HAL_ADC_ConfigChannel+0x94>
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800191e:	6805      	ldr	r5, [r0, #0]
 8001920:	68ea      	ldr	r2, [r5, #12]
 8001922:	b29b      	uxth	r3, r3
 8001924:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8001928:	3b1e      	subs	r3, #30
 800192a:	2407      	movs	r4, #7
 800192c:	fa04 f303 	lsl.w	r3, r4, r3
 8001930:	ea22 0303 	bic.w	r3, r2, r3
 8001934:	60eb      	str	r3, [r5, #12]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001936:	6804      	ldr	r4, [r0, #0]
 8001938:	68e5      	ldr	r5, [r4, #12]
 800193a:	880b      	ldrh	r3, [r1, #0]
 800193c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8001940:	3b1e      	subs	r3, #30
 8001942:	688a      	ldr	r2, [r1, #8]
 8001944:	fa02 f303 	lsl.w	r3, r2, r3
 8001948:	432b      	orrs	r3, r5
 800194a:	60e3      	str	r3, [r4, #12]
  if (sConfig->Rank < 7U)
 800194c:	684b      	ldr	r3, [r1, #4]
 800194e:	2b06      	cmp	r3, #6
 8001950:	d835      	bhi.n	80019be <HAL_ADC_ConfigChannel+0xbe>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001952:	6805      	ldr	r5, [r0, #0]
 8001954:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8001956:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800195a:	3b05      	subs	r3, #5
 800195c:	241f      	movs	r4, #31
 800195e:	fa04 f303 	lsl.w	r3, r4, r3
 8001962:	ea22 0303 	bic.w	r3, r2, r3
 8001966:	636b      	str	r3, [r5, #52]	; 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001968:	6804      	ldr	r4, [r0, #0]
 800196a:	6b65      	ldr	r5, [r4, #52]	; 0x34
 800196c:	880a      	ldrh	r2, [r1, #0]
 800196e:	684b      	ldr	r3, [r1, #4]
 8001970:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8001974:	3b05      	subs	r3, #5
 8001976:	fa02 f303 	lsl.w	r3, r2, r3
 800197a:	432b      	orrs	r3, r5
 800197c:	6363      	str	r3, [r4, #52]	; 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800197e:	6802      	ldr	r2, [r0, #0]
 8001980:	4b41      	ldr	r3, [pc, #260]	; (8001a88 <HAL_ADC_ConfigChannel+0x188>)
 8001982:	429a      	cmp	r2, r3
 8001984:	d04b      	beq.n	8001a1e <HAL_ADC_ConfigChannel+0x11e>
  __HAL_UNLOCK(hadc);
 8001986:	2300      	movs	r3, #0
 8001988:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 800198c:	4618      	mov	r0, r3
}
 800198e:	b002      	add	sp, #8
 8001990:	bc30      	pop	{r4, r5}
 8001992:	4770      	bx	lr
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001994:	6805      	ldr	r5, [r0, #0]
 8001996:	692a      	ldr	r2, [r5, #16]
 8001998:	b29b      	uxth	r3, r3
 800199a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800199e:	2407      	movs	r4, #7
 80019a0:	fa04 f303 	lsl.w	r3, r4, r3
 80019a4:	ea22 0303 	bic.w	r3, r2, r3
 80019a8:	612b      	str	r3, [r5, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80019aa:	6804      	ldr	r4, [r0, #0]
 80019ac:	6925      	ldr	r5, [r4, #16]
 80019ae:	880b      	ldrh	r3, [r1, #0]
 80019b0:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 80019b4:	688b      	ldr	r3, [r1, #8]
 80019b6:	4093      	lsls	r3, r2
 80019b8:	432b      	orrs	r3, r5
 80019ba:	6123      	str	r3, [r4, #16]
 80019bc:	e7c6      	b.n	800194c <HAL_ADC_ConfigChannel+0x4c>
  else if (sConfig->Rank < 13U)
 80019be:	2b0c      	cmp	r3, #12
 80019c0:	d816      	bhi.n	80019f0 <HAL_ADC_ConfigChannel+0xf0>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80019c2:	6805      	ldr	r5, [r0, #0]
 80019c4:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 80019c6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80019ca:	3b23      	subs	r3, #35	; 0x23
 80019cc:	241f      	movs	r4, #31
 80019ce:	fa04 f303 	lsl.w	r3, r4, r3
 80019d2:	ea22 0303 	bic.w	r3, r2, r3
 80019d6:	632b      	str	r3, [r5, #48]	; 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80019d8:	6804      	ldr	r4, [r0, #0]
 80019da:	6b25      	ldr	r5, [r4, #48]	; 0x30
 80019dc:	880a      	ldrh	r2, [r1, #0]
 80019de:	684b      	ldr	r3, [r1, #4]
 80019e0:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80019e4:	3b23      	subs	r3, #35	; 0x23
 80019e6:	fa02 f303 	lsl.w	r3, r2, r3
 80019ea:	432b      	orrs	r3, r5
 80019ec:	6323      	str	r3, [r4, #48]	; 0x30
 80019ee:	e7c6      	b.n	800197e <HAL_ADC_ConfigChannel+0x7e>
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80019f0:	6805      	ldr	r5, [r0, #0]
 80019f2:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 80019f4:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80019f8:	3b41      	subs	r3, #65	; 0x41
 80019fa:	241f      	movs	r4, #31
 80019fc:	fa04 f303 	lsl.w	r3, r4, r3
 8001a00:	ea22 0303 	bic.w	r3, r2, r3
 8001a04:	62eb      	str	r3, [r5, #44]	; 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001a06:	6804      	ldr	r4, [r0, #0]
 8001a08:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
 8001a0a:	880a      	ldrh	r2, [r1, #0]
 8001a0c:	684b      	ldr	r3, [r1, #4]
 8001a0e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8001a12:	3b41      	subs	r3, #65	; 0x41
 8001a14:	fa02 f303 	lsl.w	r3, r2, r3
 8001a18:	432b      	orrs	r3, r5
 8001a1a:	62e3      	str	r3, [r4, #44]	; 0x2c
 8001a1c:	e7af      	b.n	800197e <HAL_ADC_ConfigChannel+0x7e>
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001a1e:	680b      	ldr	r3, [r1, #0]
 8001a20:	2b12      	cmp	r3, #18
 8001a22:	d024      	beq.n	8001a6e <HAL_ADC_ConfigChannel+0x16e>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001a24:	680b      	ldr	r3, [r1, #0]
 8001a26:	3b10      	subs	r3, #16
 8001a28:	2b01      	cmp	r3, #1
 8001a2a:	d8ac      	bhi.n	8001986 <HAL_ADC_ConfigChannel+0x86>
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001a2c:	4a17      	ldr	r2, [pc, #92]	; (8001a8c <HAL_ADC_ConfigChannel+0x18c>)
 8001a2e:	6853      	ldr	r3, [r2, #4]
 8001a30:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001a34:	6053      	str	r3, [r2, #4]
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001a36:	680b      	ldr	r3, [r1, #0]
 8001a38:	2b10      	cmp	r3, #16
 8001a3a:	d1a4      	bne.n	8001986 <HAL_ADC_ConfigChannel+0x86>
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001a3c:	4b14      	ldr	r3, [pc, #80]	; (8001a90 <HAL_ADC_ConfigChannel+0x190>)
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	f102 7246 	add.w	r2, r2, #51904512	; 0x3180000
 8001a44:	f502 322e 	add.w	r2, r2, #178176	; 0x2b800
 8001a48:	f202 3283 	addw	r2, r2, #899	; 0x383
 8001a4c:	fba2 2303 	umull	r2, r3, r2, r3
 8001a50:	0c9b      	lsrs	r3, r3, #18
 8001a52:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8001a56:	005b      	lsls	r3, r3, #1
 8001a58:	9301      	str	r3, [sp, #4]
      while(counter != 0U)
 8001a5a:	9b01      	ldr	r3, [sp, #4]
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d092      	beq.n	8001986 <HAL_ADC_ConfigChannel+0x86>
        counter--;
 8001a60:	9b01      	ldr	r3, [sp, #4]
 8001a62:	3b01      	subs	r3, #1
 8001a64:	9301      	str	r3, [sp, #4]
      while(counter != 0U)
 8001a66:	9b01      	ldr	r3, [sp, #4]
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d1f9      	bne.n	8001a60 <HAL_ADC_ConfigChannel+0x160>
 8001a6c:	e78b      	b.n	8001986 <HAL_ADC_ConfigChannel+0x86>
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001a6e:	4a07      	ldr	r2, [pc, #28]	; (8001a8c <HAL_ADC_ConfigChannel+0x18c>)
 8001a70:	6853      	ldr	r3, [r2, #4]
 8001a72:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001a76:	6053      	str	r3, [r2, #4]
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001a78:	6802      	ldr	r2, [r0, #0]
 8001a7a:	4b03      	ldr	r3, [pc, #12]	; (8001a88 <HAL_ADC_ConfigChannel+0x188>)
 8001a7c:	429a      	cmp	r2, r3
 8001a7e:	d0d1      	beq.n	8001a24 <HAL_ADC_ConfigChannel+0x124>
 8001a80:	e781      	b.n	8001986 <HAL_ADC_ConfigChannel+0x86>
  __HAL_LOCK(hadc);
 8001a82:	2002      	movs	r0, #2
 8001a84:	e783      	b.n	800198e <HAL_ADC_ConfigChannel+0x8e>
 8001a86:	bf00      	nop
 8001a88:	40012000 	.word	0x40012000
 8001a8c:	40012300 	.word	0x40012300
 8001a90:	20000008 	.word	0x20000008

08001a94 <HAL_CAN_Init>:
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001a94:	2800      	cmp	r0, #0
 8001a96:	f000 808a 	beq.w	8001bae <HAL_CAN_Init+0x11a>
{
 8001a9a:	b538      	push	{r3, r4, r5, lr}
 8001a9c:	4604      	mov	r4, r0
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8001a9e:	f890 3020 	ldrb.w	r3, [r0, #32]
 8001aa2:	b1d3      	cbz	r3, 8001ada <HAL_CAN_Init+0x46>
    HAL_CAN_MspInit(hcan);
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001aa4:	6822      	ldr	r2, [r4, #0]
 8001aa6:	6813      	ldr	r3, [r2, #0]
 8001aa8:	f043 0301 	orr.w	r3, r3, #1
 8001aac:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001aae:	f7ff fd43 	bl	8001538 <HAL_GetTick>
 8001ab2:	4605      	mov	r5, r0

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001ab4:	6823      	ldr	r3, [r4, #0]
 8001ab6:	685a      	ldr	r2, [r3, #4]
 8001ab8:	f012 0f01 	tst.w	r2, #1
 8001abc:	d110      	bne.n	8001ae0 <HAL_CAN_Init+0x4c>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001abe:	f7ff fd3b 	bl	8001538 <HAL_GetTick>
 8001ac2:	1b40      	subs	r0, r0, r5
 8001ac4:	280a      	cmp	r0, #10
 8001ac6:	d9f5      	bls.n	8001ab4 <HAL_CAN_Init+0x20>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001ac8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001aca:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ace:	6263      	str	r3, [r4, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001ad0:	2305      	movs	r3, #5
 8001ad2:	f884 3020 	strb.w	r3, [r4, #32]

      return HAL_ERROR;
 8001ad6:	2001      	movs	r0, #1
  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;

  /* Return function status */
  return HAL_OK;
}
 8001ad8:	bd38      	pop	{r3, r4, r5, pc}
    HAL_CAN_MspInit(hcan);
 8001ada:	f7ff f8f1 	bl	8000cc0 <HAL_CAN_MspInit>
 8001ade:	e7e1      	b.n	8001aa4 <HAL_CAN_Init+0x10>
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001ae0:	681a      	ldr	r2, [r3, #0]
 8001ae2:	f022 0202 	bic.w	r2, r2, #2
 8001ae6:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 8001ae8:	f7ff fd26 	bl	8001538 <HAL_GetTick>
 8001aec:	4605      	mov	r5, r0
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001aee:	6823      	ldr	r3, [r4, #0]
 8001af0:	685a      	ldr	r2, [r3, #4]
 8001af2:	f012 0f02 	tst.w	r2, #2
 8001af6:	d00d      	beq.n	8001b14 <HAL_CAN_Init+0x80>
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001af8:	f7ff fd1e 	bl	8001538 <HAL_GetTick>
 8001afc:	1b40      	subs	r0, r0, r5
 8001afe:	280a      	cmp	r0, #10
 8001b00:	d9f5      	bls.n	8001aee <HAL_CAN_Init+0x5a>
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001b02:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001b04:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b08:	6263      	str	r3, [r4, #36]	; 0x24
      hcan->State = HAL_CAN_STATE_ERROR;
 8001b0a:	2305      	movs	r3, #5
 8001b0c:	f884 3020 	strb.w	r3, [r4, #32]
      return HAL_ERROR;
 8001b10:	2001      	movs	r0, #1
 8001b12:	e7e1      	b.n	8001ad8 <HAL_CAN_Init+0x44>
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001b14:	7e22      	ldrb	r2, [r4, #24]
 8001b16:	2a01      	cmp	r2, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001b18:	681a      	ldr	r2, [r3, #0]
 8001b1a:	bf0c      	ite	eq
 8001b1c:	f042 0280 	orreq.w	r2, r2, #128	; 0x80
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001b20:	f022 0280 	bicne.w	r2, r2, #128	; 0x80
 8001b24:	601a      	str	r2, [r3, #0]
  if (hcan->Init.AutoBusOff == ENABLE)
 8001b26:	7e63      	ldrb	r3, [r4, #25]
 8001b28:	2b01      	cmp	r3, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001b2a:	6822      	ldr	r2, [r4, #0]
 8001b2c:	6813      	ldr	r3, [r2, #0]
 8001b2e:	bf0c      	ite	eq
 8001b30:	f043 0340 	orreq.w	r3, r3, #64	; 0x40
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001b34:	f023 0340 	bicne.w	r3, r3, #64	; 0x40
 8001b38:	6013      	str	r3, [r2, #0]
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001b3a:	7ea3      	ldrb	r3, [r4, #26]
 8001b3c:	2b01      	cmp	r3, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001b3e:	6822      	ldr	r2, [r4, #0]
 8001b40:	6813      	ldr	r3, [r2, #0]
 8001b42:	bf0c      	ite	eq
 8001b44:	f043 0320 	orreq.w	r3, r3, #32
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001b48:	f023 0320 	bicne.w	r3, r3, #32
 8001b4c:	6013      	str	r3, [r2, #0]
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001b4e:	7ee3      	ldrb	r3, [r4, #27]
 8001b50:	2b01      	cmp	r3, #1
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001b52:	6822      	ldr	r2, [r4, #0]
 8001b54:	6813      	ldr	r3, [r2, #0]
 8001b56:	bf0c      	ite	eq
 8001b58:	f023 0310 	biceq.w	r3, r3, #16
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001b5c:	f043 0310 	orrne.w	r3, r3, #16
 8001b60:	6013      	str	r3, [r2, #0]
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001b62:	7f23      	ldrb	r3, [r4, #28]
 8001b64:	2b01      	cmp	r3, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001b66:	6822      	ldr	r2, [r4, #0]
 8001b68:	6813      	ldr	r3, [r2, #0]
 8001b6a:	bf0c      	ite	eq
 8001b6c:	f043 0308 	orreq.w	r3, r3, #8
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001b70:	f023 0308 	bicne.w	r3, r3, #8
 8001b74:	6013      	str	r3, [r2, #0]
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001b76:	7f63      	ldrb	r3, [r4, #29]
 8001b78:	2b01      	cmp	r3, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001b7a:	6822      	ldr	r2, [r4, #0]
 8001b7c:	6813      	ldr	r3, [r2, #0]
 8001b7e:	bf0c      	ite	eq
 8001b80:	f043 0304 	orreq.w	r3, r3, #4
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001b84:	f023 0304 	bicne.w	r3, r3, #4
 8001b88:	6013      	str	r3, [r2, #0]
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001b8a:	6821      	ldr	r1, [r4, #0]
 8001b8c:	68a3      	ldr	r3, [r4, #8]
 8001b8e:	68e2      	ldr	r2, [r4, #12]
 8001b90:	4313      	orrs	r3, r2
 8001b92:	6922      	ldr	r2, [r4, #16]
 8001b94:	4313      	orrs	r3, r2
 8001b96:	6962      	ldr	r2, [r4, #20]
 8001b98:	4313      	orrs	r3, r2
 8001b9a:	6862      	ldr	r2, [r4, #4]
 8001b9c:	3a01      	subs	r2, #1
 8001b9e:	4313      	orrs	r3, r2
 8001ba0:	61cb      	str	r3, [r1, #28]
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001ba2:	2000      	movs	r0, #0
 8001ba4:	6260      	str	r0, [r4, #36]	; 0x24
  hcan->State = HAL_CAN_STATE_READY;
 8001ba6:	2301      	movs	r3, #1
 8001ba8:	f884 3020 	strb.w	r3, [r4, #32]
  return HAL_OK;
 8001bac:	e794      	b.n	8001ad8 <HAL_CAN_Init+0x44>
    return HAL_ERROR;
 8001bae:	2001      	movs	r0, #1
}
 8001bb0:	4770      	bx	lr
	...

08001bb4 <HAL_CAN_ConfigFilter>:
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
  HAL_CAN_StateTypeDef state = hcan->State;
 8001bb4:	f890 3020 	ldrb.w	r3, [r0, #32]

  if ((state == HAL_CAN_STATE_READY) ||
 8001bb8:	3b01      	subs	r3, #1
 8001bba:	b2db      	uxtb	r3, r3
 8001bbc:	2b01      	cmp	r3, #1
 8001bbe:	d905      	bls.n	8001bcc <HAL_CAN_ConfigFilter+0x18>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001bc0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001bc2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001bc6:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 8001bc8:	2001      	movs	r0, #1
  }
}
 8001bca:	4770      	bx	lr
{
 8001bcc:	b470      	push	{r4, r5, r6}
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001bce:	4b44      	ldr	r3, [pc, #272]	; (8001ce0 <HAL_CAN_ConfigFilter+0x12c>)
 8001bd0:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8001bd4:	f042 0201 	orr.w	r2, r2, #1
 8001bd8:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8001bdc:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8001be0:	f422 527c 	bic.w	r2, r2, #16128	; 0x3f00
 8001be4:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8001be8:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8001bec:	6a48      	ldr	r0, [r1, #36]	; 0x24
 8001bee:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8001bf2:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001bf6:	694a      	ldr	r2, [r1, #20]
 8001bf8:	f002 021f 	and.w	r2, r2, #31
 8001bfc:	2001      	movs	r0, #1
 8001bfe:	fa00 f202 	lsl.w	r2, r0, r2
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001c02:	f8d3 021c 	ldr.w	r0, [r3, #540]	; 0x21c
 8001c06:	43d4      	mvns	r4, r2
 8001c08:	ea20 0002 	bic.w	r0, r0, r2
 8001c0c:	f8c3 021c 	str.w	r0, [r3, #540]	; 0x21c
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001c10:	69cb      	ldr	r3, [r1, #28]
 8001c12:	b9b3      	cbnz	r3, 8001c42 <HAL_CAN_ConfigFilter+0x8e>
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8001c14:	4b32      	ldr	r3, [pc, #200]	; (8001ce0 <HAL_CAN_ConfigFilter+0x12c>)
 8001c16:	f8d3 020c 	ldr.w	r0, [r3, #524]	; 0x20c
 8001c1a:	4020      	ands	r0, r4
 8001c1c:	f8c3 020c 	str.w	r0, [r3, #524]	; 0x20c
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001c20:	6948      	ldr	r0, [r1, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001c22:	68ce      	ldr	r6, [r1, #12]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001c24:	888d      	ldrh	r5, [r1, #4]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001c26:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001c2a:	3048      	adds	r0, #72	; 0x48
 8001c2c:	f843 5030 	str.w	r5, [r3, r0, lsl #3]
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001c30:	694d      	ldr	r5, [r1, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001c32:	688e      	ldr	r6, [r1, #8]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8001c34:	8808      	ldrh	r0, [r1, #0]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001c36:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001c3a:	3548      	adds	r5, #72	; 0x48
 8001c3c:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8001c40:	6058      	str	r0, [r3, #4]
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8001c42:	69cb      	ldr	r3, [r1, #28]
 8001c44:	2b01      	cmp	r3, #1
 8001c46:	d01d      	beq.n	8001c84 <HAL_CAN_ConfigFilter+0xd0>
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8001c48:	698b      	ldr	r3, [r1, #24]
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d132      	bne.n	8001cb4 <HAL_CAN_ConfigFilter+0x100>
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8001c4e:	4824      	ldr	r0, [pc, #144]	; (8001ce0 <HAL_CAN_ConfigFilter+0x12c>)
 8001c50:	f8d0 3204 	ldr.w	r3, [r0, #516]	; 0x204
 8001c54:	4023      	ands	r3, r4
 8001c56:	f8c0 3204 	str.w	r3, [r0, #516]	; 0x204
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8001c5a:	690b      	ldr	r3, [r1, #16]
 8001c5c:	bb8b      	cbnz	r3, 8001cc2 <HAL_CAN_ConfigFilter+0x10e>
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8001c5e:	4b20      	ldr	r3, [pc, #128]	; (8001ce0 <HAL_CAN_ConfigFilter+0x12c>)
 8001c60:	f8d3 0214 	ldr.w	r0, [r3, #532]	; 0x214
 8001c64:	4004      	ands	r4, r0
 8001c66:	f8c3 4214 	str.w	r4, [r3, #532]	; 0x214
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8001c6a:	6a0b      	ldr	r3, [r1, #32]
 8001c6c:	2b01      	cmp	r3, #1
 8001c6e:	d02f      	beq.n	8001cd0 <HAL_CAN_ConfigFilter+0x11c>
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001c70:	4a1b      	ldr	r2, [pc, #108]	; (8001ce0 <HAL_CAN_ConfigFilter+0x12c>)
 8001c72:	f8d2 3200 	ldr.w	r3, [r2, #512]	; 0x200
 8001c76:	f023 0301 	bic.w	r3, r3, #1
 8001c7a:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200
    return HAL_OK;
 8001c7e:	2000      	movs	r0, #0
}
 8001c80:	bc70      	pop	{r4, r5, r6}
 8001c82:	4770      	bx	lr
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8001c84:	4b16      	ldr	r3, [pc, #88]	; (8001ce0 <HAL_CAN_ConfigFilter+0x12c>)
 8001c86:	f8d3 020c 	ldr.w	r0, [r3, #524]	; 0x20c
 8001c8a:	4310      	orrs	r0, r2
 8001c8c:	f8c3 020c 	str.w	r0, [r3, #524]	; 0x20c
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001c90:	6948      	ldr	r0, [r1, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001c92:	680e      	ldr	r6, [r1, #0]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001c94:	888d      	ldrh	r5, [r1, #4]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001c96:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001c9a:	3048      	adds	r0, #72	; 0x48
 8001c9c:	f843 5030 	str.w	r5, [r3, r0, lsl #3]
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001ca0:	694d      	ldr	r5, [r1, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001ca2:	688e      	ldr	r6, [r1, #8]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8001ca4:	8988      	ldrh	r0, [r1, #12]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001ca6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001caa:	3548      	adds	r5, #72	; 0x48
 8001cac:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8001cb0:	6058      	str	r0, [r3, #4]
 8001cb2:	e7c9      	b.n	8001c48 <HAL_CAN_ConfigFilter+0x94>
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8001cb4:	480a      	ldr	r0, [pc, #40]	; (8001ce0 <HAL_CAN_ConfigFilter+0x12c>)
 8001cb6:	f8d0 3204 	ldr.w	r3, [r0, #516]	; 0x204
 8001cba:	4313      	orrs	r3, r2
 8001cbc:	f8c0 3204 	str.w	r3, [r0, #516]	; 0x204
 8001cc0:	e7cb      	b.n	8001c5a <HAL_CAN_ConfigFilter+0xa6>
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8001cc2:	4807      	ldr	r0, [pc, #28]	; (8001ce0 <HAL_CAN_ConfigFilter+0x12c>)
 8001cc4:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8001cc8:	4313      	orrs	r3, r2
 8001cca:	f8c0 3214 	str.w	r3, [r0, #532]	; 0x214
 8001cce:	e7cc      	b.n	8001c6a <HAL_CAN_ConfigFilter+0xb6>
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8001cd0:	4903      	ldr	r1, [pc, #12]	; (8001ce0 <HAL_CAN_ConfigFilter+0x12c>)
 8001cd2:	f8d1 321c 	ldr.w	r3, [r1, #540]	; 0x21c
 8001cd6:	431a      	orrs	r2, r3
 8001cd8:	f8c1 221c 	str.w	r2, [r1, #540]	; 0x21c
 8001cdc:	e7c8      	b.n	8001c70 <HAL_CAN_ConfigFilter+0xbc>
 8001cde:	bf00      	nop
 8001ce0:	40006400 	.word	0x40006400

08001ce4 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8001ce4:	b570      	push	{r4, r5, r6, lr}
 8001ce6:	4604      	mov	r4, r0
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8001ce8:	f890 5020 	ldrb.w	r5, [r0, #32]
 8001cec:	b2ed      	uxtb	r5, r5
 8001cee:	2d01      	cmp	r5, #1
 8001cf0:	d006      	beq.n	8001d00 <HAL_CAN_Start+0x1c>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8001cf2:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001cf4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001cf8:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 8001cfa:	2501      	movs	r5, #1
  }
}
 8001cfc:	4628      	mov	r0, r5
 8001cfe:	bd70      	pop	{r4, r5, r6, pc}
    hcan->State = HAL_CAN_STATE_LISTENING;
 8001d00:	2302      	movs	r3, #2
 8001d02:	f880 3020 	strb.w	r3, [r0, #32]
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001d06:	6802      	ldr	r2, [r0, #0]
 8001d08:	6813      	ldr	r3, [r2, #0]
 8001d0a:	f023 0301 	bic.w	r3, r3, #1
 8001d0e:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8001d10:	f7ff fc12 	bl	8001538 <HAL_GetTick>
 8001d14:	4606      	mov	r6, r0
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001d16:	6823      	ldr	r3, [r4, #0]
 8001d18:	685b      	ldr	r3, [r3, #4]
 8001d1a:	f013 0f01 	tst.w	r3, #1
 8001d1e:	d00c      	beq.n	8001d3a <HAL_CAN_Start+0x56>
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001d20:	f7ff fc0a 	bl	8001538 <HAL_GetTick>
 8001d24:	1b83      	subs	r3, r0, r6
 8001d26:	2b0a      	cmp	r3, #10
 8001d28:	d9f5      	bls.n	8001d16 <HAL_CAN_Start+0x32>
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001d2a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001d2c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d30:	6263      	str	r3, [r4, #36]	; 0x24
        hcan->State = HAL_CAN_STATE_ERROR;
 8001d32:	2305      	movs	r3, #5
 8001d34:	f884 3020 	strb.w	r3, [r4, #32]
        return HAL_ERROR;
 8001d38:	e7e0      	b.n	8001cfc <HAL_CAN_Start+0x18>
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001d3a:	2500      	movs	r5, #0
 8001d3c:	6265      	str	r5, [r4, #36]	; 0x24
    return HAL_OK;
 8001d3e:	e7dd      	b.n	8001cfc <HAL_CAN_Start+0x18>

08001d40 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8001d40:	b4f0      	push	{r4, r5, r6, r7}
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8001d42:	f890 4020 	ldrb.w	r4, [r0, #32]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8001d46:	6805      	ldr	r5, [r0, #0]
 8001d48:	68ad      	ldr	r5, [r5, #8]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8001d4a:	3c01      	subs	r4, #1
 8001d4c:	b2e4      	uxtb	r4, r4
 8001d4e:	2c01      	cmp	r4, #1
 8001d50:	d869      	bhi.n	8001e26 <HAL_CAN_AddTxMessage+0xe6>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001d52:	f015 5fe0 	tst.w	r5, #469762048	; 0x1c000000
 8001d56:	d060      	beq.n	8001e1a <HAL_CAN_AddTxMessage+0xda>
        ((tsr & CAN_TSR_TME1) != 0U) ||
        ((tsr & CAN_TSR_TME2) != 0U))
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8001d58:	f3c5 6401 	ubfx	r4, r5, #24, #2

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8001d5c:	2c02      	cmp	r4, #2
 8001d5e:	d905      	bls.n	8001d6c <HAL_CAN_AddTxMessage+0x2c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8001d60:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001d62:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001d66:	6243      	str	r3, [r0, #36]	; 0x24

        return HAL_ERROR;
 8001d68:	2001      	movs	r0, #1
 8001d6a:	e061      	b.n	8001e30 <HAL_CAN_AddTxMessage+0xf0>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8001d6c:	2501      	movs	r5, #1
 8001d6e:	40a5      	lsls	r5, r4
 8001d70:	601d      	str	r5, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8001d72:	688b      	ldr	r3, [r1, #8]
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d13b      	bne.n	8001df0 <HAL_CAN_AddTxMessage+0xb0>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001d78:	6805      	ldr	r5, [r0, #0]
 8001d7a:	680e      	ldr	r6, [r1, #0]
 8001d7c:	68cb      	ldr	r3, [r1, #12]
 8001d7e:	ea43 5646 	orr.w	r6, r3, r6, lsl #21
 8001d82:	f104 0318 	add.w	r3, r4, #24
 8001d86:	011b      	lsls	r3, r3, #4
 8001d88:	50ee      	str	r6, [r5, r3]
                                                           pHeader->IDE |
                                                           pHeader->RTR);
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8001d8a:	6803      	ldr	r3, [r0, #0]
 8001d8c:	690d      	ldr	r5, [r1, #16]
 8001d8e:	f104 0618 	add.w	r6, r4, #24
 8001d92:	eb03 1306 	add.w	r3, r3, r6, lsl #4
 8001d96:	605d      	str	r5, [r3, #4]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8001d98:	7d0b      	ldrb	r3, [r1, #20]
 8001d9a:	2b01      	cmp	r3, #1
 8001d9c:	d033      	beq.n	8001e06 <HAL_CAN_AddTxMessage+0xc6>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8001d9e:	6801      	ldr	r1, [r0, #0]
 8001da0:	79d5      	ldrb	r5, [r2, #7]
 8001da2:	7993      	ldrb	r3, [r2, #6]
 8001da4:	041b      	lsls	r3, r3, #16
 8001da6:	ea43 6305 	orr.w	r3, r3, r5, lsl #24
 8001daa:	7915      	ldrb	r5, [r2, #4]
 8001dac:	432b      	orrs	r3, r5
 8001dae:	7955      	ldrb	r5, [r2, #5]
 8001db0:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 8001db4:	eb01 1104 	add.w	r1, r1, r4, lsl #4
 8001db8:	f8c1 318c 	str.w	r3, [r1, #396]	; 0x18c
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8001dbc:	6801      	ldr	r1, [r0, #0]
 8001dbe:	78d5      	ldrb	r5, [r2, #3]
 8001dc0:	7893      	ldrb	r3, [r2, #2]
 8001dc2:	041b      	lsls	r3, r3, #16
 8001dc4:	ea43 6305 	orr.w	r3, r3, r5, lsl #24
 8001dc8:	7815      	ldrb	r5, [r2, #0]
 8001dca:	432b      	orrs	r3, r5
 8001dcc:	7852      	ldrb	r2, [r2, #1]
 8001dce:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001dd2:	eb01 1104 	add.w	r1, r1, r4, lsl #4
 8001dd6:	f8c1 3188 	str.w	r3, [r1, #392]	; 0x188
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8001dda:	6803      	ldr	r3, [r0, #0]
 8001ddc:	eb03 1404 	add.w	r4, r3, r4, lsl #4
 8001de0:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8001de4:	f043 0301 	orr.w	r3, r3, #1
 8001de8:	f8c4 3180 	str.w	r3, [r4, #384]	; 0x180

      /* Return function status */
      return HAL_OK;
 8001dec:	2000      	movs	r0, #0
 8001dee:	e01f      	b.n	8001e30 <HAL_CAN_AddTxMessage+0xf0>
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001df0:	6805      	ldr	r5, [r0, #0]
 8001df2:	684e      	ldr	r6, [r1, #4]
                                                           pHeader->IDE |
 8001df4:	68cf      	ldr	r7, [r1, #12]
 8001df6:	433b      	orrs	r3, r7
 8001df8:	ea43 03c6 	orr.w	r3, r3, r6, lsl #3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001dfc:	f104 0618 	add.w	r6, r4, #24
 8001e00:	0136      	lsls	r6, r6, #4
 8001e02:	51ab      	str	r3, [r5, r6]
 8001e04:	e7c1      	b.n	8001d8a <HAL_CAN_AddTxMessage+0x4a>
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8001e06:	6803      	ldr	r3, [r0, #0]
 8001e08:	eb03 1304 	add.w	r3, r3, r4, lsl #4
 8001e0c:	f8d3 1184 	ldr.w	r1, [r3, #388]	; 0x184
 8001e10:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8001e14:	f8c3 1184 	str.w	r1, [r3, #388]	; 0x184
 8001e18:	e7c1      	b.n	8001d9e <HAL_CAN_AddTxMessage+0x5e>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001e1a:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001e1c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001e20:	6243      	str	r3, [r0, #36]	; 0x24

      return HAL_ERROR;
 8001e22:	2001      	movs	r0, #1
 8001e24:	e004      	b.n	8001e30 <HAL_CAN_AddTxMessage+0xf0>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001e26:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001e28:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001e2c:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 8001e2e:	2001      	movs	r0, #1
  }
}
 8001e30:	bcf0      	pop	{r4, r5, r6, r7}
 8001e32:	4770      	bx	lr

08001e34 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8001e34:	b430      	push	{r4, r5}
  HAL_CAN_StateTypeDef state = hcan->State;
 8001e36:	f890 4020 	ldrb.w	r4, [r0, #32]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8001e3a:	3c01      	subs	r4, #1
 8001e3c:	b2e4      	uxtb	r4, r4
 8001e3e:	2c01      	cmp	r4, #1
 8001e40:	f200 808e 	bhi.w	8001f60 <HAL_CAN_GetRxMessage+0x12c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001e44:	b951      	cbnz	r1, 8001e5c <HAL_CAN_GetRxMessage+0x28>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8001e46:	6804      	ldr	r4, [r0, #0]
 8001e48:	68e4      	ldr	r4, [r4, #12]
 8001e4a:	f014 0f03 	tst.w	r4, #3
 8001e4e:	d110      	bne.n	8001e72 <HAL_CAN_GetRxMessage+0x3e>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001e50:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001e52:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001e56:	6243      	str	r3, [r0, #36]	; 0x24

        return HAL_ERROR;
 8001e58:	2001      	movs	r0, #1
 8001e5a:	e086      	b.n	8001f6a <HAL_CAN_GetRxMessage+0x136>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8001e5c:	6804      	ldr	r4, [r0, #0]
 8001e5e:	6924      	ldr	r4, [r4, #16]
 8001e60:	f014 0f03 	tst.w	r4, #3
 8001e64:	d105      	bne.n	8001e72 <HAL_CAN_GetRxMessage+0x3e>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001e66:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001e68:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001e6c:	6243      	str	r3, [r0, #36]	; 0x24

        return HAL_ERROR;
 8001e6e:	2001      	movs	r0, #1
 8001e70:	e07b      	b.n	8001f6a <HAL_CAN_GetRxMessage+0x136>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8001e72:	6805      	ldr	r5, [r0, #0]
 8001e74:	f101 041b 	add.w	r4, r1, #27
 8001e78:	0124      	lsls	r4, r4, #4
 8001e7a:	592c      	ldr	r4, [r5, r4]
 8001e7c:	f004 0404 	and.w	r4, r4, #4
 8001e80:	6094      	str	r4, [r2, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8001e82:	2c00      	cmp	r4, #0
 8001e84:	d15d      	bne.n	8001f42 <HAL_CAN_GetRxMessage+0x10e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8001e86:	6805      	ldr	r5, [r0, #0]
 8001e88:	f101 041b 	add.w	r4, r1, #27
 8001e8c:	0124      	lsls	r4, r4, #4
 8001e8e:	592c      	ldr	r4, [r5, r4]
 8001e90:	0d64      	lsrs	r4, r4, #21
 8001e92:	6014      	str	r4, [r2, #0]
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8001e94:	6805      	ldr	r5, [r0, #0]
 8001e96:	f101 041b 	add.w	r4, r1, #27
 8001e9a:	0124      	lsls	r4, r4, #4
 8001e9c:	592d      	ldr	r5, [r5, r4]
 8001e9e:	f005 0502 	and.w	r5, r5, #2
 8001ea2:	60d5      	str	r5, [r2, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8001ea4:	6805      	ldr	r5, [r0, #0]
 8001ea6:	4425      	add	r5, r4
 8001ea8:	686d      	ldr	r5, [r5, #4]
 8001eaa:	f005 050f 	and.w	r5, r5, #15
 8001eae:	6115      	str	r5, [r2, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8001eb0:	6805      	ldr	r5, [r0, #0]
 8001eb2:	4425      	add	r5, r4
 8001eb4:	686d      	ldr	r5, [r5, #4]
 8001eb6:	f3c5 2507 	ubfx	r5, r5, #8, #8
 8001eba:	6195      	str	r5, [r2, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8001ebc:	6805      	ldr	r5, [r0, #0]
 8001ebe:	442c      	add	r4, r5
 8001ec0:	6864      	ldr	r4, [r4, #4]
 8001ec2:	0c24      	lsrs	r4, r4, #16
 8001ec4:	6154      	str	r4, [r2, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8001ec6:	6802      	ldr	r2, [r0, #0]
 8001ec8:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8001ecc:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 8001ed0:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8001ed2:	6802      	ldr	r2, [r0, #0]
 8001ed4:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8001ed8:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 8001edc:	0a12      	lsrs	r2, r2, #8
 8001ede:	705a      	strb	r2, [r3, #1]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8001ee0:	6802      	ldr	r2, [r0, #0]
 8001ee2:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8001ee6:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 8001eea:	0c12      	lsrs	r2, r2, #16
 8001eec:	709a      	strb	r2, [r3, #2]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8001eee:	6802      	ldr	r2, [r0, #0]
 8001ef0:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8001ef4:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 8001ef8:	0e12      	lsrs	r2, r2, #24
 8001efa:	70da      	strb	r2, [r3, #3]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8001efc:	6802      	ldr	r2, [r0, #0]
 8001efe:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8001f02:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 8001f06:	711a      	strb	r2, [r3, #4]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8001f08:	6802      	ldr	r2, [r0, #0]
 8001f0a:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8001f0e:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 8001f12:	0a12      	lsrs	r2, r2, #8
 8001f14:	715a      	strb	r2, [r3, #5]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8001f16:	6802      	ldr	r2, [r0, #0]
 8001f18:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8001f1c:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 8001f20:	0c12      	lsrs	r2, r2, #16
 8001f22:	719a      	strb	r2, [r3, #6]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8001f24:	6802      	ldr	r2, [r0, #0]
 8001f26:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8001f2a:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 8001f2e:	0e12      	lsrs	r2, r2, #24
 8001f30:	71da      	strb	r2, [r3, #7]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001f32:	b971      	cbnz	r1, 8001f52 <HAL_CAN_GetRxMessage+0x11e>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8001f34:	6802      	ldr	r2, [r0, #0]
 8001f36:	68d3      	ldr	r3, [r2, #12]
 8001f38:	f043 0320 	orr.w	r3, r3, #32
 8001f3c:	60d3      	str	r3, [r2, #12]
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
    }

    /* Return function status */
    return HAL_OK;
 8001f3e:	2000      	movs	r0, #0
 8001f40:	e013      	b.n	8001f6a <HAL_CAN_GetRxMessage+0x136>
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8001f42:	6805      	ldr	r5, [r0, #0]
 8001f44:	f101 041b 	add.w	r4, r1, #27
 8001f48:	0124      	lsls	r4, r4, #4
 8001f4a:	592c      	ldr	r4, [r5, r4]
 8001f4c:	08e4      	lsrs	r4, r4, #3
 8001f4e:	6054      	str	r4, [r2, #4]
 8001f50:	e7a0      	b.n	8001e94 <HAL_CAN_GetRxMessage+0x60>
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8001f52:	6802      	ldr	r2, [r0, #0]
 8001f54:	6913      	ldr	r3, [r2, #16]
 8001f56:	f043 0320 	orr.w	r3, r3, #32
 8001f5a:	6113      	str	r3, [r2, #16]
    return HAL_OK;
 8001f5c:	2000      	movs	r0, #0
 8001f5e:	e004      	b.n	8001f6a <HAL_CAN_GetRxMessage+0x136>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001f60:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001f62:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001f66:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 8001f68:	2001      	movs	r0, #1
  }
}
 8001f6a:	bc30      	pop	{r4, r5}
 8001f6c:	4770      	bx	lr

08001f6e <HAL_CAN_ActivateNotification>:
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
  HAL_CAN_StateTypeDef state = hcan->State;
 8001f6e:	f890 3020 	ldrb.w	r3, [r0, #32]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8001f72:	3b01      	subs	r3, #1
 8001f74:	b2db      	uxtb	r3, r3
 8001f76:	2b01      	cmp	r3, #1
 8001f78:	d905      	bls.n	8001f86 <HAL_CAN_ActivateNotification+0x18>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001f7a:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001f7c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001f80:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 8001f82:	2001      	movs	r0, #1
  }
}
 8001f84:	4770      	bx	lr
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8001f86:	6802      	ldr	r2, [r0, #0]
 8001f88:	6953      	ldr	r3, [r2, #20]
 8001f8a:	4319      	orrs	r1, r3
 8001f8c:	6151      	str	r1, [r2, #20]
    return HAL_OK;
 8001f8e:	2000      	movs	r0, #0
 8001f90:	4770      	bx	lr

08001f92 <HAL_CAN_TxMailbox0CompleteCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8001f92:	4770      	bx	lr

08001f94 <HAL_CAN_TxMailbox1CompleteCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8001f94:	4770      	bx	lr

08001f96 <HAL_CAN_TxMailbox2CompleteCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8001f96:	4770      	bx	lr

08001f98 <HAL_CAN_TxMailbox0AbortCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8001f98:	4770      	bx	lr

08001f9a <HAL_CAN_TxMailbox1AbortCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8001f9a:	4770      	bx	lr

08001f9c <HAL_CAN_TxMailbox2AbortCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8001f9c:	4770      	bx	lr

08001f9e <HAL_CAN_RxFifo0FullCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8001f9e:	4770      	bx	lr

08001fa0 <HAL_CAN_RxFifo1MsgPendingCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8001fa0:	4770      	bx	lr

08001fa2 <HAL_CAN_RxFifo1FullCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8001fa2:	4770      	bx	lr

08001fa4 <HAL_CAN_SleepCallback>:
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8001fa4:	4770      	bx	lr

08001fa6 <HAL_CAN_WakeUpFromRxMsgCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8001fa6:	4770      	bx	lr

08001fa8 <HAL_CAN_ErrorCallback>:
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8001fa8:	4770      	bx	lr

08001faa <HAL_CAN_IRQHandler>:
{
 8001faa:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001fae:	4605      	mov	r5, r0
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8001fb0:	6803      	ldr	r3, [r0, #0]
 8001fb2:	695c      	ldr	r4, [r3, #20]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8001fb4:	f8d3 8004 	ldr.w	r8, [r3, #4]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8001fb8:	689f      	ldr	r7, [r3, #8]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8001fba:	f8d3 b00c 	ldr.w	fp, [r3, #12]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8001fbe:	f8d3 a010 	ldr.w	sl, [r3, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8001fc2:	f8d3 9018 	ldr.w	r9, [r3, #24]
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8001fc6:	f014 0601 	ands.w	r6, r4, #1
 8001fca:	d03b      	beq.n	8002044 <HAL_CAN_IRQHandler+0x9a>
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8001fcc:	f017 0601 	ands.w	r6, r7, #1
 8001fd0:	d016      	beq.n	8002000 <HAL_CAN_IRQHandler+0x56>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8001fd2:	2201      	movs	r2, #1
 8001fd4:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8001fd6:	f017 0f02 	tst.w	r7, #2
 8001fda:	d108      	bne.n	8001fee <HAL_CAN_IRQHandler+0x44>
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8001fdc:	f017 0f04 	tst.w	r7, #4
 8001fe0:	d10c      	bne.n	8001ffc <HAL_CAN_IRQHandler+0x52>
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8001fe2:	f017 0608 	ands.w	r6, r7, #8
 8001fe6:	d006      	beq.n	8001ff6 <HAL_CAN_IRQHandler+0x4c>
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8001fe8:	f44f 5680 	mov.w	r6, #4096	; 0x1000
 8001fec:	e008      	b.n	8002000 <HAL_CAN_IRQHandler+0x56>
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8001fee:	f7ff ffd0 	bl	8001f92 <HAL_CAN_TxMailbox0CompleteCallback>
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8001ff2:	2600      	movs	r6, #0
 8001ff4:	e004      	b.n	8002000 <HAL_CAN_IRQHandler+0x56>
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8001ff6:	f7ff ffcf 	bl	8001f98 <HAL_CAN_TxMailbox0AbortCallback>
 8001ffa:	e001      	b.n	8002000 <HAL_CAN_IRQHandler+0x56>
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8001ffc:	f44f 6600 	mov.w	r6, #2048	; 0x800
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8002000:	f417 7f80 	tst.w	r7, #256	; 0x100
 8002004:	d00d      	beq.n	8002022 <HAL_CAN_IRQHandler+0x78>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8002006:	682b      	ldr	r3, [r5, #0]
 8002008:	f44f 7280 	mov.w	r2, #256	; 0x100
 800200c:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800200e:	f417 7f00 	tst.w	r7, #512	; 0x200
 8002012:	f040 8087 	bne.w	8002124 <HAL_CAN_IRQHandler+0x17a>
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8002016:	f417 6f80 	tst.w	r7, #1024	; 0x400
 800201a:	f000 8087 	beq.w	800212c <HAL_CAN_IRQHandler+0x182>
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800201e:	f446 5600 	orr.w	r6, r6, #8192	; 0x2000
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8002022:	f417 3f80 	tst.w	r7, #65536	; 0x10000
 8002026:	d00d      	beq.n	8002044 <HAL_CAN_IRQHandler+0x9a>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8002028:	682b      	ldr	r3, [r5, #0]
 800202a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800202e:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8002030:	f417 3f00 	tst.w	r7, #131072	; 0x20000
 8002034:	f040 8084 	bne.w	8002140 <HAL_CAN_IRQHandler+0x196>
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8002038:	f417 2f80 	tst.w	r7, #262144	; 0x40000
 800203c:	f000 8084 	beq.w	8002148 <HAL_CAN_IRQHandler+0x19e>
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8002040:	f446 4600 	orr.w	r6, r6, #32768	; 0x8000
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8002044:	f014 0f08 	tst.w	r4, #8
 8002048:	d007      	beq.n	800205a <HAL_CAN_IRQHandler+0xb0>
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800204a:	f01b 0f10 	tst.w	fp, #16
 800204e:	d004      	beq.n	800205a <HAL_CAN_IRQHandler+0xb0>
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8002050:	f446 7600 	orr.w	r6, r6, #512	; 0x200
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8002054:	682b      	ldr	r3, [r5, #0]
 8002056:	2210      	movs	r2, #16
 8002058:	60da      	str	r2, [r3, #12]
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 800205a:	f014 0f04 	tst.w	r4, #4
 800205e:	d002      	beq.n	8002066 <HAL_CAN_IRQHandler+0xbc>
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8002060:	f01b 0f08 	tst.w	fp, #8
 8002064:	d17a      	bne.n	800215c <HAL_CAN_IRQHandler+0x1b2>
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8002066:	f014 0f02 	tst.w	r4, #2
 800206a:	d004      	beq.n	8002076 <HAL_CAN_IRQHandler+0xcc>
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800206c:	682b      	ldr	r3, [r5, #0]
 800206e:	68db      	ldr	r3, [r3, #12]
 8002070:	f013 0f03 	tst.w	r3, #3
 8002074:	d179      	bne.n	800216a <HAL_CAN_IRQHandler+0x1c0>
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8002076:	f014 0f40 	tst.w	r4, #64	; 0x40
 800207a:	d007      	beq.n	800208c <HAL_CAN_IRQHandler+0xe2>
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800207c:	f01a 0f10 	tst.w	sl, #16
 8002080:	d004      	beq.n	800208c <HAL_CAN_IRQHandler+0xe2>
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8002082:	f446 6680 	orr.w	r6, r6, #1024	; 0x400
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8002086:	682b      	ldr	r3, [r5, #0]
 8002088:	2210      	movs	r2, #16
 800208a:	611a      	str	r2, [r3, #16]
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 800208c:	f014 0f20 	tst.w	r4, #32
 8002090:	d002      	beq.n	8002098 <HAL_CAN_IRQHandler+0xee>
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8002092:	f01a 0f08 	tst.w	sl, #8
 8002096:	d16c      	bne.n	8002172 <HAL_CAN_IRQHandler+0x1c8>
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8002098:	f014 0f10 	tst.w	r4, #16
 800209c:	d004      	beq.n	80020a8 <HAL_CAN_IRQHandler+0xfe>
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 800209e:	682b      	ldr	r3, [r5, #0]
 80020a0:	691b      	ldr	r3, [r3, #16]
 80020a2:	f013 0f03 	tst.w	r3, #3
 80020a6:	d16b      	bne.n	8002180 <HAL_CAN_IRQHandler+0x1d6>
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80020a8:	f414 3f00 	tst.w	r4, #131072	; 0x20000
 80020ac:	d002      	beq.n	80020b4 <HAL_CAN_IRQHandler+0x10a>
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80020ae:	f018 0f10 	tst.w	r8, #16
 80020b2:	d169      	bne.n	8002188 <HAL_CAN_IRQHandler+0x1de>
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80020b4:	f414 3f80 	tst.w	r4, #65536	; 0x10000
 80020b8:	d002      	beq.n	80020c0 <HAL_CAN_IRQHandler+0x116>
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80020ba:	f018 0f08 	tst.w	r8, #8
 80020be:	d16a      	bne.n	8002196 <HAL_CAN_IRQHandler+0x1ec>
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80020c0:	f414 4f00 	tst.w	r4, #32768	; 0x8000
 80020c4:	f000 8084 	beq.w	80021d0 <HAL_CAN_IRQHandler+0x226>
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80020c8:	f018 0f04 	tst.w	r8, #4
 80020cc:	d07d      	beq.n	80021ca <HAL_CAN_IRQHandler+0x220>
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80020ce:	f414 7f80 	tst.w	r4, #256	; 0x100
 80020d2:	d004      	beq.n	80020de <HAL_CAN_IRQHandler+0x134>
 80020d4:	f019 0f01 	tst.w	r9, #1
        errorcode |= HAL_CAN_ERROR_EWG;
 80020d8:	bf18      	it	ne
 80020da:	f046 0601 	orrne.w	r6, r6, #1
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80020de:	f414 7f00 	tst.w	r4, #512	; 0x200
 80020e2:	d004      	beq.n	80020ee <HAL_CAN_IRQHandler+0x144>
 80020e4:	f019 0f02 	tst.w	r9, #2
        errorcode |= HAL_CAN_ERROR_EPV;
 80020e8:	bf18      	it	ne
 80020ea:	f046 0602 	orrne.w	r6, r6, #2
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80020ee:	f414 6f80 	tst.w	r4, #1024	; 0x400
 80020f2:	d004      	beq.n	80020fe <HAL_CAN_IRQHandler+0x154>
 80020f4:	f019 0f04 	tst.w	r9, #4
        errorcode |= HAL_CAN_ERROR_BOF;
 80020f8:	bf18      	it	ne
 80020fa:	f046 0604 	orrne.w	r6, r6, #4
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80020fe:	f414 6f00 	tst.w	r4, #2048	; 0x800
 8002102:	d062      	beq.n	80021ca <HAL_CAN_IRQHandler+0x220>
 8002104:	f019 0970 	ands.w	r9, r9, #112	; 0x70
 8002108:	d05f      	beq.n	80021ca <HAL_CAN_IRQHandler+0x220>
        switch (esrflags & CAN_ESR_LEC)
 800210a:	f1b9 0f40 	cmp.w	r9, #64	; 0x40
 800210e:	d065      	beq.n	80021dc <HAL_CAN_IRQHandler+0x232>
 8002110:	d84e      	bhi.n	80021b0 <HAL_CAN_IRQHandler+0x206>
 8002112:	f1b9 0f20 	cmp.w	r9, #32
 8002116:	d05e      	beq.n	80021d6 <HAL_CAN_IRQHandler+0x22c>
 8002118:	f1b9 0f30 	cmp.w	r9, #48	; 0x30
 800211c:	d142      	bne.n	80021a4 <HAL_CAN_IRQHandler+0x1fa>
            errorcode |= HAL_CAN_ERROR_ACK;
 800211e:	f046 0620 	orr.w	r6, r6, #32
            break;
 8002122:	e04d      	b.n	80021c0 <HAL_CAN_IRQHandler+0x216>
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8002124:	4628      	mov	r0, r5
 8002126:	f7ff ff35 	bl	8001f94 <HAL_CAN_TxMailbox1CompleteCallback>
 800212a:	e77a      	b.n	8002022 <HAL_CAN_IRQHandler+0x78>
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 800212c:	f417 6f00 	tst.w	r7, #2048	; 0x800
 8002130:	d002      	beq.n	8002138 <HAL_CAN_IRQHandler+0x18e>
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8002132:	f446 4680 	orr.w	r6, r6, #16384	; 0x4000
 8002136:	e774      	b.n	8002022 <HAL_CAN_IRQHandler+0x78>
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8002138:	4628      	mov	r0, r5
 800213a:	f7ff ff2e 	bl	8001f9a <HAL_CAN_TxMailbox1AbortCallback>
 800213e:	e770      	b.n	8002022 <HAL_CAN_IRQHandler+0x78>
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8002140:	4628      	mov	r0, r5
 8002142:	f7ff ff28 	bl	8001f96 <HAL_CAN_TxMailbox2CompleteCallback>
 8002146:	e77d      	b.n	8002044 <HAL_CAN_IRQHandler+0x9a>
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8002148:	f417 2f00 	tst.w	r7, #524288	; 0x80000
 800214c:	d002      	beq.n	8002154 <HAL_CAN_IRQHandler+0x1aa>
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 800214e:	f446 3680 	orr.w	r6, r6, #65536	; 0x10000
 8002152:	e777      	b.n	8002044 <HAL_CAN_IRQHandler+0x9a>
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8002154:	4628      	mov	r0, r5
 8002156:	f7ff ff21 	bl	8001f9c <HAL_CAN_TxMailbox2AbortCallback>
 800215a:	e773      	b.n	8002044 <HAL_CAN_IRQHandler+0x9a>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 800215c:	682b      	ldr	r3, [r5, #0]
 800215e:	2208      	movs	r2, #8
 8002160:	60da      	str	r2, [r3, #12]
      HAL_CAN_RxFifo0FullCallback(hcan);
 8002162:	4628      	mov	r0, r5
 8002164:	f7ff ff1b 	bl	8001f9e <HAL_CAN_RxFifo0FullCallback>
 8002168:	e77d      	b.n	8002066 <HAL_CAN_IRQHandler+0xbc>
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800216a:	4628      	mov	r0, r5
 800216c:	f7fe ffe0 	bl	8001130 <HAL_CAN_RxFifo0MsgPendingCallback>
 8002170:	e781      	b.n	8002076 <HAL_CAN_IRQHandler+0xcc>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8002172:	682b      	ldr	r3, [r5, #0]
 8002174:	2208      	movs	r2, #8
 8002176:	611a      	str	r2, [r3, #16]
      HAL_CAN_RxFifo1FullCallback(hcan);
 8002178:	4628      	mov	r0, r5
 800217a:	f7ff ff12 	bl	8001fa2 <HAL_CAN_RxFifo1FullCallback>
 800217e:	e78b      	b.n	8002098 <HAL_CAN_IRQHandler+0xee>
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8002180:	4628      	mov	r0, r5
 8002182:	f7ff ff0d 	bl	8001fa0 <HAL_CAN_RxFifo1MsgPendingCallback>
 8002186:	e78f      	b.n	80020a8 <HAL_CAN_IRQHandler+0xfe>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8002188:	682b      	ldr	r3, [r5, #0]
 800218a:	2210      	movs	r2, #16
 800218c:	605a      	str	r2, [r3, #4]
      HAL_CAN_SleepCallback(hcan);
 800218e:	4628      	mov	r0, r5
 8002190:	f7ff ff08 	bl	8001fa4 <HAL_CAN_SleepCallback>
 8002194:	e78e      	b.n	80020b4 <HAL_CAN_IRQHandler+0x10a>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8002196:	682b      	ldr	r3, [r5, #0]
 8002198:	2208      	movs	r2, #8
 800219a:	605a      	str	r2, [r3, #4]
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 800219c:	4628      	mov	r0, r5
 800219e:	f7ff ff02 	bl	8001fa6 <HAL_CAN_WakeUpFromRxMsgCallback>
 80021a2:	e78d      	b.n	80020c0 <HAL_CAN_IRQHandler+0x116>
        switch (esrflags & CAN_ESR_LEC)
 80021a4:	f1b9 0f10 	cmp.w	r9, #16
 80021a8:	d10a      	bne.n	80021c0 <HAL_CAN_IRQHandler+0x216>
            errorcode |= HAL_CAN_ERROR_STF;
 80021aa:	f046 0608 	orr.w	r6, r6, #8
            break;
 80021ae:	e007      	b.n	80021c0 <HAL_CAN_IRQHandler+0x216>
        switch (esrflags & CAN_ESR_LEC)
 80021b0:	f1b9 0f50 	cmp.w	r9, #80	; 0x50
 80021b4:	d015      	beq.n	80021e2 <HAL_CAN_IRQHandler+0x238>
 80021b6:	f1b9 0f60 	cmp.w	r9, #96	; 0x60
            errorcode |= HAL_CAN_ERROR_CRC;
 80021ba:	bf08      	it	eq
 80021bc:	f446 7680 	orreq.w	r6, r6, #256	; 0x100
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80021c0:	682a      	ldr	r2, [r5, #0]
 80021c2:	6993      	ldr	r3, [r2, #24]
 80021c4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80021c8:	6193      	str	r3, [r2, #24]
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80021ca:	682b      	ldr	r3, [r5, #0]
 80021cc:	2204      	movs	r2, #4
 80021ce:	605a      	str	r2, [r3, #4]
  if (errorcode != HAL_CAN_ERROR_NONE)
 80021d0:	b956      	cbnz	r6, 80021e8 <HAL_CAN_IRQHandler+0x23e>
}
 80021d2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
            errorcode |= HAL_CAN_ERROR_FOR;
 80021d6:	f046 0610 	orr.w	r6, r6, #16
            break;
 80021da:	e7f1      	b.n	80021c0 <HAL_CAN_IRQHandler+0x216>
            errorcode |= HAL_CAN_ERROR_BR;
 80021dc:	f046 0640 	orr.w	r6, r6, #64	; 0x40
            break;
 80021e0:	e7ee      	b.n	80021c0 <HAL_CAN_IRQHandler+0x216>
            errorcode |= HAL_CAN_ERROR_BD;
 80021e2:	f046 0680 	orr.w	r6, r6, #128	; 0x80
            break;
 80021e6:	e7eb      	b.n	80021c0 <HAL_CAN_IRQHandler+0x216>
    hcan->ErrorCode |= errorcode;
 80021e8:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80021ea:	431e      	orrs	r6, r3
 80021ec:	626e      	str	r6, [r5, #36]	; 0x24
    HAL_CAN_ErrorCallback(hcan);
 80021ee:	4628      	mov	r0, r5
 80021f0:	f7ff feda 	bl	8001fa8 <HAL_CAN_ErrorCallback>
}
 80021f4:	e7ed      	b.n	80021d2 <HAL_CAN_IRQHandler+0x228>
	...

080021f8 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80021f8:	4907      	ldr	r1, [pc, #28]	; (8002218 <HAL_NVIC_SetPriorityGrouping+0x20>)
 80021fa:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80021fc:	0203      	lsls	r3, r0, #8
 80021fe:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002202:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002206:	0412      	lsls	r2, r2, #16
 8002208:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800220a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800220c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002210:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8002214:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8002216:	4770      	bx	lr
 8002218:	e000ed00 	.word	0xe000ed00

0800221c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800221c:	b430      	push	{r4, r5}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800221e:	4b16      	ldr	r3, [pc, #88]	; (8002278 <HAL_NVIC_SetPriority+0x5c>)
 8002220:	68db      	ldr	r3, [r3, #12]
 8002222:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002226:	f1c3 0407 	rsb	r4, r3, #7
 800222a:	2c04      	cmp	r4, #4
 800222c:	bf28      	it	cs
 800222e:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002230:	1d1d      	adds	r5, r3, #4
 8002232:	2d06      	cmp	r5, #6
 8002234:	bf8c      	ite	hi
 8002236:	3b03      	subhi	r3, #3
 8002238:	2300      	movls	r3, #0

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800223a:	f04f 35ff 	mov.w	r5, #4294967295
 800223e:	fa05 f404 	lsl.w	r4, r5, r4
 8002242:	ea21 0104 	bic.w	r1, r1, r4
 8002246:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002248:	fa05 f303 	lsl.w	r3, r5, r3
 800224c:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002250:	4311      	orrs	r1, r2
  if ((int32_t)(IRQn) >= 0)
 8002252:	2800      	cmp	r0, #0
 8002254:	db09      	blt.n	800226a <HAL_NVIC_SetPriority+0x4e>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002256:	0109      	lsls	r1, r1, #4
 8002258:	b2c9      	uxtb	r1, r1
 800225a:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 800225e:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8002262:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8002266:	bc30      	pop	{r4, r5}
 8002268:	4770      	bx	lr
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800226a:	f000 000f 	and.w	r0, r0, #15
 800226e:	0109      	lsls	r1, r1, #4
 8002270:	b2c9      	uxtb	r1, r1
 8002272:	4b02      	ldr	r3, [pc, #8]	; (800227c <HAL_NVIC_SetPriority+0x60>)
 8002274:	5419      	strb	r1, [r3, r0]
 8002276:	e7f6      	b.n	8002266 <HAL_NVIC_SetPriority+0x4a>
 8002278:	e000ed00 	.word	0xe000ed00
 800227c:	e000ed14 	.word	0xe000ed14

08002280 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8002280:	2800      	cmp	r0, #0
 8002282:	db08      	blt.n	8002296 <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002284:	0942      	lsrs	r2, r0, #5
 8002286:	f000 001f 	and.w	r0, r0, #31
 800228a:	2301      	movs	r3, #1
 800228c:	fa03 f000 	lsl.w	r0, r3, r0
 8002290:	4b01      	ldr	r3, [pc, #4]	; (8002298 <HAL_NVIC_EnableIRQ+0x18>)
 8002292:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8002296:	4770      	bx	lr
 8002298:	e000e100 	.word	0xe000e100

0800229c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800229c:	3801      	subs	r0, #1
 800229e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80022a2:	d20a      	bcs.n	80022ba <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80022a4:	4b06      	ldr	r3, [pc, #24]	; (80022c0 <HAL_SYSTICK_Config+0x24>)
 80022a6:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022a8:	4a06      	ldr	r2, [pc, #24]	; (80022c4 <HAL_SYSTICK_Config+0x28>)
 80022aa:	21f0      	movs	r1, #240	; 0xf0
 80022ac:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80022b0:	2000      	movs	r0, #0
 80022b2:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80022b4:	2207      	movs	r2, #7
 80022b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80022b8:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80022ba:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80022bc:	4770      	bx	lr
 80022be:	bf00      	nop
 80022c0:	e000e010 	.word	0xe000e010
 80022c4:	e000ed00 	.word	0xe000ed00

080022c8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80022c8:	b410      	push	{r4}
 80022ca:	4602      	mov	r2, r0
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80022cc:	6803      	ldr	r3, [r0, #0]
 80022ce:	b2d8      	uxtb	r0, r3
 80022d0:	3810      	subs	r0, #16
 80022d2:	490b      	ldr	r1, [pc, #44]	; (8002300 <DMA_CalcBaseAndBitshift+0x38>)
 80022d4:	fba1 4100 	umull	r4, r1, r1, r0
 80022d8:	0909      	lsrs	r1, r1, #4
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80022da:	4c0a      	ldr	r4, [pc, #40]	; (8002304 <DMA_CalcBaseAndBitshift+0x3c>)
 80022dc:	5c61      	ldrb	r1, [r4, r1]
 80022de:	65d1      	str	r1, [r2, #92]	; 0x5c
  
  if (stream_number > 3U)
 80022e0:	285f      	cmp	r0, #95	; 0x5f
 80022e2:	d908      	bls.n	80022f6 <DMA_CalcBaseAndBitshift+0x2e>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80022e4:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80022e8:	f023 0303 	bic.w	r3, r3, #3
 80022ec:	1d18      	adds	r0, r3, #4
 80022ee:	6590      	str	r0, [r2, #88]	; 0x58
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
  }
  
  return hdma->StreamBaseAddress;
}
 80022f0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80022f4:	4770      	bx	lr
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80022f6:	f423 707f 	bic.w	r0, r3, #1020	; 0x3fc
 80022fa:	f020 0003 	bic.w	r0, r0, #3
 80022fe:	e7f6      	b.n	80022ee <DMA_CalcBaseAndBitshift+0x26>
 8002300:	aaaaaaab 	.word	0xaaaaaaab
 8002304:	08003664 	.word	0x08003664

08002308 <HAL_DMA_Init>:
{
 8002308:	b538      	push	{r3, r4, r5, lr}
 800230a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800230c:	f7ff f914 	bl	8001538 <HAL_GetTick>
  if(hdma == NULL)
 8002310:	2c00      	cmp	r4, #0
 8002312:	f000 808c 	beq.w	800242e <HAL_DMA_Init+0x126>
 8002316:	4605      	mov	r5, r0
  hdma->State = HAL_DMA_STATE_BUSY;
 8002318:	2302      	movs	r3, #2
 800231a:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  __HAL_UNLOCK(hdma);
 800231e:	2300      	movs	r3, #0
 8002320:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  __HAL_DMA_DISABLE(hdma);
 8002324:	6822      	ldr	r2, [r4, #0]
 8002326:	6813      	ldr	r3, [r2, #0]
 8002328:	f023 0301 	bic.w	r3, r3, #1
 800232c:	6013      	str	r3, [r2, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800232e:	6823      	ldr	r3, [r4, #0]
 8002330:	681a      	ldr	r2, [r3, #0]
 8002332:	f012 0f01 	tst.w	r2, #1
 8002336:	d00a      	beq.n	800234e <HAL_DMA_Init+0x46>
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002338:	f7ff f8fe 	bl	8001538 <HAL_GetTick>
 800233c:	1b43      	subs	r3, r0, r5
 800233e:	2b05      	cmp	r3, #5
 8002340:	d9f5      	bls.n	800232e <HAL_DMA_Init+0x26>
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002342:	2320      	movs	r3, #32
 8002344:	6563      	str	r3, [r4, #84]	; 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002346:	2003      	movs	r0, #3
 8002348:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
}
 800234c:	bd38      	pop	{r3, r4, r5, pc}
  tmp = hdma->Instance->CR;
 800234e:	681a      	ldr	r2, [r3, #0]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002350:	4838      	ldr	r0, [pc, #224]	; (8002434 <HAL_DMA_Init+0x12c>)
 8002352:	4010      	ands	r0, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002354:	6861      	ldr	r1, [r4, #4]
 8002356:	68a2      	ldr	r2, [r4, #8]
 8002358:	430a      	orrs	r2, r1
 800235a:	68e1      	ldr	r1, [r4, #12]
 800235c:	430a      	orrs	r2, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800235e:	6921      	ldr	r1, [r4, #16]
 8002360:	430a      	orrs	r2, r1
 8002362:	6961      	ldr	r1, [r4, #20]
 8002364:	430a      	orrs	r2, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002366:	69a1      	ldr	r1, [r4, #24]
 8002368:	430a      	orrs	r2, r1
 800236a:	69e1      	ldr	r1, [r4, #28]
 800236c:	430a      	orrs	r2, r1
          hdma->Init.Mode                | hdma->Init.Priority;
 800236e:	6a21      	ldr	r1, [r4, #32]
 8002370:	430a      	orrs	r2, r1
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002372:	4302      	orrs	r2, r0
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002374:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8002376:	2904      	cmp	r1, #4
 8002378:	d021      	beq.n	80023be <HAL_DMA_Init+0xb6>
  hdma->Instance->CR = tmp;  
 800237a:	601a      	str	r2, [r3, #0]
  tmp = hdma->Instance->FCR;
 800237c:	6821      	ldr	r1, [r4, #0]
 800237e:	694a      	ldr	r2, [r1, #20]
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002380:	f022 0207 	bic.w	r2, r2, #7
  tmp |= hdma->Init.FIFOMode;
 8002384:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002386:	431a      	orrs	r2, r3
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002388:	2b04      	cmp	r3, #4
 800238a:	d10a      	bne.n	80023a2 <HAL_DMA_Init+0x9a>
    tmp |= hdma->Init.FIFOThreshold;
 800238c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800238e:	431a      	orrs	r2, r3
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002390:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8002392:	b130      	cbz	r0, 80023a2 <HAL_DMA_Init+0x9a>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002394:	69a5      	ldr	r5, [r4, #24]
 8002396:	bb3d      	cbnz	r5, 80023e8 <HAL_DMA_Init+0xe0>
  {
    switch (tmp)
 8002398:	2b01      	cmp	r3, #1
 800239a:	d01f      	beq.n	80023dc <HAL_DMA_Init+0xd4>
 800239c:	f033 0302 	bics.w	r3, r3, #2
 80023a0:	d012      	beq.n	80023c8 <HAL_DMA_Init+0xc0>
  hdma->Instance->FCR = tmp;
 80023a2:	614a      	str	r2, [r1, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80023a4:	4620      	mov	r0, r4
 80023a6:	f7ff ff8f 	bl	80022c8 <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80023aa:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80023ac:	233f      	movs	r3, #63	; 0x3f
 80023ae:	4093      	lsls	r3, r2
 80023b0:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80023b2:	2000      	movs	r0, #0
 80023b4:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 80023b6:	2301      	movs	r3, #1
 80023b8:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  return HAL_OK;
 80023bc:	e7c6      	b.n	800234c <HAL_DMA_Init+0x44>
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80023be:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80023c0:	6b20      	ldr	r0, [r4, #48]	; 0x30
 80023c2:	4301      	orrs	r1, r0
 80023c4:	430a      	orrs	r2, r1
 80023c6:	e7d8      	b.n	800237a <HAL_DMA_Init+0x72>
  HAL_StatusTypeDef status = HAL_OK;
 80023c8:	f3c0 6000 	ubfx	r0, r0, #24, #1
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80023cc:	2800      	cmp	r0, #0
 80023ce:	d0e8      	beq.n	80023a2 <HAL_DMA_Init+0x9a>
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80023d0:	2340      	movs	r3, #64	; 0x40
 80023d2:	6563      	str	r3, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_READY;
 80023d4:	2001      	movs	r0, #1
 80023d6:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
        return HAL_ERROR; 
 80023da:	e7b7      	b.n	800234c <HAL_DMA_Init+0x44>
  HAL_StatusTypeDef status = HAL_OK;
 80023dc:	f1b0 7fc0 	cmp.w	r0, #25165824	; 0x1800000
 80023e0:	bf14      	ite	ne
 80023e2:	2000      	movne	r0, #0
 80023e4:	2001      	moveq	r0, #1
 80023e6:	e7f1      	b.n	80023cc <HAL_DMA_Init+0xc4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80023e8:	f5b5 5f00 	cmp.w	r5, #8192	; 0x2000
 80023ec:	d006      	beq.n	80023fc <HAL_DMA_Init+0xf4>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80023ee:	2b02      	cmp	r3, #2
 80023f0:	d9ee      	bls.n	80023d0 <HAL_DMA_Init+0xc8>
 80023f2:	2b03      	cmp	r3, #3
 80023f4:	d1d5      	bne.n	80023a2 <HAL_DMA_Init+0x9a>
  HAL_StatusTypeDef status = HAL_OK;
 80023f6:	f3c0 6000 	ubfx	r0, r0, #24, #1
 80023fa:	e7e7      	b.n	80023cc <HAL_DMA_Init+0xc4>
    switch (tmp)
 80023fc:	2b03      	cmp	r3, #3
 80023fe:	d814      	bhi.n	800242a <HAL_DMA_Init+0x122>
 8002400:	a501      	add	r5, pc, #4	; (adr r5, 8002408 <HAL_DMA_Init+0x100>)
 8002402:	f855 f023 	ldr.w	pc, [r5, r3, lsl #2]
 8002406:	bf00      	nop
 8002408:	080023d1 	.word	0x080023d1
 800240c:	08002419 	.word	0x08002419
 8002410:	080023d1 	.word	0x080023d1
 8002414:	0800241f 	.word	0x0800241f
  HAL_StatusTypeDef status = HAL_OK;
 8002418:	f3c0 6000 	ubfx	r0, r0, #24, #1
 800241c:	e7d6      	b.n	80023cc <HAL_DMA_Init+0xc4>
 800241e:	f1b0 7fc0 	cmp.w	r0, #25165824	; 0x1800000
 8002422:	bf14      	ite	ne
 8002424:	2000      	movne	r0, #0
 8002426:	2001      	moveq	r0, #1
 8002428:	e7d0      	b.n	80023cc <HAL_DMA_Init+0xc4>
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800242a:	2000      	movs	r0, #0
 800242c:	e7ce      	b.n	80023cc <HAL_DMA_Init+0xc4>
    return HAL_ERROR;
 800242e:	2001      	movs	r0, #1
 8002430:	e78c      	b.n	800234c <HAL_DMA_Init+0x44>
 8002432:	bf00      	nop
 8002434:	f010803f 	.word	0xf010803f

08002438 <HAL_DMA_Start_IT>:
{
 8002438:	b470      	push	{r4, r5, r6}
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800243a:	6d85      	ldr	r5, [r0, #88]	; 0x58
  __HAL_LOCK(hdma);
 800243c:	f890 4034 	ldrb.w	r4, [r0, #52]	; 0x34
 8002440:	2c01      	cmp	r4, #1
 8002442:	d03c      	beq.n	80024be <HAL_DMA_Start_IT+0x86>
 8002444:	2401      	movs	r4, #1
 8002446:	f880 4034 	strb.w	r4, [r0, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 800244a:	f890 4035 	ldrb.w	r4, [r0, #53]	; 0x35
 800244e:	b2e4      	uxtb	r4, r4
 8002450:	2c01      	cmp	r4, #1
 8002452:	d005      	beq.n	8002460 <HAL_DMA_Start_IT+0x28>
    __HAL_UNLOCK(hdma);	  
 8002454:	2300      	movs	r3, #0
 8002456:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
    status = HAL_BUSY;
 800245a:	2002      	movs	r0, #2
}
 800245c:	bc70      	pop	{r4, r5, r6}
 800245e:	4770      	bx	lr
    hdma->State = HAL_DMA_STATE_BUSY;
 8002460:	2402      	movs	r4, #2
 8002462:	f880 4035 	strb.w	r4, [r0, #53]	; 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002466:	2400      	movs	r4, #0
 8002468:	6544      	str	r4, [r0, #84]	; 0x54
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800246a:	6806      	ldr	r6, [r0, #0]
 800246c:	6834      	ldr	r4, [r6, #0]
 800246e:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
 8002472:	6034      	str	r4, [r6, #0]
  hdma->Instance->NDTR = DataLength;
 8002474:	6804      	ldr	r4, [r0, #0]
 8002476:	6063      	str	r3, [r4, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002478:	6883      	ldr	r3, [r0, #8]
 800247a:	2b40      	cmp	r3, #64	; 0x40
 800247c:	d01a      	beq.n	80024b4 <HAL_DMA_Start_IT+0x7c>
    hdma->Instance->PAR = SrcAddress;
 800247e:	6803      	ldr	r3, [r0, #0]
 8002480:	6099      	str	r1, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002482:	6803      	ldr	r3, [r0, #0]
 8002484:	60da      	str	r2, [r3, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002486:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 8002488:	233f      	movs	r3, #63	; 0x3f
 800248a:	4093      	lsls	r3, r2
 800248c:	60ab      	str	r3, [r5, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800248e:	6802      	ldr	r2, [r0, #0]
 8002490:	6813      	ldr	r3, [r2, #0]
 8002492:	f043 0316 	orr.w	r3, r3, #22
 8002496:	6013      	str	r3, [r2, #0]
    if(hdma->XferHalfCpltCallback != NULL)
 8002498:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800249a:	b123      	cbz	r3, 80024a6 <HAL_DMA_Start_IT+0x6e>
      hdma->Instance->CR  |= DMA_IT_HT;
 800249c:	6802      	ldr	r2, [r0, #0]
 800249e:	6813      	ldr	r3, [r2, #0]
 80024a0:	f043 0308 	orr.w	r3, r3, #8
 80024a4:	6013      	str	r3, [r2, #0]
    __HAL_DMA_ENABLE(hdma);
 80024a6:	6802      	ldr	r2, [r0, #0]
 80024a8:	6813      	ldr	r3, [r2, #0]
 80024aa:	f043 0301 	orr.w	r3, r3, #1
 80024ae:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80024b0:	2000      	movs	r0, #0
 80024b2:	e7d3      	b.n	800245c <HAL_DMA_Start_IT+0x24>
    hdma->Instance->PAR = DstAddress;
 80024b4:	6803      	ldr	r3, [r0, #0]
 80024b6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = SrcAddress;
 80024b8:	6803      	ldr	r3, [r0, #0]
 80024ba:	60d9      	str	r1, [r3, #12]
 80024bc:	e7e3      	b.n	8002486 <HAL_DMA_Start_IT+0x4e>
  __HAL_LOCK(hdma);
 80024be:	2002      	movs	r0, #2
 80024c0:	e7cc      	b.n	800245c <HAL_DMA_Start_IT+0x24>
	...

080024c4 <HAL_DMA_IRQHandler>:
{
 80024c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80024c6:	b083      	sub	sp, #12
 80024c8:	4604      	mov	r4, r0
  __IO uint32_t count = 0U;
 80024ca:	2300      	movs	r3, #0
 80024cc:	9301      	str	r3, [sp, #4]
  uint32_t timeout = SystemCoreClock / 9600U;
 80024ce:	4b72      	ldr	r3, [pc, #456]	; (8002698 <HAL_DMA_IRQHandler+0x1d4>)
 80024d0:	681e      	ldr	r6, [r3, #0]
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80024d2:	6d87      	ldr	r7, [r0, #88]	; 0x58
  tmpisr = regs->ISR;
 80024d4:	683d      	ldr	r5, [r7, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80024d6:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 80024d8:	2308      	movs	r3, #8
 80024da:	4093      	lsls	r3, r2
 80024dc:	422b      	tst	r3, r5
 80024de:	d010      	beq.n	8002502 <HAL_DMA_IRQHandler+0x3e>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80024e0:	6803      	ldr	r3, [r0, #0]
 80024e2:	681a      	ldr	r2, [r3, #0]
 80024e4:	f012 0f04 	tst.w	r2, #4
 80024e8:	d00b      	beq.n	8002502 <HAL_DMA_IRQHandler+0x3e>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80024ea:	681a      	ldr	r2, [r3, #0]
 80024ec:	f022 0204 	bic.w	r2, r2, #4
 80024f0:	601a      	str	r2, [r3, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80024f2:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 80024f4:	2308      	movs	r3, #8
 80024f6:	4093      	lsls	r3, r2
 80024f8:	60bb      	str	r3, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80024fa:	6d43      	ldr	r3, [r0, #84]	; 0x54
 80024fc:	f043 0301 	orr.w	r3, r3, #1
 8002500:	6543      	str	r3, [r0, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002502:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8002504:	2301      	movs	r3, #1
 8002506:	4093      	lsls	r3, r2
 8002508:	422b      	tst	r3, r5
 800250a:	d009      	beq.n	8002520 <HAL_DMA_IRQHandler+0x5c>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800250c:	6822      	ldr	r2, [r4, #0]
 800250e:	6952      	ldr	r2, [r2, #20]
 8002510:	f012 0f80 	tst.w	r2, #128	; 0x80
 8002514:	d004      	beq.n	8002520 <HAL_DMA_IRQHandler+0x5c>
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002516:	60bb      	str	r3, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002518:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800251a:	f043 0302 	orr.w	r3, r3, #2
 800251e:	6563      	str	r3, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002520:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8002522:	2304      	movs	r3, #4
 8002524:	4093      	lsls	r3, r2
 8002526:	422b      	tst	r3, r5
 8002528:	d009      	beq.n	800253e <HAL_DMA_IRQHandler+0x7a>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800252a:	6822      	ldr	r2, [r4, #0]
 800252c:	6812      	ldr	r2, [r2, #0]
 800252e:	f012 0f02 	tst.w	r2, #2
 8002532:	d004      	beq.n	800253e <HAL_DMA_IRQHandler+0x7a>
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002534:	60bb      	str	r3, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002536:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002538:	f043 0304 	orr.w	r3, r3, #4
 800253c:	6563      	str	r3, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800253e:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8002540:	2310      	movs	r3, #16
 8002542:	4093      	lsls	r3, r2
 8002544:	422b      	tst	r3, r5
 8002546:	d024      	beq.n	8002592 <HAL_DMA_IRQHandler+0xce>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002548:	6822      	ldr	r2, [r4, #0]
 800254a:	6812      	ldr	r2, [r2, #0]
 800254c:	f012 0f08 	tst.w	r2, #8
 8002550:	d01f      	beq.n	8002592 <HAL_DMA_IRQHandler+0xce>
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002552:	60bb      	str	r3, [r7, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002554:	6823      	ldr	r3, [r4, #0]
 8002556:	681a      	ldr	r2, [r3, #0]
 8002558:	f412 2f80 	tst.w	r2, #262144	; 0x40000
 800255c:	d00d      	beq.n	800257a <HAL_DMA_IRQHandler+0xb6>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 8002564:	d104      	bne.n	8002570 <HAL_DMA_IRQHandler+0xac>
          if(hdma->XferHalfCpltCallback != NULL)
 8002566:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002568:	b19b      	cbz	r3, 8002592 <HAL_DMA_IRQHandler+0xce>
            hdma->XferHalfCpltCallback(hdma);
 800256a:	4620      	mov	r0, r4
 800256c:	4798      	blx	r3
 800256e:	e010      	b.n	8002592 <HAL_DMA_IRQHandler+0xce>
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002570:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8002572:	b173      	cbz	r3, 8002592 <HAL_DMA_IRQHandler+0xce>
            hdma->XferM1HalfCpltCallback(hdma);
 8002574:	4620      	mov	r0, r4
 8002576:	4798      	blx	r3
 8002578:	e00b      	b.n	8002592 <HAL_DMA_IRQHandler+0xce>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800257a:	681a      	ldr	r2, [r3, #0]
 800257c:	f412 7f80 	tst.w	r2, #256	; 0x100
 8002580:	d103      	bne.n	800258a <HAL_DMA_IRQHandler+0xc6>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002582:	681a      	ldr	r2, [r3, #0]
 8002584:	f022 0208 	bic.w	r2, r2, #8
 8002588:	601a      	str	r2, [r3, #0]
        if(hdma->XferHalfCpltCallback != NULL)
 800258a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800258c:	b10b      	cbz	r3, 8002592 <HAL_DMA_IRQHandler+0xce>
          hdma->XferHalfCpltCallback(hdma);
 800258e:	4620      	mov	r0, r4
 8002590:	4798      	blx	r3
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002592:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8002594:	2320      	movs	r3, #32
 8002596:	4093      	lsls	r3, r2
 8002598:	422b      	tst	r3, r5
 800259a:	d055      	beq.n	8002648 <HAL_DMA_IRQHandler+0x184>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800259c:	6822      	ldr	r2, [r4, #0]
 800259e:	6812      	ldr	r2, [r2, #0]
 80025a0:	f012 0f10 	tst.w	r2, #16
 80025a4:	d050      	beq.n	8002648 <HAL_DMA_IRQHandler+0x184>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80025a6:	60bb      	str	r3, [r7, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80025a8:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 80025ac:	b2db      	uxtb	r3, r3
 80025ae:	2b05      	cmp	r3, #5
 80025b0:	d00e      	beq.n	80025d0 <HAL_DMA_IRQHandler+0x10c>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80025b2:	6823      	ldr	r3, [r4, #0]
 80025b4:	681a      	ldr	r2, [r3, #0]
 80025b6:	f412 2f80 	tst.w	r2, #262144	; 0x40000
 80025ba:	d033      	beq.n	8002624 <HAL_DMA_IRQHandler+0x160>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 80025c2:	d12a      	bne.n	800261a <HAL_DMA_IRQHandler+0x156>
          if(hdma->XferM1CpltCallback != NULL)
 80025c4:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d03e      	beq.n	8002648 <HAL_DMA_IRQHandler+0x184>
            hdma->XferM1CpltCallback(hdma);
 80025ca:	4620      	mov	r0, r4
 80025cc:	4798      	blx	r3
 80025ce:	e03b      	b.n	8002648 <HAL_DMA_IRQHandler+0x184>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80025d0:	6822      	ldr	r2, [r4, #0]
 80025d2:	6813      	ldr	r3, [r2, #0]
 80025d4:	f023 0316 	bic.w	r3, r3, #22
 80025d8:	6013      	str	r3, [r2, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80025da:	6822      	ldr	r2, [r4, #0]
 80025dc:	6953      	ldr	r3, [r2, #20]
 80025de:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80025e2:	6153      	str	r3, [r2, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80025e4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80025e6:	b1a3      	cbz	r3, 8002612 <HAL_DMA_IRQHandler+0x14e>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80025e8:	6822      	ldr	r2, [r4, #0]
 80025ea:	6813      	ldr	r3, [r2, #0]
 80025ec:	f023 0308 	bic.w	r3, r3, #8
 80025f0:	6013      	str	r3, [r2, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80025f2:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80025f4:	233f      	movs	r3, #63	; 0x3f
 80025f6:	4093      	lsls	r3, r2
 80025f8:	60bb      	str	r3, [r7, #8]
        hdma->State = HAL_DMA_STATE_READY;
 80025fa:	2301      	movs	r3, #1
 80025fc:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        __HAL_UNLOCK(hdma);
 8002600:	2300      	movs	r3, #0
 8002602:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        if(hdma->XferAbortCallback != NULL)
 8002606:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8002608:	2b00      	cmp	r3, #0
 800260a:	d043      	beq.n	8002694 <HAL_DMA_IRQHandler+0x1d0>
          hdma->XferAbortCallback(hdma);
 800260c:	4620      	mov	r0, r4
 800260e:	4798      	blx	r3
 8002610:	e040      	b.n	8002694 <HAL_DMA_IRQHandler+0x1d0>
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002612:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8002614:	2b00      	cmp	r3, #0
 8002616:	d1e7      	bne.n	80025e8 <HAL_DMA_IRQHandler+0x124>
 8002618:	e7eb      	b.n	80025f2 <HAL_DMA_IRQHandler+0x12e>
          if(hdma->XferCpltCallback != NULL)
 800261a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800261c:	b1a3      	cbz	r3, 8002648 <HAL_DMA_IRQHandler+0x184>
            hdma->XferCpltCallback(hdma);
 800261e:	4620      	mov	r0, r4
 8002620:	4798      	blx	r3
 8002622:	e011      	b.n	8002648 <HAL_DMA_IRQHandler+0x184>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002624:	681a      	ldr	r2, [r3, #0]
 8002626:	f412 7f80 	tst.w	r2, #256	; 0x100
 800262a:	d109      	bne.n	8002640 <HAL_DMA_IRQHandler+0x17c>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800262c:	681a      	ldr	r2, [r3, #0]
 800262e:	f022 0210 	bic.w	r2, r2, #16
 8002632:	601a      	str	r2, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8002634:	2301      	movs	r3, #1
 8002636:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
          __HAL_UNLOCK(hdma);
 800263a:	2300      	movs	r3, #0
 800263c:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        if(hdma->XferCpltCallback != NULL)
 8002640:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002642:	b10b      	cbz	r3, 8002648 <HAL_DMA_IRQHandler+0x184>
          hdma->XferCpltCallback(hdma);
 8002644:	4620      	mov	r0, r4
 8002646:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002648:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800264a:	b31b      	cbz	r3, 8002694 <HAL_DMA_IRQHandler+0x1d0>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800264c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800264e:	f013 0f01 	tst.w	r3, #1
 8002652:	d01b      	beq.n	800268c <HAL_DMA_IRQHandler+0x1c8>
  uint32_t timeout = SystemCoreClock / 9600U;
 8002654:	4b11      	ldr	r3, [pc, #68]	; (800269c <HAL_DMA_IRQHandler+0x1d8>)
 8002656:	fba3 3606 	umull	r3, r6, r3, r6
 800265a:	0ab6      	lsrs	r6, r6, #10
      hdma->State = HAL_DMA_STATE_ABORT;
 800265c:	2305      	movs	r3, #5
 800265e:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 8002662:	6822      	ldr	r2, [r4, #0]
 8002664:	6813      	ldr	r3, [r2, #0]
 8002666:	f023 0301 	bic.w	r3, r3, #1
 800266a:	6013      	str	r3, [r2, #0]
        if (++count > timeout)
 800266c:	9b01      	ldr	r3, [sp, #4]
 800266e:	3301      	adds	r3, #1
 8002670:	9301      	str	r3, [sp, #4]
 8002672:	42b3      	cmp	r3, r6
 8002674:	d804      	bhi.n	8002680 <HAL_DMA_IRQHandler+0x1bc>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002676:	6823      	ldr	r3, [r4, #0]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f013 0f01 	tst.w	r3, #1
 800267e:	d1f5      	bne.n	800266c <HAL_DMA_IRQHandler+0x1a8>
      hdma->State = HAL_DMA_STATE_READY;
 8002680:	2301      	movs	r3, #1
 8002682:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      __HAL_UNLOCK(hdma);
 8002686:	2300      	movs	r3, #0
 8002688:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    if(hdma->XferErrorCallback != NULL)
 800268c:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800268e:	b10b      	cbz	r3, 8002694 <HAL_DMA_IRQHandler+0x1d0>
      hdma->XferErrorCallback(hdma);
 8002690:	4620      	mov	r0, r4
 8002692:	4798      	blx	r3
}
 8002694:	b003      	add	sp, #12
 8002696:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002698:	20000008 	.word	0x20000008
 800269c:	1b4e81b5 	.word	0x1b4e81b5

080026a0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80026a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80026a4:	b083      	sub	sp, #12
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80026a6:	2300      	movs	r3, #0
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80026a8:	4e73      	ldr	r6, [pc, #460]	; (8002878 <HAL_GPIO_Init+0x1d8>)
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80026aa:	4d74      	ldr	r5, [pc, #464]	; (800287c <HAL_GPIO_Init+0x1dc>)
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80026ac:	f8df c1d4 	ldr.w	ip, [pc, #468]	; 8002884 <HAL_GPIO_Init+0x1e4>
 80026b0:	f8df e1d4 	ldr.w	lr, [pc, #468]	; 8002888 <HAL_GPIO_Init+0x1e8>
 80026b4:	f8df 91d4 	ldr.w	r9, [pc, #468]	; 800288c <HAL_GPIO_Init+0x1ec>
 80026b8:	e049      	b.n	800274e <HAL_GPIO_Init+0xae>
        temp = GPIOx->OSPEEDR; 
 80026ba:	f8d0 a008 	ldr.w	sl, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80026be:	ea4f 0b43 	mov.w	fp, r3, lsl #1
 80026c2:	2203      	movs	r2, #3
 80026c4:	fa02 f20b 	lsl.w	r2, r2, fp
 80026c8:	ea2a 0a02 	bic.w	sl, sl, r2
        temp |= (GPIO_Init->Speed << (position * 2U));
 80026cc:	68ca      	ldr	r2, [r1, #12]
 80026ce:	fa02 f20b 	lsl.w	r2, r2, fp
 80026d2:	ea42 020a 	orr.w	r2, r2, sl
        GPIOx->OSPEEDR = temp;
 80026d6:	6082      	str	r2, [r0, #8]
        temp = GPIOx->OTYPER;
 80026d8:	6842      	ldr	r2, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80026da:	ea22 0a04 	bic.w	sl, r2, r4
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80026de:	684a      	ldr	r2, [r1, #4]
 80026e0:	f3c2 1400 	ubfx	r4, r2, #4, #1
 80026e4:	409c      	lsls	r4, r3
 80026e6:	ea44 040a 	orr.w	r4, r4, sl
        GPIOx->OTYPER = temp;
 80026ea:	6044      	str	r4, [r0, #4]
 80026ec:	e03d      	b.n	800276a <HAL_GPIO_Init+0xca>
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80026ee:	2400      	movs	r4, #0
 80026f0:	fa04 f40b 	lsl.w	r4, r4, fp
 80026f4:	ea44 040a 	orr.w	r4, r4, sl
        SYSCFG->EXTICR[position >> 2U] = temp;
 80026f8:	6094      	str	r4, [r2, #8]
        temp = EXTI->RTSR;
 80026fa:	68ac      	ldr	r4, [r5, #8]
        temp &= ~((uint32_t)iocurrent);
 80026fc:	ea6f 0208 	mvn.w	r2, r8
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002700:	684f      	ldr	r7, [r1, #4]
 8002702:	f417 1f80 	tst.w	r7, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 8002706:	bf0c      	ite	eq
 8002708:	4014      	andeq	r4, r2
        {
          temp |= iocurrent;
 800270a:	ea48 0404 	orrne.w	r4, r8, r4
        }
        EXTI->RTSR = temp;
 800270e:	60ac      	str	r4, [r5, #8]

        temp = EXTI->FTSR;
 8002710:	68ec      	ldr	r4, [r5, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002712:	684f      	ldr	r7, [r1, #4]
 8002714:	f417 1f00 	tst.w	r7, #2097152	; 0x200000
        temp &= ~((uint32_t)iocurrent);
 8002718:	bf0c      	ite	eq
 800271a:	4014      	andeq	r4, r2
        {
          temp |= iocurrent;
 800271c:	ea48 0404 	orrne.w	r4, r8, r4
        }
        EXTI->FTSR = temp;
 8002720:	60ec      	str	r4, [r5, #12]

        temp = EXTI->EMR;
 8002722:	686c      	ldr	r4, [r5, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002724:	684f      	ldr	r7, [r1, #4]
 8002726:	f417 3f00 	tst.w	r7, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 800272a:	bf0c      	ite	eq
 800272c:	4014      	andeq	r4, r2
        {
          temp |= iocurrent;
 800272e:	ea48 0404 	orrne.w	r4, r8, r4
        }
        EXTI->EMR = temp;
 8002732:	606c      	str	r4, [r5, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002734:	682c      	ldr	r4, [r5, #0]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002736:	684f      	ldr	r7, [r1, #4]
 8002738:	f417 3f80 	tst.w	r7, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 800273c:	bf0c      	ite	eq
 800273e:	4022      	andeq	r2, r4
        {
          temp |= iocurrent;
 8002740:	ea48 0204 	orrne.w	r2, r8, r4
        }
        EXTI->IMR = temp;
 8002744:	602a      	str	r2, [r5, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002746:	3301      	adds	r3, #1
 8002748:	2b10      	cmp	r3, #16
 800274a:	f000 8091 	beq.w	8002870 <HAL_GPIO_Init+0x1d0>
    ioposition = 0x01U << position;
 800274e:	2401      	movs	r4, #1
 8002750:	409c      	lsls	r4, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002752:	680a      	ldr	r2, [r1, #0]
 8002754:	ea04 0802 	and.w	r8, r4, r2
    if(iocurrent == ioposition)
 8002758:	ea34 0202 	bics.w	r2, r4, r2
 800275c:	d1f3      	bne.n	8002746 <HAL_GPIO_Init+0xa6>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800275e:	684a      	ldr	r2, [r1, #4]
 8002760:	f002 0203 	and.w	r2, r2, #3
 8002764:	3a01      	subs	r2, #1
 8002766:	2a01      	cmp	r2, #1
 8002768:	d9a7      	bls.n	80026ba <HAL_GPIO_Init+0x1a>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800276a:	684a      	ldr	r2, [r1, #4]
 800276c:	f002 0203 	and.w	r2, r2, #3
 8002770:	2a03      	cmp	r2, #3
 8002772:	d025      	beq.n	80027c0 <HAL_GPIO_Init+0x120>
        temp = GPIOx->PUPDR;
 8002774:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002776:	ea4f 0a43 	mov.w	sl, r3, lsl #1
 800277a:	2203      	movs	r2, #3
 800277c:	fa02 f20a 	lsl.w	r2, r2, sl
 8002780:	ea24 0402 	bic.w	r4, r4, r2
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002784:	688a      	ldr	r2, [r1, #8]
 8002786:	fa02 f20a 	lsl.w	r2, r2, sl
 800278a:	4322      	orrs	r2, r4
        GPIOx->PUPDR = temp;
 800278c:	60c2      	str	r2, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800278e:	684a      	ldr	r2, [r1, #4]
 8002790:	f002 0203 	and.w	r2, r2, #3
 8002794:	2a02      	cmp	r2, #2
 8002796:	d113      	bne.n	80027c0 <HAL_GPIO_Init+0x120>
        temp = GPIOx->AFR[position >> 3U];
 8002798:	08dc      	lsrs	r4, r3, #3
 800279a:	eb00 0484 	add.w	r4, r0, r4, lsl #2
 800279e:	f8d4 a020 	ldr.w	sl, [r4, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80027a2:	f003 0207 	and.w	r2, r3, #7
 80027a6:	ea4f 0b82 	mov.w	fp, r2, lsl #2
 80027aa:	220f      	movs	r2, #15
 80027ac:	fa02 f20b 	lsl.w	r2, r2, fp
 80027b0:	ea2a 0a02 	bic.w	sl, sl, r2
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80027b4:	690a      	ldr	r2, [r1, #16]
 80027b6:	fa02 f20b 	lsl.w	r2, r2, fp
 80027ba:	ea42 020a 	orr.w	r2, r2, sl
        GPIOx->AFR[position >> 3U] = temp;
 80027be:	6222      	str	r2, [r4, #32]
      temp = GPIOx->MODER;
 80027c0:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80027c2:	ea4f 0a43 	mov.w	sl, r3, lsl #1
 80027c6:	2203      	movs	r2, #3
 80027c8:	fa02 f20a 	lsl.w	r2, r2, sl
 80027cc:	ea24 0402 	bic.w	r4, r4, r2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80027d0:	684a      	ldr	r2, [r1, #4]
 80027d2:	f002 0203 	and.w	r2, r2, #3
 80027d6:	fa02 f20a 	lsl.w	r2, r2, sl
 80027da:	4322      	orrs	r2, r4
      GPIOx->MODER = temp;
 80027dc:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80027de:	684a      	ldr	r2, [r1, #4]
 80027e0:	f412 3f40 	tst.w	r2, #196608	; 0x30000
 80027e4:	d0af      	beq.n	8002746 <HAL_GPIO_Init+0xa6>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80027e6:	2200      	movs	r2, #0
 80027e8:	9201      	str	r2, [sp, #4]
 80027ea:	6c72      	ldr	r2, [r6, #68]	; 0x44
 80027ec:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80027f0:	6472      	str	r2, [r6, #68]	; 0x44
 80027f2:	6c72      	ldr	r2, [r6, #68]	; 0x44
 80027f4:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 80027f8:	9201      	str	r2, [sp, #4]
 80027fa:	9a01      	ldr	r2, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 80027fc:	f023 0203 	bic.w	r2, r3, #3
 8002800:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8002804:	f502 329c 	add.w	r2, r2, #79872	; 0x13800
 8002808:	f8d2 a008 	ldr.w	sl, [r2, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800280c:	f003 0403 	and.w	r4, r3, #3
 8002810:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8002814:	240f      	movs	r4, #15
 8002816:	fa04 f40b 	lsl.w	r4, r4, fp
 800281a:	ea2a 0a04 	bic.w	sl, sl, r4
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800281e:	4c18      	ldr	r4, [pc, #96]	; (8002880 <HAL_GPIO_Init+0x1e0>)
 8002820:	42a0      	cmp	r0, r4
 8002822:	f43f af64 	beq.w	80026ee <HAL_GPIO_Init+0x4e>
 8002826:	4560      	cmp	r0, ip
 8002828:	d016      	beq.n	8002858 <HAL_GPIO_Init+0x1b8>
 800282a:	4570      	cmp	r0, lr
 800282c:	d016      	beq.n	800285c <HAL_GPIO_Init+0x1bc>
 800282e:	4548      	cmp	r0, r9
 8002830:	d016      	beq.n	8002860 <HAL_GPIO_Init+0x1c0>
 8002832:	f504 5480 	add.w	r4, r4, #4096	; 0x1000
 8002836:	42a0      	cmp	r0, r4
 8002838:	d014      	beq.n	8002864 <HAL_GPIO_Init+0x1c4>
 800283a:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 800283e:	42a0      	cmp	r0, r4
 8002840:	d012      	beq.n	8002868 <HAL_GPIO_Init+0x1c8>
 8002842:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8002846:	42a0      	cmp	r0, r4
 8002848:	d010      	beq.n	800286c <HAL_GPIO_Init+0x1cc>
 800284a:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 800284e:	42a0      	cmp	r0, r4
 8002850:	bf0c      	ite	eq
 8002852:	2407      	moveq	r4, #7
 8002854:	2408      	movne	r4, #8
 8002856:	e74b      	b.n	80026f0 <HAL_GPIO_Init+0x50>
 8002858:	2401      	movs	r4, #1
 800285a:	e749      	b.n	80026f0 <HAL_GPIO_Init+0x50>
 800285c:	2402      	movs	r4, #2
 800285e:	e747      	b.n	80026f0 <HAL_GPIO_Init+0x50>
 8002860:	2403      	movs	r4, #3
 8002862:	e745      	b.n	80026f0 <HAL_GPIO_Init+0x50>
 8002864:	2404      	movs	r4, #4
 8002866:	e743      	b.n	80026f0 <HAL_GPIO_Init+0x50>
 8002868:	2405      	movs	r4, #5
 800286a:	e741      	b.n	80026f0 <HAL_GPIO_Init+0x50>
 800286c:	2406      	movs	r4, #6
 800286e:	e73f      	b.n	80026f0 <HAL_GPIO_Init+0x50>
      }
    }
  }
}
 8002870:	b003      	add	sp, #12
 8002872:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002876:	bf00      	nop
 8002878:	40023800 	.word	0x40023800
 800287c:	40013c00 	.word	0x40013c00
 8002880:	40020000 	.word	0x40020000
 8002884:	40020400 	.word	0x40020400
 8002888:	40020800 	.word	0x40020800
 800288c:	40020c00 	.word	0x40020c00

08002890 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002890:	b10a      	cbz	r2, 8002896 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002892:	6181      	str	r1, [r0, #24]
 8002894:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002896:	0409      	lsls	r1, r1, #16
 8002898:	6181      	str	r1, [r0, #24]
  }
}
 800289a:	4770      	bx	lr

0800289c <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800289c:	6943      	ldr	r3, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800289e:	ea01 0203 	and.w	r2, r1, r3
 80028a2:	ea21 0103 	bic.w	r1, r1, r3
 80028a6:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80028aa:	6181      	str	r1, [r0, #24]
}
 80028ac:	4770      	bx	lr
	...

080028b0 <HAL_RCC_OscConfig>:
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80028b0:	2800      	cmp	r0, #0
 80028b2:	f000 81e2 	beq.w	8002c7a <HAL_RCC_OscConfig+0x3ca>
{
 80028b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80028ba:	b082      	sub	sp, #8
 80028bc:	4604      	mov	r4, r0
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80028be:	6803      	ldr	r3, [r0, #0]
 80028c0:	f013 0f01 	tst.w	r3, #1
 80028c4:	d03b      	beq.n	800293e <HAL_RCC_OscConfig+0x8e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80028c6:	4ba7      	ldr	r3, [pc, #668]	; (8002b64 <HAL_RCC_OscConfig+0x2b4>)
 80028c8:	689b      	ldr	r3, [r3, #8]
 80028ca:	f003 030c 	and.w	r3, r3, #12
 80028ce:	2b04      	cmp	r3, #4
 80028d0:	d02c      	beq.n	800292c <HAL_RCC_OscConfig+0x7c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80028d2:	4ba4      	ldr	r3, [pc, #656]	; (8002b64 <HAL_RCC_OscConfig+0x2b4>)
 80028d4:	689b      	ldr	r3, [r3, #8]
 80028d6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80028da:	2b08      	cmp	r3, #8
 80028dc:	d021      	beq.n	8002922 <HAL_RCC_OscConfig+0x72>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80028de:	6863      	ldr	r3, [r4, #4]
 80028e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80028e4:	d04f      	beq.n	8002986 <HAL_RCC_OscConfig+0xd6>
 80028e6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80028ea:	d052      	beq.n	8002992 <HAL_RCC_OscConfig+0xe2>
 80028ec:	4b9d      	ldr	r3, [pc, #628]	; (8002b64 <HAL_RCC_OscConfig+0x2b4>)
 80028ee:	681a      	ldr	r2, [r3, #0]
 80028f0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80028f4:	601a      	str	r2, [r3, #0]
 80028f6:	681a      	ldr	r2, [r3, #0]
 80028f8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80028fc:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80028fe:	6863      	ldr	r3, [r4, #4]
 8002900:	2b00      	cmp	r3, #0
 8002902:	d050      	beq.n	80029a6 <HAL_RCC_OscConfig+0xf6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002904:	f7fe fe18 	bl	8001538 <HAL_GetTick>
 8002908:	4605      	mov	r5, r0

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800290a:	4e96      	ldr	r6, [pc, #600]	; (8002b64 <HAL_RCC_OscConfig+0x2b4>)
 800290c:	6833      	ldr	r3, [r6, #0]
 800290e:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8002912:	d114      	bne.n	800293e <HAL_RCC_OscConfig+0x8e>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002914:	f7fe fe10 	bl	8001538 <HAL_GetTick>
 8002918:	1b40      	subs	r0, r0, r5
 800291a:	2864      	cmp	r0, #100	; 0x64
 800291c:	d9f6      	bls.n	800290c <HAL_RCC_OscConfig+0x5c>
          {
            return HAL_TIMEOUT;
 800291e:	2003      	movs	r0, #3
 8002920:	e1b2      	b.n	8002c88 <HAL_RCC_OscConfig+0x3d8>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002922:	4b90      	ldr	r3, [pc, #576]	; (8002b64 <HAL_RCC_OscConfig+0x2b4>)
 8002924:	685b      	ldr	r3, [r3, #4]
 8002926:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 800292a:	d0d8      	beq.n	80028de <HAL_RCC_OscConfig+0x2e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800292c:	4b8d      	ldr	r3, [pc, #564]	; (8002b64 <HAL_RCC_OscConfig+0x2b4>)
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8002934:	d003      	beq.n	800293e <HAL_RCC_OscConfig+0x8e>
 8002936:	6863      	ldr	r3, [r4, #4]
 8002938:	2b00      	cmp	r3, #0
 800293a:	f000 81a0 	beq.w	8002c7e <HAL_RCC_OscConfig+0x3ce>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800293e:	6823      	ldr	r3, [r4, #0]
 8002940:	f013 0f02 	tst.w	r3, #2
 8002944:	d054      	beq.n	80029f0 <HAL_RCC_OscConfig+0x140>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002946:	4b87      	ldr	r3, [pc, #540]	; (8002b64 <HAL_RCC_OscConfig+0x2b4>)
 8002948:	689b      	ldr	r3, [r3, #8]
 800294a:	f013 0f0c 	tst.w	r3, #12
 800294e:	d03e      	beq.n	80029ce <HAL_RCC_OscConfig+0x11e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002950:	4b84      	ldr	r3, [pc, #528]	; (8002b64 <HAL_RCC_OscConfig+0x2b4>)
 8002952:	689b      	ldr	r3, [r3, #8]
 8002954:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002958:	2b08      	cmp	r3, #8
 800295a:	d033      	beq.n	80029c4 <HAL_RCC_OscConfig+0x114>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800295c:	68e3      	ldr	r3, [r4, #12]
 800295e:	2b00      	cmp	r3, #0
 8002960:	d067      	beq.n	8002a32 <HAL_RCC_OscConfig+0x182>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002962:	4b81      	ldr	r3, [pc, #516]	; (8002b68 <HAL_RCC_OscConfig+0x2b8>)
 8002964:	2201      	movs	r2, #1
 8002966:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002968:	f7fe fde6 	bl	8001538 <HAL_GetTick>
 800296c:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800296e:	4e7d      	ldr	r6, [pc, #500]	; (8002b64 <HAL_RCC_OscConfig+0x2b4>)
 8002970:	6833      	ldr	r3, [r6, #0]
 8002972:	f013 0f02 	tst.w	r3, #2
 8002976:	d153      	bne.n	8002a20 <HAL_RCC_OscConfig+0x170>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002978:	f7fe fdde 	bl	8001538 <HAL_GetTick>
 800297c:	1b40      	subs	r0, r0, r5
 800297e:	2802      	cmp	r0, #2
 8002980:	d9f6      	bls.n	8002970 <HAL_RCC_OscConfig+0xc0>
          {
            return HAL_TIMEOUT;
 8002982:	2003      	movs	r0, #3
 8002984:	e180      	b.n	8002c88 <HAL_RCC_OscConfig+0x3d8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002986:	4a77      	ldr	r2, [pc, #476]	; (8002b64 <HAL_RCC_OscConfig+0x2b4>)
 8002988:	6813      	ldr	r3, [r2, #0]
 800298a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800298e:	6013      	str	r3, [r2, #0]
 8002990:	e7b5      	b.n	80028fe <HAL_RCC_OscConfig+0x4e>
 8002992:	4b74      	ldr	r3, [pc, #464]	; (8002b64 <HAL_RCC_OscConfig+0x2b4>)
 8002994:	681a      	ldr	r2, [r3, #0]
 8002996:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800299a:	601a      	str	r2, [r3, #0]
 800299c:	681a      	ldr	r2, [r3, #0]
 800299e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80029a2:	601a      	str	r2, [r3, #0]
 80029a4:	e7ab      	b.n	80028fe <HAL_RCC_OscConfig+0x4e>
        tickstart = HAL_GetTick();
 80029a6:	f7fe fdc7 	bl	8001538 <HAL_GetTick>
 80029aa:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80029ac:	4e6d      	ldr	r6, [pc, #436]	; (8002b64 <HAL_RCC_OscConfig+0x2b4>)
 80029ae:	6833      	ldr	r3, [r6, #0]
 80029b0:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80029b4:	d0c3      	beq.n	800293e <HAL_RCC_OscConfig+0x8e>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80029b6:	f7fe fdbf 	bl	8001538 <HAL_GetTick>
 80029ba:	1b40      	subs	r0, r0, r5
 80029bc:	2864      	cmp	r0, #100	; 0x64
 80029be:	d9f6      	bls.n	80029ae <HAL_RCC_OscConfig+0xfe>
            return HAL_TIMEOUT;
 80029c0:	2003      	movs	r0, #3
 80029c2:	e161      	b.n	8002c88 <HAL_RCC_OscConfig+0x3d8>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80029c4:	4b67      	ldr	r3, [pc, #412]	; (8002b64 <HAL_RCC_OscConfig+0x2b4>)
 80029c6:	685b      	ldr	r3, [r3, #4]
 80029c8:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 80029cc:	d1c6      	bne.n	800295c <HAL_RCC_OscConfig+0xac>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80029ce:	4b65      	ldr	r3, [pc, #404]	; (8002b64 <HAL_RCC_OscConfig+0x2b4>)
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f013 0f02 	tst.w	r3, #2
 80029d6:	d003      	beq.n	80029e0 <HAL_RCC_OscConfig+0x130>
 80029d8:	68e3      	ldr	r3, [r4, #12]
 80029da:	2b01      	cmp	r3, #1
 80029dc:	f040 8151 	bne.w	8002c82 <HAL_RCC_OscConfig+0x3d2>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029e0:	4a60      	ldr	r2, [pc, #384]	; (8002b64 <HAL_RCC_OscConfig+0x2b4>)
 80029e2:	6813      	ldr	r3, [r2, #0]
 80029e4:	6921      	ldr	r1, [r4, #16]
 80029e6:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80029ea:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80029ee:	6013      	str	r3, [r2, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80029f0:	6823      	ldr	r3, [r4, #0]
 80029f2:	f013 0f08 	tst.w	r3, #8
 80029f6:	d040      	beq.n	8002a7a <HAL_RCC_OscConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80029f8:	6963      	ldr	r3, [r4, #20]
 80029fa:	b363      	cbz	r3, 8002a56 <HAL_RCC_OscConfig+0x1a6>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80029fc:	4b5b      	ldr	r3, [pc, #364]	; (8002b6c <HAL_RCC_OscConfig+0x2bc>)
 80029fe:	2201      	movs	r2, #1
 8002a00:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a02:	f7fe fd99 	bl	8001538 <HAL_GetTick>
 8002a06:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a08:	4e56      	ldr	r6, [pc, #344]	; (8002b64 <HAL_RCC_OscConfig+0x2b4>)
 8002a0a:	6f73      	ldr	r3, [r6, #116]	; 0x74
 8002a0c:	f013 0f02 	tst.w	r3, #2
 8002a10:	d133      	bne.n	8002a7a <HAL_RCC_OscConfig+0x1ca>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002a12:	f7fe fd91 	bl	8001538 <HAL_GetTick>
 8002a16:	1b40      	subs	r0, r0, r5
 8002a18:	2802      	cmp	r0, #2
 8002a1a:	d9f6      	bls.n	8002a0a <HAL_RCC_OscConfig+0x15a>
        {
          return HAL_TIMEOUT;
 8002a1c:	2003      	movs	r0, #3
 8002a1e:	e133      	b.n	8002c88 <HAL_RCC_OscConfig+0x3d8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a20:	4a50      	ldr	r2, [pc, #320]	; (8002b64 <HAL_RCC_OscConfig+0x2b4>)
 8002a22:	6813      	ldr	r3, [r2, #0]
 8002a24:	6921      	ldr	r1, [r4, #16]
 8002a26:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8002a2a:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002a2e:	6013      	str	r3, [r2, #0]
 8002a30:	e7de      	b.n	80029f0 <HAL_RCC_OscConfig+0x140>
        __HAL_RCC_HSI_DISABLE();
 8002a32:	4b4d      	ldr	r3, [pc, #308]	; (8002b68 <HAL_RCC_OscConfig+0x2b8>)
 8002a34:	2200      	movs	r2, #0
 8002a36:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002a38:	f7fe fd7e 	bl	8001538 <HAL_GetTick>
 8002a3c:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a3e:	4e49      	ldr	r6, [pc, #292]	; (8002b64 <HAL_RCC_OscConfig+0x2b4>)
 8002a40:	6833      	ldr	r3, [r6, #0]
 8002a42:	f013 0f02 	tst.w	r3, #2
 8002a46:	d0d3      	beq.n	80029f0 <HAL_RCC_OscConfig+0x140>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002a48:	f7fe fd76 	bl	8001538 <HAL_GetTick>
 8002a4c:	1b40      	subs	r0, r0, r5
 8002a4e:	2802      	cmp	r0, #2
 8002a50:	d9f6      	bls.n	8002a40 <HAL_RCC_OscConfig+0x190>
            return HAL_TIMEOUT;
 8002a52:	2003      	movs	r0, #3
 8002a54:	e118      	b.n	8002c88 <HAL_RCC_OscConfig+0x3d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a56:	4b45      	ldr	r3, [pc, #276]	; (8002b6c <HAL_RCC_OscConfig+0x2bc>)
 8002a58:	2200      	movs	r2, #0
 8002a5a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a5c:	f7fe fd6c 	bl	8001538 <HAL_GetTick>
 8002a60:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a62:	4e40      	ldr	r6, [pc, #256]	; (8002b64 <HAL_RCC_OscConfig+0x2b4>)
 8002a64:	6f73      	ldr	r3, [r6, #116]	; 0x74
 8002a66:	f013 0f02 	tst.w	r3, #2
 8002a6a:	d006      	beq.n	8002a7a <HAL_RCC_OscConfig+0x1ca>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002a6c:	f7fe fd64 	bl	8001538 <HAL_GetTick>
 8002a70:	1b40      	subs	r0, r0, r5
 8002a72:	2802      	cmp	r0, #2
 8002a74:	d9f6      	bls.n	8002a64 <HAL_RCC_OscConfig+0x1b4>
        {
          return HAL_TIMEOUT;
 8002a76:	2003      	movs	r0, #3
 8002a78:	e106      	b.n	8002c88 <HAL_RCC_OscConfig+0x3d8>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a7a:	6823      	ldr	r3, [r4, #0]
 8002a7c:	f013 0f04 	tst.w	r3, #4
 8002a80:	d079      	beq.n	8002b76 <HAL_RCC_OscConfig+0x2c6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002a82:	4b38      	ldr	r3, [pc, #224]	; (8002b64 <HAL_RCC_OscConfig+0x2b4>)
 8002a84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a86:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8002a8a:	d10d      	bne.n	8002aa8 <HAL_RCC_OscConfig+0x1f8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a8c:	2300      	movs	r3, #0
 8002a8e:	9301      	str	r3, [sp, #4]
 8002a90:	4b34      	ldr	r3, [pc, #208]	; (8002b64 <HAL_RCC_OscConfig+0x2b4>)
 8002a92:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002a94:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002a98:	641a      	str	r2, [r3, #64]	; 0x40
 8002a9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a9c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002aa0:	9301      	str	r3, [sp, #4]
 8002aa2:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002aa4:	2501      	movs	r5, #1
 8002aa6:	e000      	b.n	8002aaa <HAL_RCC_OscConfig+0x1fa>
    FlagStatus       pwrclkchanged = RESET;
 8002aa8:	2500      	movs	r5, #0
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002aaa:	4b31      	ldr	r3, [pc, #196]	; (8002b70 <HAL_RCC_OscConfig+0x2c0>)
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f413 7f80 	tst.w	r3, #256	; 0x100
 8002ab2:	d021      	beq.n	8002af8 <HAL_RCC_OscConfig+0x248>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ab4:	68a3      	ldr	r3, [r4, #8]
 8002ab6:	2b01      	cmp	r3, #1
 8002ab8:	d032      	beq.n	8002b20 <HAL_RCC_OscConfig+0x270>
 8002aba:	2b05      	cmp	r3, #5
 8002abc:	d036      	beq.n	8002b2c <HAL_RCC_OscConfig+0x27c>
 8002abe:	4b29      	ldr	r3, [pc, #164]	; (8002b64 <HAL_RCC_OscConfig+0x2b4>)
 8002ac0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002ac2:	f022 0201 	bic.w	r2, r2, #1
 8002ac6:	671a      	str	r2, [r3, #112]	; 0x70
 8002ac8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002aca:	f022 0204 	bic.w	r2, r2, #4
 8002ace:	671a      	str	r2, [r3, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002ad0:	68a3      	ldr	r3, [r4, #8]
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d034      	beq.n	8002b40 <HAL_RCC_OscConfig+0x290>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ad6:	f7fe fd2f 	bl	8001538 <HAL_GetTick>
 8002ada:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002adc:	4f21      	ldr	r7, [pc, #132]	; (8002b64 <HAL_RCC_OscConfig+0x2b4>)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002ade:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ae2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002ae4:	f013 0f02 	tst.w	r3, #2
 8002ae8:	d144      	bne.n	8002b74 <HAL_RCC_OscConfig+0x2c4>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002aea:	f7fe fd25 	bl	8001538 <HAL_GetTick>
 8002aee:	1b80      	subs	r0, r0, r6
 8002af0:	4540      	cmp	r0, r8
 8002af2:	d9f6      	bls.n	8002ae2 <HAL_RCC_OscConfig+0x232>
        {
          return HAL_TIMEOUT;
 8002af4:	2003      	movs	r0, #3
 8002af6:	e0c7      	b.n	8002c88 <HAL_RCC_OscConfig+0x3d8>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002af8:	4a1d      	ldr	r2, [pc, #116]	; (8002b70 <HAL_RCC_OscConfig+0x2c0>)
 8002afa:	6813      	ldr	r3, [r2, #0]
 8002afc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b00:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8002b02:	f7fe fd19 	bl	8001538 <HAL_GetTick>
 8002b06:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b08:	4f19      	ldr	r7, [pc, #100]	; (8002b70 <HAL_RCC_OscConfig+0x2c0>)
 8002b0a:	683b      	ldr	r3, [r7, #0]
 8002b0c:	f413 7f80 	tst.w	r3, #256	; 0x100
 8002b10:	d1d0      	bne.n	8002ab4 <HAL_RCC_OscConfig+0x204>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b12:	f7fe fd11 	bl	8001538 <HAL_GetTick>
 8002b16:	1b80      	subs	r0, r0, r6
 8002b18:	2802      	cmp	r0, #2
 8002b1a:	d9f6      	bls.n	8002b0a <HAL_RCC_OscConfig+0x25a>
          return HAL_TIMEOUT;
 8002b1c:	2003      	movs	r0, #3
 8002b1e:	e0b3      	b.n	8002c88 <HAL_RCC_OscConfig+0x3d8>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b20:	4a10      	ldr	r2, [pc, #64]	; (8002b64 <HAL_RCC_OscConfig+0x2b4>)
 8002b22:	6f13      	ldr	r3, [r2, #112]	; 0x70
 8002b24:	f043 0301 	orr.w	r3, r3, #1
 8002b28:	6713      	str	r3, [r2, #112]	; 0x70
 8002b2a:	e7d1      	b.n	8002ad0 <HAL_RCC_OscConfig+0x220>
 8002b2c:	4b0d      	ldr	r3, [pc, #52]	; (8002b64 <HAL_RCC_OscConfig+0x2b4>)
 8002b2e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002b30:	f042 0204 	orr.w	r2, r2, #4
 8002b34:	671a      	str	r2, [r3, #112]	; 0x70
 8002b36:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002b38:	f042 0201 	orr.w	r2, r2, #1
 8002b3c:	671a      	str	r2, [r3, #112]	; 0x70
 8002b3e:	e7c7      	b.n	8002ad0 <HAL_RCC_OscConfig+0x220>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b40:	f7fe fcfa 	bl	8001538 <HAL_GetTick>
 8002b44:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b46:	4f07      	ldr	r7, [pc, #28]	; (8002b64 <HAL_RCC_OscConfig+0x2b4>)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002b48:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b4c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002b4e:	f013 0f02 	tst.w	r3, #2
 8002b52:	d00f      	beq.n	8002b74 <HAL_RCC_OscConfig+0x2c4>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002b54:	f7fe fcf0 	bl	8001538 <HAL_GetTick>
 8002b58:	1b80      	subs	r0, r0, r6
 8002b5a:	4540      	cmp	r0, r8
 8002b5c:	d9f6      	bls.n	8002b4c <HAL_RCC_OscConfig+0x29c>
        {
          return HAL_TIMEOUT;
 8002b5e:	2003      	movs	r0, #3
 8002b60:	e092      	b.n	8002c88 <HAL_RCC_OscConfig+0x3d8>
 8002b62:	bf00      	nop
 8002b64:	40023800 	.word	0x40023800
 8002b68:	42470000 	.word	0x42470000
 8002b6c:	42470e80 	.word	0x42470e80
 8002b70:	40007000 	.word	0x40007000
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002b74:	b9ed      	cbnz	r5, 8002bb2 <HAL_RCC_OscConfig+0x302>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002b76:	69a3      	ldr	r3, [r4, #24]
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	f000 8084 	beq.w	8002c86 <HAL_RCC_OscConfig+0x3d6>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002b7e:	4a49      	ldr	r2, [pc, #292]	; (8002ca4 <HAL_RCC_OscConfig+0x3f4>)
 8002b80:	6892      	ldr	r2, [r2, #8]
 8002b82:	f002 020c 	and.w	r2, r2, #12
 8002b86:	2a08      	cmp	r2, #8
 8002b88:	d051      	beq.n	8002c2e <HAL_RCC_OscConfig+0x37e>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002b8a:	2b02      	cmp	r3, #2
 8002b8c:	d017      	beq.n	8002bbe <HAL_RCC_OscConfig+0x30e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b8e:	4b46      	ldr	r3, [pc, #280]	; (8002ca8 <HAL_RCC_OscConfig+0x3f8>)
 8002b90:	2200      	movs	r2, #0
 8002b92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b94:	f7fe fcd0 	bl	8001538 <HAL_GetTick>
 8002b98:	4604      	mov	r4, r0

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b9a:	4d42      	ldr	r5, [pc, #264]	; (8002ca4 <HAL_RCC_OscConfig+0x3f4>)
 8002b9c:	682b      	ldr	r3, [r5, #0]
 8002b9e:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8002ba2:	d042      	beq.n	8002c2a <HAL_RCC_OscConfig+0x37a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ba4:	f7fe fcc8 	bl	8001538 <HAL_GetTick>
 8002ba8:	1b00      	subs	r0, r0, r4
 8002baa:	2802      	cmp	r0, #2
 8002bac:	d9f6      	bls.n	8002b9c <HAL_RCC_OscConfig+0x2ec>
          {
            return HAL_TIMEOUT;
 8002bae:	2003      	movs	r0, #3
 8002bb0:	e06a      	b.n	8002c88 <HAL_RCC_OscConfig+0x3d8>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002bb2:	4a3c      	ldr	r2, [pc, #240]	; (8002ca4 <HAL_RCC_OscConfig+0x3f4>)
 8002bb4:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8002bb6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002bba:	6413      	str	r3, [r2, #64]	; 0x40
 8002bbc:	e7db      	b.n	8002b76 <HAL_RCC_OscConfig+0x2c6>
        __HAL_RCC_PLL_DISABLE();
 8002bbe:	4b3a      	ldr	r3, [pc, #232]	; (8002ca8 <HAL_RCC_OscConfig+0x3f8>)
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002bc4:	f7fe fcb8 	bl	8001538 <HAL_GetTick>
 8002bc8:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002bca:	4e36      	ldr	r6, [pc, #216]	; (8002ca4 <HAL_RCC_OscConfig+0x3f4>)
 8002bcc:	6833      	ldr	r3, [r6, #0]
 8002bce:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8002bd2:	d006      	beq.n	8002be2 <HAL_RCC_OscConfig+0x332>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002bd4:	f7fe fcb0 	bl	8001538 <HAL_GetTick>
 8002bd8:	1b40      	subs	r0, r0, r5
 8002bda:	2802      	cmp	r0, #2
 8002bdc:	d9f6      	bls.n	8002bcc <HAL_RCC_OscConfig+0x31c>
            return HAL_TIMEOUT;
 8002bde:	2003      	movs	r0, #3
 8002be0:	e052      	b.n	8002c88 <HAL_RCC_OscConfig+0x3d8>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002be2:	69e3      	ldr	r3, [r4, #28]
 8002be4:	6a22      	ldr	r2, [r4, #32]
 8002be6:	4313      	orrs	r3, r2
 8002be8:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002bea:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8002bee:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8002bf0:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8002bf4:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8002bf6:	0852      	lsrs	r2, r2, #1
 8002bf8:	3a01      	subs	r2, #1
 8002bfa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8002bfe:	4a29      	ldr	r2, [pc, #164]	; (8002ca4 <HAL_RCC_OscConfig+0x3f4>)
 8002c00:	6053      	str	r3, [r2, #4]
        __HAL_RCC_PLL_ENABLE();
 8002c02:	4b29      	ldr	r3, [pc, #164]	; (8002ca8 <HAL_RCC_OscConfig+0x3f8>)
 8002c04:	2201      	movs	r2, #1
 8002c06:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002c08:	f7fe fc96 	bl	8001538 <HAL_GetTick>
 8002c0c:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c0e:	4d25      	ldr	r5, [pc, #148]	; (8002ca4 <HAL_RCC_OscConfig+0x3f4>)
 8002c10:	682b      	ldr	r3, [r5, #0]
 8002c12:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8002c16:	d106      	bne.n	8002c26 <HAL_RCC_OscConfig+0x376>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c18:	f7fe fc8e 	bl	8001538 <HAL_GetTick>
 8002c1c:	1b00      	subs	r0, r0, r4
 8002c1e:	2802      	cmp	r0, #2
 8002c20:	d9f6      	bls.n	8002c10 <HAL_RCC_OscConfig+0x360>
            return HAL_TIMEOUT;
 8002c22:	2003      	movs	r0, #3
 8002c24:	e030      	b.n	8002c88 <HAL_RCC_OscConfig+0x3d8>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 8002c26:	2000      	movs	r0, #0
 8002c28:	e02e      	b.n	8002c88 <HAL_RCC_OscConfig+0x3d8>
 8002c2a:	2000      	movs	r0, #0
 8002c2c:	e02c      	b.n	8002c88 <HAL_RCC_OscConfig+0x3d8>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002c2e:	2b01      	cmp	r3, #1
 8002c30:	d02d      	beq.n	8002c8e <HAL_RCC_OscConfig+0x3de>
        pll_config = RCC->PLLCFGR;
 8002c32:	4b1c      	ldr	r3, [pc, #112]	; (8002ca4 <HAL_RCC_OscConfig+0x3f4>)
 8002c34:	685b      	ldr	r3, [r3, #4]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c36:	f403 0180 	and.w	r1, r3, #4194304	; 0x400000
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002c3a:	69e2      	ldr	r2, [r4, #28]
 8002c3c:	4291      	cmp	r1, r2
 8002c3e:	d128      	bne.n	8002c92 <HAL_RCC_OscConfig+0x3e2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002c40:	f003 023f 	and.w	r2, r3, #63	; 0x3f
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c44:	6a21      	ldr	r1, [r4, #32]
 8002c46:	428a      	cmp	r2, r1
 8002c48:	d125      	bne.n	8002c96 <HAL_RCC_OscConfig+0x3e6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002c4a:	6a61      	ldr	r1, [r4, #36]	; 0x24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002c4c:	f647 72c0 	movw	r2, #32704	; 0x7fc0
 8002c50:	401a      	ands	r2, r3
 8002c52:	ebb2 1f81 	cmp.w	r2, r1, lsl #6
 8002c56:	d120      	bne.n	8002c9a <HAL_RCC_OscConfig+0x3ea>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002c58:	f403 3140 	and.w	r1, r3, #196608	; 0x30000
 8002c5c:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8002c5e:	0852      	lsrs	r2, r2, #1
 8002c60:	3a01      	subs	r2, #1
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002c62:	ebb1 4f02 	cmp.w	r1, r2, lsl #16
 8002c66:	d11a      	bne.n	8002c9e <HAL_RCC_OscConfig+0x3ee>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002c68:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8002c6a:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002c6e:	ebb3 6f02 	cmp.w	r3, r2, lsl #24
        return HAL_ERROR;
 8002c72:	bf14      	ite	ne
 8002c74:	2001      	movne	r0, #1
 8002c76:	2000      	moveq	r0, #0
 8002c78:	e006      	b.n	8002c88 <HAL_RCC_OscConfig+0x3d8>
    return HAL_ERROR;
 8002c7a:	2001      	movs	r0, #1
}
 8002c7c:	4770      	bx	lr
        return HAL_ERROR;
 8002c7e:	2001      	movs	r0, #1
 8002c80:	e002      	b.n	8002c88 <HAL_RCC_OscConfig+0x3d8>
        return HAL_ERROR;
 8002c82:	2001      	movs	r0, #1
 8002c84:	e000      	b.n	8002c88 <HAL_RCC_OscConfig+0x3d8>
  return HAL_OK;
 8002c86:	2000      	movs	r0, #0
}
 8002c88:	b002      	add	sp, #8
 8002c8a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        return HAL_ERROR;
 8002c8e:	2001      	movs	r0, #1
 8002c90:	e7fa      	b.n	8002c88 <HAL_RCC_OscConfig+0x3d8>
          return HAL_ERROR;
 8002c92:	2001      	movs	r0, #1
 8002c94:	e7f8      	b.n	8002c88 <HAL_RCC_OscConfig+0x3d8>
 8002c96:	2001      	movs	r0, #1
 8002c98:	e7f6      	b.n	8002c88 <HAL_RCC_OscConfig+0x3d8>
 8002c9a:	2001      	movs	r0, #1
 8002c9c:	e7f4      	b.n	8002c88 <HAL_RCC_OscConfig+0x3d8>
 8002c9e:	2001      	movs	r0, #1
 8002ca0:	e7f2      	b.n	8002c88 <HAL_RCC_OscConfig+0x3d8>
 8002ca2:	bf00      	nop
 8002ca4:	40023800 	.word	0x40023800
 8002ca8:	42470060 	.word	0x42470060

08002cac <HAL_RCC_EnableCSS>:
  *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 8002cac:	4b01      	ldr	r3, [pc, #4]	; (8002cb4 <HAL_RCC_EnableCSS+0x8>)
 8002cae:	2201      	movs	r2, #1
 8002cb0:	601a      	str	r2, [r3, #0]
}
 8002cb2:	4770      	bx	lr
 8002cb4:	4247004c 	.word	0x4247004c

08002cb8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002cb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002cba:	4b2f      	ldr	r3, [pc, #188]	; (8002d78 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002cbc:	689b      	ldr	r3, [r3, #8]
 8002cbe:	f003 030c 	and.w	r3, r3, #12
 8002cc2:	2b04      	cmp	r3, #4
 8002cc4:	d053      	beq.n	8002d6e <HAL_RCC_GetSysClockFreq+0xb6>
 8002cc6:	2b08      	cmp	r3, #8
 8002cc8:	d153      	bne.n	8002d72 <HAL_RCC_GetSysClockFreq+0xba>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002cca:	4b2b      	ldr	r3, [pc, #172]	; (8002d78 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002ccc:	685a      	ldr	r2, [r3, #4]
 8002cce:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002cd2:	685b      	ldr	r3, [r3, #4]
 8002cd4:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8002cd8:	d028      	beq.n	8002d2c <HAL_RCC_GetSysClockFreq+0x74>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002cda:	4b27      	ldr	r3, [pc, #156]	; (8002d78 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002cdc:	685b      	ldr	r3, [r3, #4]
 8002cde:	f3c3 1388 	ubfx	r3, r3, #6, #9
 8002ce2:	0158      	lsls	r0, r3, #5
 8002ce4:	2100      	movs	r1, #0
 8002ce6:	1ac0      	subs	r0, r0, r3
 8002ce8:	f161 0100 	sbc.w	r1, r1, #0
 8002cec:	018e      	lsls	r6, r1, #6
 8002cee:	ea46 6690 	orr.w	r6, r6, r0, lsr #26
 8002cf2:	0187      	lsls	r7, r0, #6
 8002cf4:	1a3c      	subs	r4, r7, r0
 8002cf6:	eb66 0501 	sbc.w	r5, r6, r1
 8002cfa:	00e9      	lsls	r1, r5, #3
 8002cfc:	ea41 7154 	orr.w	r1, r1, r4, lsr #29
 8002d00:	00e0      	lsls	r0, r4, #3
 8002d02:	18c0      	adds	r0, r0, r3
 8002d04:	f141 0100 	adc.w	r1, r1, #0
 8002d08:	024b      	lsls	r3, r1, #9
 8002d0a:	ea43 53d0 	orr.w	r3, r3, r0, lsr #23
 8002d0e:	0244      	lsls	r4, r0, #9
 8002d10:	4620      	mov	r0, r4
 8002d12:	4619      	mov	r1, r3
 8002d14:	2300      	movs	r3, #0
 8002d16:	f7fd fd65 	bl	80007e4 <__aeabi_uldivmod>
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002d1a:	4b17      	ldr	r3, [pc, #92]	; (8002d78 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002d1c:	685b      	ldr	r3, [r3, #4]
 8002d1e:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8002d22:	3301      	adds	r3, #1
 8002d24:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco/pllp;
 8002d26:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 8002d2a:	e023      	b.n	8002d74 <HAL_RCC_GetSysClockFreq+0xbc>
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002d2c:	4b12      	ldr	r3, [pc, #72]	; (8002d78 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002d2e:	685b      	ldr	r3, [r3, #4]
 8002d30:	f3c3 1388 	ubfx	r3, r3, #6, #9
 8002d34:	015c      	lsls	r4, r3, #5
 8002d36:	2500      	movs	r5, #0
 8002d38:	1ae4      	subs	r4, r4, r3
 8002d3a:	f165 0500 	sbc.w	r5, r5, #0
 8002d3e:	01ae      	lsls	r6, r5, #6
 8002d40:	ea46 6694 	orr.w	r6, r6, r4, lsr #26
 8002d44:	01a7      	lsls	r7, r4, #6
 8002d46:	1b38      	subs	r0, r7, r4
 8002d48:	eb66 0105 	sbc.w	r1, r6, r5
 8002d4c:	00cc      	lsls	r4, r1, #3
 8002d4e:	ea44 7450 	orr.w	r4, r4, r0, lsr #29
 8002d52:	00c5      	lsls	r5, r0, #3
 8002d54:	18e8      	adds	r0, r5, r3
 8002d56:	f144 0100 	adc.w	r1, r4, #0
 8002d5a:	028b      	lsls	r3, r1, #10
 8002d5c:	ea43 5390 	orr.w	r3, r3, r0, lsr #22
 8002d60:	0284      	lsls	r4, r0, #10
 8002d62:	4620      	mov	r0, r4
 8002d64:	4619      	mov	r1, r3
 8002d66:	2300      	movs	r3, #0
 8002d68:	f7fd fd3c 	bl	80007e4 <__aeabi_uldivmod>
 8002d6c:	e7d5      	b.n	8002d1a <HAL_RCC_GetSysClockFreq+0x62>
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002d6e:	4803      	ldr	r0, [pc, #12]	; (8002d7c <HAL_RCC_GetSysClockFreq+0xc4>)
 8002d70:	e000      	b.n	8002d74 <HAL_RCC_GetSysClockFreq+0xbc>
      sysclockfreq = HSI_VALUE;
 8002d72:	4803      	ldr	r0, [pc, #12]	; (8002d80 <HAL_RCC_GetSysClockFreq+0xc8>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8002d74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002d76:	bf00      	nop
 8002d78:	40023800 	.word	0x40023800
 8002d7c:	007a1200 	.word	0x007a1200
 8002d80:	00f42400 	.word	0x00f42400

08002d84 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 8002d84:	2800      	cmp	r0, #0
 8002d86:	f000 809d 	beq.w	8002ec4 <HAL_RCC_ClockConfig+0x140>
{
 8002d8a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002d8e:	460d      	mov	r5, r1
 8002d90:	4604      	mov	r4, r0
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002d92:	4b50      	ldr	r3, [pc, #320]	; (8002ed4 <HAL_RCC_ClockConfig+0x150>)
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f003 0307 	and.w	r3, r3, #7
 8002d9a:	428b      	cmp	r3, r1
 8002d9c:	d208      	bcs.n	8002db0 <HAL_RCC_ClockConfig+0x2c>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d9e:	b2cb      	uxtb	r3, r1
 8002da0:	4a4c      	ldr	r2, [pc, #304]	; (8002ed4 <HAL_RCC_ClockConfig+0x150>)
 8002da2:	7013      	strb	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002da4:	6813      	ldr	r3, [r2, #0]
 8002da6:	f003 0307 	and.w	r3, r3, #7
 8002daa:	428b      	cmp	r3, r1
 8002dac:	f040 808c 	bne.w	8002ec8 <HAL_RCC_ClockConfig+0x144>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002db0:	6823      	ldr	r3, [r4, #0]
 8002db2:	f013 0f02 	tst.w	r3, #2
 8002db6:	d017      	beq.n	8002de8 <HAL_RCC_ClockConfig+0x64>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002db8:	f013 0f04 	tst.w	r3, #4
 8002dbc:	d004      	beq.n	8002dc8 <HAL_RCC_ClockConfig+0x44>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002dbe:	4a46      	ldr	r2, [pc, #280]	; (8002ed8 <HAL_RCC_ClockConfig+0x154>)
 8002dc0:	6893      	ldr	r3, [r2, #8]
 8002dc2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002dc6:	6093      	str	r3, [r2, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002dc8:	6823      	ldr	r3, [r4, #0]
 8002dca:	f013 0f08 	tst.w	r3, #8
 8002dce:	d004      	beq.n	8002dda <HAL_RCC_ClockConfig+0x56>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002dd0:	4a41      	ldr	r2, [pc, #260]	; (8002ed8 <HAL_RCC_ClockConfig+0x154>)
 8002dd2:	6893      	ldr	r3, [r2, #8]
 8002dd4:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002dd8:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002dda:	4a3f      	ldr	r2, [pc, #252]	; (8002ed8 <HAL_RCC_ClockConfig+0x154>)
 8002ddc:	6893      	ldr	r3, [r2, #8]
 8002dde:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002de2:	68a1      	ldr	r1, [r4, #8]
 8002de4:	430b      	orrs	r3, r1
 8002de6:	6093      	str	r3, [r2, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002de8:	6823      	ldr	r3, [r4, #0]
 8002dea:	f013 0f01 	tst.w	r3, #1
 8002dee:	d032      	beq.n	8002e56 <HAL_RCC_ClockConfig+0xd2>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002df0:	6862      	ldr	r2, [r4, #4]
 8002df2:	2a01      	cmp	r2, #1
 8002df4:	d021      	beq.n	8002e3a <HAL_RCC_ClockConfig+0xb6>
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002df6:	1e93      	subs	r3, r2, #2
 8002df8:	2b01      	cmp	r3, #1
 8002dfa:	d925      	bls.n	8002e48 <HAL_RCC_ClockConfig+0xc4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002dfc:	4b36      	ldr	r3, [pc, #216]	; (8002ed8 <HAL_RCC_ClockConfig+0x154>)
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f013 0f02 	tst.w	r3, #2
 8002e04:	d062      	beq.n	8002ecc <HAL_RCC_ClockConfig+0x148>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002e06:	4934      	ldr	r1, [pc, #208]	; (8002ed8 <HAL_RCC_ClockConfig+0x154>)
 8002e08:	688b      	ldr	r3, [r1, #8]
 8002e0a:	f023 0303 	bic.w	r3, r3, #3
 8002e0e:	4313      	orrs	r3, r2
 8002e10:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 8002e12:	f7fe fb91 	bl	8001538 <HAL_GetTick>
 8002e16:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e18:	4f2f      	ldr	r7, [pc, #188]	; (8002ed8 <HAL_RCC_ClockConfig+0x154>)
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e1a:	f241 3888 	movw	r8, #5000	; 0x1388
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e1e:	68bb      	ldr	r3, [r7, #8]
 8002e20:	f003 030c 	and.w	r3, r3, #12
 8002e24:	6862      	ldr	r2, [r4, #4]
 8002e26:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8002e2a:	d014      	beq.n	8002e56 <HAL_RCC_ClockConfig+0xd2>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e2c:	f7fe fb84 	bl	8001538 <HAL_GetTick>
 8002e30:	1b80      	subs	r0, r0, r6
 8002e32:	4540      	cmp	r0, r8
 8002e34:	d9f3      	bls.n	8002e1e <HAL_RCC_ClockConfig+0x9a>
        return HAL_TIMEOUT;
 8002e36:	2003      	movs	r0, #3
 8002e38:	e042      	b.n	8002ec0 <HAL_RCC_ClockConfig+0x13c>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e3a:	4b27      	ldr	r3, [pc, #156]	; (8002ed8 <HAL_RCC_ClockConfig+0x154>)
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8002e42:	d1e0      	bne.n	8002e06 <HAL_RCC_ClockConfig+0x82>
        return HAL_ERROR;
 8002e44:	2001      	movs	r0, #1
 8002e46:	e03b      	b.n	8002ec0 <HAL_RCC_ClockConfig+0x13c>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e48:	4b23      	ldr	r3, [pc, #140]	; (8002ed8 <HAL_RCC_ClockConfig+0x154>)
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8002e50:	d1d9      	bne.n	8002e06 <HAL_RCC_ClockConfig+0x82>
        return HAL_ERROR;
 8002e52:	2001      	movs	r0, #1
 8002e54:	e034      	b.n	8002ec0 <HAL_RCC_ClockConfig+0x13c>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002e56:	4b1f      	ldr	r3, [pc, #124]	; (8002ed4 <HAL_RCC_ClockConfig+0x150>)
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	f003 0307 	and.w	r3, r3, #7
 8002e5e:	42ab      	cmp	r3, r5
 8002e60:	d907      	bls.n	8002e72 <HAL_RCC_ClockConfig+0xee>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e62:	b2ea      	uxtb	r2, r5
 8002e64:	4b1b      	ldr	r3, [pc, #108]	; (8002ed4 <HAL_RCC_ClockConfig+0x150>)
 8002e66:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	f003 0307 	and.w	r3, r3, #7
 8002e6e:	42ab      	cmp	r3, r5
 8002e70:	d12e      	bne.n	8002ed0 <HAL_RCC_ClockConfig+0x14c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e72:	6823      	ldr	r3, [r4, #0]
 8002e74:	f013 0f04 	tst.w	r3, #4
 8002e78:	d006      	beq.n	8002e88 <HAL_RCC_ClockConfig+0x104>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002e7a:	4a17      	ldr	r2, [pc, #92]	; (8002ed8 <HAL_RCC_ClockConfig+0x154>)
 8002e7c:	6893      	ldr	r3, [r2, #8]
 8002e7e:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8002e82:	68e1      	ldr	r1, [r4, #12]
 8002e84:	430b      	orrs	r3, r1
 8002e86:	6093      	str	r3, [r2, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e88:	6823      	ldr	r3, [r4, #0]
 8002e8a:	f013 0f08 	tst.w	r3, #8
 8002e8e:	d007      	beq.n	8002ea0 <HAL_RCC_ClockConfig+0x11c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002e90:	4a11      	ldr	r2, [pc, #68]	; (8002ed8 <HAL_RCC_ClockConfig+0x154>)
 8002e92:	6893      	ldr	r3, [r2, #8]
 8002e94:	6921      	ldr	r1, [r4, #16]
 8002e96:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8002e9a:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002e9e:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002ea0:	f7ff ff0a 	bl	8002cb8 <HAL_RCC_GetSysClockFreq>
 8002ea4:	4b0c      	ldr	r3, [pc, #48]	; (8002ed8 <HAL_RCC_ClockConfig+0x154>)
 8002ea6:	689b      	ldr	r3, [r3, #8]
 8002ea8:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8002eac:	4a0b      	ldr	r2, [pc, #44]	; (8002edc <HAL_RCC_ClockConfig+0x158>)
 8002eae:	5cd3      	ldrb	r3, [r2, r3]
 8002eb0:	40d8      	lsrs	r0, r3
 8002eb2:	4b0b      	ldr	r3, [pc, #44]	; (8002ee0 <HAL_RCC_ClockConfig+0x15c>)
 8002eb4:	6018      	str	r0, [r3, #0]
  HAL_InitTick (uwTickPrio);
 8002eb6:	4b0b      	ldr	r3, [pc, #44]	; (8002ee4 <HAL_RCC_ClockConfig+0x160>)
 8002eb8:	6818      	ldr	r0, [r3, #0]
 8002eba:	f7fe faf1 	bl	80014a0 <HAL_InitTick>
  return HAL_OK;
 8002ebe:	2000      	movs	r0, #0
}
 8002ec0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_ERROR;
 8002ec4:	2001      	movs	r0, #1
}
 8002ec6:	4770      	bx	lr
      return HAL_ERROR;
 8002ec8:	2001      	movs	r0, #1
 8002eca:	e7f9      	b.n	8002ec0 <HAL_RCC_ClockConfig+0x13c>
        return HAL_ERROR;
 8002ecc:	2001      	movs	r0, #1
 8002ece:	e7f7      	b.n	8002ec0 <HAL_RCC_ClockConfig+0x13c>
      return HAL_ERROR;
 8002ed0:	2001      	movs	r0, #1
 8002ed2:	e7f5      	b.n	8002ec0 <HAL_RCC_ClockConfig+0x13c>
 8002ed4:	40023c00 	.word	0x40023c00
 8002ed8:	40023800 	.word	0x40023800
 8002edc:	08003654 	.word	0x08003654
 8002ee0:	20000008 	.word	0x20000008
 8002ee4:	20000010 	.word	0x20000010

08002ee8 <HAL_RCC_CSSCallback>:
__weak void HAL_RCC_CSSCallback(void)
{
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RCC_CSSCallback could be implemented in the user file
   */
}
 8002ee8:	4770      	bx	lr
	...

08002eec <HAL_RCC_NMI_IRQHandler>:
{
 8002eec:	b508      	push	{r3, lr}
  if(__HAL_RCC_GET_IT(RCC_IT_CSS))
 8002eee:	4b06      	ldr	r3, [pc, #24]	; (8002f08 <HAL_RCC_NMI_IRQHandler+0x1c>)
 8002ef0:	68db      	ldr	r3, [r3, #12]
 8002ef2:	f013 0f80 	tst.w	r3, #128	; 0x80
 8002ef6:	d100      	bne.n	8002efa <HAL_RCC_NMI_IRQHandler+0xe>
}
 8002ef8:	bd08      	pop	{r3, pc}
    HAL_RCC_CSSCallback();
 8002efa:	f7ff fff5 	bl	8002ee8 <HAL_RCC_CSSCallback>
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 8002efe:	4b03      	ldr	r3, [pc, #12]	; (8002f0c <HAL_RCC_NMI_IRQHandler+0x20>)
 8002f00:	2280      	movs	r2, #128	; 0x80
 8002f02:	701a      	strb	r2, [r3, #0]
}
 8002f04:	e7f8      	b.n	8002ef8 <HAL_RCC_NMI_IRQHandler+0xc>
 8002f06:	bf00      	nop
 8002f08:	40023800 	.word	0x40023800
 8002f0c:	4002380e 	.word	0x4002380e

08002f10 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002f10:	b470      	push	{r4, r5, r6}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002f12:	6a03      	ldr	r3, [r0, #32]
 8002f14:	f023 0301 	bic.w	r3, r3, #1
 8002f18:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002f1a:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002f1c:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002f1e:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002f20:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002f24:	680d      	ldr	r5, [r1, #0]
 8002f26:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002f28:	f023 0302 	bic.w	r3, r3, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002f2c:	688d      	ldr	r5, [r1, #8]
 8002f2e:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002f30:	4d10      	ldr	r5, [pc, #64]	; (8002f74 <TIM_OC1_SetConfig+0x64>)
 8002f32:	42a8      	cmp	r0, r5
 8002f34:	d00a      	beq.n	8002f4c <TIM_OC1_SetConfig+0x3c>
 8002f36:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002f3a:	42a8      	cmp	r0, r5
 8002f3c:	d112      	bne.n	8002f64 <TIM_OC1_SetConfig+0x54>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002f3e:	f023 0308 	bic.w	r3, r3, #8
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002f42:	68cd      	ldr	r5, [r1, #12]
 8002f44:	432b      	orrs	r3, r5
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002f46:	f023 0304 	bic.w	r3, r3, #4
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002f4a:	e005      	b.n	8002f58 <TIM_OC1_SetConfig+0x48>
    tmpccer &= ~TIM_CCER_CC1NP;
 8002f4c:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8002f50:	68cd      	ldr	r5, [r1, #12]
 8002f52:	432b      	orrs	r3, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 8002f54:	f023 0304 	bic.w	r3, r3, #4
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002f58:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002f5c:	694d      	ldr	r5, [r1, #20]
 8002f5e:	698e      	ldr	r6, [r1, #24]
 8002f60:	4335      	orrs	r5, r6
 8002f62:	432c      	orrs	r4, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002f64:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002f66:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002f68:	684a      	ldr	r2, [r1, #4]
 8002f6a:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002f6c:	6203      	str	r3, [r0, #32]
}
 8002f6e:	bc70      	pop	{r4, r5, r6}
 8002f70:	4770      	bx	lr
 8002f72:	bf00      	nop
 8002f74:	40010000 	.word	0x40010000

08002f78 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002f78:	b470      	push	{r4, r5, r6}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002f7a:	6a03      	ldr	r3, [r0, #32]
 8002f7c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002f80:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002f82:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002f84:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002f86:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002f88:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002f8c:	680d      	ldr	r5, [r1, #0]
 8002f8e:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002f90:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002f94:	688d      	ldr	r5, [r1, #8]
 8002f96:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002f9a:	4d12      	ldr	r5, [pc, #72]	; (8002fe4 <TIM_OC3_SetConfig+0x6c>)
 8002f9c:	42a8      	cmp	r0, r5
 8002f9e:	d00b      	beq.n	8002fb8 <TIM_OC3_SetConfig+0x40>
 8002fa0:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002fa4:	42a8      	cmp	r0, r5
 8002fa6:	d115      	bne.n	8002fd4 <TIM_OC3_SetConfig+0x5c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002fa8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002fac:	68cd      	ldr	r5, [r1, #12]
 8002fae:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002fb2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002fb6:	e006      	b.n	8002fc6 <TIM_OC3_SetConfig+0x4e>
    tmpccer &= ~TIM_CCER_CC3NP;
 8002fb8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002fbc:	68cd      	ldr	r5, [r1, #12]
 8002fbe:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 8002fc2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002fc6:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002fca:	694d      	ldr	r5, [r1, #20]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002fcc:	698e      	ldr	r6, [r1, #24]
 8002fce:	4335      	orrs	r5, r6
 8002fd0:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002fd4:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002fd6:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002fd8:	684a      	ldr	r2, [r1, #4]
 8002fda:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002fdc:	6203      	str	r3, [r0, #32]
}
 8002fde:	bc70      	pop	{r4, r5, r6}
 8002fe0:	4770      	bx	lr
 8002fe2:	bf00      	nop
 8002fe4:	40010000 	.word	0x40010000

08002fe8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002fe8:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002fea:	6a03      	ldr	r3, [r0, #32]
 8002fec:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002ff0:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002ff2:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002ff4:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002ff6:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002ff8:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002ffc:	680d      	ldr	r5, [r1, #0]
 8002ffe:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003002:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003006:	688d      	ldr	r5, [r1, #8]
 8003008:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800300c:	4d09      	ldr	r5, [pc, #36]	; (8003034 <TIM_OC4_SetConfig+0x4c>)
 800300e:	42a8      	cmp	r0, r5
 8003010:	d003      	beq.n	800301a <TIM_OC4_SetConfig+0x32>
 8003012:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003016:	42a8      	cmp	r0, r5
 8003018:	d104      	bne.n	8003024 <TIM_OC4_SetConfig+0x3c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800301a:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800301e:	694d      	ldr	r5, [r1, #20]
 8003020:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003024:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003026:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003028:	684a      	ldr	r2, [r1, #4]
 800302a:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800302c:	6203      	str	r3, [r0, #32]
}
 800302e:	bc30      	pop	{r4, r5}
 8003030:	4770      	bx	lr
 8003032:	bf00      	nop
 8003034:	40010000 	.word	0x40010000

08003038 <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 8003038:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800303a:	4a40      	ldr	r2, [pc, #256]	; (800313c <TIM_Base_SetConfig+0x104>)
 800303c:	4290      	cmp	r0, r2
 800303e:	d05d      	beq.n	80030fc <TIM_Base_SetConfig+0xc4>
 8003040:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8003044:	d031      	beq.n	80030aa <TIM_Base_SetConfig+0x72>
 8003046:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 800304a:	4290      	cmp	r0, r2
 800304c:	d051      	beq.n	80030f2 <TIM_Base_SetConfig+0xba>
 800304e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003052:	4290      	cmp	r0, r2
 8003054:	d06d      	beq.n	8003132 <TIM_Base_SetConfig+0xfa>
 8003056:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800305a:	4290      	cmp	r0, r2
 800305c:	d064      	beq.n	8003128 <TIM_Base_SetConfig+0xf0>
 800305e:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8003062:	4290      	cmp	r0, r2
 8003064:	d033      	beq.n	80030ce <TIM_Base_SetConfig+0x96>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003066:	f502 5270 	add.w	r2, r2, #15360	; 0x3c00
 800306a:	4290      	cmp	r0, r2
 800306c:	d021      	beq.n	80030b2 <TIM_Base_SetConfig+0x7a>
 800306e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003072:	4290      	cmp	r0, r2
 8003074:	d01d      	beq.n	80030b2 <TIM_Base_SetConfig+0x7a>
 8003076:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800307a:	4290      	cmp	r0, r2
 800307c:	d019      	beq.n	80030b2 <TIM_Base_SetConfig+0x7a>
 800307e:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 8003082:	4290      	cmp	r0, r2
 8003084:	d015      	beq.n	80030b2 <TIM_Base_SetConfig+0x7a>
 8003086:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800308a:	4290      	cmp	r0, r2
 800308c:	d011      	beq.n	80030b2 <TIM_Base_SetConfig+0x7a>
 800308e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003092:	4290      	cmp	r0, r2
 8003094:	d00d      	beq.n	80030b2 <TIM_Base_SetConfig+0x7a>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003096:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800309a:	694a      	ldr	r2, [r1, #20]
 800309c:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 800309e:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80030a0:	688b      	ldr	r3, [r1, #8]
 80030a2:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80030a4:	680b      	ldr	r3, [r1, #0]
 80030a6:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80030a8:	e03b      	b.n	8003122 <TIM_Base_SetConfig+0xea>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80030aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80030ae:	684a      	ldr	r2, [r1, #4]
 80030b0:	4313      	orrs	r3, r2
    tmpcr1 &= ~TIM_CR1_CKD;
 80030b2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80030b6:	68ca      	ldr	r2, [r1, #12]
 80030b8:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80030ba:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80030be:	694a      	ldr	r2, [r1, #20]
 80030c0:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 80030c2:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80030c4:	688b      	ldr	r3, [r1, #8]
 80030c6:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80030c8:	680b      	ldr	r3, [r1, #0]
 80030ca:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80030cc:	e029      	b.n	8003122 <TIM_Base_SetConfig+0xea>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80030ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80030d2:	684a      	ldr	r2, [r1, #4]
 80030d4:	4313      	orrs	r3, r2
    tmpcr1 &= ~TIM_CR1_CKD;
 80030d6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80030da:	68ca      	ldr	r2, [r1, #12]
 80030dc:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80030de:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80030e2:	694a      	ldr	r2, [r1, #20]
 80030e4:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 80030e6:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80030e8:	688b      	ldr	r3, [r1, #8]
 80030ea:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80030ec:	680b      	ldr	r3, [r1, #0]
 80030ee:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80030f0:	e015      	b.n	800311e <TIM_Base_SetConfig+0xe6>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80030f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80030f6:	684a      	ldr	r2, [r1, #4]
 80030f8:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80030fa:	e7da      	b.n	80030b2 <TIM_Base_SetConfig+0x7a>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80030fc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8003100:	684a      	ldr	r2, [r1, #4]
 8003102:	4313      	orrs	r3, r2
    tmpcr1 &= ~TIM_CR1_CKD;
 8003104:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003108:	68ca      	ldr	r2, [r1, #12]
 800310a:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800310c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003110:	694a      	ldr	r2, [r1, #20]
 8003112:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8003114:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003116:	688b      	ldr	r3, [r1, #8]
 8003118:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800311a:	680b      	ldr	r3, [r1, #0]
 800311c:	6283      	str	r3, [r0, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 800311e:	690b      	ldr	r3, [r1, #16]
 8003120:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8003122:	2301      	movs	r3, #1
 8003124:	6143      	str	r3, [r0, #20]
}
 8003126:	4770      	bx	lr
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003128:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800312c:	684a      	ldr	r2, [r1, #4]
 800312e:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003130:	e7bf      	b.n	80030b2 <TIM_Base_SetConfig+0x7a>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003132:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8003136:	684a      	ldr	r2, [r1, #4]
 8003138:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800313a:	e7ba      	b.n	80030b2 <TIM_Base_SetConfig+0x7a>
 800313c:	40010000 	.word	0x40010000

08003140 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8003140:	b340      	cbz	r0, 8003194 <HAL_TIM_PWM_Init+0x54>
{
 8003142:	b510      	push	{r4, lr}
 8003144:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8003146:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800314a:	b1f3      	cbz	r3, 800318a <HAL_TIM_PWM_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 800314c:	2302      	movs	r3, #2
 800314e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003152:	4621      	mov	r1, r4
 8003154:	f851 0b04 	ldr.w	r0, [r1], #4
 8003158:	f7ff ff6e 	bl	8003038 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800315c:	2301      	movs	r3, #1
 800315e:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003162:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8003166:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 800316a:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 800316e:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003172:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003176:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800317a:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 800317e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 8003182:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8003186:	2000      	movs	r0, #0
}
 8003188:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 800318a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 800318e:	f7fe f8d5 	bl	800133c <HAL_TIM_PWM_MspInit>
 8003192:	e7db      	b.n	800314c <HAL_TIM_PWM_Init+0xc>
    return HAL_ERROR;
 8003194:	2001      	movs	r0, #1
}
 8003196:	4770      	bx	lr

08003198 <HAL_TIM_Encoder_Init>:
  if (htim == NULL)
 8003198:	2800      	cmp	r0, #0
 800319a:	d053      	beq.n	8003244 <HAL_TIM_Encoder_Init+0xac>
{
 800319c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800319e:	460d      	mov	r5, r1
 80031a0:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 80031a2:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d047      	beq.n	800323a <HAL_TIM_Encoder_Init+0xa2>
  htim->State = HAL_TIM_STATE_BUSY;
 80031aa:	2302      	movs	r3, #2
 80031ac:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80031b0:	6822      	ldr	r2, [r4, #0]
 80031b2:	6893      	ldr	r3, [r2, #8]
 80031b4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80031b8:	f023 0307 	bic.w	r3, r3, #7
 80031bc:	6093      	str	r3, [r2, #8]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80031be:	4621      	mov	r1, r4
 80031c0:	f851 0b04 	ldr.w	r0, [r1], #4
 80031c4:	f7ff ff38 	bl	8003038 <TIM_Base_SetConfig>
  tmpsmcr = htim->Instance->SMCR;
 80031c8:	6820      	ldr	r0, [r4, #0]
 80031ca:	6886      	ldr	r6, [r0, #8]
  tmpccmr1 = htim->Instance->CCMR1;
 80031cc:	6982      	ldr	r2, [r0, #24]
  tmpccer = htim->Instance->CCER;
 80031ce:	6a07      	ldr	r7, [r0, #32]
  tmpsmcr |= sConfig->EncoderMode;
 80031d0:	682b      	ldr	r3, [r5, #0]
 80031d2:	431e      	orrs	r6, r3
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80031d4:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80031d8:	f022 0203 	bic.w	r2, r2, #3
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80031dc:	69ab      	ldr	r3, [r5, #24]
 80031de:	68a9      	ldr	r1, [r5, #8]
 80031e0:	ea41 2303 	orr.w	r3, r1, r3, lsl #8
 80031e4:	4313      	orrs	r3, r2
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80031e6:	f423 427c 	bic.w	r2, r3, #64512	; 0xfc00
 80031ea:	f022 02fc 	bic.w	r2, r2, #252	; 0xfc
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80031ee:	69e9      	ldr	r1, [r5, #28]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80031f0:	692b      	ldr	r3, [r5, #16]
 80031f2:	011b      	lsls	r3, r3, #4
 80031f4:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80031f8:	68e9      	ldr	r1, [r5, #12]
 80031fa:	430b      	orrs	r3, r1
 80031fc:	6a29      	ldr	r1, [r5, #32]
 80031fe:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
 8003202:	4313      	orrs	r3, r2
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8003204:	f027 02aa 	bic.w	r2, r7, #170	; 0xaa
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8003208:	6969      	ldr	r1, [r5, #20]
 800320a:	686f      	ldr	r7, [r5, #4]
 800320c:	ea47 1701 	orr.w	r7, r7, r1, lsl #4
 8003210:	4317      	orrs	r7, r2
  htim->Instance->SMCR = tmpsmcr;
 8003212:	6086      	str	r6, [r0, #8]
  htim->Instance->CCMR1 = tmpccmr1;
 8003214:	6822      	ldr	r2, [r4, #0]
 8003216:	6193      	str	r3, [r2, #24]
  htim->Instance->CCER = tmpccer;
 8003218:	6823      	ldr	r3, [r4, #0]
 800321a:	621f      	str	r7, [r3, #32]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800321c:	2301      	movs	r3, #1
 800321e:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003222:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003226:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800322a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800322e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  htim->State = HAL_TIM_STATE_READY;
 8003232:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8003236:	2000      	movs	r0, #0
}
 8003238:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    htim->Lock = HAL_UNLOCKED;
 800323a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_Encoder_MspInit(htim);
 800323e:	f7fe f843 	bl	80012c8 <HAL_TIM_Encoder_MspInit>
 8003242:	e7b2      	b.n	80031aa <HAL_TIM_Encoder_Init+0x12>
    return HAL_ERROR;
 8003244:	2001      	movs	r0, #1
}
 8003246:	4770      	bx	lr

08003248 <TIM_OC2_SetConfig>:
{
 8003248:	b470      	push	{r4, r5, r6}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800324a:	6a03      	ldr	r3, [r0, #32]
 800324c:	f023 0310 	bic.w	r3, r3, #16
 8003250:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8003252:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8003254:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8003256:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003258:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800325c:	680d      	ldr	r5, [r1, #0]
 800325e:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer &= ~TIM_CCER_CC2P;
 8003262:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003266:	688d      	ldr	r5, [r1, #8]
 8003268:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800326c:	4d11      	ldr	r5, [pc, #68]	; (80032b4 <TIM_OC2_SetConfig+0x6c>)
 800326e:	42a8      	cmp	r0, r5
 8003270:	d00b      	beq.n	800328a <TIM_OC2_SetConfig+0x42>
 8003272:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003276:	42a8      	cmp	r0, r5
 8003278:	d115      	bne.n	80032a6 <TIM_OC2_SetConfig+0x5e>
    tmpccer &= ~TIM_CCER_CC2NP;
 800327a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800327e:	68cd      	ldr	r5, [r1, #12]
 8003280:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8003284:	f023 0340 	bic.w	r3, r3, #64	; 0x40
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003288:	e006      	b.n	8003298 <TIM_OC2_SetConfig+0x50>
    tmpccer &= ~TIM_CCER_CC2NP;
 800328a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800328e:	68cd      	ldr	r5, [r1, #12]
 8003290:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8003294:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003298:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800329c:	694d      	ldr	r5, [r1, #20]
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800329e:	698e      	ldr	r6, [r1, #24]
 80032a0:	4335      	orrs	r5, r6
 80032a2:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 80032a6:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 80032a8:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 80032aa:	684a      	ldr	r2, [r1, #4]
 80032ac:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 80032ae:	6203      	str	r3, [r0, #32]
}
 80032b0:	bc70      	pop	{r4, r5, r6}
 80032b2:	4770      	bx	lr
 80032b4:	40010000 	.word	0x40010000

080032b8 <HAL_TIM_PWM_ConfigChannel>:
{
 80032b8:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 80032ba:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80032be:	2b01      	cmp	r3, #1
 80032c0:	d066      	beq.n	8003390 <HAL_TIM_PWM_ConfigChannel+0xd8>
 80032c2:	4604      	mov	r4, r0
 80032c4:	460d      	mov	r5, r1
 80032c6:	2301      	movs	r3, #1
 80032c8:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  switch (Channel)
 80032cc:	2a0c      	cmp	r2, #12
 80032ce:	d85a      	bhi.n	8003386 <HAL_TIM_PWM_ConfigChannel+0xce>
 80032d0:	e8df f002 	tbb	[pc, r2]
 80032d4:	59595907 	.word	0x59595907
 80032d8:	5959591b 	.word	0x5959591b
 80032dc:	59595930 	.word	0x59595930
 80032e0:	44          	.byte	0x44
 80032e1:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80032e2:	6800      	ldr	r0, [r0, #0]
 80032e4:	f7ff fe14 	bl	8002f10 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80032e8:	6822      	ldr	r2, [r4, #0]
 80032ea:	6993      	ldr	r3, [r2, #24]
 80032ec:	f043 0308 	orr.w	r3, r3, #8
 80032f0:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80032f2:	6822      	ldr	r2, [r4, #0]
 80032f4:	6993      	ldr	r3, [r2, #24]
 80032f6:	f023 0304 	bic.w	r3, r3, #4
 80032fa:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80032fc:	6822      	ldr	r2, [r4, #0]
 80032fe:	6993      	ldr	r3, [r2, #24]
 8003300:	6929      	ldr	r1, [r5, #16]
 8003302:	430b      	orrs	r3, r1
 8003304:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8003306:	2000      	movs	r0, #0
      break;
 8003308:	e03e      	b.n	8003388 <HAL_TIM_PWM_ConfigChannel+0xd0>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800330a:	6800      	ldr	r0, [r0, #0]
 800330c:	f7ff ff9c 	bl	8003248 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003310:	6822      	ldr	r2, [r4, #0]
 8003312:	6993      	ldr	r3, [r2, #24]
 8003314:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003318:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800331a:	6822      	ldr	r2, [r4, #0]
 800331c:	6993      	ldr	r3, [r2, #24]
 800331e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003322:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003324:	6822      	ldr	r2, [r4, #0]
 8003326:	6993      	ldr	r3, [r2, #24]
 8003328:	6929      	ldr	r1, [r5, #16]
 800332a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800332e:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8003330:	2000      	movs	r0, #0
      break;
 8003332:	e029      	b.n	8003388 <HAL_TIM_PWM_ConfigChannel+0xd0>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003334:	6800      	ldr	r0, [r0, #0]
 8003336:	f7ff fe1f 	bl	8002f78 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800333a:	6822      	ldr	r2, [r4, #0]
 800333c:	69d3      	ldr	r3, [r2, #28]
 800333e:	f043 0308 	orr.w	r3, r3, #8
 8003342:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003344:	6822      	ldr	r2, [r4, #0]
 8003346:	69d3      	ldr	r3, [r2, #28]
 8003348:	f023 0304 	bic.w	r3, r3, #4
 800334c:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800334e:	6822      	ldr	r2, [r4, #0]
 8003350:	69d3      	ldr	r3, [r2, #28]
 8003352:	6929      	ldr	r1, [r5, #16]
 8003354:	430b      	orrs	r3, r1
 8003356:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8003358:	2000      	movs	r0, #0
      break;
 800335a:	e015      	b.n	8003388 <HAL_TIM_PWM_ConfigChannel+0xd0>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800335c:	6800      	ldr	r0, [r0, #0]
 800335e:	f7ff fe43 	bl	8002fe8 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003362:	6822      	ldr	r2, [r4, #0]
 8003364:	69d3      	ldr	r3, [r2, #28]
 8003366:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800336a:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800336c:	6822      	ldr	r2, [r4, #0]
 800336e:	69d3      	ldr	r3, [r2, #28]
 8003370:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003374:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003376:	6822      	ldr	r2, [r4, #0]
 8003378:	69d3      	ldr	r3, [r2, #28]
 800337a:	6929      	ldr	r1, [r5, #16]
 800337c:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8003380:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8003382:	2000      	movs	r0, #0
      break;
 8003384:	e000      	b.n	8003388 <HAL_TIM_PWM_ConfigChannel+0xd0>
  __HAL_LOCK(htim);
 8003386:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 8003388:	2300      	movs	r3, #0
 800338a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 800338e:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(htim);
 8003390:	2002      	movs	r0, #2
 8003392:	e7fc      	b.n	800338e <HAL_TIM_PWM_ConfigChannel+0xd6>

08003394 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003394:	b410      	push	{r4}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003396:	f001 011f 	and.w	r1, r1, #31

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800339a:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800339c:	2401      	movs	r4, #1
 800339e:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 80033a0:	ea23 0304 	bic.w	r3, r3, r4
 80033a4:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80033a6:	6a03      	ldr	r3, [r0, #32]
 80033a8:	408a      	lsls	r2, r1
 80033aa:	431a      	orrs	r2, r3
 80033ac:	6202      	str	r2, [r0, #32]
}
 80033ae:	f85d 4b04 	ldr.w	r4, [sp], #4
 80033b2:	4770      	bx	lr

080033b4 <HAL_TIM_PWM_Start>:
{
 80033b4:	b510      	push	{r4, lr}
 80033b6:	4604      	mov	r4, r0
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80033b8:	460b      	mov	r3, r1
 80033ba:	bba1      	cbnz	r1, 8003426 <HAL_TIM_PWM_Start+0x72>
 80033bc:	f890 203e 	ldrb.w	r2, [r0, #62]	; 0x3e
 80033c0:	b2d2      	uxtb	r2, r2
 80033c2:	2a01      	cmp	r2, #1
 80033c4:	d161      	bne.n	800348a <HAL_TIM_PWM_Start+0xd6>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80033c6:	2202      	movs	r2, #2
 80033c8:	f880 203e 	strb.w	r2, [r0, #62]	; 0x3e
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80033cc:	2201      	movs	r2, #1
 80033ce:	4619      	mov	r1, r3
 80033d0:	6820      	ldr	r0, [r4, #0]
 80033d2:	f7ff ffdf 	bl	8003394 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80033d6:	6823      	ldr	r3, [r4, #0]
 80033d8:	4a31      	ldr	r2, [pc, #196]	; (80034a0 <HAL_TIM_PWM_Start+0xec>)
 80033da:	4293      	cmp	r3, r2
 80033dc:	d042      	beq.n	8003464 <HAL_TIM_PWM_Start+0xb0>
 80033de:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80033e2:	4293      	cmp	r3, r2
 80033e4:	d03e      	beq.n	8003464 <HAL_TIM_PWM_Start+0xb0>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80033e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80033ea:	d043      	beq.n	8003474 <HAL_TIM_PWM_Start+0xc0>
 80033ec:	4a2d      	ldr	r2, [pc, #180]	; (80034a4 <HAL_TIM_PWM_Start+0xf0>)
 80033ee:	4293      	cmp	r3, r2
 80033f0:	d040      	beq.n	8003474 <HAL_TIM_PWM_Start+0xc0>
 80033f2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80033f6:	4293      	cmp	r3, r2
 80033f8:	d03c      	beq.n	8003474 <HAL_TIM_PWM_Start+0xc0>
 80033fa:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80033fe:	4293      	cmp	r3, r2
 8003400:	d038      	beq.n	8003474 <HAL_TIM_PWM_Start+0xc0>
 8003402:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8003406:	4293      	cmp	r3, r2
 8003408:	d034      	beq.n	8003474 <HAL_TIM_PWM_Start+0xc0>
 800340a:	f502 5270 	add.w	r2, r2, #15360	; 0x3c00
 800340e:	4293      	cmp	r3, r2
 8003410:	d030      	beq.n	8003474 <HAL_TIM_PWM_Start+0xc0>
 8003412:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8003416:	4293      	cmp	r3, r2
 8003418:	d02c      	beq.n	8003474 <HAL_TIM_PWM_Start+0xc0>
    __HAL_TIM_ENABLE(htim);
 800341a:	681a      	ldr	r2, [r3, #0]
 800341c:	f042 0201 	orr.w	r2, r2, #1
 8003420:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8003422:	2000      	movs	r0, #0
 8003424:	e030      	b.n	8003488 <HAL_TIM_PWM_Start+0xd4>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003426:	2904      	cmp	r1, #4
 8003428:	d00a      	beq.n	8003440 <HAL_TIM_PWM_Start+0x8c>
 800342a:	2908      	cmp	r1, #8
 800342c:	d011      	beq.n	8003452 <HAL_TIM_PWM_Start+0x9e>
 800342e:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 8003432:	b2d2      	uxtb	r2, r2
 8003434:	2a01      	cmp	r2, #1
 8003436:	d12e      	bne.n	8003496 <HAL_TIM_PWM_Start+0xe2>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003438:	2202      	movs	r2, #2
 800343a:	f880 2041 	strb.w	r2, [r0, #65]	; 0x41
 800343e:	e7c5      	b.n	80033cc <HAL_TIM_PWM_Start+0x18>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003440:	f890 203f 	ldrb.w	r2, [r0, #63]	; 0x3f
 8003444:	b2d2      	uxtb	r2, r2
 8003446:	2a01      	cmp	r2, #1
 8003448:	d121      	bne.n	800348e <HAL_TIM_PWM_Start+0xda>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800344a:	2202      	movs	r2, #2
 800344c:	f880 203f 	strb.w	r2, [r0, #63]	; 0x3f
 8003450:	e7bc      	b.n	80033cc <HAL_TIM_PWM_Start+0x18>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003452:	f890 2040 	ldrb.w	r2, [r0, #64]	; 0x40
 8003456:	b2d2      	uxtb	r2, r2
 8003458:	2a01      	cmp	r2, #1
 800345a:	d11a      	bne.n	8003492 <HAL_TIM_PWM_Start+0xde>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800345c:	2202      	movs	r2, #2
 800345e:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
 8003462:	e7b3      	b.n	80033cc <HAL_TIM_PWM_Start+0x18>
    __HAL_TIM_MOE_ENABLE(htim);
 8003464:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003466:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800346a:	645a      	str	r2, [r3, #68]	; 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800346c:	6823      	ldr	r3, [r4, #0]
 800346e:	4a0c      	ldr	r2, [pc, #48]	; (80034a0 <HAL_TIM_PWM_Start+0xec>)
 8003470:	4293      	cmp	r3, r2
 8003472:	d1b8      	bne.n	80033e6 <HAL_TIM_PWM_Start+0x32>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003474:	689a      	ldr	r2, [r3, #8]
 8003476:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800347a:	2a06      	cmp	r2, #6
 800347c:	d00d      	beq.n	800349a <HAL_TIM_PWM_Start+0xe6>
      __HAL_TIM_ENABLE(htim);
 800347e:	681a      	ldr	r2, [r3, #0]
 8003480:	f042 0201 	orr.w	r2, r2, #1
 8003484:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8003486:	2000      	movs	r0, #0
}
 8003488:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800348a:	2001      	movs	r0, #1
 800348c:	e7fc      	b.n	8003488 <HAL_TIM_PWM_Start+0xd4>
 800348e:	2001      	movs	r0, #1
 8003490:	e7fa      	b.n	8003488 <HAL_TIM_PWM_Start+0xd4>
 8003492:	2001      	movs	r0, #1
 8003494:	e7f8      	b.n	8003488 <HAL_TIM_PWM_Start+0xd4>
 8003496:	2001      	movs	r0, #1
 8003498:	e7f6      	b.n	8003488 <HAL_TIM_PWM_Start+0xd4>
  return HAL_OK;
 800349a:	2000      	movs	r0, #0
 800349c:	e7f4      	b.n	8003488 <HAL_TIM_PWM_Start+0xd4>
 800349e:	bf00      	nop
 80034a0:	40010000 	.word	0x40010000
 80034a4:	40000400 	.word	0x40000400

080034a8 <HAL_TIM_Encoder_Start>:
{
 80034a8:	b570      	push	{r4, r5, r6, lr}
 80034aa:	4604      	mov	r4, r0
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80034ac:	f890 003e 	ldrb.w	r0, [r0, #62]	; 0x3e
 80034b0:	b2c0      	uxtb	r0, r0
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80034b2:	f894 303f 	ldrb.w	r3, [r4, #63]	; 0x3f
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80034b6:	f894 2042 	ldrb.w	r2, [r4, #66]	; 0x42
 80034ba:	b2d2      	uxtb	r2, r2
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80034bc:	f894 5043 	ldrb.w	r5, [r4, #67]	; 0x43
  if (Channel == TIM_CHANNEL_1)
 80034c0:	b991      	cbnz	r1, 80034e8 <HAL_TIM_Encoder_Start+0x40>
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80034c2:	2801      	cmp	r0, #1
 80034c4:	d13e      	bne.n	8003544 <HAL_TIM_Encoder_Start+0x9c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80034c6:	2a01      	cmp	r2, #1
 80034c8:	d13d      	bne.n	8003546 <HAL_TIM_Encoder_Start+0x9e>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80034ca:	2302      	movs	r3, #2
 80034cc:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80034d0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80034d4:	6820      	ldr	r0, [r4, #0]
 80034d6:	f7ff ff5d 	bl	8003394 <TIM_CCxChannelCmd>
  __HAL_TIM_ENABLE(htim);
 80034da:	6822      	ldr	r2, [r4, #0]
 80034dc:	6813      	ldr	r3, [r2, #0]
 80034de:	f043 0301 	orr.w	r3, r3, #1
 80034e2:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 80034e4:	2000      	movs	r0, #0
 80034e6:	e02e      	b.n	8003546 <HAL_TIM_Encoder_Start+0x9e>
 80034e8:	b2db      	uxtb	r3, r3
 80034ea:	b2ed      	uxtb	r5, r5
  else if (Channel == TIM_CHANNEL_2)
 80034ec:	2904      	cmp	r1, #4
 80034ee:	d01a      	beq.n	8003526 <HAL_TIM_Encoder_Start+0x7e>
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80034f0:	2801      	cmp	r0, #1
 80034f2:	d12d      	bne.n	8003550 <HAL_TIM_Encoder_Start+0xa8>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80034f4:	2b01      	cmp	r3, #1
 80034f6:	d126      	bne.n	8003546 <HAL_TIM_Encoder_Start+0x9e>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80034f8:	2a01      	cmp	r2, #1
 80034fa:	d12b      	bne.n	8003554 <HAL_TIM_Encoder_Start+0xac>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80034fc:	2d01      	cmp	r5, #1
 80034fe:	d12b      	bne.n	8003558 <HAL_TIM_Encoder_Start+0xb0>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003500:	2302      	movs	r3, #2
 8003502:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003506:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800350a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800350e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003512:	2100      	movs	r1, #0
 8003514:	6820      	ldr	r0, [r4, #0]
 8003516:	f7ff ff3d 	bl	8003394 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800351a:	2201      	movs	r2, #1
 800351c:	2104      	movs	r1, #4
 800351e:	6820      	ldr	r0, [r4, #0]
 8003520:	f7ff ff38 	bl	8003394 <TIM_CCxChannelCmd>
      break;
 8003524:	e7d9      	b.n	80034da <HAL_TIM_Encoder_Start+0x32>
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003526:	2b01      	cmp	r3, #1
 8003528:	d10e      	bne.n	8003548 <HAL_TIM_Encoder_Start+0xa0>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800352a:	2d01      	cmp	r5, #1
 800352c:	d10e      	bne.n	800354c <HAL_TIM_Encoder_Start+0xa4>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800352e:	2302      	movs	r3, #2
 8003530:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003534:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003538:	2201      	movs	r2, #1
 800353a:	2104      	movs	r1, #4
 800353c:	6820      	ldr	r0, [r4, #0]
 800353e:	f7ff ff29 	bl	8003394 <TIM_CCxChannelCmd>
      break;
 8003542:	e7ca      	b.n	80034da <HAL_TIM_Encoder_Start+0x32>
      return HAL_ERROR;
 8003544:	2001      	movs	r0, #1
}
 8003546:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8003548:	2001      	movs	r0, #1
 800354a:	e7fc      	b.n	8003546 <HAL_TIM_Encoder_Start+0x9e>
 800354c:	4618      	mov	r0, r3
 800354e:	e7fa      	b.n	8003546 <HAL_TIM_Encoder_Start+0x9e>
      return HAL_ERROR;
 8003550:	2001      	movs	r0, #1
 8003552:	e7f8      	b.n	8003546 <HAL_TIM_Encoder_Start+0x9e>
 8003554:	4618      	mov	r0, r3
 8003556:	e7f6      	b.n	8003546 <HAL_TIM_Encoder_Start+0x9e>
 8003558:	4610      	mov	r0, r2
 800355a:	e7f4      	b.n	8003546 <HAL_TIM_Encoder_Start+0x9e>

0800355c <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800355c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8003560:	2b01      	cmp	r3, #1
 8003562:	d03b      	beq.n	80035dc <HAL_TIMEx_MasterConfigSynchronization+0x80>
{
 8003564:	b430      	push	{r4, r5}
  __HAL_LOCK(htim);
 8003566:	2301      	movs	r3, #1
 8003568:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800356c:	2302      	movs	r3, #2
 800356e:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003572:	6804      	ldr	r4, [r0, #0]
 8003574:	6863      	ldr	r3, [r4, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003576:	68a2      	ldr	r2, [r4, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003578:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800357c:	680d      	ldr	r5, [r1, #0]
 800357e:	432b      	orrs	r3, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003580:	6063      	str	r3, [r4, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003582:	6803      	ldr	r3, [r0, #0]
 8003584:	4c16      	ldr	r4, [pc, #88]	; (80035e0 <HAL_TIMEx_MasterConfigSynchronization+0x84>)
 8003586:	42a3      	cmp	r3, r4
 8003588:	d01a      	beq.n	80035c0 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 800358a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800358e:	d017      	beq.n	80035c0 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8003590:	f5a4 447c 	sub.w	r4, r4, #64512	; 0xfc00
 8003594:	42a3      	cmp	r3, r4
 8003596:	d013      	beq.n	80035c0 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8003598:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 800359c:	42a3      	cmp	r3, r4
 800359e:	d00f      	beq.n	80035c0 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 80035a0:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80035a4:	42a3      	cmp	r3, r4
 80035a6:	d00b      	beq.n	80035c0 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 80035a8:	f504 4478 	add.w	r4, r4, #63488	; 0xf800
 80035ac:	42a3      	cmp	r3, r4
 80035ae:	d007      	beq.n	80035c0 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 80035b0:	f504 5470 	add.w	r4, r4, #15360	; 0x3c00
 80035b4:	42a3      	cmp	r3, r4
 80035b6:	d003      	beq.n	80035c0 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 80035b8:	f5a4 3494 	sub.w	r4, r4, #75776	; 0x12800
 80035bc:	42a3      	cmp	r3, r4
 80035be:	d104      	bne.n	80035ca <HAL_TIMEx_MasterConfigSynchronization+0x6e>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80035c0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80035c4:	6849      	ldr	r1, [r1, #4]
 80035c6:	430a      	orrs	r2, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80035c8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80035ca:	2301      	movs	r3, #1
 80035cc:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80035d0:	2300      	movs	r3, #0
 80035d2:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 80035d6:	4618      	mov	r0, r3
}
 80035d8:	bc30      	pop	{r4, r5}
 80035da:	4770      	bx	lr
  __HAL_LOCK(htim);
 80035dc:	2002      	movs	r0, #2
}
 80035de:	4770      	bx	lr
 80035e0:	40010000 	.word	0x40010000

080035e4 <__libc_init_array>:
 80035e4:	b570      	push	{r4, r5, r6, lr}
 80035e6:	4d0d      	ldr	r5, [pc, #52]	; (800361c <__libc_init_array+0x38>)
 80035e8:	4c0d      	ldr	r4, [pc, #52]	; (8003620 <__libc_init_array+0x3c>)
 80035ea:	1b64      	subs	r4, r4, r5
 80035ec:	10a4      	asrs	r4, r4, #2
 80035ee:	2600      	movs	r6, #0
 80035f0:	42a6      	cmp	r6, r4
 80035f2:	d109      	bne.n	8003608 <__libc_init_array+0x24>
 80035f4:	4d0b      	ldr	r5, [pc, #44]	; (8003624 <__libc_init_array+0x40>)
 80035f6:	4c0c      	ldr	r4, [pc, #48]	; (8003628 <__libc_init_array+0x44>)
 80035f8:	f000 f820 	bl	800363c <_init>
 80035fc:	1b64      	subs	r4, r4, r5
 80035fe:	10a4      	asrs	r4, r4, #2
 8003600:	2600      	movs	r6, #0
 8003602:	42a6      	cmp	r6, r4
 8003604:	d105      	bne.n	8003612 <__libc_init_array+0x2e>
 8003606:	bd70      	pop	{r4, r5, r6, pc}
 8003608:	f855 3b04 	ldr.w	r3, [r5], #4
 800360c:	4798      	blx	r3
 800360e:	3601      	adds	r6, #1
 8003610:	e7ee      	b.n	80035f0 <__libc_init_array+0xc>
 8003612:	f855 3b04 	ldr.w	r3, [r5], #4
 8003616:	4798      	blx	r3
 8003618:	3601      	adds	r6, #1
 800361a:	e7f2      	b.n	8003602 <__libc_init_array+0x1e>
 800361c:	08003674 	.word	0x08003674
 8003620:	08003674 	.word	0x08003674
 8003624:	08003674 	.word	0x08003674
 8003628:	08003678 	.word	0x08003678

0800362c <memset>:
 800362c:	4402      	add	r2, r0
 800362e:	4603      	mov	r3, r0
 8003630:	4293      	cmp	r3, r2
 8003632:	d100      	bne.n	8003636 <memset+0xa>
 8003634:	4770      	bx	lr
 8003636:	f803 1b01 	strb.w	r1, [r3], #1
 800363a:	e7f9      	b.n	8003630 <memset+0x4>

0800363c <_init>:
 800363c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800363e:	bf00      	nop
 8003640:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003642:	bc08      	pop	{r3}
 8003644:	469e      	mov	lr, r3
 8003646:	4770      	bx	lr

08003648 <_fini>:
 8003648:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800364a:	bf00      	nop
 800364c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800364e:	bc08      	pop	{r3}
 8003650:	469e      	mov	lr, r3
 8003652:	4770      	bx	lr
