timestamp 0
version 8.3
tech ihp-sg13g2
style ngspice()
scale 1000 1 0.5
resistclasses 3000000 67000 110 88 88 88 88 18 11
parameters sg13_lv_nmos l=l w=w a1=as p1=ps a2=ad p2=pd
parameters sg13_lv_pmos l=l w=w a1=as p1=ps a2=ad p2=pd
parameters rhigh w=w l=l
parameters cap_cmim w=w l=l
port "Y2" 6 70284 60526 70284 60526 m3
port "X2" 2 52577 13751 52577 13751 m3
port "Y1" 5 78651 52715 78651 52715 m3
port "X1" 1 40881 13620 40881 13620 m3
port "CLK_OUT" 3 77807 24454 77807 24454 m3
port "Y0" 4 78580 33428 78580 33428 m3
port "X0" 9 31648 23903 31648 23903 m3
port "CLK_IN" 8 31661 37767 31661 37767 m3
port "nEN" 7 55163 60145 55163 60145 m3
port "VDD" 11 40805 60190 40805 60190 m5
port "VSS" 10 31797 51997 31797 51997 m4
port "VSS" 10 71036 14441 71036 14441 m4
node "Bias_gen_0.VPWR" 0 0 59765 56857 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "Bias_gen_0.VGND" 0 0 59762 54338 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "Bias_gen_0.bias_n" 0 0 56091 55057 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "Bias_gen_0.bias_p" 0 0 56092 55428 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m7_16847_2260#" 4 93061.2 16847 2260 m7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 256300800 610240
node "m6_60810_42209#" 0 1803.67 60810 42209 m6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1674624 6872 0 0
node "m6_17427_2840#" 21 107083 17427 2840 m6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 78728000 605600 0 0
node "m6_16847_2260#" 14 114721 16847 2260 m6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 122752000 613760 0 0
node "m5_17331_2744#" 75 79202.4 17331 2744 m5 0 0 0 0 0 0 0 0 0 0 0 0 107933504 606368 0 0 0 0
node "m5_16847_2260#" 67 84474.9 16847 2260 m5 0 0 0 0 0 0 0 0 0 0 0 0 122752000 613760 0 0 0 0
node "m4_17285_2698#" 66 84419 17285 2698 m4 0 0 0 0 0 0 0 0 0 0 121953936 606736 0 0 0 0 0 0
node "m4_16847_2260#" 67 89249.9 16847 2260 m4 0 0 0 0 0 0 0 0 0 0 122752000 613760 0 0 0 0 0 0
node "m3_17285_2698#" 66 91829.1 17285 2698 m3 0 0 0 0 0 0 0 0 121953936 606736 0 0 0 0 0 0 0 0
node "m3_16847_2260#" 67 96213 16847 2260 m3 0 0 0 0 0 0 0 0 122752000 613760 0 0 0 0 0 0 0 0
node "m2_17285_2698#" 66 105574 17285 2698 m2 0 0 0 0 0 0 121953936 606736 0 0 0 0 0 0 0 0 0 0
node "m2_16847_2260#" 67 106788 16847 2260 m2 0 0 0 0 0 0 122752000 613760 0 0 0 0 0 0 0 0 0 0
node "m1_17285_2698#" 83 226854 17285 2698 m1 0 0 0 0 121953936 606736 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_16847_2260#" 84 228932 16847 2260 m1 0 0 0 0 122752000 613760 0 0 0 0 0 0 0 0 0 0 0 0
node "a_61304_20068#" 0 1.22153 61304 20068 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_61210_20068#" 0 1.22153 61210 20068 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_55398_20067#" 0 1.22153 55398 20067 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_55304_20067#" 0 1.22153 55304 20067 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_63038_20215#" 0 5.7217 63038 20215 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_62848_20215#" 0 4.2559 62848 20215 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.nQ" 1 88.9276 63262 20510 pdif 0 0 0 0 40946 1260 6844 352 0 0 0 0 0 0 0 0 0 0
equiv "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.nQ" "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.sg13g2_dfrbp_1_0.Q_N"
node "a_62324_20260#" 0 0.637586 62324 20260 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_62246_20260#" 0 1.44417 62246 20260 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_62879_20613#" 0 0.164161 62879 20613 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_61488_20220#" 0 2.33237 61488 20220 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_62900_20179#" 3 347.829 62900 20179 p 0 0 0 0 32768 1878 0 0 0 0 0 0 0 0 0 0 0 0
node "a_63463_20216#" 1 435.654 63463 20216 ndif 0 0 0 0 35533 1382 0 0 0 0 0 0 0 0 0 0 0 0
node "a_62654_20215#" 3 806.336 62654 20215 ndif 0 0 0 0 35860 1984 0 0 0 0 0 0 0 0 0 0 0 0
node "a_62221_20605#" 0 0.163588 62221 20605 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_62119_20605#" 3 268.954 62119 20605 pdif 0 0 0 0 41008 2352 0 0 0 0 0 0 0 0 0 0 0 0
node "a_62270_20543#" 3 168.825 62270 20543 p 0 0 0 0 38599 2062 0 0 0 0 0 0 0 0 0 0 0 0
node "a_61887_20534#" 6 1059.53 61887 20534 pdif 0 0 0 0 75112 4052 0 0 0 0 0 0 0 0 0 0 0 0
node "a_55086_20219#" 0 2.3324 55086 20219 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_61394_20220#" 5 132.616 61394 20220 ndif 0 0 0 0 59143 3502 0 0 0 0 0 0 0 0 0 0 0 0
node "a_61691_20534#" 2 799.644 61691 20534 pdif 0 0 0 0 29104 1532 0 0 0 0 0 0 0 0 0 0 0 0
node "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 3 514.868 61113 20216 ndif 0 0 0 0 37892 1622 45332 1668 0 0 0 0 0 0 0 0 0 0
equiv "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.sg13g2_inv_1_0.Y"
node "a_54324_20259#" 0 1.44432 54324 20259 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_54252_20259#" 0 0.637656 54252 20259 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_53722_20214#" 0 4.25599 53722 20214 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_53539_20214#" 0 5.72181 53539 20214 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 3 514.89 54808 20423 p 0 0 0 0 37892 1622 45332 1668 0 0 0 0 0 0 0 0 0 0
equiv "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.sg13g2_inv_1_0.Y"
node "a_54504_20259#" 5 132.622 54504 20259 ndif 0 0 0 0 59143 3502 0 0 0 0 0 0 0 0 0 0 0 0
node "a_54352_20604#" 0 0.163657 54352 20604 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_53899_20488#" 3 168.83 53899 20488 pdif 0 0 0 0 38599 2062 0 0 0 0 0 0 0 0 0 0 0 0
node "a_53968_20434#" 3 268.958 53968 20434 p 0 0 0 0 41008 2352 0 0 0 0 0 0 0 0 0 0 0 0
node "a_53702_20612#" 0 0.16423 53702 20612 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_53738_20514#" 6 1059.53 53738 20514 p 0 0 0 0 75112 4052 0 0 0 0 0 0 0 0 0 0 0 0
node "a_53445_20214#" 3 347.832 53445 20214 ndif 0 0 0 0 32768 1878 0 0 0 0 0 0 0 0 0 0 0 0
node "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.nQ" 1 88.9332 53224 20509 pdif 0 0 0 0 40946 1260 6844 352 0 0 0 0 0 0 0 0 0 0
equiv "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.nQ" "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.sg13g2_dfrbp_1_0.Q_N"
node "a_53774_20178#" 2 800.536 53774 20178 p 0 0 0 0 29104 1532 0 0 0 0 0 0 0 0 0 0 0 0
node "a_53065_20179#" 3 806.337 53065 20179 p 0 0 0 0 35860 1984 0 0 0 0 0 0 0 0 0 0 0 0
node "a_52950_20401#" 1 435.657 52950 20401 p 0 0 0 0 35533 1382 0 0 0 0 0 0 0 0 0 0 0 0
node "a_64714_21300#" 0 0.553629 64714 21300 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_63426_21130#" 1 2.31344 63426 21130 pdif 0 0 0 0 18124 958 0 0 0 0 0 0 0 0 0 0 0 0
node "a_63223_21130#" 0 0.988802 63223 21130 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_64714_21414#" 0 0.289016 64714 21414 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_64384_21091#" 3 590.542 64384 21091 p 0 0 0 0 61014 2780 0 0 0 0 0 0 0 0 0 0 0 0
node "a_61878_21130#" 1 1.81102 61878 21130 pdif 0 0 0 0 18124 958 0 0 0 0 0 0 0 0 0 0 0 0
node "a_61675_21130#" 0 0.871352 61675 21130 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_60531_21028#" 0 5.01221 60531 21028 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_56055_21027#" 0 5.01237 56055 21027 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_64272_21632#" 0 1.22153 64272 21632 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "3bit_freq_divider_1.sg13g2_or3_1_0.A" 3 775.433 63594 21488 ndif 0 0 0 0 34137 1682 70950 2112 0 0 0 0 0 0 0 0 0 0
equiv "3bit_freq_divider_1.sg13g2_or3_1_0.A" "3bit_freq_divider_1.freq_div_cell_1.sg13g2_xor2_1_0.X"
equiv "3bit_freq_divider_1.sg13g2_or3_1_0.A" "3bit_freq_divider_1.freq_div_cell_1.DIV"
node "a_63520_21488#" 0 8.24998 63520 21488 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_63255_21488#" 2 383.805 63255 21488 ndif 0 0 0 0 48344 2150 0 0 0 0 0 0 0 0 0 0 0 0
node "Y2" 29 120388 70284 60526 m3 0 0 0 0 19497 716 89400 1988 47291340 183032 36421616 89488 36421616 89488 36421616 89488 26843796 130872
equiv "Y2" "3bit_freq_divider_1.freq_div_cell_1.sg13g2_xor2_1_0.B"
equiv "Y2" "3bit_freq_divider_1.freq_div_cell_1.BIT"
equiv "Y2" "3bit_freq_divider_1.A2"
node "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.D" 4 497.816 61407 20342 p 0 0 0 0 42562 1974 187170 4444 0 0 0 0 0 0 0 0 0 0
equiv "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.D" "3bit_freq_divider_1.freq_div_cell_1.half_add_0.sg13g2_xor2_1_0.X"
equiv "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.D" "3bit_freq_divider_1.freq_div_cell_1.half_add_0.sum"
equiv "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.D" "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.sg13g2_dfrbp_1_0.D"
node "a_61972_21488#" 0 8.37173 61972 21488 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_61707_21488#" 2 364.96 61707 21488 ndif 0 0 0 0 48344 2150 0 0 0 0 0 0 0 0 0 0 0 0
node "3bit_freq_divider_1.freq_div_cell_1.Cout" 2 145.556 61265 21130 pdif 0 0 0 0 38332 1238 47648 1346 0 0 0 0 0 0 0 0 0 0
equiv "3bit_freq_divider_1.freq_div_cell_1.Cout" "3bit_freq_divider_1.freq_div_cell_1.half_add_0.sg13g2_and2_1_0.X"
equiv "3bit_freq_divider_1.freq_div_cell_1.Cout" "3bit_freq_divider_1.freq_div_cell_1.half_add_0.cout"
node "a_61061_21478#" 0 6.83564 61061 21478 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_54898_21129#" 0 0.871523 54898 21129 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_54472_21129#" 1 1.81217 54472 21129 pdif 0 0 0 0 18124 958 0 0 0 0 0 0 0 0 0 0 0 0
node "a_53350_21129#" 0 0.989034 53350 21129 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_55485_21477#" 0 6.83584 55485 21477 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_60967_21478#" 2 279.886 60967 21478 ndif 0 0 0 0 33954 1578 0 0 0 0 0 0 0 0 0 0 0 0
node "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.Q" 8 2251.65 61097 21386 p 0 0 0 0 69228 2732 361405 9402 0 0 0 0 0 0 0 0 0 0
equiv "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.Q" "3bit_freq_divider_1.freq_div_cell_1.half_add_0.sg13g2_xor2_1_0.B"
equiv "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.Q" "3bit_freq_divider_1.freq_div_cell_1.half_add_0.sg13g2_and2_1_0.B"
equiv "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.Q" "3bit_freq_divider_1.freq_div_cell_1.half_add_0.inB"
equiv "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.Q" "3bit_freq_divider_1.freq_div_cell_1.sg13g2_xor2_1_0.A"
equiv "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.Q" "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.sg13g2_dfrbp_1_0.Q"
node "a_52924_21129#" 1 2.31482 52924 21129 pdif 0 0 0 0 18124 958 0 0 0 0 0 0 0 0 0 0 0 0
node "a_51708_21299#" 0 0.553856 51708 21299 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_51708_21413#" 0 0.289134 51708 21413 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "3bit_freq_divider_0.freq_div_cell_1.Cout" 2 145.559 55289 21129 pdif 0 0 0 0 38332 1238 47648 1346 0 0 0 0 0 0 0 0 0 0
equiv "3bit_freq_divider_0.freq_div_cell_1.Cout" "3bit_freq_divider_0.freq_div_cell_1.half_add_0.sg13g2_and2_1_0.X"
equiv "3bit_freq_divider_0.freq_div_cell_1.Cout" "3bit_freq_divider_0.freq_div_cell_1.half_add_0.cout"
node "a_55345_21385#" 2 279.887 55345 21385 p 0 0 0 0 33954 1578 0 0 0 0 0 0 0 0 0 0 0 0
node "a_54602_21487#" 0 8.37188 54602 21487 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.D" 4 497.845 54378 21129 pdif 0 0 0 0 42562 1974 187170 4444 0 0 0 0 0 0 0 0 0 0
equiv "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.D" "3bit_freq_divider_0.freq_div_cell_1.half_add_0.sg13g2_xor2_1_0.X"
equiv "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.D" "3bit_freq_divider_0.freq_div_cell_1.half_add_0.sum"
equiv "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.D" "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.sg13g2_dfrbp_1_0.D"
node "a_54434_21392#" 2 364.963 54434 21392 p 0 0 0 0 48344 2150 0 0 0 0 0 0 0 0 0 0 0 0
node "a_53054_21487#" 0 8.25006 53054 21487 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "3bit_freq_divider_0.sg13g2_or3_1_0.A" 3 774.474 51672 21273 p 0 0 0 0 34137 1682 70950 2112 0 0 0 0 0 0 0 0 0 0
equiv "3bit_freq_divider_0.sg13g2_or3_1_0.A" "3bit_freq_divider_0.freq_div_cell_1.sg13g2_xor2_1_0.X"
equiv "3bit_freq_divider_0.sg13g2_or3_1_0.A" "3bit_freq_divider_0.freq_div_cell_1.DIV"
node "a_51648_21103#" 3 590.264 51648 21103 p 0 0 0 0 61014 2780 0 0 0 0 0 0 0 0 0 0 0 0
node "X2" 20 91685.6 52577 13751 m3 0 0 0 0 19497 716 89400 1988 38515704 106496 36421616 89488 36421616 89488 36421616 89488 26843796 130872
equiv "X2" "3bit_freq_divider_0.freq_div_cell_1.sg13g2_xor2_1_0.B"
equiv "X2" "3bit_freq_divider_0.freq_div_cell_1.BIT"
equiv "X2" "3bit_freq_divider_0.A2"
node "a_52886_21392#" 2 383.801 52886 21392 p 0 0 0 0 48344 2150 0 0 0 0 0 0 0 0 0 0 0 0
node "a_52290_21631#" 0 1.22153 52290 21631 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.Q" 8 2251.69 52889 20215 ndif 0 0 0 0 69228 2732 361405 9402 0 0 0 0 0 0 0 0 0 0
equiv "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.Q" "3bit_freq_divider_0.freq_div_cell_1.half_add_0.sg13g2_xor2_1_0.B"
equiv "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.Q" "3bit_freq_divider_0.freq_div_cell_1.half_add_0.sg13g2_and2_1_0.B"
equiv "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.Q" "3bit_freq_divider_0.freq_div_cell_1.half_add_0.inB"
equiv "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.Q" "3bit_freq_divider_0.freq_div_cell_1.sg13g2_xor2_1_0.A"
equiv "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.Q" "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.sg13g2_dfrbp_1_0.Q"
node "a_64272_21714#" 0 1.22153 64272 21714 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_52290_21713#" 0 1.22153 52290 21713 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_60922_21796#" 0 30.1194 60922 21796 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_60922_21818#" 0 27.6763 60922 21818 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_52808_21795#" 0 30.1194 52808 21795 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_52808_21817#" 0 27.6763 52808 21817 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_64272_22016#" 0 1.22153 64272 22016 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_64272_22110#" 0 1.22153 64272 22110 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_63038_21971#" 0 4.36927 63038 21971 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_62848_21971#" 0 3.10548 62848 21971 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_64424_22294#" 0 2.12934 64424 22294 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "3bit_freq_divider_1.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 3 508.542 64419 22571 p 0 0 0 0 37892 1622 45332 1668 0 0 0 0 0 0 0 0 0 0
equiv "3bit_freq_divider_1.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" "3bit_freq_divider_1.dff_nclk_0.sg13g2_inv_1_0.Y"
node "a_64424_22200#" 5 121.679 64424 22200 ndif 0 0 0 0 59143 3502 0 0 0 0 0 0 0 0 0 0 0 0
node "a_64809_23027#" 0 0 64809 23027 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_64464_23052#" 0 0 64464 23052 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_64464_23130#" 0 0 64464 23130 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.nQ" 1 79.21 63262 22266 pdif 0 0 0 0 40946 1260 6844 352 0 0 0 0 0 0 0 0 0 0
equiv "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.nQ" "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.sg13g2_dfrbp_1_0.Q_N"
node "a_62324_22016#" 0 0 62324 22016 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_62246_22016#" 0 0 62246 22016 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_62879_22369#" 0 0 62879 22369 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_61488_21976#" 0 2.12934 61488 21976 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_62900_21935#" 3 335.492 62900 21935 p 0 0 0 0 32768 1878 0 0 0 0 0 0 0 0 0 0 0 0
node "a_63463_21972#" 1 423.156 63463 21972 ndif 0 0 0 0 35533 1382 0 0 0 0 0 0 0 0 0 0 0 0
node "a_62654_21971#" 3 763.895 62654 21971 ndif 0 0 0 0 35860 1984 0 0 0 0 0 0 0 0 0 0 0 0
node "a_62221_22361#" 0 0 62221 22361 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_62119_22361#" 3 250.064 62119 22361 pdif 0 0 0 0 41008 2352 0 0 0 0 0 0 0 0 0 0 0 0
node "a_62270_22299#" 3 150.097 62270 22299 p 0 0 0 0 38599 2062 0 0 0 0 0 0 0 0 0 0 0 0
node "a_61887_22290#" 6 1021.35 61887 22290 pdif 0 0 0 0 75112 4052 0 0 0 0 0 0 0 0 0 0 0 0
node "a_55086_21975#" 0 2.12934 55086 21975 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_61394_21976#" 5 121.679 61394 21976 ndif 0 0 0 0 59143 3502 0 0 0 0 0 0 0 0 0 0 0 0
node "a_61691_22290#" 2 779.377 61691 22290 pdif 0 0 0 0 29104 1532 0 0 0 0 0 0 0 0 0 0 0 0
node "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 3 471.426 61113 21972 ndif 0 0 0 0 37892 1622 45332 1668 0 0 0 0 0 0 0 0 0 0
equiv "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.sg13g2_inv_1_0.Y"
node "a_54324_22015#" 0 0 54324 22015 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_54252_22015#" 0 0 54252 22015 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_53722_21970#" 0 3.10548 53722 21970 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_53539_21970#" 0 4.36927 53539 21970 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 3 471.426 54808 22179 p 0 0 0 0 37892 1622 45332 1668 0 0 0 0 0 0 0 0 0 0
equiv "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.sg13g2_inv_1_0.Y"
node "a_54504_22015#" 5 121.679 54504 22015 ndif 0 0 0 0 59143 3502 0 0 0 0 0 0 0 0 0 0 0 0
node "a_54352_22360#" 0 0 54352 22360 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_53899_22244#" 3 150.097 53899 22244 pdif 0 0 0 0 38599 2062 0 0 0 0 0 0 0 0 0 0 0 0
node "a_52290_22015#" 0 1.22153 52290 22015 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_52290_22109#" 0 1.22153 52290 22109 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_53968_22190#" 3 250.064 53968 22190 p 0 0 0 0 41008 2352 0 0 0 0 0 0 0 0 0 0 0 0
node "a_53702_22368#" 0 0 53702 22368 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_53738_22270#" 6 1021.35 53738 22270 p 0 0 0 0 75112 4052 0 0 0 0 0 0 0 0 0 0 0 0
node "a_53445_21970#" 3 335.492 53445 21970 ndif 0 0 0 0 32768 1878 0 0 0 0 0 0 0 0 0 0 0 0
node "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.nQ" 1 79.21 53224 22265 pdif 0 0 0 0 40946 1260 6844 352 0 0 0 0 0 0 0 0 0 0
equiv "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.nQ" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.sg13g2_dfrbp_1_0.Q_N"
node "a_52114_22293#" 0 2.12934 52114 22293 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_53774_21934#" 2 780.263 53774 21934 p 0 0 0 0 29104 1532 0 0 0 0 0 0 0 0 0 0 0 0
node "a_53065_21935#" 3 763.895 53065 21935 p 0 0 0 0 35860 1984 0 0 0 0 0 0 0 0 0 0 0 0
node "a_52950_22157#" 1 423.299 52950 22157 p 0 0 0 0 35533 1382 0 0 0 0 0 0 0 0 0 0 0 0
node "a_63426_22886#" 1 0.0996918 63426 22886 pdif 0 0 0 0 18124 958 0 0 0 0 0 0 0 0 0 0 0 0
node "a_63223_22886#" 0 0.539775 63223 22886 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_61878_22886#" 1 1.62093e-14 61878 22886 pdif 0 0 0 0 18124 958 0 0 0 0 0 0 0 0 0 0 0 0
node "a_61675_22886#" 0 0.539775 61675 22886 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_54898_22885#" 0 0.539775 54898 22885 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_54472_22885#" 1 0 54472 22885 pdif 0 0 0 0 18124 958 0 0 0 0 0 0 0 0 0 0 0 0
node "a_53350_22885#" 0 0.539775 53350 22885 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "3bit_freq_divider_1.sg13g2_or3_1_0.B" 5 1392.57 63594 23244 ndif 0 0 0 0 36545 1738 222018 5324 0 0 0 0 0 0 0 0 0 0
equiv "3bit_freq_divider_1.sg13g2_or3_1_0.B" "3bit_freq_divider_1.freq_div_cell_0.sg13g2_xor2_1_0.X"
equiv "3bit_freq_divider_1.sg13g2_or3_1_0.B" "3bit_freq_divider_1.freq_div_cell_0.DIV"
node "a_63520_23244#" 0 8.08395 63520 23244 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_64383_23300#" 3 250.929 64383 23300 p 0 0 0 0 41008 2352 0 0 0 0 0 0 0 0 0 0 0 0
node "a_63255_23244#" 2 379.136 63255 23244 ndif 0 0 0 0 48344 2150 0 0 0 0 0 0 0 0 0 0 0 0
node "Y1" 28 101021 78651 52715 m3 0 0 0 0 19497 716 89400 1988 46681421 180802 36421616 89488 36421616 89488 36421616 89488 26843796 130872
equiv "Y1" "3bit_freq_divider_1.freq_div_cell_0.sg13g2_xor2_1_0.B"
equiv "Y1" "3bit_freq_divider_1.freq_div_cell_0.BIT"
equiv "Y1" "3bit_freq_divider_1.A1"
node "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.D" 4 456.009 61407 22098 p 0 0 0 0 42562 1974 187170 4444 0 0 0 0 0 0 0 0 0 0
equiv "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.D" "3bit_freq_divider_1.freq_div_cell_0.half_add_0.sg13g2_xor2_1_0.X"
equiv "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.D" "3bit_freq_divider_1.freq_div_cell_0.half_add_0.sum"
equiv "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.D" "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.sg13g2_dfrbp_1_0.D"
node "a_61972_23244#" 0 8.08395 61972 23244 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_61707_23244#" 2 361.588 61707 23244 ndif 0 0 0 0 48344 2150 0 0 0 0 0 0 0 0 0 0 0 0
node "3bit_freq_divider_1.freq_div_cell_0.Cout" 5 1801.13 60943 21620 p 0 0 0 0 65872 2186 257152 6244 0 0 0 0 0 0 0 0 0 0
equiv "3bit_freq_divider_1.freq_div_cell_0.Cout" "3bit_freq_divider_1.freq_div_cell_1.half_add_0.sg13g2_xor2_1_0.A"
equiv "3bit_freq_divider_1.freq_div_cell_0.Cout" "3bit_freq_divider_1.freq_div_cell_1.half_add_0.sg13g2_and2_1_0.A"
equiv "3bit_freq_divider_1.freq_div_cell_0.Cout" "3bit_freq_divider_1.freq_div_cell_1.half_add_0.inA"
equiv "3bit_freq_divider_1.freq_div_cell_0.Cout" "3bit_freq_divider_1.freq_div_cell_1.Cin"
equiv "3bit_freq_divider_1.freq_div_cell_0.Cout" "3bit_freq_divider_1.freq_div_cell_0.half_add_0.sg13g2_and2_1_0.X"
equiv "3bit_freq_divider_1.freq_div_cell_0.Cout" "3bit_freq_divider_1.freq_div_cell_0.half_add_0.cout"
node "a_61061_23234#" 0 6.43204 61061 23234 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_55485_23233#" 0 6.43204 55485 23233 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_60967_23234#" 2 277.864 60967 23234 ndif 0 0 0 0 33954 1578 0 0 0 0 0 0 0 0 0 0 0 0
node "a_64419_23326#" 3 150.097 64419 23326 ndif 0 0 0 0 38599 2062 0 0 0 0 0 0 0 0 0 0 0 0
node "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.Q" 8 2241.78 61097 23142 p 0 0 0 0 69228 2732 361405 9402 0 0 0 0 0 0 0 0 0 0
equiv "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.Q" "3bit_freq_divider_1.freq_div_cell_0.half_add_0.sg13g2_xor2_1_0.B"
equiv "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.Q" "3bit_freq_divider_1.freq_div_cell_0.half_add_0.sg13g2_and2_1_0.B"
equiv "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.Q" "3bit_freq_divider_1.freq_div_cell_0.half_add_0.inB"
equiv "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.Q" "3bit_freq_divider_1.freq_div_cell_0.sg13g2_xor2_1_0.A"
equiv "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.Q" "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.sg13g2_dfrbp_1_0.Q"
node "a_52924_22885#" 1 0.0996918 52924 22885 pdif 0 0 0 0 18124 958 0 0 0 0 0 0 0 0 0 0 0 0
node "3bit_freq_divider_0.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 3 508.542 51648 22564 p 0 0 0 0 37892 1622 45332 1668 0 0 0 0 0 0 0 0 0 0
equiv "3bit_freq_divider_0.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" "3bit_freq_divider_0.dff_nclk_0.sg13g2_inv_1_0.Y"
node "a_51684_22284#" 5 121.679 51684 22284 pdif 0 0 0 0 59143 3502 0 0 0 0 0 0 0 0 0 0 0 0
node "a_52074_23051#" 0 0 52074 23051 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_51729_23026#" 0 0 51729 23026 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_52074_23129#" 0 0 52074 23129 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "3bit_freq_divider_0.freq_div_cell_0.Cout" 5 1801.15 54650 21092 p 0 0 0 0 65872 2186 257152 6244 0 0 0 0 0 0 0 0 0 0
equiv "3bit_freq_divider_0.freq_div_cell_0.Cout" "3bit_freq_divider_0.freq_div_cell_1.half_add_0.sg13g2_xor2_1_0.A"
equiv "3bit_freq_divider_0.freq_div_cell_0.Cout" "3bit_freq_divider_0.freq_div_cell_1.half_add_0.sg13g2_and2_1_0.A"
equiv "3bit_freq_divider_0.freq_div_cell_0.Cout" "3bit_freq_divider_0.freq_div_cell_1.half_add_0.inA"
equiv "3bit_freq_divider_0.freq_div_cell_0.Cout" "3bit_freq_divider_0.freq_div_cell_1.Cin"
equiv "3bit_freq_divider_0.freq_div_cell_0.Cout" "3bit_freq_divider_0.freq_div_cell_0.half_add_0.sg13g2_and2_1_0.X"
equiv "3bit_freq_divider_0.freq_div_cell_0.Cout" "3bit_freq_divider_0.freq_div_cell_0.half_add_0.cout"
node "a_55345_23141#" 2 277.864 55345 23141 p 0 0 0 0 33954 1578 0 0 0 0 0 0 0 0 0 0 0 0
node "a_54602_23243#" 0 8.08395 54602 23243 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.D" 4 456.009 54378 22885 pdif 0 0 0 0 42562 1974 187170 4444 0 0 0 0 0 0 0 0 0 0
equiv "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.D" "3bit_freq_divider_0.freq_div_cell_0.half_add_0.sg13g2_xor2_1_0.X"
equiv "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.D" "3bit_freq_divider_0.freq_div_cell_0.half_add_0.sum"
equiv "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.D" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.sg13g2_dfrbp_1_0.D"
node "a_54434_23148#" 2 361.588 54434 23148 p 0 0 0 0 48344 2150 0 0 0 0 0 0 0 0 0 0 0 0
node "a_53054_23243#" 0 8.08395 53054 23243 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "3bit_freq_divider_0.sg13g2_or3_1_0.B" 5 1391.46 51672 21387 p 0 0 0 0 36545 1738 222018 5324 0 0 0 0 0 0 0 0 0 0
equiv "3bit_freq_divider_0.sg13g2_or3_1_0.B" "3bit_freq_divider_0.freq_div_cell_0.sg13g2_xor2_1_0.X"
equiv "3bit_freq_divider_0.sg13g2_or3_1_0.B" "3bit_freq_divider_0.freq_div_cell_0.DIV"
node "X1" 23 94717.7 40881 13620 m3 0 0 0 0 19497 716 89400 1988 40453635 132754 36421616 89488 36421616 89488 36421616 89488 26843796 130872
equiv "X1" "3bit_freq_divider_0.freq_div_cell_0.sg13g2_xor2_1_0.B"
equiv "X1" "3bit_freq_divider_0.freq_div_cell_0.BIT"
equiv "X1" "3bit_freq_divider_0.A1"
node "a_52886_23148#" 2 379.12 52886 23148 p 0 0 0 0 48344 2150 0 0 0 0 0 0 0 0 0 0 0 0
node "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.Q" 8 2241.8 52889 21971 ndif 0 0 0 0 69228 2732 361405 9402 0 0 0 0 0 0 0 0 0 0
equiv "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.Q" "3bit_freq_divider_0.freq_div_cell_0.half_add_0.sg13g2_xor2_1_0.B"
equiv "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.Q" "3bit_freq_divider_0.freq_div_cell_0.half_add_0.sg13g2_and2_1_0.B"
equiv "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.Q" "3bit_freq_divider_0.freq_div_cell_0.half_add_0.inB"
equiv "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.Q" "3bit_freq_divider_0.freq_div_cell_0.sg13g2_xor2_1_0.A"
equiv "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.Q" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.sg13g2_dfrbp_1_0.Q"
node "a_64383_23628#" 2 820.735 64383 23628 p 0 0 0 0 29104 1532 0 0 0 0 0 0 0 0 0 0 0 0
node "a_64817_23685#" 0 0 64817 23685 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_64383_23434#" 6 1026.65 64383 23434 p 0 0 0 0 75112 4052 0 0 0 0 0 0 0 0 0 0 0 0
node "a_64419_23654#" 0 3.10548 64419 23654 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_60922_23552#" 0 30.1194 60922 23552 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_60922_23574#" 0 27.6763 60922 23574 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_52808_23551#" 0 30.1194 52808 23551 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_52808_23573#" 0 27.6763 52808 23573 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_51693_23426#" 3 250.929 51693 23426 p 0 0 0 0 41008 2352 0 0 0 0 0 0 0 0 0 0 0 0
node "a_51693_23075#" 3 150.097 51693 23075 p 0 0 0 0 38599 2062 0 0 0 0 0 0 0 0 0 0 0 0
node "a_64419_23844#" 0 4.36927 64419 23844 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_64383_23706#" 3 336.66 64383 23706 p 0 0 0 0 32768 1878 0 0 0 0 0 0 0 0 0 0 0 0
node "a_63038_23727#" 0 4.36927 63038 23727 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_62848_23727#" 0 3.10548 62848 23727 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "3bit_freq_divider_1.dff_nclk_0.D" 4 572.059 64388 22268 p 0 0 0 0 55047 1856 231184 5152 0 0 0 0 0 0 0 0 0 0
equiv "3bit_freq_divider_1.dff_nclk_0.D" "3bit_freq_divider_1.dff_nclk_0.sg13g2_dfrbp_1_0.Q_N"
equiv "3bit_freq_divider_1.dff_nclk_0.D" "3bit_freq_divider_1.dff_nclk_0.sg13g2_dfrbp_1_0.D"
equiv "3bit_freq_divider_1.dff_nclk_0.D" "3bit_freq_divider_1.dff_nclk_0.nQ"
node "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.nQ" 1 82.8099 63262 24022 pdif 0 0 0 0 40946 1260 6844 352 0 0 0 0 0 0 0 0 0 0
equiv "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.nQ" "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.sg13g2_dfrbp_1_0.Q_N"
node "a_62324_23772#" 0 0 62324 23772 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_62246_23772#" 0 0 62246 23772 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_62879_24125#" 0 0 62879 24125 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_61488_23732#" 0 2.12934 61488 23732 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_62900_23691#" 3 336.125 62900 23691 p 0 0 0 0 32768 1878 0 0 0 0 0 0 0 0 0 0 0 0
node "a_63463_23728#" 1 422.345 63463 23728 ndif 0 0 0 0 35533 1382 0 0 0 0 0 0 0 0 0 0 0 0
node "a_62654_23727#" 3 764.264 62654 23727 ndif 0 0 0 0 35860 1984 0 0 0 0 0 0 0 0 0 0 0 0
node "a_62221_24117#" 0 0 62221 24117 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_62119_24117#" 3 250.064 62119 24117 pdif 0 0 0 0 41008 2352 0 0 0 0 0 0 0 0 0 0 0 0
node "a_62270_24055#" 3 150.097 62270 24055 p 0 0 0 0 38599 2062 0 0 0 0 0 0 0 0 0 0 0 0
node "a_61887_24046#" 6 1021.91 61887 24046 pdif 0 0 0 0 75112 4052 0 0 0 0 0 0 0 0 0 0 0 0
node "a_55086_23731#" 0 2.12934 55086 23731 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_61394_23732#" 5 121.679 61394 23732 ndif 0 0 0 0 59143 3502 0 0 0 0 0 0 0 0 0 0 0 0
node "a_61691_24046#" 2 787.385 61691 24046 pdif 0 0 0 0 29104 1532 0 0 0 0 0 0 0 0 0 0 0 0
node "3bit_freq_divider_1.dff_nclk_0.nCLK" 30 7481.34 61536 20145 p 0 0 0 0 105756 4962 1349778 38358 0 0 0 0 0 0 0 0 0 0
equiv "3bit_freq_divider_1.dff_nclk_0.nCLK" "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.sg13g2_dfrbp_1_0.RESET_B"
equiv "3bit_freq_divider_1.dff_nclk_0.nCLK" "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.nRST"
equiv "3bit_freq_divider_1.dff_nclk_0.nCLK" "3bit_freq_divider_1.freq_div_cell_2.nRST"
equiv "3bit_freq_divider_1.dff_nclk_0.nCLK" "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.sg13g2_dfrbp_1_0.RESET_B"
equiv "3bit_freq_divider_1.dff_nclk_0.nCLK" "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.nRST"
equiv "3bit_freq_divider_1.dff_nclk_0.nCLK" "3bit_freq_divider_1.freq_div_cell_1.nRST"
equiv "3bit_freq_divider_1.dff_nclk_0.nCLK" "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.sg13g2_dfrbp_1_0.RESET_B"
equiv "3bit_freq_divider_1.dff_nclk_0.nCLK" "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.nRST"
equiv "3bit_freq_divider_1.dff_nclk_0.nCLK" "3bit_freq_divider_1.freq_div_cell_0.nRST"
equiv "3bit_freq_divider_1.dff_nclk_0.nCLK" "3bit_freq_divider_1.sg13g2_or3_1_0.X"
equiv "3bit_freq_divider_1.dff_nclk_0.nCLK" "3bit_freq_divider_1.dff_nclk_0.sg13g2_inv_1_0.A"
node "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 3 472.458 61113 23728 ndif 0 0 0 0 37892 1622 45332 1668 0 0 0 0 0 0 0 0 0 0
equiv "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.sg13g2_inv_1_0.Y"
node "a_51631_22774#" 2 821.467 51631 22774 p 0 0 0 0 29104 1532 0 0 0 0 0 0 0 0 0 0 0 0
node "a_54324_23771#" 0 0 54324 23771 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_54252_23771#" 0 0 54252 23771 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_53722_23726#" 0 3.10548 53722 23726 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_53539_23726#" 0 4.36927 53539 23726 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_52119_23653#" 0 3.10548 52119 23653 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_51684_22692#" 6 1027.13 51684 22692 pdif 0 0 0 0 75112 4052 0 0 0 0 0 0 0 0 0 0 0 0
node "3bit_freq_divider_1.sg13g2_nand2_1_0.Y" 8 2565.26 60516 21322 pdif 0 0 0 0 357485 9894 75300 2106 0 0 0 0 0 0 0 0 0 0
equiv "3bit_freq_divider_1.sg13g2_nand2_1_0.Y" "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.sg13g2_inv_1_0.A"
equiv "3bit_freq_divider_1.sg13g2_nand2_1_0.Y" "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.nCLK"
equiv "3bit_freq_divider_1.sg13g2_nand2_1_0.Y" "3bit_freq_divider_1.freq_div_cell_2.CLK"
equiv "3bit_freq_divider_1.sg13g2_nand2_1_0.Y" "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.sg13g2_inv_1_0.A"
equiv "3bit_freq_divider_1.sg13g2_nand2_1_0.Y" "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.nCLK"
equiv "3bit_freq_divider_1.sg13g2_nand2_1_0.Y" "3bit_freq_divider_1.freq_div_cell_1.CLK"
equiv "3bit_freq_divider_1.sg13g2_nand2_1_0.Y" "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.sg13g2_inv_1_0.A"
equiv "3bit_freq_divider_1.sg13g2_nand2_1_0.Y" "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.nCLK"
equiv "3bit_freq_divider_1.sg13g2_nand2_1_0.Y" "3bit_freq_divider_1.freq_div_cell_0.CLK"
node "3bit_freq_divider_0.sg13g2_nand2_1_0.Y" 8 2565.27 55507 20401 p 0 0 0 0 357485 9894 75300 2106 0 0 0 0 0 0 0 0 0 0
equiv "3bit_freq_divider_0.sg13g2_nand2_1_0.Y" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.sg13g2_inv_1_0.A"
equiv "3bit_freq_divider_0.sg13g2_nand2_1_0.Y" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.nCLK"
equiv "3bit_freq_divider_0.sg13g2_nand2_1_0.Y" "3bit_freq_divider_0.freq_div_cell_2.CLK"
equiv "3bit_freq_divider_0.sg13g2_nand2_1_0.Y" "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.sg13g2_inv_1_0.A"
equiv "3bit_freq_divider_0.sg13g2_nand2_1_0.Y" "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.nCLK"
equiv "3bit_freq_divider_0.sg13g2_nand2_1_0.Y" "3bit_freq_divider_0.freq_div_cell_1.CLK"
equiv "3bit_freq_divider_0.sg13g2_nand2_1_0.Y" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.sg13g2_inv_1_0.A"
equiv "3bit_freq_divider_0.sg13g2_nand2_1_0.Y" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.nCLK"
equiv "3bit_freq_divider_0.sg13g2_nand2_1_0.Y" "3bit_freq_divider_0.freq_div_cell_0.CLK"
node "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 3 472.458 54808 23935 p 0 0 0 0 37892 1622 45332 1668 0 0 0 0 0 0 0 0 0 0
equiv "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.sg13g2_inv_1_0.Y"
node "a_54504_23771#" 5 121.679 54504 23771 ndif 0 0 0 0 59143 3502 0 0 0 0 0 0 0 0 0 0 0 0
node "a_54352_24116#" 0 0 54352 24116 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_53899_24000#" 3 150.097 53899 24000 pdif 0 0 0 0 38599 2062 0 0 0 0 0 0 0 0 0 0 0 0
node "a_51721_23684#" 0 0 51721 23684 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_53968_23946#" 3 250.064 53968 23946 p 0 0 0 0 41008 2352 0 0 0 0 0 0 0 0 0 0 0 0
node "a_53702_24124#" 0 0 53702 24124 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_53738_24026#" 6 1021.91 53738 24026 p 0 0 0 0 75112 4052 0 0 0 0 0 0 0 0 0 0 0 0
node "a_53445_23726#" 3 336.125 53445 23726 ndif 0 0 0 0 32768 1878 0 0 0 0 0 0 0 0 0 0 0 0
node "3bit_freq_divider_0.dff_nclk_0.nCLK" 30 7505.48 51645 21894 p 0 0 0 0 105756 4962 1349778 38358 0 0 0 0 0 0 0 0 0 0
equiv "3bit_freq_divider_0.dff_nclk_0.nCLK" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.sg13g2_dfrbp_1_0.RESET_B"
equiv "3bit_freq_divider_0.dff_nclk_0.nCLK" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.nRST"
equiv "3bit_freq_divider_0.dff_nclk_0.nCLK" "3bit_freq_divider_0.freq_div_cell_2.nRST"
equiv "3bit_freq_divider_0.dff_nclk_0.nCLK" "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.sg13g2_dfrbp_1_0.RESET_B"
equiv "3bit_freq_divider_0.dff_nclk_0.nCLK" "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.nRST"
equiv "3bit_freq_divider_0.dff_nclk_0.nCLK" "3bit_freq_divider_0.freq_div_cell_1.nRST"
equiv "3bit_freq_divider_0.dff_nclk_0.nCLK" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.sg13g2_dfrbp_1_0.RESET_B"
equiv "3bit_freq_divider_0.dff_nclk_0.nCLK" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.nRST"
equiv "3bit_freq_divider_0.dff_nclk_0.nCLK" "3bit_freq_divider_0.freq_div_cell_0.nRST"
equiv "3bit_freq_divider_0.dff_nclk_0.nCLK" "3bit_freq_divider_0.sg13g2_or3_1_0.X"
equiv "3bit_freq_divider_0.dff_nclk_0.nCLK" "3bit_freq_divider_0.dff_nclk_0.sg13g2_inv_1_0.A"
node "a_52119_23843#" 0 4.36927 52119 23843 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_51685_23725#" 3 336.66 51685 23725 p 0 0 0 0 32768 1878 0 0 0 0 0 0 0 0 0 0 0 0
node "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.nQ" 1 82.8099 53224 24021 pdif 0 0 0 0 40946 1260 6844 352 0 0 0 0 0 0 0 0 0 0
equiv "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.nQ" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.sg13g2_dfrbp_1_0.Q_N"
node "a_53774_23690#" 2 788.53 53774 23690 p 0 0 0 0 29104 1532 0 0 0 0 0 0 0 0 0 0 0 0
node "a_53065_23691#" 3 764.264 53065 23691 p 0 0 0 0 35860 1984 0 0 0 0 0 0 0 0 0 0 0 0
node "a_52950_23913#" 1 422.306 52950 23913 p 0 0 0 0 35533 1382 0 0 0 0 0 0 0 0 0 0 0 0
node "a_64383_23889#" 3 792.668 64383 23889 p 0 0 0 0 35860 1984 0 0 0 0 0 0 0 0 0 0 0 0
node "a_64384_24445#" 1 412.179 64384 24445 p 0 0 0 0 35533 1382 0 0 0 0 0 0 0 0 0 0 0 0
node "CLK_OUT" 20 92234.3 77807 24454 m3 0 0 0 0 30390 1230 39000 980 43399483 118502 36421616 89488 36421616 89488 36421616 89488 26843796 130872
equiv "CLK_OUT" "3bit_freq_divider_1.dff_nclk_0.sg13g2_dfrbp_1_0.Q"
equiv "CLK_OUT" "3bit_freq_divider_1.dff_nclk_0.Q"
equiv "CLK_OUT" "3bit_freq_divider_1.CLK_OUT"
node "3bit_freq_divider_0.dff_nclk_0.D" 4 572.059 51648 22258 p 0 0 0 0 55047 1856 231184 5152 0 0 0 0 0 0 0 0 0 0
equiv "3bit_freq_divider_0.dff_nclk_0.D" "3bit_freq_divider_0.dff_nclk_0.sg13g2_dfrbp_1_0.Q_N"
equiv "3bit_freq_divider_0.dff_nclk_0.D" "3bit_freq_divider_0.dff_nclk_0.sg13g2_dfrbp_1_0.D"
equiv "3bit_freq_divider_0.dff_nclk_0.D" "3bit_freq_divider_0.dff_nclk_0.nQ"
node "a_51648_24041#" 3 792.799 51648 24041 p 0 0 0 0 35860 1984 0 0 0 0 0 0 0 0 0 0 0 0
node "a_64272_24620#" 0 1.22153 64272 24620 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_64272_24714#" 0 1.22153 64272 24714 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "3bit_freq_divider_1.dff_nclk_0.nRST" 7 1212.35 64349 22342 p 0 0 0 0 30040 1514 179780 6494 0 0 0 0 0 0 0 0 0 0
equiv "3bit_freq_divider_1.dff_nclk_0.nRST" "3bit_freq_divider_1.sg13g2_tiehi_0.L_HI"
equiv "3bit_freq_divider_1.dff_nclk_0.nRST" "3bit_freq_divider_1.dff_nclk_0.sg13g2_dfrbp_1_0.RESET_B"
node "a_64398_24796#" 0 170.852 64398 24796 ndif 0 0 0 0 10615 496 0 0 0 0 0 0 0 0 0 0 0 0
node "a_63426_24642#" 1 0.0996918 63426 24642 pdif 0 0 0 0 18124 958 0 0 0 0 0 0 0 0 0 0 0 0
node "a_63223_24642#" 0 0.539775 63223 24642 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_64731_24890#" 0 0.023105 64731 24890 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_64338_24910#" 0 11.5806 64338 24910 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_64362_24865#" 1 189.018 64362 24865 p 0 0 0 0 16539 832 0 0 0 0 0 0 0 0 0 0 0 0
node "a_64459_24995#" 0 218.068 64459 24995 p 0 0 0 0 6292 346 0 0 0 0 0 0 0 0 0 0 0 0
node "a_61878_24642#" 1 1.62093e-14 61878 24642 pdif 0 0 0 0 18124 958 0 0 0 0 0 0 0 0 0 0 0 0
node "a_61675_24642#" 0 0.539775 61675 24642 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_51648_24438#" 1 412.179 51648 24438 p 0 0 0 0 35533 1382 0 0 0 0 0 0 0 0 0 0 0 0
node "a_60385_24558#" 0 0.023105 60385 24558 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_56038_24617#" 0 0.023105 56038 24617 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_52290_24619#" 0 1.22153 52290 24619 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "3bit_freq_divider_1.sg13g2_or3_1_0.C" 6 2008.49 63594 25000 ndif 0 0 0 0 37749 1766 372906 8532 0 0 0 0 0 0 0 0 0 0
equiv "3bit_freq_divider_1.sg13g2_or3_1_0.C" "3bit_freq_divider_1.freq_div_cell_2.sg13g2_xor2_1_0.X"
equiv "3bit_freq_divider_1.sg13g2_or3_1_0.C" "3bit_freq_divider_1.freq_div_cell_2.DIV"
node "a_63520_25000#" 0 8.08395 63520 25000 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_63255_25000#" 2 381.738 63255 25000 ndif 0 0 0 0 48344 2150 0 0 0 0 0 0 0 0 0 0 0 0
node "Y0" 23 92142 78580 33428 m3 0 0 0 0 19497 716 89400 1988 40920671 137122 36421616 89488 36421616 89488 36421616 89488 26843796 130872
equiv "Y0" "3bit_freq_divider_1.freq_div_cell_2.sg13g2_xor2_1_0.B"
equiv "Y0" "3bit_freq_divider_1.freq_div_cell_2.BIT"
equiv "Y0" "3bit_freq_divider_1.A0"
node "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.D" 4 459.501 61407 23854 p 0 0 0 0 42562 1974 187170 4444 0 0 0 0 0 0 0 0 0 0
equiv "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.D" "3bit_freq_divider_1.freq_div_cell_2.half_add_0.sg13g2_xor2_1_0.X"
equiv "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.D" "3bit_freq_divider_1.freq_div_cell_2.half_add_0.sum"
equiv "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.D" "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.sg13g2_dfrbp_1_0.D"
node "a_61972_25000#" 0 8.08395 61972 25000 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_61707_25000#" 2 364.092 61707 25000 ndif 0 0 0 0 48344 2150 0 0 0 0 0 0 0 0 0 0 0 0
node "3bit_freq_divider_1.freq_div_cell_0.Cin" 5 1810.06 60943 23376 p 0 0 0 0 65872 2186 257152 6244 0 0 0 0 0 0 0 0 0 0
equiv "3bit_freq_divider_1.freq_div_cell_0.Cin" "3bit_freq_divider_1.freq_div_cell_2.half_add_0.sg13g2_and2_1_0.X"
equiv "3bit_freq_divider_1.freq_div_cell_0.Cin" "3bit_freq_divider_1.freq_div_cell_2.half_add_0.cout"
equiv "3bit_freq_divider_1.freq_div_cell_0.Cin" "3bit_freq_divider_1.freq_div_cell_2.Cout"
equiv "3bit_freq_divider_1.freq_div_cell_0.Cin" "3bit_freq_divider_1.freq_div_cell_0.half_add_0.sg13g2_xor2_1_0.A"
equiv "3bit_freq_divider_1.freq_div_cell_0.Cin" "3bit_freq_divider_1.freq_div_cell_0.half_add_0.sg13g2_and2_1_0.A"
equiv "3bit_freq_divider_1.freq_div_cell_0.Cin" "3bit_freq_divider_1.freq_div_cell_0.half_add_0.inA"
node "a_61061_24990#" 0 6.43204 61061 24990 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_54898_24641#" 0 0.539775 54898 24641 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_54472_24641#" 1 0 54472 24641 pdif 0 0 0 0 18124 958 0 0 0 0 0 0 0 0 0 0 0 0
node "a_53350_24641#" 0 0.539775 53350 24641 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_60967_24990#" 2 278.559 60967 24990 ndif 0 0 0 0 33954 1578 0 0 0 0 0 0 0 0 0 0 0 0
node "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.Q" 8 2270.33 61097 24898 p 0 0 0 0 69228 2732 361405 9402 0 0 0 0 0 0 0 0 0 0
equiv "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.Q" "3bit_freq_divider_1.freq_div_cell_2.half_add_0.sg13g2_xor2_1_0.B"
equiv "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.Q" "3bit_freq_divider_1.freq_div_cell_2.half_add_0.sg13g2_and2_1_0.B"
equiv "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.Q" "3bit_freq_divider_1.freq_div_cell_2.half_add_0.inB"
equiv "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.Q" "3bit_freq_divider_1.freq_div_cell_2.sg13g2_xor2_1_0.A"
equiv "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.Q" "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.sg13g2_dfrbp_1_0.Q"
node "a_60584_24580#" 0 166.08 60584 24580 p 0 0 0 0 10615 496 0 0 0 0 0 0 0 0 0 0 0 0
node "a_60385_24947#" 0 210.872 60385 24947 p 0 0 0 0 6292 346 0 0 0 0 0 0 0 0 0 0 0 0
node "a_56137_24678#" 0 210.872 56137 24678 p 0 0 0 0 6292 346 0 0 0 0 0 0 0 0 0 0 0 0
node "3bit_freq_divider_1.sg13g2_tiehi_1.L_HI" 2 1602.29 60610 24618 pdif 0 0 0 0 99021 2370 88572 2230 0 0 0 0 0 0 0 0 0 0
equiv "3bit_freq_divider_1.sg13g2_tiehi_1.L_HI" "3bit_freq_divider_1.freq_div_cell_2.half_add_0.sg13g2_xor2_1_0.A"
equiv "3bit_freq_divider_1.sg13g2_tiehi_1.L_HI" "3bit_freq_divider_1.freq_div_cell_2.half_add_0.sg13g2_and2_1_0.A"
equiv "3bit_freq_divider_1.sg13g2_tiehi_1.L_HI" "3bit_freq_divider_1.freq_div_cell_2.half_add_0.inA"
equiv "3bit_freq_divider_1.sg13g2_tiehi_1.L_HI" "3bit_freq_divider_1.freq_div_cell_2.Cin"
node "a_60385_24717#" 1 179.77 60385 24717 pdif 0 0 0 0 16539 832 0 0 0 0 0 0 0 0 0 0 0 0
node "a_60479_25023#" 0 11.1823 60479 25023 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_55941_24882#" 0 166.08 55941 24882 p 0 0 0 0 10615 496 0 0 0 0 0 0 0 0 0 0 0 0
node "a_55485_24989#" 0 6.43204 55485 24989 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_52924_24641#" 1 0.0996918 52924 24641 pdif 0 0 0 0 18124 958 0 0 0 0 0 0 0 0 0 0 0 0
node "a_52290_24713#" 0 1.22153 52290 24713 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "3bit_freq_divider_0.dff_nclk_0.nRST" 7 1207.99 51648 22360 p 0 0 0 0 30040 1514 179780 6494 0 0 0 0 0 0 0 0 0 0
equiv "3bit_freq_divider_0.dff_nclk_0.nRST" "3bit_freq_divider_0.sg13g2_tiehi_0.L_HI"
equiv "3bit_freq_divider_0.dff_nclk_0.nRST" "3bit_freq_divider_0.dff_nclk_0.sg13g2_dfrbp_1_0.RESET_B"
node "a_51622_24863#" 0 170.852 51622 24863 p 0 0 0 0 10615 496 0 0 0 0 0 0 0 0 0 0 0 0
node "3bit_freq_divider_0.freq_div_cell_0.Cin" 5 1810.06 54650 22848 p 0 0 0 0 65872 2186 257152 6244 0 0 0 0 0 0 0 0 0 0
equiv "3bit_freq_divider_0.freq_div_cell_0.Cin" "3bit_freq_divider_0.freq_div_cell_2.half_add_0.sg13g2_and2_1_0.X"
equiv "3bit_freq_divider_0.freq_div_cell_0.Cin" "3bit_freq_divider_0.freq_div_cell_2.half_add_0.cout"
equiv "3bit_freq_divider_0.freq_div_cell_0.Cin" "3bit_freq_divider_0.freq_div_cell_2.Cout"
equiv "3bit_freq_divider_0.freq_div_cell_0.Cin" "3bit_freq_divider_0.freq_div_cell_0.half_add_0.sg13g2_xor2_1_0.A"
equiv "3bit_freq_divider_0.freq_div_cell_0.Cin" "3bit_freq_divider_0.freq_div_cell_0.half_add_0.sg13g2_and2_1_0.A"
equiv "3bit_freq_divider_0.freq_div_cell_0.Cin" "3bit_freq_divider_0.freq_div_cell_0.half_add_0.inA"
node "a_55345_24897#" 2 278.559 55345 24897 p 0 0 0 0 33954 1578 0 0 0 0 0 0 0 0 0 0 0 0
node "a_56039_25022#" 0 11.1823 56039 25022 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_56013_24979#" 1 179.77 56013 24979 p 0 0 0 0 16539 832 0 0 0 0 0 0 0 0 0 0 0 0
node "a_54602_24999#" 0 8.08395 54602 24999 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.D" 4 459.501 54378 24641 pdif 0 0 0 0 42562 1974 187170 4444 0 0 0 0 0 0 0 0 0 0
equiv "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.D" "3bit_freq_divider_0.freq_div_cell_2.half_add_0.sg13g2_xor2_1_0.X"
equiv "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.D" "3bit_freq_divider_0.freq_div_cell_2.half_add_0.sum"
equiv "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.D" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.sg13g2_dfrbp_1_0.D"
node "a_54434_24904#" 2 364.092 54434 24904 p 0 0 0 0 48344 2150 0 0 0 0 0 0 0 0 0 0 0 0
node "a_53054_24999#" 0 8.08395 53054 24999 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "3bit_freq_divider_0.sg13g2_or3_1_0.C" 6 2008.44 51672 21464 p 0 0 0 0 37749 1766 372906 8532 0 0 0 0 0 0 0 0 0 0
equiv "3bit_freq_divider_0.sg13g2_or3_1_0.C" "3bit_freq_divider_0.freq_div_cell_2.sg13g2_xor2_1_0.X"
equiv "3bit_freq_divider_0.sg13g2_or3_1_0.C" "3bit_freq_divider_0.freq_div_cell_2.DIV"
node "a_52065_24890#" 0 11.5806 52065 24890 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_51721_24988#" 0 218.068 51721 24988 p 0 0 0 0 6292 346 0 0 0 0 0 0 0 0 0 0 0 0
node "a_51759_25014#" 1 189.018 51759 25014 pdif 0 0 0 0 16539 832 0 0 0 0 0 0 0 0 0 0 0 0
node "a_51600_24907#" 0 0.023105 51600 24907 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "X0" 23 90241.5 31648 23903 m3 0 0 0 0 19497 716 89400 1988 40064477 134934 36421616 89488 36421616 89488 36421616 89488 26843796 130872
equiv "X0" "3bit_freq_divider_0.freq_div_cell_2.sg13g2_xor2_1_0.B"
equiv "X0" "3bit_freq_divider_0.freq_div_cell_2.BIT"
equiv "X0" "3bit_freq_divider_0.A0"
node "a_52886_24904#" 2 381.439 52886 24904 p 0 0 0 0 48344 2150 0 0 0 0 0 0 0 0 0 0 0 0
node "3bit_freq_divider_0.sg13g2_tiehi_1.L_HI" 2 1602.29 54650 24604 p 0 0 0 0 99021 2370 88572 2230 0 0 0 0 0 0 0 0 0 0
equiv "3bit_freq_divider_0.sg13g2_tiehi_1.L_HI" "3bit_freq_divider_0.freq_div_cell_2.half_add_0.sg13g2_xor2_1_0.A"
equiv "3bit_freq_divider_0.sg13g2_tiehi_1.L_HI" "3bit_freq_divider_0.freq_div_cell_2.half_add_0.sg13g2_and2_1_0.A"
equiv "3bit_freq_divider_0.sg13g2_tiehi_1.L_HI" "3bit_freq_divider_0.freq_div_cell_2.half_add_0.inA"
equiv "3bit_freq_divider_0.sg13g2_tiehi_1.L_HI" "3bit_freq_divider_0.freq_div_cell_2.Cin"
node "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.Q" 8 2270.33 52889 23727 ndif 0 0 0 0 69228 2732 361405 9402 0 0 0 0 0 0 0 0 0 0
equiv "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.Q" "3bit_freq_divider_0.freq_div_cell_2.half_add_0.sg13g2_xor2_1_0.B"
equiv "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.Q" "3bit_freq_divider_0.freq_div_cell_2.half_add_0.sg13g2_and2_1_0.B"
equiv "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.Q" "3bit_freq_divider_0.freq_div_cell_2.half_add_0.inB"
equiv "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.Q" "3bit_freq_divider_0.freq_div_cell_2.sg13g2_xor2_1_0.A"
equiv "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.Q" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.sg13g2_dfrbp_1_0.Q"
node "a_63032_25248#" 0 1.22153 63032 25248 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_62266_25248#" 0 1.22153 62266 25248 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_61484_25248#" 0 1.22153 61484 25248 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_61402_25248#" 0 1.22153 61402 25248 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_60908_25248#" 0 1.22153 60908 25248 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_60746_25248#" 0 1.22153 60746 25248 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_55862_25247#" 0 1.22153 55862 25247 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_55700_25247#" 0 1.22153 55700 25247 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_55206_25247#" 0 1.22153 55206 25247 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_55124_25247#" 0 1.22153 55124 25247 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_54342_25247#" 0 1.22153 54342 25247 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_53576_25247#" 0 1.22153 53576 25247 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_47954_28913#" 7 976.274 47954 28913 ndif 0 0 0 0 218276 7508 24300 930 0 0 0 0 0 0 0 0 0 0
node "a_46817_27899#" 7 1265.28 46817 27899 p 0 0 0 0 214320 7264 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45658_27900#" 5 1245.13 45658 27900 p 0 0 0 0 170640 5808 0 0 0 0 0 0 0 0 0 0 0 0
node "PFD_0.VCO_CLK" 21 5098.45 45446 28758 p 0 0 0 0 178890 6540 388980 12766 445246 10574 0 0 0 0 0 0 0 0
equiv "PFD_0.VCO_CLK" "3bit_freq_divider_0.dff_nclk_0.sg13g2_dfrbp_1_0.Q"
equiv "PFD_0.VCO_CLK" "3bit_freq_divider_0.dff_nclk_0.Q"
equiv "PFD_0.VCO_CLK" "3bit_freq_divider_0.CLK_OUT"
node "a_48909_28913#" 4 1032.23 48909 28913 ndif 0 0 0 0 58092 2296 63240 2216 0 0 0 0 0 0 0 0 0 0
node "a_45451_28860#" 4 1008.78 45451 28860 ndif 0 0 0 0 58500 2306 63240 2216 0 0 0 0 0 0 0 0 0 0
node "a_47777_29803#" 6 1252.4 47777 29803 ndif 0 0 0 0 194136 6592 0 0 0 0 0 0 0 0 0 0 0 0
node "a_46749_30782#" 7 1314.35 46749 30782 pdif 0 0 0 0 223200 7560 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45579_29803#" 7 975.324 45579 29803 ndif 0 0 0 0 221920 7532 24900 950 0 0 0 0 0 0 0 0 0 0
node "CLK_IN" 33 93663.9 31661 37767 m3 0 0 0 0 148820 5320 297480 10036 41598878 131564 36421616 89488 36421616 89488 36421616 89488 26843796 130872
equiv "CLK_IN" "PFD_0.Ref_CLK"
node "a_59799_40285#" 4 50.7168 59799 40285 pdif 0 0 0 0 71094 3022 34980 1286 0 0 0 0 0 0 0 0 0 0
node "a_58453_40283#" 4 46.5427 58453 40283 pdif 0 0 0 0 70734 3010 34980 1286 0 0 0 0 0 0 0 0 0 0
node "a_57111_40283#" 4 47.3976 57111 40283 pdif 0 0 0 0 69132 2992 34980 1286 0 0 0 0 0 0 0 0 0 0
node "a_55769_40283#" 4 48.1362 55769 40283 pdif 0 0 0 0 69504 3000 34980 1286 0 0 0 0 0 0 0 0 0 0
node "a_54427_40283#" 4 45.6675 54427 40283 pdif 0 0 0 0 68794 2996 33176 1260 0 0 0 0 0 0 0 0 0 0
node "a_53085_40283#" 4 74.0807 53085 40283 pdif 0 0 0 0 69523 3000 34980 1286 0 0 0 0 0 0 0 0 0 0
node "a_58515_40413#" 6 4515.96 58515 40413 p 0 0 0 0 89488 3224 129864 3822 3840 248 3968 252 15376 496 1855284 6520 0 0
node "a_57173_40413#" 5 4662.35 57173 40413 p 0 0 0 0 89488 3224 62340 2198 3968 252 3968 252 15376 496 2083909 8082 0 0
node "a_55831_40413#" 5 4712.05 55831 40413 p 0 0 0 0 89488 3224 72730 2218 3968 252 3968 252 15376 496 2284281 9112 0 0
node "a_54489_40413#" 5 5152.26 54489 40413 p 0 0 0 0 89488 3224 66496 2206 3968 252 3968 252 15376 496 2338150 9268 0 0
node "a_53147_40413#" 5 5267.45 53147 40413 p 0 0 0 0 91938 3268 59223 2192 3968 252 3968 252 15376 496 2191210 7638 0 0
node "a_59800_40852#" 2 753.06 59800 40852 ndif 0 0 0 0 28774 1410 39310 1264 0 0 0 0 0 0 0 0 0 0
node "a_58454_40850#" 2 804.5 58454 40850 ndif 0 0 0 0 28774 1410 39310 1264 0 0 0 0 0 0 0 0 0 0
node "a_57112_40850#" 2 817.846 57112 40850 ndif 0 0 0 0 28894 1416 39550 1270 0 0 0 0 0 0 0 0 0 0
node "a_55770_40850#" 2 829.548 55770 40850 ndif 0 0 0 0 28774 1410 39550 1270 0 0 0 0 0 0 0 0 0 0
node "a_54428_40850#" 2 828.616 54428 40850 ndif 0 0 0 0 28854 1414 39550 1270 0 0 0 0 0 0 0 0 0 0
node "a_53086_40850#" 2 838.932 53086 40850 ndif 0 0 0 0 28774 1410 39550 1270 0 0 0 0 0 0 0 0 0 0
node "a_58653_42591#" 2 651.87 58653 42591 ndif 0 0 0 0 28572 1414 36096 1256 0 0 0 0 0 0 0 0 0 0
node "a_57311_42591#" 2 671.394 57311 42591 ndif 0 0 0 0 28572 1414 36096 1256 0 0 0 0 0 0 0 0 0 0
node "a_55969_42591#" 2 671.495 55969 42591 ndif 0 0 0 0 28572 1414 36096 1256 0 0 0 0 0 0 0 0 0 0
node "a_54627_42591#" 2 676.444 54627 42591 ndif 0 0 0 0 28572 1414 36096 1256 0 0 0 0 0 0 0 0 0 0
node "a_53285_42591#" 2 683.885 53285 42591 ndif 0 0 0 0 28572 1414 36096 1256 0 0 0 0 0 0 0 0 0 0
node "3bit_freq_divider_0.CLK_IN" 28 20621.2 55948 21197 p 0 0 0 0 102184 3804 505315 13940 6606048 67370 5568 412 15376 496 2041490 7382 0 0
equiv "3bit_freq_divider_0.CLK_IN" "vco_wob_0.Vout"
equiv "3bit_freq_divider_0.CLK_IN" "3bit_freq_divider_1.sg13g2_nand2_1_0.A"
equiv "3bit_freq_divider_0.CLK_IN" "3bit_freq_divider_1.CLK_IN"
equiv "3bit_freq_divider_0.CLK_IN" "3bit_freq_divider_0.sg13g2_nand2_1_0.A"
node "a_57178_43159#" 5 5008.08 57178 43159 pdif 0 0 0 0 90444 3186 62340 2198 3968 252 3968 252 15376 496 2405113 9336 0 0
node "a_55836_43159#" 5 4399.26 55836 43159 pdif 0 0 0 0 90444 3186 62340 2198 3968 252 3968 252 15376 496 2127610 8016 0 0
node "a_54494_43159#" 5 4398 54494 43159 pdif 0 0 0 0 90444 3186 62340 2198 3968 252 3968 252 15376 496 2202653 8018 0 0
node "a_53152_43159#" 5 4665.18 53152 43159 pdif 0 0 0 0 90444 3186 62340 2198 3968 252 3968 252 15376 496 2145362 8018 0 0
node "a_52944_43077#" 7 6169.5 52944 43077 p 0 0 0 0 87516 3166 41811 1598 292784 6670 3968 252 15495 498 1801696 6248 0 0
node "a_58426_43159#" 4 58.8832 58426 43159 pdif 0 0 0 0 67055 3020 33000 1220 0 0 0 0 0 0 0 0 0 0
node "a_57084_43159#" 4 38.4372 57084 43159 pdif 0 0 0 0 67923 3026 33000 1220 0 0 0 0 0 0 0 0 0 0
node "a_55742_43159#" 4 40.5064 55742 43159 pdif 0 0 0 0 68274 3028 33000 1220 0 0 0 0 0 0 0 0 0 0
node "a_54400_43159#" 4 40.8424 54400 43159 pdif 0 0 0 0 68038 3036 33000 1220 0 0 0 0 0 0 0 0 0 0
node "a_53058_43159#" 4 54.7169 53058 43159 pdif 0 0 0 0 69054 3044 33000 1220 0 0 0 0 0 0 0 0 0 0
node "a_53022_43738#" 40 5680.98 53022 43738 p 0 0 0 0 855430 32136 64715 3174 299295 7552 0 0 0 0 0 0 0 0
node "a_54747_49259#" 1 166.835 54747 49259 ndif 0 0 0 0 9360 558 0 0 0 0 0 0 0 0 0 0 0 0
node "PFD_0.DOWN" 41 13913.7 45590 27936 pdif 0 0 0 0 184062 6362 2627144 64826 0 0 0 0 0 0 0 0 0 0
equiv "PFD_0.DOWN" "charge_pump_0.down"
node "a_60528_49446#" 0 160.443 60528 49446 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_56695_49467#" 0 140.148 56695 49467 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vco_wob_0.vctl" 27 17285.2 53148 41394 p 0 0 0 0 210338 7120 1960367 30906 574090 16660 0 0 0 0 0 0 0 0
equiv "vco_wob_0.vctl" "loop_filter_0.vout"
node "a_56887_49467#" 1 8041.58 56887 49467 p 0 0 0 0 22516 970 0 0 0 0 0 0 0 0 0 0 0 0
node "a_54357_49278#" 1 265.919 54357 49278 ndif 0 0 0 0 49946 1650 0 0 0 0 0 0 0 0 0 0 0 0
node "a_54842_49733#" 0 8.41098 54842 49733 pdif 0 0 0 0 1664 168 0 0 0 0 0 0 0 0 0 0 0 0
node "PFD_0.UP" 40 12672.1 48572 29779 ndif 0 0 0 0 2035765 54794 5994 310 0 0 0 0 0 0 0 0 0 0
equiv "PFD_0.UP" "charge_pump_0.up"
node "charge_pump_0.vout" 18 28760.8 54747 49354 ndif 0 0 0 0 958836 23814 157518 3640 0 0 0 0 0 0 0 0 0 0
equiv "charge_pump_0.vout" "loop_filter_0.vin"
node "a_56828_53480#" 0 2322.58 56828 53480 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_56742_53480#" 2 1672.37 56742 53480 p 0 0 0 0 435541 5782 0 0 0 0 0 0 0 0 0 0 0 0
node "a_59097_54704#" 0 168.101 59097 54704 ndif 0 0 0 0 27300 746 0 0 0 0 0 0 0 0 0 0 0 0
node "a_58536_54976#" 3 615.254 58536 54976 ndif 0 0 0 0 113190 3178 78835 1760 0 0 0 0 0 0 0 0 0 0
node "a_58734_56203#" 0 59.478 58734 56203 p 0 0 0 0 31447 836 0 0 0 0 0 0 0 0 0 0 0 0
node "charge_pump_0.bias_p" 10 5478.72 54821 49807 p 0 0 0 0 230902 5312 251378 3160 1122899 18340 0 0 0 0 0 0 0 0
node "charge_pump_0.bias_n" 9 6551.27 54711 49233 p 0 0 0 0 231350 5848 411084 4452 996036 13918 0 0 0 0 0 0 0 0
node "3bit_freq_divider_0.EN" 56 51671.7 39478 55984 ndif 0 0 0 0 16225239 163608 541422 13416 635374 10438 0 0 0 0 0 0 0 0
equiv "3bit_freq_divider_0.EN" "Bias_gen_0.en"
equiv "3bit_freq_divider_0.EN" "sg13g2_inv_1_0.Y"
equiv "3bit_freq_divider_0.EN" "3bit_freq_divider_1.sg13g2_nand2_1_0.B"
equiv "3bit_freq_divider_0.EN" "3bit_freq_divider_1.EN"
equiv "3bit_freq_divider_0.EN" "3bit_freq_divider_0.sg13g2_nand2_1_0.B"
node "nEN" 28 102435 55163 60145 m3 0 0 0 0 58326 1592 379556 6284 42114800 159726 36421616 89488 36421616 89488 36421616 89488 26843796 130872
equiv "nEN" "Bias_gen_0.enb"
equiv "nEN" "sg13g2_inv_1_0.A"
node "a_55948_56737#" 0 1957.92 55948 56737 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_55862_56737#" 2 997.141 55862 56737 p 0 0 0 0 392052 4860 146949 1780 0 0 0 0 0 0 0 0 0 0
node "VDD" 325 196869 40805 60190 m5 0 0 0 0 13460788 334256 4173021 103274 38947057 153778 38367087 127134 176919476 355614 36421616 89488 26843796 130872
equiv "VDD" "charge_pump_0.VP"
equiv "VDD" "Bias_gen_0.VPB"
equiv "VDD" "vco_wob_0.VPWR"
equiv "VDD" "sg13g2_inv_1_0.VDD"
equiv "VDD" "3bit_freq_divider_1.freq_div_cell_2.half_add_0.sg13g2_xor2_1_0.VDD"
equiv "VDD" "3bit_freq_divider_1.freq_div_cell_2.half_add_0.sg13g2_and2_1_0.VDD"
equiv "VDD" "3bit_freq_divider_1.freq_div_cell_2.sg13g2_xor2_1_0.VDD"
equiv "VDD" "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.sg13g2_inv_1_0.VDD"
equiv "VDD" "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.sg13g2_dfrbp_1_0.VDD"
equiv "VDD" "3bit_freq_divider_1.freq_div_cell_1.half_add_0.sg13g2_xor2_1_0.VDD"
equiv "VDD" "3bit_freq_divider_1.freq_div_cell_1.half_add_0.sg13g2_and2_1_0.VDD"
equiv "VDD" "3bit_freq_divider_1.freq_div_cell_1.sg13g2_xor2_1_0.VDD"
equiv "VDD" "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.sg13g2_inv_1_0.VDD"
equiv "VDD" "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.sg13g2_dfrbp_1_0.VDD"
equiv "VDD" "3bit_freq_divider_1.freq_div_cell_0.half_add_0.sg13g2_xor2_1_0.VDD"
equiv "VDD" "3bit_freq_divider_1.freq_div_cell_0.half_add_0.sg13g2_and2_1_0.VDD"
equiv "VDD" "3bit_freq_divider_1.freq_div_cell_0.sg13g2_xor2_1_0.VDD"
equiv "VDD" "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.sg13g2_inv_1_0.VDD"
equiv "VDD" "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.sg13g2_dfrbp_1_0.VDD"
equiv "VDD" "3bit_freq_divider_1.sg13g2_tiehi_1.VDD"
equiv "VDD" "3bit_freq_divider_1.sg13g2_tiehi_0.VDD"
equiv "VDD" "3bit_freq_divider_1.sg13g2_or3_1_0.VDD"
equiv "VDD" "3bit_freq_divider_1.dff_nclk_0.sg13g2_inv_1_0.VDD"
equiv "VDD" "3bit_freq_divider_1.dff_nclk_0.sg13g2_dfrbp_1_0.VDD"
equiv "VDD" "3bit_freq_divider_1.sg13g2_nand2_1_0.VDD"
equiv "VDD" "3bit_freq_divider_1.VDD"
equiv "VDD" "3bit_freq_divider_0.freq_div_cell_2.half_add_0.sg13g2_xor2_1_0.VDD"
equiv "VDD" "3bit_freq_divider_0.freq_div_cell_2.half_add_0.sg13g2_and2_1_0.VDD"
equiv "VDD" "3bit_freq_divider_0.freq_div_cell_2.sg13g2_xor2_1_0.VDD"
equiv "VDD" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.sg13g2_inv_1_0.VDD"
equiv "VDD" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.sg13g2_dfrbp_1_0.VDD"
equiv "VDD" "3bit_freq_divider_0.freq_div_cell_1.half_add_0.sg13g2_xor2_1_0.VDD"
equiv "VDD" "3bit_freq_divider_0.freq_div_cell_1.half_add_0.sg13g2_and2_1_0.VDD"
equiv "VDD" "3bit_freq_divider_0.freq_div_cell_1.sg13g2_xor2_1_0.VDD"
equiv "VDD" "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.sg13g2_inv_1_0.VDD"
equiv "VDD" "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.sg13g2_dfrbp_1_0.VDD"
equiv "VDD" "3bit_freq_divider_0.freq_div_cell_0.half_add_0.sg13g2_xor2_1_0.VDD"
equiv "VDD" "3bit_freq_divider_0.freq_div_cell_0.half_add_0.sg13g2_and2_1_0.VDD"
equiv "VDD" "3bit_freq_divider_0.freq_div_cell_0.sg13g2_xor2_1_0.VDD"
equiv "VDD" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.sg13g2_inv_1_0.VDD"
equiv "VDD" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.sg13g2_dfrbp_1_0.VDD"
equiv "VDD" "3bit_freq_divider_0.sg13g2_tiehi_1.VDD"
equiv "VDD" "3bit_freq_divider_0.sg13g2_tiehi_0.VDD"
equiv "VDD" "3bit_freq_divider_0.sg13g2_or3_1_0.VDD"
equiv "VDD" "3bit_freq_divider_0.dff_nclk_0.sg13g2_inv_1_0.VDD"
equiv "VDD" "3bit_freq_divider_0.dff_nclk_0.sg13g2_dfrbp_1_0.VDD"
equiv "VDD" "3bit_freq_divider_0.sg13g2_nand2_1_0.VDD"
equiv "VDD" "3bit_freq_divider_0.VDD"
equiv "VDD" "PFD_0.VDD"
substrate "VSS" 0 0 71036 14441 m4 0 0 0 0 21353318 317898 8299653 109662 75688894 239356 258107772 486776 107745599 265090 72843232 178976 53687592 261744
equiv "VSS" "loop_filter_0.VN"
equiv "VSS" "charge_pump_0.VN"
equiv "VSS" "Bias_gen_0.VNB"
equiv "VSS" "vco_wob_0.VGND"
equiv "VSS" "sg13g2_inv_1_0.VSS"
equiv "VSS" "3bit_freq_divider_1.freq_div_cell_2.half_add_0.sg13g2_xor2_1_0.VSS"
equiv "VSS" "3bit_freq_divider_1.freq_div_cell_2.half_add_0.sg13g2_and2_1_0.VSS"
equiv "VSS" "3bit_freq_divider_1.freq_div_cell_2.sg13g2_xor2_1_0.VSS"
equiv "VSS" "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.sg13g2_inv_1_0.VSS"
equiv "VSS" "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.sg13g2_dfrbp_1_0.VSS"
equiv "VSS" "3bit_freq_divider_1.freq_div_cell_1.half_add_0.sg13g2_xor2_1_0.VSS"
equiv "VSS" "3bit_freq_divider_1.freq_div_cell_1.half_add_0.sg13g2_and2_1_0.VSS"
equiv "VSS" "3bit_freq_divider_1.freq_div_cell_1.sg13g2_xor2_1_0.VSS"
equiv "VSS" "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.sg13g2_inv_1_0.VSS"
equiv "VSS" "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.sg13g2_dfrbp_1_0.VSS"
equiv "VSS" "3bit_freq_divider_1.freq_div_cell_0.half_add_0.sg13g2_xor2_1_0.VSS"
equiv "VSS" "3bit_freq_divider_1.freq_div_cell_0.half_add_0.sg13g2_and2_1_0.VSS"
equiv "VSS" "3bit_freq_divider_1.freq_div_cell_0.sg13g2_xor2_1_0.VSS"
equiv "VSS" "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.sg13g2_inv_1_0.VSS"
equiv "VSS" "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.sg13g2_dfrbp_1_0.VSS"
equiv "VSS" "3bit_freq_divider_1.sg13g2_tiehi_1.VSS"
equiv "VSS" "3bit_freq_divider_1.sg13g2_tiehi_0.VSS"
equiv "VSS" "3bit_freq_divider_1.sg13g2_or3_1_0.VSS"
equiv "VSS" "3bit_freq_divider_1.dff_nclk_0.sg13g2_inv_1_0.VSS"
equiv "VSS" "3bit_freq_divider_1.dff_nclk_0.sg13g2_dfrbp_1_0.VSS"
equiv "VSS" "3bit_freq_divider_1.sg13g2_nand2_1_0.VSS"
equiv "VSS" "3bit_freq_divider_1.VSS"
equiv "VSS" "3bit_freq_divider_0.freq_div_cell_2.half_add_0.sg13g2_xor2_1_0.VSS"
equiv "VSS" "3bit_freq_divider_0.freq_div_cell_2.half_add_0.sg13g2_and2_1_0.VSS"
equiv "VSS" "3bit_freq_divider_0.freq_div_cell_2.sg13g2_xor2_1_0.VSS"
equiv "VSS" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.sg13g2_inv_1_0.VSS"
equiv "VSS" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.sg13g2_dfrbp_1_0.VSS"
equiv "VSS" "3bit_freq_divider_0.freq_div_cell_1.half_add_0.sg13g2_xor2_1_0.VSS"
equiv "VSS" "3bit_freq_divider_0.freq_div_cell_1.half_add_0.sg13g2_and2_1_0.VSS"
equiv "VSS" "3bit_freq_divider_0.freq_div_cell_1.sg13g2_xor2_1_0.VSS"
equiv "VSS" "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.sg13g2_inv_1_0.VSS"
equiv "VSS" "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.sg13g2_dfrbp_1_0.VSS"
equiv "VSS" "3bit_freq_divider_0.freq_div_cell_0.half_add_0.sg13g2_xor2_1_0.VSS"
equiv "VSS" "3bit_freq_divider_0.freq_div_cell_0.half_add_0.sg13g2_and2_1_0.VSS"
equiv "VSS" "3bit_freq_divider_0.freq_div_cell_0.sg13g2_xor2_1_0.VSS"
equiv "VSS" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.sg13g2_inv_1_0.VSS"
equiv "VSS" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.sg13g2_dfrbp_1_0.VSS"
equiv "VSS" "3bit_freq_divider_0.sg13g2_tiehi_1.VSS"
equiv "VSS" "3bit_freq_divider_0.sg13g2_tiehi_0.VSS"
equiv "VSS" "3bit_freq_divider_0.sg13g2_or3_1_0.VSS"
equiv "VSS" "3bit_freq_divider_0.dff_nclk_0.sg13g2_inv_1_0.VSS"
equiv "VSS" "3bit_freq_divider_0.dff_nclk_0.sg13g2_dfrbp_1_0.VSS"
equiv "VSS" "3bit_freq_divider_0.sg13g2_nand2_1_0.VSS"
equiv "VSS" "3bit_freq_divider_0.VSS"
equiv "VSS" "PFD_0.VSS"
cap "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.nQ" "a_62270_20543#" 0.0736947
cap "3bit_freq_divider_0.dff_nclk_0.nRST" "3bit_freq_divider_0.sg13g2_or3_1_0.B" 0.745603
cap "a_62654_20215#" "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.Q" 19.8444
cap "m5_17331_2744#" "Y1" 408.423
cap "a_64383_23434#" "a_64464_23052#" 3.9443
cap "a_64383_23889#" "a_64419_23326#" 39.5657
cap "a_51693_23075#" "a_51684_22692#" 660.771
cap "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.Q" "a_63463_23728#" 125.189
cap "X2" "a_53738_20514#" 1.21006
cap "m4_17285_2698#" "Y1" 381.703
cap "a_62270_24055#" "a_62900_23691#" 0.090424
cap "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.Q" "a_53350_21129#" 2.70397
cap "a_51648_24041#" "3bit_freq_divider_0.dff_nclk_0.D" 94.4508
cap "charge_pump_0.bias_n" "PFD_0.UP" 1.7137
cap "3bit_freq_divider_0.EN" "VDD" 6406.52
cap "a_53968_22190#" "a_54352_22360#" 6.10793
cap "a_55345_24897#" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 0.0649495
cap "a_53085_40283#" "a_54427_40283#" 0.889089
cap "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.nQ" "3bit_freq_divider_1.dff_nclk_0.nCLK" 25.0318
cap "Y0" "VDD" 554.117
cap "3bit_freq_divider_1.sg13g2_tiehi_1.L_HI" "3bit_freq_divider_1.dff_nclk_0.nCLK" 2.48866
cap "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.nQ" "a_52950_22157#" 216.087
cap "3bit_freq_divider_1.dff_nclk_0.nCLK" "a_62654_20215#" 311.143
cap "a_51648_24438#" "a_51721_24988#" 0.137099
cap "a_63463_23728#" "3bit_freq_divider_1.dff_nclk_0.nRST" 0.143096
cap "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" "a_60967_21478#" 0.0649495
cap "a_61488_21976#" "VDD" 0.151342
cap "a_64424_22294#" "Y2" 0.0385868
cap "PFD_0.VCO_CLK" "CLK_IN" 2.49161
cap "3bit_freq_divider_0.CLK_IN" "vco_wob_0.vctl" 503.488
cap "3bit_freq_divider_0.sg13g2_nand2_1_0.Y" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.Q" 0.392632
cap "a_64383_23889#" "Y1" 7.04342
cap "a_64383_23889#" "a_64383_23434#" 400.267
cap "a_53738_20514#" "a_53722_20214#" 0.387062
cap "3bit_freq_divider_0.EN" "a_53445_20214#" 0.252626
cap "charge_pump_0.bias_p" "VDD" 2670.87
cap "a_61707_23244#" "Y2" 0.017059
cap "a_53065_21935#" "a_53445_21970#" 410.483
cap "a_62221_24117#" "3bit_freq_divider_1.dff_nclk_0.nCLK" 0.279555
cap "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.D" "a_61887_24046#" 4.3584
cap "a_53738_22270#" "a_54504_22015#" 472.481
cap "a_53722_23726#" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.Q" 0.108619
cap "a_52074_23129#" "a_51684_22692#" 3.49307
cap "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.nQ" "VDD" 182.045
cap "3bit_freq_divider_0.dff_nclk_0.nRST" "a_51600_24907#" 12.6742
cap "m6_17427_2840#" "Y1" 1197.58
cap "a_53899_24000#" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.Q" 3.01749
cap "a_62654_20215#" "VDD" 426.009
cap "3bit_freq_divider_1.sg13g2_tiehi_1.L_HI" "VDD" 771.798
cap "a_62119_22361#" "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 0.00365761
cap "a_64464_23052#" "3bit_freq_divider_1.dff_nclk_0.nRST" 1.10466
cap "VDD" "a_61675_22886#" 7.4798
cap "a_53065_23691#" "a_53539_23726#" 0.441522
cap "a_52950_23913#" "a_52950_22157#" 0.292145
cap "a_64384_21091#" "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.Q" 0.00965773
cap "a_52944_43077#" "a_54427_40283#" 0.0256726
cap "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.D" "a_61394_23732#" 356.196
cap "a_53968_23946#" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.Q" 1.44619
cap "a_54434_23148#" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.Q" 460.99
cap "a_52924_22885#" "X1" 22.645
cap "a_53054_23243#" "a_52886_23148#" 0.122716
cap "3bit_freq_divider_0.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" "3bit_freq_divider_0.sg13g2_or3_1_0.B" 0.198688
cap "a_45451_28860#" "PFD_0.DOWN" 0.432629
cap "a_62324_22016#" "a_62270_22299#" 2.93308
cap "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.nQ" "a_61887_22290#" 0.142427
cap "a_64383_23889#" "a_64383_23628#" 23.0201
cap "a_63038_23727#" "Y2" 0.234069
cap "a_55345_24897#" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.D" 1.40991
cap "3bit_freq_divider_1.freq_div_cell_0.Cin" "a_61887_24046#" 0.0471843
cap "3bit_freq_divider_0.EN" "a_61691_20534#" 0.345793
cap "a_52074_23129#" "a_51693_23075#" 2.93308
cap "m5_17331_2744#" "CLK_IN" 422.777
cap "a_53058_43159#" "a_53152_43159#" 428.028
cap "a_53774_23690#" "a_53738_22270#" 0.225617
cap "a_51721_23684#" "X1" 0.0110395
cap "a_64384_24445#" "VDD" 241.049
cap "3bit_freq_divider_0.freq_div_cell_1.Cout" "a_54434_21392#" 11.5444
cap "a_55345_24897#" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.Q" 0.00612459
cap "a_53899_20488#" "VDD" 244.919
cap "a_64383_23889#" "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.Q" 0.406409
cap "a_64384_21091#" "3bit_freq_divider_1.dff_nclk_0.nCLK" 332.583
cap "a_62221_24117#" "VDD" 1.27849
cap "m4_17285_2698#" "CLK_IN" 395.154
cap "a_61061_24990#" "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.Q" 6.67176
cap "a_62654_23727#" "a_62654_21971#" 0.28605
cap "VDD" "a_57311_42591#" 5.76551
cap "a_61707_25000#" "a_61691_24046#" 2.05954
cap "3bit_freq_divider_1.freq_div_cell_0.Cin" "a_61394_23732#" 0.196325
cap "3bit_freq_divider_0.freq_div_cell_0.Cin" "a_56137_24678#" 0.222486
cap "a_64362_24865#" "VDD" 83.4112
cap "VDD" "a_53054_23243#" 0.127627
cap "3bit_freq_divider_0.EN" "a_55862_56737#" 9.92821
cap "3bit_freq_divider_0.sg13g2_or3_1_0.C" "a_51693_23426#" 7.45297
cap "a_54602_24999#" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.Q" 8.87599
cap "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.D" "Y2" 2.27067
cap "a_58453_40283#" "a_59799_40285#" 2.25187
cap "a_64424_22200#" "a_64419_23326#" 0.942192
cap "a_64383_23889#" "3bit_freq_divider_1.dff_nclk_0.nRST" 305.128
cap "nEN" "a_58536_54976#" 1.04359
cap "3bit_freq_divider_0.EN" "a_58734_56203#" 77.2942
cap "VDD" "a_51721_24988#" 85.4251
cap "a_58454_40850#" "vco_wob_0.vctl" 49.9765
cap "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.Q" "a_52886_23148#" 0.664309
cap "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.nQ" "a_53738_22270#" 0.142427
cap "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" "a_61394_21976#" 82.1317
cap "a_64383_23706#" "3bit_freq_divider_1.sg13g2_or3_1_0.C" 3.34536
cap "CLK_OUT" "a_64338_24910#" 0.814931
cap "a_60967_24990#" "a_60967_23234#" 0.257409
cap "a_62119_22361#" "a_62246_22016#" 3.83924
cap "3bit_freq_divider_0.freq_div_cell_0.Cout" "a_53738_20514#" 0.0633674
cap "a_53445_20214#" "a_53899_20488#" 0.090424
cap "a_62119_24117#" "a_61691_22290#" 1.43923
cap "a_61972_21488#" "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.D" 5.17109
cap "a_64338_24910#" "a_64459_24995#" 3.30016
cap "a_61691_20534#" "a_62654_20215#" 23.0201
cap "a_53085_40283#" "a_53147_40413#" 108.184
cap "a_64384_21091#" "VDD" 340.84
cap "3bit_freq_divider_0.dff_nclk_0.nCLK" "X2" 643.661
cap "3bit_freq_divider_0.EN" "3bit_freq_divider_1.freq_div_cell_1.Cout" 15.517
cap "a_52886_24904#" "a_51759_25014#" 1.2152
cap "3bit_freq_divider_0.freq_div_cell_0.Cin" "a_54434_23148#" 120.818
cap "3bit_freq_divider_1.freq_div_cell_0.Cin" "Y2" 0.00258216
cap "a_51685_23725#" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.Q" 0.0378123
cap "3bit_freq_divider_1.sg13g2_or3_1_0.B" "a_63255_21488#" 2.40218
cap "charge_pump_0.bias_n" "a_55948_56737#" 3.32331
cap "charge_pump_0.bias_p" "a_55862_56737#" 330.703
cap "3bit_freq_divider_0.dff_nclk_0.D" "X1" 115.556
cap "a_53054_24999#" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.Q" 0.290726
cap "X1" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.Q" 154.584
cap "m6_17427_2840#" "CLK_IN" 1237.95
cap "VDD" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.Q" 1689.52
cap "3bit_freq_divider_0.dff_nclk_0.nCLK" "a_54324_22015#" 1.98435
cap "a_63426_22886#" "3bit_freq_divider_1.sg13g2_or3_1_0.C" 0.350788
cap "3bit_freq_divider_0.sg13g2_or3_1_0.A" "a_52924_21129#" 106.145
cap "a_53722_21970#" "VDD" 0.288037
cap "a_51721_23684#" "X0" 0.0224152
cap "charge_pump_0.bias_n" "a_58536_54976#" 25.487
cap "charge_pump_0.bias_p" "a_58734_56203#" 38.2155
cap "a_62119_22361#" "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.Q" 1.44619
cap "a_52924_24641#" "a_52950_23913#" 0.188972
cap "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.nQ" "a_53968_20434#" 0.0376716
cap "3bit_freq_divider_0.dff_nclk_0.nRST" "a_53065_21935#" 0.036398
cap "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.Q" "a_53774_21934#" 0.872966
cap "a_55345_24897#" "3bit_freq_divider_0.freq_div_cell_0.Cin" 131.671
cap "a_64424_22200#" "a_64383_23434#" 472.481
cap "3bit_freq_divider_1.dff_nclk_0.D" "a_64424_22294#" 0.0249181
cap "a_54504_22015#" "a_53899_22244#" 0.942192
cap "a_53702_24124#" "X0" 0.0518062
cap "3bit_freq_divider_0.dff_nclk_0.nCLK" "a_53539_23726#" 2.00781
cap "a_53065_20179#" "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.nQ" 57.0958
cap "a_54427_40283#" "a_55769_40283#" 0.644918
cap "Y0" "m2_17285_2698#" 3.58768
cap "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.Q" "a_61691_24046#" 0.872966
cap "a_52886_21392#" "3bit_freq_divider_0.sg13g2_or3_1_0.C" 0.203876
cap "a_64419_23326#" "Y1" 3.42215
cap "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.nQ" "X1" 0.276747
cap "3bit_freq_divider_0.sg13g2_tiehi_1.L_HI" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.Q" 428.918
cap "a_51759_25014#" "PFD_0.VCO_CLK" 3.38938
cap "a_54747_49259#" "PFD_0.UP" 0.0971173
cap "a_64419_23326#" "a_64383_23434#" 660.771
cap "a_62119_20605#" "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.Q" 1.44619
cap "3bit_freq_divider_0.dff_nclk_0.nCLK" "a_53722_20214#" 0.833811
cap "a_55742_43159#" "vco_wob_0.vctl" 1.30945
cap "a_53152_43159#" "vco_wob_0.vctl" 22.8239
cap "a_61887_22290#" "a_61887_24046#" 0.210849
cap "m7_16847_2260#" "m6_17427_2840#" 25517.7
cap "a_55770_40850#" "a_55836_43159#" 0.0380714
cap "3bit_freq_divider_0.dff_nclk_0.D" "3bit_freq_divider_0.sg13g2_or3_1_0.A" 0.106576
cap "a_62879_22369#" "Y2" 0.140941
cap "a_62119_22361#" "a_62270_22299#" 702.62
cap "3bit_freq_divider_0.CLK_IN" "a_58454_40850#" 20.5594
cap "a_62900_20179#" "Y2" 0.172269
cap "a_52944_43077#" "a_53147_40413#" 402.063
cap "a_53968_22190#" "VDD" 318.543
cap "a_64424_22200#" "a_64383_23628#" 177.665
cap "a_62848_20215#" "a_62900_20179#" 0.210528
cap "m2_16847_2260#" "m3_16847_2260#" 206300
cap "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" "a_55086_21975#" 1.03216
cap "a_62119_22361#" "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.D" 4.0753
cap "VDD" "a_53054_21487#" 0.127627
cap "3bit_freq_divider_0.sg13g2_or3_1_0.C" "a_52119_23653#" 0.691583
cap "a_54504_22015#" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.D" 356.196
cap "3bit_freq_divider_1.dff_nclk_0.nCLK" "a_62119_20605#" 327.318
cap "a_63426_24642#" "VDD" 209.435
cap "CLK_OUT" "m5_17331_2744#" 408.423
cap "3bit_freq_divider_0.freq_div_cell_0.Cout" "a_54472_21129#" 10.1108
cap "a_52924_24641#" "3bit_freq_divider_0.sg13g2_or3_1_0.C" 106.62
cap "3bit_freq_divider_0.freq_div_cell_0.Cout" "a_54472_22885#" 0.476559
cap "a_63255_25000#" "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.D" 3.35846
cap "a_64419_23326#" "a_64383_23628#" 43.0428
cap "3bit_freq_divider_0.dff_nclk_0.D" "X0" 123.797
cap "m3_17285_2698#" "X0" 302.238
cap "a_62246_23772#" "3bit_freq_divider_1.dff_nclk_0.nCLK" 1.98435
cap "CLK_OUT" "m4_17285_2698#" 381.703
cap "VDD" "a_53022_43738#" 13186.2
cap "a_52808_23551#" "VDD" -8.39719e-18
cap "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.Q" "a_61394_21976#" 0.0963297
cap "a_64383_23434#" "Y1" 4.21154
cap "a_53065_20179#" "a_52924_21129#" 0.154814
cap "3bit_freq_divider_0.dff_nclk_0.nRST" "a_51684_22692#" 126.001
cap "a_61878_22886#" "3bit_freq_divider_1.freq_div_cell_0.Cout" 0.476559
cap "a_51648_21103#" "VDD" 340.512
cap "a_62900_21935#" "a_61691_22290#" 43.244
cap "a_61488_21976#" "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 1.03216
cap "a_60967_24990#" "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.Q" 0.00612459
cap "a_53065_21935#" "a_53774_20178#" 0.0121519
cap "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.nQ" "a_53899_22244#" 0.0736947
cap "a_64424_22200#" "3bit_freq_divider_1.dff_nclk_0.nRST" 348.823
cap "a_60385_24947#" "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.Q" 0.460348
cap "a_63255_23244#" "3bit_freq_divider_1.dff_nclk_0.nCLK" 102.23
cap "a_55086_20219#" "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 1.03216
cap "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.nQ" "X0" 4.7764
cap "a_61061_23234#" "3bit_freq_divider_1.sg13g2_nand2_1_0.Y" 0.882104
cap "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" "a_55345_21385#" 0.255132
cap "a_62119_20605#" "VDD" 298.2
cap "a_61887_22290#" "Y2" 4.39302
cap "a_64419_23326#" "3bit_freq_divider_1.dff_nclk_0.nRST" 164.572
cap "a_62270_22299#" "a_61394_21976#" 0.942192
cap "3bit_freq_divider_0.dff_nclk_0.nRST" "a_51693_23075#" 164.421
cap "CLK_OUT" "a_64383_23889#" 6.78633
cap "a_64383_23628#" "Y1" 1.31484
cap "a_63038_23727#" "a_62654_23727#" 0.441522
cap "a_62246_23772#" "VDD" 0.908164
cap "a_64383_23434#" "a_64383_23628#" 449.849
cap "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.Q" "a_52950_22157#" 0.532918
cap "a_61394_21976#" "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.D" 356.196
cap "a_63520_23244#" "3bit_freq_divider_1.dff_nclk_0.nCLK" 0.422023
cap "3bit_freq_divider_1.freq_div_cell_0.Cout" "a_61887_20534#" 0.0633674
cap "a_63426_21130#" "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.Q" 10.1108
cap "3bit_freq_divider_0.freq_div_cell_0.Cout" "3bit_freq_divider_0.dff_nclk_0.nCLK" 323.66
cap "a_54434_24904#" "a_54602_24999#" 0.122716
cap "Y2" "a_61878_24642#" 0.894249
cap "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.Q" "Y1" 180.129
cap "a_61878_21130#" "a_61707_21488#" 365.347
cap "CLK_OUT" "m6_17427_2840#" 1197.58
cap "a_62270_24055#" "a_61691_24046#" 43.042
cap "VDD" "PFD_0.UP" 826.638
cap "a_62221_20605#" "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.D" 0.250469
cap "a_53774_23690#" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 337.309
cap "a_51648_24438#" "PFD_0.VCO_CLK" 116.363
cap "3bit_freq_divider_1.freq_div_cell_0.Cout" "a_61707_21488#" 120.818
cap "a_53702_20612#" "VDD" 1.34032
cap "a_63255_23244#" "VDD" 258.348
cap "a_53086_40850#" "a_53022_43738#" 63.7144
cap "a_61707_25000#" "3bit_freq_divider_1.sg13g2_tiehi_1.L_HI" 120.818
cap "X1" "3bit_freq_divider_0.sg13g2_or3_1_0.B" 278.317
cap "a_63255_23244#" "a_63463_21972#" 0.0665965
cap "a_51684_22692#" "a_51631_22774#" 450.057
cap "a_63426_22886#" "Y2" 6.56546
cap "3bit_freq_divider_0.freq_div_cell_0.Cout" "a_55485_23233#" 2.04495
cap "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.D" "a_62654_23727#" 0.162184
cap "a_58515_40413#" "vco_wob_0.vctl" 22.674
cap "a_52950_20401#" "VDD" 233.099
cap "a_63426_21130#" "3bit_freq_divider_1.dff_nclk_0.nCLK" 34.4903
cap "m1_17285_2698#" "Y1" 4.60127
cap "Y1" "3bit_freq_divider_1.dff_nclk_0.nRST" 7.60776
cap "a_54427_40283#" "a_54489_40413#" 129.914
cap "3bit_freq_divider_1.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" "a_64424_22294#" 1.03216
cap "a_53899_24000#" "a_53065_23691#" 39.5657
cap "a_64383_23434#" "3bit_freq_divider_1.dff_nclk_0.nRST" 126.001
cap "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.D" "3bit_freq_divider_0.freq_div_cell_0.Cout" 6.80536
cap "a_45658_27900#" "CLK_IN" 0.0975806
cap "3bit_freq_divider_0.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" "a_51684_22692#" 14.7313
cap "3bit_freq_divider_0.dff_nclk_0.nCLK" "a_54352_22360#" 0.281802
cap "3bit_freq_divider_0.freq_div_cell_0.Cin" "a_56038_24617#" 5.18052
cap "a_52886_24904#" "a_52886_23148#" 0.369705
cap "charge_pump_0.bias_p" "charge_pump_0.vout" 24.0189
cap "3bit_freq_divider_1.sg13g2_or3_1_0.B" "a_62654_21971#" 0.617974
cap "3bit_freq_divider_0.dff_nclk_0.nRST" "a_52074_23129#" 0.522417
cap "a_54434_24904#" "VDD" 275.642
cap "a_53774_23690#" "a_54472_24641#" 0.609523
cap "a_51693_23075#" "a_51631_22774#" 42.5474
cap "a_52886_21392#" "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.Q" 122.482
cap "a_53445_23726#" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.Q" 6.1284
cap "a_54898_24641#" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.Q" 2.07286
cap "a_61691_20534#" "a_62119_20605#" 53.1407
cap "a_60531_21028#" "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.D" 0.0323547
cap "a_51684_22692#" "a_51684_22284#" 472.481
cap "a_54504_22015#" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.Q" 0.0963297
cap "3bit_freq_divider_0.sg13g2_or3_1_0.A" "3bit_freq_divider_0.sg13g2_or3_1_0.B" 721.018
cap "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.Q" "a_62119_24117#" 1.44619
cap "a_52065_24890#" "a_51759_25014#" 8.53183
cap "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.Q" "a_54252_22015#" 0.253321
cap "a_54357_49278#" "a_54842_49733#" 3.11158
cap "3bit_freq_divider_0.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" "a_51693_23075#" 2.04733
cap "a_64383_23628#" "3bit_freq_divider_1.dff_nclk_0.nRST" 326.805
cap "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.Q" "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 1.63486
cap "a_48909_28913#" "PFD_0.UP" 0.432629
cap "a_53539_21970#" "3bit_freq_divider_0.dff_nclk_0.nCLK" 2.41843
cap "a_63426_21130#" "VDD" 209.528
cap "a_54434_24904#" "3bit_freq_divider_0.sg13g2_tiehi_1.L_HI" 120.818
cap "a_53054_24999#" "a_52886_24904#" 0.122716
cap "a_63426_21130#" "a_63463_21972#" 0.069066
cap "VDD" "a_52886_24904#" 281.153
cap "a_61887_24046#" "3bit_freq_divider_1.sg13g2_or3_1_0.C" 0.0230438
cap "3bit_freq_divider_1.dff_nclk_0.nCLK" "a_63463_23728#" 3.58457
cap "3bit_freq_divider_1.freq_div_cell_0.Cout" "a_61691_22290#" 0.114657
cap "m7_16847_2260#" "Y1" 1409.76
cap "a_55831_40413#" "VDD" 1086.31
cap "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.Q" "3bit_freq_divider_1.dff_nclk_0.nRST" 2.57148
cap "a_53774_23690#" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.D" 14.4636
cap "a_63520_21488#" "Y2" 8.69146
cap "a_64338_24910#" "VDD" 8.15616
cap "a_58426_43159#" "vco_wob_0.vctl" 1.30817
cap "a_61878_22886#" "3bit_freq_divider_1.dff_nclk_0.nCLK" 0.193606
cap "X0" "3bit_freq_divider_0.sg13g2_or3_1_0.B" 0.0640453
cap "m6_60810_42209#" "a_57178_43159#" 85.1124
cap "a_51693_23075#" "a_51684_22284#" 0.942192
cap "3bit_freq_divider_0.CLK_IN" "a_60967_21478#" 3.01182
cap "a_51693_23426#" "a_52074_23051#" 3.83924
cap "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.Q" "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.nQ" 0.709531
cap "a_53738_20514#" "VDD" 193.862
cap "a_53774_23690#" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.Q" 0.872966
cap "a_53065_23691#" "a_52886_23148#" 0.0256146
cap "a_56013_24979#" "a_56137_24678#" 108.64
cap "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.Q" "a_61675_22886#" 2.07286
cap "3bit_freq_divider_0.dff_nclk_0.nRST" "a_53445_21970#" 0.025234
cap "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.nQ" "Y2" 43.6467
cap "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.Q" "a_53738_22270#" 7.22997
cap "a_52924_22885#" "a_52950_23913#" 0.069066
cap "a_55941_24882#" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.D" 0.0403645
cap "a_61887_20534#" "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.Q" 1.89521
cap "a_61488_21976#" "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.D" 0.0155532
cap "a_58515_40413#" "3bit_freq_divider_0.CLK_IN" 830.944
cap "a_52808_21795#" "VDD" 2.79906e-18
cap "3bit_freq_divider_0.CLK_IN" "a_55345_21385#" 3.01182
cap "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" "3bit_freq_divider_1.sg13g2_nand2_1_0.Y" 106.399
cap "3bit_freq_divider_0.dff_nclk_0.nCLK" "a_53702_22368#" 0.287098
cap "VDD" "PFD_0.VCO_CLK" 1823.27
cap "a_51648_24041#" "a_51684_22692#" 400.267
cap "3bit_freq_divider_0.dff_nclk_0.nCLK" "3bit_freq_divider_0.sg13g2_nand2_1_0.Y" 239.075
cap "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" "a_54434_23148#" 0.327347
cap "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.Q" "a_61707_21488#" 460.99
cap "a_54428_40850#" "VDD" 14.5707
cap "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.nQ" "a_53774_23690#" 0.0555845
cap "a_62900_21935#" "a_63038_21971#" 4.96542
cap "a_54352_24116#" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.Q" 0.0283453
cap "a_63463_23728#" "VDD" 234.896
cap "m1_17285_2698#" "CLK_IN" 10.6078
cap "a_53899_24000#" "a_53738_24026#" 660.771
cap "3bit_freq_divider_0.EN" "a_59097_54704#" 35.6061
cap "nEN" "a_56742_53480#" 280.415
cap "a_63463_23728#" "a_63463_21972#" 0.292145
cap "a_62900_23691#" "a_62654_21971#" 0.024096
cap "3bit_freq_divider_0.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" "a_52074_23129#" 0.17406
cap "a_53065_23691#" "VDD" 443.726
cap "a_57173_40413#" "a_55769_40283#" 0.356634
cap "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.nQ" "a_62654_20215#" 57.0958
cap "3bit_freq_divider_1.dff_nclk_0.nCLK" "a_61887_20534#" 182.087
cap "a_53445_20214#" "a_53738_20514#" 43.0574
cap "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.nQ" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.Q" 27.1217
cap "a_64383_23706#" "3bit_freq_divider_1.dff_nclk_0.D" 124.092
cap "a_61878_22886#" "VDD" 213.214
cap "a_61691_24046#" "a_61488_23732#" 0.0364215
cap "3bit_freq_divider_0.sg13g2_nand2_1_0.Y" "a_55485_23233#" 0.882104
cap "3bit_freq_divider_0.freq_div_cell_0.Cin" "a_54504_22015#" 0.144888
cap "a_53968_23946#" "a_53738_24026#" 130.676
cap "3bit_freq_divider_0.dff_nclk_0.nCLK" "a_53899_24000#" 173.115
cap "a_53774_20178#" "a_54504_20259#" 177.665
cap "Y2" "3bit_freq_divider_1.sg13g2_or3_1_0.C" 9.00005
cap "a_61394_20220#" "3bit_freq_divider_1.freq_div_cell_0.Cout" 0.144888
cap "a_51648_24041#" "a_51693_23075#" 39.5657
cap "a_61675_22886#" "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.D" 1.3917
cap "3bit_freq_divider_1.dff_nclk_0.nCLK" "a_61707_21488#" 5.72339
cap "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.D" "3bit_freq_divider_0.sg13g2_nand2_1_0.Y" 50.6723
cap "a_55485_24989#" "VDD" 1.92135
cap "a_53968_23946#" "3bit_freq_divider_0.dff_nclk_0.nCLK" 325.175
cap "VDD" "a_55948_56737#" 315.732
cap "a_52924_22885#" "3bit_freq_divider_0.sg13g2_or3_1_0.C" 0.350788
cap "a_55742_43159#" "a_53152_43159#" 0.0232185
cap "X0" "a_51600_24907#" 4.9881
cap "a_55345_24897#" "a_56013_24979#" 0.210194
cap "a_53147_40413#" "a_54489_40413#" 357.141
cap "a_61887_22290#" "a_62654_23727#" 0.0280781
cap "a_58653_42591#" "vco_wob_0.vctl" 83.3649
cap "a_52114_22293#" "VDD" 0.00400202
cap "VDD" "a_58536_54976#" 980.457
cap "a_58426_43159#" "3bit_freq_divider_0.CLK_IN" 413.099
cap "a_46749_30782#" "a_45451_28860#" 0.412243
cap "charge_pump_0.bias_n" "a_56742_53480#" 55.9156
cap "a_54472_21129#" "VDD" 213.214
cap "charge_pump_0.bias_p" "a_59097_54704#" 47.2634
cap "CLK_OUT" "Y1" 14.7782
cap "3bit_freq_divider_0.freq_div_cell_0.Cin" "a_53774_23690#" 0.114657
cap "a_61887_24046#" "a_61394_23732#" 472.481
cap "a_54472_22885#" "VDD" 213.214
cap "a_48909_28913#" "PFD_0.VCO_CLK" 151.405
cap "a_52886_21392#" "3bit_freq_divider_0.EN" 0.0148892
cap "a_55485_24989#" "3bit_freq_divider_0.sg13g2_tiehi_1.L_HI" 8.32553
cap "X2" "a_53722_20214#" 0.122456
cap "a_61887_20534#" "VDD" 193.862
cap "3bit_freq_divider_0.dff_nclk_0.D" "a_52950_23913#" 0.0128673
cap "m7_16847_2260#" "CLK_IN" 1449.46
cap "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.D" "3bit_freq_divider_1.sg13g2_nand2_1_0.Y" 50.6723
cap "a_57084_43159#" "a_57178_43159#" 426.649
cap "a_64459_24995#" "Y1" 1.02188
cap "a_54400_43159#" "a_53022_43738#" 197.228
cap "a_53702_24124#" "3bit_freq_divider_0.sg13g2_or3_1_0.C" 0.00403083
cap "a_55345_23141#" "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.Q" 0.00612459
cap "a_47954_28913#" "PFD_0.VCO_CLK" 1244.36
cap "a_52950_23913#" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.Q" 0.532918
cap "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.Q" "a_61691_22290#" 0.872966
cap "3bit_freq_divider_0.EN" "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 1.47356
cap "a_55941_24882#" "3bit_freq_divider_0.freq_div_cell_0.Cin" 2.28765
cap "a_61707_21488#" "VDD" 267.604
cap "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.Q" "a_62879_24125#" 0.321774
cap "a_55969_42591#" "a_54494_43159#" 31.5346
cap "a_54427_40283#" "vco_wob_0.vctl" 1.32615
cap "3bit_freq_divider_0.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" "a_51708_21413#" 0.0541984
cap "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.nQ" "a_62270_24055#" 0.0736947
cap "a_53899_24000#" "a_54504_23771#" 0.942192
cap "a_53065_21935#" "X1" 2.13958
cap "a_54898_21129#" "VDD" 7.4798
cap "a_57111_40283#" "VDD" 1362.02
cap "a_58515_40413#" "a_58454_40850#" 32.4264
cap "3bit_freq_divider_0.dff_nclk_0.nCLK" "a_52886_23148#" 102.23
cap "a_62270_20543#" "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.D" 0.286174
cap "a_63426_22886#" "a_62654_23727#" 0.0198593
cap "a_53968_23946#" "a_54504_23771#" 458.251
cap "CLK_OUT" "a_64383_23628#" 0.452576
cap "a_53774_21934#" "a_53968_22190#" 53.1407
cap "a_61972_25000#" "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.D" 5.17109
cap "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.nQ" "a_52950_23913#" 216.087
cap "3bit_freq_divider_1.dff_nclk_0.nCLK" "a_61691_22290#" 355.687
cap "a_61887_24046#" "Y2" 4.39302
cap "a_64383_23889#" "VDD" 419.739
cap "a_54434_24904#" "a_54898_24641#" 10.3958
cap "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.Q" "a_53899_22244#" 4.556
cap "a_60479_25023#" "a_60385_24717#" 8.53183
cap "a_53738_24026#" "VDD" 221.505
cap "a_61061_24990#" "VDD" 1.92281
cap "CLK_OUT" "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.Q" 0.187228
cap "3bit_freq_divider_0.dff_nclk_0.D" "3bit_freq_divider_0.sg13g2_or3_1_0.C" 5.31351
cap "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" "3bit_freq_divider_1.sg13g2_nand2_1_0.Y" 105.207
cap "3bit_freq_divider_0.dff_nclk_0.nCLK" "VDD" 2901.91
cap "3bit_freq_divider_0.sg13g2_or3_1_0.C" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.Q" 0.246633
cap "3bit_freq_divider_1.dff_nclk_0.D" "a_64714_21414#" 0.169595
cap "a_63255_25000#" "3bit_freq_divider_1.sg13g2_or3_1_0.C" 233.566
cap "3bit_freq_divider_0.CLK_IN" "a_58653_42591#" 244.799
cap "a_53738_24026#" "3bit_freq_divider_0.sg13g2_tiehi_1.L_HI" 0.0633674
cap "CLK_OUT" "m1_17285_2698#" 4.60127
cap "a_64384_24445#" "a_64398_24796#" 3.34233
cap "a_61394_20220#" "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.Q" 0.0963297
cap "CLK_OUT" "3bit_freq_divider_1.dff_nclk_0.nRST" 77.4848
cap "a_61691_20534#" "a_61887_20534#" 450.473
cap "VDD" "a_55485_23233#" 1.27597
cap "a_55862_56737#" "a_55948_56737#" 60.8999
cap "a_62246_20260#" "a_62119_20605#" 3.83924
cap "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.Q" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.D" 0.0906849
cap "nEN" "charge_pump_0.bias_n" 68.689
cap "a_61691_22290#" "VDD" 688.129
cap "3bit_freq_divider_0.dff_nclk_0.nCLK" "3bit_freq_divider_0.sg13g2_tiehi_1.L_HI" 2.48866
cap "a_51684_22692#" "X1" 38.7264
cap "3bit_freq_divider_0.sg13g2_or3_1_0.C" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.nQ" 3.80639
cap "a_64362_24865#" "a_64398_24796#" 148.683
cap "a_64459_24995#" "3bit_freq_divider_1.dff_nclk_0.nRST" 8.10936
cap "a_55086_23731#" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 1.03216
cap "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.D" "VDD" 943.698
cap "a_52065_24890#" "VDD" 8.15229
cap "a_61691_20534#" "a_61707_21488#" 2.05954
cap "a_64383_23706#" "3bit_freq_divider_1.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 0.217575
cap "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.nQ" "3bit_freq_divider_0.sg13g2_or3_1_0.B" 0.295596
cap "3bit_freq_divider_0.dff_nclk_0.nCLK" "a_53445_20214#" 262.921
cap "a_61394_20220#" "3bit_freq_divider_1.dff_nclk_0.nCLK" 372.588
cap "a_54504_20259#" "a_54352_20604#" 0.0256716
cap "a_58734_56203#" "a_58536_54976#" 190.761
cap "charge_pump_0.vout" "PFD_0.UP" 0.381993
cap "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.Q" "a_55485_21477#" 6.67176
cap "3bit_freq_divider_0.dff_nclk_0.nRST" "a_51631_22774#" 326.699
cap "3bit_freq_divider_1.dff_nclk_0.D" "3bit_freq_divider_1.sg13g2_or3_1_0.C" 5.31351
cap "a_51693_23075#" "X1" 12.8449
cap "a_63038_23727#" "a_62900_23691#" 4.96542
cap "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.Q" "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.nQ" 27.1217
cap "a_54504_23771#" "VDD" 385.308
cap "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.Q" "a_62246_23772#" 0.579365
cap "a_53445_23726#" "a_53065_23691#" 410.483
cap "3bit_freq_divider_0.dff_nclk_0.nRST" "3bit_freq_divider_0.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 162.092
cap "a_53899_20488#" "a_54324_20259#" 1.41939
cap "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.Q" "3bit_freq_divider_0.freq_div_cell_1.Cout" 222.302
cap "CLK_OUT" "m7_16847_2260#" 1409.76
cap "a_53065_21935#" "a_53065_20179#" 0.28605
cap "a_56013_24979#" "a_56038_24617#" 19.517
cap "a_64384_21091#" "3bit_freq_divider_1.sg13g2_or3_1_0.A" 313.173
cap "a_54504_23771#" "3bit_freq_divider_0.sg13g2_tiehi_1.L_HI" 0.144888
cap "a_61394_20220#" "VDD" 369.951
cap "a_53147_40413#" "vco_wob_0.vctl" 40.3841
cap "a_62654_23727#" "3bit_freq_divider_1.sg13g2_or3_1_0.C" 2.36332
cap "a_63255_23244#" "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.Q" 122.482
cap "3bit_freq_divider_0.dff_nclk_0.nRST" "a_51684_22284#" 348.745
cap "a_52950_23913#" "3bit_freq_divider_0.sg13g2_or3_1_0.B" 0.308843
cap "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.nQ" "a_62119_20605#" 0.0376716
cap "a_51684_22692#" "X0" 7.50576
cap "3bit_freq_divider_1.freq_div_cell_1.Cout" "a_61707_21488#" 11.5444
cap "3bit_freq_divider_0.dff_nclk_0.nRST" "a_53350_24641#" 0.0418425
cap "a_55086_23731#" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.D" 0.0155532
cap "a_64424_22200#" "VDD" 369.951
cap "a_63223_24642#" "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.Q" 2.70888
cap "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.Q" "a_52924_21129#" 10.1108
cap "a_64424_22200#" "a_63463_21972#" 0.0446528
cap "3bit_freq_divider_0.CLK_IN" "a_54434_21392#" 0.199489
cap "a_52074_23129#" "X1" 0.404338
cap "3bit_freq_divider_0.dff_nclk_0.nCLK" "a_53350_21129#" 2.34036
cap "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.D" "3bit_freq_divider_1.sg13g2_nand2_1_0.Y" 47.2641
cap "3bit_freq_divider_0.dff_nclk_0.nCLK" "a_53350_22885#" 2.34036
cap "a_52924_24641#" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.Q" 22.4591
cap "a_51693_23075#" "X0" 6.46579
cap "a_64419_23326#" "VDD" 244.6
cap "a_61691_24046#" "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 337.309
cap "vco_wob_0.vctl" "a_60528_49446#" 15.4461
cap "3bit_freq_divider_1.dff_nclk_0.nCLK" "Y1" 237.981
cap "a_64383_23434#" "3bit_freq_divider_1.dff_nclk_0.nCLK" 0.0378995
cap "VDD" "a_55770_40850#" 14.7493
cap "a_53285_42591#" "a_53022_43738#" 20.3582
cap "3bit_freq_divider_0.freq_div_cell_0.Cout" "a_54898_22885#" 0.387655
cap "3bit_freq_divider_0.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" "a_51631_22774#" 338.328
cap "a_63255_23244#" "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.D" 3.35846
cap "a_63223_24642#" "3bit_freq_divider_1.dff_nclk_0.nRST" 0.0418425
cap "a_60385_24947#" "VDD" 118.582
cap "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.D" "a_61675_24642#" 1.3917
cap "a_64714_21414#" "3bit_freq_divider_1.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 0.0541984
cap "a_53774_21934#" "a_53738_20514#" 0.225617
cap "a_52886_21392#" "a_53054_21487#" 0.122716
cap "3bit_freq_divider_0.sg13g2_or3_1_0.C" "3bit_freq_divider_0.sg13g2_or3_1_0.B" 1004.14
cap "3bit_freq_divider_1.dff_nclk_0.nCLK" "a_63038_21971#" 2.41843
cap "3bit_freq_divider_0.dff_nclk_0.nRST" "a_51648_24041#" 305.128
cap "a_53722_21970#" "a_53738_22270#" 0.387062
cap "a_51622_24863#" "3bit_freq_divider_0.dff_nclk_0.D" 0.031893
cap "a_63255_25000#" "Y2" 27.0937
cap "a_54504_22015#" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 82.1317
cap "a_53968_22190#" "a_54252_22015#" 1.06092
cap "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.D" "a_53350_21129#" 0.00693237
cap "3bit_freq_divider_1.freq_div_cell_0.Cin" "3bit_freq_divider_1.sg13g2_nand2_1_0.Y" 255.732
cap "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.Q" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.Q" 0.254582
cap "a_51631_22774#" "a_51684_22284#" 177.665
cap "a_45658_27900#" "VDD" 1006.59
cap "a_53445_23726#" "a_53738_24026#" 43.0574
cap "a_61887_24046#" "a_62654_23727#" 400.267
cap "a_64383_23628#" "3bit_freq_divider_1.dff_nclk_0.nCLK" 0.0413718
cap "a_52886_21392#" "a_51648_21103#" 0.670263
cap "a_59799_40285#" "a_53022_43738#" 193.891
cap "a_61691_20534#" "a_61394_20220#" 177.665
cap "a_62246_23772#" "a_62270_24055#" 1.41939
cap "CLK_OUT" "a_64459_24995#" 0.347828
cap "a_54494_43159#" "a_57311_42591#" 0.0148194
cap "VDD" "Y1" 449.081
cap "3bit_freq_divider_1.freq_div_cell_0.Cin" "a_61675_24642#" 0.387655
cap "a_57084_43159#" "a_57311_42591#" 6.47578
cap "3bit_freq_divider_0.dff_nclk_0.nCLK" "a_53445_23726#" 242.13
cap "a_61691_24046#" "a_62654_21971#" 0.0161248
cap "3bit_freq_divider_0.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" "a_51684_22284#" 83.7958
cap "a_63463_21972#" "Y1" 0.986571
cap "a_64383_23434#" "VDD" 193.078
cap "a_52950_22157#" "a_52950_20401#" 0.292145
cap "a_53065_21935#" "a_53774_23690#" 0.0161248
cap "VDD" "a_55836_43159#" 1007.81
cap "a_53774_21934#" "a_53065_23691#" 0.0121519
cap "a_51708_21413#" "X1" 0.122496
cap "a_60967_24990#" "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 0.0649495
cap "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.Q" "3bit_freq_divider_1.dff_nclk_0.nCLK" 84.3983
cap "a_62119_24117#" "3bit_freq_divider_1.dff_nclk_0.nCLK" 327.419
cap "a_52074_23129#" "X0" 0.132175
cap "a_53738_22270#" "a_53968_22190#" 130.676
cap "a_54627_42591#" "VDD" 16.2266
cap "3bit_freq_divider_1.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" "3bit_freq_divider_1.sg13g2_or3_1_0.C" 281.285
cap "VDD" "a_63038_21971#" 0.116836
cap "a_57173_40413#" "vco_wob_0.vctl" 31.2927
cap "a_63426_22886#" "3bit_freq_divider_1.sg13g2_or3_1_0.B" 106.974
cap "3bit_freq_divider_0.EN" "3bit_freq_divider_0.freq_div_cell_1.Cout" 15.517
cap "3bit_freq_divider_1.dff_nclk_0.D" "Y2" 1.00543
cap "a_63463_20216#" "Y2" 2.19069
cap "a_62654_20215#" "a_63255_21488#" 0.448034
cap "3bit_freq_divider_0.freq_div_cell_0.Cin" "a_55086_23731#" 0.0617698
cap "a_63038_20215#" "a_62654_20215#" 0.441522
cap "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.Q" "a_63463_23728#" 0.532918
cap "3bit_freq_divider_1.dff_nclk_0.nCLK" "3bit_freq_divider_1.dff_nclk_0.nRST" 1.11833
cap "a_61878_22886#" "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.Q" 25.5901
cap "a_64383_23628#" "VDD" 625.874
cap "a_51648_24041#" "a_51631_22774#" 23.0201
cap "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.nQ" "a_53065_21935#" 57.0958
cap "VDD" "a_56742_53480#" 1.21378
cap "3bit_freq_divider_0.CLK_IN" "a_60531_21028#" 0.644568
cap "a_62246_20260#" "a_61887_20534#" 3.9443
cap "a_62879_20613#" "a_62270_20543#" 0.238305
cap "a_54324_23771#" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.Q" 0.579365
cap "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.nQ" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 0.0050473
cap "a_53774_21934#" "a_54472_22885#" 0.609523
cap "a_55345_23141#" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.Q" 0.00628101
cap "a_51648_21103#" "a_51708_21299#" 20.5532
cap "a_55941_24882#" "a_56013_24979#" 148.683
cap "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.Q" "VDD" 1663.58
cap "3bit_freq_divider_0.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" "a_51648_24041#" 0.618237
cap "a_59800_40852#" "a_53022_43738#" 14.3867
cap "X2" "a_52886_23148#" 0.0220219
cap "a_63255_23244#" "3bit_freq_divider_1.sg13g2_or3_1_0.A" 0.00356628
cap "a_62119_24117#" "VDD" 322.874
cap "a_62654_23727#" "Y2" 21.7807
cap "a_62900_20179#" "a_62270_20543#" 0.090424
cap "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" "a_61691_22290#" 337.309
cap "a_52886_21392#" "a_52950_20401#" 0.0665965
cap "a_47954_28913#" "a_45658_27900#" 0.643382
cap "a_64419_23326#" "a_64464_23130#" 2.93308
cap "a_54504_20259#" "a_53968_20434#" 458.251
cap "3bit_freq_divider_0.dff_nclk_0.nCLK" "a_54352_24116#" 0.279555
cap "charge_pump_0.bias_n" "a_54747_49259#" 9.46706
cap "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.D" "a_61394_21976#" 0.0133653
cap "VDD" "3bit_freq_divider_1.dff_nclk_0.nRST" 608.833
cap "3bit_freq_divider_1.sg13g2_or3_1_0.B" "a_63520_21488#" 0.347717
cap "a_61878_22886#" "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.D" 121.851
cap "a_63463_21972#" "3bit_freq_divider_1.dff_nclk_0.nRST" 0.615149
cap "a_62900_21935#" "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.Q" 0.575863
cap "3bit_freq_divider_1.sg13g2_tiehi_1.L_HI" "a_60385_24558#" 9.72087
cap "X2" "VDD" 254.023
cap "3bit_freq_divider_1.freq_div_cell_0.Cout" "a_61878_21130#" 10.1108
cap "a_64714_21414#" "3bit_freq_divider_1.sg13g2_or3_1_0.B" 0.123895
cap "a_53968_20434#" "a_54252_20259#" 1.06092
cap "a_57173_40413#" "3bit_freq_divider_0.CLK_IN" 0.473116
cap "VDD" "CLK_IN" 2494.41
cap "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.nQ" "3bit_freq_divider_1.sg13g2_or3_1_0.B" 0.295596
cap "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.nQ" "a_53899_20488#" 0.0736947
cap "a_53738_24026#" "a_53774_21934#" 1.13029
cap "a_54324_22015#" "VDD" 0.652065
cap "a_64384_21091#" "a_63255_21488#" 0.24141
cap "3bit_freq_divider_0.freq_div_cell_0.Cout" "3bit_freq_divider_0.sg13g2_nand2_1_0.Y" 342.598
cap "Y0" "m3_17285_2698#" 291.897
cap "a_62900_21935#" "3bit_freq_divider_1.dff_nclk_0.nCLK" 274.251
cap "a_63426_21130#" "3bit_freq_divider_1.sg13g2_or3_1_0.A" 106.145
cap "a_58515_40413#" "a_58653_42591#" 0.102094
cap "3bit_freq_divider_0.dff_nclk_0.nCLK" "a_53774_21934#" 355.687
cap "a_64383_23300#" "3bit_freq_divider_1.sg13g2_or3_1_0.C" 7.45297
cap "a_53065_20179#" "a_53445_21970#" 0.024096
cap "a_64338_24910#" "a_64398_24796#" 3.88904
cap "a_62324_20260#" "a_62270_20543#" 2.93308
cap "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.nQ" "a_61887_20534#" 0.142427
cap "3bit_freq_divider_0.dff_nclk_0.nRST" "X1" 81.8849
cap "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.Q" "3bit_freq_divider_0.sg13g2_or3_1_0.B" 0.173567
cap "a_64383_23434#" "a_64464_23130#" 3.49307
cap "a_53539_23726#" "VDD" 0.180599
cap "a_57084_43159#" "a_53022_43738#" 196.964
cap "a_54494_43159#" "a_53022_43738#" 40.0028
cap "a_54352_24116#" "a_54504_23771#" 0.0256716
cap "X2" "a_53445_20214#" 2.06702
cap "a_58453_40283#" "vco_wob_0.vctl" 1.33396
cap "nEN" "VDD" 3875.48
cap "a_53968_22190#" "a_53899_22244#" 702.62
cap "3bit_freq_divider_1.sg13g2_or3_1_0.B" "3bit_freq_divider_1.sg13g2_or3_1_0.C" 1004.14
cap "3bit_freq_divider_1.dff_nclk_0.nCLK" "a_62879_24125#" 0.279901
cap "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.nQ" "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 0.0050473
cap "3bit_freq_divider_1.sg13g2_tiehi_1.L_HI" "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 0.0434848
cap "a_62848_23727#" "a_61887_24046#" 0.387062
cap "a_53738_20514#" "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 13.2436
cap "a_52924_24641#" "a_52886_24904#" 365.347
cap "a_51648_24438#" "a_51759_25014#" 2.29768
cap "a_62900_21935#" "VDD" 308.005
cap "3bit_freq_divider_1.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" "Y2" 1.95057
cap "a_48909_28913#" "CLK_IN" 123.751
cap "a_59097_54704#" "a_58536_54976#" 4.37642
cap "a_63255_25000#" "a_62654_23727#" 0.448034
cap "a_53152_43159#" "a_53147_40413#" 0.27939
cap "3bit_freq_divider_0.EN" "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.D" 20.9182
cap "m2_17285_2698#" "Y1" 3.58768
cap "3bit_freq_divider_0.dff_nclk_0.nRST" "3bit_freq_divider_0.sg13g2_or3_1_0.A" 0.0231613
cap "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.Q" "a_61691_22290#" 8.13856
cap "a_62324_23772#" "a_61887_24046#" 3.49307
cap "a_64419_23844#" "a_64383_23889#" 0.441522
cap "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.D" "a_60584_24580#" 0.0403645
cap "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.Q" 1.63486
cap "3bit_freq_divider_0.CLK_IN" "3bit_freq_divider_1.sg13g2_nand2_1_0.Y" 261.796
cap "a_53738_20514#" "a_54324_20259#" 3.9443
cap "a_52924_22885#" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.Q" 0.039838
cap "a_53968_22190#" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.D" 4.0753
cap "a_60385_24717#" "a_60584_24580#" 148.683
cap "a_64383_23889#" "a_64419_23654#" 5.21084
cap "a_58426_43159#" "a_58653_42591#" 6.47905
cap "a_47954_28913#" "CLK_IN" 0.0781007
cap "a_53445_20214#" "a_53722_20214#" 0.210528
cap "charge_pump_0.bias_n" "VDD" 835.924
cap "a_53738_22270#" "a_53738_20514#" 0.210849
cap "a_62879_24125#" "VDD" 1.5885
cap "a_51631_22774#" "X1" 22.7103
cap "3bit_freq_divider_0.dff_nclk_0.nRST" "X0" 144.765
cap "a_57173_40413#" "a_58454_40850#" 229.355
cap "a_62654_20215#" "a_62654_21971#" 0.28605
cap "a_55969_42591#" "a_54489_40413#" 0.028552
cap "a_64464_23130#" "3bit_freq_divider_1.dff_nclk_0.nRST" 0.522417
cap "VDD" "a_54898_22885#" 7.4798
cap "a_62270_22299#" "a_61691_22290#" 43.042
cap "3bit_freq_divider_1.freq_div_cell_0.Cin" "a_60584_24580#" 2.28765
cap "a_61878_21130#" "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.Q" 25.5901
cap "a_52924_24641#" "a_53065_23691#" 0.154814
cap "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.D" "a_61691_24046#" 14.4636
cap "a_53702_24124#" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.Q" 0.321774
cap "3bit_freq_divider_0.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" "X1" 20.1753
cap "a_61488_20220#" "a_61394_20220#" 5.41159
cap "a_54472_24641#" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.Q" 25.5901
cap "a_46817_27899#" "PFD_0.DOWN" 0.0150625
cap "3bit_freq_divider_1.freq_div_cell_0.Cout" "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.Q" 422.656
cap "a_62324_22016#" "a_61887_22290#" 3.49307
cap "a_64383_23889#" "a_64817_23685#" 4.49184
cap "X2" "a_53350_21129#" 0.422437
cap "a_61691_22290#" "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.D" 14.4636
cap "3bit_freq_divider_0.CLK_IN" "a_61061_21478#" 0.0344829
cap "a_62848_23727#" "Y2" 0.334833
cap "a_53774_20178#" "a_54434_21392#" 2.05954
cap "3bit_freq_divider_0.dff_nclk_0.D" "a_51721_24988#" 0.0244901
cap "3bit_freq_divider_0.sg13g2_or3_1_0.C" "a_51684_22692#" 35.5567
cap "3bit_freq_divider_0.CLK_IN" "a_58453_40283#" 0.0230251
cap "3bit_freq_divider_0.EN" "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 1.47243
cap "3bit_freq_divider_0.dff_nclk_0.nCLK" "a_52950_22157#" 59.5734
cap "a_53065_23691#" "a_53738_22270#" 0.0280781
cap "a_62654_20215#" "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.D" 0.162184
cap "CLK_OUT" "VDD" 381.782
cap "a_62900_23691#" "3bit_freq_divider_1.sg13g2_or3_1_0.C" 0.584707
cap "3bit_freq_divider_0.freq_div_cell_0.Cout" "VDD" 1228.49
cap "a_61878_21130#" "3bit_freq_divider_1.dff_nclk_0.nCLK" 0.193606
cap "a_51684_22284#" "X1" 26.8986
cap "3bit_freq_divider_1.freq_div_cell_0.Cin" "a_61691_24046#" 0.114657
cap "a_55345_24897#" "a_56137_24678#" 0.0103323
cap "charge_pump_0.bias_n" "a_56887_49467#" 5.02747
cap "charge_pump_0.bias_p" "a_54357_49278#" 10.1331
cap "3bit_freq_divider_1.freq_div_cell_0.Cout" "3bit_freq_divider_1.dff_nclk_0.nCLK" 323.66
cap "a_64459_24995#" "VDD" 85.4294
cap "a_64809_23027#" "a_64424_22200#" 0.0256716
cap "a_53085_40283#" "a_53022_43738#" 230.188
cap "m2_17285_2698#" "m1_17285_2698#" 204959
cap "3bit_freq_divider_0.sg13g2_or3_1_0.C" "a_51693_23075#" 10.8896
cap "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.D" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.Q" 229.826
cap "3bit_freq_divider_0.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" "3bit_freq_divider_0.sg13g2_or3_1_0.A" 0.133515
cap "a_61972_25000#" "Y2" 0.206087
cap "VDD" "a_51759_25014#" 83.4001
cap "a_54400_43159#" "a_54627_42591#" 6.47734
cap "a_63255_23244#" "a_63255_21488#" 0.369705
cap "a_64383_23300#" "Y2" 1.2628
cap "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.Q" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.Q" 0.330528
cap "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.nQ" "a_53445_21970#" 101.181
cap "a_51631_22774#" "X0" 2.96031
cap "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.D" "a_60967_24990#" 1.40991
cap "VDD" "a_54352_22360#" 1.1502
cap "m2_17285_2698#" "CLK_IN" 8.28932
cap "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.Q" "a_60967_23234#" 0.00628101
cap "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.nQ" "a_61394_20220#" 0.0244009
cap "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.Q" "a_64419_23326#" 0.00049397
cap "a_60385_24717#" "a_60967_24990#" 0.210194
cap "a_62270_24055#" "a_61691_22290#" 0.0671889
cap "a_61878_21130#" "VDD" 213.214
cap "3bit_freq_divider_0.dff_nclk_0.nCLK" "a_52886_21392#" 103.126
cap "a_53968_23946#" "a_53899_24000#" 702.62
cap "3bit_freq_divider_1.freq_div_cell_0.Cout" "VDD" 1228.49
cap "3bit_freq_divider_1.sg13g2_or3_1_0.B" "Y2" 158.598
cap "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.nQ" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.Q" 27.1217
cap "charge_pump_0.bias_n" "a_55862_56737#" 348.121
cap "3bit_freq_divider_0.freq_div_cell_0.Cout" "a_52808_21817#" -3.2049e-18
cap "a_51648_24041#" "X1" 3.0119
cap "3bit_freq_divider_1.freq_div_cell_0.Cin" "a_61394_21976#" 0.144888
cap "3bit_freq_divider_0.dff_nclk_0.nCLK" "a_54252_22015#" 0.871015
cap "3bit_freq_divider_1.freq_div_cell_0.Cin" "a_60967_24990#" 131.671
cap "a_61707_25000#" "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.Q" 460.99
cap "a_53539_21970#" "VDD" 0.116836
cap "3bit_freq_divider_0.dff_nclk_0.nCLK" "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 603.012
cap "charge_pump_0.bias_n" "a_58734_56203#" 0.781313
cap "a_53445_23726#" "a_53539_23726#" 4.96542
cap "a_53774_20178#" "a_53968_20434#" 53.1407
cap "a_54428_40850#" "a_54494_43159#" 0.0433892
cap "X0" "a_51684_22284#" 0.402086
cap "VDD" "a_54602_23243#" 0.883204
cap "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.Q" "a_53065_21935#" 11.8971
cap "a_52944_43077#" "a_53022_43738#" 936.385
cap "a_61887_24046#" "a_62900_23691#" 43.0574
cap "a_57112_40850#" "vco_wob_0.vctl" 50.2623
cap "a_53968_22190#" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.Q" 1.44619
cap "3bit_freq_divider_1.dff_nclk_0.D" "3bit_freq_divider_1.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 176.185
cap "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.Q" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 0.470643
cap "3bit_freq_divider_0.sg13g2_or3_1_0.C" "a_52074_23129#" 0.383797
cap "a_53065_20179#" "a_53774_20178#" 23.3548
cap "a_52950_20401#" "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.nQ" 216.087
cap "a_58453_40283#" "a_58454_40850#" 6.53506
cap "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.D" "a_52886_21392#" 3.35846
cap "a_53350_24641#" "X0" 0.423188
cap "a_63426_21130#" "a_63255_21488#" 365.347
cap "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.Q" "Y1" 151.637
cap "a_53738_24026#" "a_53738_22270#" 0.210849
cap "3bit_freq_divider_0.dff_nclk_0.nCLK" "a_54324_20259#" 1.88494
cap "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.Q" "a_64383_23434#" 0.329738
cap "3bit_freq_divider_0.dff_nclk_0.nCLK" "a_53539_20214#" 1.32848
cap "m7_16847_2260#" "m6_16847_2260#" 39787
cap "3bit_freq_divider_0.dff_nclk_0.D" "a_51648_21103#" 0.309615
cap "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.D" "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 403.078
cap "3bit_freq_divider_0.dff_nclk_0.nCLK" "a_53738_22270#" 186.424
cap "a_62119_22361#" "a_61887_22290#" 130.676
cap "3bit_freq_divider_0.freq_div_cell_0.Cin" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.Q" 222.317
cap "a_61707_23244#" "a_61675_22886#" 10.3958
cap "a_53702_22368#" "VDD" 1.45738
cap "a_54434_24904#" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 0.327347
cap "3bit_freq_divider_0.dff_nclk_0.nCLK" "a_51708_21299#" 7.9435
cap "a_54504_22015#" "a_55086_21975#" 5.41159
cap "3bit_freq_divider_0.sg13g2_nand2_1_0.Y" "VDD" 3388.43
cap "3bit_freq_divider_1.dff_nclk_0.nCLK" "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.Q" 1040.18
cap "3bit_freq_divider_0.sg13g2_or3_1_0.B" "a_53054_23243#" 4.65035
cap "a_63223_24642#" "VDD" 7.33763
cap "a_61887_22290#" "a_61691_24046#" 0.225617
cap "a_57178_43159#" "vco_wob_0.vctl" 26.0012
cap "a_64419_23326#" "a_64817_23685#" 0.238305
cap "a_51648_24041#" "X0" 27.103
cap "a_61691_20534#" "a_61878_21130#" 0.609523
cap "a_64419_23844#" "Y1" 0.0723036
cap "VDD" "a_54747_49259#" 3.06448
cap "a_55969_42591#" "vco_wob_0.vctl" 81.1044
cap "a_51648_24438#" "VDD" 241.041
cap "a_61691_20534#" "3bit_freq_divider_1.freq_div_cell_0.Cout" 1.7113
cap "a_52944_43077#" "PFD_0.UP" 4.22655
cap "a_64419_23654#" "Y1" 0.328983
cap "a_53899_24000#" "VDD" 264.928
cap "a_52950_20401#" "a_52924_21129#" 0.188972
cap "3bit_freq_divider_0.EN" "a_61675_21130#" 0.00180859
cap "3bit_freq_divider_0.sg13g2_nand2_1_0.Y" "3bit_freq_divider_0.sg13g2_tiehi_1.L_HI" 1.61274
cap "Y2" "a_62900_23691#" 19.1744
cap "a_64419_23654#" "a_64383_23434#" 0.387062
cap "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.Q" "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.Q" 0.330528
cap "a_61691_24046#" "a_61878_24642#" 0.609523
cap "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.Q" "a_62119_24117#" 4.01784
cap "a_58515_40413#" "a_57173_40413#" 583.65
cap "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.nQ" "a_53738_20514#" 0.142427
cap "a_54434_24904#" "a_54472_24641#" 365.347
cap "a_53968_23946#" "VDD" 322.863
cap "3bit_freq_divider_0.dff_nclk_0.nRST" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.nQ" 0.126809
cap "a_63223_22886#" "Y2" 2.04486
cap "a_64809_23027#" "3bit_freq_divider_1.dff_nclk_0.nRST" 0.149414
cap "a_55086_20219#" "a_54504_20259#" 5.41159
cap "a_63255_25000#" "3bit_freq_divider_1.sg13g2_or3_1_0.B" 0.00356628
cap "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.Q" "VDD" 1422.5
cap "CLK_OUT" "m2_17285_2698#" 3.58768
cap "a_61887_22290#" "a_61394_21976#" 472.481
cap "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.Q" "3bit_freq_divider_1.dff_nclk_0.nRST" 0.661876
cap "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.Q" "a_63463_21972#" 0.532918
cap "charge_pump_0.bias_p" "PFD_0.DOWN" 0.939849
cap "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.D" "3bit_freq_divider_1.sg13g2_tiehi_1.L_HI" 7.00341
cap "a_62848_23727#" "a_62654_23727#" 5.21084
cap "a_53722_23726#" "X0" 0.0237188
cap "a_64817_23685#" "Y1" 0.0119981
cap "3bit_freq_divider_0.freq_div_cell_0.Cin" "a_52808_23551#" -2.40368e-18
cap "a_64383_23300#" "3bit_freq_divider_1.dff_nclk_0.D" 41.4624
cap "a_60385_24717#" "3bit_freq_divider_1.sg13g2_tiehi_1.L_HI" 21.6144
cap "a_55769_40283#" "a_53022_43738#" 190.982
cap "3bit_freq_divider_0.EN" "a_56055_21027#" 0.934314
cap "a_54434_24904#" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.D" 247.148
cap "3bit_freq_divider_0.EN" "a_56828_53480#" 0.793307
cap "a_55345_23141#" "3bit_freq_divider_0.dff_nclk_0.nCLK" 0.15774
cap "a_63520_25000#" "3bit_freq_divider_1.sg13g2_or3_1_0.C" 4.65035
cap "Y2" "a_61675_24642#" 0.113446
cap "a_61878_21130#" "3bit_freq_divider_1.freq_div_cell_1.Cout" 0.476559
cap "3bit_freq_divider_1.dff_nclk_0.nCLK" "VDD" 2895.14
cap "VDD" "a_54602_24999#" 1.44595
cap "a_62119_20605#" "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.D" 4.0753
cap "3bit_freq_divider_1.dff_nclk_0.nCLK" "a_63463_21972#" 59.5648
cap "a_54472_22885#" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.D" 121.851
cap "3bit_freq_divider_1.freq_div_cell_0.Cout" "3bit_freq_divider_1.freq_div_cell_1.Cout" 91.3362
cap "a_52924_22885#" "a_53065_23691#" 0.0198593
cap "3bit_freq_divider_1.dff_nclk_0.D" "3bit_freq_divider_1.sg13g2_or3_1_0.B" 0.13303
cap "3bit_freq_divider_1.freq_div_cell_0.Cin" "3bit_freq_divider_1.sg13g2_tiehi_1.L_HI" 145.516
cap "VDD" "a_52886_23148#" 259.977
cap "3bit_freq_divider_0.CLK_IN" "a_57178_43159#" 208.311
cap "a_60967_21478#" "3bit_freq_divider_1.sg13g2_nand2_1_0.Y" 87.9735
cap "a_63255_23244#" "a_62654_21971#" 0.448034
cap "3bit_freq_divider_0.dff_nclk_0.nRST" "a_52950_23913#" 0.188008
cap "a_55345_23141#" "a_55485_23233#" 3.79789
cap "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.D" "a_62221_24117#" 0.250469
cap "a_64419_23844#" "3bit_freq_divider_1.dff_nclk_0.nRST" 1.8804
cap "3bit_freq_divider_0.CLK_IN" "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.Q" 20.0095
cap "a_54352_20604#" "a_53968_20434#" 6.10793
cap "Y1" "a_64398_24796#" 0.512099
cap "a_54427_40283#" "a_53147_40413#" 420.192
cap "a_52886_24904#" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.D" 3.35846
cap "a_64419_23654#" "3bit_freq_divider_1.dff_nclk_0.nRST" 1.02159
cap "a_59097_54704#" "a_56742_53480#" 0.672951
cap "3bit_freq_divider_0.dff_nclk_0.nCLK" "a_53899_22244#" 173.277
cap "a_53054_21487#" "3bit_freq_divider_0.sg13g2_or3_1_0.B" 0.347717
cap "a_62119_22361#" "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.nQ" 0.0376716
cap "a_51685_23725#" "VDD" 305.473
cap "a_53702_24124#" "a_53065_23691#" 4.49184
cap "charge_pump_0.bias_n" "charge_pump_0.vout" 235.578
cap "charge_pump_0.bias_p" "a_56828_53480#" 0.0951259
cap "3bit_freq_divider_1.dff_nclk_0.D" "a_64714_21300#" 0.243692
cap "a_53054_24999#" "VDD" 0.804411
cap "a_54472_21129#" "3bit_freq_divider_0.freq_div_cell_1.Cout" 0.476559
cap "a_63463_21972#" "VDD" 234.5
cap "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.Q" "a_51600_24907#" 0.0153413
cap "a_61691_20534#" "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.Q" 8.13856
cap "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.Q" "a_62900_21935#" 5.12618
cap "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" "a_62119_20605#" 0.00365761
cap "a_62879_20613#" "a_62654_20215#" 4.49184
cap "a_51684_22692#" "a_52074_23051#" 3.9443
cap "a_51648_21103#" "3bit_freq_divider_0.sg13g2_or3_1_0.B" 261.585
cap "a_61061_21478#" "a_60967_21478#" 3.79789
cap "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.Q" "a_62270_24055#" 3.01749
cap "3bit_freq_divider_0.sg13g2_or3_1_0.A" "X1" 0.68417
cap "a_64731_24890#" "3bit_freq_divider_1.dff_nclk_0.D" 0.110504
cap "a_54357_49278#" "PFD_0.UP" 308.506
cap "a_62270_24055#" "a_62119_24117#" 702.62
cap "a_64383_23628#" "a_64398_24796#" 0.1527
cap "a_64817_23685#" "3bit_freq_divider_1.dff_nclk_0.nRST" 0.0417536
cap "X2" "a_52950_22157#" 2.09924
cap "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.Q" "a_54504_20259#" 0.0963297
cap "3bit_freq_divider_0.dff_nclk_0.nRST" "3bit_freq_divider_0.sg13g2_or3_1_0.C" 577.739
cap "3bit_freq_divider_0.dff_nclk_0.D" "PFD_0.VCO_CLK" 18.8365
cap "a_62900_20179#" "a_62654_20215#" 410.483
cap "a_63426_21130#" "a_62654_21971#" 0.0198593
cap "VDD" "3bit_freq_divider_0.sg13g2_tiehi_1.L_HI" 771.584
cap "3bit_freq_divider_0.dff_nclk_0.nCLK" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.D" 217.45
cap "3bit_freq_divider_1.freq_div_cell_0.Cout" "a_60967_23234#" 131.671
cap "a_58515_40413#" "a_58453_40283#" 108.274
cap "3bit_freq_divider_1.freq_div_cell_0.Cout" "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 13.687
cap "a_54898_21129#" "3bit_freq_divider_0.freq_div_cell_1.Cout" 0.387655
cap "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.Q" "a_64398_24796#" 0.13469
cap "a_61691_20534#" "3bit_freq_divider_1.dff_nclk_0.nCLK" 355.173
cap "a_53065_23691#" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.D" 0.162184
cap "X0" "X1" 554.627
cap "3bit_freq_divider_0.freq_div_cell_0.Cin" "a_54434_24904#" 11.5444
cap "a_51693_23075#" "a_52074_23051#" 1.41939
cap "a_53445_20214#" "VDD" 304.789
cap "a_62270_22299#" "a_62900_21935#" 0.090424
cap "a_53065_23691#" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.Q" 11.8971
cap "a_61691_24046#" "3bit_freq_divider_1.sg13g2_or3_1_0.C" 0.0374803
cap "3bit_freq_divider_0.freq_div_cell_0.Cout" "a_53774_21934#" 0.114657
cap "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.Q" "a_53445_21970#" 0.575863
cap "a_57173_40413#" "a_58653_42591#" 0.028552
cap "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.nQ" "a_61394_21976#" 0.0244009
cap "a_53738_24026#" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 13.2436
cap "a_52808_21817#" "VDD" -2.51916e-17
cap "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.D" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.D" 0.69545
cap "a_64398_24796#" "3bit_freq_divider_1.dff_nclk_0.nRST" 102.21
cap "3bit_freq_divider_0.dff_nclk_0.nCLK" "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.nQ" 85.5451
cap "charge_pump_0.bias_n" "a_56695_49467#" 1.43562
cap "VDD" "a_48909_28913#" 3.04167
cap "a_58454_40850#" "a_57178_43159#" 0.134308
cap "3bit_freq_divider_0.dff_nclk_0.nCLK" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 603.012
cap "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.Q" "3bit_freq_divider_1.freq_div_cell_1.Cout" 222.302
cap "a_53086_40850#" "VDD" 6.65541
cap "3bit_freq_divider_0.dff_nclk_0.nCLK" "a_52924_22885#" 34.1485
cap "3bit_freq_divider_0.dff_nclk_0.nCLK" "3bit_freq_divider_0.freq_div_cell_1.Cout" 5.9469
cap "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.nQ" "a_53065_23691#" 58.2217
cap "3bit_freq_divider_1.sg13g2_or3_1_0.A" "3bit_freq_divider_1.dff_nclk_0.nRST" 0.0231613
cap "a_62900_21935#" "a_62848_21971#" 0.210528
cap "a_55941_24882#" "a_56137_24678#" 22.8971
cap "a_47954_28913#" "VDD" 451.554
cap "a_52114_22293#" "3bit_freq_divider_0.dff_nclk_0.D" 0.0249181
cap "a_54489_40413#" "a_53022_43738#" 54.0273
cap "nEN" "a_59097_54704#" 0.220287
cap "a_53899_24000#" "a_53445_23726#" 0.090424
cap "a_61887_22290#" "a_62654_20215#" 0.00267919
cap "a_52886_21392#" "X2" 398.473
cap "a_64383_23300#" "3bit_freq_divider_1.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 2.09473
cap "a_61691_20534#" "VDD" 672.106
cap "a_55831_40413#" "a_55769_40283#" 128.536
cap "a_54504_23771#" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.D" 0.0133653
cap "a_54494_43159#" "a_55770_40850#" 0.128865
cap "3bit_freq_divider_0.sg13g2_or3_1_0.C" "a_51631_22774#" 7.78313
cap "a_62654_23727#" "a_62900_23691#" 410.483
cap "a_54472_22885#" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.Q" 25.5901
cap "a_53350_22885#" "a_52886_23148#" 10.3958
cap "Y2" "a_63520_25000#" 0.0886214
cap "m4_17285_2698#" "m3_17285_2698#" 204959
cap "3bit_freq_divider_1.dff_nclk_0.nCLK" "3bit_freq_divider_1.freq_div_cell_1.Cout" 5.9469
cap "3bit_freq_divider_0.CLK_IN" "3bit_freq_divider_0.EN" 419.073
cap "3bit_freq_divider_1.sg13g2_tiehi_1.L_HI" "a_61878_24642#" 10.1108
cap "a_53702_24124#" "3bit_freq_divider_0.dff_nclk_0.nCLK" 0.279901
cap "3bit_freq_divider_1.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" "3bit_freq_divider_1.sg13g2_or3_1_0.B" 0.198688
cap "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.D" "3bit_freq_divider_0.freq_div_cell_1.Cout" 46.2297
cap "3bit_freq_divider_0.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" "3bit_freq_divider_0.sg13g2_or3_1_0.C" 281.285
cap "VDD" "a_55862_56737#" 472.226
cap "a_62119_22361#" "a_62221_22361#" 6.10793
cap "3bit_freq_divider_0.dff_nclk_0.nCLK" "a_52924_21129#" 34.4903
cap "a_57311_42591#" "vco_wob_0.vctl" 84.3614
cap "VDD" "a_58734_56203#" 355.573
cap "a_46749_30782#" "a_47777_29803#" 454.396
cap "a_45579_29803#" "a_46749_30782#" 253.878
cap "a_45579_29803#" "a_45451_28860#" 444.062
cap "a_53722_21970#" "a_53065_21935#" 5.21084
cap "charge_pump_0.bias_n" "a_59097_54704#" 13.3099
cap "a_53350_21129#" "VDD" 7.21009
cap "a_46749_30782#" "a_46817_27899#" 0.125247
cap "a_53350_22885#" "VDD" 7.21009
cap "a_46817_27899#" "a_45451_28860#" 0.0167514
cap "a_61887_24046#" "a_61691_24046#" 450.473
cap "X2" "a_53539_20214#" 0.182019
cap "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" "a_54504_23771#" 82.1317
cap "3bit_freq_divider_0.sg13g2_or3_1_0.C" "a_51684_22284#" 4.54274
cap "a_53738_24026#" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.D" 4.3584
cap "a_51648_24041#" "a_52950_23913#" 1.9576
cap "a_61887_20534#" "a_62654_21971#" 0.0280781
cap "a_52886_24904#" "3bit_freq_divider_0.sg13g2_or3_1_0.B" 0.00356628
cap "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.Q" "3bit_freq_divider_1.freq_div_cell_0.Cout" 222.317
cap "a_57084_43159#" "a_55836_43159#" 99.2552
cap "a_54494_43159#" "a_55836_43159#" 881.025
cap "a_64714_21300#" "3bit_freq_divider_1.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 0.0681433
cap "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.Q" "a_60967_23234#" 0.00612459
cap "a_53058_43159#" "a_53022_43738#" 241.455
cap "a_61972_23244#" "VDD" 0.883204
cap "a_47954_28913#" "a_48909_28913#" 390.608
cap "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.Q" "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 0.470643
cap "X2" "a_51708_21299#" 0.529013
cap "3bit_freq_divider_0.sg13g2_or3_1_0.C" "a_53350_24641#" 0.420104
cap "3bit_freq_divider_0.EN" "a_54504_20259#" 0.113984
cap "a_53738_22270#" "a_54324_22015#" 3.9443
cap "a_55941_24882#" "a_55345_24897#" 0.365698
cap "3bit_freq_divider_1.freq_div_cell_1.Cout" "VDD" 459.497
cap "a_55485_24989#" "3bit_freq_divider_0.freq_div_cell_0.Cin" 2.04495
cap "3bit_freq_divider_0.dff_nclk_0.nCLK" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.D" 216.031
cap "a_53738_24026#" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.Q" 7.22997
cap "a_54627_42591#" "a_54494_43159#" 223.776
cap "a_55969_42591#" "a_53152_43159#" 0.0148194
cap "a_61691_24046#" "a_61394_23732#" 177.665
cap "a_55742_43159#" "a_55969_42591#" 6.47571
cap "a_62270_24055#" "a_62879_24125#" 0.238305
cap "a_56013_24979#" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.Q" 1.1161
cap "a_55086_20219#" "a_53774_20178#" 0.0364215
cap "3bit_freq_divider_0.dff_nclk_0.nCLK" "3bit_freq_divider_0.dff_nclk_0.D" 43.5423
cap "3bit_freq_divider_0.dff_nclk_0.nCLK" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.Q" 1039.24
cap "a_61887_20534#" "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.D" 4.3584
cap "a_53968_23946#" "a_54352_24116#" 6.10793
cap "3bit_freq_divider_1.dff_nclk_0.nCLK" "a_60967_23234#" 0.15774
cap "3bit_freq_divider_0.freq_div_cell_0.Cin" "a_54472_22885#" 10.1108
cap "a_53774_21934#" "3bit_freq_divider_0.sg13g2_nand2_1_0.Y" 0.0486038
cap "3bit_freq_divider_1.dff_nclk_0.nCLK" "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 603.012
cap "a_53968_22190#" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 0.00365761
cap "a_53738_24026#" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.nQ" 0.142427
cap "a_51622_24863#" "3bit_freq_divider_0.dff_nclk_0.nRST" 102.21
cap "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.D" "a_61707_21488#" 247.148
cap "a_60922_23552#" "VDD" -8.39719e-18
cap "a_62119_22361#" "Y2" 1.53413
cap "PFD_0.DOWN" "PFD_0.UP" 207.726
cap "a_55485_23233#" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.Q" 6.67176
cap "a_54747_49259#" "charge_pump_0.vout" 135.885
cap "a_62221_22361#" "a_61394_21976#" 0.0256716
cap "a_53445_23726#" "VDD" 312.611
cap "a_54898_24641#" "VDD" 7.65835
cap "3bit_freq_divider_1.freq_div_cell_0.Cout" "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.D" 84.0043
cap "3bit_freq_divider_0.dff_nclk_0.nCLK" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.nQ" 25.053
cap "a_52119_23843#" "a_51685_23725#" 4.96542
cap "a_53738_24026#" "a_54252_23771#" 3.49307
cap "a_51648_24041#" "3bit_freq_divider_0.sg13g2_or3_1_0.C" 9.78305
cap "a_52119_23843#" "VDD" 0.0195038
cap "a_61691_24046#" "Y2" 2.15595
cap "a_53899_24000#" "a_53774_21934#" 0.0671889
cap "a_61707_25000#" "3bit_freq_divider_1.dff_nclk_0.nCLK" 0.0699202
cap "3bit_freq_divider_0.dff_nclk_0.nCLK" "a_54252_23771#" 0.871015
cap "Y0" "3bit_freq_divider_1.sg13g2_or3_1_0.C" 125.18
cap "a_63255_25000#" "a_63520_25000#" 0.122716
cap "a_57111_40283#" "a_55769_40283#" 3.99226
cap "a_58515_40413#" "a_57112_40850#" 0.0148194
cap "a_54504_23771#" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.D" 356.196
cap "a_53968_23946#" "a_53774_21934#" 1.30603
cap "a_64383_23300#" "3bit_freq_divider_1.sg13g2_or3_1_0.B" 0.0320574
cap "CLK_OUT" "a_64398_24796#" 26.5229
cap "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" "a_61887_20534#" 13.2436
cap "VDD" "a_60967_23234#" 458.547
cap "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" "VDD" 298.72
cap "a_62246_22016#" "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.Q" 0.579365
cap "a_55831_40413#" "a_54489_40413#" 729.837
cap "a_54504_23771#" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.Q" 0.505086
cap "a_64459_24995#" "a_64398_24796#" 22.8971
cap "a_61691_22290#" "a_62654_21971#" 23.0201
cap "a_53738_24026#" "3bit_freq_divider_0.freq_div_cell_0.Cin" 0.0471843
cap "a_61878_22886#" "a_61707_23244#" 365.347
cap "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" "a_61707_21488#" 0.327347
cap "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.nQ" "X1" 0.594294
cap "3bit_freq_divider_0.dff_nclk_0.nCLK" "3bit_freq_divider_0.freq_div_cell_0.Cin" 323.66
cap "3bit_freq_divider_0.freq_div_cell_0.Cout" "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 0.0434848
cap "a_54504_20259#" "a_53899_20488#" 0.942192
cap "a_62246_20260#" "3bit_freq_divider_1.dff_nclk_0.nCLK" 1.88494
cap "a_61707_25000#" "VDD" 275.661
cap "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.nQ" "a_54504_23771#" 0.0244009
cap "a_51622_24863#" "a_51631_22774#" 0.1527
cap "a_54400_43159#" "VDD" 1370.65
cap "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.nQ" "3bit_freq_divider_1.sg13g2_or3_1_0.C" 3.80639
cap "a_62246_22016#" "3bit_freq_divider_1.dff_nclk_0.nCLK" 1.98435
cap "vco_wob_0.vctl" "a_53022_43738#" 90.567
cap "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.Q" "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.Q" 0.254582
cap "a_51600_24907#" "PFD_0.VCO_CLK" 5.10748
cap "a_62848_23727#" "a_62900_23691#" 0.210528
cap "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.Q" "a_53774_20178#" 8.13856
cap "a_54352_24116#" "VDD" 1.27836
cap "a_61488_20220#" "3bit_freq_divider_1.dff_nclk_0.nCLK" 0.28373
cap "a_54428_40850#" "a_54489_40413#" 39.4273
cap "3bit_freq_divider_0.freq_div_cell_0.Cin" "a_55485_23233#" 7.44343
cap "m4_16847_2260#" "m5_16847_2260#" 206300
cap "a_53899_20488#" "a_54252_20259#" 2.93308
cap "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.Q" "a_55345_21385#" 305.462
cap "a_64714_21300#" "3bit_freq_divider_1.sg13g2_or3_1_0.B" 1.02327
cap "a_53774_23690#" "X0" 0.659071
cap "a_54324_22015#" "a_53899_22244#" 1.41939
cap "3bit_freq_divider_0.freq_div_cell_0.Cout" "a_53738_22270#" 0.0471843
cap "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.Q" "3bit_freq_divider_1.dff_nclk_0.nCLK" 1039.22
cap "a_64384_24445#" "3bit_freq_divider_1.sg13g2_or3_1_0.C" 0.780125
cap "a_64714_21414#" "a_64384_21091#" 13.9977
cap "a_62270_22299#" "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.Q" 4.556
cap "VDD" "charge_pump_0.vout" 61.277
cap "3bit_freq_divider_0.dff_nclk_0.nRST" "a_52074_23051#" 1.10466
cap "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.nQ" "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.Q" 27.1217
cap "a_52950_23913#" "X1" 6.02779
cap "PFD_0.VCO_CLK" "PFD_0.DOWN" 204.008
cap "a_62324_20260#" "a_62119_20605#" 1.06092
cap "a_62246_22016#" "VDD" 0.652065
cap "a_64362_24865#" "3bit_freq_divider_1.sg13g2_or3_1_0.C" 0.050786
cap "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.Q" "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.D" 0.0906849
cap "a_53774_21934#" "VDD" 692.748
cap "3bit_freq_divider_0.freq_div_cell_0.Cin" "a_54504_23771#" 0.196325
cap "a_61488_20220#" "VDD" 0.00400202
cap "3bit_freq_divider_0.dff_nclk_0.nCLK" "3bit_freq_divider_0.sg13g2_or3_1_0.B" 584.881
cap "a_64809_23027#" "VDD" 0.951222
cap "a_62270_22299#" "3bit_freq_divider_1.dff_nclk_0.nCLK" 173.277
cap "a_61394_20220#" "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.D" 356.196
cap "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.Q" "a_62848_21971#" 0.108619
cap "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.nQ" "3bit_freq_divider_1.dff_nclk_0.nCLK" 85.524
cap "a_58426_43159#" "a_57178_43159#" 105.7
cap "m6_16847_2260#" "m5_16847_2260#" 131062
cap "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.Q" "VDD" 1418.95
cap "3bit_freq_divider_1.dff_nclk_0.nCLK" "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.D" 217.45
cap "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.Q" "a_60385_24558#" 0.666402
cap "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.nQ" "a_61887_24046#" 0.142427
cap "3bit_freq_divider_1.sg13g2_tiehi_1.L_HI" "a_61887_24046#" 0.0633674
cap "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.Q" "a_63463_21972#" 123.889
cap "a_56039_25022#" "VDD" 12.148
cap "a_52944_43077#" "a_54627_42591#" 0.0148194
cap "m3_17285_2698#" "Y1" 291.897
cap "a_61878_22886#" "3bit_freq_divider_1.freq_div_cell_0.Cin" 10.1108
cap "3bit_freq_divider_0.CLK_IN" "a_53022_43738#" 168.629
cap "X2" "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.nQ" 4.1993
cap "a_64384_21091#" "3bit_freq_divider_1.sg13g2_or3_1_0.C" 250.337
cap "a_53065_21935#" "a_53738_20514#" 0.0280781
cap "a_57111_40283#" "a_54489_40413#" 0.0227513
cap "3bit_freq_divider_0.sg13g2_or3_1_0.C" "X1" 206.233
cap "3bit_freq_divider_1.dff_nclk_0.nCLK" "a_62848_21971#" 1.45928
cap "a_52924_22885#" "X2" 0.0046312
cap "a_53722_21970#" "a_53445_21970#" 0.210528
cap "a_60531_21028#" "3bit_freq_divider_1.sg13g2_nand2_1_0.Y" 7.66971
cap "a_56887_49467#" "charge_pump_0.vout" 639.532
cap "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.nQ" "a_61394_23732#" 0.0244009
cap "Y0" "Y2" 32.5975
cap "3bit_freq_divider_1.sg13g2_tiehi_1.L_HI" "a_61394_23732#" 0.144888
cap "a_56039_25022#" "3bit_freq_divider_0.sg13g2_tiehi_1.L_HI" 4.35203
cap "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" "3bit_freq_divider_0.sg13g2_nand2_1_0.Y" 105.207
cap "a_61707_23244#" "a_61691_22290#" 2.05954
cap "a_62270_22299#" "VDD" 260.518
cap "a_54602_21487#" "a_54434_21392#" 0.122716
cap "a_51693_23426#" "a_52886_23148#" 0.46509
cap "a_52950_23913#" "X0" 7.09193
cap "a_55345_23141#" "3bit_freq_divider_0.freq_div_cell_0.Cout" 131.671
cap "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.nQ" "VDD" 180.648
cap "a_63255_23244#" "a_63426_22886#" 365.347
cap "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" "a_61394_20220#" 82.1317
cap "a_64419_23844#" "VDD" 0.1077
cap "a_52950_22157#" "a_52886_23148#" 0.0665965
cap "VDD" "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.D" 978.833
cap "3bit_freq_divider_0.EN" "a_60967_21478#" 0.0136948
cap "3bit_freq_divider_0.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" "a_52074_23051#" 0.45774
cap "a_62654_21971#" "Y1" 2.27629
cap "a_53065_21935#" "a_53065_23691#" 0.28605
cap "3bit_freq_divider_0.EN" "a_53774_20178#" 0.560622
cap "a_55769_40283#" "a_55770_40850#" 6.54462
cap "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.Q" "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 1.63486
cap "a_61675_21130#" "a_61707_21488#" 10.3958
cap "a_61488_20220#" "a_61691_20534#" 0.0364215
cap "a_61691_24046#" "a_62654_23727#" 23.0201
cap "a_62270_24055#" "3bit_freq_divider_1.dff_nclk_0.nCLK" 173.115
cap "a_61394_23732#" "a_62221_24117#" 0.0256716
cap "a_62119_24117#" "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 0.00365761
cap "3bit_freq_divider_0.sg13g2_or3_1_0.C" "3bit_freq_divider_0.sg13g2_or3_1_0.A" 0.0573238
cap "VDD" "a_62848_21971#" 0.288037
cap "a_55831_40413#" "vco_wob_0.vctl" 41.0851
cap "X2" "a_52924_21129#" 22.645
cap "3bit_freq_divider_0.EN" "a_55345_21385#" 0.0284698
cap "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.nQ" "Y2" 45.3481
cap "a_62654_21971#" "a_63038_21971#" 0.441522
cap "3bit_freq_divider_1.sg13g2_or3_1_0.A" "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.Q" 3.47006
cap "3bit_freq_divider_1.sg13g2_tiehi_1.L_HI" "Y2" 0.896819
cap "a_51693_23426#" "VDD" 294.035
cap "a_62654_20215#" "Y2" 3.50173
cap "a_62848_20215#" "a_62654_20215#" 5.21084
cap "a_58653_42591#" "a_57178_43159#" 32.0514
cap "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.Q" "a_54352_20604#" 0.0283453
cap "a_52950_22157#" "VDD" 236.4
cap "a_63223_21130#" "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.Q" 2.70397
cap "a_63426_24642#" "3bit_freq_divider_1.sg13g2_or3_1_0.C" 106.62
cap "a_56828_53480#" "a_58536_54976#" 1.88638
cap "a_54898_22885#" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.D" 1.3917
cap "a_64817_23685#" "VDD" 1.34032
cap "3bit_freq_divider_0.sg13g2_or3_1_0.C" "X0" 413.86
cap "a_56695_49467#" "a_56887_49467#" 12.8717
cap "3bit_freq_divider_1.dff_nclk_0.nCLK" "3bit_freq_divider_1.sg13g2_or3_1_0.A" 485.68
cap "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.nQ" "a_54504_22015#" 0.0244009
cap "3bit_freq_divider_0.dff_nclk_0.nRST" "a_51721_24988#" 8.10936
cap "a_64424_22200#" "a_64424_22294#" 5.41159
cap "3bit_freq_divider_1.freq_div_cell_0.Cin" "a_61061_24990#" 2.04495
cap "a_54428_40850#" "vco_wob_0.vctl" 48.9352
cap "a_51648_21103#" "a_51708_21413#" 13.9977
cap "a_58454_40850#" "a_53022_43738#" 0.0127221
cap "a_52886_21392#" "a_52886_23148#" 0.369705
cap "X2" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.Q" 1.02908
cap "a_63223_21130#" "3bit_freq_divider_1.dff_nclk_0.nCLK" 2.34036
cap "a_62270_24055#" "VDD" 264.941
cap "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" "a_60967_23234#" 0.0649495
cap "m3_17285_2698#" "CLK_IN" 302.238
cap "a_62900_20179#" "a_61887_20534#" 43.0574
cap "3bit_freq_divider_0.freq_div_cell_0.Cout" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.D" 84.0043
cap "a_53285_42591#" "VDD" 5.76551
cap "a_61691_20534#" "a_62270_22299#" 0.0671889
cap "a_64383_23706#" "a_63463_23728#" 0.485909
cap "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.nQ" "a_61691_20534#" 0.0555845
cap "a_57173_40413#" "a_58453_40283#" 461.669
cap "Y0" "a_63255_25000#" 399.99
cap "VDD" "a_64398_24796#" 95.5878
cap "a_51729_23026#" "VDD" 0.951222
cap "3bit_freq_divider_0.dff_nclk_0.nRST" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.Q" 2.57148
cap "3bit_freq_divider_1.freq_div_cell_0.Cin" "a_61691_22290#" 1.7113
cap "a_61972_23244#" "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.Q" 8.87599
cap "a_52886_21392#" "VDD" 260.507
cap "3bit_freq_divider_0.freq_div_cell_0.Cout" "a_55485_21477#" 7.44343
cap "a_52924_24641#" "a_52886_23148#" 0.00826174
cap "3bit_freq_divider_1.sg13g2_or3_1_0.A" "VDD" 127.967
cap "3bit_freq_divider_1.sg13g2_or3_1_0.A" "a_63463_21972#" 0.308843
cap "VDD" "a_59799_40285#" 1382.95
cap "a_53774_20178#" "a_53899_20488#" 43.042
cap "a_54352_22360#" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.D" 0.250469
cap "a_61061_23234#" "3bit_freq_divider_1.freq_div_cell_0.Cout" 2.04495
cap "a_53738_24026#" "a_53065_21935#" 0.00267919
cap "a_54252_22015#" "VDD" 0.315601
cap "a_63223_21130#" "VDD" 7.21009
cap "a_63426_22886#" "a_63463_23728#" 0.069066
cap "a_55345_23141#" "3bit_freq_divider_0.sg13g2_nand2_1_0.Y" 87.9735
cap "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" "VDD" 277.975
cap "3bit_freq_divider_0.freq_div_cell_0.Cout" "3bit_freq_divider_0.freq_div_cell_1.Cout" 91.3362
cap "a_51685_23725#" "a_52119_23653#" 0.210528
cap "3bit_freq_divider_0.dff_nclk_0.nCLK" "a_53065_21935#" 319.038
cap "a_61887_22290#" "a_61887_20534#" 0.210849
cap "a_63255_23244#" "3bit_freq_divider_1.sg13g2_or3_1_0.C" 1.55204
cap "a_62324_20260#" "a_61887_20534#" 3.49307
cap "3bit_freq_divider_0.dff_nclk_0.nCLK" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 603.012
cap "a_52924_24641#" "VDD" 215.218
cap "a_55742_43159#" "a_53022_43738#" 196.027
cap "a_53152_43159#" "a_53022_43738#" 82.1774
cap "a_57111_40283#" "vco_wob_0.vctl" 1.33435
cap "m6_60810_42209#" "VDD" 37.5704
cap "a_53702_22368#" "a_53899_22244#" 0.238305
cap "a_61972_23244#" "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.D" 5.17109
cap "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.D" "a_56055_21027#" 0.0323547
cap "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.D" "a_54602_23243#" 5.17109
cap "a_63520_23244#" "3bit_freq_divider_1.sg13g2_or3_1_0.C" 0.228976
cap "a_54489_40413#" "a_55770_40850#" 234.44
cap "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.Q" "a_54434_21392#" 460.99
cap "a_61061_21478#" "3bit_freq_divider_1.sg13g2_nand2_1_0.Y" 0.882104
cap "a_53738_22270#" "VDD" 215.766
cap "3bit_freq_divider_1.dff_nclk_0.nCLK" "a_61488_23732#" 0.28373
cap "a_53738_20514#" "a_54504_20259#" 472.481
cap "a_51708_21299#" "VDD" 12.6257
cap "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.D" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 0.00339499
cap "a_64383_23628#" "a_64424_22294#" 0.0364215
cap "VDD" "a_59800_40852#" 6.12467
cap "Y0" "a_62654_23727#" 2.13958
cap "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.Q" "a_60967_23234#" 305.462
cap "a_62900_21935#" "a_62654_21971#" 410.483
cap "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.Q" "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 1.63486
cap "a_54898_22885#" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.Q" 2.07286
cap "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.Q" "3bit_freq_divider_0.sg13g2_or3_1_0.A" 3.47006
cap "a_62246_23772#" "a_61887_24046#" 3.9443
cap "a_63255_25000#" "a_64362_24865#" 0.861571
cap "a_64383_23706#" "a_64383_23889#" 410.483
cap "a_62654_20215#" "a_63463_20216#" 95.7523
cap "a_53738_20514#" "a_54252_20259#" 3.49307
cap "a_63426_24642#" "Y2" 2.9031
cap "a_60385_24717#" "a_60385_24947#" 108.64
cap "a_60479_25023#" "a_60584_24580#" 3.88904
cap "a_53445_20214#" "a_53539_20214#" 4.96542
cap "3bit_freq_divider_0.sg13g2_nand2_1_0.Y" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.D" 51.2547
cap "3bit_freq_divider_0.dff_nclk_0.nCLK" "a_51684_22692#" 0.0777687
cap "3bit_freq_divider_0.CLK_IN" "a_54472_21129#" 0.220909
cap "CLK_OUT" "m3_17285_2698#" 291.897
cap "a_61488_23732#" "VDD" 0.164167
cap "3bit_freq_divider_0.sg13g2_or3_1_0.C" "a_53774_23690#" 0.0374803
cap "a_51622_24863#" "X0" 1.54594
cap "a_46749_30782#" "PFD_0.UP" 0.00674884
cap "3bit_freq_divider_0.freq_div_cell_0.Cout" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.Q" 222.317
cap "a_54627_42591#" "a_54489_40413#" 1.15125
cap "X2" "3bit_freq_divider_0.sg13g2_or3_1_0.B" 330.082
cap "a_61887_22290#" "a_61691_22290#" 450.473
cap "a_64384_24445#" "3bit_freq_divider_1.dff_nclk_0.D" 223.3
cap "3bit_freq_divider_1.freq_div_cell_0.Cin" "a_60385_24947#" 0.222486
cap "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.nQ" "a_62654_23727#" 58.2217
cap "a_55485_21477#" "3bit_freq_divider_0.sg13g2_nand2_1_0.Y" 0.882104
cap "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.D" "a_60967_23234#" 1.40991
cap "3bit_freq_divider_0.CLK_IN" "a_61707_21488#" 0.199489
cap "a_45658_27900#" "PFD_0.DOWN" 619.106
cap "a_53968_22190#" "a_53774_20178#" 1.30603
cap "a_53350_24641#" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.Q" 2.70888
cap "a_52886_21392#" "a_53350_21129#" 10.3958
cap "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.D" 403.078
cap "3bit_freq_divider_0.CLK_IN" "a_54898_21129#" 0.0835493
cap "3bit_freq_divider_1.dff_nclk_0.D" "a_64362_24865#" 0.0663868
cap "3bit_freq_divider_0.dff_nclk_0.D" "a_51759_25014#" 0.0663868
cap "a_63255_21488#" "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.Q" 122.482
cap "a_53065_23691#" "a_53445_21970#" 0.000901653
cap "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" "3bit_freq_divider_0.sg13g2_nand2_1_0.Y" 106.399
cap "3bit_freq_divider_0.sg13g2_nand2_1_0.Y" "3bit_freq_divider_0.freq_div_cell_1.Cout" 76.259
cap "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.Q" "a_53968_20434#" 1.44619
cap "a_63463_23728#" "3bit_freq_divider_1.sg13g2_or3_1_0.C" 2.73802
cap "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.Q" "a_63038_23727#" 0.151888
cap "a_55345_23141#" "VDD" 458.547
cap "a_54494_43159#" "VDD" 1298.85
cap "a_54352_22360#" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.Q" 0.0283453
cap "a_52074_23051#" "X1" 0.929176
cap "a_57084_43159#" "VDD" 1350.49
cap "charge_pump_0.bias_n" "a_54357_49278#" 1.54053
cap "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.Q" "a_53065_20179#" 19.8444
cap "a_58515_40413#" "a_53022_43738#" 69.7487
cap "a_57173_40413#" "a_57112_40850#" 31.5854
cap "3bit_freq_divider_0.EN" "X1" 534.704
cap "3bit_freq_divider_1.dff_nclk_0.nCLK" "a_63255_21488#" 103.133
cap "3bit_freq_divider_0.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" "a_51648_21103#" 4.26537
cap "a_63038_20215#" "3bit_freq_divider_1.dff_nclk_0.nCLK" 1.32848
cap "a_51648_24041#" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.Q" 0.406409
cap "3bit_freq_divider_1.dff_nclk_0.D" "a_64384_21091#" 0.309615
cap "a_53968_23946#" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 0.00365761
cap "a_63255_23244#" "Y2" 14.3292
cap "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.D" "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.Q" 229.826
cap "a_56695_49467#" "charge_pump_0.vout" 29.16
cap "VDD" "a_53899_22244#" 260.518
cap "3bit_freq_divider_0.EN" "a_54434_21392#" 0.00349903
cap "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.D" "a_62119_24117#" 4.0753
cap "a_52886_23148#" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.D" 3.35846
cap "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.Q" "a_54602_23243#" 8.87599
cap "3bit_freq_divider_1.sg13g2_or3_1_0.C" "a_64464_23052#" 0.869539
cap "a_56137_24678#" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.Q" 0.460348
cap "a_60385_24717#" "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.Q" 1.1161
cap "3bit_freq_divider_0.freq_div_cell_0.Cout" "3bit_freq_divider_0.freq_div_cell_0.Cin" 105.592
cap "a_62246_22016#" "a_62270_22299#" 1.41939
cap "a_63426_24642#" "a_63255_25000#" 365.347
cap "a_53702_24124#" "a_53899_24000#" 0.238305
cap "3bit_freq_divider_0.sg13g2_or3_1_0.C" "a_52950_23913#" 2.73802
cap "a_61061_23234#" "VDD" 1.27597
cap "a_63520_23244#" "Y2" 0.476081
cap "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.D" "3bit_freq_divider_0.CLK_IN" 1.68404
cap "3bit_freq_divider_0.dff_nclk_0.nRST" "a_52886_24904#" 0.635972
cap "a_63255_21488#" "VDD" 260.511
cap "3bit_freq_divider_1.freq_div_cell_0.Cin" "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.Q" 222.317
cap "3bit_freq_divider_0.dff_nclk_0.nCLK" "a_54504_20259#" 372.588
cap "a_45451_28860#" "PFD_0.VCO_CLK" 127.145
cap "a_63255_21488#" "a_63463_21972#" 0.0628121
cap "3bit_freq_divider_0.sg13g2_nand2_1_0.Y" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.D" 47.2641
cap "a_54428_40850#" "a_53152_43159#" 0.139151
cap "VDD" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.D" 978.833
cap "X0" "a_52074_23051#" 0.266809
cap "a_58426_43159#" "a_53022_43738#" 100.451
cap "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.Q" "a_62270_22299#" 3.01749
cap "a_61878_21130#" "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.D" 121.851
cap "a_55770_40850#" "vco_wob_0.vctl" 50.4083
cap "a_53702_22368#" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.Q" 0.321774
cap "a_53774_23690#" "a_55086_23731#" 0.0364215
cap "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.Q" "a_54504_22015#" 0.505086
cap "3bit_freq_divider_0.sg13g2_nand2_1_0.Y" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.Q" 5.0704
cap "3bit_freq_divider_1.freq_div_cell_0.Cout" "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.D" 6.80536
cap "a_64383_23706#" "a_64419_23326#" 0.090424
cap "a_63426_21130#" "Y2" 22.0901
cap "a_52924_22885#" "a_52886_23148#" 365.347
cap "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.Q" "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.D" 229.826
cap "3bit_freq_divider_0.EN" "X0" 117.724
cap "CLK_IN" "PFD_0.DOWN" 63.2808
cap "3bit_freq_divider_0.dff_nclk_0.nCLK" "a_54252_20259#" 0.871015
cap "3bit_freq_divider_0.dff_nclk_0.D" "a_51648_24438#" 223.3
cap "a_53899_24000#" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.D" 0.286174
cap "a_56742_53480#" "a_56828_53480#" 98.5334
cap "a_61691_24046#" "a_62900_23691#" 43.244
cap "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.nQ" "a_61691_22290#" 0.0555845
cap "a_64383_23889#" "3bit_freq_divider_1.sg13g2_or3_1_0.C" 9.78305
cap "3bit_freq_divider_0.dff_nclk_0.nRST" "PFD_0.VCO_CLK" 69.1233
cap "a_60922_21796#" "VDD" 2.79906e-18
cap "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.D" "a_54504_20259#" 356.196
cap "a_55485_21477#" "VDD" 1.27597
cap "3bit_freq_divider_0.dff_nclk_0.nCLK" "a_53445_21970#" 274.276
cap "a_53899_24000#" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.Q" 4.556
cap "a_53968_23946#" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.D" 4.0753
cap "a_55345_24897#" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.Q" 305.462
cap "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.nQ" "VDD" 180.648
cap "3bit_freq_divider_0.dff_nclk_0.nCLK" "a_51708_21413#" 4.39468
cap "3bit_freq_divider_0.dff_nclk_0.nRST" "a_53065_23691#" 3.48755e-05
cap "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" "VDD" 307.061
cap "a_53085_40283#" "VDD" 1355.73
cap "a_53968_23946#" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.Q" 4.01784
cap "a_52924_22885#" "VDD" 209.528
cap "X1" "a_53054_23243#" 8.60773
cap "3bit_freq_divider_0.freq_div_cell_1.Cout" "VDD" 459.497
cap "a_62270_22299#" "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.D" 0.286174
cap "3bit_freq_divider_0.EN" "a_53968_20434#" 0.449556
cap "a_55836_43159#" "vco_wob_0.vctl" 24.9728
cap "a_61691_24046#" "3bit_freq_divider_1.sg13g2_nand2_1_0.Y" 0.0413718
cap "a_64383_23706#" "Y1" 2.88606
cap "a_53899_24000#" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.nQ" 0.0736947
cap "a_63255_23244#" "a_63255_25000#" 0.369705
cap "3bit_freq_divider_0.EN" "a_53065_20179#" 1.36957
cap "a_54627_42591#" "vco_wob_0.vctl" 77.135
cap "a_63426_24642#" "a_62654_23727#" 0.154814
cap "a_60385_24558#" "VDD" 44.8116
cap "a_64383_23706#" "a_64383_23434#" 43.0574
cap "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" "3bit_freq_divider_1.freq_div_cell_0.Cout" 0.0434848
cap "a_51721_23684#" "VDD" 1.34032
cap "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" "3bit_freq_divider_0.sg13g2_tiehi_1.L_HI" 0.0434848
cap "3bit_freq_divider_0.EN" "a_60531_21028#" 0.934314
cap "Y2" "a_63463_23728#" 7.14662
cap "a_53968_23946#" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.nQ" 0.0376716
cap "a_53899_24000#" "a_54252_23771#" 2.93308
cap "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" "3bit_freq_divider_1.dff_nclk_0.nCLK" 603.012
cap "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.Q" "a_62270_24055#" 4.556
cap "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.D" "a_54602_24999#" 5.17109
cap "a_58515_40413#" "a_55831_40413#" 0.0140207
cap "a_53774_20178#" "a_53738_20514#" 446.98
cap "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.nQ" "a_53445_20214#" 101.181
cap "a_53702_24124#" "VDD" 1.58837
cap "X2" "a_53065_21935#" 0.848433
cap "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.nQ" "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.Q" 0.614804
cap "a_58653_42591#" "a_53022_43738#" 0.0026103
cap "a_54472_24641#" "VDD" 213.997
cap "a_53968_23946#" "a_54252_23771#" 1.06092
cap "charge_pump_0.bias_p" "a_54842_49733#" 1.55144
cap "3bit_freq_divider_0.freq_div_cell_0.Cin" "3bit_freq_divider_0.sg13g2_nand2_1_0.Y" 255.732
cap "a_64384_21091#" "3bit_freq_divider_1.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 4.26537
cap "a_63426_22886#" "Y1" 19.7073
cap "a_52924_21129#" "VDD" 209.528
cap "a_51631_22774#" "PFD_0.VCO_CLK" 0.452576
cap "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.Q" "a_62654_21971#" 11.8971
cap "a_64383_23706#" "a_64383_23628#" 43.244
cap "charge_pump_0.bias_n" "PFD_0.DOWN" 15.7824
cap "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.Q" "a_52886_23148#" 122.482
cap "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.Q" "X1" 18.692
cap "a_53539_21970#" "3bit_freq_divider_0.sg13g2_or3_1_0.B" 0.0638967
cap "a_52944_43077#" "VDD" 798.398
cap "a_60479_25023#" "3bit_freq_divider_1.sg13g2_tiehi_1.L_HI" 4.35203
cap "a_54472_24641#" "3bit_freq_divider_0.sg13g2_tiehi_1.L_HI" 10.1108
cap "a_53350_24641#" "a_52886_24904#" 10.3958
cap "a_54427_40283#" "a_53022_43738#" 189.815
cap "Y2" "a_64464_23052#" 0.142679
cap "a_60967_24990#" "3bit_freq_divider_1.sg13g2_nand2_1_0.Y" 0.400868
cap "a_53086_40850#" "a_53085_40283#" 6.55385
cap "a_64383_23706#" "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.Q" 0.0378123
cap "nEN" "a_56828_53480#" 62.0843
cap "3bit_freq_divider_0.dff_nclk_0.D" "a_51685_23725#" 124.092
cap "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" "VDD" 307.104
cap "a_61707_23244#" "3bit_freq_divider_1.freq_div_cell_0.Cout" 11.5444
cap "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.D" "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.Q" 229.826
cap "VDD" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.D" 970.778
cap "3bit_freq_divider_1.dff_nclk_0.nCLK" "a_62654_21971#" 318.865
cap "3bit_freq_divider_0.dff_nclk_0.D" "VDD" 845.321
cap "a_53350_22885#" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.D" 0.00693237
cap "a_62848_20215#" "a_61887_20534#" 0.387062
cap "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.nQ" "a_52886_23148#" 0.237376
cap "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.Q" "a_61878_24642#" 25.5901
cap "a_53774_21934#" "a_53738_22270#" 446.98
cap "VDD" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.Q" 1422.73
cap "a_64731_24890#" "Y0" 0.83126
cap "X0" "a_51721_24988#" 3.54806
cap "a_51600_24907#" "a_51759_25014#" 19.517
cap "a_64383_23706#" "3bit_freq_divider_1.dff_nclk_0.nRST" 259.247
cap "a_61887_24046#" "a_61691_22290#" 1.20041
cap "a_53899_20488#" "a_53968_20434#" 702.62
cap "a_63255_23244#" "a_62654_23727#" 0.0256146
cap "3bit_freq_divider_0.sg13g2_tiehi_1.L_HI" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.D" 7.00341
cap "3bit_freq_divider_1.dff_nclk_0.nCLK" "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.D" 217.45
cap "a_52114_22293#" "a_51631_22774#" 0.0364215
cap "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.Q" "a_63426_22886#" 0.039838
cap "3bit_freq_divider_0.dff_nclk_0.nCLK" "3bit_freq_divider_0.dff_nclk_0.nRST" 0.873211
cap "a_64424_22200#" "3bit_freq_divider_1.sg13g2_or3_1_0.C" 4.54274
cap "a_62900_20179#" "a_62900_21935#" 0.495022
cap "a_53065_20179#" "a_53899_20488#" 39.5657
cap "a_62119_22361#" "a_62324_22016#" 1.06092
cap "a_53774_20178#" "a_54472_21129#" 0.609523
cap "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.nQ" "VDD" 187.549
cap "charge_pump_0.bias_n" "a_56828_53480#" 17.977
cap "a_63426_21130#" "a_63463_20216#" 0.188972
cap "3bit_freq_divider_0.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" "a_52114_22293#" 1.03216
cap "a_64383_23889#" "Y2" 0.0276592
cap "a_64419_23326#" "3bit_freq_divider_1.sg13g2_or3_1_0.C" 10.8896
cap "a_51729_23026#" "a_51693_23426#" 6.10793
cap "a_62654_21971#" "VDD" 433.595
cap "a_63255_25000#" "a_63463_23728#" 0.0665965
cap "a_54400_43159#" "a_54494_43159#" 422.022
cap "a_54252_23771#" "VDD" 0.437906
cap "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.Q" "X0" 243.622
cap "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.nQ" "Y1" 0.594294
cap "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.Q" 1.63486
cap "a_63426_22886#" "3bit_freq_divider_1.dff_nclk_0.nRST" 0.275859
cap "a_62654_21971#" "a_63463_21972#" 95.7523
cap "a_52944_43077#" "a_53086_40850#" 236.652
cap "a_51648_21103#" "X1" 0.804701
cap "a_52886_21392#" "a_52950_22157#" 0.0628121
cap "a_54602_21487#" "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.Q" 8.87599
cap "a_51622_24863#" "3bit_freq_divider_0.sg13g2_or3_1_0.C" 0.0461788
cap "3bit_freq_divider_0.dff_nclk_0.nRST" "a_52065_24890#" 2.88795
cap "3bit_freq_divider_0.dff_nclk_0.nCLK" "a_55086_21975#" 0.28373
cap "a_51648_24041#" "PFD_0.VCO_CLK" 3.38488
cap "a_52114_22293#" "a_51684_22284#" 5.41159
cap "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.Q" "a_56038_24617#" 0.666402
cap "3bit_freq_divider_0.EN" "3bit_freq_divider_1.sg13g2_nand2_1_0.Y" 127.986
cap "a_61061_23234#" "a_60967_23234#" 3.79789
cap "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.D" "VDD" 943.698
cap "a_58515_40413#" "a_57111_40283#" 0.0939883
cap "3bit_freq_divider_0.sg13g2_or3_1_0.A" "a_53054_21487#" 4.65035
cap "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" "3bit_freq_divider_1.dff_nclk_0.nCLK" 603.012
cap "a_51648_24041#" "a_53065_23691#" 0.000134045
cap "Y2" "a_61691_22290#" 2.15595
cap "a_61887_22290#" "a_62900_21935#" 43.0574
cap "3bit_freq_divider_0.freq_div_cell_0.Cin" "VDD" 1216.27
cap "VDD" "a_55769_40283#" 1373.34
cap "3bit_freq_divider_1.sg13g2_or3_1_0.C" "Y1" 163.521
cap "a_64384_21091#" "3bit_freq_divider_1.sg13g2_or3_1_0.B" 261.585
cap "3bit_freq_divider_1.dff_nclk_0.D" "a_63463_23728#" 0.0179444
cap "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.nQ" "a_62900_23691#" 101.181
cap "a_64383_23434#" "3bit_freq_divider_1.sg13g2_or3_1_0.C" 35.5567
cap "a_57173_40413#" "a_57311_42591#" 0.0825771
cap "3bit_freq_divider_0.dff_nclk_0.nCLK" "a_51631_22774#" 0.0413718
cap "3bit_freq_divider_1.freq_div_cell_0.Cin" "3bit_freq_divider_1.freq_div_cell_0.Cout" 105.592
cap "a_51648_21103#" "3bit_freq_divider_0.sg13g2_or3_1_0.A" 313.173
cap "3bit_freq_divider_0.freq_div_cell_0.Cout" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 13.687
cap "VDD" "a_54357_49278#" 319.631
cap "a_64731_24890#" "a_64362_24865#" 19.517
cap "3bit_freq_divider_0.dff_nclk_0.nCLK" "a_53774_20178#" 355.173
cap "3bit_freq_divider_0.freq_div_cell_0.Cin" "3bit_freq_divider_0.sg13g2_tiehi_1.L_HI" 145.516
cap "3bit_freq_divider_0.dff_nclk_0.nCLK" "3bit_freq_divider_0.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 107.005
cap "3bit_freq_divider_0.dff_nclk_0.nCLK" "a_55345_21385#" 0.15774
cap "3bit_freq_divider_0.sg13g2_or3_1_0.B" "a_52886_23148#" 232.146
cap "a_53147_40413#" "a_53022_43738#" 80.1138
cap "a_64714_21300#" "a_64384_21091#" 20.5532
cap "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" "VDD" 277.975
cap "a_55831_40413#" "a_54427_40283#" 4.19516
cap "3bit_freq_divider_1.sg13g2_tiehi_1.L_HI" "3bit_freq_divider_1.sg13g2_nand2_1_0.Y" 1.61274
cap "a_61691_20534#" "a_62654_21971#" 0.0109705
cap "a_53065_23691#" "a_53722_23726#" 5.21084
cap "a_53774_21934#" "a_53899_22244#" 43.042
cap "a_64383_23628#" "3bit_freq_divider_1.sg13g2_or3_1_0.C" 7.78313
cap "a_63223_24642#" "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.D" 0.00693237
cap "a_62654_23727#" "a_63463_23728#" 95.7523
cap "a_61707_23244#" "3bit_freq_divider_1.dff_nclk_0.nCLK" 5.72339
cap "a_53350_22885#" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.Q" 2.70397
cap "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.D" "a_53774_20178#" 14.4636
cap "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.D" "a_55345_21385#" 1.40991
cap "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.Q" "3bit_freq_divider_1.sg13g2_or3_1_0.C" 57.4451
cap "a_62119_20605#" "a_62221_20605#" 6.10793
cap "a_62654_20215#" "a_62270_20543#" 39.5657
cap "VDD" "3bit_freq_divider_0.sg13g2_or3_1_0.B" 110.817
cap "a_61691_20534#" "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.D" 14.4636
cap "a_57112_40850#" "a_57178_43159#" 0.0442755
cap "a_64424_22294#" "VDD" 0.00400202
cap "PFD_0.DOWN" "a_54747_49259#" 14.5615
cap "a_54428_40850#" "a_54427_40283#" 6.54793
cap "a_45579_29803#" "a_47777_29803#" 0.689843
cap "X2" "a_54252_20259#" 0.0139554
cap "a_53539_21970#" "a_53065_21935#" 0.441522
cap "a_45658_27900#" "a_45451_28860#" 0.558481
cap "a_63038_23727#" "3bit_freq_divider_1.dff_nclk_0.nCLK" 2.00781
cap "a_53774_21934#" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.D" 14.4636
cap "m2_17285_2698#" "m3_17285_2698#" 204959
cap "a_52950_20401#" "3bit_freq_divider_0.sg13g2_or3_1_0.A" 0.0551231
cap "a_64424_22200#" "Y2" 1.35787
cap "3bit_freq_divider_1.sg13g2_or3_1_0.C" "3bit_freq_divider_1.dff_nclk_0.nRST" 577.739
cap "3bit_freq_divider_0.sg13g2_or3_1_0.C" "a_52074_23051#" 0.869539
cap "a_54898_24641#" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.D" 1.3917
cap "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.Q" "a_61061_23234#" 6.67176
cap "a_52886_24904#" "X1" 0.0220219
cap "a_55742_43159#" "a_55836_43159#" 421.483
cap "a_61707_23244#" "VDD" 267.604
cap "a_53147_40413#" "PFD_0.UP" 4.22039
cap "X2" "a_51708_21413#" 0.306587
cap "a_53738_22270#" "a_54252_22015#" 3.49307
cap "a_55485_24989#" "a_55345_24897#" 3.79789
cap "a_53445_23726#" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.Q" 0.575863
cap "a_54627_42591#" "a_53152_43159#" 31.5307
cap "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.Q" "a_63255_21488#" 0.644664
cap "a_64419_23326#" "Y2" 0.667485
cap "a_54472_22885#" "a_54434_23148#" 365.347
cap "a_52119_23843#" "3bit_freq_divider_0.dff_nclk_0.D" 0.0154857
cap "a_64383_23889#" "3bit_freq_divider_1.dff_nclk_0.D" 94.4508
cap "a_56055_21027#" "3bit_freq_divider_0.sg13g2_nand2_1_0.Y" 7.66971
cap "a_53774_23690#" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.Q" 8.13856
cap "a_59799_40285#" "a_59800_40852#" 5.92132
cap "a_61675_21130#" "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.Q" 2.07286
cap "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.D" "3bit_freq_divider_1.dff_nclk_0.nCLK" 216.031
cap "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" "a_61691_20534#" 337.309
cap "a_53065_21935#" "a_53702_22368#" 4.49184
cap "PFD_0.UP" "a_54842_49733#" 0.725355
cap "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" "a_60967_23234#" 0.255132
cap "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.nQ" "a_62900_21935#" 101.181
cap "a_60584_24580#" "a_60967_24990#" 0.365698
cap "a_53968_22190#" "a_54504_22015#" 458.251
cap "a_61887_22290#" "3bit_freq_divider_1.freq_div_cell_0.Cout" 0.0471843
cap "a_53445_23726#" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.nQ" 101.181
cap "a_63038_23727#" "VDD" 0.152393
cap "PFD_0.VCO_CLK" "X1" 0.170912
cap "a_61972_21488#" "a_61707_21488#" 0.122716
cap "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.D" "3bit_freq_divider_1.freq_div_cell_1.Cout" 46.2297
cap "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" "3bit_freq_divider_0.sg13g2_nand2_1_0.Y" 111.421
cap "a_55941_24882#" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.Q" 1.03645
cap "a_62119_22361#" "a_61394_21976#" 458.251
cap "a_63255_23244#" "a_64383_23300#" 0.46509
cap "a_57173_40413#" "a_53022_43738#" 44.0624
cap "VDD" "a_51600_24907#" 41.5473
cap "a_52944_43077#" "a_54400_43159#" 0.0232185
cap "VDD" "a_54489_40413#" 1155.43
cap "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.Q" "a_61887_24046#" 1.89521
cap "a_53738_24026#" "a_53722_23726#" 0.387062
cap "a_61887_24046#" "a_62119_24117#" 130.676
cap "a_64383_23889#" "a_62654_23727#" 0.000134045
cap "a_53065_23691#" "X1" 2.12014
cap "a_53065_20179#" "a_53702_20612#" 4.49184
cap "Y2" "Y1" 2640.11
cap "3bit_freq_divider_0.freq_div_cell_0.Cout" "3bit_freq_divider_0.CLK_IN" 8.41368
cap "a_61707_25000#" "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 0.327347
cap "3bit_freq_divider_1.freq_div_cell_0.Cin" "3bit_freq_divider_1.dff_nclk_0.nCLK" 323.66
cap "3bit_freq_divider_0.dff_nclk_0.nCLK" "a_53722_23726#" 1.45928
cap "a_64383_23434#" "Y2" 1.94102
cap "Y0" "a_63520_25000#" 8.28052
cap "a_52950_20401#" "a_53065_20179#" 95.7523
cap "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.Q" "a_61394_23732#" 0.0963297
cap "3bit_freq_divider_0.dff_nclk_0.nCLK" "a_54352_20604#" 0.281802
cap "a_63255_23244#" "3bit_freq_divider_1.sg13g2_or3_1_0.B" 232.146
cap "a_54352_24116#" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.D" 0.250469
cap "a_52886_24904#" "X0" 407.622
cap "a_62119_24117#" "a_61394_23732#" 458.251
cap "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.D" "VDD" 970.828
cap "Y2" "a_63038_21971#" 0.20063
cap "a_62879_20613#" "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.Q" 0.321774
cap "3bit_freq_divider_0.dff_nclk_0.nCLK" "a_54434_23148#" 5.72339
cap "a_60385_24717#" "VDD" 113.805
cap "a_55831_40413#" "a_53147_40413#" 0.220535
cap "VDD" "PFD_0.DOWN" 1562.26
cap "a_62900_20179#" "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.Q" 5.12618
cap "3bit_freq_divider_0.freq_div_cell_0.Cin" "a_54898_24641#" 0.387655
cap "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" "3bit_freq_divider_1.freq_div_cell_1.Cout" 2.16378
cap "a_52114_22293#" "X1" 0.093812
cap "a_62654_23727#" "a_61691_22290#" 0.0109705
cap "a_63520_23244#" "3bit_freq_divider_1.sg13g2_or3_1_0.B" 4.65035
cap "a_64383_23628#" "Y2" 1.56112
cap "a_46749_30782#" "CLK_IN" 973.91
cap "a_61675_21130#" "VDD" 7.4798
cap "3bit_freq_divider_0.dff_nclk_0.nCLK" "a_55345_24897#" 0.056402
cap "a_45451_28860#" "CLK_IN" 139.233
cap "3bit_freq_divider_0.freq_div_cell_0.Cout" "a_54504_20259#" 0.144888
cap "3bit_freq_divider_1.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" "a_64464_23052#" 0.45774
cap "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.D" "a_54352_20604#" 0.250469
cap "a_62879_20613#" "3bit_freq_divider_1.dff_nclk_0.nCLK" 0.287098
cap "3bit_freq_divider_0.CLK_IN" "a_61878_21130#" 0.220909
cap "3bit_freq_divider_1.freq_div_cell_0.Cin" "VDD" 1216.32
cap "a_62879_24125#" "3bit_freq_divider_1.sg13g2_or3_1_0.C" 0.00403083
cap "a_53058_43159#" "VDD" 1374.21
cap "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.nQ" "a_53968_22190#" 0.0376716
cap "a_62879_22369#" "3bit_freq_divider_1.dff_nclk_0.nCLK" 0.287098
cap "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.D" "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 0.00339499
cap "X0" "PFD_0.VCO_CLK" 111.504
cap "3bit_freq_divider_0.CLK_IN" "3bit_freq_divider_1.freq_div_cell_0.Cout" 8.41169
cap "3bit_freq_divider_0.sg13g2_or3_1_0.C" "a_53054_23243#" 0.228976
cap "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.Q" "Y2" 212.931
cap "a_62900_20179#" "3bit_freq_divider_1.dff_nclk_0.nCLK" 262.897
cap "a_52950_23913#" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.Q" 125.189
cap "a_54472_21129#" "a_54434_21392#" 365.347
cap "a_62119_24117#" "Y2" 1.53413
cap "a_53086_40850#" "a_54489_40413#" 0.0148194
cap "a_54428_40850#" "a_53147_40413#" 238.338
cap "a_53738_20514#" "a_53968_20434#" 130.676
cap "a_53774_21934#" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.Q" 8.13856
cap "a_53065_21935#" "a_52886_23148#" 0.448034
cap "a_63426_21130#" "3bit_freq_divider_1.sg13g2_or3_1_0.B" 0.259521
cap "a_53065_23691#" "X0" 7.38657
cap "3bit_freq_divider_0.sg13g2_or3_1_0.C" "a_51721_24988#" 0.0637728
cap "a_54252_22015#" "a_53899_22244#" 2.93308
cap "a_53065_20179#" "a_53738_20514#" 400.267
cap "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.Q" "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 0.470643
cap "Y2" "3bit_freq_divider_1.dff_nclk_0.nRST" 2.708
cap "a_61707_23244#" "a_61972_23244#" 0.122716
cap "a_52924_22885#" "a_52950_22157#" 0.188972
cap "CLK_OUT" "3bit_freq_divider_1.sg13g2_or3_1_0.C" 2.84323
cap "a_61887_22290#" "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.Q" 7.22997
cap "a_64424_22200#" "3bit_freq_divider_1.dff_nclk_0.D" 430.966
cap "a_56055_21027#" "VDD" 0.470588
cap "a_54898_21129#" "a_54434_21392#" 10.3958
cap "a_62879_20613#" "VDD" 1.34032
cap "3bit_freq_divider_1.sg13g2_or3_1_0.A" "a_63255_21488#" 231.822
cap "a_62879_22369#" "VDD" 1.45738
cap "a_64459_24995#" "3bit_freq_divider_1.sg13g2_or3_1_0.C" 0.0637728
cap "a_64383_23889#" "3bit_freq_divider_1.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 0.618237
cap "a_53065_21935#" "VDD" 435.523
cap "a_64419_23326#" "3bit_freq_divider_1.dff_nclk_0.D" 15.9136
cap "a_63255_25000#" "Y1" 18.4906
cap "a_62900_20179#" "VDD" 304.789
cap "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" "VDD" 298.72
cap "a_63223_21130#" "a_63255_21488#" 10.3958
cap "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.Q" "3bit_freq_divider_0.EN" 0.0197736
cap "a_58453_40283#" "a_53022_43738#" 192.882
cap "3bit_freq_divider_0.dff_nclk_0.nCLK" "X1" 262.283
cap "a_63223_22886#" "a_63255_23244#" 10.3958
cap "3bit_freq_divider_0.sg13g2_or3_1_0.C" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.Q" 57.4451
cap "m5_17331_2744#" "X0" 422.777
cap "a_53738_22270#" "a_53899_22244#" 660.771
cap "3bit_freq_divider_1.sg13g2_tiehi_1.L_HI" "a_60584_24580#" 124.039
cap "a_61887_22290#" "3bit_freq_divider_1.dff_nclk_0.nCLK" 184.93
cap "3bit_freq_divider_0.CLK_IN" "3bit_freq_divider_0.sg13g2_nand2_1_0.Y" 261.796
cap "a_62119_20605#" "a_62270_20543#" 702.62
cap "a_62324_20260#" "3bit_freq_divider_1.dff_nclk_0.nCLK" 0.871015
cap "a_58426_43159#" "a_55836_43159#" 0.0232185
cap "3bit_freq_divider_1.sg13g2_or3_1_0.B" "a_63463_23728#" 0.308843
cap "m4_17285_2698#" "X0" 395.154
cap "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.D" 0.00339499
cap "3bit_freq_divider_0.dff_nclk_0.nCLK" "a_54434_21392#" 5.72339
cap "a_55831_40413#" "a_57173_40413#" 733.596
cap "a_56013_24979#" "VDD" 113.795
cap "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.Q" "a_62654_21971#" 19.8444
cap "a_52950_22157#" "a_52924_21129#" 0.069066
cap "a_51684_22692#" "a_52886_23148#" 0.0422242
cap "a_61488_20220#" "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.D" 0.0155532
cap "X2" "a_53774_20178#" 0.799517
cap "a_54434_24904#" "a_53774_23690#" 2.05954
cap "a_53065_21935#" "a_53445_20214#" 0.000901653
cap "a_64383_23300#" "a_64464_23052#" 3.83924
cap "a_53774_21934#" "3bit_freq_divider_0.freq_div_cell_0.Cin" 1.7113
cap "a_53539_21970#" "a_53445_21970#" 4.96542
cap "a_52924_22885#" "a_52886_21392#" 0.00826174
cap "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.nQ" "a_61691_24046#" 0.0555845
cap "a_54357_49278#" "charge_pump_0.vout" 14.3202
cap "3bit_freq_divider_1.dff_nclk_0.D" "Y1" 3.45483
cap "3bit_freq_divider_1.sg13g2_tiehi_1.L_HI" "a_61691_24046#" 1.7113
cap "a_53738_22270#" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.D" 4.3584
cap "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.nQ" "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 0.0050473
cap "3bit_freq_divider_0.dff_nclk_0.nCLK" "3bit_freq_divider_0.sg13g2_or3_1_0.A" 485.68
cap "3bit_freq_divider_1.dff_nclk_0.D" "a_64383_23434#" 17.4962
cap "a_56013_24979#" "3bit_freq_divider_0.sg13g2_tiehi_1.L_HI" 21.6144
cap "3bit_freq_divider_0.dff_nclk_0.D" "a_51693_23426#" 41.4624
cap "VDD" "vco_wob_0.vctl" 282.301
cap "a_51685_23725#" "a_51684_22692#" 43.0574
cap "a_63426_22886#" "3bit_freq_divider_1.dff_nclk_0.nCLK" 34.1485
cap "a_61707_23244#" "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 0.327347
cap "a_63255_25000#" "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.Q" 149.869
cap "a_61887_22290#" "VDD" 215.766
cap "a_62900_21935#" "Y2" 14.4968
cap "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.D" "a_54434_21392#" 247.148
cap "a_51693_23426#" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.Q" 0.063078
cap "a_51693_23075#" "a_52886_23148#" 0.076626
cap "3bit_freq_divider_0.dff_nclk_0.D" "a_52950_22157#" 0.743813
cap "a_61488_21976#" "a_61394_21976#" 5.41159
cap "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" "3bit_freq_divider_0.freq_div_cell_1.Cout" 2.16378
cap "a_62324_20260#" "VDD" 0.0137518
cap "a_62270_22299#" "a_62654_21971#" 39.5657
cap "3bit_freq_divider_0.CLK_IN" "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.Q" 20.0095
cap "a_51684_22692#" "VDD" 193.078
cap "a_53738_24026#" "X0" 0.81927
cap "a_57084_43159#" "a_54494_43159#" 0.0232185
cap "a_64383_23706#" "VDD" 306.548
cap "a_52950_22157#" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.Q" 123.889
cap "a_62654_21971#" "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.D" 0.162184
cap "3bit_freq_divider_0.dff_nclk_0.nCLK" "X0" 2.38674
cap "a_52944_43077#" "a_53285_42591#" 34.9139
cap "m6_17427_2840#" "X0" 1237.95
cap "a_61878_24642#" "VDD" 214.005
cap "a_61675_21130#" "3bit_freq_divider_1.freq_div_cell_1.Cout" 0.387655
cap "a_63255_25000#" "3bit_freq_divider_1.dff_nclk_0.nRST" 0.635972
cap "a_62900_20179#" "a_61691_20534#" 43.244
cap "a_61488_20220#" "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 1.03216
cap "a_62654_23727#" "Y1" 7.23552
cap "3bit_freq_divider_0.sg13g2_or3_1_0.C" "a_51648_21103#" 250.337
cap "a_51685_23725#" "a_51693_23075#" 0.090424
cap "3bit_freq_divider_1.dff_nclk_0.D" "a_64383_23628#" 37.2786
cap "a_52886_21392#" "a_52924_21129#" 365.347
cap "Y2" "a_62879_24125#" 0.140941
cap "a_62654_21971#" "a_62848_21971#" 5.21084
cap "a_51693_23075#" "VDD" 244.6
cap "a_57311_42591#" "a_57178_43159#" 223.776
cap "a_58653_42591#" "a_55836_43159#" 0.0148194
cap "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.Q" "a_53899_20488#" 3.01749
cap "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.D" "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.D" 0.69545
cap "a_63426_22886#" "VDD" 208.337
cap "3bit_freq_divider_1.sg13g2_tiehi_1.L_HI" "a_60967_24990#" 217.838
cap "a_63426_22886#" "a_63463_21972#" 0.188972
cap "a_63223_24642#" "3bit_freq_divider_1.sg13g2_or3_1_0.C" 0.420104
cap "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.nQ" "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.Q" 0.614804
cap "3bit_freq_divider_0.dff_nclk_0.nCLK" "a_53968_20434#" 325.073
cap "vco_wob_0.vctl" "a_56887_49467#" 2.72299
cap "a_52065_24890#" "X0" 3.80992
cap "3bit_freq_divider_0.dff_nclk_0.D" "a_51729_23026#" 0.529921
cap "a_53065_23691#" "a_53774_23690#" 23.3548
cap "3bit_freq_divider_1.dff_nclk_0.nCLK" "a_63520_21488#" 0.422023
cap "3bit_freq_divider_1.freq_div_cell_0.Cin" "a_60922_23552#" -2.40368e-18
cap "3bit_freq_divider_0.dff_nclk_0.nCLK" "a_53065_20179#" 311.317
cap "3bit_freq_divider_0.dff_nclk_0.nRST" "a_51759_25014#" 30.9768
cap "a_51622_24863#" "a_51721_24988#" 22.8971
cap "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.D" "a_60967_23234#" 0.60618
cap "a_64424_22200#" "3bit_freq_divider_1.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 83.7958
cap "a_53086_40850#" "vco_wob_0.vctl" 42.8368
cap "3bit_freq_divider_1.dff_nclk_0.D" "3bit_freq_divider_1.dff_nclk_0.nRST" 762.899
cap "a_52886_21392#" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.Q" 0.644664
cap "a_64714_21414#" "3bit_freq_divider_1.dff_nclk_0.nCLK" 4.39468
cap "3bit_freq_divider_0.freq_div_cell_0.Cout" "a_55086_21975#" 0.0617698
cap "a_55345_23141#" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.D" 1.40991
cap "3bit_freq_divider_0.CLK_IN" "VDD" 1607.57
cap "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.nQ" "3bit_freq_divider_1.dff_nclk_0.nCLK" 87.4024
cap "a_61691_20534#" "a_61887_22290#" 1.20041
cap "a_64419_23326#" "3bit_freq_divider_1.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 2.04733
cap "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.nQ" "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 0.0050473
cap "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.Q" "a_62654_23727#" 20.7124
cap "a_57173_40413#" "a_57111_40283#" 119.22
cap "a_55831_40413#" "a_58453_40283#" 0.0263808
cap "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.D" "a_53968_20434#" 4.0753
cap "a_61707_25000#" "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.D" 247.148
cap "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.D" "a_53065_20179#" 0.162184
cap "a_52950_23913#" "a_52886_24904#" 0.0665965
cap "3bit_freq_divider_1.freq_div_cell_0.Cin" "a_60967_23234#" 130.339
cap "3bit_freq_divider_1.freq_div_cell_0.Cin" "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 0.0434848
cap "a_51622_24863#" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.Q" 0.13469
cap "a_61707_23244#" "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.Q" 460.99
cap "a_61394_20220#" "a_62221_20605#" 0.0256716
cap "a_53722_21970#" "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.Q" 0.108619
cap "a_63520_21488#" "VDD" 0.127627
cap "a_62654_23727#" "3bit_freq_divider_1.dff_nclk_0.nRST" 3.48755e-05
cap "3bit_freq_divider_0.freq_div_cell_0.Cout" "a_53774_20178#" 1.7113
cap "a_53899_22244#" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.D" 0.286174
cap "3bit_freq_divider_0.EN" "charge_pump_0.bias_p" 336.278
cap "a_53445_23726#" "a_53065_21935#" 0.024096
cap "a_64714_21414#" "VDD" 5.73966
cap "a_57112_40850#" "a_53022_43738#" 0.00739274
cap "a_55345_23141#" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 0.255132
cap "3bit_freq_divider_1.dff_nclk_0.nCLK" "3bit_freq_divider_1.sg13g2_or3_1_0.C" 138.936
cap "a_54504_20259#" "VDD" 369.951
cap "a_53738_22270#" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.Q" 1.89521
cap "3bit_freq_divider_0.freq_div_cell_0.Cout" "a_55345_21385#" 130.339
cap "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.nQ" "VDD" 180.666
cap "3bit_freq_divider_1.freq_div_cell_0.Cout" "Y2" 0.000717267
cap "3bit_freq_divider_0.dff_nclk_0.D" "a_51708_21299#" 0.243692
cap "3bit_freq_divider_1.freq_div_cell_0.Cin" "a_61707_25000#" 11.5444
cap "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.nQ" "a_63463_21972#" 216.087
cap "a_64383_23434#" "3bit_freq_divider_1.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 14.7313
cap "a_53058_43159#" "a_54400_43159#" 2.25726
cap "3bit_freq_divider_0.dff_nclk_0.nCLK" "a_54504_22015#" 372.591
cap "Y0" "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.nQ" 0.594294
cap "a_51693_23426#" "3bit_freq_divider_0.sg13g2_or3_1_0.B" 0.0320574
cap "a_54252_20259#" "VDD" 0.0137518
cap "a_63223_21130#" "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.D" 0.00693237
cap "3bit_freq_divider_0.sg13g2_or3_1_0.C" "a_52886_24904#" 233.566
cap "PFD_0.DOWN" "charge_pump_0.vout" 9.203
cap "a_61707_23244#" "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.D" 247.148
cap "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.Q" "a_53968_22190#" 4.01784
cap "a_53065_23691#" "a_52950_23913#" 95.7523
cap "a_52950_22157#" "3bit_freq_divider_0.sg13g2_or3_1_0.B" 0.879342
cap "a_53445_21970#" "VDD" 308.375
cap "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" "a_61488_23732#" 1.03216
cap "a_53738_24026#" "a_53774_23690#" 446.98
cap "a_61887_20534#" "a_62270_20543#" 660.771
cap "3bit_freq_divider_1.freq_div_cell_0.Cout" "a_60922_21818#" -3.2049e-18
cap "3bit_freq_divider_1.freq_div_cell_0.Cout" "a_60967_21478#" 130.339
cap "3bit_freq_divider_1.sg13g2_or3_1_0.C" "VDD" 192.019
cap "a_51708_21413#" "VDD" 5.73966
cap "a_64424_22200#" "a_64383_23300#" 458.251
cap "a_57178_43159#" "a_53022_43738#" 42.9773
cap "a_64383_23628#" "3bit_freq_divider_1.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 338.328
cap "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.D" "a_54504_22015#" 0.0133653
cap "3bit_freq_divider_0.dff_nclk_0.nCLK" "a_53774_23690#" 351.979
cap "CLK_OUT" "a_63255_25000#" 0.146101
cap "3bit_freq_divider_0.dff_nclk_0.nRST" "a_51648_24438#" 40.5415
cap "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.D" "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.Q" 0.0906849
cap "VDD" "a_58454_40850#" 6.7859
cap "a_55969_42591#" "a_53022_43738#" 0.00753059
cap "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.Q" "a_51648_21103#" 0.000742903
cap "a_64383_23300#" "a_64419_23326#" 702.62
cap "a_63255_25000#" "a_64459_24995#" 0.150448
cap "Y0" "a_64362_24865#" 0.456702
cap "3bit_freq_divider_0.sg13g2_or3_1_0.C" "PFD_0.VCO_CLK" 1.04619
cap "a_62900_21935#" "a_62654_23727#" 0.000901653
cap "a_63223_24642#" "Y2" 2.04833
cap "a_60479_25023#" "a_60385_24947#" 3.30016
cap "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.D" 0.00339499
cap "a_61887_24046#" "3bit_freq_divider_1.dff_nclk_0.nCLK" 184.886
cap "a_55345_23141#" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.D" 0.60618
cap "a_53445_21970#" "a_53445_20214#" 0.495022
cap "3bit_freq_divider_0.freq_div_cell_0.Cin" "a_53738_22270#" 0.0633674
cap "a_62221_22361#" "3bit_freq_divider_1.dff_nclk_0.nCLK" 0.281802
cap "a_57111_40283#" "a_58453_40283#" 3.93702
cap "3bit_freq_divider_0.sg13g2_or3_1_0.C" "a_53065_23691#" 2.36332
cap "3bit_freq_divider_1.freq_div_cell_0.Cin" "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.Q" 422.656
cap "a_47777_29803#" "PFD_0.UP" 628.187
cap "3bit_freq_divider_0.dff_nclk_0.nCLK" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.nQ" 87.4235
cap "a_55345_23141#" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.Q" 305.462
cap "3bit_freq_divider_1.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" "3bit_freq_divider_1.dff_nclk_0.nRST" 162.335
cap "a_54627_42591#" "a_53147_40413#" 0.0404752
cap "X2" "X1" 10.7218
cap "a_52886_21392#" "3bit_freq_divider_0.sg13g2_or3_1_0.B" 2.42573
cap "a_61887_22290#" "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 13.2436
cap "a_61394_23732#" "3bit_freq_divider_1.dff_nclk_0.nCLK" 372.59
cap "CLK_OUT" "3bit_freq_divider_1.dff_nclk_0.D" 18.8365
cap "a_62654_23727#" "a_62879_24125#" 4.49184
cap "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.D" "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.D" 0.69545
cap "a_61691_22290#" "3bit_freq_divider_1.sg13g2_nand2_1_0.Y" 0.0486038
cap "3bit_freq_divider_0.CLK_IN" "3bit_freq_divider_1.freq_div_cell_1.Cout" 1.19188
cap "a_55485_21477#" "3bit_freq_divider_0.freq_div_cell_1.Cout" 2.04495
cap "a_64383_23300#" "Y1" 0.699697
cap "a_53774_23690#" "a_54504_23771#" 177.665
cap "a_53774_20178#" "3bit_freq_divider_0.sg13g2_nand2_1_0.Y" 0.0486038
cap "3bit_freq_divider_1.dff_nclk_0.D" "a_64459_24995#" 0.0244901
cap "a_51648_24041#" "a_51759_25014#" 0.0123911
cap "a_53065_21935#" "a_53774_21934#" 23.3548
cap "a_64383_23300#" "a_64383_23434#" 130.676
cap "Y2" "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.Q" 158.364
cap "a_53774_21934#" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 337.309
cap "a_54898_22885#" "a_54434_23148#" 10.3958
cap "a_54400_43159#" "vco_wob_0.vctl" 1.30913
cap "3bit_freq_divider_0.sg13g2_nand2_1_0.Y" "a_55345_21385#" 87.9735
cap "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.Q" "a_53702_20612#" 0.321774
cap "a_61887_24046#" "VDD" 221.534
cap "a_52114_22293#" "3bit_freq_divider_0.sg13g2_or3_1_0.C" 0.259321
cap "3bit_freq_divider_0.dff_nclk_0.nRST" "a_52886_23148#" 2.9849
cap "a_53899_22244#" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.Q" 3.01749
cap "a_53152_43159#" "VDD" 1054.57
cap "a_55742_43159#" "VDD" 1366.86
cap "a_62221_22361#" "VDD" 1.1502
cap "a_46749_30782#" "VDD" 1121.91
cap "a_45451_28860#" "VDD" 55.4265
cap "3bit_freq_divider_1.freq_div_cell_0.Cin" "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.D" 6.80536
cap "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.Q" "a_52950_20401#" 123.889
cap "3bit_freq_divider_1.sg13g2_or3_1_0.B" "Y1" 132.658
cap "a_62879_22369#" "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.Q" 0.321774
cap "a_57173_40413#" "a_55770_40850#" 0.0148194
cap "a_55831_40413#" "a_57112_40850#" 230.349
cap "X2" "3bit_freq_divider_0.sg13g2_or3_1_0.A" 205.098
cap "m2_16847_2260#" "m1_16847_2260#" 206300
cap "a_62324_23772#" "a_62119_24117#" 1.06092
cap "3bit_freq_divider_0.dff_nclk_0.nCLK" "a_52950_23913#" 3.59315
cap "3bit_freq_divider_1.dff_nclk_0.nCLK" "Y2" 867.411
cap "a_61394_23732#" "VDD" 385.314
cap "a_64384_24445#" "a_64362_24865#" 2.29768
cap "a_61707_25000#" "a_61878_24642#" 365.347
cap "3bit_freq_divider_0.freq_div_cell_0.Cout" "a_54434_23148#" 11.5444
cap "a_62848_20215#" "3bit_freq_divider_1.dff_nclk_0.nCLK" 0.833811
cap "a_64383_23300#" "a_64383_23628#" 53.1407
cap "3bit_freq_divider_0.dff_nclk_0.nRST" "a_51685_23725#" 259.247
cap "a_60967_21478#" "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.Q" 305.462
cap "3bit_freq_divider_1.sg13g2_or3_1_0.B" "a_63038_21971#" 0.0638967
cap "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.D" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.D" 0.69545
cap "m1_17285_2698#" "X0" 10.6078
cap "a_51708_21299#" "3bit_freq_divider_0.sg13g2_or3_1_0.B" 1.02327
cap "3bit_freq_divider_0.dff_nclk_0.nRST" "VDD" 602.151
cap "vco_wob_0.vctl" "charge_pump_0.vout" 57.2449
cap "a_61972_25000#" "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.Q" 8.87599
cap "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.D" "a_62270_24055#" 0.286174
cap "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.Q" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.D" 229.826
cap "3bit_freq_divider_1.sg13g2_or3_1_0.C" "a_64464_23130#" 0.383797
cap "a_55345_23141#" "3bit_freq_divider_0.freq_div_cell_0.Cin" 130.339
cap "a_62246_22016#" "a_61887_22290#" 3.9443
cap "a_62879_22369#" "a_62270_22299#" 0.238305
cap "a_56013_24979#" "a_56039_25022#" 8.53183
cap "a_63426_24642#" "Y0" 18.5062
cap "a_63223_24642#" "a_63255_25000#" 10.3958
cap "3bit_freq_divider_1.dff_nclk_0.nCLK" "a_60967_21478#" 0.15774
cap "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.nQ" "a_62900_20179#" 101.181
cap "a_52944_43077#" "a_53085_40283#" 454.122
cap "a_64731_24890#" "Y1" 1.36156
cap "a_53738_24026#" "3bit_freq_divider_0.sg13g2_or3_1_0.C" 0.0230438
cap "3bit_freq_divider_0.EN" "a_51648_21103#" 0.12216
cap "a_61394_20220#" "a_62270_20543#" 0.942192
cap "Y2" "VDD" 1180.34
cap "a_64383_23300#" "3bit_freq_divider_1.dff_nclk_0.nRST" 314.823
cap "a_55086_21975#" "VDD" 0.151342
cap "a_47777_29803#" "PFD_0.VCO_CLK" 0.0888079
cap "a_63255_21488#" "a_62654_21971#" 0.0256146
cap "Y2" "a_63463_21972#" 17.8842
cap "a_46749_30782#" "a_48909_28913#" 0.0167514
cap "a_45579_29803#" "PFD_0.VCO_CLK" 0.12272
cap "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.D" 403.078
cap "3bit_freq_divider_0.dff_nclk_0.nCLK" "3bit_freq_divider_0.sg13g2_or3_1_0.C" 138.936
cap "a_53086_40850#" "a_53152_43159#" 0.0433892
cap "a_55831_40413#" "a_55969_42591#" 1.14039
cap "a_53539_23726#" "X0" 0.0217105
cap "a_46817_27899#" "PFD_0.VCO_CLK" 925.473
cap "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.Q" "a_61887_22290#" 1.89521
cap "X2" "a_53968_20434#" 0.721731
cap "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.Q" "a_53738_20514#" 1.89521
cap "a_53058_43159#" "a_53285_42591#" 6.47409
cap "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.Q" 0.470643
cap "a_52924_22885#" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.Q" 10.1108
cap "X2" "a_53065_20179#" 7.88311
cap "m7_16847_2260#" "X0" 1449.46
cap "a_53445_23726#" "a_53445_21970#" 0.495022
cap "a_53065_21935#" "a_52950_22157#" 95.7523
cap "3bit_freq_divider_1.sg13g2_or3_1_0.B" "3bit_freq_divider_1.dff_nclk_0.nRST" 0.748075
cap "a_51648_24041#" "a_51648_24438#" 95.7523
cap "a_63255_21488#" "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.D" 3.35846
cap "a_51685_23725#" "a_51631_22774#" 43.244
cap "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.nQ" "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 0.0050473
cap "a_51622_24863#" "PFD_0.VCO_CLK" 26.7292
cap "a_54434_23148#" "a_54602_23243#" 0.122716
cap "a_51721_23684#" "3bit_freq_divider_0.dff_nclk_0.D" 0.634125
cap "a_60922_21818#" "VDD" -2.51916e-17
cap "a_60967_21478#" "VDD" 458.547
cap "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.D" "a_54602_21487#" 5.17109
cap "a_51631_22774#" "VDD" 626.306
cap "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.nQ" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 0.0050473
cap "a_53774_20178#" "VDD" 676.725
cap "a_61887_22290#" "a_62270_22299#" 660.771
cap "a_54472_24641#" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.D" 121.851
cap "3bit_freq_divider_0.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" "a_51685_23725#" 0.217575
cap "a_64731_24890#" "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.Q" 0.0153413
cap "a_58515_40413#" "VDD" 1364.26
cap "3bit_freq_divider_0.freq_div_cell_0.Cin" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.D" 6.80536
cap "a_63426_22886#" "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.Q" 10.1108
cap "a_55345_21385#" "VDD" 458.547
cap "3bit_freq_divider_0.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" "VDD" 287.423
cap "a_61887_22290#" "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.D" 4.3584
cap "3bit_freq_divider_0.dff_nclk_0.nCLK" "a_55086_20219#" 0.28373
cap "a_64383_23706#" "a_64419_23844#" 4.96542
cap "3bit_freq_divider_0.freq_div_cell_0.Cout" "a_54434_21392#" 120.818
cap "3bit_freq_divider_0.EN" "a_52950_20401#" 0.218705
cap "a_53065_20179#" "a_53722_20214#" 5.21084
cap "a_57111_40283#" "a_57112_40850#" 6.52351
cap "a_64383_23706#" "a_64419_23654#" 0.210528
cap "a_61887_22290#" "a_62848_21971#" 0.387062
cap "a_64731_24890#" "3bit_freq_divider_1.dff_nclk_0.nRST" 12.6742
cap "a_63463_20216#" "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.Q" 123.889
cap "VDD" "a_51684_22284#" 369.951
cap "a_51693_23426#" "a_51684_22692#" 130.676
cap "a_53774_20178#" "a_53445_20214#" 43.244
cap "a_52886_21392#" "a_53065_21935#" 0.0256146
cap "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.Q" "a_62900_23691#" 6.1284
cap "a_57311_42591#" "a_53022_43738#" 0.00740823
cap "a_53350_24641#" "VDD" 8.53188
cap "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.Q" "a_54472_21129#" 25.5901
cap "charge_pump_0.bias_p" "PFD_0.UP" 9.20038
cap "charge_pump_0.bias_n" "a_54842_49733#" 0.235765
cap "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.D" "a_55086_20219#" 0.0155532
cap "a_55345_24897#" "3bit_freq_divider_0.sg13g2_nand2_1_0.Y" 0.400868
cap "3bit_freq_divider_0.freq_div_cell_0.Cin" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 13.6941
cap "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.D" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.Q" 0.0906849
cap "3bit_freq_divider_0.dff_nclk_0.D" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.Q" 0.0615336
cap "3bit_freq_divider_1.dff_nclk_0.D" "3bit_freq_divider_1.dff_nclk_0.nCLK" 43.5423
cap "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.D" "a_61488_23732#" 0.0155532
cap "a_63255_25000#" "VDD" 265.07
cap "3bit_freq_divider_1.dff_nclk_0.nCLK" "a_63463_20216#" 58.8192
cap "a_62900_21935#" "3bit_freq_divider_1.sg13g2_or3_1_0.B" 0.179104
cap "a_63255_23244#" "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.nQ" 0.237376
cap "a_51693_23075#" "a_51693_23426#" 702.62
cap "a_58426_43159#" "VDD" 1369.69
cap "a_53285_42591#" "vco_wob_0.vctl" 80.8606
cap "Y2" "a_64464_23130#" 0.0630878
cap "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.Q" "3bit_freq_divider_1.sg13g2_nand2_1_0.Y" 0.392632
cap "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.Q" "a_54898_21129#" 2.07286
cap "a_51648_24041#" "a_51685_23725#" 410.483
cap "3bit_freq_divider_0.dff_nclk_0.nCLK" "a_55086_23731#" 0.28373
cap "a_61972_21488#" "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.Q" 8.87599
cap "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.nQ" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.Q" 0.709531
cap "a_51648_24041#" "VDD" 418.929
cap "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.nQ" "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.Q" 27.1217
cap "3bit_freq_divider_0.freq_div_cell_0.Cin" "a_54472_24641#" 0.476559
cap "3bit_freq_divider_1.freq_div_cell_0.Cin" "a_61488_23732#" 0.0617698
cap "3bit_freq_divider_0.EN" "a_53738_20514#" 0.599369
cap "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.Q" "a_61675_24642#" 2.07286
cap "a_53065_21935#" "a_53738_22270#" 400.267
cap "a_53774_21934#" "a_53445_21970#" 43.244
cap "a_64338_24910#" "Y0" 0.797216
cap "a_62654_23727#" "3bit_freq_divider_1.dff_nclk_0.nCLK" 295.157
cap "X0" "a_51759_25014#" 4.76596
cap "a_53738_22270#" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 13.2436
cap "a_54252_23771#" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.Q" 0.253321
cap "3bit_freq_divider_1.dff_nclk_0.D" "VDD" 846.151
cap "a_53899_20488#" "a_53702_20612#" 0.238305
cap "a_63463_20216#" "VDD" 233.099
cap "a_56137_24678#" "VDD" 118.576
cap "a_62119_22361#" "a_61691_22290#" 53.1407
cap "a_59799_40285#" "vco_wob_0.vctl" 1.1578
cap "3bit_freq_divider_1.dff_nclk_0.D" "a_63463_21972#" 0.784098
cap "a_63463_20216#" "a_63463_21972#" 0.292145
cap "a_52119_23843#" "3bit_freq_divider_0.dff_nclk_0.nRST" 1.8804
cap "3bit_freq_divider_0.dff_nclk_0.nCLK" "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.Q" 1040.2
cap "a_52924_22885#" "3bit_freq_divider_0.sg13g2_or3_1_0.B" 106.974
cap "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.nQ" "a_62270_22299#" 0.0736947
cap "a_63426_21130#" "a_62654_20215#" 0.154814
cap "3bit_freq_divider_0.freq_div_cell_0.Cin" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.D" 84.0043
cap "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.Q" "3bit_freq_divider_1.sg13g2_or3_1_0.C" 0.246633
cap "a_56137_24678#" "3bit_freq_divider_0.sg13g2_tiehi_1.L_HI" 2.92788
cap "a_52074_23129#" "a_51693_23426#" 1.06092
cap "a_54400_43159#" "a_53152_43159#" 91.8834
cap "a_55742_43159#" "a_54400_43159#" 2.24925
cap "a_53722_23726#" "VDD" 0.350043
cap "Y0" "a_63463_23728#" 0.523644
cap "a_60967_21478#" "3bit_freq_divider_1.freq_div_cell_1.Cout" 131.66
cap "a_55086_23731#" "a_54504_23771#" 5.41159
cap "a_52119_23653#" "a_51684_22692#" 0.387062
cap "3bit_freq_divider_0.freq_div_cell_0.Cin" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.Q" 422.656
cap "a_54352_20604#" "VDD" 0.951222
cap "a_62654_23727#" "VDD" 437.648
cap "m6_60810_42209#" "vco_wob_0.vctl" 55.0406
cap "a_62900_21935#" "a_62900_23691#" 0.495022
cap "a_61061_24990#" "a_60967_24990#" 3.79789
cap "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.D" "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.Q" 229.826
cap "VDD" "a_58653_42591#" 5.76857
cap "a_51622_24863#" "a_52065_24890#" 3.88904
cap "VDD" "a_54434_23148#" 267.604
cap "3bit_freq_divider_0.EN" "a_55948_56737#" 29.3988
cap "a_61972_21488#" "VDD" 0.883204
cap "a_52924_21129#" "3bit_freq_divider_0.sg13g2_or3_1_0.B" 0.259521
cap "3bit_freq_divider_0.EN" "a_58536_54976#" 214.617
cap "a_59800_40852#" "vco_wob_0.vctl" 51.2258
cap "3bit_freq_divider_0.EN" "a_54472_21129#" 0.00225065
cap "a_53738_24026#" "a_54324_23771#" 3.9443
cap "a_55345_24897#" "VDD" 454.784
cap "a_61691_22290#" "a_61394_21976#" 177.665
cap "a_64419_23844#" "3bit_freq_divider_1.sg13g2_or3_1_0.C" 0.243932
cap "CLK_OUT" "a_64731_24890#" 4.04911
cap "VDD" "a_54427_40283#" 1369.25
cap "a_63520_25000#" "Y1" 0.905076
cap "3bit_freq_divider_0.EN" "a_61887_20534#" 0.0406124
cap "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.nQ" "a_63463_23728#" 216.087
cap "Y0" "m5_17331_2744#" 408.423
cap "a_55831_40413#" "a_57311_42591#" 0.028552
cap "a_64419_23654#" "3bit_freq_divider_1.sg13g2_or3_1_0.C" 0.691583
cap "a_53738_20514#" "a_53899_20488#" 660.771
cap "3bit_freq_divider_0.dff_nclk_0.nCLK" "a_54324_23771#" 1.98435
cap "3bit_freq_divider_1.freq_div_cell_0.Cin" "a_61061_23234#" 7.44343
cap "a_55345_23141#" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 0.0649495
cap "3bit_freq_divider_0.freq_div_cell_0.Cout" "a_54504_22015#" 0.196325
cap "a_64338_24910#" "a_64362_24865#" 8.53183
cap "a_53085_40283#" "a_54489_40413#" 12.3246
cap "3bit_freq_divider_0.CLK_IN" "a_59799_40285#" 116.207
cap "3bit_freq_divider_0.EN" "a_61707_21488#" 0.00349903
cap "Y0" "m4_17285_2698#" 381.703
cap "a_52886_24904#" "a_51721_24988#" 0.0752241
cap "a_61707_25000#" "Y2" 1.70841
cap "a_55345_24897#" "3bit_freq_divider_0.sg13g2_tiehi_1.L_HI" 217.838
cap "charge_pump_0.bias_p" "a_55948_56737#" 26.7313
cap "3bit_freq_divider_0.dff_nclk_0.D" "3bit_freq_divider_0.sg13g2_or3_1_0.B" 0.13303
cap "3bit_freq_divider_1.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" "3bit_freq_divider_1.dff_nclk_0.nCLK" 107.005
cap "3bit_freq_divider_0.EN" "a_54898_21129#" 0.00180859
cap "a_54434_24904#" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.Q" 460.99
cap "a_60967_21478#" "a_60967_23234#" 0.257409
cap "a_60385_24947#" "a_60584_24580#" 22.8971
cap "X1" "a_52886_23148#" 398.475
cap "a_60967_21478#" "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 0.255132
cap "3bit_freq_divider_0.sg13g2_or3_1_0.B" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.Q" 4.5829
cap "a_51648_24438#" "X0" 11.8663
cap "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.Q" "a_61887_24046#" 7.22997
cap "a_53899_24000#" "X0" 0.899545
cap "charge_pump_0.bias_p" "a_58536_54976#" 389.438
cap "a_62221_22361#" "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.Q" 0.0283453
cap "a_64384_24445#" "a_63463_23728#" 0.0175207
cap "a_63520_21488#" "3bit_freq_divider_1.sg13g2_or3_1_0.A" 4.65035
cap "a_53065_21935#" "a_53899_22244#" 39.5657
cap "a_54504_22015#" "a_54352_22360#" 0.0256716
cap "a_53968_23946#" "X0" 0.479843
cap "m4_16847_2260#" "m3_16847_2260#" 206300
cap "a_63255_23244#" "a_63426_24642#" 0.00826174
cap "3bit_freq_divider_0.CLK_IN" "m6_60810_42209#" 117.418
cap "X2" "3bit_freq_divider_0.sg13g2_or3_1_0.C" 46.4345
cap "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.Q" "a_61394_23732#" 0.505086
cap "a_51685_23725#" "X1" 0.84112
cap "a_52886_24904#" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.Q" 149.869
cap "a_51721_24988#" "PFD_0.VCO_CLK" 0.492135
cap "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.Q" "a_63520_25000#" 0.290726
cap "a_62221_20605#" "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.Q" 0.0283453
cap "a_62654_20215#" "a_61887_20534#" 400.267
cap "a_62270_24055#" "3bit_freq_divider_1.sg13g2_or3_1_0.C" 0.082815
cap "VDD" "X1" 1474.52
cap "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.D" 403.078
cap "3bit_freq_divider_0.dff_nclk_0.nCLK" "3bit_freq_divider_0.EN" 5.0231
cap "a_60385_24717#" "a_60385_24558#" 19.517
cap "a_57084_43159#" "vco_wob_0.vctl" 1.30945
cap "a_54494_43159#" "vco_wob_0.vctl" 24.8036
cap "a_54504_20259#" "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 82.1317
cap "a_57112_40850#" "a_55836_43159#" 0.140813
cap "3bit_freq_divider_1.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" "VDD" 287.423
cap "3bit_freq_divider_1.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" "a_63463_21972#" 0.264444
cap "3bit_freq_divider_0.sg13g2_or3_1_0.A" "a_52886_23148#" 0.00356628
cap "a_53774_21934#" "a_55086_21975#" 0.0364215
cap "a_45579_29803#" "a_45658_27900#" 0.0397444
cap "3bit_freq_divider_0.CLK_IN" "a_59800_40852#" 130.409
cap "a_52944_43077#" "a_54489_40413#" 3.73919
cap "Y0" "m6_17427_2840#" 1197.58
cap "a_62848_23727#" "3bit_freq_divider_1.dff_nclk_0.nCLK" 1.45928
cap "a_63038_20215#" "a_62900_20179#" 4.96542
cap "a_53065_21935#" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.D" 0.162184
cap "a_45658_27900#" "a_46817_27899#" 431.942
cap "a_62221_22361#" "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.D" 0.250469
cap "VDD" "a_54434_21392#" 267.604
cap "a_64809_23027#" "Y2" 0.015249
cap "3bit_freq_divider_1.sg13g2_or3_1_0.C" "a_64398_24796#" 0.0461788
cap "3bit_freq_divider_0.sg13g2_or3_1_0.C" "a_53539_23726#" 0.0548852
cap "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.D" 403.078
cap "3bit_freq_divider_1.dff_nclk_0.nCLK" "a_62221_20605#" 0.281802
cap "3bit_freq_divider_1.freq_div_cell_0.Cin" "a_60385_24558#" 5.18052
cap "3bit_freq_divider_0.dff_nclk_0.D" "a_51600_24907#" 0.110504
cap "3bit_freq_divider_1.sg13g2_or3_1_0.A" "3bit_freq_divider_1.sg13g2_or3_1_0.C" 0.0573238
cap "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.D" "3bit_freq_divider_0.EN" 21.1863
cap "a_62324_23772#" "3bit_freq_divider_1.dff_nclk_0.nCLK" 0.871015
cap "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.Q" "Y2" 203.269
cap "a_61691_24046#" "Y1" 0.0140823
cap "a_61394_23732#" "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.D" 0.0133653
cap "a_52119_23843#" "a_51648_24041#" 0.441522
cap "3bit_freq_divider_0.sg13g2_or3_1_0.A" "VDD" 127.909
cap "a_61061_24990#" "3bit_freq_divider_1.sg13g2_tiehi_1.L_HI" 8.32553
cap "a_53065_23691#" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.Q" 20.7124
cap "a_61488_21976#" "a_61691_22290#" 0.0364215
cap "a_56055_21027#" "3bit_freq_divider_0.freq_div_cell_1.Cout" 0.260816
cap "a_55836_43159#" "a_57178_43159#" 918.176
cap "a_53774_21934#" "a_53774_20178#" 0.104089
cap "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.D" "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 403.078
cap "3bit_freq_divider_1.sg13g2_or3_1_0.B" "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.Q" 0.173567
cap "a_60385_24947#" "a_60967_24990#" 0.0103323
cap "a_60584_24580#" "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.Q" 1.03645
cap "a_55969_42591#" "a_55836_43159#" 223.776
cap "a_62848_23727#" "VDD" 0.352286
cap "a_52924_22885#" "a_53065_21935#" 0.154814
cap "a_51685_23725#" "X0" 21.4315
cap "3bit_freq_divider_1.freq_div_cell_0.Cout" "3bit_freq_divider_1.sg13g2_nand2_1_0.Y" 342.598
cap "a_55485_24989#" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.Q" 6.67176
cap "a_53054_24999#" "X0" 8.60773
cap "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.Q" "a_60967_21478#" 0.00628101
cap "a_62221_20605#" "VDD" 0.951222
cap "a_62270_22299#" "Y2" 3.47405
cap "a_55831_40413#" "a_53022_43738#" 46.3674
cap "VDD" "X0" 1326.97
cap "3bit_freq_divider_0.dff_nclk_0.nRST" "a_51693_23426#" 314.796
cap "a_53445_21970#" "a_53738_22270#" 43.0574
cap "a_52944_43077#" "a_53058_43159#" 88.7484
cap "VDD" "a_53147_40413#" 817.385
cap "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.nQ" "Y2" 2.03181
cap "a_53445_23726#" "a_53722_23726#" 0.210528
cap "a_64384_24445#" "a_64383_23889#" 95.7523
cap "a_61887_24046#" "a_62270_24055#" 660.771
cap "a_62324_23772#" "VDD" 0.438016
cap "3bit_freq_divider_0.dff_nclk_0.nRST" "a_52950_22157#" 0.381397
cap "Y2" "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.D" 0.155207
cap "a_62654_20215#" "a_61691_22290#" 0.0161248
cap "a_53285_42591#" "a_53152_43159#" 223.776
cap "3bit_freq_divider_1.freq_div_cell_0.Cin" "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 13.6941
cap "3bit_freq_divider_1.sg13g2_or3_1_0.B" "3bit_freq_divider_1.dff_nclk_0.nCLK" 584.881
cap "a_64383_23889#" "a_64362_24865#" 0.0123911
cap "VDD" "a_56038_24617#" 44.8046
cap "3bit_freq_divider_0.EN" "a_61394_20220#" 0.113984
cap "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.Q" "a_61691_24046#" 8.13856
cap "3bit_freq_divider_0.dff_nclk_0.nCLK" "a_53899_20488#" 172.479
cap "a_63255_23244#" "a_63520_23244#" 0.122716
cap "a_62119_24117#" "a_61691_24046#" 53.1407
cap "a_62270_24055#" "a_61394_23732#" 0.942192
cap "VDD" "a_54842_49733#" 33.6685
cap "a_61972_25000#" "VDD" 1.44701
cap "a_63426_24642#" "a_63463_23728#" 0.188972
cap "Y2" "a_62848_21971#" 0.334833
cap "a_53774_23690#" "3bit_freq_divider_0.sg13g2_nand2_1_0.Y" 0.0413718
cap "3bit_freq_divider_0.dff_nclk_0.nCLK" "a_53054_23243#" 0.422023
cap "a_53968_20434#" "VDD" 298.2
cap "a_60479_25023#" "VDD" 12.1511
cap "a_64383_23300#" "VDD" 294.035
cap "a_54428_40850#" "a_53022_43738#" 1.13725
cap "a_53065_21935#" "a_52924_21129#" 0.0198593
cap "3bit_freq_divider_1.freq_div_cell_0.Cout" "a_61061_21478#" 7.44343
cap "a_63426_22886#" "a_63255_21488#" 0.00826174
cap "3bit_freq_divider_0.sg13g2_tiehi_1.L_HI" "a_56038_24617#" 9.72087
cap "a_53065_20179#" "VDD" 426.009
cap "a_64714_21300#" "3bit_freq_divider_1.dff_nclk_0.nCLK" 7.9435
cap "a_53085_40283#" "vco_wob_0.vctl" 0.228857
cap "a_60967_21478#" "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.D" 0.60618
cap "a_55769_40283#" "a_54489_40413#" 453.788
cap "a_53899_24000#" "a_53774_23690#" 43.042
cap "a_45579_29803#" "CLK_IN" 1217.24
cap "a_60531_21028#" "VDD" 0.470588
cap "a_47777_29803#" "CLK_IN" 179.024
cap "3bit_freq_divider_1.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" "a_64464_23130#" 0.17406
cap "a_53350_22885#" "X1" 0.422437
cap "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.D" "a_53899_20488#" 0.286174
cap "3bit_freq_divider_1.sg13g2_or3_1_0.B" "VDD" 109.74
cap "a_53968_23946#" "a_53774_23690#" 53.1407
cap "3bit_freq_divider_1.sg13g2_or3_1_0.B" "a_63463_21972#" 0.879342
cap "3bit_freq_divider_0.dff_nclk_0.nRST" "a_51729_23026#" 0.149414
cap "a_62270_24055#" "Y2" 3.47405
cap "a_51693_23426#" "a_51631_22774#" 53.3051
cap "X2" "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.Q" 173.175
cap "a_53086_40850#" "a_53147_40413#" 49.7104
cap "a_53738_24026#" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.Q" 1.89521
cap "a_53065_21935#" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.Q" 19.8444
cap "a_61675_21130#" "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.D" 1.3917
cap "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.Q" "a_60967_24990#" 305.462
cap "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.Q" 1.63486
cap "3bit_freq_divider_0.sg13g2_or3_1_0.C" "a_51759_25014#" 0.050786
cap "a_52065_24890#" "a_51721_24988#" 3.30016
cap "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.Q" "a_54324_22015#" 0.579365
cap "3bit_freq_divider_0.dff_nclk_0.nCLK" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.Q" 84.4114
cap "a_53065_20179#" "a_53445_20214#" 410.483
cap "3bit_freq_divider_0.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" "a_51693_23426#" 2.09473
cap "PFD_0.VCO_CLK" "PFD_0.UP" 0.190438
cap "a_53722_21970#" "3bit_freq_divider_0.dff_nclk_0.nCLK" 1.45928
cap "a_64714_21300#" "VDD" 12.6257
cap "3bit_freq_divider_0.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" "a_52950_22157#" 0.264444
cap "PFD_0.DOWN" "a_54357_49278#" 47.5858
cap "a_64809_23027#" "3bit_freq_divider_1.dff_nclk_0.D" 0.529921
cap "3bit_freq_divider_1.dff_nclk_0.nCLK" "a_62900_23691#" 242.106
cap "3bit_freq_divider_0.dff_nclk_0.nRST" "a_52119_23653#" 1.02159
cap "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.Q" "3bit_freq_divider_1.sg13g2_nand2_1_0.Y" 5.0704
cap "a_57173_40413#" "VDD" 981.928
cap "3bit_freq_divider_1.sg13g2_or3_1_0.A" "Y2" 104.407
cap "a_63520_21488#" "a_63255_21488#" 0.122716
cap "3bit_freq_divider_0.dff_nclk_0.nRST" "a_52924_24641#" 0.240882
cap "a_64731_24890#" "VDD" 41.5549
cap "a_51721_23684#" "a_51693_23075#" 0.238305
cap "a_52944_43077#" "vco_wob_0.vctl" 6.55597
cap "a_63255_23244#" "a_63463_23728#" 0.0628121
cap "a_63223_22886#" "3bit_freq_divider_1.dff_nclk_0.nCLK" 2.34036
cap "a_62879_22369#" "a_62654_21971#" 4.49184
cap "a_51693_23426#" "a_51684_22284#" 458.251
cap "3bit_freq_divider_0.CLK_IN" "a_55485_21477#" 0.0344829
cap "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.Q" "3bit_freq_divider_1.dff_nclk_0.D" 0.0615336
cap "Y0" "Y1" 1970.44
cap "a_54504_22015#" "VDD" 380.241
cap "a_63223_21130#" "Y2" 0.599718
cap "a_57111_40283#" "a_53022_43738#" 189.616
cap "a_56039_25022#" "a_56137_24678#" 3.30016
cap "a_62900_20179#" "a_62654_21971#" 0.000901653
cap "a_52950_22157#" "a_51684_22284#" 0.0446528
cap "a_52065_24890#" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.Q" 0.0532925
cap "a_53445_21970#" "a_53899_22244#" 0.090424
cap "3bit_freq_divider_1.sg13g2_tiehi_1.L_HI" "a_60385_24947#" 2.92788
cap "a_62270_20543#" "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.Q" 3.01749
cap "a_62119_20605#" "a_61887_20534#" 130.676
cap "3bit_freq_divider_0.CLK_IN" "3bit_freq_divider_0.freq_div_cell_1.Cout" 1.19188
cap "3bit_freq_divider_1.dff_nclk_0.nCLK" "3bit_freq_divider_1.sg13g2_nand2_1_0.Y" 239.075
cap "3bit_freq_divider_0.dff_nclk_0.nCLK" "a_53968_22190#" 325.337
cap "a_53774_21934#" "a_54434_23148#" 2.05954
cap "3bit_freq_divider_0.dff_nclk_0.D" "a_51684_22692#" 17.4962
cap "3bit_freq_divider_0.dff_nclk_0.nCLK" "a_53054_21487#" 0.422023
cap "a_52950_23913#" "a_51648_24438#" 0.0175207
cap "a_51684_22692#" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.Q" 0.00527875
cap "a_54504_23771#" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.Q" 0.0963297
cap "a_62900_23691#" "VDD" 310.285
cap "a_61061_21478#" "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.Q" 6.67176
cap "3bit_freq_divider_0.EN" "a_56742_53480#" 0.563355
cap "a_53774_23690#" "VDD" 700.975
cap "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.Q" "a_62654_23727#" 11.8971
cap "a_64383_23300#" "a_64464_23130#" 1.06092
cap "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.nQ" "a_63463_20216#" 216.087
cap "3bit_freq_divider_1.dff_nclk_0.nCLK" "a_62270_20543#" 172.479
cap "a_61394_23732#" "a_61488_23732#" 5.41159
cap "a_63223_22886#" "VDD" 6.82976
cap "a_64419_23844#" "3bit_freq_divider_1.dff_nclk_0.D" 0.0154857
cap "3bit_freq_divider_0.freq_div_cell_0.Cin" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 0.0434848
cap "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.nQ" "Y1" 11.0803
cap "a_58515_40413#" "a_59799_40285#" 460.77
cap "a_53774_20178#" "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 337.309
cap "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.nQ" "a_54504_20259#" 0.0244009
cap "3bit_freq_divider_0.dff_nclk_0.nCLK" "a_51648_21103#" 332.44
cap "a_63255_21488#" "3bit_freq_divider_1.sg13g2_or3_1_0.C" 0.402949
cap "3bit_freq_divider_0.dff_nclk_0.D" "a_51693_23075#" 15.9136
cap "m2_17285_2698#" "X0" 8.28932
cap "a_55941_24882#" "VDD" 104.943
cap "Y0" "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.Q" 209.435
cap "a_51693_23075#" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.Q" 0.00049397
cap "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" "a_55345_21385#" 0.0649495
cap "a_54428_40850#" "a_55831_40413#" 0.0148194
cap "a_51729_23026#" "a_51684_22284#" 0.0256716
cap "a_53065_23691#" "a_52886_24904#" 0.448034
cap "a_53774_23690#" "3bit_freq_divider_0.sg13g2_tiehi_1.L_HI" 1.7113
cap "a_61887_22290#" "a_62654_21971#" 400.267
cap "3bit_freq_divider_1.sg13g2_nand2_1_0.Y" "VDD" 3388.44
cap "a_53445_23726#" "X0" 2.21269
cap "a_53152_43159#" "a_54494_43159#" 779.835
cap "a_55742_43159#" "a_54494_43159#" 102.753
cap "a_55742_43159#" "a_57084_43159#" 2.28553
cap "3bit_freq_divider_0.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" "a_52119_23653#" 0.0662044
cap "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.nQ" "VDD" 182.751
cap "a_52119_23843#" "X0" 0.362798
cap "3bit_freq_divider_0.sg13g2_or3_1_0.C" "a_51648_24438#" 0.780125
cap "charge_pump_0.bias_p" "a_56742_53480#" 47.8117
cap "a_64384_24445#" "Y1" 2.28532
cap "Y0" "m1_17285_2698#" 4.60127
cap "a_55941_24882#" "3bit_freq_divider_0.sg13g2_tiehi_1.L_HI" 124.039
cap "X2" "3bit_freq_divider_0.EN" 117.557
cap "a_61675_24642#" "VDD" 7.65919
cap "a_60531_21028#" "3bit_freq_divider_1.freq_div_cell_1.Cout" 0.260816
cap "a_61707_23244#" "3bit_freq_divider_1.freq_div_cell_0.Cin" 120.818
cap "a_53738_22270#" "a_53774_20178#" 1.13029
cap "a_53899_24000#" "3bit_freq_divider_0.sg13g2_or3_1_0.C" 0.082815
cap "Y0" "3bit_freq_divider_1.dff_nclk_0.nRST" 0.0775177
cap "3bit_freq_divider_1.dff_nclk_0.D" "a_64817_23685#" 0.634125
cap "a_62270_20543#" "VDD" 244.919
cap "3bit_freq_divider_0.EN" "CLK_IN" 93.9581
cap "a_64362_24865#" "Y1" 1.39949
cap "3bit_freq_divider_0.freq_div_cell_0.Cout" "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.Q" 422.656
cap "a_57311_42591#" "a_55836_43159#" 31.5346
cap "a_52950_23913#" "a_52886_23148#" 0.0628121
cap "a_55769_40283#" "vco_wob_0.vctl" 1.33435
cap "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.Q" "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.nQ" 27.1217
cap "3bit_freq_divider_0.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" "a_51708_21299#" 0.0681433
cap "a_63426_22886#" "a_62654_21971#" 0.154814
cap "3bit_freq_divider_1.sg13g2_tiehi_1.L_HI" "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.Q" 428.918
cap "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.nQ" "a_62119_24117#" 0.0376716
cap "a_53065_21935#" "3bit_freq_divider_0.sg13g2_or3_1_0.B" 0.617974
cap "a_62324_22016#" "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.Q" 0.253321
cap "a_61061_21478#" "VDD" 1.27597
cap "a_58453_40283#" "VDD" 1383.36
cap "a_58515_40413#" "a_59800_40852#" 216.316
cap "3bit_freq_divider_0.dff_nclk_0.nCLK" "a_53702_20612#" 0.287098
cap "3bit_freq_divider_0.dff_nclk_0.nCLK" "a_52950_20401#" 58.8278
cap "a_51685_23725#" "a_52950_23913#" 0.302545
cap "a_51622_24863#" "a_51759_25014#" 148.683
cap "3bit_freq_divider_1.dff_nclk_0.D" "a_64398_24796#" 0.031893
cap "nEN" "3bit_freq_divider_0.EN" 247.283
cap "a_52950_23913#" "VDD" 240.517
cap "a_62324_22016#" "3bit_freq_divider_1.dff_nclk_0.nCLK" 0.871015
cap "Y0" "m7_16847_2260#" 1409.76
cap "3bit_freq_divider_1.dff_nclk_0.D" "3bit_freq_divider_1.sg13g2_or3_1_0.A" 0.106576
cap "3bit_freq_divider_0.dff_nclk_0.nCLK" "a_54434_24904#" 0.0699202
cap "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.Q" "a_62221_24117#" 0.0283453
cap "a_55831_40413#" "a_57111_40283#" 459.552
cap "a_63463_20216#" "3bit_freq_divider_1.sg13g2_or3_1_0.A" 0.0551231
cap "a_61691_20534#" "3bit_freq_divider_1.sg13g2_nand2_1_0.Y" 0.0486038
cap "a_62119_24117#" "a_62221_24117#" 6.10793
cap "a_62270_24055#" "a_62654_23727#" 39.5657
cap "3bit_freq_divider_0.sg13g2_or3_1_0.C" "a_52886_23148#" 1.55204
cap "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.Q" "a_64362_24865#" 0.169269
cap "a_51648_24041#" "a_52119_23653#" 5.21084
cap "3bit_freq_divider_1.freq_div_cell_0.Cin" "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.D" 84.0043
cap "a_61707_25000#" "a_61972_25000#" 0.122716
cap "a_64384_24445#" "3bit_freq_divider_1.dff_nclk_0.nRST" 40.5415
cap "3bit_freq_divider_0.CLK_IN" "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.D" 1.68404
cap "a_61394_20220#" "a_62119_20605#" 458.251
cap "a_61691_20534#" "a_62270_20543#" 43.042
cap "3bit_freq_divider_0.EN" "charge_pump_0.bias_n" 26.6115
cap "nEN" "charge_pump_0.bias_p" 22.9001
cap "3bit_freq_divider_0.sg13g2_or3_1_0.C" "a_51685_23725#" 3.34536
cap "a_64362_24865#" "3bit_freq_divider_1.dff_nclk_0.nRST" 30.9768
cap "X2" "a_53899_20488#" 1.08009
cap "a_55770_40850#" "a_53022_43738#" 0.0254894
cap "3bit_freq_divider_0.sg13g2_or3_1_0.C" "a_53054_24999#" 4.65035
cap "a_53445_21970#" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.Q" 5.12618
cap "a_54602_21487#" "VDD" 0.883204
cap "a_55345_23141#" "a_55345_21385#" 0.257409
cap "a_62324_22016#" "VDD" 0.315601
cap "3bit_freq_divider_0.sg13g2_or3_1_0.C" "VDD" 203.915
cap "3bit_freq_divider_0.dff_nclk_0.D" "a_51708_21413#" 0.169595
cap "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.nQ" "a_62654_21971#" 57.0958
cap "3bit_freq_divider_1.freq_div_cell_0.Cout" "a_61394_21976#" 0.196325
cap "3bit_freq_divider_0.dff_nclk_0.nCLK" "a_53738_20514#" 183.582
cap "a_64419_23654#" "3bit_freq_divider_1.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 0.0662044
cap "Y2" "a_63255_21488#" 399.468
cap "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.Q" "a_62848_23727#" 0.108619
cap "charge_pump_0.vout" "a_54842_49733#" 22.6502
cap "a_51693_23426#" "X1" 17.3455
cap "a_63426_24642#" "Y1" 14.7363
cap "a_53774_20178#" "a_53899_22244#" 0.0671889
cap "a_55086_21975#" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.D" 0.0155532
cap "a_64383_23889#" "a_63463_23728#" 2.23593
cap "3bit_freq_divider_1.freq_div_cell_1.Cout" "3bit_freq_divider_1.sg13g2_nand2_1_0.Y" 76.259
cap "a_60528_49446#" "charge_pump_0.vout" 15.4461
cap "a_62900_21935#" "a_62654_20215#" 0.024096
cap "a_52950_22157#" "X1" 0.523644
cap "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.Q" "3bit_freq_divider_0.sg13g2_nand2_1_0.Y" 5.0704
cap "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.Q" "a_62324_23772#" 0.253321
cap "m4_17285_2698#" "m5_17331_2744#" 181396
cap "a_53445_23726#" "a_53774_23690#" 43.244
cap "a_53738_24026#" "a_53065_23691#" 400.267
cap "charge_pump_0.bias_n" "charge_pump_0.bias_p" 1094.36
cap "3bit_freq_divider_0.freq_div_cell_0.Cout" "3bit_freq_divider_0.EN" 0.149189
cap "a_53774_21934#" "a_53065_20179#" 0.0161248
cap "a_64809_23027#" "a_64383_23300#" 6.10793
cap "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.D" "a_53738_20514#" 4.3584
cap "a_63520_25000#" "VDD" 0.0443841
cap "a_55836_43159#" "a_53022_43738#" 41.0259
cap "3bit_freq_divider_0.dff_nclk_0.nCLK" "a_53065_23691#" 295.331
cap "a_51622_24863#" "a_51648_24438#" 3.34233
cap "a_62119_22361#" "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.Q" 4.01784
cap "a_54627_42591#" "a_53022_43738#" 0.259758
cap "3bit_freq_divider_0.dff_nclk_0.nRST" "a_51721_23684#" 0.0417536
cap "a_55086_20219#" "VDD" 0.00400202
cap "a_54489_40413#" "vco_wob_0.vctl" 41.8411
cap "a_64383_23300#" "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.Q" 0.063078
cap "a_63255_23244#" "a_64419_23326#" 0.076626
cap "Y0" "a_64459_24995#" 0.592461
cap "a_52944_43077#" "a_53152_43159#" 354.799
cap "a_52065_24890#" "PFD_0.VCO_CLK" 0.814931
cap "a_58426_43159#" "a_57084_43159#" 2.22007
cap "a_61061_21478#" "3bit_freq_divider_1.freq_div_cell_1.Cout" 2.04495
cap "a_61887_24046#" "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 13.2436
cap "a_55345_21385#" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.D" 0.60618
cap "a_52950_22157#" "3bit_freq_divider_0.sg13g2_or3_1_0.A" 0.308843
cap "a_61878_22886#" "a_61691_22290#" 0.609523
cap "a_62119_22361#" "3bit_freq_divider_1.dff_nclk_0.nCLK" 327.581
cap "a_63426_24642#" "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.Q" 22.4591
cap "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.Q" "3bit_freq_divider_1.sg13g2_or3_1_0.B" 4.5829
cap "a_51729_23026#" "X1" 0.124805
cap "3bit_freq_divider_0.dff_nclk_0.nCLK" "a_54472_21129#" 0.193606
cap "3bit_freq_divider_0.EN" "a_61878_21130#" 0.00225065
cap "a_53539_23726#" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.Q" 0.151888
cap "3bit_freq_divider_0.dff_nclk_0.nCLK" "a_54472_22885#" 0.193606
cap "3bit_freq_divider_1.sg13g2_nand2_1_0.Y" "a_60967_23234#" 87.9735
cap "m6_17427_2840#" "m5_17331_2744#" 84057.9
cap "a_51693_23426#" "X0" 4.53854
cap "a_61691_24046#" "3bit_freq_divider_1.dff_nclk_0.nCLK" 351.979
cap "a_61394_23732#" "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 82.1317
cap "3bit_freq_divider_0.EN" "3bit_freq_divider_1.freq_div_cell_0.Cout" 0.149189
cap "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" "3bit_freq_divider_1.sg13g2_nand2_1_0.Y" 111.421
cap "a_53774_20178#" "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.nQ" 0.0555845
cap "3bit_freq_divider_1.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" "3bit_freq_divider_1.sg13g2_or3_1_0.A" 0.133515
cap "VDD" "a_57112_40850#" 6.59787
cap "a_55485_21477#" "a_55345_21385#" 3.79789
cap "a_60584_24580#" "VDD" 104.951
cap "a_63255_23244#" "Y1" 395.632
cap "a_63426_24642#" "3bit_freq_divider_1.dff_nclk_0.nRST" 0.240882
cap "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.D" "a_61878_24642#" 121.851
cap "a_63255_23244#" "a_64383_23434#" 0.0422242
cap "X2" "a_53054_21487#" 8.60773
cap "a_53774_21934#" "a_54504_22015#" 177.665
cap "3bit_freq_divider_0.dff_nclk_0.nRST" "3bit_freq_divider_0.dff_nclk_0.D" 762.89
cap "a_53058_43159#" "vco_wob_0.vctl" 0.0884553
cap "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.Q" "a_61394_21976#" 0.505086
cap "3bit_freq_divider_1.freq_div_cell_0.Cin" "a_61887_22290#" 0.0633674
cap "a_53968_22190#" "a_54324_22015#" 3.83924
cap "a_61488_21976#" "3bit_freq_divider_1.freq_div_cell_0.Cout" 0.0617698
cap "a_61887_20534#" "a_61691_22290#" 0.225617
cap "a_55086_23731#" "VDD" 0.164155
cap "3bit_freq_divider_0.dff_nclk_0.nRST" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.Q" 0.488372
cap "a_55345_21385#" "3bit_freq_divider_0.freq_div_cell_1.Cout" 131.66
cap "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.D" "a_54472_21129#" 121.851
cap "a_52119_23653#" "X1" 0.192271
cap "a_62119_22361#" "VDD" 318.543
cap "a_61887_24046#" "a_62654_21971#" 0.00267919
cap "a_53899_24000#" "a_54324_23771#" 1.41939
cap "a_52924_24641#" "X1" 0.0046312
cap "a_47777_29803#" "VDD" 1079.57
cap "a_45579_29803#" "VDD" 458.74
cap "CLK_OUT" "a_64384_24445#" 124.401
cap "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" "a_54434_21392#" 0.327347
cap "a_63520_23244#" "Y1" 8.53591
cap "a_46817_27899#" "VDD" 1020.29
cap "a_55831_40413#" "a_55770_40850#" 37.784
cap "a_52886_21392#" "3bit_freq_divider_0.sg13g2_or3_1_0.A" 231.822
cap "X2" "a_51648_21103#" 6.53278
cap "a_53968_23946#" "a_54324_23771#" 3.83924
cap "a_53285_42591#" "a_53147_40413#" 3.70003
cap "a_62246_23772#" "a_62119_24117#" 3.83924
cap "a_62324_23772#" "a_62270_24055#" 2.93308
cap "a_61691_24046#" "VDD" 696.347
cap "CLK_OUT" "a_64362_24865#" 3.13124
cap "a_64384_24445#" "a_64459_24995#" 0.137099
cap "a_61707_25000#" "a_61675_24642#" 10.3958
cap "3bit_freq_divider_1.freq_div_cell_0.Cin" "a_61878_24642#" 0.476559
cap "3bit_freq_divider_1.dff_nclk_0.nCLK" "a_61394_21976#" 372.591
cap "a_53445_21970#" "3bit_freq_divider_0.sg13g2_or3_1_0.B" 0.179104
cap "3bit_freq_divider_0.dff_nclk_0.nCLK" "a_53738_24026#" 186.381
cap "a_53774_21934#" "a_53774_23690#" 0.104089
cap "VDD" "a_57178_43159#" 1114.94
cap "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.D" "a_54898_21129#" 1.3917
cap "a_64459_24995#" "a_64362_24865#" 108.64
cap "a_51708_21413#" "3bit_freq_divider_0.sg13g2_or3_1_0.B" 0.123895
cap "a_51708_21299#" "X1" 0.189698
cap "a_60967_24990#" "3bit_freq_divider_1.dff_nclk_0.nCLK" 0.056402
cap "a_51622_24863#" "VDD" 95.5857
cap "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.Q" "VDD" 1422.61
cap "3bit_freq_divider_0.EN" "3bit_freq_divider_0.sg13g2_nand2_1_0.Y" 128.466
cap "a_51729_23026#" "X0" 0.0419386
cap "a_55969_42591#" "VDD" 10.7992
cap "3bit_freq_divider_1.freq_div_cell_0.Cout" "a_61675_22886#" 0.387655
cap "a_64424_22294#" "3bit_freq_divider_1.sg13g2_or3_1_0.C" 0.259321
cap "a_63255_23244#" "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.Q" 0.664309
cap "a_55345_23141#" "a_55345_24897#" 0.257409
cap "a_63463_20216#" "a_63255_21488#" 0.0665965
cap "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.Q" "a_62900_23691#" 0.575863
cap "a_64338_24910#" "Y1" 1.20314
cap "a_53445_23726#" "3bit_freq_divider_0.sg13g2_or3_1_0.C" 0.584707
cap "a_63223_22886#" "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.Q" 2.70397
cap "3bit_freq_divider_0.dff_nclk_0.D" "a_51631_22774#" 37.2786
cap "a_61394_20220#" "a_61887_20534#" 472.481
cap "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.nQ" "a_53774_21934#" 0.0555845
cap "a_63255_23244#" "3bit_freq_divider_1.dff_nclk_0.nRST" 2.40111
cap "a_51759_25014#" "a_51721_24988#" 108.64
cap "3bit_freq_divider_0.CLK_IN" "a_61675_21130#" 0.0835493
cap "a_61394_21976#" "VDD" 380.241
cap "a_47777_29803#" "a_48909_28913#" 0.561957
cap "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.D" "3bit_freq_divider_0.dff_nclk_0.nCLK" 217.45
cap "a_62246_20260#" "a_62270_20543#" 1.41939
cap "Y2" "a_62654_21971#" 23.6811
cap "a_52119_23843#" "3bit_freq_divider_0.sg13g2_or3_1_0.C" 0.243932
cap "a_52119_23653#" "X0" 0.385582
cap "a_45658_27900#" "PFD_0.VCO_CLK" 172.96
cap "a_46817_27899#" "a_48909_28913#" 0.387318
cap "X2" "a_53702_20612#" 0.0518062
cap "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.Q" "a_53445_20214#" 5.12618
cap "a_52924_24641#" "X0" 22.645
cap "CLK_IN" "PFD_0.UP" 154.715
cap "a_60967_24990#" "VDD" 454.798
cap "3bit_freq_divider_0.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" "3bit_freq_divider_0.dff_nclk_0.D" 176.185
cap "a_55941_24882#" "a_56039_25022#" 3.88904
cap "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.Q" "3bit_freq_divider_1.sg13g2_nand2_1_0.Y" 5.0704
cap "a_53738_24026#" "a_54504_23771#" 472.481
cap "a_62119_22361#" "a_61691_20534#" 1.43923
cap "a_47954_28913#" "a_47777_29803#" 0.0397444
cap "3bit_freq_divider_0.EN" "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.Q" 0.00499855
cap "a_55345_21385#" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.Q" 0.00628101
cap "X2" "a_52950_20401#" 8.10978
cap "a_52886_21392#" "a_53065_20179#" 0.448034
cap "a_47954_28913#" "a_46817_27899#" 223.736
cap "a_64419_23326#" "a_64464_23052#" 1.41939
cap "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" "a_53968_20434#" 0.00365761
cap "a_63038_23727#" "3bit_freq_divider_1.sg13g2_or3_1_0.C" 0.0548852
cap "3bit_freq_divider_0.dff_nclk_0.nCLK" "a_54504_23771#" 372.59
cap "a_63463_23728#" "Y1" 35.6138
cap "a_54434_23148#" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.D" 247.148
cap "a_51721_23684#" "a_51648_24041#" 4.49184
cap "3bit_freq_divider_0.dff_nclk_0.D" "a_51684_22284#" 430.966
cap "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.Q" "a_51759_25014#" 0.169269
cap "a_54324_23771#" "VDD" 0.903874
cap "3bit_freq_divider_1.sg13g2_or3_1_0.B" "3bit_freq_divider_1.sg13g2_or3_1_0.A" 721.018
cap "a_63223_22886#" "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.D" 0.00693237
cap "a_53350_24641#" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.D" 0.00693237
cap "3bit_freq_divider_0.CLK_IN" "a_56055_21027#" 0.644568
cap "3bit_freq_divider_0.EN" "3bit_freq_divider_1.dff_nclk_0.nCLK" 0.323314
cap "a_64338_24910#" "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.Q" 0.0532925
cap "a_53968_20434#" "a_54324_20259#" 3.83924
cap "3bit_freq_divider_1.sg13g2_nand2_1_0.Y" "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.D" 51.2547
cap "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.D" "a_60967_21478#" 1.40991
cap "a_63426_24642#" "CLK_OUT" 0.0109066
cap "a_53065_20179#" "a_53539_20214#" 0.441522
cap "a_61488_21976#" "3bit_freq_divider_1.dff_nclk_0.nCLK" 0.28373
cap "a_53065_20179#" "a_53738_22270#" 0.00267919
cap "a_64338_24910#" "3bit_freq_divider_1.dff_nclk_0.nRST" 2.88795
device csubckt cap_cmim 60637 37823 60638 37824 w=1398 l=1398 "None" "3bit_freq_divider_0.CLK_IN" 10800 0 "VSS" 0 34902367,86114
device csubckt cap_cmim 58789 37823 58790 37824 w=1398 l=1398 "None" "a_58515_40413#" 10800 0 "VSS" 0 34902367,86114
device csubckt cap_cmim 56885 37829 56886 37830 w=1398 l=1398 "None" "a_57173_40413#" 10800 0 "VSS" 0 34902367,86114
device csubckt cap_cmim 55080 37828 55081 37829 w=1398 l=1398 "None" "a_55831_40413#" 10800 0 "VSS" 0 34902367,86114
device csubckt cap_cmim 53213 37821 53214 37822 w=1398 l=1398 "None" "a_54489_40413#" 10800 0 "VSS" 0 34902367,86114
device csubckt cap_cmim 51206 40253 51207 40254 w=1398 l=1398 "None" "a_53147_40413#" 10800 0 "VSS" 0 34902367,86114
device csubckt cap_cmim 51204 42774 51205 42775 w=1398 l=1398 "None" "a_52944_43077#" 10800 0 "VSS" 0 34902367,86114
device csubckt cap_cmim 58241 44302 58242 44303 w=1398 l=1398 "None" "a_57178_43159#" 10800 0 "VSS" 0 34902367,86114
device csubckt cap_cmim 56501 44302 56502 44303 w=1398 l=1398 "None" "a_55836_43159#" 10800 0 "VSS" 0 34902367,86114
device csubckt cap_cmim 54761 44302 54762 44303 w=1398 l=1398 "None" "a_54494_43159#" 10800 0 "VSS" 0 34902367,86114
device csubckt cap_cmim 53021 44302 53022 44303 w=1398 l=1398 "None" "a_53152_43159#" 10800 0 "VSS" 0 34902367,86114
device msubckt sg13_lv_nmos 63639 20216 63640 20217 l=26 w=148 "VSS" "a_63463_20216#" 52 0 "VSS" 148 5802,230 "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.Q" 148 10064,432
device msubckt sg13_lv_nmos 63531 20216 63532 20217 l=26 w=110 "VSS" "a_62654_20215#" 52 0 "a_63463_20216#" 110 7480,356 "VSS" 110 5802,230
device msubckt sg13_lv_nmos 63291 20216 63292 20217 l=26 w=148 "VSS" "a_62654_20215#" 52 0 "VSS" 148 10064,432 "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.nQ" 148 11100,446
device msubckt sg13_lv_nmos 63083 20215 63084 20216 l=26 w=84 "VSS" "a_62654_20215#" 52 0 "a_63038_20215#" 84 1890,129 "a_62900_20179#" 84 5712,304
device msubckt sg13_lv_nmos 63012 20215 63013 20216 l=26 w=84 "VSS" "3bit_freq_divider_1.dff_nclk_0.nCLK" 52 0 "VSS" 84 3612,170 "a_63038_20215#" 84 1890,129
device msubckt sg13_lv_nmos 62900 20215 62901 20216 l=26 w=84 "VSS" "a_62900_20179#" 52 0 "a_62848_20215#" 84 2184,136 "VSS" 84 3612,170
device msubckt sg13_lv_nmos 62822 20215 62823 20216 l=26 w=84 "VSS" "a_61691_20534#" 52 0 "a_62654_20215#" 84 8068,296 "a_62848_20215#" 84 2184,136
device msubckt sg13_lv_pmos 63633 20510 63634 20511 l=26 w=224 "VDD" "a_63463_20216#" 52 0 "VDD" 224 8064,300 "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.Q" 224 15232,584
device msubckt sg13_lv_pmos 63531 20566 63532 20567 l=26 w=168 "VDD" "a_62654_20215#" 52 0 "a_63463_20216#" 168 11424,472 "VDD" 168 8064,300
device msubckt sg13_lv_pmos 63236 20510 63237 20511 l=26 w=224 "VDD" "a_62654_20215#" 52 0 "VDD" 224 8652,310 "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.nQ" 224 30464,720
device msubckt sg13_lv_nmos 62628 20215 62629 20216 l=26 w=128 "VSS" "a_61887_20534#" 52 0 "a_62270_20543#" 128 7759,258 "a_62654_20215#" 128 8068,296
device msubckt sg13_lv_nmos 62494 20215 62495 20216 l=26 w=128 "VSS" "a_62119_20605#" 52 0 "VSS" 128 7300,265 "a_62270_20543#" 128 7759,258
device msubckt sg13_lv_nmos 62370 20260 62371 20261 l=26 w=84 "VSS" "3bit_freq_divider_1.dff_nclk_0.nCLK" 52 0 "a_62324_20260#" 84 1932,130 "VSS" 84 7300,265
device msubckt sg13_lv_nmos 62298 20260 62299 20261 l=26 w=84 "VSS" "a_62270_20543#" 52 0 "a_62246_20260#" 84 2184,136 "a_62324_20260#" 84 1932,130
device msubckt sg13_lv_nmos 62220 20260 62221 20261 l=26 w=84 "VSS" "a_61887_20534#" 52 0 "a_62119_20605#" 84 3192,160 "a_62246_20260#" 84 2184,136
device msubckt sg13_lv_nmos 62118 20260 62119 20261 l=26 w=84 "VSS" "a_61691_20534#" 52 0 "a_61394_20220#" 84 5712,304 "a_62119_20605#" 84 3192,160
device msubckt sg13_lv_pmos 63124 20613 63125 20614 l=26 w=84 "VDD" "a_62654_20215#" 52 0 "a_62900_20179#" 84 3192,160 "VDD" 84 8652,310
device msubckt sg13_lv_pmos 63022 20613 63023 20614 l=26 w=84 "VDD" "3bit_freq_divider_1.dff_nclk_0.nCLK" 52 0 "VDD" 84 3192,160 "a_62900_20179#" 84 3192,160
device msubckt sg13_lv_pmos 62920 20613 62921 20614 l=26 w=84 "VDD" "a_62900_20179#" 52 0 "a_62879_20613#" 84 1722,125 "VDD" 84 3192,160
device msubckt sg13_lv_pmos 62853 20613 62854 20614 l=26 w=84 "VDD" "a_61887_20534#" 52 0 "a_62654_20215#" 84 7078,312 "a_62879_20613#" 84 1722,125
device msubckt sg13_lv_pmos 62723 20489 62724 20490 l=26 w=200 "VDD" "a_61691_20534#" 52 0 "a_62270_20543#" 200 7600,276 "a_62654_20215#" 200 7078,312
device msubckt sg13_lv_pmos 62621 20489 62622 20490 l=26 w=200 "VDD" "a_62119_20605#" 52 0 "VDD" 200 13600,536 "a_62270_20543#" 200 7600,276
device msubckt sg13_lv_nmos 61867 20251 61868 20252 l=26 w=148 "VSS" "a_61691_20534#" 52 0 "VSS" 148 6176,247 "a_61887_20534#" 148 10064,432
device msubckt sg13_lv_nmos 61765 20251 61766 20252 l=26 w=148 "VSS" "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 52 0 "a_61691_20534#" 148 10064,432 "VSS" 148 6176,247
device msubckt sg13_lv_nmos 61536 20220 61537 20221 l=26 w=84 "VSS" "3bit_freq_divider_1.dff_nclk_0.nCLK" 52 0 "a_61488_20220#" 84 2016,132 "VSS" 84 5712,304
device msubckt sg13_lv_nmos 61462 20220 61463 20221 l=26 w=84 "VSS" "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.D" 52 0 "a_61394_20220#" 84 5712,304 "a_61488_20220#" 84 2016,132
device msubckt sg13_lv_pmos 62385 20605 62386 20606 l=26 w=84 "VDD" "3bit_freq_divider_1.dff_nclk_0.nCLK" 52 0 "VDD" 84 4714,205 "a_62119_20605#" 84 6132,314
device msubckt sg13_lv_pmos 62270 20605 62271 20606 l=26 w=84 "VDD" "a_62270_20543#" 52 0 "a_62221_20605#" 84 2058,133 "VDD" 84 4714,205
device msubckt sg13_lv_pmos 62195 20605 62196 20606 l=26 w=84 "VDD" "a_61691_20534#" 52 0 "a_62119_20605#" 84 3192,160 "a_62221_20605#" 84 2058,133
device msubckt sg13_lv_pmos 62093 20605 62094 20606 l=26 w=84 "VDD" "a_61887_20534#" 52 0 "a_61394_20220#" 84 5712,304 "a_62119_20605#" 84 3192,160
device msubckt sg13_lv_pmos 61861 20534 61862 20535 l=26 w=200 "VDD" "a_61691_20534#" 52 0 "VDD" 200 7600,276 "a_61887_20534#" 200 13600,536
device msubckt sg13_lv_pmos 61759 20534 61760 20535 l=26 w=200 "VDD" "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 52 0 "a_61691_20534#" 200 13600,536 "VDD" 200 7600,276
device msubckt sg13_lv_nmos 61087 20216 61088 20217 l=26 w=148 "VSS" "3bit_freq_divider_1.sg13g2_nand2_1_0.Y" 52 0 "VSS" 148 10360,436 "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 148 10360,436
device msubckt sg13_lv_nmos 55509 20215 55510 20216 l=26 w=148 "VSS" "3bit_freq_divider_0.sg13g2_nand2_1_0.Y" 52 0 "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 148 10360,436 "VSS" 148 10360,436
device msubckt sg13_lv_nmos 55134 20219 55135 20220 l=26 w=84 "VSS" "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.D" 52 0 "a_55086_20219#" 84 2016,132 "a_54504_20259#" 84 5712,304
device msubckt sg13_lv_nmos 55060 20219 55061 20220 l=26 w=84 "VSS" "3bit_freq_divider_0.dff_nclk_0.nCLK" 52 0 "VSS" 84 5712,304 "a_55086_20219#" 84 2016,132
device msubckt sg13_lv_pmos 61555 20650 61556 20651 l=26 w=84 "VDD" "3bit_freq_divider_1.dff_nclk_0.nCLK" 52 0 "a_61394_20220#" 84 3192,160 "VDD" 84 5712,304
device msubckt sg13_lv_pmos 61453 20650 61454 20651 l=26 w=84 "VDD" "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.D" 52 0 "VDD" 84 5712,304 "a_61394_20220#" 84 3192,160
device msubckt sg13_lv_pmos 61089 20513 61090 20514 l=26 w=224 "VDD" "3bit_freq_divider_1.sg13g2_nand2_1_0.Y" 52 0 "VDD" 224 15680,588 "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 224 15680,588
device msubckt sg13_lv_pmos 55507 20512 55508 20513 l=26 w=224 "VDD" "3bit_freq_divider_0.sg13g2_nand2_1_0.Y" 52 0 "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 224 15680,588 "VDD" 224 15680,588
device msubckt sg13_lv_nmos 54831 20250 54832 20251 l=26 w=148 "VSS" "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 52 0 "VSS" 148 6176,247 "a_53774_20178#" 148 10064,432
device msubckt sg13_lv_nmos 54729 20250 54730 20251 l=26 w=148 "VSS" "a_53774_20178#" 52 0 "a_53738_20514#" 148 10064,432 "VSS" 148 6176,247
device msubckt sg13_lv_nmos 54478 20259 54479 20260 l=26 w=84 "VSS" "a_53774_20178#" 52 0 "a_53968_20434#" 84 3192,160 "a_54504_20259#" 84 5712,304
device msubckt sg13_lv_nmos 54376 20259 54377 20260 l=26 w=84 "VSS" "a_53738_20514#" 52 0 "a_54324_20259#" 84 2184,136 "a_53968_20434#" 84 3192,160
device msubckt sg13_lv_nmos 54298 20259 54299 20260 l=26 w=84 "VSS" "a_53899_20488#" 52 0 "a_54252_20259#" 84 1932,130 "a_54324_20259#" 84 2184,136
device msubckt sg13_lv_nmos 54226 20259 54227 20260 l=26 w=84 "VSS" "3bit_freq_divider_0.dff_nclk_0.nCLK" 52 0 "VSS" 84 7300,265 "a_54252_20259#" 84 1932,130
device msubckt sg13_lv_nmos 54102 20214 54103 20215 l=26 w=128 "VSS" "a_53968_20434#" 52 0 "a_53899_20488#" 128 7759,258 "VSS" 128 7300,265
device msubckt sg13_lv_nmos 53968 20214 53969 20215 l=26 w=128 "VSS" "a_53738_20514#" 52 0 "a_53065_20179#" 128 8068,296 "a_53899_20488#" 128 7759,258
device msubckt sg13_lv_nmos 53774 20214 53775 20215 l=26 w=84 "VSS" "a_53774_20178#" 52 0 "a_53722_20214#" 84 2184,136 "a_53065_20179#" 84 8068,296
device msubckt sg13_lv_nmos 53696 20214 53697 20215 l=26 w=84 "VSS" "a_53445_20214#" 52 0 "VSS" 84 3612,170 "a_53722_20214#" 84 2184,136
device msubckt sg13_lv_nmos 53584 20214 53585 20215 l=26 w=84 "VSS" "3bit_freq_divider_0.dff_nclk_0.nCLK" 52 0 "a_53539_20214#" 84 1890,129 "VSS" 84 3612,170
device msubckt sg13_lv_nmos 53513 20214 53514 20215 l=26 w=84 "VSS" "a_53065_20179#" 52 0 "a_53445_20214#" 84 5712,304 "a_53539_20214#" 84 1890,129
device msubckt sg13_lv_pmos 55143 20649 55144 20650 l=26 w=84 "VDD" "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.D" 52 0 "a_54504_20259#" 84 3192,160 "VDD" 84 5712,304
device msubckt sg13_lv_pmos 55041 20649 55042 20650 l=26 w=84 "VDD" "3bit_freq_divider_0.dff_nclk_0.nCLK" 52 0 "VDD" 84 5712,304 "a_54504_20259#" 84 3192,160
device msubckt sg13_lv_pmos 54837 20533 54838 20534 l=26 w=200 "VDD" "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 52 0 "VDD" 200 7600,276 "a_53774_20178#" 200 13600,536
device msubckt sg13_lv_pmos 54735 20533 54736 20534 l=26 w=200 "VDD" "a_53774_20178#" 52 0 "a_53738_20514#" 200 13600,536 "VDD" 200 7600,276
device msubckt sg13_lv_pmos 54503 20604 54504 20605 l=26 w=84 "VDD" "a_53738_20514#" 52 0 "a_53968_20434#" 84 3192,160 "a_54504_20259#" 84 5712,304
device msubckt sg13_lv_pmos 54401 20604 54402 20605 l=26 w=84 "VDD" "a_53774_20178#" 52 0 "a_54352_20604#" 84 2058,133 "a_53968_20434#" 84 3192,160
device msubckt sg13_lv_pmos 54326 20604 54327 20605 l=26 w=84 "VDD" "a_53899_20488#" 52 0 "VDD" 84 4714,205 "a_54352_20604#" 84 2058,133
device msubckt sg13_lv_pmos 54211 20604 54212 20605 l=26 w=84 "VDD" "3bit_freq_divider_0.dff_nclk_0.nCLK" 52 0 "a_53968_20434#" 84 6132,314 "VDD" 84 4714,205
device msubckt sg13_lv_pmos 53975 20488 53976 20489 l=26 w=200 "VDD" "a_53968_20434#" 52 0 "a_53899_20488#" 200 7600,276 "VDD" 200 13600,536
device msubckt sg13_lv_pmos 53873 20488 53874 20489 l=26 w=200 "VDD" "a_53774_20178#" 52 0 "a_53065_20179#" 200 7078,312 "a_53899_20488#" 200 7600,276
device msubckt sg13_lv_nmos 53305 20215 53306 20216 l=26 w=148 "VSS" "a_53065_20179#" 52 0 "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.nQ" 148 11100,446 "VSS" 148 10064,432
device msubckt sg13_lv_nmos 53065 20215 53066 20216 l=26 w=110 "VSS" "a_53065_20179#" 52 0 "VSS" 110 5802,230 "a_52950_20401#" 110 7480,356
device msubckt sg13_lv_nmos 52957 20215 52958 20216 l=26 w=148 "VSS" "a_52950_20401#" 52 0 "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.Q" 148 10064,432 "VSS" 148 5802,230
device msubckt sg13_lv_pmos 53743 20612 53744 20613 l=26 w=84 "VDD" "a_53738_20514#" 52 0 "a_53702_20612#" 84 1722,125 "a_53065_20179#" 84 7078,312
device msubckt sg13_lv_pmos 53676 20612 53677 20613 l=26 w=84 "VDD" "a_53445_20214#" 52 0 "VDD" 84 3192,160 "a_53702_20612#" 84 1722,125
device msubckt sg13_lv_pmos 53574 20612 53575 20613 l=26 w=84 "VDD" "3bit_freq_divider_0.dff_nclk_0.nCLK" 52 0 "a_53445_20214#" 84 3192,160 "VDD" 84 3192,160
device msubckt sg13_lv_pmos 53472 20612 53473 20613 l=26 w=84 "VDD" "a_53065_20179#" 52 0 "VDD" 84 8652,310 "a_53445_20214#" 84 3192,160
device msubckt sg13_lv_pmos 53360 20509 53361 20510 l=26 w=224 "VDD" "a_53065_20179#" 52 0 "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.nQ" 224 30464,720 "VDD" 224 8652,310
device msubckt sg13_lv_pmos 53065 20565 53066 20566 l=26 w=168 "VDD" "a_53065_20179#" 52 0 "VDD" 168 8064,300 "a_52950_20401#" 168 11424,472
device msubckt sg13_lv_pmos 52963 20509 52964 20510 l=26 w=224 "VDD" "a_52950_20401#" 52 0 "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.Q" 224 15232,584 "VDD" 224 8064,300
device msubckt sg13_lv_pmos 64714 21104 64715 21105 l=26 w=224 "VDD" "a_64384_21091#" 52 0 "3bit_freq_divider_1.dff_nclk_0.nCLK" 224 15232,584 "VDD" 224 15288,368
device msubckt sg13_lv_nmos 64420 21091 64421 21092 l=26 w=148 "VSS" "a_64384_21091#" 52 0 "3bit_freq_divider_1.dff_nclk_0.nCLK" 148 10064,432 "VSS" 148 5358,224
device msubckt sg13_lv_nmos 64420 21193 64421 21194 l=26 w=110 "VSS" "3bit_freq_divider_1.sg13g2_or3_1_0.A" 52 0 "VSS" 110 5358,224 "a_64384_21091#" 110 7920,254
device msubckt sg13_lv_pmos 64714 21274 64715 21275 l=26 w=200 "VDD" "3bit_freq_divider_1.sg13g2_or3_1_0.A" 52 0 "VDD" 200 15288,368 "a_64714_21300#" 200 8800,288
device msubckt sg13_lv_pmos 64714 21388 64715 21389 l=26 w=200 "VDD" "3bit_freq_divider_1.sg13g2_or3_1_0.B" 52 0 "a_64714_21300#" 200 8800,288 "a_64714_21414#" 200 5100,251
device msubckt sg13_lv_nmos 64420 21363 64421 21364 l=26 w=110 "VSS" "3bit_freq_divider_1.sg13g2_or3_1_0.B" 52 0 "a_64384_21091#" 110 7920,254 "VSS" 110 4180,186
device msubckt sg13_lv_pmos 63698 21130 63699 21131 l=26 w=224 "VDD" "a_63255_21488#" 52 0 "a_63426_21130#" 224 8512,300 "3bit_freq_divider_1.sg13g2_or3_1_0.A" 224 15232,584
device msubckt sg13_lv_pmos 63596 21130 63597 21131 l=26 w=224 "VDD" "Y2" 52 0 "VDD" 224 8512,300 "a_63426_21130#" 224 8512,300
device msubckt sg13_lv_pmos 63494 21130 63495 21131 l=26 w=224 "VDD" "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.Q" 52 0 "a_63426_21130#" 224 15232,584 "VDD" 224 8512,300
device msubckt sg13_lv_pmos 63272 21130 63273 21131 l=26 w=200 "VDD" "Y2" 52 0 "a_63223_21130#" 200 4900,249 "a_63255_21488#" 200 13600,536
device msubckt sg13_lv_pmos 63197 21130 63198 21131 l=26 w=200 "VDD" "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.Q" 52 0 "VDD" 200 14400,544 "a_63223_21130#" 200 4900,249
device msubckt sg13_lv_pmos 64714 21465 64715 21466 l=26 w=200 "VDD" "3bit_freq_divider_1.sg13g2_or3_1_0.C" 52 0 "a_64714_21414#" 200 5100,251 "a_64384_21091#" 200 13600,536
device msubckt sg13_lv_nmos 64420 21465 64421 21466 l=26 w=110 "VSS" "3bit_freq_divider_1.sg13g2_or3_1_0.C" 52 0 "VSS" 110 4180,186 "a_64384_21091#" 110 7480,356
device msubckt sg13_lv_pmos 62150 21130 62151 21131 l=26 w=224 "VDD" "a_61707_21488#" 52 0 "a_61878_21130#" 224 8512,300 "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.D" 224 15232,584
device msubckt sg13_lv_pmos 62048 21130 62049 21131 l=26 w=224 "VDD" "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.Q" 52 0 "VDD" 224 8512,300 "a_61878_21130#" 224 8512,300
device msubckt sg13_lv_pmos 61946 21130 61947 21131 l=26 w=224 "VDD" "3bit_freq_divider_1.freq_div_cell_0.Cout" 52 0 "a_61878_21130#" 224 15232,584 "VDD" 224 8512,300
device msubckt sg13_lv_pmos 61724 21130 61725 21131 l=26 w=200 "VDD" "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.Q" 52 0 "a_61675_21130#" 200 4900,249 "a_61707_21488#" 200 13600,536
device msubckt sg13_lv_pmos 61649 21130 61650 21131 l=26 w=200 "VDD" "3bit_freq_divider_1.freq_div_cell_0.Cout" 52 0 "VDD" 200 14400,544 "a_61675_21130#" 200 4900,249
device msubckt sg13_lv_pmos 61239 21130 61240 21131 l=26 w=224 "VDD" "a_60967_21478#" 52 0 "VDD" 224 7672,300 "3bit_freq_divider_1.freq_div_cell_1.Cout" 224 15232,584
device msubckt sg13_lv_pmos 61137 21130 61138 21131 l=26 w=168 "VDD" "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.Q" 52 0 "a_60967_21478#" 168 6384,244 "VDD" 168 7672,300
device msubckt sg13_lv_pmos 61035 21130 61036 21131 l=26 w=168 "VDD" "3bit_freq_divider_1.freq_div_cell_0.Cout" 52 0 "VDD" 168 11424,472 "a_60967_21478#" 168 6384,244
device msubckt sg13_lv_nmos 60567 21028 60568 21029 l=26 w=148 "VSS" "3bit_freq_divider_0.CLK_IN" 52 0 "a_60531_21028#" 148 2664,184 "3bit_freq_divider_1.sg13g2_nand2_1_0.Y" 148 10064,432
device msubckt sg13_lv_nmos 60505 21028 60506 21029 l=26 w=148 "VSS" "3bit_freq_divider_0.EN" 52 0 "VSS" 148 10064,432 "a_60531_21028#" 148 2664,184
device msubckt sg13_lv_nmos 56091 21027 56092 21028 l=26 w=148 "VSS" "3bit_freq_divider_0.EN" 52 0 "a_56055_21027#" 148 2664,184 "VSS" 148 10064,432
device msubckt sg13_lv_nmos 56029 21027 56030 21028 l=26 w=148 "VSS" "3bit_freq_divider_0.CLK_IN" 52 0 "3bit_freq_divider_0.sg13g2_nand2_1_0.Y" 148 10064,432 "a_56055_21027#" 148 2664,184
device msubckt sg13_lv_nmos 52054 21090 52055 21091 l=26 w=148 "VSS" "a_51648_21103#" 52 0 "3bit_freq_divider_0.dff_nclk_0.nCLK" 148 10064,432 "VSS" 148 5358,224
device msubckt sg13_lv_pmos 55561 21129 55562 21130 l=26 w=168 "VDD" "3bit_freq_divider_0.freq_div_cell_0.Cout" 52 0 "a_55345_21385#" 168 6384,244 "VDD" 168 11424,472
device msubckt sg13_lv_pmos 55459 21129 55460 21130 l=26 w=168 "VDD" "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.Q" 52 0 "VDD" 168 7672,300 "a_55345_21385#" 168 6384,244
device msubckt sg13_lv_nmos 63682 21488 63683 21489 l=26 w=148 "VSS" "a_63255_21488#" 52 0 "3bit_freq_divider_1.sg13g2_or3_1_0.A" 148 6512,236 "VSS" 148 12432,464
device msubckt sg13_lv_nmos 63568 21488 63569 21489 l=26 w=148 "VSS" "Y2" 52 0 "a_63520_21488#" 148 3552,196 "3bit_freq_divider_1.sg13g2_or3_1_0.A" 148 6512,236
device msubckt sg13_lv_nmos 63494 21488 63495 21489 l=26 w=148 "VSS" "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.Q" 52 0 "VSS" 148 6098,234 "a_63520_21488#" 148 3552,196
device msubckt sg13_lv_nmos 63382 21488 63383 21489 l=26 w=110 "VSS" "Y2" 52 0 "a_63255_21488#" 110 6985,237 "VSS" 110 6098,234
device msubckt sg13_lv_nmos 63229 21488 63230 21489 l=26 w=110 "VSS" "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.Q" 52 0 "VSS" 110 14960,492 "a_63255_21488#" 110 6985,237
device msubckt sg13_lv_nmos 62134 21488 62135 21489 l=26 w=148 "VSS" "a_61707_21488#" 52 0 "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.D" 148 6512,236 "VSS" 148 12432,464
device msubckt sg13_lv_nmos 62020 21488 62021 21489 l=26 w=148 "VSS" "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.Q" 52 0 "a_61972_21488#" 148 3552,196 "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.D" 148 6512,236
device msubckt sg13_lv_nmos 61946 21488 61947 21489 l=26 w=148 "VSS" "3bit_freq_divider_1.freq_div_cell_0.Cout" 52 0 "VSS" 148 6098,234 "a_61972_21488#" 148 3552,196
device msubckt sg13_lv_nmos 61834 21488 61835 21489 l=26 w=110 "VSS" "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.Q" 52 0 "a_61707_21488#" 110 6985,237 "VSS" 110 6098,234
device msubckt sg13_lv_nmos 61681 21488 61682 21489 l=26 w=110 "VSS" "3bit_freq_divider_1.freq_div_cell_0.Cout" 52 0 "VSS" 110 14960,492 "a_61707_21488#" 110 6985,237
device msubckt sg13_lv_nmos 61239 21478 61240 21479 l=26 w=148 "VSS" "a_60967_21478#" 52 0 "VSS" 148 5324,224 "3bit_freq_divider_1.freq_div_cell_1.Cout" 148 10064,432
device msubckt sg13_lv_nmos 61137 21478 61138 21479 l=26 w=128 "VSS" "3bit_freq_divider_1.freq_div_cell_1.dff_nclk_0.Q" 52 0 "a_61061_21478#" 128 4864,204 "VSS" 128 5324,224
device msubckt sg13_lv_nmos 61035 21478 61036 21479 l=26 w=128 "VSS" "3bit_freq_divider_1.freq_div_cell_0.Cout" 52 0 "a_60967_21478#" 128 8704,392 "a_61061_21478#" 128 4864,204
device msubckt sg13_lv_pmos 60592 21322 60593 21323 l=26 w=224 "VDD" "3bit_freq_divider_0.CLK_IN" 52 0 "3bit_freq_divider_1.sg13g2_nand2_1_0.Y" 224 8512,300 "VDD" 224 15232,584
device msubckt sg13_lv_pmos 60490 21322 60491 21323 l=26 w=224 "VDD" "3bit_freq_divider_0.EN" 52 0 "VDD" 224 15232,584 "3bit_freq_divider_1.sg13g2_nand2_1_0.Y" 224 8512,300
device msubckt sg13_lv_pmos 56106 21321 56107 21322 l=26 w=224 "VDD" "3bit_freq_divider_0.EN" 52 0 "3bit_freq_divider_0.sg13g2_nand2_1_0.Y" 224 8512,300 "VDD" 224 15232,584
device msubckt sg13_lv_pmos 56004 21321 56005 21322 l=26 w=224 "VDD" "3bit_freq_divider_0.CLK_IN" 52 0 "VDD" 224 15232,584 "3bit_freq_divider_0.sg13g2_nand2_1_0.Y" 224 8512,300
device msubckt sg13_lv_pmos 55357 21129 55358 21130 l=26 w=224 "VDD" "a_55345_21385#" 52 0 "3bit_freq_divider_0.freq_div_cell_1.Cout" 224 15232,584 "VDD" 224 7672,300
device msubckt sg13_lv_pmos 54947 21129 54948 21130 l=26 w=200 "VDD" "3bit_freq_divider_0.freq_div_cell_0.Cout" 52 0 "a_54898_21129#" 200 4900,249 "VDD" 200 14400,544
device msubckt sg13_lv_pmos 54872 21129 54873 21130 l=26 w=200 "VDD" "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.Q" 52 0 "a_54434_21392#" 200 13600,536 "a_54898_21129#" 200 4900,249
device msubckt sg13_lv_pmos 54650 21129 54651 21130 l=26 w=224 "VDD" "3bit_freq_divider_0.freq_div_cell_0.Cout" 52 0 "VDD" 224 8512,300 "a_54472_21129#" 224 15232,584
device msubckt sg13_lv_pmos 54548 21129 54549 21130 l=26 w=224 "VDD" "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.Q" 52 0 "a_54472_21129#" 224 8512,300 "VDD" 224 8512,300
device msubckt sg13_lv_pmos 54446 21129 54447 21130 l=26 w=224 "VDD" "a_54434_21392#" 52 0 "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.D" 224 15232,584 "a_54472_21129#" 224 8512,300
device msubckt sg13_lv_pmos 53399 21129 53400 21130 l=26 w=200 "VDD" "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.Q" 52 0 "a_53350_21129#" 200 4900,249 "VDD" 200 14400,544
device msubckt sg13_lv_pmos 53324 21129 53325 21130 l=26 w=200 "VDD" "X2" 52 0 "a_52886_21392#" 200 13600,536 "a_53350_21129#" 200 4900,249
device msubckt sg13_lv_nmos 55561 21477 55562 21478 l=26 w=128 "VSS" "3bit_freq_divider_0.freq_div_cell_0.Cout" 52 0 "a_55485_21477#" 128 4864,204 "a_55345_21385#" 128 8704,392
device msubckt sg13_lv_nmos 55459 21477 55460 21478 l=26 w=128 "VSS" "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.Q" 52 0 "VSS" 128 5324,224 "a_55485_21477#" 128 4864,204
device msubckt sg13_lv_nmos 55357 21477 55358 21478 l=26 w=148 "VSS" "a_55345_21385#" 52 0 "3bit_freq_divider_0.freq_div_cell_1.Cout" 148 10064,432 "VSS" 148 5324,224
device msubckt sg13_lv_pmos 53102 21129 53103 21130 l=26 w=224 "VDD" "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.Q" 52 0 "VDD" 224 8512,300 "a_52924_21129#" 224 15232,584
device msubckt sg13_lv_pmos 53000 21129 53001 21130 l=26 w=224 "VDD" "X2" 52 0 "a_52924_21129#" 224 8512,300 "VDD" 224 8512,300
device msubckt sg13_lv_pmos 52898 21129 52899 21130 l=26 w=224 "VDD" "a_52886_21392#" 52 0 "3bit_freq_divider_0.sg13g2_or3_1_0.A" 224 15232,584 "a_52924_21129#" 224 8512,300
device msubckt sg13_lv_pmos 51684 21103 51685 21104 l=26 w=224 "VDD" "a_51648_21103#" 52 0 "3bit_freq_divider_0.dff_nclk_0.nCLK" 224 15232,584 "VDD" 224 15288,368
device msubckt sg13_lv_nmos 52092 21192 52093 21193 l=26 w=110 "VSS" "3bit_freq_divider_0.sg13g2_or3_1_0.A" 52 0 "VSS" 110 5358,224 "a_51648_21103#" 110 7920,254
device msubckt sg13_lv_pmos 51708 21273 51709 21274 l=26 w=200 "VDD" "3bit_freq_divider_0.sg13g2_or3_1_0.A" 52 0 "VDD" 200 15288,368 "a_51708_21299#" 200 8800,288
device msubckt sg13_lv_nmos 52092 21362 52093 21363 l=26 w=110 "VSS" "3bit_freq_divider_0.sg13g2_or3_1_0.B" 52 0 "a_51648_21103#" 110 7920,254 "VSS" 110 4180,186
device msubckt sg13_lv_pmos 51708 21387 51709 21388 l=26 w=200 "VDD" "3bit_freq_divider_0.sg13g2_or3_1_0.B" 52 0 "a_51708_21299#" 200 8800,288 "a_51708_21413#" 200 5100,251
device msubckt sg13_lv_nmos 54915 21487 54916 21488 l=26 w=110 "VSS" "3bit_freq_divider_0.freq_div_cell_0.Cout" 52 0 "a_54434_21392#" 110 6985,237 "VSS" 110 14960,492
device msubckt sg13_lv_nmos 54762 21487 54763 21488 l=26 w=110 "VSS" "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.Q" 52 0 "VSS" 110 6098,234 "a_54434_21392#" 110 6985,237
device msubckt sg13_lv_nmos 54650 21487 54651 21488 l=26 w=148 "VSS" "3bit_freq_divider_0.freq_div_cell_0.Cout" 52 0 "a_54602_21487#" 148 3552,196 "VSS" 148 6098,234
device msubckt sg13_lv_nmos 54576 21487 54577 21488 l=26 w=148 "VSS" "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.Q" 52 0 "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.D" 148 6512,236 "a_54602_21487#" 148 3552,196
device msubckt sg13_lv_nmos 54462 21487 54463 21488 l=26 w=148 "VSS" "a_54434_21392#" 52 0 "VSS" 148 12432,464 "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.D" 148 6512,236
device msubckt sg13_lv_nmos 53367 21487 53368 21488 l=26 w=110 "VSS" "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.Q" 52 0 "a_52886_21392#" 110 6985,237 "VSS" 110 14960,492
device msubckt sg13_lv_nmos 53214 21487 53215 21488 l=26 w=110 "VSS" "X2" 52 0 "VSS" 110 6098,234 "a_52886_21392#" 110 6985,237
device msubckt sg13_lv_nmos 53102 21487 53103 21488 l=26 w=148 "VSS" "3bit_freq_divider_0.freq_div_cell_1.dff_nclk_0.Q" 52 0 "a_53054_21487#" 148 3552,196 "VSS" 148 6098,234
device msubckt sg13_lv_nmos 53028 21487 53029 21488 l=26 w=148 "VSS" "X2" 52 0 "3bit_freq_divider_0.sg13g2_or3_1_0.A" 148 6512,236 "a_53054_21487#" 148 3552,196
device msubckt sg13_lv_nmos 52914 21487 52915 21488 l=26 w=148 "VSS" "a_52886_21392#" 52 0 "VSS" 148 12432,464 "3bit_freq_divider_0.sg13g2_or3_1_0.A" 148 6512,236
device msubckt sg13_lv_nmos 52092 21464 52093 21465 l=26 w=110 "VSS" "3bit_freq_divider_0.sg13g2_or3_1_0.C" 52 0 "VSS" 110 4180,186 "a_51648_21103#" 110 7480,356
device msubckt sg13_lv_pmos 51708 21464 51709 21465 l=26 w=200 "VDD" "3bit_freq_divider_0.sg13g2_or3_1_0.C" 52 0 "a_51708_21413#" 200 5100,251 "a_51648_21103#" 200 13600,536
device msubckt sg13_lv_pmos 64717 21895 64718 21896 l=26 w=224 "VDD" "3bit_freq_divider_1.dff_nclk_0.nCLK" 52 0 "VDD" 224 15680,588 "3bit_freq_divider_1.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 224 15680,588
device msubckt sg13_lv_nmos 64420 21893 64421 21894 l=26 w=148 "VSS" "3bit_freq_divider_1.dff_nclk_0.nCLK" 52 0 "VSS" 148 10360,436 "3bit_freq_divider_1.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 148 10360,436
device msubckt sg13_lv_nmos 63639 21972 63640 21973 l=26 w=148 "VSS" "a_63463_21972#" 52 0 "VSS" 148 5802,230 "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.Q" 148 10064,432
device msubckt sg13_lv_nmos 63531 21972 63532 21973 l=26 w=110 "VSS" "a_62654_21971#" 52 0 "a_63463_21972#" 110 7480,356 "VSS" 110 5802,230
device msubckt sg13_lv_nmos 63291 21972 63292 21973 l=26 w=148 "VSS" "a_62654_21971#" 52 0 "VSS" 148 10064,432 "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.nQ" 148 11100,446
device msubckt sg13_lv_nmos 63083 21971 63084 21972 l=26 w=84 "VSS" "a_62654_21971#" 52 0 "a_63038_21971#" 84 1890,129 "a_62900_21935#" 84 5712,304
device msubckt sg13_lv_nmos 63012 21971 63013 21972 l=26 w=84 "VSS" "3bit_freq_divider_1.dff_nclk_0.nCLK" 52 0 "VSS" 84 3612,170 "a_63038_21971#" 84 1890,129
device msubckt sg13_lv_nmos 62900 21971 62901 21972 l=26 w=84 "VSS" "a_62900_21935#" 52 0 "a_62848_21971#" 84 2184,136 "VSS" 84 3612,170
device msubckt sg13_lv_nmos 62822 21971 62823 21972 l=26 w=84 "VSS" "a_61691_22290#" 52 0 "a_62654_21971#" 84 8068,296 "a_62848_21971#" 84 2184,136
device msubckt sg13_lv_pmos 64854 22259 64855 22260 l=26 w=84 "VDD" "3bit_freq_divider_1.dff_nclk_0.D" 52 0 "VDD" 84 5712,304 "a_64424_22200#" 84 3192,160
device msubckt sg13_lv_nmos 64424 22268 64425 22269 l=26 w=84 "VSS" "3bit_freq_divider_1.dff_nclk_0.D" 52 0 "a_64424_22200#" 84 5712,304 "a_64424_22294#" 84 2016,132
device msubckt sg13_lv_pmos 64854 22361 64855 22362 l=26 w=84 "VDD" "3bit_freq_divider_1.dff_nclk_0.nRST" 52 0 "a_64424_22200#" 84 3192,160 "VDD" 84 5712,304
device msubckt sg13_lv_nmos 64424 22342 64425 22343 l=26 w=84 "VSS" "3bit_freq_divider_1.dff_nclk_0.nRST" 52 0 "a_64424_22294#" 84 2016,132 "VSS" 84 5712,304
device msubckt sg13_lv_pmos 64738 22565 64739 22566 l=26 w=200 "VDD" "3bit_freq_divider_1.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 52 0 "a_64383_23628#" 200 13600,536 "VDD" 200 7600,276
device msubckt sg13_lv_nmos 64455 22571 64456 22572 l=26 w=148 "VSS" "3bit_freq_divider_1.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 52 0 "a_64383_23628#" 148 10064,432 "VSS" 148 6176,247
device msubckt sg13_lv_pmos 64738 22667 64739 22668 l=26 w=200 "VDD" "a_64383_23628#" 52 0 "VDD" 200 7600,276 "a_64383_23434#" 200 13600,536
device msubckt sg13_lv_nmos 64455 22673 64456 22674 l=26 w=148 "VSS" "a_64383_23628#" 52 0 "VSS" 148 6176,247 "a_64383_23434#" 148 10064,432
device msubckt sg13_lv_pmos 64809 22899 64810 22900 l=26 w=84 "VDD" "a_64383_23434#" 52 0 "a_64424_22200#" 84 5712,304 "a_64383_23300#" 84 3192,160
device msubckt sg13_lv_pmos 64809 23001 64810 23002 l=26 w=84 "VDD" "a_64383_23628#" 52 0 "a_64383_23300#" 84 3192,160 "a_64809_23027#" 84 2058,133
device msubckt sg13_lv_nmos 64464 22924 64465 22925 l=26 w=84 "VSS" "a_64383_23628#" 52 0 "a_64424_22200#" 84 5712,304 "a_64383_23300#" 84 3192,160
device msubckt sg13_lv_nmos 64464 23026 64465 23027 l=26 w=84 "VSS" "a_64383_23434#" 52 0 "a_64383_23300#" 84 3192,160 "a_64464_23052#" 84 2184,136
device msubckt sg13_lv_pmos 64809 23076 64810 23077 l=26 w=84 "VDD" "a_64419_23326#" 52 0 "a_64809_23027#" 84 2058,133 "VDD" 84 4714,205
device msubckt sg13_lv_nmos 64464 23104 64465 23105 l=26 w=84 "VSS" "a_64419_23326#" 52 0 "a_64464_23052#" 84 2184,136 "a_64464_23130#" 84 1932,130
device msubckt sg13_lv_pmos 64809 23191 64810 23192 l=26 w=84 "VDD" "3bit_freq_divider_1.dff_nclk_0.nRST" 52 0 "VDD" 84 4714,205 "a_64383_23300#" 84 6132,314
device msubckt sg13_lv_nmos 64464 23176 64465 23177 l=26 w=84 "VSS" "3bit_freq_divider_1.dff_nclk_0.nRST" 52 0 "a_64464_23130#" 84 1932,130 "VSS" 84 7300,265
device msubckt sg13_lv_pmos 63633 22266 63634 22267 l=26 w=224 "VDD" "a_63463_21972#" 52 0 "VDD" 224 8064,300 "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.Q" 224 15232,584
device msubckt sg13_lv_pmos 63531 22322 63532 22323 l=26 w=168 "VDD" "a_62654_21971#" 52 0 "a_63463_21972#" 168 11424,472 "VDD" 168 8064,300
device msubckt sg13_lv_pmos 63236 22266 63237 22267 l=26 w=224 "VDD" "a_62654_21971#" 52 0 "VDD" 224 8652,310 "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.nQ" 224 30464,720
device msubckt sg13_lv_nmos 62628 21971 62629 21972 l=26 w=128 "VSS" "a_61887_22290#" 52 0 "a_62270_22299#" 128 7759,258 "a_62654_21971#" 128 8068,296
device msubckt sg13_lv_nmos 62494 21971 62495 21972 l=26 w=128 "VSS" "a_62119_22361#" 52 0 "VSS" 128 7300,265 "a_62270_22299#" 128 7759,258
device msubckt sg13_lv_nmos 62370 22016 62371 22017 l=26 w=84 "VSS" "3bit_freq_divider_1.dff_nclk_0.nCLK" 52 0 "a_62324_22016#" 84 1932,130 "VSS" 84 7300,265
device msubckt sg13_lv_nmos 62298 22016 62299 22017 l=26 w=84 "VSS" "a_62270_22299#" 52 0 "a_62246_22016#" 84 2184,136 "a_62324_22016#" 84 1932,130
device msubckt sg13_lv_nmos 62220 22016 62221 22017 l=26 w=84 "VSS" "a_61887_22290#" 52 0 "a_62119_22361#" 84 3192,160 "a_62246_22016#" 84 2184,136
device msubckt sg13_lv_nmos 62118 22016 62119 22017 l=26 w=84 "VSS" "a_61691_22290#" 52 0 "a_61394_21976#" 84 5712,304 "a_62119_22361#" 84 3192,160
device msubckt sg13_lv_pmos 63124 22369 63125 22370 l=26 w=84 "VDD" "a_62654_21971#" 52 0 "a_62900_21935#" 84 3192,160 "VDD" 84 8652,310
device msubckt sg13_lv_pmos 63022 22369 63023 22370 l=26 w=84 "VDD" "3bit_freq_divider_1.dff_nclk_0.nCLK" 52 0 "VDD" 84 3192,160 "a_62900_21935#" 84 3192,160
device msubckt sg13_lv_pmos 62920 22369 62921 22370 l=26 w=84 "VDD" "a_62900_21935#" 52 0 "a_62879_22369#" 84 1722,125 "VDD" 84 3192,160
device msubckt sg13_lv_pmos 62853 22369 62854 22370 l=26 w=84 "VDD" "a_61887_22290#" 52 0 "a_62654_21971#" 84 7078,312 "a_62879_22369#" 84 1722,125
device msubckt sg13_lv_pmos 62723 22245 62724 22246 l=26 w=200 "VDD" "a_61691_22290#" 52 0 "a_62270_22299#" 200 7600,276 "a_62654_21971#" 200 7078,312
device msubckt sg13_lv_pmos 62621 22245 62622 22246 l=26 w=200 "VDD" "a_62119_22361#" 52 0 "VDD" 200 13600,536 "a_62270_22299#" 200 7600,276
device msubckt sg13_lv_nmos 61867 22007 61868 22008 l=26 w=148 "VSS" "a_61691_22290#" 52 0 "VSS" 148 6176,247 "a_61887_22290#" 148 10064,432
device msubckt sg13_lv_nmos 61765 22007 61766 22008 l=26 w=148 "VSS" "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 52 0 "a_61691_22290#" 148 10064,432 "VSS" 148 6176,247
device msubckt sg13_lv_nmos 61536 21976 61537 21977 l=26 w=84 "VSS" "3bit_freq_divider_1.dff_nclk_0.nCLK" 52 0 "a_61488_21976#" 84 2016,132 "VSS" 84 5712,304
device msubckt sg13_lv_nmos 61462 21976 61463 21977 l=26 w=84 "VSS" "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.D" 52 0 "a_61394_21976#" 84 5712,304 "a_61488_21976#" 84 2016,132
device msubckt sg13_lv_pmos 62385 22361 62386 22362 l=26 w=84 "VDD" "3bit_freq_divider_1.dff_nclk_0.nCLK" 52 0 "VDD" 84 4714,205 "a_62119_22361#" 84 6132,314
device msubckt sg13_lv_pmos 62270 22361 62271 22362 l=26 w=84 "VDD" "a_62270_22299#" 52 0 "a_62221_22361#" 84 2058,133 "VDD" 84 4714,205
device msubckt sg13_lv_pmos 62195 22361 62196 22362 l=26 w=84 "VDD" "a_61691_22290#" 52 0 "a_62119_22361#" 84 3192,160 "a_62221_22361#" 84 2058,133
device msubckt sg13_lv_pmos 62093 22361 62094 22362 l=26 w=84 "VDD" "a_61887_22290#" 52 0 "a_61394_21976#" 84 5712,304 "a_62119_22361#" 84 3192,160
device msubckt sg13_lv_pmos 61861 22290 61862 22291 l=26 w=200 "VDD" "a_61691_22290#" 52 0 "VDD" 200 7600,276 "a_61887_22290#" 200 13600,536
device msubckt sg13_lv_pmos 61759 22290 61760 22291 l=26 w=200 "VDD" "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 52 0 "a_61691_22290#" 200 13600,536 "VDD" 200 7600,276
device msubckt sg13_lv_nmos 61087 21972 61088 21973 l=26 w=148 "VSS" "3bit_freq_divider_1.sg13g2_nand2_1_0.Y" 52 0 "VSS" 148 10360,436 "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 148 10360,436
device msubckt sg13_lv_nmos 55509 21971 55510 21972 l=26 w=148 "VSS" "3bit_freq_divider_0.sg13g2_nand2_1_0.Y" 52 0 "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 148 10360,436 "VSS" 148 10360,436
device msubckt sg13_lv_nmos 55134 21975 55135 21976 l=26 w=84 "VSS" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.D" 52 0 "a_55086_21975#" 84 2016,132 "a_54504_22015#" 84 5712,304
device msubckt sg13_lv_nmos 55060 21975 55061 21976 l=26 w=84 "VSS" "3bit_freq_divider_0.dff_nclk_0.nCLK" 52 0 "VSS" 84 5712,304 "a_55086_21975#" 84 2016,132
device msubckt sg13_lv_pmos 61555 22406 61556 22407 l=26 w=84 "VDD" "3bit_freq_divider_1.dff_nclk_0.nCLK" 52 0 "a_61394_21976#" 84 3192,160 "VDD" 84 5712,304
device msubckt sg13_lv_pmos 61453 22406 61454 22407 l=26 w=84 "VDD" "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.D" 52 0 "VDD" 84 5712,304 "a_61394_21976#" 84 3192,160
device msubckt sg13_lv_pmos 61089 22269 61090 22270 l=26 w=224 "VDD" "3bit_freq_divider_1.sg13g2_nand2_1_0.Y" 52 0 "VDD" 224 15680,588 "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 224 15680,588
device msubckt sg13_lv_pmos 55507 22268 55508 22269 l=26 w=224 "VDD" "3bit_freq_divider_0.sg13g2_nand2_1_0.Y" 52 0 "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 224 15680,588 "VDD" 224 15680,588
device msubckt sg13_lv_nmos 54831 22006 54832 22007 l=26 w=148 "VSS" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 52 0 "VSS" 148 6176,247 "a_53774_21934#" 148 10064,432
device msubckt sg13_lv_nmos 54729 22006 54730 22007 l=26 w=148 "VSS" "a_53774_21934#" 52 0 "a_53738_22270#" 148 10064,432 "VSS" 148 6176,247
device msubckt sg13_lv_nmos 54478 22015 54479 22016 l=26 w=84 "VSS" "a_53774_21934#" 52 0 "a_53968_22190#" 84 3192,160 "a_54504_22015#" 84 5712,304
device msubckt sg13_lv_nmos 54376 22015 54377 22016 l=26 w=84 "VSS" "a_53738_22270#" 52 0 "a_54324_22015#" 84 2184,136 "a_53968_22190#" 84 3192,160
device msubckt sg13_lv_nmos 54298 22015 54299 22016 l=26 w=84 "VSS" "a_53899_22244#" 52 0 "a_54252_22015#" 84 1932,130 "a_54324_22015#" 84 2184,136
device msubckt sg13_lv_nmos 54226 22015 54227 22016 l=26 w=84 "VSS" "3bit_freq_divider_0.dff_nclk_0.nCLK" 52 0 "VSS" 84 7300,265 "a_54252_22015#" 84 1932,130
device msubckt sg13_lv_nmos 54102 21970 54103 21971 l=26 w=128 "VSS" "a_53968_22190#" 52 0 "a_53899_22244#" 128 7759,258 "VSS" 128 7300,265
device msubckt sg13_lv_nmos 53968 21970 53969 21971 l=26 w=128 "VSS" "a_53738_22270#" 52 0 "a_53065_21935#" 128 8068,296 "a_53899_22244#" 128 7759,258
device msubckt sg13_lv_nmos 53774 21970 53775 21971 l=26 w=84 "VSS" "a_53774_21934#" 52 0 "a_53722_21970#" 84 2184,136 "a_53065_21935#" 84 8068,296
device msubckt sg13_lv_nmos 53696 21970 53697 21971 l=26 w=84 "VSS" "a_53445_21970#" 52 0 "VSS" 84 3612,170 "a_53722_21970#" 84 2184,136
device msubckt sg13_lv_nmos 53584 21970 53585 21971 l=26 w=84 "VSS" "3bit_freq_divider_0.dff_nclk_0.nCLK" 52 0 "a_53539_21970#" 84 1890,129 "VSS" 84 3612,170
device msubckt sg13_lv_nmos 53513 21970 53514 21971 l=26 w=84 "VSS" "a_53065_21935#" 52 0 "a_53445_21970#" 84 5712,304 "a_53539_21970#" 84 1890,129
device msubckt sg13_lv_nmos 52054 21892 52055 21893 l=26 w=148 "VSS" "3bit_freq_divider_0.dff_nclk_0.nCLK" 52 0 "VSS" 148 10360,436 "3bit_freq_divider_0.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 148 10360,436
device msubckt sg13_lv_pmos 55143 22405 55144 22406 l=26 w=84 "VDD" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.D" 52 0 "a_54504_22015#" 84 3192,160 "VDD" 84 5712,304
device msubckt sg13_lv_pmos 55041 22405 55042 22406 l=26 w=84 "VDD" "3bit_freq_divider_0.dff_nclk_0.nCLK" 52 0 "VDD" 84 5712,304 "a_54504_22015#" 84 3192,160
device msubckt sg13_lv_pmos 54837 22289 54838 22290 l=26 w=200 "VDD" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 52 0 "VDD" 200 7600,276 "a_53774_21934#" 200 13600,536
device msubckt sg13_lv_pmos 54735 22289 54736 22290 l=26 w=200 "VDD" "a_53774_21934#" 52 0 "a_53738_22270#" 200 13600,536 "VDD" 200 7600,276
device msubckt sg13_lv_pmos 54503 22360 54504 22361 l=26 w=84 "VDD" "a_53738_22270#" 52 0 "a_53968_22190#" 84 3192,160 "a_54504_22015#" 84 5712,304
device msubckt sg13_lv_pmos 54401 22360 54402 22361 l=26 w=84 "VDD" "a_53774_21934#" 52 0 "a_54352_22360#" 84 2058,133 "a_53968_22190#" 84 3192,160
device msubckt sg13_lv_pmos 54326 22360 54327 22361 l=26 w=84 "VDD" "a_53899_22244#" 52 0 "VDD" 84 4714,205 "a_54352_22360#" 84 2058,133
device msubckt sg13_lv_pmos 54211 22360 54212 22361 l=26 w=84 "VDD" "3bit_freq_divider_0.dff_nclk_0.nCLK" 52 0 "a_53968_22190#" 84 6132,314 "VDD" 84 4714,205
device msubckt sg13_lv_pmos 53975 22244 53976 22245 l=26 w=200 "VDD" "a_53968_22190#" 52 0 "a_53899_22244#" 200 7600,276 "VDD" 200 13600,536
device msubckt sg13_lv_pmos 53873 22244 53874 22245 l=26 w=200 "VDD" "a_53774_21934#" 52 0 "a_53065_21935#" 200 7078,312 "a_53899_22244#" 200 7600,276
device msubckt sg13_lv_nmos 53305 21971 53306 21972 l=26 w=148 "VSS" "a_53065_21935#" 52 0 "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.nQ" 148 11100,446 "VSS" 148 10064,432
device msubckt sg13_lv_nmos 53065 21971 53066 21972 l=26 w=110 "VSS" "a_53065_21935#" 52 0 "VSS" 110 5802,230 "a_52950_22157#" 110 7480,356
device msubckt sg13_lv_nmos 52957 21971 52958 21972 l=26 w=148 "VSS" "a_52950_22157#" 52 0 "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.Q" 148 10064,432 "VSS" 148 5802,230
device msubckt sg13_lv_pmos 51681 21894 51682 21895 l=26 w=224 "VDD" "3bit_freq_divider_0.dff_nclk_0.nCLK" 52 0 "VDD" 224 15680,588 "3bit_freq_divider_0.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 224 15680,588
device msubckt sg13_lv_pmos 53743 22368 53744 22369 l=26 w=84 "VDD" "a_53738_22270#" 52 0 "a_53702_22368#" 84 1722,125 "a_53065_21935#" 84 7078,312
device msubckt sg13_lv_pmos 53676 22368 53677 22369 l=26 w=84 "VDD" "a_53445_21970#" 52 0 "VDD" 84 3192,160 "a_53702_22368#" 84 1722,125
device msubckt sg13_lv_pmos 53574 22368 53575 22369 l=26 w=84 "VDD" "3bit_freq_divider_0.dff_nclk_0.nCLK" 52 0 "a_53445_21970#" 84 3192,160 "VDD" 84 3192,160
device msubckt sg13_lv_pmos 53472 22368 53473 22369 l=26 w=84 "VDD" "a_53065_21935#" 52 0 "VDD" 84 8652,310 "a_53445_21970#" 84 3192,160
device msubckt sg13_lv_pmos 53360 22265 53361 22266 l=26 w=224 "VDD" "a_53065_21935#" 52 0 "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.nQ" 224 30464,720 "VDD" 224 8652,310
device msubckt sg13_lv_pmos 53065 22321 53066 22322 l=26 w=168 "VDD" "a_53065_21935#" 52 0 "VDD" 168 8064,300 "a_52950_22157#" 168 11424,472
device msubckt sg13_lv_pmos 52963 22265 52964 22266 l=26 w=224 "VDD" "a_52950_22157#" 52 0 "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.Q" 224 15232,584 "VDD" 224 8064,300
device msubckt sg13_lv_nmos 52114 22267 52115 22268 l=26 w=84 "VSS" "3bit_freq_divider_0.dff_nclk_0.D" 52 0 "a_51684_22284#" 84 5712,304 "a_52114_22293#" 84 2016,132
device msubckt sg13_lv_pmos 51684 22258 51685 22259 l=26 w=84 "VDD" "3bit_freq_divider_0.dff_nclk_0.D" 52 0 "VDD" 84 5712,304 "a_51684_22284#" 84 3192,160
device msubckt sg13_lv_pmos 63698 22886 63699 22887 l=26 w=224 "VDD" "a_63255_23244#" 52 0 "a_63426_22886#" 224 8512,300 "3bit_freq_divider_1.sg13g2_or3_1_0.B" 224 15232,584
device msubckt sg13_lv_pmos 63596 22886 63597 22887 l=26 w=224 "VDD" "Y1" 52 0 "VDD" 224 8512,300 "a_63426_22886#" 224 8512,300
device msubckt sg13_lv_pmos 63494 22886 63495 22887 l=26 w=224 "VDD" "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.Q" 52 0 "a_63426_22886#" 224 15232,584 "VDD" 224 8512,300
device msubckt sg13_lv_pmos 63272 22886 63273 22887 l=26 w=200 "VDD" "Y1" 52 0 "a_63223_22886#" 200 4900,249 "a_63255_23244#" 200 13600,536
device msubckt sg13_lv_pmos 63197 22886 63198 22887 l=26 w=200 "VDD" "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.Q" 52 0 "VDD" 200 14400,544 "a_63223_22886#" 200 4900,249
device msubckt sg13_lv_pmos 62150 22886 62151 22887 l=26 w=224 "VDD" "a_61707_23244#" 52 0 "a_61878_22886#" 224 8512,300 "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.D" 224 15232,584
device msubckt sg13_lv_pmos 62048 22886 62049 22887 l=26 w=224 "VDD" "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.Q" 52 0 "VDD" 224 8512,300 "a_61878_22886#" 224 8512,300
device msubckt sg13_lv_pmos 61946 22886 61947 22887 l=26 w=224 "VDD" "3bit_freq_divider_1.freq_div_cell_0.Cin" 52 0 "a_61878_22886#" 224 15232,584 "VDD" 224 8512,300
device msubckt sg13_lv_pmos 61724 22886 61725 22887 l=26 w=200 "VDD" "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.Q" 52 0 "a_61675_22886#" 200 4900,249 "a_61707_23244#" 200 13600,536
device msubckt sg13_lv_pmos 61649 22886 61650 22887 l=26 w=200 "VDD" "3bit_freq_divider_1.freq_div_cell_0.Cin" 52 0 "VDD" 200 14400,544 "a_61675_22886#" 200 4900,249
device msubckt sg13_lv_pmos 61239 22886 61240 22887 l=26 w=224 "VDD" "a_60967_23234#" 52 0 "VDD" 224 7672,300 "3bit_freq_divider_1.freq_div_cell_0.Cout" 224 15232,584
device msubckt sg13_lv_pmos 61137 22886 61138 22887 l=26 w=168 "VDD" "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.Q" 52 0 "a_60967_23234#" 168 6384,244 "VDD" 168 7672,300
device msubckt sg13_lv_pmos 61035 22886 61036 22887 l=26 w=168 "VDD" "3bit_freq_divider_1.freq_div_cell_0.Cin" 52 0 "VDD" 168 11424,472 "a_60967_23234#" 168 6384,244
device msubckt sg13_lv_pmos 55561 22885 55562 22886 l=26 w=168 "VDD" "3bit_freq_divider_0.freq_div_cell_0.Cin" 52 0 "a_55345_23141#" 168 6384,244 "VDD" 168 11424,472
device msubckt sg13_lv_pmos 55459 22885 55460 22886 l=26 w=168 "VDD" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.Q" 52 0 "VDD" 168 7672,300 "a_55345_23141#" 168 6384,244
device msubckt sg13_lv_pmos 55357 22885 55358 22886 l=26 w=224 "VDD" "a_55345_23141#" 52 0 "3bit_freq_divider_0.freq_div_cell_0.Cout" 224 15232,584 "VDD" 224 7672,300
device msubckt sg13_lv_pmos 54947 22885 54948 22886 l=26 w=200 "VDD" "3bit_freq_divider_0.freq_div_cell_0.Cin" 52 0 "a_54898_22885#" 200 4900,249 "VDD" 200 14400,544
device msubckt sg13_lv_pmos 54872 22885 54873 22886 l=26 w=200 "VDD" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.Q" 52 0 "a_54434_23148#" 200 13600,536 "a_54898_22885#" 200 4900,249
device msubckt sg13_lv_pmos 54650 22885 54651 22886 l=26 w=224 "VDD" "3bit_freq_divider_0.freq_div_cell_0.Cin" 52 0 "VDD" 224 8512,300 "a_54472_22885#" 224 15232,584
device msubckt sg13_lv_pmos 54548 22885 54549 22886 l=26 w=224 "VDD" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.Q" 52 0 "a_54472_22885#" 224 8512,300 "VDD" 224 8512,300
device msubckt sg13_lv_pmos 54446 22885 54447 22886 l=26 w=224 "VDD" "a_54434_23148#" 52 0 "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.D" 224 15232,584 "a_54472_22885#" 224 8512,300
device msubckt sg13_lv_pmos 53399 22885 53400 22886 l=26 w=200 "VDD" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.Q" 52 0 "a_53350_22885#" 200 4900,249 "VDD" 200 14400,544
device msubckt sg13_lv_pmos 53324 22885 53325 22886 l=26 w=200 "VDD" "X1" 52 0 "a_52886_23148#" 200 13600,536 "a_53350_22885#" 200 4900,249
device msubckt sg13_lv_nmos 64419 23300 64420 23301 l=26 w=128 "VSS" "a_64383_23300#" 52 0 "VSS" 128 7300,265 "a_64419_23326#" 128 7759,258
device msubckt sg13_lv_pmos 64693 23427 64694 23428 l=26 w=200 "VDD" "a_64383_23300#" 52 0 "VDD" 200 13600,536 "a_64419_23326#" 200 7600,276
device msubckt sg13_lv_nmos 63682 23244 63683 23245 l=26 w=148 "VSS" "a_63255_23244#" 52 0 "3bit_freq_divider_1.sg13g2_or3_1_0.B" 148 6512,236 "VSS" 148 12432,464
device msubckt sg13_lv_nmos 63568 23244 63569 23245 l=26 w=148 "VSS" "Y1" 52 0 "a_63520_23244#" 148 3552,196 "3bit_freq_divider_1.sg13g2_or3_1_0.B" 148 6512,236
device msubckt sg13_lv_nmos 63494 23244 63495 23245 l=26 w=148 "VSS" "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.Q" 52 0 "VSS" 148 6098,234 "a_63520_23244#" 148 3552,196
device msubckt sg13_lv_nmos 63382 23244 63383 23245 l=26 w=110 "VSS" "Y1" 52 0 "a_63255_23244#" 110 6985,237 "VSS" 110 6098,234
device msubckt sg13_lv_nmos 63229 23244 63230 23245 l=26 w=110 "VSS" "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.Q" 52 0 "VSS" 110 14960,492 "a_63255_23244#" 110 6985,237
device msubckt sg13_lv_nmos 64419 23434 64420 23435 l=26 w=128 "VSS" "a_64383_23434#" 52 0 "a_64419_23326#" 128 7759,258 "a_64383_23889#" 128 8068,296
device msubckt sg13_lv_nmos 62134 23244 62135 23245 l=26 w=148 "VSS" "a_61707_23244#" 52 0 "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.D" 148 6512,236 "VSS" 148 12432,464
device msubckt sg13_lv_nmos 62020 23244 62021 23245 l=26 w=148 "VSS" "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.Q" 52 0 "a_61972_23244#" 148 3552,196 "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.D" 148 6512,236
device msubckt sg13_lv_nmos 61946 23244 61947 23245 l=26 w=148 "VSS" "3bit_freq_divider_1.freq_div_cell_0.Cin" 52 0 "VSS" 148 6098,234 "a_61972_23244#" 148 3552,196
device msubckt sg13_lv_nmos 61834 23244 61835 23245 l=26 w=110 "VSS" "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.Q" 52 0 "a_61707_23244#" 110 6985,237 "VSS" 110 6098,234
device msubckt sg13_lv_nmos 61681 23244 61682 23245 l=26 w=110 "VSS" "3bit_freq_divider_1.freq_div_cell_0.Cin" 52 0 "VSS" 110 14960,492 "a_61707_23244#" 110 6985,237
device msubckt sg13_lv_nmos 61239 23234 61240 23235 l=26 w=148 "VSS" "a_60967_23234#" 52 0 "VSS" 148 5324,224 "3bit_freq_divider_1.freq_div_cell_0.Cout" 148 10064,432
device msubckt sg13_lv_nmos 61137 23234 61138 23235 l=26 w=128 "VSS" "3bit_freq_divider_1.freq_div_cell_0.dff_nclk_0.Q" 52 0 "a_61061_23234#" 128 4864,204 "VSS" 128 5324,224
device msubckt sg13_lv_nmos 61035 23234 61036 23235 l=26 w=128 "VSS" "3bit_freq_divider_1.freq_div_cell_0.Cin" 52 0 "a_60967_23234#" 128 8704,392 "a_61061_23234#" 128 4864,204
device msubckt sg13_lv_nmos 55561 23233 55562 23234 l=26 w=128 "VSS" "3bit_freq_divider_0.freq_div_cell_0.Cin" 52 0 "a_55485_23233#" 128 4864,204 "a_55345_23141#" 128 8704,392
device msubckt sg13_lv_nmos 55459 23233 55460 23234 l=26 w=128 "VSS" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.Q" 52 0 "VSS" 128 5324,224 "a_55485_23233#" 128 4864,204
device msubckt sg13_lv_pmos 64693 23529 64694 23530 l=26 w=200 "VDD" "a_64383_23628#" 52 0 "a_64419_23326#" 200 7600,276 "a_64383_23889#" 200 7078,312
device msubckt sg13_lv_pmos 64817 23659 64818 23660 l=26 w=84 "VDD" "a_64383_23434#" 52 0 "a_64383_23889#" 84 7078,312 "a_64817_23685#" 84 1722,125
device msubckt sg13_lv_nmos 55357 23233 55358 23234 l=26 w=148 "VSS" "a_55345_23141#" 52 0 "3bit_freq_divider_0.freq_div_cell_0.Cout" 148 10064,432 "VSS" 148 5324,224
device msubckt sg13_lv_pmos 53102 22885 53103 22886 l=26 w=224 "VDD" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.Q" 52 0 "VDD" 224 8512,300 "a_52924_22885#" 224 15232,584
device msubckt sg13_lv_pmos 53000 22885 53001 22886 l=26 w=224 "VDD" "X1" 52 0 "a_52924_22885#" 224 8512,300 "VDD" 224 8512,300
device msubckt sg13_lv_pmos 52898 22885 52899 22886 l=26 w=224 "VDD" "a_52886_23148#" 52 0 "3bit_freq_divider_0.sg13g2_or3_1_0.B" 224 15232,584 "a_52924_22885#" 224 8512,300
device msubckt sg13_lv_nmos 52114 22341 52115 22342 l=26 w=84 "VSS" "3bit_freq_divider_0.dff_nclk_0.nRST" 52 0 "a_52114_22293#" 84 2016,132 "VSS" 84 5712,304
device msubckt sg13_lv_pmos 51684 22360 51685 22361 l=26 w=84 "VDD" "3bit_freq_divider_0.dff_nclk_0.nRST" 52 0 "a_51684_22284#" 84 3192,160 "VDD" 84 5712,304
device msubckt sg13_lv_nmos 52019 22570 52020 22571 l=26 w=148 "VSS" "3bit_freq_divider_0.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 52 0 "a_51631_22774#" 148 10064,432 "VSS" 148 6176,247
device msubckt sg13_lv_pmos 51684 22564 51685 22565 l=26 w=200 "VDD" "3bit_freq_divider_0.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 52 0 "a_51631_22774#" 200 13600,536 "VDD" 200 7600,276
device msubckt sg13_lv_nmos 52019 22672 52020 22673 l=26 w=148 "VSS" "a_51631_22774#" 52 0 "VSS" 148 6176,247 "a_51684_22692#" 148 10064,432
device msubckt sg13_lv_pmos 51684 22666 51685 22667 l=26 w=200 "VDD" "a_51631_22774#" 52 0 "VDD" 200 7600,276 "a_51684_22692#" 200 13600,536
device msubckt sg13_lv_nmos 52074 22923 52075 22924 l=26 w=84 "VSS" "a_51631_22774#" 52 0 "a_51684_22284#" 84 5712,304 "a_51693_23426#" 84 3192,160
device msubckt sg13_lv_pmos 51729 22898 51730 22899 l=26 w=84 "VDD" "a_51684_22692#" 52 0 "a_51684_22284#" 84 5712,304 "a_51693_23426#" 84 3192,160
device msubckt sg13_lv_nmos 52074 23025 52075 23026 l=26 w=84 "VSS" "a_51684_22692#" 52 0 "a_51693_23426#" 84 3192,160 "a_52074_23051#" 84 2184,136
device msubckt sg13_lv_pmos 51729 23000 51730 23001 l=26 w=84 "VDD" "a_51631_22774#" 52 0 "a_51693_23426#" 84 3192,160 "a_51729_23026#" 84 2058,133
device msubckt sg13_lv_nmos 52074 23103 52075 23104 l=26 w=84 "VSS" "a_51693_23075#" 52 0 "a_52074_23051#" 84 2184,136 "a_52074_23129#" 84 1932,130
device msubckt sg13_lv_pmos 51729 23075 51730 23076 l=26 w=84 "VDD" "a_51693_23075#" 52 0 "a_51729_23026#" 84 2058,133 "VDD" 84 4714,205
device msubckt sg13_lv_nmos 52074 23175 52075 23176 l=26 w=84 "VSS" "3bit_freq_divider_0.dff_nclk_0.nRST" 52 0 "a_52074_23129#" 84 1932,130 "VSS" 84 7300,265
device msubckt sg13_lv_nmos 54915 23243 54916 23244 l=26 w=110 "VSS" "3bit_freq_divider_0.freq_div_cell_0.Cin" 52 0 "a_54434_23148#" 110 6985,237 "VSS" 110 14960,492
device msubckt sg13_lv_nmos 54762 23243 54763 23244 l=26 w=110 "VSS" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.Q" 52 0 "VSS" 110 6098,234 "a_54434_23148#" 110 6985,237
device msubckt sg13_lv_nmos 54650 23243 54651 23244 l=26 w=148 "VSS" "3bit_freq_divider_0.freq_div_cell_0.Cin" 52 0 "a_54602_23243#" 148 3552,196 "VSS" 148 6098,234
device msubckt sg13_lv_nmos 54576 23243 54577 23244 l=26 w=148 "VSS" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.Q" 52 0 "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.D" 148 6512,236 "a_54602_23243#" 148 3552,196
device msubckt sg13_lv_nmos 54462 23243 54463 23244 l=26 w=148 "VSS" "a_54434_23148#" 52 0 "VSS" 148 12432,464 "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.D" 148 6512,236
device msubckt sg13_lv_nmos 53367 23243 53368 23244 l=26 w=110 "VSS" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.Q" 52 0 "a_52886_23148#" 110 6985,237 "VSS" 110 14960,492
device msubckt sg13_lv_nmos 53214 23243 53215 23244 l=26 w=110 "VSS" "X1" 52 0 "VSS" 110 6098,234 "a_52886_23148#" 110 6985,237
device msubckt sg13_lv_nmos 53102 23243 53103 23244 l=26 w=148 "VSS" "3bit_freq_divider_0.freq_div_cell_0.dff_nclk_0.Q" 52 0 "a_53054_23243#" 148 3552,196 "VSS" 148 6098,234
device msubckt sg13_lv_nmos 53028 23243 53029 23244 l=26 w=148 "VSS" "X1" 52 0 "3bit_freq_divider_0.sg13g2_or3_1_0.B" 148 6512,236 "a_53054_23243#" 148 3552,196
device msubckt sg13_lv_nmos 52914 23243 52915 23244 l=26 w=148 "VSS" "a_52886_23148#" 52 0 "VSS" 148 12432,464 "3bit_freq_divider_0.sg13g2_or3_1_0.B" 148 6512,236
device msubckt sg13_lv_pmos 51729 23190 51730 23191 l=26 w=84 "VDD" "3bit_freq_divider_0.dff_nclk_0.nRST" 52 0 "VDD" 84 4714,205 "a_51693_23426#" 84 6132,314
device msubckt sg13_lv_nmos 52075 23299 52076 23300 l=26 w=128 "VSS" "a_51693_23426#" 52 0 "VSS" 128 7300,265 "a_51693_23075#" 128 7759,258
device msubckt sg13_lv_nmos 64419 23628 64420 23629 l=26 w=84 "VSS" "a_64383_23628#" 52 0 "a_64383_23889#" 84 8068,296 "a_64419_23654#" 84 2184,136
device msubckt sg13_lv_nmos 52075 23433 52076 23434 l=26 w=128 "VSS" "a_51684_22692#" 52 0 "a_51693_23075#" 128 7759,258 "a_51648_24041#" 128 8068,296
device msubckt sg13_lv_pmos 51729 23426 51730 23427 l=26 w=200 "VDD" "a_51693_23426#" 52 0 "VDD" 200 13600,536 "a_51693_23075#" 200 7600,276
device msubckt sg13_lv_pmos 51729 23528 51730 23529 l=26 w=200 "VDD" "a_51631_22774#" 52 0 "a_51693_23075#" 200 7600,276 "a_51648_24041#" 200 7078,312
device msubckt sg13_lv_pmos 64817 23726 64818 23727 l=26 w=84 "VDD" "a_64383_23706#" 52 0 "a_64817_23685#" 84 1722,125 "VDD" 84 3192,160
device msubckt sg13_lv_nmos 64419 23706 64420 23707 l=26 w=84 "VSS" "a_64383_23706#" 52 0 "a_64419_23654#" 84 2184,136 "VSS" 84 3612,170
device msubckt sg13_lv_pmos 64817 23828 64818 23829 l=26 w=84 "VDD" "3bit_freq_divider_1.dff_nclk_0.nRST" 52 0 "VDD" 84 3192,160 "a_64383_23706#" 84 3192,160
device msubckt sg13_lv_nmos 64419 23818 64420 23819 l=26 w=84 "VSS" "3bit_freq_divider_1.dff_nclk_0.nRST" 52 0 "VSS" 84 3612,170 "a_64419_23844#" 84 1890,129
device msubckt sg13_lv_nmos 63639 23728 63640 23729 l=26 w=148 "VSS" "a_63463_23728#" 52 0 "VSS" 148 5802,230 "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.Q" 148 10064,432
device msubckt sg13_lv_nmos 63531 23728 63532 23729 l=26 w=110 "VSS" "a_62654_23727#" 52 0 "a_63463_23728#" 110 7480,356 "VSS" 110 5802,230
device msubckt sg13_lv_pmos 64817 23930 64818 23931 l=26 w=84 "VDD" "a_64383_23889#" 52 0 "a_64383_23706#" 84 3192,160 "VDD" 84 8652,310
device msubckt sg13_lv_nmos 64419 23889 64420 23890 l=26 w=84 "VSS" "a_64383_23889#" 52 0 "a_64419_23844#" 84 1890,129 "a_64383_23706#" 84 5712,304
device msubckt sg13_lv_nmos 63291 23728 63292 23729 l=26 w=148 "VSS" "a_62654_23727#" 52 0 "VSS" 148 10064,432 "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.nQ" 148 11100,446
device msubckt sg13_lv_nmos 63083 23727 63084 23728 l=26 w=84 "VSS" "a_62654_23727#" 52 0 "a_63038_23727#" 84 1890,129 "a_62900_23691#" 84 5712,304
device msubckt sg13_lv_nmos 63012 23727 63013 23728 l=26 w=84 "VSS" "3bit_freq_divider_1.dff_nclk_0.nCLK" 52 0 "VSS" 84 3612,170 "a_63038_23727#" 84 1890,129
device msubckt sg13_lv_nmos 62900 23727 62901 23728 l=26 w=84 "VSS" "a_62900_23691#" 52 0 "a_62848_23727#" 84 2184,136 "VSS" 84 3612,170
device msubckt sg13_lv_nmos 62822 23727 62823 23728 l=26 w=84 "VSS" "a_61691_24046#" 52 0 "a_62654_23727#" 84 8068,296 "a_62848_23727#" 84 2184,136
device msubckt sg13_lv_pmos 64714 24042 64715 24043 l=26 w=224 "VDD" "a_64383_23889#" 52 0 "VDD" 224 8652,310 "3bit_freq_divider_1.dff_nclk_0.D" 224 30464,720
device msubckt sg13_lv_nmos 64420 24097 64421 24098 l=26 w=148 "VSS" "a_64383_23889#" 52 0 "VSS" 148 10064,432 "3bit_freq_divider_1.dff_nclk_0.D" 148 11100,446
device msubckt sg13_lv_pmos 63633 24022 63634 24023 l=26 w=224 "VDD" "a_63463_23728#" 52 0 "VDD" 224 8064,300 "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.Q" 224 15232,584
device msubckt sg13_lv_pmos 63531 24078 63532 24079 l=26 w=168 "VDD" "a_62654_23727#" 52 0 "a_63463_23728#" 168 11424,472 "VDD" 168 8064,300
device msubckt sg13_lv_pmos 63236 24022 63237 24023 l=26 w=224 "VDD" "a_62654_23727#" 52 0 "VDD" 224 8652,310 "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.nQ" 224 30464,720
device msubckt sg13_lv_nmos 62628 23727 62629 23728 l=26 w=128 "VSS" "a_61887_24046#" 52 0 "a_62270_24055#" 128 7759,258 "a_62654_23727#" 128 8068,296
device msubckt sg13_lv_nmos 62494 23727 62495 23728 l=26 w=128 "VSS" "a_62119_24117#" 52 0 "VSS" 128 7300,265 "a_62270_24055#" 128 7759,258
device msubckt sg13_lv_nmos 62370 23772 62371 23773 l=26 w=84 "VSS" "3bit_freq_divider_1.dff_nclk_0.nCLK" 52 0 "a_62324_23772#" 84 1932,130 "VSS" 84 7300,265
device msubckt sg13_lv_nmos 62298 23772 62299 23773 l=26 w=84 "VSS" "a_62270_24055#" 52 0 "a_62246_23772#" 84 2184,136 "a_62324_23772#" 84 1932,130
device msubckt sg13_lv_nmos 62220 23772 62221 23773 l=26 w=84 "VSS" "a_61887_24046#" 52 0 "a_62119_24117#" 84 3192,160 "a_62246_23772#" 84 2184,136
device msubckt sg13_lv_nmos 62118 23772 62119 23773 l=26 w=84 "VSS" "a_61691_24046#" 52 0 "a_61394_23732#" 84 5712,304 "a_62119_24117#" 84 3192,160
device msubckt sg13_lv_pmos 63124 24125 63125 24126 l=26 w=84 "VDD" "a_62654_23727#" 52 0 "a_62900_23691#" 84 3192,160 "VDD" 84 8652,310
device msubckt sg13_lv_pmos 63022 24125 63023 24126 l=26 w=84 "VDD" "3bit_freq_divider_1.dff_nclk_0.nCLK" 52 0 "VDD" 84 3192,160 "a_62900_23691#" 84 3192,160
device msubckt sg13_lv_pmos 62920 24125 62921 24126 l=26 w=84 "VDD" "a_62900_23691#" 52 0 "a_62879_24125#" 84 1722,125 "VDD" 84 3192,160
device msubckt sg13_lv_pmos 62853 24125 62854 24126 l=26 w=84 "VDD" "a_61887_24046#" 52 0 "a_62654_23727#" 84 7078,312 "a_62879_24125#" 84 1722,125
device msubckt sg13_lv_pmos 62723 24001 62724 24002 l=26 w=200 "VDD" "a_61691_24046#" 52 0 "a_62270_24055#" 200 7600,276 "a_62654_23727#" 200 7078,312
device msubckt sg13_lv_pmos 62621 24001 62622 24002 l=26 w=200 "VDD" "a_62119_24117#" 52 0 "VDD" 200 13600,536 "a_62270_24055#" 200 7600,276
device msubckt sg13_lv_nmos 61867 23763 61868 23764 l=26 w=148 "VSS" "a_61691_24046#" 52 0 "VSS" 148 6176,247 "a_61887_24046#" 148 10064,432
device msubckt sg13_lv_nmos 61765 23763 61766 23764 l=26 w=148 "VSS" "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 52 0 "a_61691_24046#" 148 10064,432 "VSS" 148 6176,247
device msubckt sg13_lv_nmos 61536 23732 61537 23733 l=26 w=84 "VSS" "3bit_freq_divider_1.dff_nclk_0.nCLK" 52 0 "a_61488_23732#" 84 2016,132 "VSS" 84 5712,304
device msubckt sg13_lv_nmos 61462 23732 61463 23733 l=26 w=84 "VSS" "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.D" 52 0 "a_61394_23732#" 84 5712,304 "a_61488_23732#" 84 2016,132
device msubckt sg13_lv_pmos 62385 24117 62386 24118 l=26 w=84 "VDD" "3bit_freq_divider_1.dff_nclk_0.nCLK" 52 0 "VDD" 84 4714,205 "a_62119_24117#" 84 6132,314
device msubckt sg13_lv_pmos 62270 24117 62271 24118 l=26 w=84 "VDD" "a_62270_24055#" 52 0 "a_62221_24117#" 84 2058,133 "VDD" 84 4714,205
device msubckt sg13_lv_pmos 62195 24117 62196 24118 l=26 w=84 "VDD" "a_61691_24046#" 52 0 "a_62119_24117#" 84 3192,160 "a_62221_24117#" 84 2058,133
device msubckt sg13_lv_pmos 62093 24117 62094 24118 l=26 w=84 "VDD" "a_61887_24046#" 52 0 "a_61394_23732#" 84 5712,304 "a_62119_24117#" 84 3192,160
device msubckt sg13_lv_pmos 61861 24046 61862 24047 l=26 w=200 "VDD" "a_61691_24046#" 52 0 "VDD" 200 7600,276 "a_61887_24046#" 200 13600,536
device msubckt sg13_lv_pmos 61759 24046 61760 24047 l=26 w=200 "VDD" "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 52 0 "a_61691_24046#" 200 13600,536 "VDD" 200 7600,276
device msubckt sg13_lv_nmos 61087 23728 61088 23729 l=26 w=148 "VSS" "3bit_freq_divider_1.sg13g2_nand2_1_0.Y" 52 0 "VSS" 148 10360,436 "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 148 10360,436
device msubckt sg13_lv_nmos 55509 23727 55510 23728 l=26 w=148 "VSS" "3bit_freq_divider_0.sg13g2_nand2_1_0.Y" 52 0 "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 148 10360,436 "VSS" 148 10360,436
device msubckt sg13_lv_nmos 55134 23731 55135 23732 l=26 w=84 "VSS" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.D" 52 0 "a_55086_23731#" 84 2016,132 "a_54504_23771#" 84 5712,304
device msubckt sg13_lv_nmos 55060 23731 55061 23732 l=26 w=84 "VSS" "3bit_freq_divider_0.dff_nclk_0.nCLK" 52 0 "VSS" 84 5712,304 "a_55086_23731#" 84 2016,132
device msubckt sg13_lv_pmos 61555 24162 61556 24163 l=26 w=84 "VDD" "3bit_freq_divider_1.dff_nclk_0.nCLK" 52 0 "a_61394_23732#" 84 3192,160 "VDD" 84 5712,304
device msubckt sg13_lv_pmos 61453 24162 61454 24163 l=26 w=84 "VDD" "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.D" 52 0 "VDD" 84 5712,304 "a_61394_23732#" 84 3192,160
device msubckt sg13_lv_pmos 61089 24025 61090 24026 l=26 w=224 "VDD" "3bit_freq_divider_1.sg13g2_nand2_1_0.Y" 52 0 "VDD" 224 15680,588 "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 224 15680,588
device msubckt sg13_lv_pmos 55507 24024 55508 24025 l=26 w=224 "VDD" "3bit_freq_divider_0.sg13g2_nand2_1_0.Y" 52 0 "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 224 15680,588 "VDD" 224 15680,588
device msubckt sg13_lv_nmos 54831 23762 54832 23763 l=26 w=148 "VSS" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 52 0 "VSS" 148 6176,247 "a_53774_23690#" 148 10064,432
device msubckt sg13_lv_nmos 54729 23762 54730 23763 l=26 w=148 "VSS" "a_53774_23690#" 52 0 "a_53738_24026#" 148 10064,432 "VSS" 148 6176,247
device msubckt sg13_lv_nmos 52119 23627 52120 23628 l=26 w=84 "VSS" "a_51631_22774#" 52 0 "a_51648_24041#" 84 8068,296 "a_52119_23653#" 84 2184,136
device msubckt sg13_lv_nmos 54478 23771 54479 23772 l=26 w=84 "VSS" "a_53774_23690#" 52 0 "a_53968_23946#" 84 3192,160 "a_54504_23771#" 84 5712,304
device msubckt sg13_lv_nmos 54376 23771 54377 23772 l=26 w=84 "VSS" "a_53738_24026#" 52 0 "a_54324_23771#" 84 2184,136 "a_53968_23946#" 84 3192,160
device msubckt sg13_lv_nmos 54298 23771 54299 23772 l=26 w=84 "VSS" "a_53899_24000#" 52 0 "a_54252_23771#" 84 1932,130 "a_54324_23771#" 84 2184,136
device msubckt sg13_lv_nmos 54226 23771 54227 23772 l=26 w=84 "VSS" "3bit_freq_divider_0.dff_nclk_0.nCLK" 52 0 "VSS" 84 7300,265 "a_54252_23771#" 84 1932,130
device msubckt sg13_lv_nmos 54102 23726 54103 23727 l=26 w=128 "VSS" "a_53968_23946#" 52 0 "a_53899_24000#" 128 7759,258 "VSS" 128 7300,265
device msubckt sg13_lv_nmos 53968 23726 53969 23727 l=26 w=128 "VSS" "a_53738_24026#" 52 0 "a_53065_23691#" 128 8068,296 "a_53899_24000#" 128 7759,258
device msubckt sg13_lv_nmos 53774 23726 53775 23727 l=26 w=84 "VSS" "a_53774_23690#" 52 0 "a_53722_23726#" 84 2184,136 "a_53065_23691#" 84 8068,296
device msubckt sg13_lv_nmos 53696 23726 53697 23727 l=26 w=84 "VSS" "a_53445_23726#" 52 0 "VSS" 84 3612,170 "a_53722_23726#" 84 2184,136
device msubckt sg13_lv_nmos 53584 23726 53585 23727 l=26 w=84 "VSS" "3bit_freq_divider_0.dff_nclk_0.nCLK" 52 0 "a_53539_23726#" 84 1890,129 "VSS" 84 3612,170
device msubckt sg13_lv_nmos 53513 23726 53514 23727 l=26 w=84 "VSS" "a_53065_23691#" 52 0 "a_53445_23726#" 84 5712,304 "a_53539_23726#" 84 1890,129
device msubckt sg13_lv_pmos 51721 23658 51722 23659 l=26 w=84 "VDD" "a_51684_22692#" 52 0 "a_51648_24041#" 84 7078,312 "a_51721_23684#" 84 1722,125
device msubckt sg13_lv_pmos 55143 24161 55144 24162 l=26 w=84 "VDD" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.D" 52 0 "a_54504_23771#" 84 3192,160 "VDD" 84 5712,304
device msubckt sg13_lv_pmos 55041 24161 55042 24162 l=26 w=84 "VDD" "3bit_freq_divider_0.dff_nclk_0.nCLK" 52 0 "VDD" 84 5712,304 "a_54504_23771#" 84 3192,160
device msubckt sg13_lv_pmos 54837 24045 54838 24046 l=26 w=200 "VDD" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.sg13g2_dfrbp_1_0.CLK" 52 0 "VDD" 200 7600,276 "a_53774_23690#" 200 13600,536
device msubckt sg13_lv_pmos 54735 24045 54736 24046 l=26 w=200 "VDD" "a_53774_23690#" 52 0 "a_53738_24026#" 200 13600,536 "VDD" 200 7600,276
device msubckt sg13_lv_pmos 54503 24116 54504 24117 l=26 w=84 "VDD" "a_53738_24026#" 52 0 "a_53968_23946#" 84 3192,160 "a_54504_23771#" 84 5712,304
device msubckt sg13_lv_pmos 54401 24116 54402 24117 l=26 w=84 "VDD" "a_53774_23690#" 52 0 "a_54352_24116#" 84 2058,133 "a_53968_23946#" 84 3192,160
device msubckt sg13_lv_pmos 54326 24116 54327 24117 l=26 w=84 "VDD" "a_53899_24000#" 52 0 "VDD" 84 4714,205 "a_54352_24116#" 84 2058,133
device msubckt sg13_lv_pmos 54211 24116 54212 24117 l=26 w=84 "VDD" "3bit_freq_divider_0.dff_nclk_0.nCLK" 52 0 "a_53968_23946#" 84 6132,314 "VDD" 84 4714,205
device msubckt sg13_lv_pmos 53975 24000 53976 24001 l=26 w=200 "VDD" "a_53968_23946#" 52 0 "a_53899_24000#" 200 7600,276 "VDD" 200 13600,536
device msubckt sg13_lv_pmos 53873 24000 53874 24001 l=26 w=200 "VDD" "a_53774_23690#" 52 0 "a_53065_23691#" 200 7078,312 "a_53899_24000#" 200 7600,276
device msubckt sg13_lv_nmos 53305 23727 53306 23728 l=26 w=148 "VSS" "a_53065_23691#" 52 0 "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.nQ" 148 11100,446 "VSS" 148 10064,432
device msubckt sg13_lv_nmos 53065 23727 53066 23728 l=26 w=110 "VSS" "a_53065_23691#" 52 0 "VSS" 110 5802,230 "a_52950_23913#" 110 7480,356
device msubckt sg13_lv_nmos 52957 23727 52958 23728 l=26 w=148 "VSS" "a_52950_23913#" 52 0 "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.Q" 148 10064,432 "VSS" 148 5802,230
device msubckt sg13_lv_nmos 52119 23705 52120 23706 l=26 w=84 "VSS" "a_51685_23725#" 52 0 "a_52119_23653#" 84 2184,136 "VSS" 84 3612,170
device msubckt sg13_lv_pmos 51721 23725 51722 23726 l=26 w=84 "VDD" "a_51685_23725#" 52 0 "a_51721_23684#" 84 1722,125 "VDD" 84 3192,160
device msubckt sg13_lv_nmos 52119 23817 52120 23818 l=26 w=84 "VSS" "3bit_freq_divider_0.dff_nclk_0.nRST" 52 0 "VSS" 84 3612,170 "a_52119_23843#" 84 1890,129
device msubckt sg13_lv_pmos 53743 24124 53744 24125 l=26 w=84 "VDD" "a_53738_24026#" 52 0 "a_53702_24124#" 84 1722,125 "a_53065_23691#" 84 7078,312
device msubckt sg13_lv_pmos 53676 24124 53677 24125 l=26 w=84 "VDD" "a_53445_23726#" 52 0 "VDD" 84 3192,160 "a_53702_24124#" 84 1722,125
device msubckt sg13_lv_pmos 53574 24124 53575 24125 l=26 w=84 "VDD" "3bit_freq_divider_0.dff_nclk_0.nCLK" 52 0 "a_53445_23726#" 84 3192,160 "VDD" 84 3192,160
device msubckt sg13_lv_pmos 53472 24124 53473 24125 l=26 w=84 "VDD" "a_53065_23691#" 52 0 "VDD" 84 8652,310 "a_53445_23726#" 84 3192,160
device msubckt sg13_lv_pmos 53360 24021 53361 24022 l=26 w=224 "VDD" "a_53065_23691#" 52 0 "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.nQ" 224 30464,720 "VDD" 224 8652,310
device msubckt sg13_lv_pmos 51721 23827 51722 23828 l=26 w=84 "VDD" "3bit_freq_divider_0.dff_nclk_0.nRST" 52 0 "VDD" 84 3192,160 "a_51685_23725#" 84 3192,160
device msubckt sg13_lv_nmos 52119 23888 52120 23889 l=26 w=84 "VSS" "a_51648_24041#" 52 0 "a_52119_23843#" 84 1890,129 "a_51685_23725#" 84 5712,304
device msubckt sg13_lv_pmos 51721 23929 51722 23930 l=26 w=84 "VDD" "a_51648_24041#" 52 0 "a_51685_23725#" 84 3192,160 "VDD" 84 8652,310
device msubckt sg13_lv_pmos 53065 24077 53066 24078 l=26 w=168 "VDD" "a_53065_23691#" 52 0 "VDD" 168 8064,300 "a_52950_23913#" 168 11424,472
device msubckt sg13_lv_pmos 52963 24021 52964 24022 l=26 w=224 "VDD" "a_52950_23913#" 52 0 "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.Q" 224 15232,584 "VDD" 224 8064,300
device msubckt sg13_lv_pmos 51684 24041 51685 24042 l=26 w=224 "VDD" "a_51648_24041#" 52 0 "VDD" 224 8652,310 "3bit_freq_divider_0.dff_nclk_0.D" 224 30464,720
device msubckt sg13_lv_nmos 52054 24096 52055 24097 l=26 w=148 "VSS" "a_51648_24041#" 52 0 "VSS" 148 10064,432 "3bit_freq_divider_0.dff_nclk_0.D" 148 11100,446
device msubckt sg13_lv_pmos 64770 24337 64771 24338 l=26 w=168 "VDD" "a_64383_23889#" 52 0 "a_64384_24445#" 168 11424,472 "VDD" 168 8064,300
device msubckt sg13_lv_nmos 64420 24337 64421 24338 l=26 w=110 "VSS" "a_64383_23889#" 52 0 "a_64384_24445#" 110 7480,356 "VSS" 110 5802,230
device msubckt sg13_lv_pmos 64714 24439 64715 24440 l=26 w=224 "VDD" "a_64384_24445#" 52 0 "VDD" 224 8064,300 "CLK_OUT" 224 15232,584
device msubckt sg13_lv_nmos 64420 24445 64421 24446 l=26 w=148 "VSS" "a_64384_24445#" 52 0 "VSS" 148 5802,230 "CLK_OUT" 148 10064,432
device msubckt sg13_lv_nmos 52092 24336 52093 24337 l=26 w=110 "VSS" "a_51648_24041#" 52 0 "a_51648_24438#" 110 7480,356 "VSS" 110 5802,230
device msubckt sg13_lv_pmos 51684 24336 51685 24337 l=26 w=168 "VDD" "a_51648_24041#" 52 0 "a_51648_24438#" 168 11424,472 "VDD" 168 8064,300
device msubckt sg13_lv_nmos 52054 24444 52055 24445 l=26 w=148 "VSS" "a_51648_24438#" 52 0 "VSS" 148 5802,230 "PFD_0.VCO_CLK" 148 10064,432
device msubckt sg13_lv_pmos 51684 24438 51685 24439 l=26 w=224 "VDD" "a_51648_24438#" 52 0 "VDD" 224 8064,300 "PFD_0.VCO_CLK" 224 15232,584
device msubckt sg13_lv_pmos 64731 24864 64732 24865 l=26 w=231 "VDD" "a_64398_24796#" 52 0 "3bit_freq_divider_1.dff_nclk_0.nRST" 231 15708,598 "a_64731_24890#" 231 18628,508
device msubckt sg13_lv_nmos 64398 24865 64399 24866 l=26 w=159 "VSS" "a_64362_24865#" 52 0 "a_64398_24796#" 159 10971,456 "a_64338_24910#" 159 9228,323
device msubckt sg13_lv_pmos 63698 24642 63699 24643 l=26 w=224 "VDD" "a_63255_25000#" 52 0 "a_63426_24642#" 224 8512,300 "3bit_freq_divider_1.sg13g2_or3_1_0.C" 224 15232,584
device msubckt sg13_lv_pmos 63596 24642 63597 24643 l=26 w=224 "VDD" "Y0" 52 0 "VDD" 224 8512,300 "a_63426_24642#" 224 8512,300
device msubckt sg13_lv_pmos 63494 24642 63495 24643 l=26 w=224 "VDD" "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.Q" 52 0 "a_63426_24642#" 224 15232,584 "VDD" 224 8512,300
device msubckt sg13_lv_pmos 63272 24642 63273 24643 l=26 w=200 "VDD" "Y0" 52 0 "a_63223_24642#" 200 4900,249 "a_63255_25000#" 200 13600,536
device msubckt sg13_lv_pmos 63197 24642 63198 24643 l=26 w=200 "VDD" "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.Q" 52 0 "VDD" 200 14400,544 "a_63223_24642#" 200 4900,249
device msubckt sg13_lv_pmos 64731 24989 64732 24990 l=26 w=132 "VDD" "a_64459_24995#" 52 0 "a_64731_24890#" 132 18628,508 "a_64362_24865#" 132 9768,412
device msubckt sg13_lv_nmos 64497 24995 64498 24996 l=26 w=60 "VSS" "a_64459_24995#" 52 0 "a_64338_24910#" 60 9228,323 "a_64459_24995#" 60 4080,256
device msubckt sg13_lv_pmos 62150 24642 62151 24643 l=26 w=224 "VDD" "a_61707_25000#" 52 0 "a_61878_24642#" 224 8512,300 "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.D" 224 15232,584
device msubckt sg13_lv_pmos 62048 24642 62049 24643 l=26 w=224 "VDD" "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.Q" 52 0 "VDD" 224 8512,300 "a_61878_24642#" 224 8512,300
device msubckt sg13_lv_pmos 61946 24642 61947 24643 l=26 w=224 "VDD" "3bit_freq_divider_1.sg13g2_tiehi_1.L_HI" 52 0 "a_61878_24642#" 224 15232,584 "VDD" 224 8512,300
device msubckt sg13_lv_pmos 61724 24642 61725 24643 l=26 w=200 "VDD" "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.Q" 52 0 "a_61675_24642#" 200 4900,249 "a_61707_25000#" 200 13600,536
device msubckt sg13_lv_pmos 61649 24642 61650 24643 l=26 w=200 "VDD" "3bit_freq_divider_1.sg13g2_tiehi_1.L_HI" 52 0 "VDD" 200 14400,544 "a_61675_24642#" 200 4900,249
device msubckt sg13_lv_pmos 61239 24642 61240 24643 l=26 w=224 "VDD" "a_60967_24990#" 52 0 "VDD" 224 7672,300 "3bit_freq_divider_1.freq_div_cell_0.Cin" 224 15232,584
device msubckt sg13_lv_pmos 61137 24642 61138 24643 l=26 w=168 "VDD" "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.Q" 52 0 "a_60967_24990#" 168 6384,244 "VDD" 168 7672,300
device msubckt sg13_lv_pmos 61035 24642 61036 24643 l=26 w=168 "VDD" "3bit_freq_divider_1.sg13g2_tiehi_1.L_HI" 52 0 "VDD" 168 11424,472 "a_60967_24990#" 168 6384,244
device msubckt sg13_lv_pmos 60584 24618 60585 24619 l=26 w=231 "VDD" "a_60584_24580#" 52 0 "a_60385_24558#" 231 18628,508 "3bit_freq_divider_1.sg13g2_tiehi_1.L_HI" 231 15708,598
device msubckt sg13_lv_pmos 60459 24717 60460 24718 l=26 w=132 "VDD" "a_60385_24947#" 52 0 "a_60385_24717#" 132 9768,412 "a_60385_24558#" 132 18628,508
device msubckt sg13_lv_pmos 56137 24716 56138 24717 l=26 w=132 "VDD" "a_56137_24678#" 52 0 "a_56038_24617#" 132 18628,508 "a_56013_24979#" 132 9768,412
device msubckt sg13_lv_pmos 56012 24617 56013 24618 l=26 w=231 "VDD" "a_55941_24882#" 52 0 "3bit_freq_divider_0.sg13g2_tiehi_1.L_HI" 231 15708,598 "a_56038_24617#" 231 18628,508
device msubckt sg13_lv_pmos 55561 24641 55562 24642 l=26 w=168 "VDD" "3bit_freq_divider_0.sg13g2_tiehi_1.L_HI" 52 0 "a_55345_24897#" 168 6384,244 "VDD" 168 11424,472
device msubckt sg13_lv_pmos 55459 24641 55460 24642 l=26 w=168 "VDD" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.Q" 52 0 "VDD" 168 7672,300 "a_55345_24897#" 168 6384,244
device msubckt sg13_lv_nmos 63682 25000 63683 25001 l=26 w=148 "VSS" "a_63255_25000#" 52 0 "3bit_freq_divider_1.sg13g2_or3_1_0.C" 148 6512,236 "VSS" 148 12432,464
device msubckt sg13_lv_nmos 63568 25000 63569 25001 l=26 w=148 "VSS" "Y0" 52 0 "a_63520_25000#" 148 3552,196 "3bit_freq_divider_1.sg13g2_or3_1_0.C" 148 6512,236
device msubckt sg13_lv_nmos 63494 25000 63495 25001 l=26 w=148 "VSS" "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.Q" 52 0 "VSS" 148 6098,234 "a_63520_25000#" 148 3552,196
device msubckt sg13_lv_nmos 63382 25000 63383 25001 l=26 w=110 "VSS" "Y0" 52 0 "a_63255_25000#" 110 6985,237 "VSS" 110 6098,234
device msubckt sg13_lv_nmos 63229 25000 63230 25001 l=26 w=110 "VSS" "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.Q" 52 0 "VSS" 110 14960,492 "a_63255_25000#" 110 6985,237
device msubckt sg13_lv_nmos 62134 25000 62135 25001 l=26 w=148 "VSS" "a_61707_25000#" 52 0 "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.D" 148 6512,236 "VSS" 148 12432,464
device msubckt sg13_lv_nmos 62020 25000 62021 25001 l=26 w=148 "VSS" "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.Q" 52 0 "a_61972_25000#" 148 3552,196 "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.D" 148 6512,236
device msubckt sg13_lv_nmos 61946 25000 61947 25001 l=26 w=148 "VSS" "3bit_freq_divider_1.sg13g2_tiehi_1.L_HI" 52 0 "VSS" 148 6098,234 "a_61972_25000#" 148 3552,196
device msubckt sg13_lv_nmos 61834 25000 61835 25001 l=26 w=110 "VSS" "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.Q" 52 0 "a_61707_25000#" 110 6985,237 "VSS" 110 6098,234
device msubckt sg13_lv_nmos 61681 25000 61682 25001 l=26 w=110 "VSS" "3bit_freq_divider_1.sg13g2_tiehi_1.L_HI" 52 0 "VSS" 110 14960,492 "a_61707_25000#" 110 6985,237
device msubckt sg13_lv_nmos 61239 24990 61240 24991 l=26 w=148 "VSS" "a_60967_24990#" 52 0 "VSS" 148 5324,224 "3bit_freq_divider_1.freq_div_cell_0.Cin" 148 10064,432
device msubckt sg13_lv_nmos 61137 24990 61138 24991 l=26 w=128 "VSS" "3bit_freq_divider_1.freq_div_cell_2.dff_nclk_0.Q" 52 0 "a_61061_24990#" 128 4864,204 "VSS" 128 5324,224
device msubckt sg13_lv_nmos 61035 24990 61036 24991 l=26 w=128 "VSS" "3bit_freq_divider_1.sg13g2_tiehi_1.L_HI" 52 0 "a_60967_24990#" 128 8704,392 "a_61061_24990#" 128 4864,204
device msubckt sg13_lv_pmos 55357 24641 55358 24642 l=26 w=224 "VDD" "a_55345_24897#" 52 0 "3bit_freq_divider_0.freq_div_cell_0.Cin" 224 15232,584 "VDD" 224 7672,300
device msubckt sg13_lv_pmos 54947 24641 54948 24642 l=26 w=200 "VDD" "3bit_freq_divider_0.sg13g2_tiehi_1.L_HI" 52 0 "a_54898_24641#" 200 4900,249 "VDD" 200 14400,544
device msubckt sg13_lv_pmos 54872 24641 54873 24642 l=26 w=200 "VDD" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.Q" 52 0 "a_54434_24904#" 200 13600,536 "a_54898_24641#" 200 4900,249
device msubckt sg13_lv_pmos 54650 24641 54651 24642 l=26 w=224 "VDD" "3bit_freq_divider_0.sg13g2_tiehi_1.L_HI" 52 0 "VDD" 224 8512,300 "a_54472_24641#" 224 15232,584
device msubckt sg13_lv_pmos 54548 24641 54549 24642 l=26 w=224 "VDD" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.Q" 52 0 "a_54472_24641#" 224 8512,300 "VDD" 224 8512,300
device msubckt sg13_lv_pmos 54446 24641 54447 24642 l=26 w=224 "VDD" "a_54434_24904#" 52 0 "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.D" 224 15232,584 "a_54472_24641#" 224 8512,300
device msubckt sg13_lv_pmos 53399 24641 53400 24642 l=26 w=200 "VDD" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.Q" 52 0 "a_53350_24641#" 200 4900,249 "VDD" 200 14400,544
device msubckt sg13_lv_pmos 53324 24641 53325 24642 l=26 w=200 "VDD" "X0" 52 0 "a_52886_24904#" 200 13600,536 "a_53350_24641#" 200 4900,249
device msubckt sg13_lv_nmos 60583 25023 60584 25024 l=26 w=159 "VSS" "a_60385_24717#" 52 0 "a_60479_25023#" 159 9228,323 "a_60584_24580#" 159 10971,456
device msubckt sg13_lv_nmos 60453 25023 60454 25024 l=26 w=60 "VSS" "a_60385_24947#" 52 0 "a_60385_24947#" 60 4080,256 "a_60479_25023#" 60 9228,323
device msubckt sg13_lv_nmos 56143 25022 56144 25023 l=26 w=60 "VSS" "a_56137_24678#" 52 0 "a_56039_25022#" 60 9228,323 "a_56137_24678#" 60 4080,256
device msubckt sg13_lv_nmos 56013 25022 56014 25023 l=26 w=159 "VSS" "a_56013_24979#" 52 0 "a_55941_24882#" 159 10971,456 "a_56039_25022#" 159 9228,323
device msubckt sg13_lv_nmos 55561 24989 55562 24990 l=26 w=128 "VSS" "3bit_freq_divider_0.sg13g2_tiehi_1.L_HI" 52 0 "a_55485_24989#" 128 4864,204 "a_55345_24897#" 128 8704,392
device msubckt sg13_lv_nmos 55459 24989 55460 24990 l=26 w=128 "VSS" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.Q" 52 0 "VSS" 128 5324,224 "a_55485_24989#" 128 4864,204
device msubckt sg13_lv_nmos 55357 24989 55358 24990 l=26 w=148 "VSS" "a_55345_24897#" 52 0 "3bit_freq_divider_0.freq_div_cell_0.Cin" 148 10064,432 "VSS" 148 5324,224
device msubckt sg13_lv_pmos 53102 24641 53103 24642 l=26 w=224 "VDD" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.Q" 52 0 "VDD" 224 8512,300 "a_52924_24641#" 224 15232,584
device msubckt sg13_lv_pmos 53000 24641 53001 24642 l=26 w=224 "VDD" "X0" 52 0 "a_52924_24641#" 224 8512,300 "VDD" 224 8512,300
device msubckt sg13_lv_pmos 52898 24641 52899 24642 l=26 w=224 "VDD" "a_52886_24904#" 52 0 "3bit_freq_divider_0.sg13g2_or3_1_0.C" 224 15232,584 "a_52924_24641#" 224 8512,300
device msubckt sg13_lv_nmos 52065 24864 52066 24865 l=26 w=159 "VSS" "a_51759_25014#" 52 0 "a_51622_24863#" 159 10971,456 "a_52065_24890#" 159 9228,323
device msubckt sg13_lv_pmos 51660 24863 51661 24864 l=26 w=231 "VDD" "a_51622_24863#" 52 0 "3bit_freq_divider_0.dff_nclk_0.nRST" 231 15708,598 "a_51600_24907#" 231 18628,508
device msubckt sg13_lv_nmos 54915 24999 54916 25000 l=26 w=110 "VSS" "3bit_freq_divider_0.sg13g2_tiehi_1.L_HI" 52 0 "a_54434_24904#" 110 6985,237 "VSS" 110 14960,492
device msubckt sg13_lv_nmos 54762 24999 54763 25000 l=26 w=110 "VSS" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.Q" 52 0 "VSS" 110 6098,234 "a_54434_24904#" 110 6985,237
device msubckt sg13_lv_nmos 54650 24999 54651 25000 l=26 w=148 "VSS" "3bit_freq_divider_0.sg13g2_tiehi_1.L_HI" 52 0 "a_54602_24999#" 148 3552,196 "VSS" 148 6098,234
device msubckt sg13_lv_nmos 54576 24999 54577 25000 l=26 w=148 "VSS" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.Q" 52 0 "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.D" 148 6512,236 "a_54602_24999#" 148 3552,196
device msubckt sg13_lv_nmos 54462 24999 54463 25000 l=26 w=148 "VSS" "a_54434_24904#" 52 0 "VSS" 148 12432,464 "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.D" 148 6512,236
device msubckt sg13_lv_nmos 53367 24999 53368 25000 l=26 w=110 "VSS" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.Q" 52 0 "a_52886_24904#" 110 6985,237 "VSS" 110 14960,492
device msubckt sg13_lv_nmos 53214 24999 53215 25000 l=26 w=110 "VSS" "X0" 52 0 "VSS" 110 6098,234 "a_52886_24904#" 110 6985,237
device msubckt sg13_lv_nmos 53102 24999 53103 25000 l=26 w=148 "VSS" "3bit_freq_divider_0.freq_div_cell_2.dff_nclk_0.Q" 52 0 "a_53054_24999#" 148 3552,196 "VSS" 148 6098,234
device msubckt sg13_lv_nmos 53028 24999 53029 25000 l=26 w=148 "VSS" "X0" 52 0 "3bit_freq_divider_0.sg13g2_or3_1_0.C" 148 6512,236 "a_53054_24999#" 148 3552,196
device msubckt sg13_lv_nmos 52914 24999 52915 25000 l=26 w=148 "VSS" "a_52886_24904#" 52 0 "VSS" 148 12432,464 "3bit_freq_divider_0.sg13g2_or3_1_0.C" 148 6512,236
device msubckt sg13_lv_nmos 52065 24994 52066 24995 l=26 w=60 "VSS" "a_51721_24988#" 52 0 "a_52065_24890#" 60 9228,323 "a_51721_24988#" 60 4080,256
device msubckt sg13_lv_pmos 51759 24988 51760 24989 l=26 w=132 "VDD" "a_51721_24988#" 52 0 "a_51600_24907#" 132 18628,508 "a_51759_25014#" 132 9768,412
device msubckt sg13_lv_pmos 49143 27936 49144 27937 l=30 w=64 "VDD" "PFD_0.VCO_CLK" 60 0 "VDD" 64 2432,140 "a_47954_28913#" 64 4352,264
device msubckt sg13_lv_pmos 49037 27936 49038 27937 l=30 w=64 "VDD" "PFD_0.VCO_CLK" 60 0 "a_47954_28913#" 64 4352,264 "VDD" 64 2432,140
device msubckt sg13_lv_pmos 48035 27942 48036 27943 l=30 w=64 "VDD" "PFD_0.VCO_CLK" 60 0 "PFD_0.VCO_CLK" 64 2432,140 "a_46817_27899#" 64 4352,264
device msubckt sg13_lv_pmos 47929 27942 47930 27943 l=30 w=64 "VDD" "PFD_0.VCO_CLK" 60 0 "a_46817_27899#" 64 4352,264 "PFD_0.VCO_CLK" 64 2432,140
device msubckt sg13_lv_pmos 46923 27935 46924 27936 l=30 w=72 "VDD" "a_46817_27899#" 60 0 "a_45658_27900#" 72 2736,148 "VDD" 72 4896,280
device msubckt sg13_lv_pmos 46817 27935 46818 27936 l=30 w=72 "VDD" "a_46817_27899#" 60 0 "VDD" 72 4896,280 "a_45658_27900#" 72 2736,148
device msubckt sg13_lv_pmos 45870 27936 45871 27937 l=30 w=64 "VDD" "a_45658_27900#" 60 0 "PFD_0.DOWN" 64 2432,140 "VDD" 64 4352,264
device msubckt sg13_lv_pmos 45764 27936 45765 27937 l=30 w=64 "VDD" "a_45658_27900#" 60 0 "VDD" 64 2432,140 "PFD_0.DOWN" 64 2432,140
device msubckt sg13_lv_pmos 45658 27936 45659 27937 l=30 w=64 "VDD" "a_45658_27900#" 60 0 "PFD_0.DOWN" 64 4352,264 "VDD" 64 2432,140
device msubckt sg13_lv_nmos 49303 28913 49304 28914 l=30 w=72 "VSS" "PFD_0.VCO_CLK" 60 0 "a_47954_28913#" 72 2736,148 "a_48909_28913#" 72 4896,280
device msubckt sg13_lv_nmos 49197 28913 49198 28914 l=30 w=72 "VSS" "PFD_0.VCO_CLK" 60 0 "a_48909_28913#" 72 2736,148 "a_47954_28913#" 72 2736,148
device msubckt sg13_lv_nmos 49091 28913 49092 28914 l=30 w=72 "VSS" "PFD_0.VCO_CLK" 60 0 "a_47954_28913#" 72 2736,148 "a_48909_28913#" 72 2736,148
device msubckt sg13_lv_nmos 48985 28913 48986 28914 l=30 w=72 "VSS" "PFD_0.VCO_CLK" 60 0 "a_48909_28913#" 72 2736,148 "a_47954_28913#" 72 2736,148
device msubckt sg13_lv_nmos 48879 28913 48880 28914 l=30 w=72 "VSS" "PFD_0.VCO_CLK" 60 0 "a_47954_28913#" 72 4896,280 "a_48909_28913#" 72 2736,148
device msubckt sg13_lv_nmos 48030 28913 48031 28914 l=30 w=84 "VSS" "PFD_0.VCO_CLK" 60 0 "a_47954_28913#" 84 3192,160 "a_46817_27899#" 84 5712,304
device msubckt sg13_lv_nmos 47924 28913 47925 28914 l=30 w=84 "VSS" "PFD_0.VCO_CLK" 60 0 "a_46817_27899#" 84 5712,304 "a_47954_28913#" 84 3192,160
device msubckt sg13_lv_nmos 47105 28913 47106 28914 l=30 w=72 "VSS" "a_46817_27899#" 60 0 "a_45658_27900#" 72 4896,280 "VSS" 72 4896,280
device msubckt sg13_lv_nmos 46310 28913 46311 28914 l=30 w=96 "VSS" "a_45658_27900#" 60 0 "PFD_0.DOWN" 96 6528,328 "VSS" 96 6528,328
device msubckt sg13_lv_nmos 45519 28860 45520 28861 l=30 w=72 "VSS" "PFD_0.VCO_CLK" 60 0 "a_45451_28860#" 72 4896,280 "VSS" 72 4896,280
device msubckt sg13_lv_nmos 49333 29856 49334 29857 l=30 w=72 "VSS" "CLK_IN" 60 0 "VSS" 72 4896,280 "a_48909_28913#" 72 4896,280
device msubckt sg13_lv_nmos 48542 29779 48543 29780 l=30 w=96 "VSS" "a_47777_29803#" 60 0 "VSS" 96 6528,328 "PFD_0.UP" 96 6528,328
device msubckt sg13_lv_nmos 47747 29803 47748 29804 l=30 w=72 "VSS" "a_46749_30782#" 60 0 "VSS" 72 4896,280 "a_47777_29803#" 72 4896,280
device msubckt sg13_lv_nmos 46928 29791 46929 29792 l=30 w=84 "VSS" "CLK_IN" 60 0 "a_45579_29803#" 84 3192,160 "a_46749_30782#" 84 5712,304
device msubckt sg13_lv_nmos 46822 29791 46823 29792 l=30 w=84 "VSS" "CLK_IN" 60 0 "a_46749_30782#" 84 5712,304 "a_45579_29803#" 84 3192,160
device msubckt sg13_lv_nmos 45973 29803 45974 29804 l=30 w=72 "VSS" "CLK_IN" 60 0 "a_45451_28860#" 72 2736,148 "a_45579_29803#" 72 4896,280
device msubckt sg13_lv_nmos 45867 29803 45868 29804 l=30 w=72 "VSS" "CLK_IN" 60 0 "a_45579_29803#" 72 2736,148 "a_45451_28860#" 72 2736,148
device msubckt sg13_lv_nmos 45761 29803 45762 29804 l=30 w=72 "VSS" "CLK_IN" 60 0 "a_45451_28860#" 72 2736,148 "a_45579_29803#" 72 2736,148
device msubckt sg13_lv_nmos 45655 29803 45656 29804 l=30 w=72 "VSS" "CLK_IN" 60 0 "a_45579_29803#" 72 2736,148 "a_45451_28860#" 72 2736,148
device msubckt sg13_lv_nmos 45549 29803 45550 29804 l=30 w=72 "VSS" "CLK_IN" 60 0 "a_45451_28860#" 72 4896,280 "a_45579_29803#" 72 2736,148
device msubckt sg13_lv_pmos 49194 30788 49195 30789 l=30 w=64 "VDD" "a_47777_29803#" 60 0 "VDD" 64 2432,140 "PFD_0.UP" 64 4352,264
device msubckt sg13_lv_pmos 49088 30788 49089 30789 l=30 w=64 "VDD" "a_47777_29803#" 60 0 "PFD_0.UP" 64 2432,140 "VDD" 64 2432,140
device msubckt sg13_lv_pmos 48982 30788 48983 30789 l=30 w=64 "VDD" "a_47777_29803#" 60 0 "VDD" 64 4352,264 "PFD_0.UP" 64 2432,140
device msubckt sg13_lv_pmos 48035 30781 48036 30782 l=30 w=72 "VDD" "a_46749_30782#" 60 0 "VDD" 72 2736,148 "a_47777_29803#" 72 4896,280
device msubckt sg13_lv_pmos 47929 30781 47930 30782 l=30 w=72 "VDD" "a_46749_30782#" 60 0 "a_47777_29803#" 72 4896,280 "VDD" 72 2736,148
device msubckt sg13_lv_pmos 46923 30782 46924 30783 l=30 w=64 "VDD" "CLK_IN" 60 0 "CLK_IN" 64 2432,140 "a_46749_30782#" 64 4352,264
device msubckt sg13_lv_pmos 46817 30782 46818 30783 l=30 w=64 "VDD" "CLK_IN" 60 0 "a_46749_30782#" 64 4352,264 "CLK_IN" 64 2432,140
device msubckt sg13_lv_pmos 45815 30788 45816 30789 l=30 w=64 "VDD" "CLK_IN" 60 0 "VDD" 64 2432,140 "a_45579_29803#" 64 4352,264
device msubckt sg13_lv_pmos 45709 30788 45710 30789 l=30 w=64 "VDD" "CLK_IN" 60 0 "a_45579_29803#" 64 4352,264 "VDD" 64 2432,140
device msubckt sg13_lv_pmos 61008 39835 61009 39836 l=26 w=40 "VDD" "a_53022_43738#" 52 0 "VDD" 40 4160,268 "a_53022_43738#" 40 2360,148
device msubckt sg13_lv_pmos 61008 39949 61009 39950 l=26 w=40 "VDD" "a_53022_43738#" 52 0 "a_53022_43738#" 40 2360,148 "VDD" 40 2360,148
device msubckt sg13_lv_pmos 61008 40063 61009 40064 l=26 w=40 "VDD" "a_53022_43738#" 52 0 "VDD" 40 2360,148 "a_53022_43738#" 40 2390,149
device msubckt sg13_lv_pmos 61009 40177 61010 40178 l=26 w=40 "VDD" "a_53022_43738#" 52 0 "a_53022_43738#" 40 2390,149 "VDD" 40 4160,268
device msubckt sg13_lv_pmos 60202 39637 60203 39638 l=26 w=40 "VDD" "a_53022_43738#" 52 0 "a_59799_40285#" 40 2390,149 "VDD" 40 4160,268
device msubckt sg13_lv_pmos 60088 39638 60089 39639 l=26 w=40 "VDD" "a_53022_43738#" 52 0 "VDD" 40 2360,148 "a_59799_40285#" 40 2390,149
device msubckt sg13_lv_pmos 59974 39638 59975 39639 l=26 w=40 "VDD" "a_53022_43738#" 52 0 "a_59799_40285#" 40 2360,148 "VDD" 40 2360,148
device msubckt sg13_lv_pmos 59860 39638 59861 39639 l=26 w=40 "VDD" "a_53022_43738#" 52 0 "VDD" 40 4160,268 "a_59799_40285#" 40 2360,148
device msubckt sg13_lv_pmos 58856 39635 58857 39636 l=26 w=40 "VDD" "a_53022_43738#" 52 0 "a_58453_40283#" 40 2390,149 "VDD" 40 4160,268
device msubckt sg13_lv_pmos 58742 39636 58743 39637 l=26 w=40 "VDD" "a_53022_43738#" 52 0 "VDD" 40 2360,148 "a_58453_40283#" 40 2390,149
device msubckt sg13_lv_pmos 58628 39636 58629 39637 l=26 w=40 "VDD" "a_53022_43738#" 52 0 "a_58453_40283#" 40 2360,148 "VDD" 40 2360,148
device msubckt sg13_lv_pmos 58514 39636 58515 39637 l=26 w=40 "VDD" "a_53022_43738#" 52 0 "VDD" 40 4160,268 "a_58453_40283#" 40 2360,148
device msubckt sg13_lv_pmos 57514 39635 57515 39636 l=26 w=40 "VDD" "a_53022_43738#" 52 0 "a_57111_40283#" 40 2390,149 "VDD" 40 4160,268
device msubckt sg13_lv_pmos 57400 39636 57401 39637 l=26 w=40 "VDD" "a_53022_43738#" 52 0 "VDD" 40 2360,148 "a_57111_40283#" 40 2390,149
device msubckt sg13_lv_pmos 57286 39636 57287 39637 l=26 w=40 "VDD" "a_53022_43738#" 52 0 "a_57111_40283#" 40 2360,148 "VDD" 40 2360,148
device msubckt sg13_lv_pmos 57172 39636 57173 39637 l=26 w=40 "VDD" "a_53022_43738#" 52 0 "VDD" 40 4160,268 "a_57111_40283#" 40 2360,148
device msubckt sg13_lv_pmos 56172 39635 56173 39636 l=26 w=40 "VDD" "a_53022_43738#" 52 0 "a_55769_40283#" 40 2390,149 "VDD" 40 4160,268
device msubckt sg13_lv_pmos 56058 39636 56059 39637 l=26 w=40 "VDD" "a_53022_43738#" 52 0 "VDD" 40 2360,148 "a_55769_40283#" 40 2390,149
device msubckt sg13_lv_pmos 55944 39636 55945 39637 l=26 w=40 "VDD" "a_53022_43738#" 52 0 "a_55769_40283#" 40 2360,148 "VDD" 40 2360,148
device msubckt sg13_lv_pmos 55830 39636 55831 39637 l=26 w=40 "VDD" "a_53022_43738#" 52 0 "VDD" 40 4160,268 "a_55769_40283#" 40 2360,148
device msubckt sg13_lv_pmos 54830 39640 54831 39641 l=26 w=40 "VDD" "a_53022_43738#" 52 0 "a_54427_40283#" 40 2390,149 "VDD" 40 4160,268
device msubckt sg13_lv_pmos 54716 39641 54717 39642 l=26 w=40 "VDD" "a_53022_43738#" 52 0 "VDD" 40 2360,148 "a_54427_40283#" 40 2390,149
device msubckt sg13_lv_pmos 54602 39641 54603 39642 l=26 w=40 "VDD" "a_53022_43738#" 52 0 "a_54427_40283#" 40 2360,148 "VDD" 40 2360,148
device msubckt sg13_lv_pmos 54488 39641 54489 39642 l=26 w=40 "VDD" "a_53022_43738#" 52 0 "VDD" 40 4160,268 "a_54427_40283#" 40 2360,148
device msubckt sg13_lv_pmos 53488 39635 53489 39636 l=26 w=40 "VDD" "a_53022_43738#" 52 0 "a_53085_40283#" 40 2390,149 "VDD" 40 4160,268
device msubckt sg13_lv_pmos 53374 39636 53375 39637 l=26 w=40 "VDD" "a_53022_43738#" 52 0 "VDD" 40 2360,148 "a_53085_40283#" 40 2390,149
device msubckt sg13_lv_pmos 53260 39636 53261 39637 l=26 w=40 "VDD" "a_53022_43738#" 52 0 "a_53085_40283#" 40 2360,148 "VDD" 40 2360,148
device msubckt sg13_lv_pmos 53146 39636 53147 39637 l=26 w=40 "VDD" "a_53022_43738#" 52 0 "VDD" 40 4160,268 "a_53085_40283#" 40 2360,148
device msubckt sg13_lv_pmos 60209 40284 60210 40285 l=26 w=100 "VDD" "3bit_freq_divider_0.CLK_IN" 52 0 "a_58515_40413#" 100 4424,189 "a_59799_40285#" 100 6800,336
device msubckt sg13_lv_pmos 60095 40285 60096 40286 l=26 w=100 "VDD" "3bit_freq_divider_0.CLK_IN" 52 0 "a_59799_40285#" 100 4400,188 "a_58515_40413#" 100 4424,189
device msubckt sg13_lv_pmos 59981 40285 59982 40286 l=26 w=100 "VDD" "3bit_freq_divider_0.CLK_IN" 52 0 "a_58515_40413#" 100 4400,188 "a_59799_40285#" 100 4400,188
device msubckt sg13_lv_pmos 59867 40285 59868 40286 l=26 w=100 "VDD" "3bit_freq_divider_0.CLK_IN" 52 0 "a_59799_40285#" 100 6800,336 "a_58515_40413#" 100 4400,188
device msubckt sg13_lv_pmos 58863 40282 58864 40283 l=26 w=100 "VDD" "a_58515_40413#" 52 0 "a_57173_40413#" 100 4424,189 "a_58453_40283#" 100 6800,336
device msubckt sg13_lv_pmos 58749 40283 58750 40284 l=26 w=100 "VDD" "a_58515_40413#" 52 0 "a_58453_40283#" 100 4400,188 "a_57173_40413#" 100 4424,189
device msubckt sg13_lv_pmos 58635 40283 58636 40284 l=26 w=100 "VDD" "a_58515_40413#" 52 0 "a_57173_40413#" 100 4400,188 "a_58453_40283#" 100 4400,188
device msubckt sg13_lv_pmos 58521 40283 58522 40284 l=26 w=100 "VDD" "a_58515_40413#" 52 0 "a_58453_40283#" 100 6800,336 "a_57173_40413#" 100 4400,188
device msubckt sg13_lv_pmos 57521 40282 57522 40283 l=26 w=100 "VDD" "a_57173_40413#" 52 0 "a_55831_40413#" 100 4424,189 "a_57111_40283#" 100 6800,336
device msubckt sg13_lv_pmos 57407 40283 57408 40284 l=26 w=100 "VDD" "a_57173_40413#" 52 0 "a_57111_40283#" 100 4400,188 "a_55831_40413#" 100 4424,189
device msubckt sg13_lv_pmos 57293 40283 57294 40284 l=26 w=100 "VDD" "a_57173_40413#" 52 0 "a_55831_40413#" 100 4400,188 "a_57111_40283#" 100 4400,188
device msubckt sg13_lv_pmos 57179 40283 57180 40284 l=26 w=100 "VDD" "a_57173_40413#" 52 0 "a_57111_40283#" 100 6800,336 "a_55831_40413#" 100 4400,188
device msubckt sg13_lv_pmos 56179 40282 56180 40283 l=26 w=100 "VDD" "a_55831_40413#" 52 0 "a_54489_40413#" 100 4424,189 "a_55769_40283#" 100 6800,336
device msubckt sg13_lv_pmos 56065 40283 56066 40284 l=26 w=100 "VDD" "a_55831_40413#" 52 0 "a_55769_40283#" 100 4400,188 "a_54489_40413#" 100 4424,189
device msubckt sg13_lv_pmos 55951 40283 55952 40284 l=26 w=100 "VDD" "a_55831_40413#" 52 0 "a_54489_40413#" 100 4400,188 "a_55769_40283#" 100 4400,188
device msubckt sg13_lv_pmos 55837 40283 55838 40284 l=26 w=100 "VDD" "a_55831_40413#" 52 0 "a_55769_40283#" 100 6800,336 "a_54489_40413#" 100 4400,188
device msubckt sg13_lv_pmos 54837 40282 54838 40283 l=26 w=100 "VDD" "a_54489_40413#" 52 0 "a_53147_40413#" 100 4424,189 "a_54427_40283#" 100 6800,336
device msubckt sg13_lv_pmos 54723 40283 54724 40284 l=26 w=100 "VDD" "a_54489_40413#" 52 0 "a_54427_40283#" 100 4400,188 "a_53147_40413#" 100 4424,189
device msubckt sg13_lv_pmos 54609 40283 54610 40284 l=26 w=100 "VDD" "a_54489_40413#" 52 0 "a_53147_40413#" 100 4400,188 "a_54427_40283#" 100 4400,188
device msubckt sg13_lv_pmos 54495 40283 54496 40284 l=26 w=100 "VDD" "a_54489_40413#" 52 0 "a_54427_40283#" 100 6800,336 "a_53147_40413#" 100 4400,188
device msubckt sg13_lv_pmos 53495 40282 53496 40283 l=26 w=100 "VDD" "a_53147_40413#" 52 0 "a_52944_43077#" 100 4424,189 "a_53085_40283#" 100 6800,336
device msubckt sg13_lv_pmos 53381 40283 53382 40284 l=26 w=100 "VDD" "a_53147_40413#" 52 0 "a_53085_40283#" 100 4400,188 "a_52944_43077#" 100 4424,189
device msubckt sg13_lv_pmos 53267 40283 53268 40284 l=26 w=100 "VDD" "a_53147_40413#" 52 0 "a_52944_43077#" 100 4400,188 "a_53085_40283#" 100 4400,188
device msubckt sg13_lv_pmos 53153 40283 53154 40284 l=26 w=100 "VDD" "a_53147_40413#" 52 0 "a_53085_40283#" 100 6800,336 "a_52944_43077#" 100 4400,188
device msubckt sg13_lv_nmos 61011 41290 61012 41291 l=26 w=60 "VSS" "vco_wob_0.vctl" 52 0 "VSS" 60 4080,256 "a_53022_43738#" 60 2640,148
device msubckt sg13_lv_nmos 61011 41404 61012 41405 l=26 w=60 "VSS" "vco_wob_0.vctl" 52 0 "a_53022_43738#" 60 2640,148 "VSS" 60 4080,256
device msubckt sg13_lv_nmos 59982 40852 59983 40853 l=26 w=100 "VSS" "3bit_freq_divider_0.CLK_IN" 52 0 "a_58515_40413#" 100 4400,188 "a_59800_40852#" 100 6800,336
device msubckt sg13_lv_nmos 59868 40852 59869 40853 l=26 w=100 "VSS" "3bit_freq_divider_0.CLK_IN" 52 0 "a_59800_40852#" 100 6800,336 "a_58515_40413#" 100 4400,188
device msubckt sg13_lv_nmos 58636 40850 58637 40851 l=26 w=100 "VSS" "a_58515_40413#" 52 0 "a_57173_40413#" 100 4400,188 "a_58454_40850#" 100 6800,336
device msubckt sg13_lv_nmos 58522 40850 58523 40851 l=26 w=100 "VSS" "a_58515_40413#" 52 0 "a_58454_40850#" 100 6800,336 "a_57173_40413#" 100 4400,188
device msubckt sg13_lv_nmos 57294 40850 57295 40851 l=26 w=100 "VSS" "a_57173_40413#" 52 0 "a_55831_40413#" 100 4400,188 "a_57112_40850#" 100 6800,336
device msubckt sg13_lv_nmos 57180 40850 57181 40851 l=26 w=100 "VSS" "a_57173_40413#" 52 0 "a_57112_40850#" 100 6800,336 "a_55831_40413#" 100 4400,188
device msubckt sg13_lv_nmos 55952 40850 55953 40851 l=26 w=100 "VSS" "a_55831_40413#" 52 0 "a_54489_40413#" 100 4400,188 "a_55770_40850#" 100 6800,336
device msubckt sg13_lv_nmos 55838 40850 55839 40851 l=26 w=100 "VSS" "a_55831_40413#" 52 0 "a_55770_40850#" 100 6800,336 "a_54489_40413#" 100 4400,188
device msubckt sg13_lv_nmos 54610 40850 54611 40851 l=26 w=100 "VSS" "a_54489_40413#" 52 0 "a_53147_40413#" 100 4400,188 "a_54428_40850#" 100 6800,336
device msubckt sg13_lv_nmos 54496 40850 54497 40851 l=26 w=100 "VSS" "a_54489_40413#" 52 0 "a_54428_40850#" 100 6800,336 "a_53147_40413#" 100 4400,188
device msubckt sg13_lv_nmos 53268 40850 53269 40851 l=26 w=100 "VSS" "a_53147_40413#" 52 0 "a_52944_43077#" 100 4400,188 "a_53086_40850#" 100 6800,336
device msubckt sg13_lv_nmos 53154 40850 53155 40851 l=26 w=100 "VSS" "a_53147_40413#" 52 0 "a_53086_40850#" 100 6800,336 "a_52944_43077#" 100 4400,188
device msubckt sg13_lv_nmos 59982 41492 59983 41493 l=26 w=60 "VSS" "vco_wob_0.vctl" 52 0 "a_59800_40852#" 60 2640,148 "VSS" 60 4080,256
device msubckt sg13_lv_nmos 59868 41492 59869 41493 l=26 w=60 "VSS" "vco_wob_0.vctl" 52 0 "VSS" 60 4080,256 "a_59800_40852#" 60 2640,148
device msubckt sg13_lv_nmos 58636 41490 58637 41491 l=26 w=60 "VSS" "vco_wob_0.vctl" 52 0 "a_58454_40850#" 60 2640,148 "VSS" 60 4080,256
device msubckt sg13_lv_nmos 58522 41490 58523 41491 l=26 w=60 "VSS" "vco_wob_0.vctl" 52 0 "VSS" 60 4080,256 "a_58454_40850#" 60 2640,148
device msubckt sg13_lv_nmos 57294 41490 57295 41491 l=26 w=60 "VSS" "vco_wob_0.vctl" 52 0 "a_57112_40850#" 60 2640,148 "VSS" 60 4080,256
device msubckt sg13_lv_nmos 57180 41490 57181 41491 l=26 w=60 "VSS" "vco_wob_0.vctl" 52 0 "VSS" 60 4080,256 "a_57112_40850#" 60 2640,148
device msubckt sg13_lv_nmos 55952 41490 55953 41491 l=26 w=60 "VSS" "vco_wob_0.vctl" 52 0 "a_55770_40850#" 60 2640,148 "VSS" 60 4080,256
device msubckt sg13_lv_nmos 55838 41490 55839 41491 l=26 w=60 "VSS" "vco_wob_0.vctl" 52 0 "VSS" 60 4080,256 "a_55770_40850#" 60 2640,148
device msubckt sg13_lv_nmos 54610 41490 54611 41491 l=26 w=60 "VSS" "vco_wob_0.vctl" 52 0 "a_54428_40850#" 60 2640,148 "VSS" 60 4080,256
device msubckt sg13_lv_nmos 54496 41490 54497 41491 l=26 w=60 "VSS" "vco_wob_0.vctl" 52 0 "VSS" 60 4080,256 "a_54428_40850#" 60 2640,148
device msubckt sg13_lv_nmos 53268 41490 53269 41491 l=26 w=60 "VSS" "vco_wob_0.vctl" 52 0 "a_53086_40850#" 60 2640,148 "VSS" 60 4080,256
device msubckt sg13_lv_nmos 53154 41490 53155 41491 l=26 w=60 "VSS" "vco_wob_0.vctl" 52 0 "VSS" 60 4080,256 "a_53086_40850#" 60 2640,148
device msubckt sg13_lv_nmos 58835 42011 58836 42012 l=26 w=60 "VSS" "vco_wob_0.vctl" 52 0 "a_58653_42591#" 60 2640,148 "VSS" 60 4080,256
device msubckt sg13_lv_nmos 58721 42011 58722 42012 l=26 w=60 "VSS" "vco_wob_0.vctl" 52 0 "VSS" 60 4080,256 "a_58653_42591#" 60 2640,148
device msubckt sg13_lv_nmos 57493 42011 57494 42012 l=26 w=60 "VSS" "vco_wob_0.vctl" 52 0 "a_57311_42591#" 60 2640,148 "VSS" 60 4080,256
device msubckt sg13_lv_nmos 57379 42011 57380 42012 l=26 w=60 "VSS" "vco_wob_0.vctl" 52 0 "VSS" 60 4080,256 "a_57311_42591#" 60 2640,148
device msubckt sg13_lv_nmos 56151 42011 56152 42012 l=26 w=60 "VSS" "vco_wob_0.vctl" 52 0 "a_55969_42591#" 60 2640,148 "VSS" 60 4080,256
device msubckt sg13_lv_nmos 56037 42011 56038 42012 l=26 w=60 "VSS" "vco_wob_0.vctl" 52 0 "VSS" 60 4080,256 "a_55969_42591#" 60 2640,148
device msubckt sg13_lv_nmos 54809 42011 54810 42012 l=26 w=60 "VSS" "vco_wob_0.vctl" 52 0 "a_54627_42591#" 60 2640,148 "VSS" 60 4080,256
device msubckt sg13_lv_nmos 54695 42011 54696 42012 l=26 w=60 "VSS" "vco_wob_0.vctl" 52 0 "VSS" 60 4080,256 "a_54627_42591#" 60 2640,148
device msubckt sg13_lv_nmos 53467 42011 53468 42012 l=26 w=60 "VSS" "vco_wob_0.vctl" 52 0 "a_53285_42591#" 60 2640,148 "VSS" 60 4080,256
device msubckt sg13_lv_nmos 53353 42011 53354 42012 l=26 w=60 "VSS" "vco_wob_0.vctl" 52 0 "VSS" 60 4080,256 "a_53285_42591#" 60 2640,148
device msubckt sg13_lv_nmos 58835 42591 58836 42592 l=26 w=100 "VSS" "a_57178_43159#" 52 0 "3bit_freq_divider_0.CLK_IN" 100 4400,188 "a_58653_42591#" 100 6800,336
device msubckt sg13_lv_nmos 58721 42591 58722 42592 l=26 w=100 "VSS" "a_57178_43159#" 52 0 "a_58653_42591#" 100 6800,336 "3bit_freq_divider_0.CLK_IN" 100 4400,188
device msubckt sg13_lv_nmos 57493 42591 57494 42592 l=26 w=100 "VSS" "a_55836_43159#" 52 0 "a_57178_43159#" 100 4400,188 "a_57311_42591#" 100 6800,336
device msubckt sg13_lv_nmos 57379 42591 57380 42592 l=26 w=100 "VSS" "a_55836_43159#" 52 0 "a_57311_42591#" 100 6800,336 "a_57178_43159#" 100 4400,188
device msubckt sg13_lv_nmos 56151 42591 56152 42592 l=26 w=100 "VSS" "a_54494_43159#" 52 0 "a_55836_43159#" 100 4400,188 "a_55969_42591#" 100 6800,336
device msubckt sg13_lv_nmos 56037 42591 56038 42592 l=26 w=100 "VSS" "a_54494_43159#" 52 0 "a_55969_42591#" 100 6800,336 "a_55836_43159#" 100 4400,188
device msubckt sg13_lv_nmos 54809 42591 54810 42592 l=26 w=100 "VSS" "a_53152_43159#" 52 0 "a_54494_43159#" 100 4400,188 "a_54627_42591#" 100 6800,336
device msubckt sg13_lv_nmos 54695 42591 54696 42592 l=26 w=100 "VSS" "a_53152_43159#" 52 0 "a_54627_42591#" 100 6800,336 "a_54494_43159#" 100 4400,188
device msubckt sg13_lv_nmos 53467 42591 53468 42592 l=26 w=100 "VSS" "a_52944_43077#" 52 0 "a_53152_43159#" 100 4400,188 "a_53285_42591#" 100 6800,336
device msubckt sg13_lv_nmos 53353 42591 53354 42592 l=26 w=100 "VSS" "a_52944_43077#" 52 0 "a_53285_42591#" 100 6800,336 "a_53152_43159#" 100 4400,188
device msubckt sg13_lv_pmos 58836 43158 58837 43159 l=26 w=100 "VDD" "a_57178_43159#" 52 0 "3bit_freq_divider_0.CLK_IN" 100 4400,188 "a_58426_43159#" 100 6800,336
device msubckt sg13_lv_pmos 58722 43158 58723 43159 l=26 w=100 "VDD" "a_57178_43159#" 52 0 "a_58426_43159#" 100 4400,188 "3bit_freq_divider_0.CLK_IN" 100 4400,188
device msubckt sg13_lv_pmos 58608 43158 58609 43159 l=26 w=100 "VDD" "a_57178_43159#" 52 0 "3bit_freq_divider_0.CLK_IN" 100 4424,189 "a_58426_43159#" 100 4400,188
device msubckt sg13_lv_pmos 58494 43159 58495 43160 l=26 w=100 "VDD" "a_57178_43159#" 52 0 "a_58426_43159#" 100 6800,336 "3bit_freq_divider_0.CLK_IN" 100 4424,189
device msubckt sg13_lv_pmos 57494 43158 57495 43159 l=26 w=100 "VDD" "a_55836_43159#" 52 0 "a_57178_43159#" 100 4400,188 "a_57084_43159#" 100 6800,336
device msubckt sg13_lv_pmos 57380 43158 57381 43159 l=26 w=100 "VDD" "a_55836_43159#" 52 0 "a_57084_43159#" 100 4400,188 "a_57178_43159#" 100 4400,188
device msubckt sg13_lv_pmos 57266 43158 57267 43159 l=26 w=100 "VDD" "a_55836_43159#" 52 0 "a_57178_43159#" 100 4424,189 "a_57084_43159#" 100 4400,188
device msubckt sg13_lv_pmos 57152 43159 57153 43160 l=26 w=100 "VDD" "a_55836_43159#" 52 0 "a_57084_43159#" 100 6800,336 "a_57178_43159#" 100 4424,189
device msubckt sg13_lv_pmos 56152 43158 56153 43159 l=26 w=100 "VDD" "a_54494_43159#" 52 0 "a_55836_43159#" 100 4400,188 "a_55742_43159#" 100 6800,336
device msubckt sg13_lv_pmos 56038 43158 56039 43159 l=26 w=100 "VDD" "a_54494_43159#" 52 0 "a_55742_43159#" 100 4400,188 "a_55836_43159#" 100 4400,188
device msubckt sg13_lv_pmos 55924 43158 55925 43159 l=26 w=100 "VDD" "a_54494_43159#" 52 0 "a_55836_43159#" 100 4424,189 "a_55742_43159#" 100 4400,188
device msubckt sg13_lv_pmos 55810 43159 55811 43160 l=26 w=100 "VDD" "a_54494_43159#" 52 0 "a_55742_43159#" 100 6800,336 "a_55836_43159#" 100 4424,189
device msubckt sg13_lv_pmos 54810 43158 54811 43159 l=26 w=100 "VDD" "a_53152_43159#" 52 0 "a_54494_43159#" 100 4400,188 "a_54400_43159#" 100 6800,336
device msubckt sg13_lv_pmos 54696 43158 54697 43159 l=26 w=100 "VDD" "a_53152_43159#" 52 0 "a_54400_43159#" 100 4400,188 "a_54494_43159#" 100 4400,188
device msubckt sg13_lv_pmos 54582 43158 54583 43159 l=26 w=100 "VDD" "a_53152_43159#" 52 0 "a_54494_43159#" 100 4424,189 "a_54400_43159#" 100 4400,188
device msubckt sg13_lv_pmos 54468 43159 54469 43160 l=26 w=100 "VDD" "a_53152_43159#" 52 0 "a_54400_43159#" 100 6800,336 "a_54494_43159#" 100 4424,189
device msubckt sg13_lv_pmos 53468 43158 53469 43159 l=26 w=100 "VDD" "a_52944_43077#" 52 0 "a_53152_43159#" 100 4400,188 "a_53058_43159#" 100 6800,336
device msubckt sg13_lv_pmos 53354 43158 53355 43159 l=26 w=100 "VDD" "a_52944_43077#" 52 0 "a_53058_43159#" 100 4400,188 "a_53152_43159#" 100 4400,188
device msubckt sg13_lv_pmos 53240 43158 53241 43159 l=26 w=100 "VDD" "a_52944_43077#" 52 0 "a_53152_43159#" 100 4424,189 "a_53058_43159#" 100 4400,188
device msubckt sg13_lv_pmos 53126 43159 53127 43160 l=26 w=100 "VDD" "a_52944_43077#" 52 0 "a_53058_43159#" 100 6800,336 "a_53152_43159#" 100 4424,189
device msubckt sg13_lv_pmos 58842 43838 58843 43839 l=26 w=40 "VDD" "a_53022_43738#" 52 0 "a_58426_43159#" 40 2360,148 "VDD" 40 4160,268
device msubckt sg13_lv_pmos 58728 43838 58729 43839 l=26 w=40 "VDD" "a_53022_43738#" 52 0 "VDD" 40 2360,148 "a_58426_43159#" 40 2360,148
device msubckt sg13_lv_pmos 58614 43838 58615 43839 l=26 w=40 "VDD" "a_53022_43738#" 52 0 "a_58426_43159#" 40 2390,149 "VDD" 40 2360,148
device msubckt sg13_lv_pmos 58500 43839 58501 43840 l=26 w=40 "VDD" "a_53022_43738#" 52 0 "VDD" 40 4160,268 "a_58426_43159#" 40 2390,149
device msubckt sg13_lv_pmos 57500 43838 57501 43839 l=26 w=40 "VDD" "a_53022_43738#" 52 0 "a_57084_43159#" 40 2360,148 "VDD" 40 4160,268
device msubckt sg13_lv_pmos 57386 43838 57387 43839 l=26 w=40 "VDD" "a_53022_43738#" 52 0 "VDD" 40 2360,148 "a_57084_43159#" 40 2360,148
device msubckt sg13_lv_pmos 57272 43838 57273 43839 l=26 w=40 "VDD" "a_53022_43738#" 52 0 "a_57084_43159#" 40 2390,149 "VDD" 40 2360,148
device msubckt sg13_lv_pmos 57158 43839 57159 43840 l=26 w=40 "VDD" "a_53022_43738#" 52 0 "VDD" 40 4160,268 "a_57084_43159#" 40 2390,149
device msubckt sg13_lv_pmos 56158 43838 56159 43839 l=26 w=40 "VDD" "a_53022_43738#" 52 0 "a_55742_43159#" 40 2360,148 "VDD" 40 4160,268
device msubckt sg13_lv_pmos 56044 43838 56045 43839 l=26 w=40 "VDD" "a_53022_43738#" 52 0 "VDD" 40 2360,148 "a_55742_43159#" 40 2360,148
device msubckt sg13_lv_pmos 55930 43838 55931 43839 l=26 w=40 "VDD" "a_53022_43738#" 52 0 "a_55742_43159#" 40 2390,149 "VDD" 40 2360,148
device msubckt sg13_lv_pmos 55816 43839 55817 43840 l=26 w=40 "VDD" "a_53022_43738#" 52 0 "VDD" 40 4160,268 "a_55742_43159#" 40 2390,149
device msubckt sg13_lv_pmos 54816 43838 54817 43839 l=26 w=40 "VDD" "a_53022_43738#" 52 0 "a_54400_43159#" 40 2360,148 "VDD" 40 4160,268
device msubckt sg13_lv_pmos 54702 43838 54703 43839 l=26 w=40 "VDD" "a_53022_43738#" 52 0 "VDD" 40 2360,148 "a_54400_43159#" 40 2360,148
device msubckt sg13_lv_pmos 54588 43838 54589 43839 l=26 w=40 "VDD" "a_53022_43738#" 52 0 "a_54400_43159#" 40 2390,149 "VDD" 40 2360,148
device msubckt sg13_lv_pmos 54474 43839 54475 43840 l=26 w=40 "VDD" "a_53022_43738#" 52 0 "VDD" 40 4160,268 "a_54400_43159#" 40 2390,149
device msubckt sg13_lv_pmos 53474 43838 53475 43839 l=26 w=40 "VDD" "a_53022_43738#" 52 0 "a_53058_43159#" 40 2360,148 "VDD" 40 4160,268
device msubckt sg13_lv_pmos 53360 43838 53361 43839 l=26 w=40 "VDD" "a_53022_43738#" 52 0 "VDD" 40 2360,148 "a_53058_43159#" 40 2360,148
device msubckt sg13_lv_pmos 53246 43838 53247 43839 l=26 w=40 "VDD" "a_53022_43738#" 52 0 "a_53058_43159#" 40 2390,149 "VDD" 40 2360,148
device msubckt sg13_lv_pmos 53132 43839 53133 43840 l=26 w=40 "VDD" "a_53022_43738#" 52 0 "VDD" 40 4160,268 "a_53058_43159#" 40 2390,149
device msubckt sg13_lv_nmos 54747 49233 54748 49234 l=26 w=240 "VSS" "charge_pump_0.bias_n" 52 0 "VSS" 240 16320,616 "a_54747_49259#" 240 8280,309
device msubckt sg13_lv_nmos 54747 49328 54748 49329 l=26 w=240 "VSS" "PFD_0.DOWN" 52 0 "a_54747_49259#" 240 8280,309 "charge_pump_0.vout" 240 16320,616
device msubckt sg13_lv_nmos 54372 49238 54373 49239 l=26 w=30 "VSS" "PFD_0.UP" 52 0 "VSS" 30 4020,268 "a_54357_49278#" 30 4020,268
device msubckt sg13_lv_nmos 61004 49451 61005 49452 l=26 w=30 "VSS" "vco_wob_0.vctl" 52 0 "VSS" 0 0 "VSS" 60 4020,268
device msubckt sg13_lv_nmos 61004 49553 61005 49554 l=26 w=30 "VSS" "vco_wob_0.vctl" 52 0 "VSS" 0 0 "VSS" 60 4020,268
device rsubckt rhigh 60528 49446 60529 49447 w=120 l=192 "None" "a_60528_49446#" 0 0 "charge_pump_0.vout" 120 10320,412 "vco_wob_0.vctl" 120 10320,412
device msubckt sg13_lv_nmos 60035 49382 60036 49383 l=130 w=100 "VSS" "a_56887_49467#" 260 0 "VSS" 0 0 "VSS" 200 3800,176
device msubckt sg13_lv_nmos 59829 49382 59830 49383 l=130 w=100 "VSS" "a_56887_49467#" 260 0 "VSS" 0 0 "VSS" 200 3800,176
device msubckt sg13_lv_nmos 59623 49382 59624 49383 l=130 w=100 "VSS" "a_56887_49467#" 260 0 "VSS" 0 0 "VSS" 200 3800,176
device msubckt sg13_lv_nmos 59417 49382 59418 49383 l=130 w=100 "VSS" "a_56887_49467#" 260 0 "VSS" 0 0 "VSS" 200 3800,176
device msubckt sg13_lv_nmos 59211 49382 59212 49383 l=130 w=100 "VSS" "a_56887_49467#" 260 0 "VSS" 0 0 "VSS" 200 3800,176
device msubckt sg13_lv_nmos 59005 49382 59006 49383 l=130 w=100 "VSS" "a_56887_49467#" 260 0 "VSS" 0 0 "VSS" 200 3800,176
device msubckt sg13_lv_nmos 58799 49382 58800 49383 l=130 w=100 "VSS" "a_56887_49467#" 260 0 "VSS" 0 0 "VSS" 200 3800,176
device msubckt sg13_lv_nmos 58593 49382 58594 49383 l=130 w=100 "VSS" "a_56887_49467#" 260 0 "VSS" 0 0 "VSS" 200 3800,176
device msubckt sg13_lv_nmos 58387 49382 58388 49383 l=130 w=100 "VSS" "a_56887_49467#" 260 0 "VSS" 0 0 "VSS" 200 3800,176
device msubckt sg13_lv_nmos 58181 49382 58182 49383 l=130 w=100 "VSS" "a_56887_49467#" 260 0 "VSS" 0 0 "VSS" 200 3800,176
device msubckt sg13_lv_nmos 57975 49382 57976 49383 l=130 w=100 "VSS" "a_56887_49467#" 260 0 "VSS" 0 0 "VSS" 200 3800,176
device msubckt sg13_lv_nmos 57769 49382 57770 49383 l=130 w=100 "VSS" "a_56887_49467#" 260 0 "VSS" 0 0 "VSS" 200 3800,176
device msubckt sg13_lv_nmos 57563 49382 57564 49383 l=130 w=100 "VSS" "a_56887_49467#" 260 0 "VSS" 0 0 "VSS" 200 3800,176
device msubckt sg13_lv_nmos 57357 49382 57358 49383 l=130 w=100 "VSS" "a_56887_49467#" 260 0 "VSS" 0 0 "VSS" 200 3800,176
device msubckt sg13_lv_nmos 57151 49382 57152 49383 l=130 w=100 "VSS" "a_56887_49467#" 260 0 "VSS" 0 0 "VSS" 200 6800,336
device msubckt sg13_lv_nmos 60035 49554 60036 49555 l=130 w=100 "VSS" "a_56887_49467#" 260 0 "VSS" 0 0 "VSS" 200 3800,176
device msubckt sg13_lv_nmos 59829 49554 59830 49555 l=130 w=100 "VSS" "a_56887_49467#" 260 0 "VSS" 0 0 "VSS" 200 3800,176
device msubckt sg13_lv_nmos 59623 49554 59624 49555 l=130 w=100 "VSS" "a_56887_49467#" 260 0 "VSS" 0 0 "VSS" 200 3800,176
device msubckt sg13_lv_nmos 59417 49554 59418 49555 l=130 w=100 "VSS" "a_56887_49467#" 260 0 "VSS" 0 0 "VSS" 200 3800,176
device msubckt sg13_lv_nmos 59211 49554 59212 49555 l=130 w=100 "VSS" "a_56887_49467#" 260 0 "VSS" 0 0 "VSS" 200 3800,176
device msubckt sg13_lv_nmos 59005 49554 59006 49555 l=130 w=100 "VSS" "a_56887_49467#" 260 0 "VSS" 0 0 "VSS" 200 3800,176
device msubckt sg13_lv_nmos 58799 49554 58800 49555 l=130 w=100 "VSS" "a_56887_49467#" 260 0 "VSS" 0 0 "VSS" 200 3800,176
device msubckt sg13_lv_nmos 58593 49554 58594 49555 l=130 w=100 "VSS" "a_56887_49467#" 260 0 "VSS" 0 0 "VSS" 200 3800,176
device msubckt sg13_lv_nmos 58387 49554 58388 49555 l=130 w=100 "VSS" "a_56887_49467#" 260 0 "VSS" 0 0 "VSS" 200 3800,176
device msubckt sg13_lv_nmos 58181 49554 58182 49555 l=130 w=100 "VSS" "a_56887_49467#" 260 0 "VSS" 0 0 "VSS" 200 3800,176
device msubckt sg13_lv_nmos 57975 49554 57976 49555 l=130 w=100 "VSS" "a_56887_49467#" 260 0 "VSS" 0 0 "VSS" 200 3800,176
device msubckt sg13_lv_nmos 57769 49554 57770 49555 l=130 w=100 "VSS" "a_56887_49467#" 260 0 "VSS" 0 0 "VSS" 200 3800,176
device msubckt sg13_lv_nmos 57563 49554 57564 49555 l=130 w=100 "VSS" "a_56887_49467#" 260 0 "VSS" 0 0 "VSS" 200 3800,176
device msubckt sg13_lv_nmos 57357 49554 57358 49555 l=130 w=100 "VSS" "a_56887_49467#" 260 0 "VSS" 0 0 "VSS" 200 3800,176
device msubckt sg13_lv_nmos 57151 49554 57152 49555 l=130 w=100 "VSS" "a_56887_49467#" 260 0 "VSS" 0 0 "VSS" 200 6800,336
device rsubckt rhigh 56695 49467 56696 49468 w=100 l=192 "None" "a_56695_49467#" 0 0 "charge_pump_0.vout" 100 8600,372 "a_56887_49467#" 100 8600,372
device msubckt sg13_lv_pmos 54857 49693 54858 49694 l=26 w=30 "VDD" "a_54357_49278#" 52 0 "charge_pump_0.vout" 30 4020,268 "a_54842_49733#" 30 2220,148
device msubckt sg13_lv_pmos 54857 49807 54858 49808 l=26 w=30 "VDD" "charge_pump_0.bias_p" 52 0 "a_54842_49733#" 30 2220,148 "VDD" 30 4020,268
device msubckt sg13_lv_pmos 54357 49793 54358 49794 l=26 w=60 "VDD" "PFD_0.UP" 52 0 "a_54357_49278#" 60 4080,256 "VDD" 60 4080,256
device msubckt sg13_lv_nmos 60000 50368 60001 50369 l=130 w=300 "VSS" "charge_pump_0.vout" 260 0 "VSS" 0 0 "VSS" 600 11400,376
device msubckt sg13_lv_nmos 59794 50368 59795 50369 l=130 w=300 "VSS" "charge_pump_0.vout" 260 0 "VSS" 0 0 "VSS" 600 11400,376
device msubckt sg13_lv_nmos 59588 50368 59589 50369 l=130 w=300 "VSS" "charge_pump_0.vout" 260 0 "VSS" 0 0 "VSS" 600 11400,376
device msubckt sg13_lv_nmos 59382 50368 59383 50369 l=130 w=300 "VSS" "charge_pump_0.vout" 260 0 "VSS" 0 0 "VSS" 600 11400,376
device msubckt sg13_lv_nmos 59176 50368 59177 50369 l=130 w=300 "VSS" "charge_pump_0.vout" 260 0 "VSS" 0 0 "VSS" 600 11400,376
device msubckt sg13_lv_nmos 58970 50368 58971 50369 l=130 w=300 "VSS" "charge_pump_0.vout" 260 0 "VSS" 0 0 "VSS" 600 11400,376
device msubckt sg13_lv_nmos 58764 50368 58765 50369 l=130 w=300 "VSS" "charge_pump_0.vout" 260 0 "VSS" 0 0 "VSS" 600 11400,376
device msubckt sg13_lv_nmos 58558 50368 58559 50369 l=130 w=300 "VSS" "charge_pump_0.vout" 260 0 "VSS" 0 0 "VSS" 600 11400,376
device msubckt sg13_lv_nmos 58352 50368 58353 50369 l=130 w=300 "VSS" "charge_pump_0.vout" 260 0 "VSS" 0 0 "VSS" 600 11400,376
device msubckt sg13_lv_nmos 58146 50368 58147 50369 l=130 w=300 "VSS" "charge_pump_0.vout" 260 0 "VSS" 0 0 "VSS" 600 11400,376
device msubckt sg13_lv_nmos 57940 50368 57941 50369 l=130 w=300 "VSS" "charge_pump_0.vout" 260 0 "VSS" 0 0 "VSS" 600 11400,376
device msubckt sg13_lv_nmos 57734 50368 57735 50369 l=130 w=300 "VSS" "charge_pump_0.vout" 260 0 "VSS" 0 0 "VSS" 600 11400,376
device msubckt sg13_lv_nmos 57528 50368 57529 50369 l=130 w=300 "VSS" "charge_pump_0.vout" 260 0 "VSS" 0 0 "VSS" 600 11400,376
device msubckt sg13_lv_nmos 57322 50368 57323 50369 l=130 w=300 "VSS" "charge_pump_0.vout" 260 0 "VSS" 0 0 "VSS" 600 11400,376
device msubckt sg13_lv_nmos 57116 50368 57117 50369 l=130 w=300 "VSS" "charge_pump_0.vout" 260 0 "VSS" 0 0 "VSS" 600 20400,736
device msubckt sg13_lv_nmos 60000 50740 60001 50741 l=130 w=300 "VSS" "charge_pump_0.vout" 260 0 "VSS" 0 0 "VSS" 600 11400,376
device msubckt sg13_lv_nmos 59794 50740 59795 50741 l=130 w=300 "VSS" "charge_pump_0.vout" 260 0 "VSS" 0 0 "VSS" 600 11400,376
device msubckt sg13_lv_nmos 59588 50740 59589 50741 l=130 w=300 "VSS" "charge_pump_0.vout" 260 0 "VSS" 0 0 "VSS" 600 11400,376
device msubckt sg13_lv_nmos 59382 50740 59383 50741 l=130 w=300 "VSS" "charge_pump_0.vout" 260 0 "VSS" 0 0 "VSS" 600 11400,376
device msubckt sg13_lv_nmos 59176 50740 59177 50741 l=130 w=300 "VSS" "charge_pump_0.vout" 260 0 "VSS" 0 0 "VSS" 600 11400,376
device msubckt sg13_lv_nmos 58970 50740 58971 50741 l=130 w=300 "VSS" "charge_pump_0.vout" 260 0 "VSS" 0 0 "VSS" 600 11400,376
device msubckt sg13_lv_nmos 58764 50740 58765 50741 l=130 w=300 "VSS" "charge_pump_0.vout" 260 0 "VSS" 0 0 "VSS" 600 11400,376
device msubckt sg13_lv_nmos 58558 50740 58559 50741 l=130 w=300 "VSS" "charge_pump_0.vout" 260 0 "VSS" 0 0 "VSS" 600 11400,376
device msubckt sg13_lv_nmos 58352 50740 58353 50741 l=130 w=300 "VSS" "charge_pump_0.vout" 260 0 "VSS" 0 0 "VSS" 600 11400,376
device msubckt sg13_lv_nmos 58146 50740 58147 50741 l=130 w=300 "VSS" "charge_pump_0.vout" 260 0 "VSS" 0 0 "VSS" 600 11400,376
device msubckt sg13_lv_nmos 57940 50740 57941 50741 l=130 w=300 "VSS" "charge_pump_0.vout" 260 0 "VSS" 0 0 "VSS" 600 11400,376
device msubckt sg13_lv_nmos 57734 50740 57735 50741 l=130 w=300 "VSS" "charge_pump_0.vout" 260 0 "VSS" 0 0 "VSS" 600 11400,376
device msubckt sg13_lv_nmos 57528 50740 57529 50741 l=130 w=300 "VSS" "charge_pump_0.vout" 260 0 "VSS" 0 0 "VSS" 600 11400,376
device msubckt sg13_lv_nmos 57322 50740 57323 50741 l=130 w=300 "VSS" "charge_pump_0.vout" 260 0 "VSS" 0 0 "VSS" 600 11400,376
device msubckt sg13_lv_nmos 57116 50740 57117 50741 l=130 w=300 "VSS" "charge_pump_0.vout" 260 0 "VSS" 0 0 "VSS" 600 20400,736
device rsubckt rhigh 56828 53480 56829 53481 w=200 l=2400 "None" "a_56828_53480#" 0 0 "a_56742_53480#" 200 17200,572 "VSS" 200 17200,572
device msubckt sg13_lv_nmos 59097 54674 59098 54675 l=30 w=100 "VSS" "3bit_freq_divider_0.EN" 60 0 "VSS" 100 6800,336 "a_59097_54704#" 100 6800,336
device msubckt sg13_lv_nmos 57630 54690 57631 54691 l=30 w=100 "VSS" "nEN" 60 0 "VSS" 100 6800,336 "charge_pump_0.bias_n" 100 6800,336
device msubckt sg13_lv_nmos 58536 54776 58537 54777 l=200 w=200 "VSS" "charge_pump_0.bias_n" 400 0 "VSS" 200 13600,536 "a_58536_54976#" 200 13600,536
device msubckt sg13_lv_nmos 58033 54774 58034 54775 l=200 w=200 "VSS" "charge_pump_0.bias_n" 400 0 "a_56742_53480#" 200 13600,536 "charge_pump_0.bias_p" 200 13600,536
device msubckt sg13_lv_nmos 57089 54693 57090 54694 l=200 w=200 "VSS" "charge_pump_0.bias_n" 400 0 "VSS" 200 13600,536 "charge_pump_0.bias_n" 200 13600,536
device msubckt sg13_lv_nmos 59097 55021 59098 55022 l=30 w=100 "VSS" "a_58536_54976#" 60 0 "a_59097_54704#" 100 6800,336 "charge_pump_0.bias_p" 100 6800,336
device msubckt sg13_lv_pmos 58771 55812 58772 55813 l=30 w=100 "VDD" "a_58536_54976#" 60 0 "a_58536_54976#" 100 6800,336 "a_58734_56203#" 100 6800,336
device msubckt sg13_lv_pmos 56906 55766 56907 55767 l=200 w=400 "VDD" "charge_pump_0.bias_p" 400 0 "charge_pump_0.bias_n" 400 27200,936 "a_55862_56737#" 400 15200,476
device msubckt sg13_lv_pmos 59103 56203 59104 56204 l=30 w=100 "VDD" "3bit_freq_divider_0.EN" 60 0 "a_58536_54976#" 100 6800,336 "VDD" 100 6800,336
device msubckt sg13_lv_pmos 58770 56203 58771 56204 l=30 w=100 "VDD" "a_58734_56203#" 60 0 "a_58734_56203#" 100 6800,336 "VDD" 100 6800,336
device msubckt sg13_lv_pmos 58109 56033 58110 56034 l=200 w=400 "VDD" "charge_pump_0.bias_p" 400 0 "charge_pump_0.bias_p" 400 27200,936 "VDD" 400 27200,936
device msubckt sg13_lv_pmos 57759 56203 57760 56204 l=30 w=100 "VDD" "3bit_freq_divider_0.EN" 60 0 "charge_pump_0.bias_p" 100 6800,336 "VDD" 100 6800,336
device msubckt sg13_lv_pmos 56906 56042 56907 56043 l=200 w=400 "VDD" "charge_pump_0.bias_p" 400 0 "a_55862_56737#" 400 15200,476 "charge_pump_0.bias_n" 400 27200,936
device msubckt sg13_lv_nmos 39452 55984 39453 55985 l=26 w=148 "VSS" "nEN" 52 0 "VSS" 148 10360,436 "3bit_freq_divider_0.EN" 148 10360,436
device msubckt sg13_lv_pmos 39454 56281 39455 56282 l=26 w=224 "VDD" "nEN" 52 0 "VDD" 224 15680,588 "3bit_freq_divider_0.EN" 224 15680,588
device rsubckt rhigh 55948 56737 55949 56738 w=200 l=2400 "None" "a_55948_56737#" 0 0 "a_55862_56737#" 200 17200,572 "VDD" 200 17200,572
