<session jtag_chain="USB-Blaster [USB 5-1]" jtag_device="@1: EP2C35 (0x020B40DD)" sof_file="Test.sof">
  <display_tree gui_logging_enabled="0">
    <display_branch instance="auto_signaltap_0" log="USE_GLOBAL_TEMP" signal_set="USE_GLOBAL_TEMP" trigger="USE_GLOBAL_TEMP"/>
  </display_tree>
  <global_info>
    <single attribute="active instance" value="0"/>
    <multi attribute="frame size" size="2" value="1280,999"/>
    <single attribute="jtag widget visible" value="1"/>
    <multi attribute="jtag widget size" size="2" value="400,145"/>
    <single attribute="instance widget visible" value="1"/>
    <single attribute="config widget visible" value="1"/>
    <single attribute="hierarchy widget visible" value="1"/>
    <single attribute="data log widget visible" value="1"/>
    <multi attribute="column width" size="23" value="34,34,391,74,68,70,88,88,98,98,88,88,110,101,101,101,101,101,101,101,101,107,78"/>
  </global_info>
  <instance entity_name="sld_signaltap" is_auto_node="yes" name="auto_signaltap_0" source_file="sld_signaltap.vhd">
    <node_ip_info instance_id="0" mfg_id="110" node_id="0" version="6"/>
    <position_info>
      <single attribute="active tab" value="0"/>
      <single attribute="data vertical scroll position" value="0"/>
      <single attribute="data horizontal scroll position" value="0"/>
      <single attribute="zoom level numerator" value="1"/>
      <single attribute="zoom level denominator" value="1"/>
      <single attribute="zoom offset numerator" value="130944"/>
      <single attribute="zoom offset denominator" value="1"/>
    </position_info>
    <signal_set global_temp="1" name="signal_set: 2013/05/14 15:02:23  #0">
      <clock name="CLOCK_50" polarity="posedge" tap_mode="classic"/>
      <config ram_type="M4K" reserved_data_nodes="0" reserved_storage_qualifier_nodes="0" reserved_trigger_nodes="0" sample_depth="128" trigger_in_enable="no" trigger_out_enable="no"/>
      <top_entity/>
      <signal_vec>
        <trigger_input_vec>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ABH[0]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ABH[1]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ABH[2]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ABH[3]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ABH[4]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ABH[5]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ABH[6]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ABH[7]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ABL[0]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ABL[1]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ABL[2]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ABL[3]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ABL[4]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ABL[5]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ABL[6]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ABL[7]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ACC[0]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ACC[1]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ACC[2]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ACC[3]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ACC[4]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ACC[5]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ACC[6]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ACC[7]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ADD[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ADD[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ADD[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ADD[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ADD[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ADD[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ADD[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ADD[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|DOR[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|DOR[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|DOR[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|DOR[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|DOR[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|DOR[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|DOR[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|DOR[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|PC[0]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|PC[10]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|PC[11]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|PC[12]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|PC[13]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|PC[14]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|PC[15]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|PC[1]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|PC[2]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|PC[3]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|PC[4]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|PC[5]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|PC[6]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|PC[7]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|PC[8]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|PC[9]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|P[0]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|P[1]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|P[2]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|P[3]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|P[4]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|P[5]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|P[6]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|P[7]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|databus[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|databus[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|databus[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|databus[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|databus[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|databus[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|databus[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|databus[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|opcode[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|opcode[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|opcode[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|opcode[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|opcode[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|opcode[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|opcode[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|opcode[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|tcstate[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|tcstate[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|tcstate[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|tcstate[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|tcstate[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|tcstate[5]" tap_mode="classic" type="combinatorial"/>
        </trigger_input_vec>
        <data_input_vec>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ABH[0]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ABH[1]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ABH[2]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ABH[3]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ABH[4]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ABH[5]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ABH[6]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ABH[7]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ABL[0]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ABL[1]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ABL[2]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ABL[3]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ABL[4]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ABL[5]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ABL[6]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ABL[7]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ACC[0]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ACC[1]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ACC[2]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ACC[3]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ACC[4]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ACC[5]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ACC[6]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ACC[7]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ADD[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ADD[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ADD[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ADD[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ADD[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ADD[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ADD[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ADD[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|DOR[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|DOR[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|DOR[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|DOR[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|DOR[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|DOR[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|DOR[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|DOR[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|PC[0]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|PC[10]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|PC[11]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|PC[12]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|PC[13]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|PC[14]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|PC[15]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|PC[1]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|PC[2]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|PC[3]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|PC[4]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|PC[5]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|PC[6]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|PC[7]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|PC[8]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|PC[9]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|P[0]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|P[1]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|P[2]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|P[3]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|P[4]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|P[5]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|P[6]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|P[7]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|databus[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|databus[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|databus[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|databus[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|databus[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|databus[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|databus[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|databus[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|opcode[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|opcode[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|opcode[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|opcode[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|opcode[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|opcode[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|opcode[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|opcode[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|tcstate[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|tcstate[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|tcstate[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|tcstate[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|tcstate[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|tcstate[5]" tap_mode="classic" type="combinatorial"/>
        </data_input_vec>
        <storage_qualifier_input_vec>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ABH[0]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ABH[1]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ABH[2]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ABH[3]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ABH[4]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ABH[5]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ABH[6]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ABH[7]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ABL[0]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ABL[1]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ABL[2]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ABL[3]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ABL[4]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ABL[5]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ABL[6]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ABL[7]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ACC[0]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ACC[1]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ACC[2]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ACC[3]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ACC[4]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ACC[5]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ACC[6]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ACC[7]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ADD[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ADD[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ADD[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ADD[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ADD[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ADD[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ADD[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|ADD[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|DOR[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|DOR[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|DOR[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|DOR[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|DOR[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|DOR[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|DOR[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|DOR[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|PC[0]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|PC[10]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|PC[11]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|PC[12]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|PC[13]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|PC[14]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|PC[15]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|PC[1]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|PC[2]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|PC[3]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|PC[4]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|PC[5]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|PC[6]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|PC[7]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|PC[8]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|PC[9]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|P[0]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|P[1]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|P[2]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|P[3]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|P[4]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|P[5]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|P[6]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|P[7]" tap_mode="classic" type="register"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|databus[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|databus[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|databus[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|databus[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|databus[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|databus[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|databus[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|databus[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|opcode[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|opcode[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|opcode[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|opcode[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|opcode[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|opcode[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|opcode[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|opcode[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|tcstate[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|tcstate[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|tcstate[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|tcstate[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|tcstate[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="SixFiveO2:CPUConnect|CPU:Core|tcstate[5]" tap_mode="classic" type="combinatorial"/>
        </storage_qualifier_input_vec>
      </signal_vec>
      <presentation>
        <data_view>
          <bus is_signal_inverted="no" link="all" name="SixFiveO2:CPUConnect|CPU:Core|ABH" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|ABH[7]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|ABH[6]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|ABH[5]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|ABH[4]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|ABH[3]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|ABH[2]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|ABH[1]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|ABH[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="SixFiveO2:CPUConnect|CPU:Core|ABL" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|ABL[7]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|ABL[6]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|ABL[5]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|ABL[4]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|ABL[3]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|ABL[2]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|ABL[1]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|ABL[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="SixFiveO2:CPUConnect|CPU:Core|ACC" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|ACC[7]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|ACC[6]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|ACC[5]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|ACC[4]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|ACC[3]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|ACC[2]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|ACC[1]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|ACC[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="SixFiveO2:CPUConnect|CPU:Core|ADD" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|ADD[7]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|ADD[6]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|ADD[5]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|ADD[4]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|ADD[3]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|ADD[2]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|ADD[1]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|ADD[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="SixFiveO2:CPUConnect|CPU:Core|databus" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|databus[7]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|databus[6]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|databus[5]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|databus[4]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|databus[3]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|databus[2]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|databus[1]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|databus[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="SixFiveO2:CPUConnect|CPU:Core|DOR" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|DOR[7]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|DOR[6]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|DOR[5]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|DOR[4]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|DOR[3]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|DOR[2]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|DOR[1]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|DOR[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="SixFiveO2:CPUConnect|CPU:Core|opcode" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|opcode[7]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|opcode[6]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|opcode[5]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|opcode[4]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|opcode[3]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|opcode[2]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|opcode[1]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|opcode[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="SixFiveO2:CPUConnect|CPU:Core|PC" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|PC[15]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|PC[14]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|PC[13]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|PC[12]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|PC[11]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|PC[10]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|PC[9]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|PC[8]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|PC[7]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|PC[6]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|PC[5]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|PC[4]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|PC[3]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|PC[2]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|PC[1]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|PC[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="SixFiveO2:CPUConnect|CPU:Core|P" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|P[7]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|P[6]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|P[5]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|P[4]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|P[3]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|P[2]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|P[1]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|P[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="SixFiveO2:CPUConnect|CPU:Core|tcstate" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|tcstate[5]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|tcstate[4]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|tcstate[3]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|tcstate[2]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|tcstate[1]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|tcstate[0]"/>
          </bus>
        </data_view>
        <setup_view>
          <bus is_signal_inverted="no" link="all" name="SixFiveO2:CPUConnect|CPU:Core|ABH" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|ABH[7]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|ABH[6]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|ABH[5]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|ABH[4]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|ABH[3]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|ABH[2]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|ABH[1]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|ABH[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="SixFiveO2:CPUConnect|CPU:Core|ABL" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|ABL[7]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|ABL[6]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|ABL[5]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|ABL[4]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|ABL[3]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|ABL[2]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|ABL[1]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|ABL[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="SixFiveO2:CPUConnect|CPU:Core|ACC" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|ACC[7]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|ACC[6]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|ACC[5]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|ACC[4]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|ACC[3]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|ACC[2]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|ACC[1]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|ACC[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="SixFiveO2:CPUConnect|CPU:Core|ADD" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|ADD[7]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|ADD[6]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|ADD[5]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|ADD[4]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|ADD[3]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|ADD[2]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|ADD[1]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|ADD[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="SixFiveO2:CPUConnect|CPU:Core|databus" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|databus[7]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|databus[6]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|databus[5]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|databus[4]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|databus[3]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|databus[2]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|databus[1]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|databus[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="SixFiveO2:CPUConnect|CPU:Core|DOR" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|DOR[7]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|DOR[6]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|DOR[5]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|DOR[4]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|DOR[3]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|DOR[2]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|DOR[1]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|DOR[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="SixFiveO2:CPUConnect|CPU:Core|opcode" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|opcode[7]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|opcode[6]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|opcode[5]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|opcode[4]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|opcode[3]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|opcode[2]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|opcode[1]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|opcode[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="SixFiveO2:CPUConnect|CPU:Core|PC" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|PC[15]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|PC[14]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|PC[13]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|PC[12]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|PC[11]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|PC[10]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|PC[9]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|PC[8]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|PC[7]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|PC[6]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|PC[5]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|PC[4]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|PC[3]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|PC[2]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|PC[1]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|PC[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="SixFiveO2:CPUConnect|CPU:Core|P" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|P[7]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|P[6]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|P[5]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|P[4]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|P[3]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|P[2]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|P[1]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|P[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="SixFiveO2:CPUConnect|CPU:Core|tcstate" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|tcstate[5]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|tcstate[4]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|tcstate[3]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|tcstate[2]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|tcstate[1]"/>
            <net is_signal_inverted="no" name="SixFiveO2:CPUConnect|CPU:Core|tcstate[0]"/>
          </bus>
        </setup_view>
      </presentation>
      <trigger CRC="B7DC0608" attribute_mem_mode="false" gap_record="true" global_temp="1" name="trigger: 2013/05/14 15:02:23  #1" position="pre" power_up_trigger_mode="false" record_data_gap="true" segment_size="1" storage_mode="off" storage_qualifier_disabled="no" storage_qualifier_port_is_pin="true" storage_qualifier_port_name="auto_stp_external_storage_qualifier" storage_qualifier_port_tap_mode="classic" trigger_in="dont_care" trigger_out="active high" trigger_type="circular">
        <power_up_trigger position="pre" storage_qualifier_disabled="no" trigger_in="dont_care" trigger_out="active high"/>
        <events use_custom_flow_control="no">
          <level enabled="yes" name="condition1" type="basic">
            <power_up enabled="yes">
            </power_up>
            <op_node/>
          </level>
        </events>
        <storage_qualifier_events>
          <transitional>00000000000000000000000000000000000000000000000000000000000000000000000000000000000000
            <pwr_up_transitional>00000000000000000000000000000000000000000000000000000000000000000000000000000000000000</pwr_up_transitional>
          </transitional>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
        </storage_qualifier_events>
        <log>
          <data global_temp="1" name="log: 2013/05/14 16:28:06  #0" power_up_mode="false" sample_depth="128" trigger_position="16">0000000001100110100000000000000010000000100000011001100000000001000110000011001011011100000000011001101000000000000000100000001000000110011000000000010001100000110010110111000000000110011010000000000000001000000010000001100110000000000100011000001100101101110000000001100110100000000000000010000000100000011001100000000001000110000011001011011100000000011001101000000000000000100000001000000110011000000000010001100000110010110111000000000110011010000000000000001000000010000001100110000000000100011000001100101101110000000001100110100000000000000010000000100000011001100000000001000110000011001011011100000000011001101000000000000000100000001000000110011000000000010001100000110010110111000000000110011010000000000000001000000010000001100110000000000100011000001100101101110000000001100110100000000000000010000000100000011001100000000001000110000011001011011100000000011001101000000000000000100000001000000110011000000000010001100000110010110111000000000110011010000000000000001000000010000001100110000000000100011000001100101101110000000001100110100000000000000010000000100000011001100000000001000110000011001011011100000000011001101000000000000000100000001000000110011000000000010001100000110010110111000000000110011010000000000000001000000010000001100110000000000100011000001100101101110000000001100110100000000000000010000000100000011001100000000001000110000011001011011100000000011001101000000000000000100000001000000110011000000000010001100000110010110111000000000110011010000000000000001000000010000001100110000000000100011000001100101101110000000001100110100000000000000010000000100000011001100000000001000110000011001011011100000000011001101000000000000000100000001000000110011000000000010001100000110010110111000000000110011010000000000000001000000010000001100110000000000100011000001100101101110000000001100110100000000000000010000000100000011001100000000001000110000011001011011100000000011001101000000000000000100000001000000110011000000000010001100000110010110111000000000110011010000000000000001000000010000001100110000000000100011000001100101101110000000001100110100000000000000010000000100000011001100000000001000110000011001011011100000000011001101000000000000000100000001000000110011000000000010001100000110010110111000000000110011010000000000000001000000010000001100110000000000100011000001100101101110000000001100110100000000000000010000000100000011001100000000001000110000011001011011100000000011001101000000000000000100000001000000110011000000000010001100000110010110111000000000110011010000000000000001000000010000001100110000000000100011000001100101101110000000001100110100000000000000010000000100000011001100000000001000110000011001011011100000000011001101000000000000000100000001000000110011000000000010001100000110010110111000000000110011010000000000000001000000010000001100110000000000100011000001100101101110000000001100110100000000000000010000000100000011001100000000001000110000011001011011100000000011001101000000000000000100000001000000110011000000000010001100000110010110111000000000110011010000000000000001000000010000001100110000000000100011000001100101101110000000001100110100000000000000010000000100000011001100000000001000110000011001011011100000000011001101000000000000000100000001000000110011000000000010001100000110010110111000000000110011010000000000000001000000010000001100110000000000100011000001100101101110000000001100110100000000000000010000000100000011001100000000001000110000011001011011100000000011001101000000000000000100000001000000110011000000000010001100000110010110111000000000110011010000000000000001000000010000001100110000000000100011000001100101101110000000001100110100000000000000010000000100000011001100000000001000110000011001011011100000000011001101000000000000000100000001000000110011000000000010001100000110010110111000000000110011010000000000000001000000010000001100110000000000100011000001100101101110000000001100110100000000000000010000000100000011001100000000001000110000011001011011100000000011001101000000000000000100000001000000110011000000000010001100000110010110111000000000110011010000000000000001000000010000001100110000000000100011000001100101101110000000001100110100000000000000010000000100000011001100000000001000110000011001011011100000000011001101000000000000000100000001000000110011000000000010001100000110010110111000000000110011010000000000000001000000010000001100110000000000100011000001100101101110000000001100110100000000000000010000000100000011001100000000001000110000011001011011100000000011001101000000000000000100000001000000110011000000000010001100000110010110111000000000110011010000000000000001000000010000001100110000000000100011000001100101101110000000001100110100000000000000010000000100000011001100000000001000110000011001011011100000000011001101000000000000000100000001000000110011000000000010001100000110010110111000000000110011010000000000000001000000010000001100110000000000100011000001100101101110000000001100110100000000000000010000000100000011001100000000001000110000011001011011100000000011001101000000000000000100000001000000110011000000000010001100000110010110111000000000110011010000000000000001000000010000001100110000000000100011000001100101101110000000001100110100000000000000010000000100000011001100000000001000110000011001011011100000000011001101000000000000000100000001000000110011000000000010001100000110010110111000000000110011010000000000000001000000010000001100110000000000100011000001100101101110000000001100110100000000000000010000000100000011001100000000001000110000011001011011100000000011001101000000000000000100000001000000110011000000000010001100000110010110111000000000110011010000000000000001000000010000001100110000000000100011000001100101101110000000001100110100000000000000010000000100000011001100000000001000110000011001011011100000000011001101000000000000000100000001000000110011000000000010001100000110010110111000000000110011010000000000000001000000010000001100110000000000100011000001100101101110000000001100110100000000000000010000000100000011001100000000001000110000011001011011100000000011001101000000000000000100000001000000110011000000000010001100000110010110111000000000110011010000000000000001000000010000001100110000000000100011000001100101101110000000001100110100000000000000010000000100000011001100000000001000110000011001011011100000000011001101000000000000000100000001000000110011000000000010001100000110010110111000000000110011010000000000000001000000010000001100110000000000100011000001100101101110000000001100110100000000000000010000000100000011001100000000001000110000011001011011100000000011001101000000000000000100000001000000110011000000000010001100000110010110111000000000110011010000000000000001000000010000001100110000000000100011000001100101101110000000001100110100000000000000010000000100000011001100000000001000110000011001011011100000000011001101000000000000000100000001000000110011000000000010001100000110010110111000000000110011010000000000000001000000010000001100110000000000100011000001100101101110000000001100110100000000000000010000000100000011001100000000001000110000011001011011100000000011001101000000000000000100000001000000110011000000000010001100000110010110111000000000110011010000000000000001000000010000001100110000000000100011000001100101101110000000001100110100000000000000010000000100000011001100000000001000110000011001011011100000000011001101000000000000000100000001000000110011000000000010001100000110010110111000000000110011010000000000000001000000010000001100110000000000100011000001100101101110000000001100110100000000000000010000000100000011001100000000001000110000011001011011100000000011001101000000000000000100000001000000110011000000000010001100000110010110111000000000110011010000000000000001000000010000001100110000000000100011000001100101101110000000001100110100000000000000010000000100000011001100000000001000110000011001011011100000000011001101000000000000000100000001000000110011000000000010001100000110010110111000000000110011010000000000000001000000010000001100110000000000100011000001100101101110000000001100110100000000000000010000000100000011001100000000001000110000011001011011100000000011001101000000000000000100000001000000110011000000000010001100000110010110111000000000110011010000000000000001000000010000001100110000000000100011000001100101101110000000001100110100000000000000010000000100000011001100000000001000110000011001011011100000000011001101000000000000000100000001000000110011000000000010001100000110010110111000000000110011010000000000000001000000010000001100110000000000100011000001100101101110000000001100110100000000000000010000000100000011001100000000001000110000011001011011100000000011001101000000000000000100000001000000110011000000000010001100000110010110111000000000110011010000000000000001000000010000001100110000000000100011000001100101101110000000001100110100000000000000010000000100000011001100000000001000110000011001011011100000000011001101000000000000000100000001000000110011000000000010001100000110010110111000000000110011010000000000000001000000010000001100110000000000100011000001100101101110000000001100110100000000000000010000000100000011001100000000001000110000011001011011100000000011001101000000000000000100000001000000110011000000000010001100000110010110111000000000110011010000000000000001000000010000001100110000000000100011000001100101101110000000001100110100000000000000010000000100000011001100000000001000110000011001011011100000000011001101000000000000000100000001000000110011000000000010001100000110010110111000000000110011010000000000000001000000010000001100110000000000100011000001100101101110000000001100110100000000000000010000000100000011001100000000001000110000011001011011100000000011001101000000000000000100000001000000110011000000000010001100000110010110111000000000110011010000000000000001000000010000001100110000000000100011000001100101101110000000001100110100000000000000010000000100000011001100000000001000110000011001011011100000000011001101000000000000000100000001000000110011000000000010001100000110010110111000000000110011010000000000000001000000010000001100110000000000100011000001100101101110000000001100110100000000000000010000000100000011001100000000001000110000011001011011100000000011001101000000000000000100000001000000110011000000000010001100000110010110111000000000110011010000000000000001000000010000001100110000000000100011000001100101101110000000001100110100000000000000010000000100000011001100000000001000110000011001011011100000000011001101000000000000000100000001000000110011000000000010001100000110010110111000000000110011010000000000000001000000010000001100110000000000100011000001100101101110000000001100110100000000000000010000000100000011001100000000001000110000011001011011100000000011001101000000000000000100000001000000110011000000000010001100000110010110111000000000110011010000000000000001000000010000001100110000000000100011000001100101101110000000001100110100000000000000010000000100000011001100000000001000110000011001011011100000000011001101000000000000000100000001000000110011000000000010001100000110010110111</data>
          <extradata>1111111111111111T111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111</extradata>
        </log>
      </trigger>
    </signal_set>
  </instance>
  <mnemonics/>
  <static_plugin_mnemonics/>
</session>
