Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Tue Mar 29 12:50:30 2016
| Host         : mike-HP-Z600-Workstation running 64-bit elementary OS Freya
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file linebuffer_test_wrapper_timing_summary_routed.rpt -rpx linebuffer_test_wrapper_timing_summary_routed.rpx
| Design       : linebuffer_test_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 194 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.299        0.000                      0                25420        0.024        0.000                      0                25420        2.000        0.000                       0                 10466  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                  ------------         ----------      --------------
clk                                                                    {0.000 4.000}        8.000           125.000         
  clk_out1_linebuffer_test_clk_wiz_0_0                                 {0.000 19.862}       39.724          25.174          
  clkfbout_linebuffer_test_clk_wiz_0_0                                 {0.000 28.000}       56.000          17.857          
clk_fpga_0                                                             {0.000 5.000}        10.000          100.000         
dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK      {0.000 15.000}       30.000          33.333          
  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {0.000 30.000}       60.000          16.667          
sys_clk_pin                                                            {0.000 4.000}        8.000           125.000         
  clk_out1_linebuffer_test_clk_wiz_0_0_1                               {0.000 19.862}       39.724          25.174          
  clkfbout_linebuffer_test_clk_wiz_0_0_1                               {0.000 28.000}       56.000          17.857          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                                                      2.000        0.000                       0                     1  
  clk_out1_linebuffer_test_clk_wiz_0_0                                      32.956        0.000                      0                  599        0.175        0.000                      0                  599       19.362        0.000                       0                   196  
  clkfbout_linebuffer_test_clk_wiz_0_0                                                                                                                                                                                  44.000        0.000                       0                     3  
clk_fpga_0                                                                   0.299        0.000                      0                23634        0.024        0.000                      0                23634        3.750        0.000                       0                  9994  
dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK           22.721        0.000                      0                  531        0.122        0.000                      0                  531       13.750        0.000                       0                   270  
  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE       58.865        0.000                      0                    1        0.266        0.000                      0                    1       29.500        0.000                       0                     2  
sys_clk_pin                                                                                                                                                                                                              2.000        0.000                       0                     1  
  clk_out1_linebuffer_test_clk_wiz_0_0_1                                    32.958        0.000                      0                  599        0.175        0.000                      0                  599       19.362        0.000                       0                   196  
  clkfbout_linebuffer_test_clk_wiz_0_0_1                                                                                                                                                                                44.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                           To Clock                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                           --------                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_linebuffer_test_clk_wiz_0_0_1                               clk_out1_linebuffer_test_clk_wiz_0_0                                      32.956        0.000                      0                  599        0.030        0.000                      0                  599  
dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK         56.356        0.000                      0                   18        0.215        0.000                      0                   18  
clk_out1_linebuffer_test_clk_wiz_0_0                                 clk_out1_linebuffer_test_clk_wiz_0_0_1                                    32.956        0.000                      0                  599        0.030        0.000                      0                  599  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                         From Clock                                                         To Clock                                                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                         ----------                                                         --------                                                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                  clk_fpga_0                                                         clk_fpga_0                                                               2.939        0.000                      0                  535        0.193        0.000                      0                  535  
**async_default**                                                  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK       23.134        0.000                      0                  102        0.381        0.000                      0                  102  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_linebuffer_test_clk_wiz_0_0
  To Clock:  clk_out1_linebuffer_test_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       32.956ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.362ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.956ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.295ns  (logic 2.224ns (35.331%)  route 4.071ns (64.669%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 38.394 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.661    -0.698    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y50         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.242 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/Q
                         net (fo=9, routed)           0.704     0.463    linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]
    SLICE_X32Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.120 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.120    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_8_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.237 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.237    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_21_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.354 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.354    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.677 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/O[1]
                         net (fo=1, routed)           0.959     2.636    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_6
    SLICE_X34Y51         LUT4 (Prop_lut4_I0_O)        0.306     2.942 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_15/O
                         net (fo=1, routed)           0.593     3.535    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_15_n_0
    SLICE_X34Y52         LUT6 (Prop_lut6_I4_O)        0.124     3.659 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7/O
                         net (fo=1, routed)           0.815     4.474    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7_n_0
    SLICE_X34Y50         LUT4 (Prop_lut4_I1_O)        0.124     4.598 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          0.999     5.597    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X32Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.502    38.394    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[0]/C
                         clock pessimism              0.473    38.867    
                         clock uncertainty           -0.145    38.722    
    SLICE_X32Y42         FDRE (Setup_fdre_C_CE)      -0.169    38.553    linebuffer_test_i/o_buf_controller/inst/addr_reg[0]
  -------------------------------------------------------------------
                         required time                         38.553    
                         arrival time                          -5.597    
  -------------------------------------------------------------------
                         slack                                 32.956    

Slack (MET) :             32.956ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.295ns  (logic 2.224ns (35.331%)  route 4.071ns (64.669%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 38.394 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.661    -0.698    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y50         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.242 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/Q
                         net (fo=9, routed)           0.704     0.463    linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]
    SLICE_X32Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.120 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.120    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_8_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.237 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.237    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_21_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.354 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.354    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.677 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/O[1]
                         net (fo=1, routed)           0.959     2.636    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_6
    SLICE_X34Y51         LUT4 (Prop_lut4_I0_O)        0.306     2.942 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_15/O
                         net (fo=1, routed)           0.593     3.535    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_15_n_0
    SLICE_X34Y52         LUT6 (Prop_lut6_I4_O)        0.124     3.659 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7/O
                         net (fo=1, routed)           0.815     4.474    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7_n_0
    SLICE_X34Y50         LUT4 (Prop_lut4_I1_O)        0.124     4.598 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          0.999     5.597    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X32Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.502    38.394    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[1]/C
                         clock pessimism              0.473    38.867    
                         clock uncertainty           -0.145    38.722    
    SLICE_X32Y42         FDRE (Setup_fdre_C_CE)      -0.169    38.553    linebuffer_test_i/o_buf_controller/inst/addr_reg[1]
  -------------------------------------------------------------------
                         required time                         38.553    
                         arrival time                          -5.597    
  -------------------------------------------------------------------
                         slack                                 32.956    

Slack (MET) :             32.956ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.295ns  (logic 2.224ns (35.331%)  route 4.071ns (64.669%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 38.394 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.661    -0.698    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y50         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.242 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/Q
                         net (fo=9, routed)           0.704     0.463    linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]
    SLICE_X32Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.120 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.120    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_8_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.237 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.237    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_21_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.354 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.354    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.677 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/O[1]
                         net (fo=1, routed)           0.959     2.636    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_6
    SLICE_X34Y51         LUT4 (Prop_lut4_I0_O)        0.306     2.942 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_15/O
                         net (fo=1, routed)           0.593     3.535    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_15_n_0
    SLICE_X34Y52         LUT6 (Prop_lut6_I4_O)        0.124     3.659 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7/O
                         net (fo=1, routed)           0.815     4.474    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7_n_0
    SLICE_X34Y50         LUT4 (Prop_lut4_I1_O)        0.124     4.598 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          0.999     5.597    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X32Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.502    38.394    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[2]/C
                         clock pessimism              0.473    38.867    
                         clock uncertainty           -0.145    38.722    
    SLICE_X32Y42         FDRE (Setup_fdre_C_CE)      -0.169    38.553    linebuffer_test_i/o_buf_controller/inst/addr_reg[2]
  -------------------------------------------------------------------
                         required time                         38.553    
                         arrival time                          -5.597    
  -------------------------------------------------------------------
                         slack                                 32.956    

Slack (MET) :             32.956ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.295ns  (logic 2.224ns (35.331%)  route 4.071ns (64.669%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 38.394 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.661    -0.698    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y50         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.242 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/Q
                         net (fo=9, routed)           0.704     0.463    linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]
    SLICE_X32Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.120 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.120    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_8_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.237 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.237    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_21_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.354 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.354    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.677 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/O[1]
                         net (fo=1, routed)           0.959     2.636    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_6
    SLICE_X34Y51         LUT4 (Prop_lut4_I0_O)        0.306     2.942 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_15/O
                         net (fo=1, routed)           0.593     3.535    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_15_n_0
    SLICE_X34Y52         LUT6 (Prop_lut6_I4_O)        0.124     3.659 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7/O
                         net (fo=1, routed)           0.815     4.474    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7_n_0
    SLICE_X34Y50         LUT4 (Prop_lut4_I1_O)        0.124     4.598 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          0.999     5.597    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X32Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.502    38.394    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[3]/C
                         clock pessimism              0.473    38.867    
                         clock uncertainty           -0.145    38.722    
    SLICE_X32Y42         FDRE (Setup_fdre_C_CE)      -0.169    38.553    linebuffer_test_i/o_buf_controller/inst/addr_reg[3]
  -------------------------------------------------------------------
                         required time                         38.553    
                         arrival time                          -5.597    
  -------------------------------------------------------------------
                         slack                                 32.956    

Slack (MET) :             32.971ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.045ns  (logic 0.952ns (15.750%)  route 5.093ns (84.250%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 38.432 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.661    -0.698    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y50         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.242 f  linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/Q
                         net (fo=10, routed)          0.850     0.609    linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]
    SLICE_X35Y50         LUT5 (Prop_lut5_I2_O)        0.124     0.733 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_13/O
                         net (fo=2, routed)           0.808     1.541    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_13_n_0
    SLICE_X34Y51         LUT5 (Prop_lut5_I0_O)        0.124     1.665 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4/O
                         net (fo=3, routed)           0.673     2.338    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4_n_0
    SLICE_X35Y50         LUT2 (Prop_lut2_I0_O)        0.124     2.462 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_1/O
                         net (fo=37, routed)          2.022     4.484    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/pwropt
    SLICE_X35Y42         LUT3 (Prop_lut3_I2_O)        0.124     4.608 r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.739     5.347    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_1
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.541    38.432    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.473    38.906    
                         clock uncertainty           -0.145    38.761    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.318    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         38.318    
                         arrival time                          -5.347    
  -------------------------------------------------------------------
                         slack                                 32.971    

Slack (MET) :             33.059ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.952ns  (logic 0.952ns (15.995%)  route 5.000ns (84.005%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 38.427 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.661    -0.698    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y50         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.242 f  linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/Q
                         net (fo=10, routed)          0.850     0.609    linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]
    SLICE_X35Y50         LUT5 (Prop_lut5_I2_O)        0.124     0.733 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_13/O
                         net (fo=2, routed)           0.808     1.541    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_13_n_0
    SLICE_X34Y51         LUT5 (Prop_lut5_I0_O)        0.124     1.665 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4/O
                         net (fo=3, routed)           0.673     2.338    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4_n_0
    SLICE_X35Y50         LUT2 (Prop_lut2_I0_O)        0.124     2.462 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_1/O
                         net (fo=37, routed)          1.728     4.190    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/pwropt
    SLICE_X35Y42         LUT3 (Prop_lut3_I2_O)        0.124     4.314 r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_9/O
                         net (fo=1, routed)           0.940     5.254    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_5
    RAMB36_X2Y6          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.536    38.427    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.473    38.901    
                         clock uncertainty           -0.145    38.756    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.313    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         38.313    
                         arrival time                          -5.254    
  -------------------------------------------------------------------
                         slack                                 33.059    

Slack (MET) :             33.111ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.140ns  (logic 2.224ns (36.219%)  route 3.916ns (63.781%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.395 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.661    -0.698    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y50         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.242 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/Q
                         net (fo=9, routed)           0.704     0.463    linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]
    SLICE_X32Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.120 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.120    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_8_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.237 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.237    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_21_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.354 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.354    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.677 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/O[1]
                         net (fo=1, routed)           0.959     2.636    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_6
    SLICE_X34Y51         LUT4 (Prop_lut4_I0_O)        0.306     2.942 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_15/O
                         net (fo=1, routed)           0.593     3.535    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_15_n_0
    SLICE_X34Y52         LUT6 (Prop_lut6_I4_O)        0.124     3.659 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7/O
                         net (fo=1, routed)           0.815     4.474    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7_n_0
    SLICE_X34Y50         LUT4 (Prop_lut4_I1_O)        0.124     4.598 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          0.845     5.443    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X32Y43         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.503    38.395    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y43         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[4]/C
                         clock pessimism              0.473    38.868    
                         clock uncertainty           -0.145    38.723    
    SLICE_X32Y43         FDRE (Setup_fdre_C_CE)      -0.169    38.554    linebuffer_test_i/o_buf_controller/inst/addr_reg[4]
  -------------------------------------------------------------------
                         required time                         38.554    
                         arrival time                          -5.443    
  -------------------------------------------------------------------
                         slack                                 33.111    

Slack (MET) :             33.111ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.140ns  (logic 2.224ns (36.219%)  route 3.916ns (63.781%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.395 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.661    -0.698    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y50         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.242 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/Q
                         net (fo=9, routed)           0.704     0.463    linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]
    SLICE_X32Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.120 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.120    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_8_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.237 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.237    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_21_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.354 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.354    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.677 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/O[1]
                         net (fo=1, routed)           0.959     2.636    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_6
    SLICE_X34Y51         LUT4 (Prop_lut4_I0_O)        0.306     2.942 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_15/O
                         net (fo=1, routed)           0.593     3.535    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_15_n_0
    SLICE_X34Y52         LUT6 (Prop_lut6_I4_O)        0.124     3.659 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7/O
                         net (fo=1, routed)           0.815     4.474    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7_n_0
    SLICE_X34Y50         LUT4 (Prop_lut4_I1_O)        0.124     4.598 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          0.845     5.443    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X32Y43         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.503    38.395    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y43         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[5]/C
                         clock pessimism              0.473    38.868    
                         clock uncertainty           -0.145    38.723    
    SLICE_X32Y43         FDRE (Setup_fdre_C_CE)      -0.169    38.554    linebuffer_test_i/o_buf_controller/inst/addr_reg[5]
  -------------------------------------------------------------------
                         required time                         38.554    
                         arrival time                          -5.443    
  -------------------------------------------------------------------
                         slack                                 33.111    

Slack (MET) :             33.111ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.140ns  (logic 2.224ns (36.219%)  route 3.916ns (63.781%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.395 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.661    -0.698    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y50         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.242 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/Q
                         net (fo=9, routed)           0.704     0.463    linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]
    SLICE_X32Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.120 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.120    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_8_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.237 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.237    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_21_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.354 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.354    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.677 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/O[1]
                         net (fo=1, routed)           0.959     2.636    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_6
    SLICE_X34Y51         LUT4 (Prop_lut4_I0_O)        0.306     2.942 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_15/O
                         net (fo=1, routed)           0.593     3.535    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_15_n_0
    SLICE_X34Y52         LUT6 (Prop_lut6_I4_O)        0.124     3.659 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7/O
                         net (fo=1, routed)           0.815     4.474    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7_n_0
    SLICE_X34Y50         LUT4 (Prop_lut4_I1_O)        0.124     4.598 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          0.845     5.443    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X32Y43         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.503    38.395    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y43         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[6]/C
                         clock pessimism              0.473    38.868    
                         clock uncertainty           -0.145    38.723    
    SLICE_X32Y43         FDRE (Setup_fdre_C_CE)      -0.169    38.554    linebuffer_test_i/o_buf_controller/inst/addr_reg[6]
  -------------------------------------------------------------------
                         required time                         38.554    
                         arrival time                          -5.443    
  -------------------------------------------------------------------
                         slack                                 33.111    

Slack (MET) :             33.111ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.140ns  (logic 2.224ns (36.219%)  route 3.916ns (63.781%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.395 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.661    -0.698    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y50         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.242 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/Q
                         net (fo=9, routed)           0.704     0.463    linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]
    SLICE_X32Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.120 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.120    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_8_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.237 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.237    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_21_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.354 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.354    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.677 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/O[1]
                         net (fo=1, routed)           0.959     2.636    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_6
    SLICE_X34Y51         LUT4 (Prop_lut4_I0_O)        0.306     2.942 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_15/O
                         net (fo=1, routed)           0.593     3.535    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_15_n_0
    SLICE_X34Y52         LUT6 (Prop_lut6_I4_O)        0.124     3.659 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7/O
                         net (fo=1, routed)           0.815     4.474    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7_n_0
    SLICE_X34Y50         LUT4 (Prop_lut4_I1_O)        0.124     4.598 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          0.845     5.443    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X32Y43         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.503    38.395    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y43         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[7]/C
                         clock pessimism              0.473    38.868    
                         clock uncertainty           -0.145    38.723    
    SLICE_X32Y43         FDRE (Setup_fdre_C_CE)      -0.169    38.554    linebuffer_test_i/o_buf_controller/inst/addr_reg[7]
  -------------------------------------------------------------------
                         required time                         38.554    
                         arrival time                          -5.443    
  -------------------------------------------------------------------
                         slack                                 33.111    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/test_pattern_generator_0/inst/hsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.296%)  route 0.122ns (39.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.566    -0.495    linebuffer_test_i/test_pattern_generator_0/inst/clk
    SLICE_X29Y2          FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.354 f  linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[8]/Q
                         net (fo=5, routed)           0.122    -0.231    linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[8]
    SLICE_X28Y2          LUT6 (Prop_lut6_I3_O)        0.045    -0.186 r  linebuffer_test_i/test_pattern_generator_0/inst/hsync_i_1/O
                         net (fo=1, routed)           0.000    -0.186    linebuffer_test_i/test_pattern_generator_0/inst/hsync0
    SLICE_X28Y2          FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.834    -0.729    linebuffer_test_i/test_pattern_generator_0/inst/clk
    SLICE_X28Y2          FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/hsync_reg/C
                         clock pessimism              0.247    -0.482    
    SLICE_X28Y2          FDRE (Hold_fdre_C_D)         0.120    -0.362    linebuffer_test_i/test_pattern_generator_0/inst/hsync_reg
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/next_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_buf_controller/inst/addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.563    -0.498    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X25Y2          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/next_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  linebuffer_test_i/i_buf_controller/inst/next_addr_reg[6]/Q
                         net (fo=2, routed)           0.122    -0.235    linebuffer_test_i/i_buf_controller/inst/next_addr_reg[6]
    SLICE_X24Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.830    -0.733    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X24Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/addr_reg[6]/C
                         clock pessimism              0.250    -0.483    
    SLICE_X24Y3          FDRE (Hold_fdre_C_D)         0.060    -0.423    linebuffer_test_i/i_buf_controller/inst/addr_reg[6]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/next_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_buf_controller/inst/addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.343%)  route 0.128ns (47.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.563    -0.498    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X25Y1          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/next_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  linebuffer_test_i/i_buf_controller/inst/next_addr_reg[3]/Q
                         net (fo=2, routed)           0.128    -0.228    linebuffer_test_i/i_buf_controller/inst/next_addr_reg[3]
    SLICE_X24Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.830    -0.733    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X24Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/addr_reg[3]/C
                         clock pessimism              0.250    -0.483    
    SLICE_X24Y3          FDRE (Hold_fdre_C_D)         0.063    -0.420    linebuffer_test_i/i_buf_controller/inst/addr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 linebuffer_test_i/test_pattern_generator_0/inst/r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_buf_controller/inst/o_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.225%)  route 0.144ns (46.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.566    -0.495    linebuffer_test_i/test_pattern_generator_0/inst/clk
    SLICE_X28Y1          FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.164    -0.331 r  linebuffer_test_i/test_pattern_generator_0/inst/r_reg[0]/Q
                         net (fo=8, routed)           0.144    -0.187    linebuffer_test_i/i_buf_controller/inst/i_data[4]
    SLICE_X26Y0          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.834    -0.729    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X26Y0          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[4]/C
                         clock pessimism              0.269    -0.460    
    SLICE_X26Y0          FDRE (Hold_fdre_C_D)         0.075    -0.385    linebuffer_test_i/i_buf_controller/inst/o_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/h_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_buf_controller/inst/h_count_stop_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.250ns (65.483%)  route 0.132ns (34.517%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.565    -0.496    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X26Y5          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  linebuffer_test_i/i_buf_controller/inst/h_count_reg[11]/Q
                         net (fo=4, routed)           0.132    -0.223    linebuffer_test_i/i_buf_controller/inst/h_count_reg[11]
    SLICE_X28Y5          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.114 r  linebuffer_test_i/i_buf_controller/inst/h_count_stop_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.114    linebuffer_test_i/i_buf_controller/inst/p_1_in[11]
    SLICE_X28Y5          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/h_count_stop_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.833    -0.730    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X28Y5          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/h_count_stop_reg[11]/C
                         clock pessimism              0.269    -0.461    
    SLICE_X28Y5          FDRE (Hold_fdre_C_D)         0.134    -0.327    linebuffer_test_i/i_buf_controller/inst/h_count_stop_reg[11]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/o_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_buf_controller/inst/o_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.128ns (61.707%)  route 0.079ns (38.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.566    -0.495    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X26Y0          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y0          FDRE (Prop_fdre_C_Q)         0.128    -0.367 r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[4]/Q
                         net (fo=2, routed)           0.079    -0.287    linebuffer_test_i/i_buf_controller/inst/o_data[4]
    SLICE_X26Y0          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.834    -0.729    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X26Y0          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[12]/C
                         clock pessimism              0.234    -0.495    
    SLICE_X26Y0          FDRE (Hold_fdre_C_D)        -0.007    -0.502    linebuffer_test_i/i_buf_controller/inst/o_data_reg[12]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_buf_controller/inst/h_count_stop_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.250ns (65.174%)  route 0.134ns (34.826%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.565    -0.496    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X26Y4          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  linebuffer_test_i/i_buf_controller/inst/h_count_reg[7]/Q
                         net (fo=4, routed)           0.134    -0.221    linebuffer_test_i/i_buf_controller/inst/h_count_reg[7]
    SLICE_X28Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.112 r  linebuffer_test_i/i_buf_controller/inst/h_count_stop_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.112    linebuffer_test_i/i_buf_controller/inst/p_1_in[7]
    SLICE_X28Y4          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/h_count_stop_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.833    -0.730    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X28Y4          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/h_count_stop_reg[7]/C
                         clock pessimism              0.269    -0.461    
    SLICE_X28Y4          FDRE (Hold_fdre_C_D)         0.134    -0.327    linebuffer_test_i/i_buf_controller/inst/h_count_stop_reg[7]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/we_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.911%)  route 0.231ns (62.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.687ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.565    -0.496    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X27Y4          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/we_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  linebuffer_test_i/i_buf_controller/inst/we_reg/Q
                         net (fo=4, routed)           0.231    -0.124    linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/web[1]
    RAMB36_X1Y0          RAMB36E1                                     r  linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.876    -0.687    linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y0          RAMB36E1                                     r  linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.250    -0.436    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.096    -0.340    linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_buf_controller/inst/h_count_stop_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.250ns (64.729%)  route 0.136ns (35.271%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.565    -0.496    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X26Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  linebuffer_test_i/i_buf_controller/inst/h_count_reg[3]/Q
                         net (fo=4, routed)           0.136    -0.219    linebuffer_test_i/i_buf_controller/inst/h_count_reg[3]
    SLICE_X28Y3          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.110 r  linebuffer_test_i/i_buf_controller/inst/h_count_stop_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.110    linebuffer_test_i/i_buf_controller/inst/p_1_in[3]
    SLICE_X28Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/h_count_stop_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.833    -0.730    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X28Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/h_count_stop_reg[3]/C
                         clock pessimism              0.269    -0.461    
    SLICE_X28Y3          FDRE (Hold_fdre_C_D)         0.134    -0.327    linebuffer_test_i/i_buf_controller/inst/h_count_stop_reg[3]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.164ns (34.261%)  route 0.315ns (65.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.689ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.565    -0.496    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y44         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[10]/Q
                         net (fo=9, routed)           0.315    -0.017    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X1Y8          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.874    -0.689    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.269    -0.419    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.236    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.219    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_linebuffer_test_clk_wiz_0_0
Waveform(ns):       { 0.000 19.862 }
Period(ns):         39.724
Sources:            { linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.724      37.148     RAMB36_X1Y1      linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.724      37.148     RAMB36_X1Y6      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.724      37.148     RAMB36_X1Y8      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.724      37.148     RAMB36_X2Y6      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.724      37.148     RAMB36_X2Y9      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.724      37.148     RAMB36_X1Y9      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.724      37.148     RAMB36_X2Y8      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.724      37.148     RAMB36_X2Y7      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.724      37.148     RAMB36_X1Y7      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.724      37.148     RAMB36_X1Y0      linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.724      173.636    MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X32Y44     linebuffer_test_i/o_buf_controller/inst/addr_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X32Y44     linebuffer_test_i/o_buf_controller/inst/addr_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X33Y50     linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X33Y52     linebuffer_test_i/o_buf_controller/inst/h_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X33Y52     linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X33Y50     linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X33Y50     linebuffer_test_i/o_buf_controller/inst/h_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X33Y50     linebuffer_test_i/o_buf_controller/inst/h_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X33Y51     linebuffer_test_i/o_buf_controller/inst/h_count_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X33Y51     linebuffer_test_i/o_buf_controller/inst/h_count_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X32Y44     linebuffer_test_i/o_buf_controller/inst/addr_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X32Y44     linebuffer_test_i/o_buf_controller/inst/addr_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X33Y50     linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X33Y52     linebuffer_test_i/o_buf_controller/inst/h_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X33Y52     linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X33Y53     linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X33Y50     linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X33Y50     linebuffer_test_i/o_buf_controller/inst/h_count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X33Y50     linebuffer_test_i/o_buf_controller/inst/h_count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X33Y51     linebuffer_test_i/o_buf_controller/inst/h_count_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_linebuffer_test_clk_wiz_0_0
  To Clock:  clkfbout_linebuffer_test_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       44.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_linebuffer_test_clk_wiz_0_0
Waveform(ns):       { 0.000 28.000 }
Period(ns):         56.000
Sources:            { linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         56.000      53.845     BUFGCTRL_X0Y17   linebuffer_test_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         56.000      54.751     MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         56.000      54.751     MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       56.000      44.000     MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       56.000      157.360    MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.299ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.299ns  (required time - arrival time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_zero_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.085ns  (logic 3.066ns (33.749%)  route 6.019ns (66.251%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 12.759 - 10.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9996, routed)        1.754     3.062    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X40Y46         FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.419     3.481 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands_reg[4]/Q
                         net (fo=5, routed)           0.853     4.334    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[7][4]
    SLICE_X40Y45         LUT3 (Prop_lut3_I0_O)        0.299     4.633 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_23/O
                         net (fo=1, routed)           0.000     4.633    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_23_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.183 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_21/CO[3]
                         net (fo=1, routed)           0.902     6.085    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/last_incr_split0
    SLICE_X41Y45         LUT5 (Prop_lut5_I3_O)        0.124     6.209 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_20/O
                         net (fo=1, routed)           0.263     6.472    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_20_n_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I5_O)        0.124     6.596 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_11__1/O
                         net (fo=3, routed)           0.459     7.055    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_11__1_n_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.179 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arlen[4]_INST_0_i_8/O
                         net (fo=15, routed)          0.513     7.692    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/gpr1.dout_i_reg[7]_2
    SLICE_X41Y43         LUT5 (Prop_lut5_I3_O)        0.124     7.816 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arlen[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.569     8.384    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue_n_41
    SLICE_X40Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.891 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/m_axi_arlen[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.891    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/m_axi_arlen[0]_INST_0_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.113 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/m_axi_arlen[4]_INST_0/O[0]
                         net (fo=3, routed)           0.831     9.944    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_arlen[4]
    SLICE_X41Y46         LUT4 (Prop_lut4_I0_O)        0.299    10.243 f  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst_i_3/O
                         net (fo=4, routed)           0.378    10.621    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/S_AXI_ALEN_Q_reg[6]
    SLICE_X41Y47         LUT6 (Prop_lut6_I4_O)        0.124    10.745 f  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/brst_zero_i_2/O
                         net (fo=3, routed)           0.737    11.483    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/ar_active_reg_1
    SLICE_X40Y50         LUT4 (Prop_lut4_I3_O)        0.150    11.633 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_zero_i_1/O
                         net (fo=1, routed)           0.514    12.147    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_zero_i_1_n_0
    SLICE_X41Y50         FDRE                                         r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_zero_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9996, routed)        1.567    12.759    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X41Y50         FDRE                                         r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_zero_reg/C
                         clock pessimism              0.116    12.875    
                         clock uncertainty           -0.154    12.721    
    SLICE_X41Y50         FDRE (Setup_fdre_C_D)       -0.275    12.446    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_zero_reg
  -------------------------------------------------------------------
                         required time                         12.446    
                         arrival time                         -12.147    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.466ns  (required time - arrival time)
  Source:                 linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.055ns  (logic 1.946ns (21.492%)  route 7.109ns (78.508%))
  Logic Levels:           9  (LUT3=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9996, routed)        1.672     2.980    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X31Y10         FDRE                                         r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.419     3.399 f  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/Q
                         net (fo=4, routed)           0.967     4.366    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/goreg_dm.dout_i_reg[25][1]
    SLICE_X31Y11         LUT5 (Prop_lut5_I1_O)        0.327     4.693 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_4/O
                         net (fo=4, routed)           0.670     5.363    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_4_n_0
    SLICE_X29Y10         LUT5 (Prop_lut5_I2_O)        0.332     5.695 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1/O
                         net (fo=1, routed)           0.446     6.142    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1_n_0
    SLICE_X30Y9          LUT6 (Prop_lut6_I2_O)        0.124     6.266 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0/O
                         net (fo=8, routed)           0.822     7.088    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[9]
    SLICE_X29Y8          LUT6 (Prop_lut6_I1_O)        0.124     7.212 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.884     8.096    linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X16Y10         LUT6 (Prop_lut6_I1_O)        0.124     8.220 r  linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=22, routed)          0.672     8.892    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X13Y11         LUT6 (Prop_lut6_I1_O)        0.124     9.016 r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_6/O
                         net (fo=17, routed)          0.648     9.664    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_reg_0
    SLICE_X9Y14          LUT5 (Prop_lut5_I4_O)        0.124     9.788 r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_1/O
                         net (fo=13, routed)          0.756    10.544    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_251_in
    SLICE_X9Y11          LUT3 (Prop_lut3_I1_O)        0.124    10.668 r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_1/O
                         net (fo=35, routed)          0.712    11.380    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/sig_last_reg_out_reg
    SLICE_X13Y15         LUT6 (Prop_lut6_I2_O)        0.124    11.504 r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q[4]_i_1/O
                         net (fo=5, routed)           0.531    12.035    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q
    SLICE_X12Y15         FDRE                                         r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9996, routed)        1.501    12.693    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_ready_i_reg
    SLICE_X12Y15         FDRE                                         r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[0]/C
                         clock pessimism              0.130    12.823    
                         clock uncertainty           -0.154    12.669    
    SLICE_X12Y15         FDRE (Setup_fdre_C_CE)      -0.169    12.500    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         12.500    
                         arrival time                         -12.035    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.466ns  (required time - arrival time)
  Source:                 linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.055ns  (logic 1.946ns (21.492%)  route 7.109ns (78.508%))
  Logic Levels:           9  (LUT3=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9996, routed)        1.672     2.980    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X31Y10         FDRE                                         r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.419     3.399 f  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/Q
                         net (fo=4, routed)           0.967     4.366    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/goreg_dm.dout_i_reg[25][1]
    SLICE_X31Y11         LUT5 (Prop_lut5_I1_O)        0.327     4.693 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_4/O
                         net (fo=4, routed)           0.670     5.363    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_4_n_0
    SLICE_X29Y10         LUT5 (Prop_lut5_I2_O)        0.332     5.695 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1/O
                         net (fo=1, routed)           0.446     6.142    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1_n_0
    SLICE_X30Y9          LUT6 (Prop_lut6_I2_O)        0.124     6.266 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0/O
                         net (fo=8, routed)           0.822     7.088    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[9]
    SLICE_X29Y8          LUT6 (Prop_lut6_I1_O)        0.124     7.212 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.884     8.096    linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X16Y10         LUT6 (Prop_lut6_I1_O)        0.124     8.220 r  linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=22, routed)          0.672     8.892    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X13Y11         LUT6 (Prop_lut6_I1_O)        0.124     9.016 r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_6/O
                         net (fo=17, routed)          0.648     9.664    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_reg_0
    SLICE_X9Y14          LUT5 (Prop_lut5_I4_O)        0.124     9.788 r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_1/O
                         net (fo=13, routed)          0.756    10.544    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_251_in
    SLICE_X9Y11          LUT3 (Prop_lut3_I1_O)        0.124    10.668 r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_1/O
                         net (fo=35, routed)          0.712    11.380    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/sig_last_reg_out_reg
    SLICE_X13Y15         LUT6 (Prop_lut6_I2_O)        0.124    11.504 r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q[4]_i_1/O
                         net (fo=5, routed)           0.531    12.035    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q
    SLICE_X12Y15         FDRE                                         r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9996, routed)        1.501    12.693    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_ready_i_reg
    SLICE_X12Y15         FDRE                                         r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[1]/C
                         clock pessimism              0.130    12.823    
                         clock uncertainty           -0.154    12.669    
    SLICE_X12Y15         FDRE (Setup_fdre_C_CE)      -0.169    12.500    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         12.500    
                         arrival time                         -12.035    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.466ns  (required time - arrival time)
  Source:                 linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.055ns  (logic 1.946ns (21.492%)  route 7.109ns (78.508%))
  Logic Levels:           9  (LUT3=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9996, routed)        1.672     2.980    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X31Y10         FDRE                                         r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.419     3.399 f  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/Q
                         net (fo=4, routed)           0.967     4.366    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/goreg_dm.dout_i_reg[25][1]
    SLICE_X31Y11         LUT5 (Prop_lut5_I1_O)        0.327     4.693 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_4/O
                         net (fo=4, routed)           0.670     5.363    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_4_n_0
    SLICE_X29Y10         LUT5 (Prop_lut5_I2_O)        0.332     5.695 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1/O
                         net (fo=1, routed)           0.446     6.142    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1_n_0
    SLICE_X30Y9          LUT6 (Prop_lut6_I2_O)        0.124     6.266 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0/O
                         net (fo=8, routed)           0.822     7.088    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[9]
    SLICE_X29Y8          LUT6 (Prop_lut6_I1_O)        0.124     7.212 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.884     8.096    linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X16Y10         LUT6 (Prop_lut6_I1_O)        0.124     8.220 r  linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=22, routed)          0.672     8.892    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X13Y11         LUT6 (Prop_lut6_I1_O)        0.124     9.016 r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_6/O
                         net (fo=17, routed)          0.648     9.664    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_reg_0
    SLICE_X9Y14          LUT5 (Prop_lut5_I4_O)        0.124     9.788 r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_1/O
                         net (fo=13, routed)          0.756    10.544    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_251_in
    SLICE_X9Y11          LUT3 (Prop_lut3_I1_O)        0.124    10.668 r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_1/O
                         net (fo=35, routed)          0.712    11.380    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/sig_last_reg_out_reg
    SLICE_X13Y15         LUT6 (Prop_lut6_I2_O)        0.124    11.504 r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q[4]_i_1/O
                         net (fo=5, routed)           0.531    12.035    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q
    SLICE_X12Y15         FDRE                                         r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9996, routed)        1.501    12.693    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_ready_i_reg
    SLICE_X12Y15         FDRE                                         r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[2]/C
                         clock pessimism              0.130    12.823    
                         clock uncertainty           -0.154    12.669    
    SLICE_X12Y15         FDRE (Setup_fdre_C_CE)      -0.169    12.500    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         12.500    
                         arrival time                         -12.035    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.466ns  (required time - arrival time)
  Source:                 linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.055ns  (logic 1.946ns (21.492%)  route 7.109ns (78.508%))
  Logic Levels:           9  (LUT3=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9996, routed)        1.672     2.980    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X31Y10         FDRE                                         r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.419     3.399 f  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/Q
                         net (fo=4, routed)           0.967     4.366    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/goreg_dm.dout_i_reg[25][1]
    SLICE_X31Y11         LUT5 (Prop_lut5_I1_O)        0.327     4.693 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_4/O
                         net (fo=4, routed)           0.670     5.363    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_4_n_0
    SLICE_X29Y10         LUT5 (Prop_lut5_I2_O)        0.332     5.695 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1/O
                         net (fo=1, routed)           0.446     6.142    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1_n_0
    SLICE_X30Y9          LUT6 (Prop_lut6_I2_O)        0.124     6.266 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0/O
                         net (fo=8, routed)           0.822     7.088    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[9]
    SLICE_X29Y8          LUT6 (Prop_lut6_I1_O)        0.124     7.212 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.884     8.096    linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X16Y10         LUT6 (Prop_lut6_I1_O)        0.124     8.220 r  linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=22, routed)          0.672     8.892    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X13Y11         LUT6 (Prop_lut6_I1_O)        0.124     9.016 r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_6/O
                         net (fo=17, routed)          0.648     9.664    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_reg_0
    SLICE_X9Y14          LUT5 (Prop_lut5_I4_O)        0.124     9.788 r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_1/O
                         net (fo=13, routed)          0.756    10.544    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_251_in
    SLICE_X9Y11          LUT3 (Prop_lut3_I1_O)        0.124    10.668 r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_1/O
                         net (fo=35, routed)          0.712    11.380    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/sig_last_reg_out_reg
    SLICE_X13Y15         LUT6 (Prop_lut6_I2_O)        0.124    11.504 r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q[4]_i_1/O
                         net (fo=5, routed)           0.531    12.035    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q
    SLICE_X12Y15         FDRE                                         r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9996, routed)        1.501    12.693    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_ready_i_reg
    SLICE_X12Y15         FDRE                                         r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[3]/C
                         clock pessimism              0.130    12.823    
                         clock uncertainty           -0.154    12.669    
    SLICE_X12Y15         FDRE (Setup_fdre_C_CE)      -0.169    12.500    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         12.500    
                         arrival time                         -12.035    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.547ns  (required time - arrival time)
  Source:                 linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.345ns  (logic 2.987ns (31.963%)  route 6.358ns (68.037%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 12.767 - 10.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9996, routed)        1.675     2.983    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X35Y1          FDRE                                         r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDRE (Prop_fdre_C_Q)         0.456     3.439 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands_reg[0]/Q
                         net (fo=9, routed)           1.176     4.615    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[7][0]
    SLICE_X34Y1          LUT6 (Prop_lut6_I1_O)        0.124     4.739 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_24/O
                         net (fo=1, routed)           0.000     4.739    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_24_n_0
    SLICE_X34Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.252 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_21/CO[3]
                         net (fo=1, routed)           0.749     6.001    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/last_incr_split0
    SLICE_X34Y3          LUT5 (Prop_lut5_I3_O)        0.124     6.125 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_20/O
                         net (fo=1, routed)           0.165     6.290    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_20_n_0
    SLICE_X34Y3          LUT6 (Prop_lut6_I5_O)        0.124     6.414 f  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_11__1/O
                         net (fo=3, routed)           0.378     6.792    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_11__1_n_0
    SLICE_X34Y3          LUT6 (Prop_lut6_I0_O)        0.124     6.916 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arlen[4]_INST_0_i_8/O
                         net (fo=15, routed)          0.555     7.471    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/gpr1.dout_i_reg[7]_2
    SLICE_X33Y3          LUT5 (Prop_lut5_I3_O)        0.124     7.595 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arlen[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.521     8.116    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue_n_41
    SLICE_X33Y1          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     8.712 f  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/m_axi_arlen[0]_INST_0/O[3]
                         net (fo=6, routed)           0.911     9.623    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_arlen[3]
    SLICE_X36Y3          LUT3 (Prop_lut3_I0_O)        0.306     9.929 f  linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst_i_4/O
                         net (fo=2, routed)           0.643    10.571    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst_i_4_n_0
    SLICE_X39Y4          LUT6 (Prop_lut6_I0_O)        0.124    10.695 f  linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst_i_2/O
                         net (fo=5, routed)           0.184    10.879    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst1
    SLICE_X39Y4          LUT6 (Prop_lut6_I1_O)        0.124    11.003 r  linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_i_3/O
                         net (fo=1, routed)           0.643    11.647    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_i_3_n_0
    SLICE_X39Y4          LUT5 (Prop_lut5_I2_O)        0.124    11.771 r  linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_i_2/O
                         net (fo=1, routed)           0.433    12.204    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_i_2_n_0
    SLICE_X39Y6          LUT4 (Prop_lut4_I3_O)        0.124    12.328 r  linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_i_1/O
                         net (fo=1, routed)           0.000    12.328    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr0
    SLICE_X39Y6          FDRE                                         r  linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9996, routed)        1.575    12.767    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X39Y6          FDRE                                         r  linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_reg/C
                         clock pessimism              0.230    12.998    
                         clock uncertainty           -0.154    12.844    
    SLICE_X39Y6          FDRE (Setup_fdre_C_D)        0.031    12.875    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_reg
  -------------------------------------------------------------------
                         required time                         12.875    
                         arrival time                         -12.328    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.645ns  (required time - arrival time)
  Source:                 linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[32]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.526ns  (logic 1.822ns (21.371%)  route 6.704ns (78.629%))
  Logic Levels:           8  (LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9996, routed)        1.672     2.980    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X31Y10         FDRE                                         r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.419     3.399 f  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/Q
                         net (fo=4, routed)           0.967     4.366    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/goreg_dm.dout_i_reg[25][1]
    SLICE_X31Y11         LUT5 (Prop_lut5_I1_O)        0.327     4.693 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_4/O
                         net (fo=4, routed)           0.670     5.363    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_4_n_0
    SLICE_X29Y10         LUT5 (Prop_lut5_I2_O)        0.332     5.695 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1/O
                         net (fo=1, routed)           0.446     6.142    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1_n_0
    SLICE_X30Y9          LUT6 (Prop_lut6_I2_O)        0.124     6.266 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0/O
                         net (fo=8, routed)           0.822     7.088    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[9]
    SLICE_X29Y8          LUT6 (Prop_lut6_I1_O)        0.124     7.212 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.884     8.096    linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X16Y10         LUT6 (Prop_lut6_I1_O)        0.124     8.220 r  linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=22, routed)          0.672     8.892    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X13Y11         LUT6 (Prop_lut6_I1_O)        0.124     9.016 r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_6/O
                         net (fo=17, routed)          0.648     9.664    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_reg_0
    SLICE_X9Y14          LUT5 (Prop_lut5_I4_O)        0.124     9.788 r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_1/O
                         net (fo=13, routed)          0.615    10.403    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_251_in
    SLICE_X9Y11          LUT4 (Prop_lut4_I0_O)        0.124    10.527 r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1/O
                         net (fo=72, routed)          0.979    11.506    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1_n_0
    SLICE_X12Y7          FDRE                                         r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[32]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9996, routed)        1.506    12.698    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_ready_i_reg
    SLICE_X12Y7          FDRE                                         r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[32]/C
                         clock pessimism              0.130    12.828    
                         clock uncertainty           -0.154    12.674    
    SLICE_X12Y7          FDRE (Setup_fdre_C_R)       -0.524    12.150    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[32]
  -------------------------------------------------------------------
                         required time                         12.150    
                         arrival time                         -11.506    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (required time - arrival time)
  Source:                 linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[33]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.526ns  (logic 1.822ns (21.371%)  route 6.704ns (78.629%))
  Logic Levels:           8  (LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9996, routed)        1.672     2.980    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X31Y10         FDRE                                         r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.419     3.399 f  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/Q
                         net (fo=4, routed)           0.967     4.366    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/goreg_dm.dout_i_reg[25][1]
    SLICE_X31Y11         LUT5 (Prop_lut5_I1_O)        0.327     4.693 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_4/O
                         net (fo=4, routed)           0.670     5.363    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_4_n_0
    SLICE_X29Y10         LUT5 (Prop_lut5_I2_O)        0.332     5.695 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1/O
                         net (fo=1, routed)           0.446     6.142    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1_n_0
    SLICE_X30Y9          LUT6 (Prop_lut6_I2_O)        0.124     6.266 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0/O
                         net (fo=8, routed)           0.822     7.088    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[9]
    SLICE_X29Y8          LUT6 (Prop_lut6_I1_O)        0.124     7.212 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.884     8.096    linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X16Y10         LUT6 (Prop_lut6_I1_O)        0.124     8.220 r  linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=22, routed)          0.672     8.892    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X13Y11         LUT6 (Prop_lut6_I1_O)        0.124     9.016 r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_6/O
                         net (fo=17, routed)          0.648     9.664    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_reg_0
    SLICE_X9Y14          LUT5 (Prop_lut5_I4_O)        0.124     9.788 r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_1/O
                         net (fo=13, routed)          0.615    10.403    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_251_in
    SLICE_X9Y11          LUT4 (Prop_lut4_I0_O)        0.124    10.527 r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1/O
                         net (fo=72, routed)          0.979    11.506    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1_n_0
    SLICE_X12Y7          FDRE                                         r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[33]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9996, routed)        1.506    12.698    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_ready_i_reg
    SLICE_X12Y7          FDRE                                         r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[33]/C
                         clock pessimism              0.130    12.828    
                         clock uncertainty           -0.154    12.674    
    SLICE_X12Y7          FDRE (Setup_fdre_C_R)       -0.524    12.150    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[33]
  -------------------------------------------------------------------
                         required time                         12.150    
                         arrival time                         -11.506    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (required time - arrival time)
  Source:                 linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[34]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.526ns  (logic 1.822ns (21.371%)  route 6.704ns (78.629%))
  Logic Levels:           8  (LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9996, routed)        1.672     2.980    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X31Y10         FDRE                                         r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.419     3.399 f  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/Q
                         net (fo=4, routed)           0.967     4.366    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/goreg_dm.dout_i_reg[25][1]
    SLICE_X31Y11         LUT5 (Prop_lut5_I1_O)        0.327     4.693 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_4/O
                         net (fo=4, routed)           0.670     5.363    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_4_n_0
    SLICE_X29Y10         LUT5 (Prop_lut5_I2_O)        0.332     5.695 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1/O
                         net (fo=1, routed)           0.446     6.142    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1_n_0
    SLICE_X30Y9          LUT6 (Prop_lut6_I2_O)        0.124     6.266 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0/O
                         net (fo=8, routed)           0.822     7.088    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[9]
    SLICE_X29Y8          LUT6 (Prop_lut6_I1_O)        0.124     7.212 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.884     8.096    linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X16Y10         LUT6 (Prop_lut6_I1_O)        0.124     8.220 r  linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=22, routed)          0.672     8.892    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X13Y11         LUT6 (Prop_lut6_I1_O)        0.124     9.016 r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_6/O
                         net (fo=17, routed)          0.648     9.664    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_reg_0
    SLICE_X9Y14          LUT5 (Prop_lut5_I4_O)        0.124     9.788 r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_1/O
                         net (fo=13, routed)          0.615    10.403    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_251_in
    SLICE_X9Y11          LUT4 (Prop_lut4_I0_O)        0.124    10.527 r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1/O
                         net (fo=72, routed)          0.979    11.506    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1_n_0
    SLICE_X12Y7          FDRE                                         r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[34]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9996, routed)        1.506    12.698    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_ready_i_reg
    SLICE_X12Y7          FDRE                                         r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[34]/C
                         clock pessimism              0.130    12.828    
                         clock uncertainty           -0.154    12.674    
    SLICE_X12Y7          FDRE (Setup_fdre_C_R)       -0.524    12.150    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[34]
  -------------------------------------------------------------------
                         required time                         12.150    
                         arrival time                         -11.506    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (required time - arrival time)
  Source:                 linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[35]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.526ns  (logic 1.822ns (21.371%)  route 6.704ns (78.629%))
  Logic Levels:           8  (LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9996, routed)        1.672     2.980    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X31Y10         FDRE                                         r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.419     3.399 f  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/Q
                         net (fo=4, routed)           0.967     4.366    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/goreg_dm.dout_i_reg[25][1]
    SLICE_X31Y11         LUT5 (Prop_lut5_I1_O)        0.327     4.693 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_4/O
                         net (fo=4, routed)           0.670     5.363    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_4_n_0
    SLICE_X29Y10         LUT5 (Prop_lut5_I2_O)        0.332     5.695 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1/O
                         net (fo=1, routed)           0.446     6.142    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1_n_0
    SLICE_X30Y9          LUT6 (Prop_lut6_I2_O)        0.124     6.266 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0/O
                         net (fo=8, routed)           0.822     7.088    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[9]
    SLICE_X29Y8          LUT6 (Prop_lut6_I1_O)        0.124     7.212 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.884     8.096    linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X16Y10         LUT6 (Prop_lut6_I1_O)        0.124     8.220 r  linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=22, routed)          0.672     8.892    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X13Y11         LUT6 (Prop_lut6_I1_O)        0.124     9.016 r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_6/O
                         net (fo=17, routed)          0.648     9.664    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_reg_0
    SLICE_X9Y14          LUT5 (Prop_lut5_I4_O)        0.124     9.788 r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_1/O
                         net (fo=13, routed)          0.615    10.403    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_251_in
    SLICE_X9Y11          LUT4 (Prop_lut4_I0_O)        0.124    10.527 r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1/O
                         net (fo=72, routed)          0.979    11.506    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1_n_0
    SLICE_X12Y7          FDRE                                         r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[35]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9996, routed)        1.506    12.698    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_ready_i_reg
    SLICE_X12Y7          FDRE                                         r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[35]/C
                         clock pessimism              0.130    12.828    
                         clock uncertainty           -0.154    12.674    
    SLICE_X12Y7          FDRE (Setup_fdre_C_R)       -0.524    12.150    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[35]
  -------------------------------------------------------------------
                         required time                         12.150    
                         arrival time                         -11.506    
  -------------------------------------------------------------------
                         slack                                  0.645    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9996, routed)        0.575     0.916    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X5Y28          FDCE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDCE (Prop_fdce_C_Q)         0.141     1.057 r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.206     1.263    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X4Y28          RAMD32                                       r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9996, routed)        0.841     1.211    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X4Y28          RAMD32                                       r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA/CLK
                         clock pessimism             -0.282     0.929    
    SLICE_X4Y28          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.239    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9996, routed)        0.575     0.916    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X5Y28          FDCE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDCE (Prop_fdce_C_Q)         0.141     1.057 r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.206     1.263    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X4Y28          RAMD32                                       r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9996, routed)        0.841     1.211    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X4Y28          RAMD32                                       r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
                         clock pessimism             -0.282     0.929    
    SLICE_X4Y28          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.239    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9996, routed)        0.575     0.916    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X5Y28          FDCE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDCE (Prop_fdce_C_Q)         0.141     1.057 r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.206     1.263    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X4Y28          RAMD32                                       r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9996, routed)        0.841     1.211    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X4Y28          RAMD32                                       r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB/CLK
                         clock pessimism             -0.282     0.929    
    SLICE_X4Y28          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.239    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9996, routed)        0.575     0.916    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X5Y28          FDCE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDCE (Prop_fdce_C_Q)         0.141     1.057 r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.206     1.263    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X4Y28          RAMD32                                       r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9996, routed)        0.841     1.211    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X4Y28          RAMD32                                       r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
                         clock pessimism             -0.282     0.929    
    SLICE_X4Y28          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.239    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9996, routed)        0.575     0.916    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X5Y28          FDCE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDCE (Prop_fdce_C_Q)         0.141     1.057 r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.206     1.263    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X4Y28          RAMD32                                       r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9996, routed)        0.841     1.211    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X4Y28          RAMD32                                       r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC/CLK
                         clock pessimism             -0.282     0.929    
    SLICE_X4Y28          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.239    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9996, routed)        0.575     0.916    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X5Y28          FDCE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDCE (Prop_fdce_C_Q)         0.141     1.057 r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.206     1.263    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X4Y28          RAMD32                                       r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9996, routed)        0.841     1.211    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X4Y28          RAMD32                                       r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
                         clock pessimism             -0.282     0.929    
    SLICE_X4Y28          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.239    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9996, routed)        0.575     0.916    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X5Y28          FDCE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDCE (Prop_fdce_C_Q)         0.141     1.057 r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.206     1.263    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X4Y28          RAMS32                                       r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9996, routed)        0.841     1.211    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X4Y28          RAMS32                                       r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD/CLK
                         clock pessimism             -0.282     0.929    
    SLICE_X4Y28          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.239    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9996, routed)        0.575     0.916    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X5Y28          FDCE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDCE (Prop_fdce_C_Q)         0.141     1.057 r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.206     1.263    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X4Y28          RAMS32                                       r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9996, routed)        0.841     1.211    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X4Y28          RAMS32                                       r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
                         clock pessimism             -0.282     0.929    
    SLICE_X4Y28          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.239    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.086%)  route 0.220ns (60.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9996, routed)        0.553     0.894    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/s_ready_i_reg_0
    SLICE_X22Y18         FDRE                                         r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y18         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i_reg[20]/Q
                         net (fo=2, routed)           0.220     1.254    linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/m_payload_i_reg[57][20]
    SLICE_X21Y16         FDRE                                         r  linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9996, routed)        0.823     1.193    linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X21Y16         FDRE                                         r  linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[21]/C
                         clock pessimism             -0.034     1.159    
    SLICE_X21Y16         FDRE (Hold_fdre_C_D)         0.070     1.229    linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.320%)  route 0.198ns (54.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9996, routed)        0.554     0.895    linebuffer_test_i/i_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/m_axi_aclk
    SLICE_X24Y17         FDRE                                         r  linebuffer_test_i/i_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y17         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  linebuffer_test_i/i_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_reg[3]/Q
                         net (fo=1, routed)           0.198     1.256    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/D[47]
    SLICE_X21Y17         FDRE                                         r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9996, routed)        0.822     1.192    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/s_ready_i_reg_0
    SLICE_X21Y17         FDRE                                         r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[47]/C
                         clock pessimism             -0.034     1.158    
    SLICE_X21Y17         FDRE (Hold_fdre_C_D)         0.071     1.229    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[47]
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.027    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y11  u_ila_0_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y11  u_ila_0_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1   linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y6   linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8   linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y9   linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y6   linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9   linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y8   linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y7   linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y51  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y51  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y51  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y51  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y51  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y69  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y69  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y69  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y69  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y69  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y69  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y69  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y69  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y69  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y69  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y69  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y69  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y69  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y71  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y71  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       22.721ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.721ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        6.534ns  (logic 1.014ns (15.520%)  route 5.520ns (84.480%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.075ns = ( 33.075 - 30.000 ) 
    Source Clock Delay      (SCD):    3.532ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.869 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.663     3.532    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X32Y56         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56         FDCE (Prop_fdce_C_Q)         0.518     4.050 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/Q
                         net (fo=4, routed)           0.894     4.944    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[1]
    SLICE_X32Y56         LUT6 (Prop_lut6_I3_O)        0.124     5.068 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2/O
                         net (fo=9, routed)           1.969     7.037    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2_n_0
    SLICE_X34Y72         LUT6 (Prop_lut6_I0_O)        0.124     7.161 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.630     7.791    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X33Y73         LUT2 (Prop_lut2_I0_O)        0.124     7.915 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          1.253     9.168    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X18Y76         LUT6 (Prop_lut6_I1_O)        0.124     9.292 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.773    10.065    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WE
    SLICE_X20Y74         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.513    31.513    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.604 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.472    33.075    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X20Y74         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism              0.279    33.354    
                         clock uncertainty           -0.035    33.319    
    SLICE_X20Y74         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    32.786    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         32.786    
                         arrival time                         -10.065    
  -------------------------------------------------------------------
                         slack                                 22.721    

Slack (MET) :             22.721ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        6.534ns  (logic 1.014ns (15.520%)  route 5.520ns (84.480%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.075ns = ( 33.075 - 30.000 ) 
    Source Clock Delay      (SCD):    3.532ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.869 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.663     3.532    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X32Y56         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56         FDCE (Prop_fdce_C_Q)         0.518     4.050 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/Q
                         net (fo=4, routed)           0.894     4.944    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[1]
    SLICE_X32Y56         LUT6 (Prop_lut6_I3_O)        0.124     5.068 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2/O
                         net (fo=9, routed)           1.969     7.037    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2_n_0
    SLICE_X34Y72         LUT6 (Prop_lut6_I0_O)        0.124     7.161 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.630     7.791    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X33Y73         LUT2 (Prop_lut2_I0_O)        0.124     7.915 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          1.253     9.168    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X18Y76         LUT6 (Prop_lut6_I1_O)        0.124     9.292 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.773    10.065    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WE
    SLICE_X20Y74         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.513    31.513    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.604 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.472    33.075    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X20Y74         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism              0.279    33.354    
                         clock uncertainty           -0.035    33.319    
    SLICE_X20Y74         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    32.786    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         32.786    
                         arrival time                         -10.065    
  -------------------------------------------------------------------
                         slack                                 22.721    

Slack (MET) :             22.721ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        6.534ns  (logic 1.014ns (15.520%)  route 5.520ns (84.480%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.075ns = ( 33.075 - 30.000 ) 
    Source Clock Delay      (SCD):    3.532ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.869 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.663     3.532    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X32Y56         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56         FDCE (Prop_fdce_C_Q)         0.518     4.050 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/Q
                         net (fo=4, routed)           0.894     4.944    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[1]
    SLICE_X32Y56         LUT6 (Prop_lut6_I3_O)        0.124     5.068 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2/O
                         net (fo=9, routed)           1.969     7.037    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2_n_0
    SLICE_X34Y72         LUT6 (Prop_lut6_I0_O)        0.124     7.161 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.630     7.791    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X33Y73         LUT2 (Prop_lut2_I0_O)        0.124     7.915 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          1.253     9.168    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X18Y76         LUT6 (Prop_lut6_I1_O)        0.124     9.292 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.773    10.065    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WE
    SLICE_X20Y74         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.513    31.513    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.604 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.472    33.075    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X20Y74         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism              0.279    33.354    
                         clock uncertainty           -0.035    33.319    
    SLICE_X20Y74         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    32.786    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         32.786    
                         arrival time                         -10.065    
  -------------------------------------------------------------------
                         slack                                 22.721    

Slack (MET) :             22.721ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        6.534ns  (logic 1.014ns (15.520%)  route 5.520ns (84.480%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.075ns = ( 33.075 - 30.000 ) 
    Source Clock Delay      (SCD):    3.532ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.869 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.663     3.532    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X32Y56         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56         FDCE (Prop_fdce_C_Q)         0.518     4.050 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/Q
                         net (fo=4, routed)           0.894     4.944    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[1]
    SLICE_X32Y56         LUT6 (Prop_lut6_I3_O)        0.124     5.068 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2/O
                         net (fo=9, routed)           1.969     7.037    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2_n_0
    SLICE_X34Y72         LUT6 (Prop_lut6_I0_O)        0.124     7.161 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.630     7.791    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X33Y73         LUT2 (Prop_lut2_I0_O)        0.124     7.915 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          1.253     9.168    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X18Y76         LUT6 (Prop_lut6_I1_O)        0.124     9.292 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.773    10.065    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WE
    SLICE_X20Y74         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.513    31.513    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.604 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.472    33.075    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X20Y74         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism              0.279    33.354    
                         clock uncertainty           -0.035    33.319    
    SLICE_X20Y74         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    32.786    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         32.786    
                         arrival time                         -10.065    
  -------------------------------------------------------------------
                         slack                                 22.721    

Slack (MET) :             22.721ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        6.534ns  (logic 1.014ns (15.520%)  route 5.520ns (84.480%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.075ns = ( 33.075 - 30.000 ) 
    Source Clock Delay      (SCD):    3.532ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.869 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.663     3.532    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X32Y56         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56         FDCE (Prop_fdce_C_Q)         0.518     4.050 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/Q
                         net (fo=4, routed)           0.894     4.944    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[1]
    SLICE_X32Y56         LUT6 (Prop_lut6_I3_O)        0.124     5.068 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2/O
                         net (fo=9, routed)           1.969     7.037    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2_n_0
    SLICE_X34Y72         LUT6 (Prop_lut6_I0_O)        0.124     7.161 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.630     7.791    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X33Y73         LUT2 (Prop_lut2_I0_O)        0.124     7.915 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          1.253     9.168    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X18Y76         LUT6 (Prop_lut6_I1_O)        0.124     9.292 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.773    10.065    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WE
    SLICE_X20Y74         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.513    31.513    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.604 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.472    33.075    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X20Y74         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism              0.279    33.354    
                         clock uncertainty           -0.035    33.319    
    SLICE_X20Y74         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    32.786    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         32.786    
                         arrival time                         -10.065    
  -------------------------------------------------------------------
                         slack                                 22.721    

Slack (MET) :             22.721ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        6.534ns  (logic 1.014ns (15.520%)  route 5.520ns (84.480%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.075ns = ( 33.075 - 30.000 ) 
    Source Clock Delay      (SCD):    3.532ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.869 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.663     3.532    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X32Y56         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56         FDCE (Prop_fdce_C_Q)         0.518     4.050 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/Q
                         net (fo=4, routed)           0.894     4.944    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[1]
    SLICE_X32Y56         LUT6 (Prop_lut6_I3_O)        0.124     5.068 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2/O
                         net (fo=9, routed)           1.969     7.037    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2_n_0
    SLICE_X34Y72         LUT6 (Prop_lut6_I0_O)        0.124     7.161 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.630     7.791    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X33Y73         LUT2 (Prop_lut2_I0_O)        0.124     7.915 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          1.253     9.168    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X18Y76         LUT6 (Prop_lut6_I1_O)        0.124     9.292 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.773    10.065    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WE
    SLICE_X20Y74         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.513    31.513    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.604 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.472    33.075    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X20Y74         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism              0.279    33.354    
                         clock uncertainty           -0.035    33.319    
    SLICE_X20Y74         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    32.786    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         32.786    
                         arrival time                         -10.065    
  -------------------------------------------------------------------
                         slack                                 22.721    

Slack (MET) :             22.721ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        6.534ns  (logic 1.014ns (15.520%)  route 5.520ns (84.480%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.075ns = ( 33.075 - 30.000 ) 
    Source Clock Delay      (SCD):    3.532ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.869 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.663     3.532    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X32Y56         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56         FDCE (Prop_fdce_C_Q)         0.518     4.050 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/Q
                         net (fo=4, routed)           0.894     4.944    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[1]
    SLICE_X32Y56         LUT6 (Prop_lut6_I3_O)        0.124     5.068 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2/O
                         net (fo=9, routed)           1.969     7.037    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2_n_0
    SLICE_X34Y72         LUT6 (Prop_lut6_I0_O)        0.124     7.161 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.630     7.791    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X33Y73         LUT2 (Prop_lut2_I0_O)        0.124     7.915 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          1.253     9.168    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X18Y76         LUT6 (Prop_lut6_I1_O)        0.124     9.292 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.773    10.065    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WE
    SLICE_X20Y74         RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.513    31.513    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.604 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.472    33.075    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X20Y74         RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD/CLK
                         clock pessimism              0.279    33.354    
                         clock uncertainty           -0.035    33.319    
    SLICE_X20Y74         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    32.786    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         32.786    
                         arrival time                         -10.065    
  -------------------------------------------------------------------
                         slack                                 22.721    

Slack (MET) :             22.721ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        6.534ns  (logic 1.014ns (15.520%)  route 5.520ns (84.480%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.075ns = ( 33.075 - 30.000 ) 
    Source Clock Delay      (SCD):    3.532ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.869 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.663     3.532    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X32Y56         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56         FDCE (Prop_fdce_C_Q)         0.518     4.050 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/Q
                         net (fo=4, routed)           0.894     4.944    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[1]
    SLICE_X32Y56         LUT6 (Prop_lut6_I3_O)        0.124     5.068 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2/O
                         net (fo=9, routed)           1.969     7.037    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2_n_0
    SLICE_X34Y72         LUT6 (Prop_lut6_I0_O)        0.124     7.161 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.630     7.791    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X33Y73         LUT2 (Prop_lut2_I0_O)        0.124     7.915 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          1.253     9.168    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X18Y76         LUT6 (Prop_lut6_I1_O)        0.124     9.292 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.773    10.065    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WE
    SLICE_X20Y74         RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.513    31.513    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.604 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.472    33.075    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X20Y74         RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
                         clock pessimism              0.279    33.354    
                         clock uncertainty           -0.035    33.319    
    SLICE_X20Y74         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    32.786    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         32.786    
                         arrival time                         -10.065    
  -------------------------------------------------------------------
                         slack                                 22.721    

Slack (MET) :             22.877ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        6.945ns  (logic 1.138ns (16.386%)  route 5.807ns (83.614%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.079ns = ( 33.079 - 30.000 ) 
    Source Clock Delay      (SCD):    3.532ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.869 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.663     3.532    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X32Y56         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56         FDCE (Prop_fdce_C_Q)         0.518     4.050 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/Q
                         net (fo=4, routed)           0.894     4.944    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[1]
    SLICE_X32Y56         LUT6 (Prop_lut6_I3_O)        0.124     5.068 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2/O
                         net (fo=9, routed)           1.969     7.037    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2_n_0
    SLICE_X34Y72         LUT6 (Prop_lut6_I0_O)        0.124     7.161 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.630     7.791    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X33Y73         LUT2 (Prop_lut2_I0_O)        0.124     7.915 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          1.253     9.168    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X18Y76         LUT6 (Prop_lut6_I1_O)        0.124     9.292 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          1.061    10.353    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X18Y77         LUT3 (Prop_lut3_I1_O)        0.124    10.477 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_i_1/O
                         net (fo=1, routed)           0.000    10.477    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rd_pntr_bin_reg[3]
    SLICE_X18Y77         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.513    31.513    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.604 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.476    33.079    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/CLK
    SLICE_X18Y77         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.279    33.358    
                         clock uncertainty           -0.035    33.323    
    SLICE_X18Y77         FDCE (Setup_fdce_C_D)        0.031    33.354    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         33.354    
                         arrival time                         -10.477    
  -------------------------------------------------------------------
                         slack                                 22.877    

Slack (MET) :             22.895ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        6.361ns  (logic 1.014ns (15.941%)  route 5.347ns (84.059%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.077ns = ( 33.077 - 30.000 ) 
    Source Clock Delay      (SCD):    3.532ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.869 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.663     3.532    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X32Y56         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56         FDCE (Prop_fdce_C_Q)         0.518     4.050 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/Q
                         net (fo=4, routed)           0.894     4.944    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[1]
    SLICE_X32Y56         LUT6 (Prop_lut6_I3_O)        0.124     5.068 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2/O
                         net (fo=9, routed)           1.969     7.037    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2_n_0
    SLICE_X34Y72         LUT6 (Prop_lut6_I0_O)        0.124     7.161 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.630     7.791    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X33Y73         LUT2 (Prop_lut2_I0_O)        0.124     7.915 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          1.253     9.168    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X18Y76         LUT6 (Prop_lut6_I1_O)        0.124     9.292 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.601     9.893    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WE
    SLICE_X20Y76         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.513    31.513    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.604 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.474    33.077    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X20Y76         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism              0.279    33.356    
                         clock uncertainty           -0.035    33.321    
    SLICE_X20Y76         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    32.788    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         32.788    
                         arrival time                          -9.893    
  -------------------------------------------------------------------
                         slack                                 22.895    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.661ns
    Source Clock Delay      (SCD):    1.280ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.704     0.704    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.730 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.551     1.280    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/CLK
    SLICE_X35Y77         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y77         FDCE (Prop_fdce_C_Q)         0.141     1.421 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.056     1.477    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[11]
    SLICE_X35Y77         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.814     0.814    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.843 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.818     1.661    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/CLK
    SLICE_X35Y77         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/C
                         clock pessimism             -0.380     1.280    
    SLICE_X35Y77         FDCE (Hold_fdce_C_D)         0.075     1.355    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.355    
                         arrival time                           1.477    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.657ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.704     0.704    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.730 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.548     1.277    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/CLK
    SLICE_X29Y74         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDCE (Prop_fdce_C_Q)         0.141     1.418 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.056     1.474    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[3]
    SLICE_X29Y74         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.814     0.814    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.843 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.814     1.657    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/CLK
    SLICE_X29Y74         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/C
                         clock pessimism             -0.379     1.277    
    SLICE_X29Y74         FDCE (Hold_fdce_C_D)         0.075     1.352    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.352    
                         arrival time                           1.474    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.664ns
    Source Clock Delay      (SCD):    1.282ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.704     0.704    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.730 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.553     1.282    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/CLK
    SLICE_X35Y69         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDCE (Prop_fdce_C_Q)         0.141     1.423 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.479    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[0]
    SLICE_X35Y69         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.814     0.814    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.843 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.821     1.664    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/CLK
    SLICE_X35Y69         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.381     1.282    
    SLICE_X35Y69         FDCE (Hold_fdce_C_D)         0.075     1.357    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.357    
                         arrival time                           1.479    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.659ns
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.704     0.704    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.730 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.549     1.278    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X35Y73         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDPE (Prop_fdpe_C_Q)         0.141     1.419 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.475    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X35Y73         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.814     0.814    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.843 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.816     1.659    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X35Y73         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.380     1.278    
    SLICE_X35Y73         FDPE (Hold_fdpe_C_D)         0.075     1.353    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.661ns
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.704     0.704    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.730 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.549     1.278    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X21Y79         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y79         FDPE (Prop_fdpe_C_Q)         0.141     1.419 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.475    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X21Y79         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.814     0.814    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.843 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.818     1.661    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X21Y79         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.382     1.278    
    SLICE_X21Y79         FDPE (Hold_fdpe_C_D)         0.075     1.353    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.657ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.704     0.704    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.730 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.548     1.277    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/CLK
    SLICE_X29Y74         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDCE (Prop_fdce_C_Q)         0.141     1.418 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.056     1.474    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[5]
    SLICE_X29Y74         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.814     0.814    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.843 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.814     1.657    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/CLK
    SLICE_X29Y74         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]/C
                         clock pessimism             -0.379     1.277    
    SLICE_X29Y74         FDCE (Hold_fdce_C_D)         0.071     1.348    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.348    
                         arrival time                           1.474    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.664ns
    Source Clock Delay      (SCD):    1.282ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.704     0.704    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.730 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.553     1.282    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/CLK
    SLICE_X35Y69         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDCE (Prop_fdce_C_Q)         0.141     1.423 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.056     1.479    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[3]
    SLICE_X35Y69         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.814     0.814    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.843 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.821     1.664    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/CLK
    SLICE_X35Y69         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.381     1.282    
    SLICE_X35Y69         FDCE (Hold_fdce_C_D)         0.071     1.353    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.479    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.691ns
    Source Clock Delay      (SCD):    1.309ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.704     0.704    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.730 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.580     1.309    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/CLK
    SLICE_X36Y69         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y69         FDCE (Prop_fdce_C_Q)         0.141     1.450 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.058     1.508    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[2]
    SLICE_X36Y69         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.814     0.814    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.843 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.848     1.691    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/CLK
    SLICE_X36Y69         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.381     1.309    
    SLICE_X36Y69         FDCE (Hold_fdce_C_D)         0.071     1.380    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           1.508    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.660ns
    Source Clock Delay      (SCD):    1.280ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.704     0.704    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.730 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.551     1.280    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/CLK
    SLICE_X18Y77         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y77         FDCE (Prop_fdce_C_Q)         0.141     1.421 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.058     1.479    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[3]
    SLICE_X18Y77         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.814     0.814    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.843 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.817     1.660    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/CLK
    SLICE_X18Y77         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.379     1.280    
    SLICE_X18Y77         FDCE (Hold_fdce_C_D)         0.071     1.351    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.351    
                         arrival time                           1.479    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.063%)  route 0.075ns (36.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.656ns
    Source Clock Delay      (SCD):    1.274ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.704     0.704    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.730 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.545     1.274    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X21Y75         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y75         FDCE (Prop_fdce_C_Q)         0.128     1.402 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/Q
                         net (fo=2, routed)           0.075     1.477    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/DIC1
    SLICE_X20Y75         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.814     0.814    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.843 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.813     1.656    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X20Y75         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.368     1.287    
    SLICE_X20Y75         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.060     1.347    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.477    
  -------------------------------------------------------------------
                         slack                                  0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
Waveform(ns):       { 0.000 15.000 }
Period(ns):         30.000
Sources:            { dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         30.000      27.845     BUFGCTRL_X0Y1  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/I
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X32Y73   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X32Y73   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X34Y74   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X33Y74   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X33Y74   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X33Y74   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X33Y74   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X34Y74   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X34Y75   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[0]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X20Y75   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X20Y75   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X20Y75   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X20Y75   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X20Y75   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X20Y75   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X20Y75   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X20Y75   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X20Y75   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X20Y75   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X20Y75   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X20Y75   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X20Y75   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X20Y75   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X20Y75   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X20Y75   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         15.000      13.750     SLICE_X20Y75   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         15.000      13.750     SLICE_X20Y75   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X20Y76   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X20Y76   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       58.865ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.266ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       29.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             58.865ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.177ns  (logic 0.642ns (54.562%)  route 0.535ns (45.438%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.092ns = ( 63.092 - 60.000 ) 
    Source Clock Delay      (SCD):    3.530ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.766     1.766    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.867 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.663     3.530    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X34Y55         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDCE (Prop_fdce_C_Q)         0.518     4.048 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.535     4.583    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X34Y55         LUT1 (Prop_lut1_I0_O)        0.124     4.707 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.000     4.707    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC_n_0
    SLICE_X34Y55         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.511    61.511    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    61.602 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.490    63.092    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X34Y55         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                         clock pessimism              0.438    63.530    
                         clock uncertainty           -0.035    63.495    
    SLICE_X34Y55         FDCE (Setup_fdce_C_D)        0.077    63.572    dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         63.572    
                         arrival time                          -4.707    
  -------------------------------------------------------------------
                         slack                                 58.865    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.195%)  route 0.177ns (45.805%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.675ns
    Source Clock Delay      (SCD):    1.292ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.705     0.705    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.731 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.561     1.292    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X34Y55         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDCE (Prop_fdce_C_Q)         0.164     1.456 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.177     1.632    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X34Y55         LUT1 (Prop_lut1_I0_O)        0.045     1.677 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.000     1.677    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC_n_0
    SLICE_X34Y55         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.815     0.815    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.844 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.831     1.675    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X34Y55         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                         clock pessimism             -0.383     1.292    
    SLICE_X34Y55         FDCE (Hold_fdce_C_D)         0.120     1.412    dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
Waveform(ns):       { 0.000 30.000 }
Period(ns):         60.000
Sources:            { dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         60.000      57.845     BUFGCTRL_X0Y2  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/I
Min Period        n/a     FDCE/C   n/a            1.000         60.000      59.000     SLICE_X34Y55   dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         30.000      29.500     SLICE_X34Y55   dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         30.000      29.500     SLICE_X34Y55   dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         30.000      29.500     SLICE_X34Y55   dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         30.000      29.500     SLICE_X34Y55   dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_linebuffer_test_clk_wiz_0_0_1
  To Clock:  clk_out1_linebuffer_test_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       32.958ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.362ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.958ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.295ns  (logic 2.224ns (35.331%)  route 4.071ns (64.669%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 38.394 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.661    -0.698    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y50         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.242 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/Q
                         net (fo=9, routed)           0.704     0.463    linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]
    SLICE_X32Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.120 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.120    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_8_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.237 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.237    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_21_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.354 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.354    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.677 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/O[1]
                         net (fo=1, routed)           0.959     2.636    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_6
    SLICE_X34Y51         LUT4 (Prop_lut4_I0_O)        0.306     2.942 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_15/O
                         net (fo=1, routed)           0.593     3.535    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_15_n_0
    SLICE_X34Y52         LUT6 (Prop_lut6_I4_O)        0.124     3.659 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7/O
                         net (fo=1, routed)           0.815     4.474    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7_n_0
    SLICE_X34Y50         LUT4 (Prop_lut4_I1_O)        0.124     4.598 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          0.999     5.597    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X32Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.502    38.394    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[0]/C
                         clock pessimism              0.473    38.867    
                         clock uncertainty           -0.144    38.724    
    SLICE_X32Y42         FDRE (Setup_fdre_C_CE)      -0.169    38.555    linebuffer_test_i/o_buf_controller/inst/addr_reg[0]
  -------------------------------------------------------------------
                         required time                         38.555    
                         arrival time                          -5.597    
  -------------------------------------------------------------------
                         slack                                 32.958    

Slack (MET) :             32.958ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.295ns  (logic 2.224ns (35.331%)  route 4.071ns (64.669%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 38.394 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.661    -0.698    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y50         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.242 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/Q
                         net (fo=9, routed)           0.704     0.463    linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]
    SLICE_X32Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.120 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.120    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_8_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.237 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.237    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_21_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.354 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.354    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.677 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/O[1]
                         net (fo=1, routed)           0.959     2.636    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_6
    SLICE_X34Y51         LUT4 (Prop_lut4_I0_O)        0.306     2.942 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_15/O
                         net (fo=1, routed)           0.593     3.535    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_15_n_0
    SLICE_X34Y52         LUT6 (Prop_lut6_I4_O)        0.124     3.659 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7/O
                         net (fo=1, routed)           0.815     4.474    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7_n_0
    SLICE_X34Y50         LUT4 (Prop_lut4_I1_O)        0.124     4.598 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          0.999     5.597    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X32Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.502    38.394    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[1]/C
                         clock pessimism              0.473    38.867    
                         clock uncertainty           -0.144    38.724    
    SLICE_X32Y42         FDRE (Setup_fdre_C_CE)      -0.169    38.555    linebuffer_test_i/o_buf_controller/inst/addr_reg[1]
  -------------------------------------------------------------------
                         required time                         38.555    
                         arrival time                          -5.597    
  -------------------------------------------------------------------
                         slack                                 32.958    

Slack (MET) :             32.958ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.295ns  (logic 2.224ns (35.331%)  route 4.071ns (64.669%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 38.394 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.661    -0.698    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y50         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.242 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/Q
                         net (fo=9, routed)           0.704     0.463    linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]
    SLICE_X32Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.120 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.120    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_8_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.237 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.237    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_21_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.354 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.354    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.677 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/O[1]
                         net (fo=1, routed)           0.959     2.636    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_6
    SLICE_X34Y51         LUT4 (Prop_lut4_I0_O)        0.306     2.942 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_15/O
                         net (fo=1, routed)           0.593     3.535    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_15_n_0
    SLICE_X34Y52         LUT6 (Prop_lut6_I4_O)        0.124     3.659 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7/O
                         net (fo=1, routed)           0.815     4.474    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7_n_0
    SLICE_X34Y50         LUT4 (Prop_lut4_I1_O)        0.124     4.598 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          0.999     5.597    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X32Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.502    38.394    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[2]/C
                         clock pessimism              0.473    38.867    
                         clock uncertainty           -0.144    38.724    
    SLICE_X32Y42         FDRE (Setup_fdre_C_CE)      -0.169    38.555    linebuffer_test_i/o_buf_controller/inst/addr_reg[2]
  -------------------------------------------------------------------
                         required time                         38.555    
                         arrival time                          -5.597    
  -------------------------------------------------------------------
                         slack                                 32.958    

Slack (MET) :             32.958ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.295ns  (logic 2.224ns (35.331%)  route 4.071ns (64.669%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 38.394 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.661    -0.698    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y50         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.242 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/Q
                         net (fo=9, routed)           0.704     0.463    linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]
    SLICE_X32Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.120 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.120    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_8_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.237 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.237    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_21_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.354 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.354    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.677 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/O[1]
                         net (fo=1, routed)           0.959     2.636    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_6
    SLICE_X34Y51         LUT4 (Prop_lut4_I0_O)        0.306     2.942 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_15/O
                         net (fo=1, routed)           0.593     3.535    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_15_n_0
    SLICE_X34Y52         LUT6 (Prop_lut6_I4_O)        0.124     3.659 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7/O
                         net (fo=1, routed)           0.815     4.474    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7_n_0
    SLICE_X34Y50         LUT4 (Prop_lut4_I1_O)        0.124     4.598 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          0.999     5.597    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X32Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.502    38.394    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[3]/C
                         clock pessimism              0.473    38.867    
                         clock uncertainty           -0.144    38.724    
    SLICE_X32Y42         FDRE (Setup_fdre_C_CE)      -0.169    38.555    linebuffer_test_i/o_buf_controller/inst/addr_reg[3]
  -------------------------------------------------------------------
                         required time                         38.555    
                         arrival time                          -5.597    
  -------------------------------------------------------------------
                         slack                                 32.958    

Slack (MET) :             32.972ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.045ns  (logic 0.952ns (15.750%)  route 5.093ns (84.250%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 38.432 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.661    -0.698    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y50         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.242 f  linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/Q
                         net (fo=10, routed)          0.850     0.609    linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]
    SLICE_X35Y50         LUT5 (Prop_lut5_I2_O)        0.124     0.733 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_13/O
                         net (fo=2, routed)           0.808     1.541    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_13_n_0
    SLICE_X34Y51         LUT5 (Prop_lut5_I0_O)        0.124     1.665 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4/O
                         net (fo=3, routed)           0.673     2.338    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4_n_0
    SLICE_X35Y50         LUT2 (Prop_lut2_I0_O)        0.124     2.462 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_1/O
                         net (fo=37, routed)          2.022     4.484    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/pwropt
    SLICE_X35Y42         LUT3 (Prop_lut3_I2_O)        0.124     4.608 r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.739     5.347    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_1
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.541    38.432    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.473    38.906    
                         clock uncertainty           -0.144    38.762    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.319    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         38.319    
                         arrival time                          -5.347    
  -------------------------------------------------------------------
                         slack                                 32.972    

Slack (MET) :             33.060ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.952ns  (logic 0.952ns (15.995%)  route 5.000ns (84.005%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 38.427 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.661    -0.698    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y50         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.242 f  linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/Q
                         net (fo=10, routed)          0.850     0.609    linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]
    SLICE_X35Y50         LUT5 (Prop_lut5_I2_O)        0.124     0.733 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_13/O
                         net (fo=2, routed)           0.808     1.541    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_13_n_0
    SLICE_X34Y51         LUT5 (Prop_lut5_I0_O)        0.124     1.665 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4/O
                         net (fo=3, routed)           0.673     2.338    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4_n_0
    SLICE_X35Y50         LUT2 (Prop_lut2_I0_O)        0.124     2.462 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_1/O
                         net (fo=37, routed)          1.728     4.190    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/pwropt
    SLICE_X35Y42         LUT3 (Prop_lut3_I2_O)        0.124     4.314 r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_9/O
                         net (fo=1, routed)           0.940     5.254    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_5
    RAMB36_X2Y6          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.536    38.427    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.473    38.901    
                         clock uncertainty           -0.144    38.757    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.314    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         38.314    
                         arrival time                          -5.254    
  -------------------------------------------------------------------
                         slack                                 33.060    

Slack (MET) :             33.113ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.140ns  (logic 2.224ns (36.219%)  route 3.916ns (63.781%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.395 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.661    -0.698    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y50         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.242 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/Q
                         net (fo=9, routed)           0.704     0.463    linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]
    SLICE_X32Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.120 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.120    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_8_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.237 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.237    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_21_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.354 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.354    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.677 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/O[1]
                         net (fo=1, routed)           0.959     2.636    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_6
    SLICE_X34Y51         LUT4 (Prop_lut4_I0_O)        0.306     2.942 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_15/O
                         net (fo=1, routed)           0.593     3.535    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_15_n_0
    SLICE_X34Y52         LUT6 (Prop_lut6_I4_O)        0.124     3.659 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7/O
                         net (fo=1, routed)           0.815     4.474    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7_n_0
    SLICE_X34Y50         LUT4 (Prop_lut4_I1_O)        0.124     4.598 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          0.845     5.443    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X32Y43         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.503    38.395    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y43         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[4]/C
                         clock pessimism              0.473    38.868    
                         clock uncertainty           -0.144    38.725    
    SLICE_X32Y43         FDRE (Setup_fdre_C_CE)      -0.169    38.556    linebuffer_test_i/o_buf_controller/inst/addr_reg[4]
  -------------------------------------------------------------------
                         required time                         38.556    
                         arrival time                          -5.443    
  -------------------------------------------------------------------
                         slack                                 33.113    

Slack (MET) :             33.113ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.140ns  (logic 2.224ns (36.219%)  route 3.916ns (63.781%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.395 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.661    -0.698    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y50         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.242 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/Q
                         net (fo=9, routed)           0.704     0.463    linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]
    SLICE_X32Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.120 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.120    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_8_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.237 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.237    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_21_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.354 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.354    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.677 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/O[1]
                         net (fo=1, routed)           0.959     2.636    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_6
    SLICE_X34Y51         LUT4 (Prop_lut4_I0_O)        0.306     2.942 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_15/O
                         net (fo=1, routed)           0.593     3.535    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_15_n_0
    SLICE_X34Y52         LUT6 (Prop_lut6_I4_O)        0.124     3.659 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7/O
                         net (fo=1, routed)           0.815     4.474    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7_n_0
    SLICE_X34Y50         LUT4 (Prop_lut4_I1_O)        0.124     4.598 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          0.845     5.443    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X32Y43         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.503    38.395    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y43         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[5]/C
                         clock pessimism              0.473    38.868    
                         clock uncertainty           -0.144    38.725    
    SLICE_X32Y43         FDRE (Setup_fdre_C_CE)      -0.169    38.556    linebuffer_test_i/o_buf_controller/inst/addr_reg[5]
  -------------------------------------------------------------------
                         required time                         38.556    
                         arrival time                          -5.443    
  -------------------------------------------------------------------
                         slack                                 33.113    

Slack (MET) :             33.113ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.140ns  (logic 2.224ns (36.219%)  route 3.916ns (63.781%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.395 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.661    -0.698    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y50         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.242 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/Q
                         net (fo=9, routed)           0.704     0.463    linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]
    SLICE_X32Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.120 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.120    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_8_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.237 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.237    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_21_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.354 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.354    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.677 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/O[1]
                         net (fo=1, routed)           0.959     2.636    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_6
    SLICE_X34Y51         LUT4 (Prop_lut4_I0_O)        0.306     2.942 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_15/O
                         net (fo=1, routed)           0.593     3.535    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_15_n_0
    SLICE_X34Y52         LUT6 (Prop_lut6_I4_O)        0.124     3.659 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7/O
                         net (fo=1, routed)           0.815     4.474    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7_n_0
    SLICE_X34Y50         LUT4 (Prop_lut4_I1_O)        0.124     4.598 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          0.845     5.443    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X32Y43         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.503    38.395    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y43         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[6]/C
                         clock pessimism              0.473    38.868    
                         clock uncertainty           -0.144    38.725    
    SLICE_X32Y43         FDRE (Setup_fdre_C_CE)      -0.169    38.556    linebuffer_test_i/o_buf_controller/inst/addr_reg[6]
  -------------------------------------------------------------------
                         required time                         38.556    
                         arrival time                          -5.443    
  -------------------------------------------------------------------
                         slack                                 33.113    

Slack (MET) :             33.113ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.140ns  (logic 2.224ns (36.219%)  route 3.916ns (63.781%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.395 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.661    -0.698    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y50         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.242 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/Q
                         net (fo=9, routed)           0.704     0.463    linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]
    SLICE_X32Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.120 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.120    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_8_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.237 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.237    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_21_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.354 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.354    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.677 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/O[1]
                         net (fo=1, routed)           0.959     2.636    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_6
    SLICE_X34Y51         LUT4 (Prop_lut4_I0_O)        0.306     2.942 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_15/O
                         net (fo=1, routed)           0.593     3.535    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_15_n_0
    SLICE_X34Y52         LUT6 (Prop_lut6_I4_O)        0.124     3.659 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7/O
                         net (fo=1, routed)           0.815     4.474    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7_n_0
    SLICE_X34Y50         LUT4 (Prop_lut4_I1_O)        0.124     4.598 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          0.845     5.443    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X32Y43         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.503    38.395    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y43         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[7]/C
                         clock pessimism              0.473    38.868    
                         clock uncertainty           -0.144    38.725    
    SLICE_X32Y43         FDRE (Setup_fdre_C_CE)      -0.169    38.556    linebuffer_test_i/o_buf_controller/inst/addr_reg[7]
  -------------------------------------------------------------------
                         required time                         38.556    
                         arrival time                          -5.443    
  -------------------------------------------------------------------
                         slack                                 33.113    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/test_pattern_generator_0/inst/hsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.296%)  route 0.122ns (39.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.566    -0.495    linebuffer_test_i/test_pattern_generator_0/inst/clk
    SLICE_X29Y2          FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.354 f  linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[8]/Q
                         net (fo=5, routed)           0.122    -0.231    linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[8]
    SLICE_X28Y2          LUT6 (Prop_lut6_I3_O)        0.045    -0.186 r  linebuffer_test_i/test_pattern_generator_0/inst/hsync_i_1/O
                         net (fo=1, routed)           0.000    -0.186    linebuffer_test_i/test_pattern_generator_0/inst/hsync0
    SLICE_X28Y2          FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.834    -0.729    linebuffer_test_i/test_pattern_generator_0/inst/clk
    SLICE_X28Y2          FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/hsync_reg/C
                         clock pessimism              0.247    -0.482    
    SLICE_X28Y2          FDRE (Hold_fdre_C_D)         0.120    -0.362    linebuffer_test_i/test_pattern_generator_0/inst/hsync_reg
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/next_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_buf_controller/inst/addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.563    -0.498    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X25Y2          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/next_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  linebuffer_test_i/i_buf_controller/inst/next_addr_reg[6]/Q
                         net (fo=2, routed)           0.122    -0.235    linebuffer_test_i/i_buf_controller/inst/next_addr_reg[6]
    SLICE_X24Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.830    -0.733    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X24Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/addr_reg[6]/C
                         clock pessimism              0.250    -0.483    
    SLICE_X24Y3          FDRE (Hold_fdre_C_D)         0.060    -0.423    linebuffer_test_i/i_buf_controller/inst/addr_reg[6]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/next_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_buf_controller/inst/addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.343%)  route 0.128ns (47.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.563    -0.498    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X25Y1          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/next_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  linebuffer_test_i/i_buf_controller/inst/next_addr_reg[3]/Q
                         net (fo=2, routed)           0.128    -0.228    linebuffer_test_i/i_buf_controller/inst/next_addr_reg[3]
    SLICE_X24Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.830    -0.733    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X24Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/addr_reg[3]/C
                         clock pessimism              0.250    -0.483    
    SLICE_X24Y3          FDRE (Hold_fdre_C_D)         0.063    -0.420    linebuffer_test_i/i_buf_controller/inst/addr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 linebuffer_test_i/test_pattern_generator_0/inst/r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_buf_controller/inst/o_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.225%)  route 0.144ns (46.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.566    -0.495    linebuffer_test_i/test_pattern_generator_0/inst/clk
    SLICE_X28Y1          FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.164    -0.331 r  linebuffer_test_i/test_pattern_generator_0/inst/r_reg[0]/Q
                         net (fo=8, routed)           0.144    -0.187    linebuffer_test_i/i_buf_controller/inst/i_data[4]
    SLICE_X26Y0          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.834    -0.729    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X26Y0          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[4]/C
                         clock pessimism              0.269    -0.460    
    SLICE_X26Y0          FDRE (Hold_fdre_C_D)         0.075    -0.385    linebuffer_test_i/i_buf_controller/inst/o_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/h_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_buf_controller/inst/h_count_stop_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.250ns (65.483%)  route 0.132ns (34.517%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.565    -0.496    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X26Y5          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  linebuffer_test_i/i_buf_controller/inst/h_count_reg[11]/Q
                         net (fo=4, routed)           0.132    -0.223    linebuffer_test_i/i_buf_controller/inst/h_count_reg[11]
    SLICE_X28Y5          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.114 r  linebuffer_test_i/i_buf_controller/inst/h_count_stop_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.114    linebuffer_test_i/i_buf_controller/inst/p_1_in[11]
    SLICE_X28Y5          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/h_count_stop_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.833    -0.730    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X28Y5          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/h_count_stop_reg[11]/C
                         clock pessimism              0.269    -0.461    
    SLICE_X28Y5          FDRE (Hold_fdre_C_D)         0.134    -0.327    linebuffer_test_i/i_buf_controller/inst/h_count_stop_reg[11]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/o_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_buf_controller/inst/o_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.128ns (61.707%)  route 0.079ns (38.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.566    -0.495    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X26Y0          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y0          FDRE (Prop_fdre_C_Q)         0.128    -0.367 r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[4]/Q
                         net (fo=2, routed)           0.079    -0.287    linebuffer_test_i/i_buf_controller/inst/o_data[4]
    SLICE_X26Y0          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.834    -0.729    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X26Y0          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[12]/C
                         clock pessimism              0.234    -0.495    
    SLICE_X26Y0          FDRE (Hold_fdre_C_D)        -0.007    -0.502    linebuffer_test_i/i_buf_controller/inst/o_data_reg[12]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_buf_controller/inst/h_count_stop_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.250ns (65.174%)  route 0.134ns (34.826%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.565    -0.496    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X26Y4          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  linebuffer_test_i/i_buf_controller/inst/h_count_reg[7]/Q
                         net (fo=4, routed)           0.134    -0.221    linebuffer_test_i/i_buf_controller/inst/h_count_reg[7]
    SLICE_X28Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.112 r  linebuffer_test_i/i_buf_controller/inst/h_count_stop_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.112    linebuffer_test_i/i_buf_controller/inst/p_1_in[7]
    SLICE_X28Y4          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/h_count_stop_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.833    -0.730    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X28Y4          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/h_count_stop_reg[7]/C
                         clock pessimism              0.269    -0.461    
    SLICE_X28Y4          FDRE (Hold_fdre_C_D)         0.134    -0.327    linebuffer_test_i/i_buf_controller/inst/h_count_stop_reg[7]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/we_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.911%)  route 0.231ns (62.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.687ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.565    -0.496    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X27Y4          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/we_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  linebuffer_test_i/i_buf_controller/inst/we_reg/Q
                         net (fo=4, routed)           0.231    -0.124    linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/web[1]
    RAMB36_X1Y0          RAMB36E1                                     r  linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.876    -0.687    linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y0          RAMB36E1                                     r  linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.250    -0.436    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.096    -0.340    linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_buf_controller/inst/h_count_stop_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.250ns (64.729%)  route 0.136ns (35.271%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.565    -0.496    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X26Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  linebuffer_test_i/i_buf_controller/inst/h_count_reg[3]/Q
                         net (fo=4, routed)           0.136    -0.219    linebuffer_test_i/i_buf_controller/inst/h_count_reg[3]
    SLICE_X28Y3          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.110 r  linebuffer_test_i/i_buf_controller/inst/h_count_stop_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.110    linebuffer_test_i/i_buf_controller/inst/p_1_in[3]
    SLICE_X28Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/h_count_stop_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.833    -0.730    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X28Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/h_count_stop_reg[3]/C
                         clock pessimism              0.269    -0.461    
    SLICE_X28Y3          FDRE (Hold_fdre_C_D)         0.134    -0.327    linebuffer_test_i/i_buf_controller/inst/h_count_stop_reg[3]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.164ns (34.261%)  route 0.315ns (65.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.689ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.565    -0.496    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y44         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[10]/Q
                         net (fo=9, routed)           0.315    -0.017    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X1Y8          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.874    -0.689    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.269    -0.419    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.236    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.219    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_linebuffer_test_clk_wiz_0_0_1
Waveform(ns):       { 0.000 19.862 }
Period(ns):         39.724
Sources:            { linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.724      37.148     RAMB36_X1Y1      linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.724      37.148     RAMB36_X1Y6      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.724      37.148     RAMB36_X1Y8      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.724      37.148     RAMB36_X2Y6      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.724      37.148     RAMB36_X2Y9      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.724      37.148     RAMB36_X1Y9      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.724      37.148     RAMB36_X2Y8      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.724      37.148     RAMB36_X2Y7      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.724      37.148     RAMB36_X1Y7      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.724      37.148     RAMB36_X1Y0      linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.724      173.636    MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X32Y44     linebuffer_test_i/o_buf_controller/inst/addr_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X32Y44     linebuffer_test_i/o_buf_controller/inst/addr_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X33Y50     linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X33Y52     linebuffer_test_i/o_buf_controller/inst/h_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X33Y52     linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X33Y50     linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X33Y50     linebuffer_test_i/o_buf_controller/inst/h_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X33Y50     linebuffer_test_i/o_buf_controller/inst/h_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X33Y51     linebuffer_test_i/o_buf_controller/inst/h_count_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X33Y51     linebuffer_test_i/o_buf_controller/inst/h_count_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X32Y44     linebuffer_test_i/o_buf_controller/inst/addr_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X32Y44     linebuffer_test_i/o_buf_controller/inst/addr_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X33Y50     linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X33Y52     linebuffer_test_i/o_buf_controller/inst/h_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X33Y52     linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X33Y53     linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X33Y50     linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X33Y50     linebuffer_test_i/o_buf_controller/inst/h_count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X33Y50     linebuffer_test_i/o_buf_controller/inst/h_count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X33Y51     linebuffer_test_i/o_buf_controller/inst/h_count_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_linebuffer_test_clk_wiz_0_0_1
  To Clock:  clkfbout_linebuffer_test_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       44.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_linebuffer_test_clk_wiz_0_0_1
Waveform(ns):       { 0.000 28.000 }
Period(ns):         56.000
Sources:            { linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         56.000      53.845     BUFGCTRL_X0Y17   linebuffer_test_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         56.000      54.751     MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         56.000      54.751     MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       56.000      44.000     MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       56.000      157.360    MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_linebuffer_test_clk_wiz_0_0_1
  To Clock:  clk_out1_linebuffer_test_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       32.956ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.956ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.295ns  (logic 2.224ns (35.331%)  route 4.071ns (64.669%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 38.394 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.661    -0.698    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y50         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.242 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/Q
                         net (fo=9, routed)           0.704     0.463    linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]
    SLICE_X32Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.120 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.120    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_8_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.237 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.237    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_21_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.354 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.354    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.677 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/O[1]
                         net (fo=1, routed)           0.959     2.636    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_6
    SLICE_X34Y51         LUT4 (Prop_lut4_I0_O)        0.306     2.942 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_15/O
                         net (fo=1, routed)           0.593     3.535    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_15_n_0
    SLICE_X34Y52         LUT6 (Prop_lut6_I4_O)        0.124     3.659 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7/O
                         net (fo=1, routed)           0.815     4.474    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7_n_0
    SLICE_X34Y50         LUT4 (Prop_lut4_I1_O)        0.124     4.598 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          0.999     5.597    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X32Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.502    38.394    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[0]/C
                         clock pessimism              0.473    38.867    
                         clock uncertainty           -0.145    38.722    
    SLICE_X32Y42         FDRE (Setup_fdre_C_CE)      -0.169    38.553    linebuffer_test_i/o_buf_controller/inst/addr_reg[0]
  -------------------------------------------------------------------
                         required time                         38.553    
                         arrival time                          -5.597    
  -------------------------------------------------------------------
                         slack                                 32.956    

Slack (MET) :             32.956ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.295ns  (logic 2.224ns (35.331%)  route 4.071ns (64.669%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 38.394 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.661    -0.698    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y50         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.242 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/Q
                         net (fo=9, routed)           0.704     0.463    linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]
    SLICE_X32Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.120 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.120    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_8_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.237 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.237    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_21_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.354 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.354    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.677 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/O[1]
                         net (fo=1, routed)           0.959     2.636    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_6
    SLICE_X34Y51         LUT4 (Prop_lut4_I0_O)        0.306     2.942 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_15/O
                         net (fo=1, routed)           0.593     3.535    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_15_n_0
    SLICE_X34Y52         LUT6 (Prop_lut6_I4_O)        0.124     3.659 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7/O
                         net (fo=1, routed)           0.815     4.474    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7_n_0
    SLICE_X34Y50         LUT4 (Prop_lut4_I1_O)        0.124     4.598 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          0.999     5.597    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X32Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.502    38.394    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[1]/C
                         clock pessimism              0.473    38.867    
                         clock uncertainty           -0.145    38.722    
    SLICE_X32Y42         FDRE (Setup_fdre_C_CE)      -0.169    38.553    linebuffer_test_i/o_buf_controller/inst/addr_reg[1]
  -------------------------------------------------------------------
                         required time                         38.553    
                         arrival time                          -5.597    
  -------------------------------------------------------------------
                         slack                                 32.956    

Slack (MET) :             32.956ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.295ns  (logic 2.224ns (35.331%)  route 4.071ns (64.669%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 38.394 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.661    -0.698    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y50         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.242 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/Q
                         net (fo=9, routed)           0.704     0.463    linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]
    SLICE_X32Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.120 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.120    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_8_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.237 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.237    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_21_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.354 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.354    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.677 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/O[1]
                         net (fo=1, routed)           0.959     2.636    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_6
    SLICE_X34Y51         LUT4 (Prop_lut4_I0_O)        0.306     2.942 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_15/O
                         net (fo=1, routed)           0.593     3.535    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_15_n_0
    SLICE_X34Y52         LUT6 (Prop_lut6_I4_O)        0.124     3.659 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7/O
                         net (fo=1, routed)           0.815     4.474    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7_n_0
    SLICE_X34Y50         LUT4 (Prop_lut4_I1_O)        0.124     4.598 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          0.999     5.597    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X32Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.502    38.394    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[2]/C
                         clock pessimism              0.473    38.867    
                         clock uncertainty           -0.145    38.722    
    SLICE_X32Y42         FDRE (Setup_fdre_C_CE)      -0.169    38.553    linebuffer_test_i/o_buf_controller/inst/addr_reg[2]
  -------------------------------------------------------------------
                         required time                         38.553    
                         arrival time                          -5.597    
  -------------------------------------------------------------------
                         slack                                 32.956    

Slack (MET) :             32.956ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.295ns  (logic 2.224ns (35.331%)  route 4.071ns (64.669%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 38.394 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.661    -0.698    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y50         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.242 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/Q
                         net (fo=9, routed)           0.704     0.463    linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]
    SLICE_X32Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.120 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.120    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_8_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.237 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.237    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_21_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.354 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.354    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.677 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/O[1]
                         net (fo=1, routed)           0.959     2.636    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_6
    SLICE_X34Y51         LUT4 (Prop_lut4_I0_O)        0.306     2.942 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_15/O
                         net (fo=1, routed)           0.593     3.535    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_15_n_0
    SLICE_X34Y52         LUT6 (Prop_lut6_I4_O)        0.124     3.659 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7/O
                         net (fo=1, routed)           0.815     4.474    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7_n_0
    SLICE_X34Y50         LUT4 (Prop_lut4_I1_O)        0.124     4.598 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          0.999     5.597    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X32Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.502    38.394    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[3]/C
                         clock pessimism              0.473    38.867    
                         clock uncertainty           -0.145    38.722    
    SLICE_X32Y42         FDRE (Setup_fdre_C_CE)      -0.169    38.553    linebuffer_test_i/o_buf_controller/inst/addr_reg[3]
  -------------------------------------------------------------------
                         required time                         38.553    
                         arrival time                          -5.597    
  -------------------------------------------------------------------
                         slack                                 32.956    

Slack (MET) :             32.971ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.045ns  (logic 0.952ns (15.750%)  route 5.093ns (84.250%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 38.432 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.661    -0.698    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y50         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.242 f  linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/Q
                         net (fo=10, routed)          0.850     0.609    linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]
    SLICE_X35Y50         LUT5 (Prop_lut5_I2_O)        0.124     0.733 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_13/O
                         net (fo=2, routed)           0.808     1.541    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_13_n_0
    SLICE_X34Y51         LUT5 (Prop_lut5_I0_O)        0.124     1.665 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4/O
                         net (fo=3, routed)           0.673     2.338    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4_n_0
    SLICE_X35Y50         LUT2 (Prop_lut2_I0_O)        0.124     2.462 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_1/O
                         net (fo=37, routed)          2.022     4.484    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/pwropt
    SLICE_X35Y42         LUT3 (Prop_lut3_I2_O)        0.124     4.608 r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.739     5.347    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_1
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.541    38.432    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.473    38.906    
                         clock uncertainty           -0.145    38.761    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.318    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         38.318    
                         arrival time                          -5.347    
  -------------------------------------------------------------------
                         slack                                 32.971    

Slack (MET) :             33.059ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.952ns  (logic 0.952ns (15.995%)  route 5.000ns (84.005%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 38.427 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.661    -0.698    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y50         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.242 f  linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/Q
                         net (fo=10, routed)          0.850     0.609    linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]
    SLICE_X35Y50         LUT5 (Prop_lut5_I2_O)        0.124     0.733 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_13/O
                         net (fo=2, routed)           0.808     1.541    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_13_n_0
    SLICE_X34Y51         LUT5 (Prop_lut5_I0_O)        0.124     1.665 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4/O
                         net (fo=3, routed)           0.673     2.338    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4_n_0
    SLICE_X35Y50         LUT2 (Prop_lut2_I0_O)        0.124     2.462 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_1/O
                         net (fo=37, routed)          1.728     4.190    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/pwropt
    SLICE_X35Y42         LUT3 (Prop_lut3_I2_O)        0.124     4.314 r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_9/O
                         net (fo=1, routed)           0.940     5.254    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_5
    RAMB36_X2Y6          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.536    38.427    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.473    38.901    
                         clock uncertainty           -0.145    38.756    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.313    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         38.313    
                         arrival time                          -5.254    
  -------------------------------------------------------------------
                         slack                                 33.059    

Slack (MET) :             33.111ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.140ns  (logic 2.224ns (36.219%)  route 3.916ns (63.781%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.395 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.661    -0.698    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y50         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.242 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/Q
                         net (fo=9, routed)           0.704     0.463    linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]
    SLICE_X32Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.120 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.120    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_8_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.237 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.237    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_21_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.354 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.354    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.677 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/O[1]
                         net (fo=1, routed)           0.959     2.636    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_6
    SLICE_X34Y51         LUT4 (Prop_lut4_I0_O)        0.306     2.942 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_15/O
                         net (fo=1, routed)           0.593     3.535    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_15_n_0
    SLICE_X34Y52         LUT6 (Prop_lut6_I4_O)        0.124     3.659 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7/O
                         net (fo=1, routed)           0.815     4.474    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7_n_0
    SLICE_X34Y50         LUT4 (Prop_lut4_I1_O)        0.124     4.598 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          0.845     5.443    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X32Y43         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.503    38.395    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y43         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[4]/C
                         clock pessimism              0.473    38.868    
                         clock uncertainty           -0.145    38.723    
    SLICE_X32Y43         FDRE (Setup_fdre_C_CE)      -0.169    38.554    linebuffer_test_i/o_buf_controller/inst/addr_reg[4]
  -------------------------------------------------------------------
                         required time                         38.554    
                         arrival time                          -5.443    
  -------------------------------------------------------------------
                         slack                                 33.111    

Slack (MET) :             33.111ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.140ns  (logic 2.224ns (36.219%)  route 3.916ns (63.781%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.395 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.661    -0.698    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y50         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.242 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/Q
                         net (fo=9, routed)           0.704     0.463    linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]
    SLICE_X32Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.120 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.120    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_8_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.237 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.237    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_21_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.354 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.354    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.677 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/O[1]
                         net (fo=1, routed)           0.959     2.636    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_6
    SLICE_X34Y51         LUT4 (Prop_lut4_I0_O)        0.306     2.942 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_15/O
                         net (fo=1, routed)           0.593     3.535    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_15_n_0
    SLICE_X34Y52         LUT6 (Prop_lut6_I4_O)        0.124     3.659 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7/O
                         net (fo=1, routed)           0.815     4.474    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7_n_0
    SLICE_X34Y50         LUT4 (Prop_lut4_I1_O)        0.124     4.598 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          0.845     5.443    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X32Y43         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.503    38.395    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y43         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[5]/C
                         clock pessimism              0.473    38.868    
                         clock uncertainty           -0.145    38.723    
    SLICE_X32Y43         FDRE (Setup_fdre_C_CE)      -0.169    38.554    linebuffer_test_i/o_buf_controller/inst/addr_reg[5]
  -------------------------------------------------------------------
                         required time                         38.554    
                         arrival time                          -5.443    
  -------------------------------------------------------------------
                         slack                                 33.111    

Slack (MET) :             33.111ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.140ns  (logic 2.224ns (36.219%)  route 3.916ns (63.781%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.395 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.661    -0.698    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y50         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.242 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/Q
                         net (fo=9, routed)           0.704     0.463    linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]
    SLICE_X32Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.120 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.120    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_8_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.237 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.237    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_21_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.354 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.354    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.677 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/O[1]
                         net (fo=1, routed)           0.959     2.636    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_6
    SLICE_X34Y51         LUT4 (Prop_lut4_I0_O)        0.306     2.942 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_15/O
                         net (fo=1, routed)           0.593     3.535    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_15_n_0
    SLICE_X34Y52         LUT6 (Prop_lut6_I4_O)        0.124     3.659 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7/O
                         net (fo=1, routed)           0.815     4.474    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7_n_0
    SLICE_X34Y50         LUT4 (Prop_lut4_I1_O)        0.124     4.598 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          0.845     5.443    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X32Y43         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.503    38.395    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y43         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[6]/C
                         clock pessimism              0.473    38.868    
                         clock uncertainty           -0.145    38.723    
    SLICE_X32Y43         FDRE (Setup_fdre_C_CE)      -0.169    38.554    linebuffer_test_i/o_buf_controller/inst/addr_reg[6]
  -------------------------------------------------------------------
                         required time                         38.554    
                         arrival time                          -5.443    
  -------------------------------------------------------------------
                         slack                                 33.111    

Slack (MET) :             33.111ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.140ns  (logic 2.224ns (36.219%)  route 3.916ns (63.781%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.395 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.661    -0.698    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y50         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.242 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/Q
                         net (fo=9, routed)           0.704     0.463    linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]
    SLICE_X32Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.120 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.120    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_8_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.237 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.237    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_21_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.354 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.354    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.677 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/O[1]
                         net (fo=1, routed)           0.959     2.636    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_6
    SLICE_X34Y51         LUT4 (Prop_lut4_I0_O)        0.306     2.942 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_15/O
                         net (fo=1, routed)           0.593     3.535    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_15_n_0
    SLICE_X34Y52         LUT6 (Prop_lut6_I4_O)        0.124     3.659 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7/O
                         net (fo=1, routed)           0.815     4.474    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7_n_0
    SLICE_X34Y50         LUT4 (Prop_lut4_I1_O)        0.124     4.598 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          0.845     5.443    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X32Y43         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.503    38.395    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y43         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[7]/C
                         clock pessimism              0.473    38.868    
                         clock uncertainty           -0.145    38.723    
    SLICE_X32Y43         FDRE (Setup_fdre_C_CE)      -0.169    38.554    linebuffer_test_i/o_buf_controller/inst/addr_reg[7]
  -------------------------------------------------------------------
                         required time                         38.554    
                         arrival time                          -5.443    
  -------------------------------------------------------------------
                         slack                                 33.111    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/test_pattern_generator_0/inst/hsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.296%)  route 0.122ns (39.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.566    -0.495    linebuffer_test_i/test_pattern_generator_0/inst/clk
    SLICE_X29Y2          FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.354 f  linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[8]/Q
                         net (fo=5, routed)           0.122    -0.231    linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[8]
    SLICE_X28Y2          LUT6 (Prop_lut6_I3_O)        0.045    -0.186 r  linebuffer_test_i/test_pattern_generator_0/inst/hsync_i_1/O
                         net (fo=1, routed)           0.000    -0.186    linebuffer_test_i/test_pattern_generator_0/inst/hsync0
    SLICE_X28Y2          FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.834    -0.729    linebuffer_test_i/test_pattern_generator_0/inst/clk
    SLICE_X28Y2          FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/hsync_reg/C
                         clock pessimism              0.247    -0.482    
                         clock uncertainty            0.145    -0.337    
    SLICE_X28Y2          FDRE (Hold_fdre_C_D)         0.120    -0.217    linebuffer_test_i/test_pattern_generator_0/inst/hsync_reg
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/next_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_buf_controller/inst/addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.563    -0.498    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X25Y2          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/next_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  linebuffer_test_i/i_buf_controller/inst/next_addr_reg[6]/Q
                         net (fo=2, routed)           0.122    -0.235    linebuffer_test_i/i_buf_controller/inst/next_addr_reg[6]
    SLICE_X24Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.830    -0.733    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X24Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/addr_reg[6]/C
                         clock pessimism              0.250    -0.483    
                         clock uncertainty            0.145    -0.338    
    SLICE_X24Y3          FDRE (Hold_fdre_C_D)         0.060    -0.278    linebuffer_test_i/i_buf_controller/inst/addr_reg[6]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/next_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_buf_controller/inst/addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.343%)  route 0.128ns (47.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.563    -0.498    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X25Y1          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/next_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  linebuffer_test_i/i_buf_controller/inst/next_addr_reg[3]/Q
                         net (fo=2, routed)           0.128    -0.228    linebuffer_test_i/i_buf_controller/inst/next_addr_reg[3]
    SLICE_X24Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.830    -0.733    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X24Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/addr_reg[3]/C
                         clock pessimism              0.250    -0.483    
                         clock uncertainty            0.145    -0.338    
    SLICE_X24Y3          FDRE (Hold_fdre_C_D)         0.063    -0.275    linebuffer_test_i/i_buf_controller/inst/addr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 linebuffer_test_i/test_pattern_generator_0/inst/r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_buf_controller/inst/o_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.225%)  route 0.144ns (46.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.566    -0.495    linebuffer_test_i/test_pattern_generator_0/inst/clk
    SLICE_X28Y1          FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.164    -0.331 r  linebuffer_test_i/test_pattern_generator_0/inst/r_reg[0]/Q
                         net (fo=8, routed)           0.144    -0.187    linebuffer_test_i/i_buf_controller/inst/i_data[4]
    SLICE_X26Y0          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.834    -0.729    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X26Y0          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[4]/C
                         clock pessimism              0.269    -0.460    
                         clock uncertainty            0.145    -0.315    
    SLICE_X26Y0          FDRE (Hold_fdre_C_D)         0.075    -0.240    linebuffer_test_i/i_buf_controller/inst/o_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/h_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_buf_controller/inst/h_count_stop_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.250ns (65.483%)  route 0.132ns (34.517%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.565    -0.496    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X26Y5          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  linebuffer_test_i/i_buf_controller/inst/h_count_reg[11]/Q
                         net (fo=4, routed)           0.132    -0.223    linebuffer_test_i/i_buf_controller/inst/h_count_reg[11]
    SLICE_X28Y5          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.114 r  linebuffer_test_i/i_buf_controller/inst/h_count_stop_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.114    linebuffer_test_i/i_buf_controller/inst/p_1_in[11]
    SLICE_X28Y5          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/h_count_stop_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.833    -0.730    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X28Y5          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/h_count_stop_reg[11]/C
                         clock pessimism              0.269    -0.461    
                         clock uncertainty            0.145    -0.316    
    SLICE_X28Y5          FDRE (Hold_fdre_C_D)         0.134    -0.182    linebuffer_test_i/i_buf_controller/inst/h_count_stop_reg[11]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/o_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_buf_controller/inst/o_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.128ns (61.707%)  route 0.079ns (38.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.566    -0.495    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X26Y0          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y0          FDRE (Prop_fdre_C_Q)         0.128    -0.367 r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[4]/Q
                         net (fo=2, routed)           0.079    -0.287    linebuffer_test_i/i_buf_controller/inst/o_data[4]
    SLICE_X26Y0          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.834    -0.729    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X26Y0          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[12]/C
                         clock pessimism              0.234    -0.495    
                         clock uncertainty            0.145    -0.350    
    SLICE_X26Y0          FDRE (Hold_fdre_C_D)        -0.007    -0.357    linebuffer_test_i/i_buf_controller/inst/o_data_reg[12]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_buf_controller/inst/h_count_stop_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.250ns (65.174%)  route 0.134ns (34.826%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.565    -0.496    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X26Y4          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  linebuffer_test_i/i_buf_controller/inst/h_count_reg[7]/Q
                         net (fo=4, routed)           0.134    -0.221    linebuffer_test_i/i_buf_controller/inst/h_count_reg[7]
    SLICE_X28Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.112 r  linebuffer_test_i/i_buf_controller/inst/h_count_stop_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.112    linebuffer_test_i/i_buf_controller/inst/p_1_in[7]
    SLICE_X28Y4          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/h_count_stop_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.833    -0.730    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X28Y4          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/h_count_stop_reg[7]/C
                         clock pessimism              0.269    -0.461    
                         clock uncertainty            0.145    -0.316    
    SLICE_X28Y4          FDRE (Hold_fdre_C_D)         0.134    -0.182    linebuffer_test_i/i_buf_controller/inst/h_count_stop_reg[7]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/we_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.911%)  route 0.231ns (62.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.687ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.565    -0.496    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X27Y4          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/we_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  linebuffer_test_i/i_buf_controller/inst/we_reg/Q
                         net (fo=4, routed)           0.231    -0.124    linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/web[1]
    RAMB36_X1Y0          RAMB36E1                                     r  linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.876    -0.687    linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y0          RAMB36E1                                     r  linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.250    -0.436    
                         clock uncertainty            0.145    -0.291    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.096    -0.195    linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_buf_controller/inst/h_count_stop_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.250ns (64.729%)  route 0.136ns (35.271%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.565    -0.496    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X26Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  linebuffer_test_i/i_buf_controller/inst/h_count_reg[3]/Q
                         net (fo=4, routed)           0.136    -0.219    linebuffer_test_i/i_buf_controller/inst/h_count_reg[3]
    SLICE_X28Y3          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.110 r  linebuffer_test_i/i_buf_controller/inst/h_count_stop_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.110    linebuffer_test_i/i_buf_controller/inst/p_1_in[3]
    SLICE_X28Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/h_count_stop_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.833    -0.730    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X28Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/h_count_stop_reg[3]/C
                         clock pessimism              0.269    -0.461    
                         clock uncertainty            0.145    -0.316    
    SLICE_X28Y3          FDRE (Hold_fdre_C_D)         0.134    -0.182    linebuffer_test_i/i_buf_controller/inst/h_count_stop_reg[3]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.164ns (34.261%)  route 0.315ns (65.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.689ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.565    -0.496    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y44         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[10]/Q
                         net (fo=9, routed)           0.315    -0.017    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X1Y8          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.874    -0.689    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.269    -0.419    
                         clock uncertainty            0.145    -0.274    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.091    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.074    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       56.356ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             56.356ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        2.966ns  (logic 0.642ns (21.644%)  route 2.324ns (78.356%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.092ns = ( 33.092 - 30.000 ) 
    Source Clock Delay      (SCD):    3.530ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.766     1.766    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.867 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.663     3.530    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X34Y55         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDCE (Prop_fdce_C_Q)         0.518     4.048 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           1.177     5.226    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X33Y55         LUT2 (Prop_lut2_I1_O)        0.124     5.350 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          1.147     6.496    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X33Y57         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.513    61.513    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    61.604 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.489    63.092    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X33Y57         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.000    63.092    
                         clock uncertainty           -0.035    63.057    
    SLICE_X33Y57         FDCE (Setup_fdce_C_CE)      -0.205    62.852    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         62.852    
                         arrival time                          -6.496    
  -------------------------------------------------------------------
                         slack                                 56.356    

Slack (MET) :             56.356ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        2.966ns  (logic 0.642ns (21.644%)  route 2.324ns (78.356%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.092ns = ( 33.092 - 30.000 ) 
    Source Clock Delay      (SCD):    3.530ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.766     1.766    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.867 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.663     3.530    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X34Y55         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDCE (Prop_fdce_C_Q)         0.518     4.048 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           1.177     5.226    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X33Y55         LUT2 (Prop_lut2_I1_O)        0.124     5.350 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          1.147     6.496    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X33Y57         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.513    61.513    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    61.604 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.489    63.092    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X33Y57         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.000    63.092    
                         clock uncertainty           -0.035    63.057    
    SLICE_X33Y57         FDCE (Setup_fdce_C_CE)      -0.205    62.852    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         62.852    
                         arrival time                          -6.496    
  -------------------------------------------------------------------
                         slack                                 56.356    

Slack (MET) :             56.356ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        2.966ns  (logic 0.642ns (21.644%)  route 2.324ns (78.356%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.092ns = ( 33.092 - 30.000 ) 
    Source Clock Delay      (SCD):    3.530ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.766     1.766    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.867 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.663     3.530    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X34Y55         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDCE (Prop_fdce_C_Q)         0.518     4.048 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           1.177     5.226    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X33Y55         LUT2 (Prop_lut2_I1_O)        0.124     5.350 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          1.147     6.496    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X33Y57         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.513    61.513    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    61.604 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.489    63.092    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X33Y57         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.000    63.092    
                         clock uncertainty           -0.035    63.057    
    SLICE_X33Y57         FDCE (Setup_fdce_C_CE)      -0.205    62.852    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         62.852    
                         arrival time                          -6.496    
  -------------------------------------------------------------------
                         slack                                 56.356    

Slack (MET) :             56.356ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        2.966ns  (logic 0.642ns (21.644%)  route 2.324ns (78.356%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.092ns = ( 33.092 - 30.000 ) 
    Source Clock Delay      (SCD):    3.530ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.766     1.766    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.867 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.663     3.530    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X34Y55         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDCE (Prop_fdce_C_Q)         0.518     4.048 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           1.177     5.226    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X33Y55         LUT2 (Prop_lut2_I1_O)        0.124     5.350 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          1.147     6.496    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X33Y57         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.513    61.513    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    61.604 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.489    63.092    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X33Y57         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.000    63.092    
                         clock uncertainty           -0.035    63.057    
    SLICE_X33Y57         FDCE (Setup_fdce_C_CE)      -0.205    62.852    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         62.852    
                         arrival time                          -6.496    
  -------------------------------------------------------------------
                         slack                                 56.356    

Slack (MET) :             56.676ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        2.683ns  (logic 0.642ns (23.927%)  route 2.041ns (76.073%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.093ns = ( 33.093 - 30.000 ) 
    Source Clock Delay      (SCD):    3.530ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.766     1.766    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.867 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.663     3.530    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X34Y55         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDCE (Prop_fdce_C_Q)         0.518     4.048 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           1.177     5.226    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X33Y55         LUT2 (Prop_lut2_I1_O)        0.124     5.350 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.864     6.213    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X32Y56         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.513    61.513    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    61.604 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.490    63.093    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X32Y56         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.000    63.093    
                         clock uncertainty           -0.035    63.058    
    SLICE_X32Y56         FDCE (Setup_fdce_C_CE)      -0.169    62.889    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         62.889    
                         arrival time                          -6.213    
  -------------------------------------------------------------------
                         slack                                 56.676    

Slack (MET) :             56.676ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        2.683ns  (logic 0.642ns (23.927%)  route 2.041ns (76.073%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.093ns = ( 33.093 - 30.000 ) 
    Source Clock Delay      (SCD):    3.530ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.766     1.766    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.867 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.663     3.530    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X34Y55         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDCE (Prop_fdce_C_Q)         0.518     4.048 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           1.177     5.226    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X33Y55         LUT2 (Prop_lut2_I1_O)        0.124     5.350 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.864     6.213    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X32Y56         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.513    61.513    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    61.604 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.490    63.093    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X32Y56         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.000    63.093    
                         clock uncertainty           -0.035    63.058    
    SLICE_X32Y56         FDCE (Setup_fdce_C_CE)      -0.169    62.889    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         62.889    
                         arrival time                          -6.213    
  -------------------------------------------------------------------
                         slack                                 56.676    

Slack (MET) :             56.676ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        2.683ns  (logic 0.642ns (23.927%)  route 2.041ns (76.073%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.093ns = ( 33.093 - 30.000 ) 
    Source Clock Delay      (SCD):    3.530ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.766     1.766    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.867 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.663     3.530    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X34Y55         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDCE (Prop_fdce_C_Q)         0.518     4.048 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           1.177     5.226    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X33Y55         LUT2 (Prop_lut2_I1_O)        0.124     5.350 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.864     6.213    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X32Y56         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.513    61.513    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    61.604 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.490    63.093    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X32Y56         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.000    63.093    
                         clock uncertainty           -0.035    63.058    
    SLICE_X32Y56         FDCE (Setup_fdce_C_CE)      -0.169    62.889    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         62.889    
                         arrival time                          -6.213    
  -------------------------------------------------------------------
                         slack                                 56.676    

Slack (MET) :             56.676ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        2.683ns  (logic 0.642ns (23.927%)  route 2.041ns (76.073%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.093ns = ( 33.093 - 30.000 ) 
    Source Clock Delay      (SCD):    3.530ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.766     1.766    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.867 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.663     3.530    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X34Y55         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDCE (Prop_fdce_C_Q)         0.518     4.048 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           1.177     5.226    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X33Y55         LUT2 (Prop_lut2_I1_O)        0.124     5.350 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.864     6.213    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X32Y56         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.513    61.513    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    61.604 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.490    63.093    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X32Y56         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.000    63.093    
                         clock uncertainty           -0.035    63.058    
    SLICE_X32Y56         FDCE (Setup_fdce_C_CE)      -0.169    62.889    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         62.889    
                         arrival time                          -6.213    
  -------------------------------------------------------------------
                         slack                                 56.676    

Slack (MET) :             56.676ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        2.683ns  (logic 0.642ns (23.927%)  route 2.041ns (76.073%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.093ns = ( 33.093 - 30.000 ) 
    Source Clock Delay      (SCD):    3.530ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.766     1.766    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.867 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.663     3.530    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X34Y55         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDCE (Prop_fdce_C_Q)         0.518     4.048 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           1.177     5.226    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X33Y55         LUT2 (Prop_lut2_I1_O)        0.124     5.350 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.864     6.213    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X32Y56         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.513    61.513    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    61.604 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.490    63.093    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X32Y56         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.000    63.093    
                         clock uncertainty           -0.035    63.058    
    SLICE_X32Y56         FDCE (Setup_fdce_C_CE)      -0.169    62.889    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         62.889    
                         arrival time                          -6.213    
  -------------------------------------------------------------------
                         slack                                 56.676    

Slack (MET) :             56.676ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        2.683ns  (logic 0.642ns (23.927%)  route 2.041ns (76.073%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.093ns = ( 33.093 - 30.000 ) 
    Source Clock Delay      (SCD):    3.530ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.766     1.766    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.867 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.663     3.530    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X34Y55         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDCE (Prop_fdce_C_Q)         0.518     4.048 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           1.177     5.226    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X33Y55         LUT2 (Prop_lut2_I1_O)        0.124     5.350 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.864     6.213    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X32Y56         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.513    61.513    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    61.604 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.490    63.093    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X32Y56         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.000    63.093    
                         clock uncertainty           -0.035    63.058    
    SLICE_X32Y56         FDCE (Setup_fdce_C_CE)      -0.169    62.889    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         62.889    
                         arrival time                          -6.213    
  -------------------------------------------------------------------
                         slack                                 56.676    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.209ns (36.136%)  route 0.369ns (63.864%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.673ns
    Source Clock Delay      (SCD):    1.292ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.705     0.705    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.731 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.561     1.292    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X34Y55         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDCE (Prop_fdce_C_Q)         0.164     1.456 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.177     1.632    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X34Y55         LUT1 (Prop_lut1_I0_O)        0.045     1.677 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.193     1.870    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X33Y55         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.814     0.814    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.843 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.830     1.673    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X33Y55         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                         clock pessimism              0.000     1.673    
    SLICE_X33Y55         FDRE (Hold_fdre_C_R)        -0.018     1.655    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.209ns (36.136%)  route 0.369ns (63.864%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.673ns
    Source Clock Delay      (SCD):    1.292ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.705     0.705    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.731 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.561     1.292    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X34Y55         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDCE (Prop_fdce_C_Q)         0.164     1.456 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.177     1.632    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X34Y55         LUT1 (Prop_lut1_I0_O)        0.045     1.677 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.193     1.870    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X33Y55         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.814     0.814    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.843 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.830     1.673    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X33Y55         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]/C
                         clock pessimism              0.000     1.673    
    SLICE_X33Y55         FDRE (Hold_fdre_C_R)        -0.018     1.655    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.209ns (36.136%)  route 0.369ns (63.864%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.673ns
    Source Clock Delay      (SCD):    1.292ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.705     0.705    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.731 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.561     1.292    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X34Y55         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDCE (Prop_fdce_C_Q)         0.164     1.456 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.177     1.632    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X34Y55         LUT1 (Prop_lut1_I0_O)        0.045     1.677 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.193     1.870    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X33Y55         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.814     0.814    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.843 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.830     1.673    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X33Y55         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/C
                         clock pessimism              0.000     1.673    
    SLICE_X33Y55         FDRE (Hold_fdre_C_R)        -0.018     1.655    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.209ns (36.136%)  route 0.369ns (63.864%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.673ns
    Source Clock Delay      (SCD):    1.292ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.705     0.705    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.731 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.561     1.292    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X34Y55         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDCE (Prop_fdce_C_Q)         0.164     1.456 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.177     1.632    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X34Y55         LUT1 (Prop_lut1_I0_O)        0.045     1.677 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.193     1.870    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X33Y55         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.814     0.814    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.843 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.830     1.673    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X33Y55         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
                         clock pessimism              0.000     1.673    
    SLICE_X33Y55         FDRE (Hold_fdre_C_R)        -0.018     1.655    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.209ns (36.136%)  route 0.369ns (63.864%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.673ns
    Source Clock Delay      (SCD):    1.292ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.705     0.705    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.731 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.561     1.292    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X34Y55         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDCE (Prop_fdce_C_Q)         0.164     1.456 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.177     1.632    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X34Y55         LUT1 (Prop_lut1_I0_O)        0.045     1.677 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.193     1.870    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X33Y55         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.814     0.814    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.843 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.830     1.673    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X33Y55         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]/C
                         clock pessimism              0.000     1.673    
    SLICE_X33Y55         FDRE (Hold_fdre_C_R)        -0.018     1.655    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.209ns (36.136%)  route 0.369ns (63.864%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.673ns
    Source Clock Delay      (SCD):    1.292ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.705     0.705    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.731 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.561     1.292    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X34Y55         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDCE (Prop_fdce_C_Q)         0.164     1.456 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.177     1.632    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X34Y55         LUT1 (Prop_lut1_I0_O)        0.045     1.677 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.193     1.870    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X33Y55         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.814     0.814    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.843 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.830     1.673    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X33Y55         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]/C
                         clock pessimism              0.000     1.673    
    SLICE_X33Y55         FDRE (Hold_fdre_C_R)        -0.018     1.655    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.209ns (36.136%)  route 0.369ns (63.864%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.673ns
    Source Clock Delay      (SCD):    1.292ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.705     0.705    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.731 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.561     1.292    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X34Y55         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDCE (Prop_fdce_C_Q)         0.164     1.456 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.177     1.632    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X34Y55         LUT1 (Prop_lut1_I0_O)        0.045     1.677 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.193     1.870    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X33Y55         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.814     0.814    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.843 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.830     1.673    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X33Y55         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]/C
                         clock pessimism              0.000     1.673    
    SLICE_X33Y55         FDRE (Hold_fdre_C_R)        -0.018     1.655    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.209ns (34.472%)  route 0.397ns (65.528%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.673ns
    Source Clock Delay      (SCD):    1.292ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.705     0.705    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.731 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.561     1.292    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X34Y55         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDCE (Prop_fdce_C_Q)         0.164     1.456 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.177     1.632    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X34Y55         LUT1 (Prop_lut1_I0_O)        0.045     1.677 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.221     1.898    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X33Y56         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.814     0.814    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.843 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.830     1.673    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X33Y56         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]/C
                         clock pessimism              0.000     1.673    
    SLICE_X33Y56         FDRE (Hold_fdre_C_R)        -0.018     1.655    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.209ns (21.676%)  route 0.755ns (78.324%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.673ns
    Source Clock Delay      (SCD):    1.292ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.705     0.705    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.731 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.561     1.292    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X34Y55         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDCE (Prop_fdce_C_Q)         0.164     1.456 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.443     1.899    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X33Y55         LUT2 (Prop_lut2_I1_O)        0.045     1.944 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.312     2.256    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X32Y56         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.814     0.814    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.843 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.830     1.673    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X32Y56         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.000     1.673    
    SLICE_X32Y56         FDCE (Hold_fdce_C_CE)       -0.016     1.657    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.209ns (21.676%)  route 0.755ns (78.324%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.673ns
    Source Clock Delay      (SCD):    1.292ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.705     0.705    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.731 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.561     1.292    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X34Y55         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDCE (Prop_fdce_C_Q)         0.164     1.456 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.443     1.899    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X33Y55         LUT2 (Prop_lut2_I1_O)        0.045     1.944 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.312     2.256    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X32Y56         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.814     0.814    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.843 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.830     1.673    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X32Y56         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.000     1.673    
    SLICE_X32Y56         FDCE (Hold_fdce_C_CE)       -0.016     1.657    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.599    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_linebuffer_test_clk_wiz_0_0
  To Clock:  clk_out1_linebuffer_test_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       32.956ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.956ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.295ns  (logic 2.224ns (35.331%)  route 4.071ns (64.669%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 38.394 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.661    -0.698    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y50         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.242 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/Q
                         net (fo=9, routed)           0.704     0.463    linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]
    SLICE_X32Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.120 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.120    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_8_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.237 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.237    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_21_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.354 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.354    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.677 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/O[1]
                         net (fo=1, routed)           0.959     2.636    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_6
    SLICE_X34Y51         LUT4 (Prop_lut4_I0_O)        0.306     2.942 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_15/O
                         net (fo=1, routed)           0.593     3.535    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_15_n_0
    SLICE_X34Y52         LUT6 (Prop_lut6_I4_O)        0.124     3.659 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7/O
                         net (fo=1, routed)           0.815     4.474    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7_n_0
    SLICE_X34Y50         LUT4 (Prop_lut4_I1_O)        0.124     4.598 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          0.999     5.597    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X32Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.502    38.394    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[0]/C
                         clock pessimism              0.473    38.867    
                         clock uncertainty           -0.145    38.722    
    SLICE_X32Y42         FDRE (Setup_fdre_C_CE)      -0.169    38.553    linebuffer_test_i/o_buf_controller/inst/addr_reg[0]
  -------------------------------------------------------------------
                         required time                         38.553    
                         arrival time                          -5.597    
  -------------------------------------------------------------------
                         slack                                 32.956    

Slack (MET) :             32.956ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.295ns  (logic 2.224ns (35.331%)  route 4.071ns (64.669%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 38.394 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.661    -0.698    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y50         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.242 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/Q
                         net (fo=9, routed)           0.704     0.463    linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]
    SLICE_X32Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.120 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.120    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_8_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.237 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.237    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_21_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.354 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.354    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.677 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/O[1]
                         net (fo=1, routed)           0.959     2.636    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_6
    SLICE_X34Y51         LUT4 (Prop_lut4_I0_O)        0.306     2.942 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_15/O
                         net (fo=1, routed)           0.593     3.535    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_15_n_0
    SLICE_X34Y52         LUT6 (Prop_lut6_I4_O)        0.124     3.659 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7/O
                         net (fo=1, routed)           0.815     4.474    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7_n_0
    SLICE_X34Y50         LUT4 (Prop_lut4_I1_O)        0.124     4.598 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          0.999     5.597    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X32Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.502    38.394    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[1]/C
                         clock pessimism              0.473    38.867    
                         clock uncertainty           -0.145    38.722    
    SLICE_X32Y42         FDRE (Setup_fdre_C_CE)      -0.169    38.553    linebuffer_test_i/o_buf_controller/inst/addr_reg[1]
  -------------------------------------------------------------------
                         required time                         38.553    
                         arrival time                          -5.597    
  -------------------------------------------------------------------
                         slack                                 32.956    

Slack (MET) :             32.956ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.295ns  (logic 2.224ns (35.331%)  route 4.071ns (64.669%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 38.394 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.661    -0.698    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y50         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.242 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/Q
                         net (fo=9, routed)           0.704     0.463    linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]
    SLICE_X32Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.120 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.120    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_8_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.237 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.237    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_21_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.354 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.354    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.677 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/O[1]
                         net (fo=1, routed)           0.959     2.636    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_6
    SLICE_X34Y51         LUT4 (Prop_lut4_I0_O)        0.306     2.942 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_15/O
                         net (fo=1, routed)           0.593     3.535    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_15_n_0
    SLICE_X34Y52         LUT6 (Prop_lut6_I4_O)        0.124     3.659 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7/O
                         net (fo=1, routed)           0.815     4.474    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7_n_0
    SLICE_X34Y50         LUT4 (Prop_lut4_I1_O)        0.124     4.598 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          0.999     5.597    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X32Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.502    38.394    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[2]/C
                         clock pessimism              0.473    38.867    
                         clock uncertainty           -0.145    38.722    
    SLICE_X32Y42         FDRE (Setup_fdre_C_CE)      -0.169    38.553    linebuffer_test_i/o_buf_controller/inst/addr_reg[2]
  -------------------------------------------------------------------
                         required time                         38.553    
                         arrival time                          -5.597    
  -------------------------------------------------------------------
                         slack                                 32.956    

Slack (MET) :             32.956ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.295ns  (logic 2.224ns (35.331%)  route 4.071ns (64.669%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 38.394 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.661    -0.698    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y50         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.242 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/Q
                         net (fo=9, routed)           0.704     0.463    linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]
    SLICE_X32Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.120 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.120    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_8_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.237 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.237    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_21_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.354 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.354    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.677 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/O[1]
                         net (fo=1, routed)           0.959     2.636    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_6
    SLICE_X34Y51         LUT4 (Prop_lut4_I0_O)        0.306     2.942 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_15/O
                         net (fo=1, routed)           0.593     3.535    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_15_n_0
    SLICE_X34Y52         LUT6 (Prop_lut6_I4_O)        0.124     3.659 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7/O
                         net (fo=1, routed)           0.815     4.474    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7_n_0
    SLICE_X34Y50         LUT4 (Prop_lut4_I1_O)        0.124     4.598 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          0.999     5.597    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X32Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.502    38.394    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[3]/C
                         clock pessimism              0.473    38.867    
                         clock uncertainty           -0.145    38.722    
    SLICE_X32Y42         FDRE (Setup_fdre_C_CE)      -0.169    38.553    linebuffer_test_i/o_buf_controller/inst/addr_reg[3]
  -------------------------------------------------------------------
                         required time                         38.553    
                         arrival time                          -5.597    
  -------------------------------------------------------------------
                         slack                                 32.956    

Slack (MET) :             32.971ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.045ns  (logic 0.952ns (15.750%)  route 5.093ns (84.250%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 38.432 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.661    -0.698    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y50         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.242 f  linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/Q
                         net (fo=10, routed)          0.850     0.609    linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]
    SLICE_X35Y50         LUT5 (Prop_lut5_I2_O)        0.124     0.733 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_13/O
                         net (fo=2, routed)           0.808     1.541    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_13_n_0
    SLICE_X34Y51         LUT5 (Prop_lut5_I0_O)        0.124     1.665 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4/O
                         net (fo=3, routed)           0.673     2.338    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4_n_0
    SLICE_X35Y50         LUT2 (Prop_lut2_I0_O)        0.124     2.462 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_1/O
                         net (fo=37, routed)          2.022     4.484    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/pwropt
    SLICE_X35Y42         LUT3 (Prop_lut3_I2_O)        0.124     4.608 r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.739     5.347    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_1
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.541    38.432    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.473    38.906    
                         clock uncertainty           -0.145    38.761    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.318    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         38.318    
                         arrival time                          -5.347    
  -------------------------------------------------------------------
                         slack                                 32.971    

Slack (MET) :             33.059ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.952ns  (logic 0.952ns (15.995%)  route 5.000ns (84.005%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 38.427 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.661    -0.698    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y50         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.242 f  linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/Q
                         net (fo=10, routed)          0.850     0.609    linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]
    SLICE_X35Y50         LUT5 (Prop_lut5_I2_O)        0.124     0.733 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_13/O
                         net (fo=2, routed)           0.808     1.541    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_13_n_0
    SLICE_X34Y51         LUT5 (Prop_lut5_I0_O)        0.124     1.665 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4/O
                         net (fo=3, routed)           0.673     2.338    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4_n_0
    SLICE_X35Y50         LUT2 (Prop_lut2_I0_O)        0.124     2.462 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_1/O
                         net (fo=37, routed)          1.728     4.190    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/pwropt
    SLICE_X35Y42         LUT3 (Prop_lut3_I2_O)        0.124     4.314 r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_9/O
                         net (fo=1, routed)           0.940     5.254    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_5
    RAMB36_X2Y6          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.536    38.427    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.473    38.901    
                         clock uncertainty           -0.145    38.756    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.313    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         38.313    
                         arrival time                          -5.254    
  -------------------------------------------------------------------
                         slack                                 33.059    

Slack (MET) :             33.111ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.140ns  (logic 2.224ns (36.219%)  route 3.916ns (63.781%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.395 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.661    -0.698    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y50         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.242 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/Q
                         net (fo=9, routed)           0.704     0.463    linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]
    SLICE_X32Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.120 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.120    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_8_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.237 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.237    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_21_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.354 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.354    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.677 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/O[1]
                         net (fo=1, routed)           0.959     2.636    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_6
    SLICE_X34Y51         LUT4 (Prop_lut4_I0_O)        0.306     2.942 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_15/O
                         net (fo=1, routed)           0.593     3.535    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_15_n_0
    SLICE_X34Y52         LUT6 (Prop_lut6_I4_O)        0.124     3.659 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7/O
                         net (fo=1, routed)           0.815     4.474    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7_n_0
    SLICE_X34Y50         LUT4 (Prop_lut4_I1_O)        0.124     4.598 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          0.845     5.443    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X32Y43         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.503    38.395    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y43         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[4]/C
                         clock pessimism              0.473    38.868    
                         clock uncertainty           -0.145    38.723    
    SLICE_X32Y43         FDRE (Setup_fdre_C_CE)      -0.169    38.554    linebuffer_test_i/o_buf_controller/inst/addr_reg[4]
  -------------------------------------------------------------------
                         required time                         38.554    
                         arrival time                          -5.443    
  -------------------------------------------------------------------
                         slack                                 33.111    

Slack (MET) :             33.111ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.140ns  (logic 2.224ns (36.219%)  route 3.916ns (63.781%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.395 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.661    -0.698    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y50         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.242 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/Q
                         net (fo=9, routed)           0.704     0.463    linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]
    SLICE_X32Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.120 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.120    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_8_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.237 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.237    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_21_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.354 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.354    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.677 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/O[1]
                         net (fo=1, routed)           0.959     2.636    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_6
    SLICE_X34Y51         LUT4 (Prop_lut4_I0_O)        0.306     2.942 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_15/O
                         net (fo=1, routed)           0.593     3.535    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_15_n_0
    SLICE_X34Y52         LUT6 (Prop_lut6_I4_O)        0.124     3.659 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7/O
                         net (fo=1, routed)           0.815     4.474    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7_n_0
    SLICE_X34Y50         LUT4 (Prop_lut4_I1_O)        0.124     4.598 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          0.845     5.443    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X32Y43         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.503    38.395    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y43         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[5]/C
                         clock pessimism              0.473    38.868    
                         clock uncertainty           -0.145    38.723    
    SLICE_X32Y43         FDRE (Setup_fdre_C_CE)      -0.169    38.554    linebuffer_test_i/o_buf_controller/inst/addr_reg[5]
  -------------------------------------------------------------------
                         required time                         38.554    
                         arrival time                          -5.443    
  -------------------------------------------------------------------
                         slack                                 33.111    

Slack (MET) :             33.111ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.140ns  (logic 2.224ns (36.219%)  route 3.916ns (63.781%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.395 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.661    -0.698    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y50         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.242 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/Q
                         net (fo=9, routed)           0.704     0.463    linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]
    SLICE_X32Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.120 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.120    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_8_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.237 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.237    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_21_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.354 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.354    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.677 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/O[1]
                         net (fo=1, routed)           0.959     2.636    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_6
    SLICE_X34Y51         LUT4 (Prop_lut4_I0_O)        0.306     2.942 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_15/O
                         net (fo=1, routed)           0.593     3.535    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_15_n_0
    SLICE_X34Y52         LUT6 (Prop_lut6_I4_O)        0.124     3.659 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7/O
                         net (fo=1, routed)           0.815     4.474    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7_n_0
    SLICE_X34Y50         LUT4 (Prop_lut4_I1_O)        0.124     4.598 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          0.845     5.443    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X32Y43         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.503    38.395    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y43         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[6]/C
                         clock pessimism              0.473    38.868    
                         clock uncertainty           -0.145    38.723    
    SLICE_X32Y43         FDRE (Setup_fdre_C_CE)      -0.169    38.554    linebuffer_test_i/o_buf_controller/inst/addr_reg[6]
  -------------------------------------------------------------------
                         required time                         38.554    
                         arrival time                          -5.443    
  -------------------------------------------------------------------
                         slack                                 33.111    

Slack (MET) :             33.111ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.140ns  (logic 2.224ns (36.219%)  route 3.916ns (63.781%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.395 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.661    -0.698    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y50         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.242 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/Q
                         net (fo=9, routed)           0.704     0.463    linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]
    SLICE_X32Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.120 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.120    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_8_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.237 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.237    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_21_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.354 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.354    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.677 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/O[1]
                         net (fo=1, routed)           0.959     2.636    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_6
    SLICE_X34Y51         LUT4 (Prop_lut4_I0_O)        0.306     2.942 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_15/O
                         net (fo=1, routed)           0.593     3.535    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_15_n_0
    SLICE_X34Y52         LUT6 (Prop_lut6_I4_O)        0.124     3.659 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7/O
                         net (fo=1, routed)           0.815     4.474    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7_n_0
    SLICE_X34Y50         LUT4 (Prop_lut4_I1_O)        0.124     4.598 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          0.845     5.443    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X32Y43         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.503    38.395    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y43         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[7]/C
                         clock pessimism              0.473    38.868    
                         clock uncertainty           -0.145    38.723    
    SLICE_X32Y43         FDRE (Setup_fdre_C_CE)      -0.169    38.554    linebuffer_test_i/o_buf_controller/inst/addr_reg[7]
  -------------------------------------------------------------------
                         required time                         38.554    
                         arrival time                          -5.443    
  -------------------------------------------------------------------
                         slack                                 33.111    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/test_pattern_generator_0/inst/hsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.296%)  route 0.122ns (39.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.566    -0.495    linebuffer_test_i/test_pattern_generator_0/inst/clk
    SLICE_X29Y2          FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.354 f  linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[8]/Q
                         net (fo=5, routed)           0.122    -0.231    linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[8]
    SLICE_X28Y2          LUT6 (Prop_lut6_I3_O)        0.045    -0.186 r  linebuffer_test_i/test_pattern_generator_0/inst/hsync_i_1/O
                         net (fo=1, routed)           0.000    -0.186    linebuffer_test_i/test_pattern_generator_0/inst/hsync0
    SLICE_X28Y2          FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.834    -0.729    linebuffer_test_i/test_pattern_generator_0/inst/clk
    SLICE_X28Y2          FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/hsync_reg/C
                         clock pessimism              0.247    -0.482    
                         clock uncertainty            0.145    -0.337    
    SLICE_X28Y2          FDRE (Hold_fdre_C_D)         0.120    -0.217    linebuffer_test_i/test_pattern_generator_0/inst/hsync_reg
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/next_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_buf_controller/inst/addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.563    -0.498    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X25Y2          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/next_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  linebuffer_test_i/i_buf_controller/inst/next_addr_reg[6]/Q
                         net (fo=2, routed)           0.122    -0.235    linebuffer_test_i/i_buf_controller/inst/next_addr_reg[6]
    SLICE_X24Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.830    -0.733    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X24Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/addr_reg[6]/C
                         clock pessimism              0.250    -0.483    
                         clock uncertainty            0.145    -0.338    
    SLICE_X24Y3          FDRE (Hold_fdre_C_D)         0.060    -0.278    linebuffer_test_i/i_buf_controller/inst/addr_reg[6]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/next_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_buf_controller/inst/addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.343%)  route 0.128ns (47.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.563    -0.498    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X25Y1          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/next_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  linebuffer_test_i/i_buf_controller/inst/next_addr_reg[3]/Q
                         net (fo=2, routed)           0.128    -0.228    linebuffer_test_i/i_buf_controller/inst/next_addr_reg[3]
    SLICE_X24Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.830    -0.733    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X24Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/addr_reg[3]/C
                         clock pessimism              0.250    -0.483    
                         clock uncertainty            0.145    -0.338    
    SLICE_X24Y3          FDRE (Hold_fdre_C_D)         0.063    -0.275    linebuffer_test_i/i_buf_controller/inst/addr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 linebuffer_test_i/test_pattern_generator_0/inst/r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_buf_controller/inst/o_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.225%)  route 0.144ns (46.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.566    -0.495    linebuffer_test_i/test_pattern_generator_0/inst/clk
    SLICE_X28Y1          FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.164    -0.331 r  linebuffer_test_i/test_pattern_generator_0/inst/r_reg[0]/Q
                         net (fo=8, routed)           0.144    -0.187    linebuffer_test_i/i_buf_controller/inst/i_data[4]
    SLICE_X26Y0          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.834    -0.729    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X26Y0          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[4]/C
                         clock pessimism              0.269    -0.460    
                         clock uncertainty            0.145    -0.315    
    SLICE_X26Y0          FDRE (Hold_fdre_C_D)         0.075    -0.240    linebuffer_test_i/i_buf_controller/inst/o_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/h_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_buf_controller/inst/h_count_stop_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.250ns (65.483%)  route 0.132ns (34.517%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.565    -0.496    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X26Y5          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  linebuffer_test_i/i_buf_controller/inst/h_count_reg[11]/Q
                         net (fo=4, routed)           0.132    -0.223    linebuffer_test_i/i_buf_controller/inst/h_count_reg[11]
    SLICE_X28Y5          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.114 r  linebuffer_test_i/i_buf_controller/inst/h_count_stop_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.114    linebuffer_test_i/i_buf_controller/inst/p_1_in[11]
    SLICE_X28Y5          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/h_count_stop_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.833    -0.730    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X28Y5          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/h_count_stop_reg[11]/C
                         clock pessimism              0.269    -0.461    
                         clock uncertainty            0.145    -0.316    
    SLICE_X28Y5          FDRE (Hold_fdre_C_D)         0.134    -0.182    linebuffer_test_i/i_buf_controller/inst/h_count_stop_reg[11]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/o_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_buf_controller/inst/o_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.128ns (61.707%)  route 0.079ns (38.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.566    -0.495    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X26Y0          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y0          FDRE (Prop_fdre_C_Q)         0.128    -0.367 r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[4]/Q
                         net (fo=2, routed)           0.079    -0.287    linebuffer_test_i/i_buf_controller/inst/o_data[4]
    SLICE_X26Y0          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.834    -0.729    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X26Y0          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[12]/C
                         clock pessimism              0.234    -0.495    
                         clock uncertainty            0.145    -0.350    
    SLICE_X26Y0          FDRE (Hold_fdre_C_D)        -0.007    -0.357    linebuffer_test_i/i_buf_controller/inst/o_data_reg[12]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_buf_controller/inst/h_count_stop_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.250ns (65.174%)  route 0.134ns (34.826%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.565    -0.496    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X26Y4          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  linebuffer_test_i/i_buf_controller/inst/h_count_reg[7]/Q
                         net (fo=4, routed)           0.134    -0.221    linebuffer_test_i/i_buf_controller/inst/h_count_reg[7]
    SLICE_X28Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.112 r  linebuffer_test_i/i_buf_controller/inst/h_count_stop_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.112    linebuffer_test_i/i_buf_controller/inst/p_1_in[7]
    SLICE_X28Y4          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/h_count_stop_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.833    -0.730    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X28Y4          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/h_count_stop_reg[7]/C
                         clock pessimism              0.269    -0.461    
                         clock uncertainty            0.145    -0.316    
    SLICE_X28Y4          FDRE (Hold_fdre_C_D)         0.134    -0.182    linebuffer_test_i/i_buf_controller/inst/h_count_stop_reg[7]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/we_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.911%)  route 0.231ns (62.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.687ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.565    -0.496    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X27Y4          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/we_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  linebuffer_test_i/i_buf_controller/inst/we_reg/Q
                         net (fo=4, routed)           0.231    -0.124    linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/web[1]
    RAMB36_X1Y0          RAMB36E1                                     r  linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.876    -0.687    linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y0          RAMB36E1                                     r  linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.250    -0.436    
                         clock uncertainty            0.145    -0.291    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.096    -0.195    linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_buf_controller/inst/h_count_stop_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.250ns (64.729%)  route 0.136ns (35.271%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.565    -0.496    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X26Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  linebuffer_test_i/i_buf_controller/inst/h_count_reg[3]/Q
                         net (fo=4, routed)           0.136    -0.219    linebuffer_test_i/i_buf_controller/inst/h_count_reg[3]
    SLICE_X28Y3          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.110 r  linebuffer_test_i/i_buf_controller/inst/h_count_stop_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.110    linebuffer_test_i/i_buf_controller/inst/p_1_in[3]
    SLICE_X28Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/h_count_stop_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.833    -0.730    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X28Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/h_count_stop_reg[3]/C
                         clock pessimism              0.269    -0.461    
                         clock uncertainty            0.145    -0.316    
    SLICE_X28Y3          FDRE (Hold_fdre_C_D)         0.134    -0.182    linebuffer_test_i/i_buf_controller/inst/h_count_stop_reg[3]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.164ns (34.261%)  route 0.315ns (65.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.689ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.565    -0.496    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y44         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[10]/Q
                         net (fo=9, routed)           0.315    -0.017    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X1Y8          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.874    -0.689    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.269    -0.419    
                         clock uncertainty            0.145    -0.274    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.091    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.074    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.939ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.939ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.375ns  (logic 0.642ns (10.071%)  route 5.733ns (89.929%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9996, routed)        1.663     2.971    linebuffer_test_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y56         FDRE                                         r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.518     3.489 r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          3.491     6.980    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X7Y26          LUT1 (Prop_lut1_I0_O)        0.124     7.104 f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         2.241     9.346    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X18Y20         FDPE                                         f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9996, routed)        1.489    12.681    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X18Y20         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.116    12.797    
                         clock uncertainty           -0.154    12.643    
    SLICE_X18Y20         FDPE (Recov_fdpe_C_PRE)     -0.359    12.284    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.284    
                         arrival time                          -9.346    
  -------------------------------------------------------------------
                         slack                                  2.939    

Slack (MET) :             2.939ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.375ns  (logic 0.642ns (10.071%)  route 5.733ns (89.929%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9996, routed)        1.663     2.971    linebuffer_test_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y56         FDRE                                         r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.518     3.489 r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          3.491     6.980    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X7Y26          LUT1 (Prop_lut1_I0_O)        0.124     7.104 f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         2.241     9.346    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X18Y20         FDPE                                         f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9996, routed)        1.489    12.681    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X18Y20         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.116    12.797    
                         clock uncertainty           -0.154    12.643    
    SLICE_X18Y20         FDPE (Recov_fdpe_C_PRE)     -0.359    12.284    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.284    
                         arrival time                          -9.346    
  -------------------------------------------------------------------
                         slack                                  2.939    

Slack (MET) :             3.417ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.906ns  (logic 0.642ns (10.870%)  route 5.264ns (89.130%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9996, routed)        1.663     2.971    linebuffer_test_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y56         FDRE                                         r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.518     3.489 r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          3.116     6.605    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X6Y17          LUT1 (Prop_lut1_I0_O)        0.124     6.729 f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         2.148     8.877    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X16Y1          FDPE                                         f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9996, routed)        1.501    12.693    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X16Y1          FDPE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.116    12.809    
                         clock uncertainty           -0.154    12.655    
    SLICE_X16Y1          FDPE (Recov_fdpe_C_PRE)     -0.361    12.294    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.294    
                         arrival time                          -8.877    
  -------------------------------------------------------------------
                         slack                                  3.417    

Slack (MET) :             3.431ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.890ns  (logic 0.642ns (10.900%)  route 5.248ns (89.100%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9996, routed)        1.663     2.971    linebuffer_test_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y56         FDRE                                         r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.518     3.489 r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          3.116     6.605    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X6Y17          LUT1 (Prop_lut1_I0_O)        0.124     6.729 f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         2.132     8.861    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X20Y4          FDPE                                         f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9996, routed)        1.499    12.691    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y4          FDPE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.116    12.807    
                         clock uncertainty           -0.154    12.653    
    SLICE_X20Y4          FDPE (Recov_fdpe_C_PRE)     -0.361    12.292    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.292    
                         arrival time                          -8.861    
  -------------------------------------------------------------------
                         slack                                  3.431    

Slack (MET) :             3.459ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.906ns  (logic 0.642ns (10.870%)  route 5.264ns (89.130%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9996, routed)        1.663     2.971    linebuffer_test_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y56         FDRE                                         r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.518     3.489 r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          3.116     6.605    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X6Y17          LUT1 (Prop_lut1_I0_O)        0.124     6.729 f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         2.148     8.877    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X16Y1          FDPE                                         f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9996, routed)        1.501    12.693    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X16Y1          FDPE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.116    12.809    
                         clock uncertainty           -0.154    12.655    
    SLICE_X16Y1          FDPE (Recov_fdpe_C_PRE)     -0.319    12.336    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.336    
                         arrival time                          -8.877    
  -------------------------------------------------------------------
                         slack                                  3.459    

Slack (MET) :             3.473ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.890ns  (logic 0.642ns (10.900%)  route 5.248ns (89.100%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9996, routed)        1.663     2.971    linebuffer_test_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y56         FDRE                                         r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.518     3.489 r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          3.116     6.605    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X6Y17          LUT1 (Prop_lut1_I0_O)        0.124     6.729 f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         2.132     8.861    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X20Y4          FDPE                                         f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9996, routed)        1.499    12.691    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y4          FDPE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.116    12.807    
                         clock uncertainty           -0.154    12.653    
    SLICE_X20Y4          FDPE (Recov_fdpe_C_PRE)     -0.319    12.334    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.334    
                         arrival time                          -8.861    
  -------------------------------------------------------------------
                         slack                                  3.473    

Slack (MET) :             3.565ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.753ns  (logic 0.642ns (11.159%)  route 5.111ns (88.841%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9996, routed)        1.663     2.971    linebuffer_test_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y56         FDRE                                         r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.518     3.489 r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          3.491     6.980    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X7Y26          LUT1 (Prop_lut1_I0_O)        0.124     7.104 f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         1.620     8.724    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X10Y20         FDPE                                         f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9996, routed)        1.496    12.688    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y20         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.116    12.804    
                         clock uncertainty           -0.154    12.650    
    SLICE_X10Y20         FDPE (Recov_fdpe_C_PRE)     -0.361    12.289    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.289    
                         arrival time                          -8.724    
  -------------------------------------------------------------------
                         slack                                  3.565    

Slack (MET) :             3.607ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.753ns  (logic 0.642ns (11.159%)  route 5.111ns (88.841%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9996, routed)        1.663     2.971    linebuffer_test_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y56         FDRE                                         r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.518     3.489 r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          3.491     6.980    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X7Y26          LUT1 (Prop_lut1_I0_O)        0.124     7.104 f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         1.620     8.724    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X10Y20         FDPE                                         f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9996, routed)        1.496    12.688    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y20         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.116    12.804    
                         clock uncertainty           -0.154    12.650    
    SLICE_X10Y20         FDPE (Recov_fdpe_C_PRE)     -0.319    12.331    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.331    
                         arrival time                          -8.724    
  -------------------------------------------------------------------
                         slack                                  3.607    

Slack (MET) :             3.812ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.552ns  (logic 0.642ns (11.563%)  route 4.910ns (88.437%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9996, routed)        1.663     2.971    linebuffer_test_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y56         FDRE                                         r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.518     3.489 r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          3.491     6.980    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X7Y26          LUT1 (Prop_lut1_I0_O)        0.124     7.104 f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         1.419     8.523    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X1Y33          FDPE                                         f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9996, routed)        1.540    12.733    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y33          FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.116    12.848    
                         clock uncertainty           -0.154    12.694    
    SLICE_X1Y33          FDPE (Recov_fdpe_C_PRE)     -0.359    12.335    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.335    
                         arrival time                          -8.523    
  -------------------------------------------------------------------
                         slack                                  3.812    

Slack (MET) :             3.812ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.552ns  (logic 0.642ns (11.563%)  route 4.910ns (88.437%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9996, routed)        1.663     2.971    linebuffer_test_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y56         FDRE                                         r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.518     3.489 r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          3.491     6.980    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X7Y26          LUT1 (Prop_lut1_I0_O)        0.124     7.104 f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         1.419     8.523    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X1Y33          FDPE                                         f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9996, routed)        1.540    12.733    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y33          FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.116    12.848    
                         clock uncertainty           -0.154    12.694    
    SLICE_X1Y33          FDPE (Recov_fdpe_C_PRE)     -0.359    12.335    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.335    
                         arrival time                          -8.523    
  -------------------------------------------------------------------
                         slack                                  3.812    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.901%)  route 0.252ns (64.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9996, routed)        0.558     0.899    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X22Y54         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y54         FDPE (Prop_fdpe_C_Q)         0.141     1.040 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.252     1.291    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X20Y54         FDCE                                         f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9996, routed)        0.829     1.199    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X20Y54         FDCE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X20Y54         FDCE (Remov_fdce_C_CLR)     -0.067     1.098    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.901%)  route 0.252ns (64.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9996, routed)        0.558     0.899    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X22Y54         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y54         FDPE (Prop_fdpe_C_Q)         0.141     1.040 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.252     1.291    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X20Y54         FDCE                                         f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9996, routed)        0.829     1.199    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X20Y54         FDCE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X20Y54         FDCE (Remov_fdce_C_CLR)     -0.067     1.098    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.901%)  route 0.252ns (64.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9996, routed)        0.558     0.899    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X22Y54         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y54         FDPE (Prop_fdpe_C_Q)         0.141     1.040 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.252     1.291    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X20Y54         FDCE                                         f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9996, routed)        0.829     1.199    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X20Y54         FDCE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X20Y54         FDCE (Remov_fdce_C_CLR)     -0.067     1.098    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.901%)  route 0.252ns (64.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9996, routed)        0.558     0.899    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X22Y54         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y54         FDPE (Prop_fdpe_C_Q)         0.141     1.040 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.252     1.291    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X20Y54         FDCE                                         f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9996, routed)        0.829     1.199    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X20Y54         FDCE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X20Y54         FDCE (Remov_fdce_C_CLR)     -0.067     1.098    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.901%)  route 0.252ns (64.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9996, routed)        0.558     0.899    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X22Y54         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y54         FDPE (Prop_fdpe_C_Q)         0.141     1.040 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.252     1.291    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X20Y54         FDCE                                         f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9996, routed)        0.829     1.199    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X20Y54         FDCE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X20Y54         FDCE (Remov_fdce_C_CLR)     -0.067     1.098    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.901%)  route 0.252ns (64.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9996, routed)        0.558     0.899    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X22Y54         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y54         FDPE (Prop_fdpe_C_Q)         0.141     1.040 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.252     1.291    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X20Y54         FDCE                                         f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9996, routed)        0.829     1.199    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X20Y54         FDCE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X20Y54         FDCE (Remov_fdce_C_CLR)     -0.067     1.098    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.801%)  route 0.253ns (64.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9996, routed)        0.558     0.899    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X22Y55         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y55         FDPE (Prop_fdpe_C_Q)         0.141     1.040 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.253     1.292    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X21Y52         FDCE                                         f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9996, routed)        0.830     1.200    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X21Y52         FDCE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X21Y52         FDCE (Remov_fdce_C_CLR)     -0.092     1.074    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.801%)  route 0.253ns (64.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9996, routed)        0.558     0.899    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X22Y55         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y55         FDPE (Prop_fdpe_C_Q)         0.141     1.040 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.253     1.292    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X21Y52         FDCE                                         f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9996, routed)        0.830     1.200    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X21Y52         FDCE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X21Y52         FDCE (Remov_fdce_C_CLR)     -0.092     1.074    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.801%)  route 0.253ns (64.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9996, routed)        0.558     0.899    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X22Y55         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y55         FDPE (Prop_fdpe_C_Q)         0.141     1.040 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.253     1.292    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X21Y52         FDCE                                         f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9996, routed)        0.830     1.200    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X21Y52         FDCE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X21Y52         FDCE (Remov_fdce_C_CLR)     -0.092     1.074    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.801%)  route 0.253ns (64.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9996, routed)        0.558     0.899    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X22Y55         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y55         FDPE (Prop_fdpe_C_Q)         0.141     1.040 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.253     1.292    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X21Y52         FDCE                                         f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9996, routed)        0.830     1.200    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X21Y52         FDCE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X21Y52         FDCE (Remov_fdce_C_CLR)     -0.092     1.074    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.219    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       23.134ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.381ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.134ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        6.251ns  (logic 0.890ns (14.239%)  route 5.361ns (85.761%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.077ns = ( 33.077 - 30.000 ) 
    Source Clock Delay      (SCD):    3.532ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.869 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.663     3.532    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X32Y56         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56         FDCE (Prop_fdce_C_Q)         0.518     4.050 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/Q
                         net (fo=4, routed)           0.894     4.944    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[1]
    SLICE_X32Y56         LUT6 (Prop_lut6_I3_O)        0.124     5.068 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2/O
                         net (fo=9, routed)           2.160     7.228    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2_n_0
    SLICE_X34Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.352 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.675     8.027    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X28Y75         LUT2 (Prop_lut2_I0_O)        0.124     8.151 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.631     9.782    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X21Y76         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.513    31.513    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.604 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.474    33.077    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X21Y76         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
                         clock pessimism              0.279    33.356    
                         clock uncertainty           -0.035    33.321    
    SLICE_X21Y76         FDCE (Recov_fdce_C_CLR)     -0.405    32.916    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]
  -------------------------------------------------------------------
                         required time                         32.916    
                         arrival time                          -9.782    
  -------------------------------------------------------------------
                         slack                                 23.134    

Slack (MET) :             23.134ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        6.251ns  (logic 0.890ns (14.239%)  route 5.361ns (85.761%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.077ns = ( 33.077 - 30.000 ) 
    Source Clock Delay      (SCD):    3.532ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.869 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.663     3.532    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X32Y56         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56         FDCE (Prop_fdce_C_Q)         0.518     4.050 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/Q
                         net (fo=4, routed)           0.894     4.944    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[1]
    SLICE_X32Y56         LUT6 (Prop_lut6_I3_O)        0.124     5.068 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2/O
                         net (fo=9, routed)           2.160     7.228    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2_n_0
    SLICE_X34Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.352 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.675     8.027    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X28Y75         LUT2 (Prop_lut2_I0_O)        0.124     8.151 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.631     9.782    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X21Y76         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.513    31.513    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.604 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.474    33.077    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X21Y76         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                         clock pessimism              0.279    33.356    
                         clock uncertainty           -0.035    33.321    
    SLICE_X21Y76         FDCE (Recov_fdce_C_CLR)     -0.405    32.916    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]
  -------------------------------------------------------------------
                         required time                         32.916    
                         arrival time                          -9.782    
  -------------------------------------------------------------------
                         slack                                 23.134    

Slack (MET) :             23.134ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        6.251ns  (logic 0.890ns (14.239%)  route 5.361ns (85.761%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.077ns = ( 33.077 - 30.000 ) 
    Source Clock Delay      (SCD):    3.532ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.869 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.663     3.532    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X32Y56         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56         FDCE (Prop_fdce_C_Q)         0.518     4.050 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/Q
                         net (fo=4, routed)           0.894     4.944    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[1]
    SLICE_X32Y56         LUT6 (Prop_lut6_I3_O)        0.124     5.068 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2/O
                         net (fo=9, routed)           2.160     7.228    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2_n_0
    SLICE_X34Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.352 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.675     8.027    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X28Y75         LUT2 (Prop_lut2_I0_O)        0.124     8.151 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.631     9.782    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X21Y76         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.513    31.513    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.604 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.474    33.077    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X21Y76         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
                         clock pessimism              0.279    33.356    
                         clock uncertainty           -0.035    33.321    
    SLICE_X21Y76         FDCE (Recov_fdce_C_CLR)     -0.405    32.916    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]
  -------------------------------------------------------------------
                         required time                         32.916    
                         arrival time                          -9.782    
  -------------------------------------------------------------------
                         slack                                 23.134    

Slack (MET) :             23.134ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        6.251ns  (logic 0.890ns (14.239%)  route 5.361ns (85.761%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.077ns = ( 33.077 - 30.000 ) 
    Source Clock Delay      (SCD):    3.532ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.869 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.663     3.532    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X32Y56         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56         FDCE (Prop_fdce_C_Q)         0.518     4.050 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/Q
                         net (fo=4, routed)           0.894     4.944    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[1]
    SLICE_X32Y56         LUT6 (Prop_lut6_I3_O)        0.124     5.068 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2/O
                         net (fo=9, routed)           2.160     7.228    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2_n_0
    SLICE_X34Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.352 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.675     8.027    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X28Y75         LUT2 (Prop_lut2_I0_O)        0.124     8.151 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.631     9.782    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X21Y76         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.513    31.513    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.604 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.474    33.077    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X21Y76         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                         clock pessimism              0.279    33.356    
                         clock uncertainty           -0.035    33.321    
    SLICE_X21Y76         FDCE (Recov_fdce_C_CLR)     -0.405    32.916    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]
  -------------------------------------------------------------------
                         required time                         32.916    
                         arrival time                          -9.782    
  -------------------------------------------------------------------
                         slack                                 23.134    

Slack (MET) :             23.150ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        6.233ns  (logic 0.890ns (14.280%)  route 5.343ns (85.720%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.075ns = ( 33.075 - 30.000 ) 
    Source Clock Delay      (SCD):    3.532ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.869 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.663     3.532    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X32Y56         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56         FDCE (Prop_fdce_C_Q)         0.518     4.050 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/Q
                         net (fo=4, routed)           0.894     4.944    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[1]
    SLICE_X32Y56         LUT6 (Prop_lut6_I3_O)        0.124     5.068 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2/O
                         net (fo=9, routed)           2.160     7.228    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2_n_0
    SLICE_X34Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.352 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.675     8.027    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X28Y75         LUT2 (Prop_lut2_I0_O)        0.124     8.151 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.613     9.764    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X21Y75         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.513    31.513    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.604 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.472    33.075    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X21Y75         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
                         clock pessimism              0.279    33.354    
                         clock uncertainty           -0.035    33.319    
    SLICE_X21Y75         FDCE (Recov_fdce_C_CLR)     -0.405    32.914    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         32.914    
                         arrival time                          -9.764    
  -------------------------------------------------------------------
                         slack                                 23.150    

Slack (MET) :             23.150ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        6.233ns  (logic 0.890ns (14.280%)  route 5.343ns (85.720%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.075ns = ( 33.075 - 30.000 ) 
    Source Clock Delay      (SCD):    3.532ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.869 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.663     3.532    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X32Y56         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56         FDCE (Prop_fdce_C_Q)         0.518     4.050 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/Q
                         net (fo=4, routed)           0.894     4.944    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[1]
    SLICE_X32Y56         LUT6 (Prop_lut6_I3_O)        0.124     5.068 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2/O
                         net (fo=9, routed)           2.160     7.228    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2_n_0
    SLICE_X34Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.352 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.675     8.027    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X28Y75         LUT2 (Prop_lut2_I0_O)        0.124     8.151 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.613     9.764    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X21Y75         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.513    31.513    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.604 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.472    33.075    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X21Y75         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                         clock pessimism              0.279    33.354    
                         clock uncertainty           -0.035    33.319    
    SLICE_X21Y75         FDCE (Recov_fdce_C_CLR)     -0.405    32.914    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]
  -------------------------------------------------------------------
                         required time                         32.914    
                         arrival time                          -9.764    
  -------------------------------------------------------------------
                         slack                                 23.150    

Slack (MET) :             23.150ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        6.233ns  (logic 0.890ns (14.280%)  route 5.343ns (85.720%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.075ns = ( 33.075 - 30.000 ) 
    Source Clock Delay      (SCD):    3.532ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.869 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.663     3.532    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X32Y56         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56         FDCE (Prop_fdce_C_Q)         0.518     4.050 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/Q
                         net (fo=4, routed)           0.894     4.944    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[1]
    SLICE_X32Y56         LUT6 (Prop_lut6_I3_O)        0.124     5.068 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2/O
                         net (fo=9, routed)           2.160     7.228    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2_n_0
    SLICE_X34Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.352 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.675     8.027    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X28Y75         LUT2 (Prop_lut2_I0_O)        0.124     8.151 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.613     9.764    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X21Y75         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.513    31.513    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.604 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.472    33.075    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X21Y75         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
                         clock pessimism              0.279    33.354    
                         clock uncertainty           -0.035    33.319    
    SLICE_X21Y75         FDCE (Recov_fdce_C_CLR)     -0.405    32.914    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]
  -------------------------------------------------------------------
                         required time                         32.914    
                         arrival time                          -9.764    
  -------------------------------------------------------------------
                         slack                                 23.150    

Slack (MET) :             23.150ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        6.233ns  (logic 0.890ns (14.280%)  route 5.343ns (85.720%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.075ns = ( 33.075 - 30.000 ) 
    Source Clock Delay      (SCD):    3.532ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.869 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.663     3.532    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X32Y56         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56         FDCE (Prop_fdce_C_Q)         0.518     4.050 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/Q
                         net (fo=4, routed)           0.894     4.944    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[1]
    SLICE_X32Y56         LUT6 (Prop_lut6_I3_O)        0.124     5.068 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2/O
                         net (fo=9, routed)           2.160     7.228    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2_n_0
    SLICE_X34Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.352 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.675     8.027    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X28Y75         LUT2 (Prop_lut2_I0_O)        0.124     8.151 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.613     9.764    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X21Y75         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.513    31.513    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.604 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.472    33.075    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X21Y75         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                         clock pessimism              0.279    33.354    
                         clock uncertainty           -0.035    33.319    
    SLICE_X21Y75         FDCE (Recov_fdce_C_CLR)     -0.405    32.914    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]
  -------------------------------------------------------------------
                         required time                         32.914    
                         arrival time                          -9.764    
  -------------------------------------------------------------------
                         slack                                 23.150    

Slack (MET) :             23.150ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        6.233ns  (logic 0.890ns (14.280%)  route 5.343ns (85.720%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.075ns = ( 33.075 - 30.000 ) 
    Source Clock Delay      (SCD):    3.532ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.869 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.663     3.532    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X32Y56         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56         FDCE (Prop_fdce_C_Q)         0.518     4.050 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/Q
                         net (fo=4, routed)           0.894     4.944    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[1]
    SLICE_X32Y56         LUT6 (Prop_lut6_I3_O)        0.124     5.068 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2/O
                         net (fo=9, routed)           2.160     7.228    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2_n_0
    SLICE_X34Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.352 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.675     8.027    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X28Y75         LUT2 (Prop_lut2_I0_O)        0.124     8.151 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.613     9.764    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X21Y75         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.513    31.513    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.604 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.472    33.075    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X21Y75         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
                         clock pessimism              0.279    33.354    
                         clock uncertainty           -0.035    33.319    
    SLICE_X21Y75         FDCE (Recov_fdce_C_CLR)     -0.405    32.914    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]
  -------------------------------------------------------------------
                         required time                         32.914    
                         arrival time                          -9.764    
  -------------------------------------------------------------------
                         slack                                 23.150    

Slack (MET) :             23.150ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        6.233ns  (logic 0.890ns (14.280%)  route 5.343ns (85.720%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.075ns = ( 33.075 - 30.000 ) 
    Source Clock Delay      (SCD):    3.532ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.869 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.663     3.532    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X32Y56         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56         FDCE (Prop_fdce_C_Q)         0.518     4.050 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/Q
                         net (fo=4, routed)           0.894     4.944    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[1]
    SLICE_X32Y56         LUT6 (Prop_lut6_I3_O)        0.124     5.068 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2/O
                         net (fo=9, routed)           2.160     7.228    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2_n_0
    SLICE_X34Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.352 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.675     8.027    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X28Y75         LUT2 (Prop_lut2_I0_O)        0.124     8.151 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.613     9.764    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X21Y75         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.513    31.513    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.604 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.472    33.075    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X21Y75         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
                         clock pessimism              0.279    33.354    
                         clock uncertainty           -0.035    33.319    
    SLICE_X21Y75         FDCE (Recov_fdce_C_CLR)     -0.405    32.914    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]
  -------------------------------------------------------------------
                         required time                         32.914    
                         arrival time                          -9.764    
  -------------------------------------------------------------------
                         slack                                 23.150    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.789%)  route 0.119ns (48.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.662ns
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.704     0.704    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.730 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.549     1.278    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X21Y79         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y79         FDPE (Prop_fdpe_C_Q)         0.128     1.406 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.119     1.526    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X21Y80         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.814     0.814    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.843 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.819     1.662    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X21Y80         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.368     1.293    
    SLICE_X21Y80         FDPE (Remov_fdpe_C_PRE)     -0.149     1.144    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.526    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.789%)  route 0.119ns (48.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.658ns
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.704     0.704    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.730 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.549     1.278    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X35Y73         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDPE (Prop_fdpe_C_Q)         0.128     1.406 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.119     1.526    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X35Y74         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.814     0.814    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.843 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.815     1.658    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X35Y74         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.367     1.290    
    SLICE_X35Y74         FDPE (Remov_fdpe_C_PRE)     -0.149     1.141    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.526    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.623%)  route 0.198ns (58.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.660ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.704     0.704    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.730 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.548     1.277    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X21Y78         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y78         FDPE (Prop_fdpe_C_Q)         0.141     1.418 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=17, routed)          0.198     1.616    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X20Y78         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.814     0.814    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.843 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.817     1.660    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/CLK
    SLICE_X20Y78         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.369     1.290    
    SLICE_X20Y78         FDCE (Remov_fdce_C_CLR)     -0.067     1.223    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.616    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.623%)  route 0.198ns (58.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.660ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.704     0.704    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.730 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.548     1.277    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X21Y78         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y78         FDPE (Prop_fdpe_C_Q)         0.141     1.418 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=17, routed)          0.198     1.616    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X20Y78         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.814     0.814    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.843 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.817     1.660    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/CLK
    SLICE_X20Y78         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.369     1.290    
    SLICE_X20Y78         FDCE (Remov_fdce_C_CLR)     -0.067     1.223    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.616    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.623%)  route 0.198ns (58.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.660ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.704     0.704    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.730 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.548     1.277    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X21Y78         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y78         FDPE (Prop_fdpe_C_Q)         0.141     1.418 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=17, routed)          0.198     1.616    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X20Y78         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.814     0.814    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.843 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.817     1.660    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/CLK
    SLICE_X20Y78         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.369     1.290    
    SLICE_X20Y78         FDCE (Remov_fdce_C_CLR)     -0.067     1.223    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.616    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.623%)  route 0.198ns (58.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.660ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.704     0.704    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.730 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.548     1.277    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X21Y78         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y78         FDPE (Prop_fdpe_C_Q)         0.141     1.418 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=17, routed)          0.198     1.616    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X20Y78         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.814     0.814    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.843 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.817     1.660    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/CLK
    SLICE_X20Y78         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.369     1.290    
    SLICE_X20Y78         FDCE (Remov_fdce_C_CLR)     -0.067     1.223    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.616    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.623%)  route 0.198ns (58.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.660ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.704     0.704    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.730 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.548     1.277    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X21Y78         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y78         FDPE (Prop_fdpe_C_Q)         0.141     1.418 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=17, routed)          0.198     1.616    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X20Y78         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.814     0.814    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.843 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.817     1.660    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X20Y78         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                         clock pessimism             -0.369     1.290    
    SLICE_X20Y78         FDCE (Remov_fdce_C_CLR)     -0.067     1.223    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.616    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.623%)  route 0.198ns (58.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.660ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.704     0.704    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.730 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.548     1.277    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X21Y78         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y78         FDPE (Prop_fdpe_C_Q)         0.141     1.418 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=17, routed)          0.198     1.616    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X20Y78         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.814     0.814    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.843 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.817     1.660    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X20Y78         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                         clock pessimism             -0.369     1.290    
    SLICE_X20Y78         FDCE (Remov_fdce_C_CLR)     -0.067     1.223    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.616    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.623%)  route 0.198ns (58.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.660ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.704     0.704    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.730 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.548     1.277    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X21Y78         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y78         FDPE (Prop_fdpe_C_Q)         0.141     1.418 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=17, routed)          0.198     1.616    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X20Y78         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.814     0.814    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.843 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.817     1.660    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X20Y78         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                         clock pessimism             -0.369     1.290    
    SLICE_X20Y78         FDCE (Remov_fdce_C_CLR)     -0.067     1.223    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.616    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.623%)  route 0.198ns (58.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.660ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.704     0.704    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.730 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.548     1.277    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X21Y78         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y78         FDPE (Prop_fdpe_C_Q)         0.141     1.418 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=17, routed)          0.198     1.616    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X20Y78         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.814     0.814    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.843 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.817     1.660    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X20Y78         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                         clock pessimism             -0.369     1.290    
    SLICE_X20Y78         FDCE (Remov_fdce_C_CLR)     -0.067     1.223    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.616    
  -------------------------------------------------------------------
                         slack                                  0.393    





