// Seed: 1971324987
module module_0 ();
  parameter id_1 = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd6
) (
    _id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire _id_1;
  parameter id_4 = 1;
  parameter id_5[1 'b0 : id_1] = !-1'b0 - 1;
  logic id_6 = -1;
  parameter id_7 = 1;
  wor id_8 = 1, id_9 = id_7, id_10 = id_3, id_11 = id_2;
  id_12(
      1
  );
  module_0 modCall_1 ();
  always
    if (1 / -1) begin : LABEL_0
      #1 id_12 = -1;
      id_6 = -1;
    end
  wire id_13 = id_6;
endmodule
