724 10.5 0.4 0:31.93
724 11.1 0.4 0:31.96
724 0.0 0.4 0:31.98
724 11.1 0.4 0:32.02
724 0.0 0.4 0:32.03
724 10.5 0.4 0:32.08
724 4.5 0.4 0:32.14
724 0.0 0.4 0:32.17
724 5.6 0.4 0:32.20
724 0.0 0.4 0:32.24
724 5.6 0.4 0:32.28
724 5.3 0.4 0:32.31
724 0.0 0.4 0:32.34
724 0.0 0.4 0:32.37
724 0.0 0.4 0:32.40
724 5.3 0.4 0:32.44
724 5.6 0.4 0:32.48
724 5.3 0.4 0:32.52
724 11.8 0.4 0:32.56
724 0.0 0.4 0:32.59
724 11.1 0.4 0:32.63
724 5.0 0.4 0:32.65
724 5.3 0.4 0:32.68
724 11.1 0.4 0:32.72
724 5.3 0.4 0:32.75
724 11.1 0.4 0:32.79
724 5.6 0.4 0:32.82
724 0.0 0.4 0:32.85
724 5.3 0.4 0:32.88
724 5.6 0.4 0:32.91
724 4.8 0.4 0:32.95
724 5.0 0.4 0:32.99
724 5.6 0.4 0:33.02
724 5.9 0.4 0:33.05
724 5.3 0.4 0:33.08
724 5.3 0.4 0:33.11
724 5.6 0.4 0:33.15
724 5.6 0.4 0:33.18
724 0.0 0.4 0:33.22
724 5.6 0.4 0:33.26
724 5.6 0.4 0:33.29
KiB used, 327288 buff/cache
724 5.0 0.4 0:33.36
724 5.6 0.4 0:33.40
724 10.5 0.4 0:33.44
724 5.3 0.4 0:33.47
724 0.0 0.4 0:33.49
KiB 1533724 avail Mem
724 5.6 0.4 0:33.57
724 5.6 0.4 0:33.60
724 5.9 0.4 0:33.63
724 5.3 0.4 0:33.66
724 0.0 0.4 0:33.69
724 0.0 0.4 0:33.72
724 0.0 0.4 0:33.75
724 0.0 0.4 0:33.78
724 5.6 0.4 0:33.81
724 10.5 0.4 0:33.86
724 11.1 0.4 0:33.91
724 5.6 0.4 0:33.93
724 5.6 0.4 0:33.97
724 4.8 0.4 0:34.00
724 0.0 0.4 0:34.03
724 5.6 0.4 0:34.07
724 4.8 0.4 0:34.11
724 0.0 0.4 0:34.14
724 5.3 0.4 0:34.18
724 5.0 0.4 0:34.22
724 5.6 0.4 0:34.25
724 5.0 0.4 0:34.28
KiB used, 327724 buff/cache
724 5.3 0.4 0:34.34
724 5.6 0.4 0:34.37
724 5.3 0.4 0:34.40
724 5.3 0.4 0:34.43
724 5.6 0.4 0:34.46
724 0.0 0.4 0:34.48
724 0.0 0.4 0:34.52
724 5.3 0.4 0:34.56
724 0.0 0.4 0:34.56
724 0.0 0.4 0:34.56
724 0.0 0.4 0:34.56
724 0.0 0.4 0:34.56
724 0.0 0.4 0:34.56
724 0.0 0.4 0:34.56
724 0.0 0.4 0:34.56
724 0.0 0.4 0:34.56
724 0.0 0.4 0:34.56
724 0.0 0.4 0:34.56
724 0.0 0.4 0:34.56
