
HSE_enable.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001a8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000010ac  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000048  0800125c  0800125c  0001125c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080012a4  080012a4  00020064  2**0
                  CONTENTS
  4 .ARM          00000000  080012a4  080012a4  00020064  2**0
                  CONTENTS
  5 .preinit_array 00000000  080012a4  080012a4  00020064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080012a4  080012a4  000112a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080012a8  080012a8  000112a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000064  20000000  080012ac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020064  2**0
                  CONTENTS
 10 .bss          00000034  20000064  20000064  00020064  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000098  20000098  00020064  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  00020064  2**0
                  CONTENTS, READONLY
 13 .debug_info   00000d0e  00000000  00000000  0002008e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000003df  00000000  00000000  00020d9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000000e0  00000000  00000000  00021180  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000000a8  00000000  00000000  00021260  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002a64e  00000000  00000000  00021308  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00001190  00000000  00000000  0004b956  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0007b0c9  00000000  00000000  0004cae6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  000c7baf  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000674  00000000  00000000  000c7c00  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000064 	.word	0x20000064
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08001244 	.word	0x08001244

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000068 	.word	0x20000068
 80001ec:	08001244 	.word	0x08001244

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <SetOutput>:
 *  Created on: 16-Jan-2023
 *      Author: Alok Ranjan
 */

void SetOutput(GPIO_TypeDef *gpio,uint32_t pin)
{
 8000290:	b480      	push	{r7}
 8000292:	b083      	sub	sp, #12
 8000294:	af00      	add	r7, sp, #0
 8000296:	6078      	str	r0, [r7, #4]
 8000298:	6039      	str	r1, [r7, #0]
	gpio->MODER|=(1<<(pin*2));
 800029a:	687b      	ldr	r3, [r7, #4]
 800029c:	681b      	ldr	r3, [r3, #0]
 800029e:	683a      	ldr	r2, [r7, #0]
 80002a0:	0052      	lsls	r2, r2, #1
 80002a2:	2101      	movs	r1, #1
 80002a4:	fa01 f202 	lsl.w	r2, r1, r2
 80002a8:	431a      	orrs	r2, r3
 80002aa:	687b      	ldr	r3, [r7, #4]
 80002ac:	601a      	str	r2, [r3, #0]
	gpio->MODER&=~(1<<((pin*2)+1));
 80002ae:	687b      	ldr	r3, [r7, #4]
 80002b0:	681b      	ldr	r3, [r3, #0]
 80002b2:	683a      	ldr	r2, [r7, #0]
 80002b4:	0052      	lsls	r2, r2, #1
 80002b6:	3201      	adds	r2, #1
 80002b8:	2101      	movs	r1, #1
 80002ba:	fa01 f202 	lsl.w	r2, r1, r2
 80002be:	43d2      	mvns	r2, r2
 80002c0:	401a      	ands	r2, r3
 80002c2:	687b      	ldr	r3, [r7, #4]
 80002c4:	601a      	str	r2, [r3, #0]
}
 80002c6:	bf00      	nop
 80002c8:	370c      	adds	r7, #12
 80002ca:	46bd      	mov	sp, r7
 80002cc:	bc80      	pop	{r7}
 80002ce:	4770      	bx	lr

080002d0 <SetBit>:

void SetBit(GPIO_TypeDef *gpio,uint32_t pin)
{
 80002d0:	b480      	push	{r7}
 80002d2:	b083      	sub	sp, #12
 80002d4:	af00      	add	r7, sp, #0
 80002d6:	6078      	str	r0, [r7, #4]
 80002d8:	6039      	str	r1, [r7, #0]
	gpio->ODR|=(1<<pin);
 80002da:	687b      	ldr	r3, [r7, #4]
 80002dc:	695b      	ldr	r3, [r3, #20]
 80002de:	2101      	movs	r1, #1
 80002e0:	683a      	ldr	r2, [r7, #0]
 80002e2:	fa01 f202 	lsl.w	r2, r1, r2
 80002e6:	431a      	orrs	r2, r3
 80002e8:	687b      	ldr	r3, [r7, #4]
 80002ea:	615a      	str	r2, [r3, #20]
}
 80002ec:	bf00      	nop
 80002ee:	370c      	adds	r7, #12
 80002f0:	46bd      	mov	sp, r7
 80002f2:	bc80      	pop	{r7}
 80002f4:	4770      	bx	lr

080002f6 <ClrBit>:

void ClrBit(GPIO_TypeDef *gpio,uint32_t pin)
{
 80002f6:	b480      	push	{r7}
 80002f8:	b083      	sub	sp, #12
 80002fa:	af00      	add	r7, sp, #0
 80002fc:	6078      	str	r0, [r7, #4]
 80002fe:	6039      	str	r1, [r7, #0]
	gpio->ODR&=~(1<<pin);
 8000300:	687b      	ldr	r3, [r7, #4]
 8000302:	695b      	ldr	r3, [r3, #20]
 8000304:	2101      	movs	r1, #1
 8000306:	683a      	ldr	r2, [r7, #0]
 8000308:	fa01 f202 	lsl.w	r2, r1, r2
 800030c:	43d2      	mvns	r2, r2
 800030e:	401a      	ands	r2, r3
 8000310:	687b      	ldr	r3, [r7, #4]
 8000312:	615a      	str	r2, [r3, #20]
}
 8000314:	bf00      	nop
 8000316:	370c      	adds	r7, #12
 8000318:	46bd      	mov	sp, r7
 800031a:	bc80      	pop	{r7}
 800031c:	4770      	bx	lr

0800031e <DelayLcd>:
{
	gpio->ODR^=(1<<pin);
}

void DelayLcd(void)
{
 800031e:	b480      	push	{r7}
 8000320:	b083      	sub	sp, #12
 8000322:	af00      	add	r7, sp, #0
	uint32_t i=0;
 8000324:	2300      	movs	r3, #0
 8000326:	607b      	str	r3, [r7, #4]
	for(i=0;i<16800;i++);
 8000328:	2300      	movs	r3, #0
 800032a:	607b      	str	r3, [r7, #4]
 800032c:	e002      	b.n	8000334 <DelayLcd+0x16>
 800032e:	687b      	ldr	r3, [r7, #4]
 8000330:	3301      	adds	r3, #1
 8000332:	607b      	str	r3, [r7, #4]
 8000334:	687b      	ldr	r3, [r7, #4]
 8000336:	f244 129f 	movw	r2, #16799	; 0x419f
 800033a:	4293      	cmp	r3, r2
 800033c:	d9f7      	bls.n	800032e <DelayLcd+0x10>
}
 800033e:	bf00      	nop
 8000340:	bf00      	nop
 8000342:	370c      	adds	r7, #12
 8000344:	46bd      	mov	sp, r7
 8000346:	bc80      	pop	{r7}
 8000348:	4770      	bx	lr
	...

0800034c <LcdInit>:

void LcdInit(void)
{
 800034c:	b580      	push	{r7, lr}
 800034e:	af00      	add	r7, sp, #0
	RCC->AHB1ENR |=(RCC_AHB1ENR_GPIOAEN);
 8000350:	4b1c      	ldr	r3, [pc, #112]	; (80003c4 <LcdInit+0x78>)
 8000352:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000354:	4a1b      	ldr	r2, [pc, #108]	; (80003c4 <LcdInit+0x78>)
 8000356:	f043 0301 	orr.w	r3, r3, #1
 800035a:	6313      	str	r3, [r2, #48]	; 0x30
	RCC->AHB1ENR |=(RCC_AHB1ENR_GPIOBEN);
 800035c:	4b19      	ldr	r3, [pc, #100]	; (80003c4 <LcdInit+0x78>)
 800035e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000360:	4a18      	ldr	r2, [pc, #96]	; (80003c4 <LcdInit+0x78>)
 8000362:	f043 0302 	orr.w	r3, r3, #2
 8000366:	6313      	str	r3, [r2, #48]	; 0x30
	SetOutput(PORT_RS,PIN_RS);
 8000368:	2100      	movs	r1, #0
 800036a:	4817      	ldr	r0, [pc, #92]	; (80003c8 <LcdInit+0x7c>)
 800036c:	f7ff ff90 	bl	8000290 <SetOutput>
	SetOutput(PORT_EN,PIN_EN);
 8000370:	2101      	movs	r1, #1
 8000372:	4815      	ldr	r0, [pc, #84]	; (80003c8 <LcdInit+0x7c>)
 8000374:	f7ff ff8c 	bl	8000290 <SetOutput>
	SetOutput(PORT_D4,PIN_D4);
 8000378:	210c      	movs	r1, #12
 800037a:	4814      	ldr	r0, [pc, #80]	; (80003cc <LcdInit+0x80>)
 800037c:	f7ff ff88 	bl	8000290 <SetOutput>
	SetOutput(PORT_D5,PIN_D5);
 8000380:	210d      	movs	r1, #13
 8000382:	4812      	ldr	r0, [pc, #72]	; (80003cc <LcdInit+0x80>)
 8000384:	f7ff ff84 	bl	8000290 <SetOutput>
	SetOutput(PORT_D6,PIN_D6);
 8000388:	210e      	movs	r1, #14
 800038a:	4810      	ldr	r0, [pc, #64]	; (80003cc <LcdInit+0x80>)
 800038c:	f7ff ff80 	bl	8000290 <SetOutput>
	SetOutput(PORT_D7,PIN_D7);
 8000390:	210f      	movs	r1, #15
 8000392:	480e      	ldr	r0, [pc, #56]	; (80003cc <LcdInit+0x80>)
 8000394:	f7ff ff7c 	bl	8000290 <SetOutput>

	LcdFxn(0,0x33);
 8000398:	2133      	movs	r1, #51	; 0x33
 800039a:	2000      	movs	r0, #0
 800039c:	f000 f818 	bl	80003d0 <LcdFxn>
	LcdFxn(0,0x32);
 80003a0:	2132      	movs	r1, #50	; 0x32
 80003a2:	2000      	movs	r0, #0
 80003a4:	f000 f814 	bl	80003d0 <LcdFxn>
	LcdFxn(0,0x28);
 80003a8:	2128      	movs	r1, #40	; 0x28
 80003aa:	2000      	movs	r0, #0
 80003ac:	f000 f810 	bl	80003d0 <LcdFxn>
	LcdFxn(0,0x0c);
 80003b0:	210c      	movs	r1, #12
 80003b2:	2000      	movs	r0, #0
 80003b4:	f000 f80c 	bl	80003d0 <LcdFxn>
	LcdFxn(0,0x01);
 80003b8:	2101      	movs	r1, #1
 80003ba:	2000      	movs	r0, #0
 80003bc:	f000 f808 	bl	80003d0 <LcdFxn>
}
 80003c0:	bf00      	nop
 80003c2:	bd80      	pop	{r7, pc}
 80003c4:	40023800 	.word	0x40023800
 80003c8:	40020000 	.word	0x40020000
 80003cc:	40020400 	.word	0x40020400

080003d0 <LcdFxn>:

void LcdFxn(uint8_t cmd,uint8_t val)
{
 80003d0:	b580      	push	{r7, lr}
 80003d2:	b082      	sub	sp, #8
 80003d4:	af00      	add	r7, sp, #0
 80003d6:	4603      	mov	r3, r0
 80003d8:	460a      	mov	r2, r1
 80003da:	71fb      	strb	r3, [r7, #7]
 80003dc:	4613      	mov	r3, r2
 80003de:	71bb      	strb	r3, [r7, #6]

	if(val&(1<<7))
 80003e0:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80003e4:	2b00      	cmp	r3, #0
 80003e6:	da04      	bge.n	80003f2 <LcdFxn+0x22>
	SetBit(PORT_D7,PIN_D7);
 80003e8:	210f      	movs	r1, #15
 80003ea:	484f      	ldr	r0, [pc, #316]	; (8000528 <LcdFxn+0x158>)
 80003ec:	f7ff ff70 	bl	80002d0 <SetBit>
 80003f0:	e003      	b.n	80003fa <LcdFxn+0x2a>
	else
	ClrBit(PORT_D7,PIN_D7);
 80003f2:	210f      	movs	r1, #15
 80003f4:	484c      	ldr	r0, [pc, #304]	; (8000528 <LcdFxn+0x158>)
 80003f6:	f7ff ff7e 	bl	80002f6 <ClrBit>

	if(val&(1<<6))
 80003fa:	79bb      	ldrb	r3, [r7, #6]
 80003fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000400:	2b00      	cmp	r3, #0
 8000402:	d004      	beq.n	800040e <LcdFxn+0x3e>
	SetBit(PORT_D6,PIN_D6);
 8000404:	210e      	movs	r1, #14
 8000406:	4848      	ldr	r0, [pc, #288]	; (8000528 <LcdFxn+0x158>)
 8000408:	f7ff ff62 	bl	80002d0 <SetBit>
 800040c:	e003      	b.n	8000416 <LcdFxn+0x46>
	else
	ClrBit(PORT_D6,PIN_D6);
 800040e:	210e      	movs	r1, #14
 8000410:	4845      	ldr	r0, [pc, #276]	; (8000528 <LcdFxn+0x158>)
 8000412:	f7ff ff70 	bl	80002f6 <ClrBit>

	if(val&(1<<5))
 8000416:	79bb      	ldrb	r3, [r7, #6]
 8000418:	f003 0320 	and.w	r3, r3, #32
 800041c:	2b00      	cmp	r3, #0
 800041e:	d004      	beq.n	800042a <LcdFxn+0x5a>
	SetBit(PORT_D5,PIN_D5);
 8000420:	210d      	movs	r1, #13
 8000422:	4841      	ldr	r0, [pc, #260]	; (8000528 <LcdFxn+0x158>)
 8000424:	f7ff ff54 	bl	80002d0 <SetBit>
 8000428:	e003      	b.n	8000432 <LcdFxn+0x62>
	else
	ClrBit(PORT_D5,PIN_D5);
 800042a:	210d      	movs	r1, #13
 800042c:	483e      	ldr	r0, [pc, #248]	; (8000528 <LcdFxn+0x158>)
 800042e:	f7ff ff62 	bl	80002f6 <ClrBit>

	if(val&(1<<4))
 8000432:	79bb      	ldrb	r3, [r7, #6]
 8000434:	f003 0310 	and.w	r3, r3, #16
 8000438:	2b00      	cmp	r3, #0
 800043a:	d004      	beq.n	8000446 <LcdFxn+0x76>
	SetBit(PORT_D4,PIN_D4);
 800043c:	210c      	movs	r1, #12
 800043e:	483a      	ldr	r0, [pc, #232]	; (8000528 <LcdFxn+0x158>)
 8000440:	f7ff ff46 	bl	80002d0 <SetBit>
 8000444:	e003      	b.n	800044e <LcdFxn+0x7e>
	else
	ClrBit(PORT_D4,PIN_D4);
 8000446:	210c      	movs	r1, #12
 8000448:	4837      	ldr	r0, [pc, #220]	; (8000528 <LcdFxn+0x158>)
 800044a:	f7ff ff54 	bl	80002f6 <ClrBit>

	if(cmd)   SetBit(PORT_RS,PIN_RS);
 800044e:	79fb      	ldrb	r3, [r7, #7]
 8000450:	2b00      	cmp	r3, #0
 8000452:	d004      	beq.n	800045e <LcdFxn+0x8e>
 8000454:	2100      	movs	r1, #0
 8000456:	4835      	ldr	r0, [pc, #212]	; (800052c <LcdFxn+0x15c>)
 8000458:	f7ff ff3a 	bl	80002d0 <SetBit>
 800045c:	e003      	b.n	8000466 <LcdFxn+0x96>
	else	  ClrBit(PORT_RS,PIN_RS);
 800045e:	2100      	movs	r1, #0
 8000460:	4832      	ldr	r0, [pc, #200]	; (800052c <LcdFxn+0x15c>)
 8000462:	f7ff ff48 	bl	80002f6 <ClrBit>

	SetBit(PORT_EN,PIN_EN);
 8000466:	2101      	movs	r1, #1
 8000468:	4830      	ldr	r0, [pc, #192]	; (800052c <LcdFxn+0x15c>)
 800046a:	f7ff ff31 	bl	80002d0 <SetBit>
	DelayLcd();
 800046e:	f7ff ff56 	bl	800031e <DelayLcd>
	ClrBit(PORT_EN,PIN_EN);
 8000472:	2101      	movs	r1, #1
 8000474:	482d      	ldr	r0, [pc, #180]	; (800052c <LcdFxn+0x15c>)
 8000476:	f7ff ff3e 	bl	80002f6 <ClrBit>
	DelayLcd();
 800047a:	f7ff ff50 	bl	800031e <DelayLcd>


	if(val&(1<<3))
 800047e:	79bb      	ldrb	r3, [r7, #6]
 8000480:	f003 0308 	and.w	r3, r3, #8
 8000484:	2b00      	cmp	r3, #0
 8000486:	d004      	beq.n	8000492 <LcdFxn+0xc2>
	SetBit(PORT_D7,PIN_D7);
 8000488:	210f      	movs	r1, #15
 800048a:	4827      	ldr	r0, [pc, #156]	; (8000528 <LcdFxn+0x158>)
 800048c:	f7ff ff20 	bl	80002d0 <SetBit>
 8000490:	e003      	b.n	800049a <LcdFxn+0xca>
	else
	ClrBit(PORT_D7,PIN_D7);
 8000492:	210f      	movs	r1, #15
 8000494:	4824      	ldr	r0, [pc, #144]	; (8000528 <LcdFxn+0x158>)
 8000496:	f7ff ff2e 	bl	80002f6 <ClrBit>

	if(val&(1<<2))
 800049a:	79bb      	ldrb	r3, [r7, #6]
 800049c:	f003 0304 	and.w	r3, r3, #4
 80004a0:	2b00      	cmp	r3, #0
 80004a2:	d004      	beq.n	80004ae <LcdFxn+0xde>
	SetBit(PORT_D6,PIN_D6);
 80004a4:	210e      	movs	r1, #14
 80004a6:	4820      	ldr	r0, [pc, #128]	; (8000528 <LcdFxn+0x158>)
 80004a8:	f7ff ff12 	bl	80002d0 <SetBit>
 80004ac:	e003      	b.n	80004b6 <LcdFxn+0xe6>
	else
	ClrBit(PORT_D6,PIN_D6);
 80004ae:	210e      	movs	r1, #14
 80004b0:	481d      	ldr	r0, [pc, #116]	; (8000528 <LcdFxn+0x158>)
 80004b2:	f7ff ff20 	bl	80002f6 <ClrBit>

	if(val&(1<<1))
 80004b6:	79bb      	ldrb	r3, [r7, #6]
 80004b8:	f003 0302 	and.w	r3, r3, #2
 80004bc:	2b00      	cmp	r3, #0
 80004be:	d004      	beq.n	80004ca <LcdFxn+0xfa>
	SetBit(PORT_D5,PIN_D5);
 80004c0:	210d      	movs	r1, #13
 80004c2:	4819      	ldr	r0, [pc, #100]	; (8000528 <LcdFxn+0x158>)
 80004c4:	f7ff ff04 	bl	80002d0 <SetBit>
 80004c8:	e003      	b.n	80004d2 <LcdFxn+0x102>
	else
	ClrBit(PORT_D5,PIN_D5);
 80004ca:	210d      	movs	r1, #13
 80004cc:	4816      	ldr	r0, [pc, #88]	; (8000528 <LcdFxn+0x158>)
 80004ce:	f7ff ff12 	bl	80002f6 <ClrBit>

	if(val&(1<<0))
 80004d2:	79bb      	ldrb	r3, [r7, #6]
 80004d4:	f003 0301 	and.w	r3, r3, #1
 80004d8:	2b00      	cmp	r3, #0
 80004da:	d004      	beq.n	80004e6 <LcdFxn+0x116>
	SetBit(PORT_D4,PIN_D4);
 80004dc:	210c      	movs	r1, #12
 80004de:	4812      	ldr	r0, [pc, #72]	; (8000528 <LcdFxn+0x158>)
 80004e0:	f7ff fef6 	bl	80002d0 <SetBit>
 80004e4:	e003      	b.n	80004ee <LcdFxn+0x11e>
	else
	ClrBit(PORT_D4,PIN_D4);
 80004e6:	210c      	movs	r1, #12
 80004e8:	480f      	ldr	r0, [pc, #60]	; (8000528 <LcdFxn+0x158>)
 80004ea:	f7ff ff04 	bl	80002f6 <ClrBit>

	if(cmd)   SetBit(PORT_RS,PIN_RS);
 80004ee:	79fb      	ldrb	r3, [r7, #7]
 80004f0:	2b00      	cmp	r3, #0
 80004f2:	d004      	beq.n	80004fe <LcdFxn+0x12e>
 80004f4:	2100      	movs	r1, #0
 80004f6:	480d      	ldr	r0, [pc, #52]	; (800052c <LcdFxn+0x15c>)
 80004f8:	f7ff feea 	bl	80002d0 <SetBit>
 80004fc:	e003      	b.n	8000506 <LcdFxn+0x136>
	else	  ClrBit(PORT_RS,PIN_RS);
 80004fe:	2100      	movs	r1, #0
 8000500:	480a      	ldr	r0, [pc, #40]	; (800052c <LcdFxn+0x15c>)
 8000502:	f7ff fef8 	bl	80002f6 <ClrBit>

	SetBit(PORT_EN,PIN_EN);
 8000506:	2101      	movs	r1, #1
 8000508:	4808      	ldr	r0, [pc, #32]	; (800052c <LcdFxn+0x15c>)
 800050a:	f7ff fee1 	bl	80002d0 <SetBit>
	DelayLcd();
 800050e:	f7ff ff06 	bl	800031e <DelayLcd>
	ClrBit(PORT_EN,PIN_EN);
 8000512:	2101      	movs	r1, #1
 8000514:	4805      	ldr	r0, [pc, #20]	; (800052c <LcdFxn+0x15c>)
 8000516:	f7ff feee 	bl	80002f6 <ClrBit>
	DelayLcd();
 800051a:	f7ff ff00 	bl	800031e <DelayLcd>

}
 800051e:	bf00      	nop
 8000520:	3708      	adds	r7, #8
 8000522:	46bd      	mov	sp, r7
 8000524:	bd80      	pop	{r7, pc}
 8000526:	bf00      	nop
 8000528:	40020400 	.word	0x40020400
 800052c:	40020000 	.word	0x40020000

08000530 <lprint>:

void lprint(uint8_t add, char *str)
{
 8000530:	b580      	push	{r7, lr}
 8000532:	b084      	sub	sp, #16
 8000534:	af00      	add	r7, sp, #0
 8000536:	4603      	mov	r3, r0
 8000538:	6039      	str	r1, [r7, #0]
 800053a:	71fb      	strb	r3, [r7, #7]
   uint8_t  i=0;
 800053c:	2300      	movs	r3, #0
 800053e:	73fb      	strb	r3, [r7, #15]
   LcdFxn(0,add);
 8000540:	79fb      	ldrb	r3, [r7, #7]
 8000542:	4619      	mov	r1, r3
 8000544:	2000      	movs	r0, #0
 8000546:	f7ff ff43 	bl	80003d0 <LcdFxn>

   while(str[i]!=0)
 800054a:	e00d      	b.n	8000568 <lprint+0x38>
   {
	   LcdFxn(1,str[i]);
 800054c:	7bfb      	ldrb	r3, [r7, #15]
 800054e:	683a      	ldr	r2, [r7, #0]
 8000550:	4413      	add	r3, r2
 8000552:	781b      	ldrb	r3, [r3, #0]
 8000554:	4619      	mov	r1, r3
 8000556:	2001      	movs	r0, #1
 8000558:	f7ff ff3a 	bl	80003d0 <LcdFxn>
	   str++;
 800055c:	683b      	ldr	r3, [r7, #0]
 800055e:	3301      	adds	r3, #1
 8000560:	603b      	str	r3, [r7, #0]
	   if(i>16)
 8000562:	7bfb      	ldrb	r3, [r7, #15]
 8000564:	2b10      	cmp	r3, #16
 8000566:	d806      	bhi.n	8000576 <lprint+0x46>
   while(str[i]!=0)
 8000568:	7bfb      	ldrb	r3, [r7, #15]
 800056a:	683a      	ldr	r2, [r7, #0]
 800056c:	4413      	add	r3, r2
 800056e:	781b      	ldrb	r3, [r3, #0]
 8000570:	2b00      	cmp	r3, #0
 8000572:	d1eb      	bne.n	800054c <lprint+0x1c>
		   break;
   }
}
 8000574:	e000      	b.n	8000578 <lprint+0x48>
		   break;
 8000576:	bf00      	nop
}
 8000578:	bf00      	nop
 800057a:	3710      	adds	r7, #16
 800057c:	46bd      	mov	sp, r7
 800057e:	bd80      	pop	{r7, pc}

08000580 <aprint>:

void aprint(uint32_t dval)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	b084      	sub	sp, #16
 8000584:	af00      	add	r7, sp, #0
 8000586:	6078      	str	r0, [r7, #4]
long int var=0;
 8000588:	2300      	movs	r3, #0
 800058a:	60fb      	str	r3, [r7, #12]
unsigned char d1,d2,d3,d4=0;
 800058c:	2300      	movs	r3, #0
 800058e:	72fb      	strb	r3, [r7, #11]
var=dval;
 8000590:	687b      	ldr	r3, [r7, #4]
 8000592:	60fb      	str	r3, [r7, #12]
d1=var%10;
 8000594:	68fa      	ldr	r2, [r7, #12]
 8000596:	4b32      	ldr	r3, [pc, #200]	; (8000660 <aprint+0xe0>)
 8000598:	fb83 1302 	smull	r1, r3, r3, r2
 800059c:	1099      	asrs	r1, r3, #2
 800059e:	17d3      	asrs	r3, r2, #31
 80005a0:	1ac9      	subs	r1, r1, r3
 80005a2:	460b      	mov	r3, r1
 80005a4:	009b      	lsls	r3, r3, #2
 80005a6:	440b      	add	r3, r1
 80005a8:	005b      	lsls	r3, r3, #1
 80005aa:	1ad1      	subs	r1, r2, r3
 80005ac:	460b      	mov	r3, r1
 80005ae:	72bb      	strb	r3, [r7, #10]
var=var/10;
 80005b0:	68fb      	ldr	r3, [r7, #12]
 80005b2:	4a2b      	ldr	r2, [pc, #172]	; (8000660 <aprint+0xe0>)
 80005b4:	fb82 1203 	smull	r1, r2, r2, r3
 80005b8:	1092      	asrs	r2, r2, #2
 80005ba:	17db      	asrs	r3, r3, #31
 80005bc:	1ad3      	subs	r3, r2, r3
 80005be:	60fb      	str	r3, [r7, #12]
d2=var%10;
 80005c0:	68fa      	ldr	r2, [r7, #12]
 80005c2:	4b27      	ldr	r3, [pc, #156]	; (8000660 <aprint+0xe0>)
 80005c4:	fb83 1302 	smull	r1, r3, r3, r2
 80005c8:	1099      	asrs	r1, r3, #2
 80005ca:	17d3      	asrs	r3, r2, #31
 80005cc:	1ac9      	subs	r1, r1, r3
 80005ce:	460b      	mov	r3, r1
 80005d0:	009b      	lsls	r3, r3, #2
 80005d2:	440b      	add	r3, r1
 80005d4:	005b      	lsls	r3, r3, #1
 80005d6:	1ad1      	subs	r1, r2, r3
 80005d8:	460b      	mov	r3, r1
 80005da:	727b      	strb	r3, [r7, #9]
var=var/10;
 80005dc:	68fb      	ldr	r3, [r7, #12]
 80005de:	4a20      	ldr	r2, [pc, #128]	; (8000660 <aprint+0xe0>)
 80005e0:	fb82 1203 	smull	r1, r2, r2, r3
 80005e4:	1092      	asrs	r2, r2, #2
 80005e6:	17db      	asrs	r3, r3, #31
 80005e8:	1ad3      	subs	r3, r2, r3
 80005ea:	60fb      	str	r3, [r7, #12]
d3=var%10;
 80005ec:	68fa      	ldr	r2, [r7, #12]
 80005ee:	4b1c      	ldr	r3, [pc, #112]	; (8000660 <aprint+0xe0>)
 80005f0:	fb83 1302 	smull	r1, r3, r3, r2
 80005f4:	1099      	asrs	r1, r3, #2
 80005f6:	17d3      	asrs	r3, r2, #31
 80005f8:	1ac9      	subs	r1, r1, r3
 80005fa:	460b      	mov	r3, r1
 80005fc:	009b      	lsls	r3, r3, #2
 80005fe:	440b      	add	r3, r1
 8000600:	005b      	lsls	r3, r3, #1
 8000602:	1ad1      	subs	r1, r2, r3
 8000604:	460b      	mov	r3, r1
 8000606:	723b      	strb	r3, [r7, #8]
d4=var/10;
 8000608:	68fb      	ldr	r3, [r7, #12]
 800060a:	4a15      	ldr	r2, [pc, #84]	; (8000660 <aprint+0xe0>)
 800060c:	fb82 1203 	smull	r1, r2, r2, r3
 8000610:	1092      	asrs	r2, r2, #2
 8000612:	17db      	asrs	r3, r3, #31
 8000614:	1ad3      	subs	r3, r2, r3
 8000616:	72fb      	strb	r3, [r7, #11]
//LcdFxn(0,addr);
LcdFxn(1,d4|0x30);
 8000618:	7afb      	ldrb	r3, [r7, #11]
 800061a:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 800061e:	b2db      	uxtb	r3, r3
 8000620:	4619      	mov	r1, r3
 8000622:	2001      	movs	r0, #1
 8000624:	f7ff fed4 	bl	80003d0 <LcdFxn>
LcdFxn(1,d3|0x30);
 8000628:	7a3b      	ldrb	r3, [r7, #8]
 800062a:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 800062e:	b2db      	uxtb	r3, r3
 8000630:	4619      	mov	r1, r3
 8000632:	2001      	movs	r0, #1
 8000634:	f7ff fecc 	bl	80003d0 <LcdFxn>
LcdFxn(1,d2|0x30);
 8000638:	7a7b      	ldrb	r3, [r7, #9]
 800063a:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 800063e:	b2db      	uxtb	r3, r3
 8000640:	4619      	mov	r1, r3
 8000642:	2001      	movs	r0, #1
 8000644:	f7ff fec4 	bl	80003d0 <LcdFxn>
LcdFxn(1,d1|0x30);
 8000648:	7abb      	ldrb	r3, [r7, #10]
 800064a:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 800064e:	b2db      	uxtb	r3, r3
 8000650:	4619      	mov	r1, r3
 8000652:	2001      	movs	r0, #1
 8000654:	f7ff febc 	bl	80003d0 <LcdFxn>
}
 8000658:	bf00      	nop
 800065a:	3710      	adds	r7, #16
 800065c:	46bd      	mov	sp, r7
 800065e:	bd80      	pop	{r7, pc}
 8000660:	66666667 	.word	0x66666667

08000664 <DAC_init>:
#include "lcd.h"
//#include "lcd.c"
//void Dac_Gen(uint32_t Dac_val);
//void DAC_init(void);
void DAC_init(void)
{
 8000664:	b480      	push	{r7}
 8000666:	af00      	add	r7, sp, #0
    // enable GPIOA clock, bit 0 on AHB1ENR PA4
    RCC->AHB1ENR |= (1 << 0);
 8000668:	4b1a      	ldr	r3, [pc, #104]	; (80006d4 <DAC_init+0x70>)
 800066a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800066c:	4a19      	ldr	r2, [pc, #100]	; (80006d4 <DAC_init+0x70>)
 800066e:	f043 0301 	orr.w	r3, r3, #1
 8000672:	6313      	str	r3, [r2, #48]	; 0x30
      GPIOA->MODER |= (1<<8)|(1<<9); // Set pin 4 to analog mode (0b11)
 8000674:	4b18      	ldr	r3, [pc, #96]	; (80006d8 <DAC_init+0x74>)
 8000676:	681b      	ldr	r3, [r3, #0]
 8000678:	4a17      	ldr	r2, [pc, #92]	; (80006d8 <DAC_init+0x74>)
 800067a:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800067e:	6013      	str	r3, [r2, #0]

       // enable DAC clock, bit 29 on APB1ENR
       RCC->APB1ENR |= (1 << 29);
 8000680:	4b14      	ldr	r3, [pc, #80]	; (80006d4 <DAC_init+0x70>)
 8000682:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000684:	4a13      	ldr	r2, [pc, #76]	; (80006d4 <DAC_init+0x70>)
 8000686:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800068a:	6413      	str	r3, [r2, #64]	; 0x40
       DAC->CR |= (1 << 0); // enable DAC channel 1
 800068c:	4b13      	ldr	r3, [pc, #76]	; (80006dc <DAC_init+0x78>)
 800068e:	681b      	ldr	r3, [r3, #0]
 8000690:	4a12      	ldr	r2, [pc, #72]	; (80006dc <DAC_init+0x78>)
 8000692:	f043 0301 	orr.w	r3, r3, #1
 8000696:	6013      	str	r3, [r2, #0]
       DAC->CR |= (0 << 1); // enable DAC ch1 output buffer
 8000698:	4b10      	ldr	r3, [pc, #64]	; (80006dc <DAC_init+0x78>)
 800069a:	4a10      	ldr	r2, [pc, #64]	; (80006dc <DAC_init+0x78>)
 800069c:	681b      	ldr	r3, [r3, #0]
 800069e:	6013      	str	r3, [r2, #0]
       DAC->CR |= (1 << 2); // enable trigger
 80006a0:	4b0e      	ldr	r3, [pc, #56]	; (80006dc <DAC_init+0x78>)
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	4a0d      	ldr	r2, [pc, #52]	; (80006dc <DAC_init+0x78>)
 80006a6:	f043 0304 	orr.w	r3, r3, #4
 80006aa:	6013      	str	r3, [r2, #0]
       DAC->CR |= (7 << 3); // choose sw trigger as source (0b111)
 80006ac:	4b0b      	ldr	r3, [pc, #44]	; (80006dc <DAC_init+0x78>)
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	4a0a      	ldr	r2, [pc, #40]	; (80006dc <DAC_init+0x78>)
 80006b2:	f043 0338 	orr.w	r3, r3, #56	; 0x38
 80006b6:	6013      	str	r3, [r2, #0]

          // set output to Vref * (dac_value/0xFFF)
          DAC->DHR12R1 = 0xD0;
 80006b8:	4b08      	ldr	r3, [pc, #32]	; (80006dc <DAC_init+0x78>)
 80006ba:	22d0      	movs	r2, #208	; 0xd0
 80006bc:	609a      	str	r2, [r3, #8]
          DAC->SWTRIGR |= (1 << 0); // trigger ch1
 80006be:	4b07      	ldr	r3, [pc, #28]	; (80006dc <DAC_init+0x78>)
 80006c0:	685b      	ldr	r3, [r3, #4]
 80006c2:	4a06      	ldr	r2, [pc, #24]	; (80006dc <DAC_init+0x78>)
 80006c4:	f043 0301 	orr.w	r3, r3, #1
 80006c8:	6053      	str	r3, [r2, #4]
}
 80006ca:	bf00      	nop
 80006cc:	46bd      	mov	sp, r7
 80006ce:	bc80      	pop	{r7}
 80006d0:	4770      	bx	lr
 80006d2:	bf00      	nop
 80006d4:	40023800 	.word	0x40023800
 80006d8:	40020000 	.word	0x40020000
 80006dc:	40007400 	.word	0x40007400

080006e0 <Dac_Gen>:

void Dac_Gen(uint32_t Dac_val)
{
 80006e0:	b480      	push	{r7}
 80006e2:	b083      	sub	sp, #12
 80006e4:	af00      	add	r7, sp, #0
 80006e6:	6078      	str	r0, [r7, #4]
	 DAC->DHR12R1 = Dac_val;
 80006e8:	4a06      	ldr	r2, [pc, #24]	; (8000704 <Dac_Gen+0x24>)
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	6093      	str	r3, [r2, #8]
	 DAC->SWTRIGR |= (1 << 0); // trigger ch1
 80006ee:	4b05      	ldr	r3, [pc, #20]	; (8000704 <Dac_Gen+0x24>)
 80006f0:	685b      	ldr	r3, [r3, #4]
 80006f2:	4a04      	ldr	r2, [pc, #16]	; (8000704 <Dac_Gen+0x24>)
 80006f4:	f043 0301 	orr.w	r3, r3, #1
 80006f8:	6053      	str	r3, [r2, #4]
}
 80006fa:	bf00      	nop
 80006fc:	370c      	adds	r7, #12
 80006fe:	46bd      	mov	sp, r7
 8000700:	bc80      	pop	{r7}
 8000702:	4770      	bx	lr
 8000704:	40007400 	.word	0x40007400

08000708 <main>:
//-----------------------------------------------//

//-----------------------------------------------//
uint32_t  result;
int main(void)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	b086      	sub	sp, #24
 800070c:	af00      	add	r7, sp, #0
	uint32_t Dac_Value=0x01;
 800070e:	2301      	movs	r3, #1
 8000710:	617b      	str	r3, [r7, #20]
    char buf[16];
	 LcdInit();
 8000712:	f7ff fe1b 	bl	800034c <LcdInit>

	//PC2 ANALOG POT1
	//PC1 ANALOG POT2
	    /* set up pin PC6 for LED */

	    RCC->AHB1ENR |=  (1<<2);	            /* enable GPIOC clock */
 8000716:	4b4a      	ldr	r3, [pc, #296]	; (8000840 <main+0x138>)
 8000718:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800071a:	4a49      	ldr	r2, [pc, #292]	; (8000840 <main+0x138>)
 800071c:	f043 0304 	orr.w	r3, r3, #4
 8000720:	6313      	str	r3, [r2, #48]	; 0x30
	    GPIOC->MODER &= ~(3<<12);    /* clear pin mode for PC6 LED*/
 8000722:	4b48      	ldr	r3, [pc, #288]	; (8000844 <main+0x13c>)
 8000724:	681b      	ldr	r3, [r3, #0]
 8000726:	4a47      	ldr	r2, [pc, #284]	; (8000844 <main+0x13c>)
 8000728:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800072c:	6013      	str	r3, [r2, #0]
	    GPIOC->MODER |=  (1<<12);    /* set pin to output mode -01 set bit 12 */
 800072e:	4b45      	ldr	r3, [pc, #276]	; (8000844 <main+0x13c>)
 8000730:	681b      	ldr	r3, [r3, #0]
 8000732:	4a44      	ldr	r2, [pc, #272]	; (8000844 <main+0x13c>)
 8000734:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000738:	6013      	str	r3, [r2, #0]


	    // set up pin PC1 for analog input
	    //RCC->AHB1ENR |=  (1<<2);
	    GPIOC->MODER &= ~(3<<2);    // clear pin mode PC1 -bit 3 and 2
 800073a:	4b42      	ldr	r3, [pc, #264]	; (8000844 <main+0x13c>)
 800073c:	681b      	ldr	r3, [r3, #0]
 800073e:	4a41      	ldr	r2, [pc, #260]	; (8000844 <main+0x13c>)
 8000740:	f023 030c 	bic.w	r3, r3, #12
 8000744:	6013      	str	r3, [r2, #0]
	    GPIOC->MODER |= (3<<2);    //set pin to ANALOG mode -11,setting bit 2 and 3
 8000746:	4b3f      	ldr	r3, [pc, #252]	; (8000844 <main+0x13c>)
 8000748:	681b      	ldr	r3, [r3, #0]
 800074a:	4a3e      	ldr	r2, [pc, #248]	; (8000844 <main+0x13c>)
 800074c:	f043 030c 	orr.w	r3, r3, #12
 8000750:	6013      	str	r3, [r2, #0]

	    /* setup ADC1 */
	    RCC->APB2ENR |= (1<<8);     //Enable ADC1 clock -ADC1 is connected to APB2 Bus(84Mhz)
 8000752:	4b3b      	ldr	r3, [pc, #236]	; (8000840 <main+0x138>)
 8000754:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000756:	4a3a      	ldr	r2, [pc, #232]	; (8000840 <main+0x138>)
 8000758:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800075c:	6453      	str	r3, [r2, #68]	; 0x44
	    ADC1->CR2 = 0;              //0: Disable ADC conversion and go to power down mode
 800075e:	4b3a      	ldr	r3, [pc, #232]	; (8000848 <main+0x140>)
 8000760:	2200      	movs	r2, #0
 8000762:	609a      	str	r2, [r3, #8]
	    //The total number of conversions in the regular group must be written in the L[3:0] bits in the
	   // ADC_SQR1 register
	    //ADC regular sequence register 3
	    ADC1->SQR1 &=~(0xF<<20); //Clearing bits 20-23, conversion sequence length is 1
 8000764:	4b38      	ldr	r3, [pc, #224]	; (8000848 <main+0x140>)
 8000766:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000768:	4a37      	ldr	r2, [pc, #220]	; (8000848 <main+0x140>)
 800076a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800076e:	62d3      	str	r3, [r2, #44]	; 0x2c
	    //SQR3 -its 4:0 SQ1[4:0]: 1st conversion in regular sequence
	    ADC1->SQR3 |=(0xB<<0); //11   - conversion sequence and channel selection,Channel is 11 ADC1_CH11 for PC1
 8000770:	4b35      	ldr	r3, [pc, #212]	; (8000848 <main+0x140>)
 8000772:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000774:	4a34      	ldr	r2, [pc, #208]	; (8000848 <main+0x140>)
 8000776:	f043 030b 	orr.w	r3, r3, #11
 800077a:	6353      	str	r3, [r2, #52]	; 0x34
	    //SQR1 is 0000: 1 conversion
	    ADC1->CR1|=(1<<8);//Scan mode enable
 800077c:	4b32      	ldr	r3, [pc, #200]	; (8000848 <main+0x140>)
 800077e:	685b      	ldr	r3, [r3, #4]
 8000780:	4a31      	ldr	r2, [pc, #196]	; (8000848 <main+0x140>)
 8000782:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000786:	6053      	str	r3, [r2, #4]
	    ADC1->CR1 |=0xB;   //01100  -Channel 11
 8000788:	4b2f      	ldr	r3, [pc, #188]	; (8000848 <main+0x140>)
 800078a:	685b      	ldr	r3, [r3, #4]
 800078c:	4a2e      	ldr	r2, [pc, #184]	; (8000848 <main+0x140>)
 800078e:	f043 030b 	orr.w	r3, r3, #11
 8000792:	6053      	str	r3, [r2, #4]
	    ADC1->CR2 |= 1;                 // Enable ADC
 8000794:	4b2c      	ldr	r3, [pc, #176]	; (8000848 <main+0x140>)
 8000796:	689b      	ldr	r3, [r3, #8]
 8000798:	4a2b      	ldr	r2, [pc, #172]	; (8000848 <main+0x140>)
 800079a:	f043 0301 	orr.w	r3, r3, #1
 800079e:	6093      	str	r3, [r2, #8]
	    DAC_init();
 80007a0:	f7ff ff60 	bl	8000664 <DAC_init>

	    while (1) {
	        ADC1->CR2 |= (1<<30);        /* start a conversion at regular channel*/
 80007a4:	4b28      	ldr	r3, [pc, #160]	; (8000848 <main+0x140>)
 80007a6:	689b      	ldr	r3, [r3, #8]
 80007a8:	4a27      	ldr	r2, [pc, #156]	; (8000848 <main+0x140>)
 80007aa:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80007ae:	6093      	str	r3, [r2, #8]
	        while(!(ADC1->SR & 2)) {}       // wait for conv complete -monitor bit 1
 80007b0:	bf00      	nop
 80007b2:	4b25      	ldr	r3, [pc, #148]	; (8000848 <main+0x140>)
 80007b4:	681b      	ldr	r3, [r3, #0]
 80007b6:	f003 0302 	and.w	r3, r3, #2
 80007ba:	2b00      	cmp	r3, #0
 80007bc:	d0f9      	beq.n	80007b2 <main+0xaa>
	        result = ADC1->DR; /* read conversion result */
 80007be:	4b22      	ldr	r3, [pc, #136]	; (8000848 <main+0x140>)
 80007c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007c2:	4a22      	ldr	r2, [pc, #136]	; (800084c <main+0x144>)
 80007c4:	6013      	str	r3, [r2, #0]
	        if (Dac_Value>4095)
 80007c6:	697b      	ldr	r3, [r7, #20]
 80007c8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80007cc:	d301      	bcc.n	80007d2 <main+0xca>
	        		{
	        			Dac_Value =0xD0;
 80007ce:	23d0      	movs	r3, #208	; 0xd0
 80007d0:	617b      	str	r3, [r7, #20]
	        		}
	        		Dac_Value+=0x10;
 80007d2:	697b      	ldr	r3, [r7, #20]
 80007d4:	3310      	adds	r3, #16
 80007d6:	617b      	str	r3, [r7, #20]
	        		Dac_Gen(Dac_Value);
 80007d8:	6978      	ldr	r0, [r7, #20]
 80007da:	f7ff ff81 	bl	80006e0 <Dac_Gen>


	        		sprintf(buf,"DAC:%ld",Dac_Value);
 80007de:	463b      	mov	r3, r7
 80007e0:	697a      	ldr	r2, [r7, #20]
 80007e2:	491b      	ldr	r1, [pc, #108]	; (8000850 <main+0x148>)
 80007e4:	4618      	mov	r0, r3
 80007e6:	f000 f8c1 	bl	800096c <siprintf>


	        lprint(0x80,"ADC Value-");
 80007ea:	491a      	ldr	r1, [pc, #104]	; (8000854 <main+0x14c>)
 80007ec:	2080      	movs	r0, #128	; 0x80
 80007ee:	f7ff fe9f 	bl	8000530 <lprint>

	        		aprint(result);
 80007f2:	4b16      	ldr	r3, [pc, #88]	; (800084c <main+0x144>)
 80007f4:	681b      	ldr	r3, [r3, #0]
 80007f6:	4618      	mov	r0, r3
 80007f8:	f7ff fec2 	bl	8000580 <aprint>
	        		for(uint32_t i=0;i<50000;i++);
 80007fc:	2300      	movs	r3, #0
 80007fe:	613b      	str	r3, [r7, #16]
 8000800:	e002      	b.n	8000808 <main+0x100>
 8000802:	693b      	ldr	r3, [r7, #16]
 8000804:	3301      	adds	r3, #1
 8000806:	613b      	str	r3, [r7, #16]
 8000808:	693b      	ldr	r3, [r7, #16]
 800080a:	f24c 324f 	movw	r2, #49999	; 0xc34f
 800080e:	4293      	cmp	r3, r2
 8000810:	d9f7      	bls.n	8000802 <main+0xfa>
	        		lprint(0xC0,buf);
 8000812:	463b      	mov	r3, r7
 8000814:	4619      	mov	r1, r3
 8000816:	20c0      	movs	r0, #192	; 0xc0
 8000818:	f7ff fe8a 	bl	8000530 <lprint>
	        if (result >100)
 800081c:	4b0b      	ldr	r3, [pc, #44]	; (800084c <main+0x144>)
 800081e:	681b      	ldr	r3, [r3, #0]
 8000820:	2b64      	cmp	r3, #100	; 0x64
 8000822:	d906      	bls.n	8000832 <main+0x12a>

	        	GPIOC->ODR &= ~( 1 << 6);//PC6 LED ON
 8000824:	4b07      	ldr	r3, [pc, #28]	; (8000844 <main+0x13c>)
 8000826:	695b      	ldr	r3, [r3, #20]
 8000828:	4a06      	ldr	r2, [pc, #24]	; (8000844 <main+0x13c>)
 800082a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800082e:	6153      	str	r3, [r2, #20]
 8000830:	e7b8      	b.n	80007a4 <main+0x9c>

	        else

	        GPIOC->ODR|= ( 1 << 6); //PC6 =1 // TURN OFF LED
 8000832:	4b04      	ldr	r3, [pc, #16]	; (8000844 <main+0x13c>)
 8000834:	695b      	ldr	r3, [r3, #20]
 8000836:	4a03      	ldr	r2, [pc, #12]	; (8000844 <main+0x13c>)
 8000838:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800083c:	6153      	str	r3, [r2, #20]
	        ADC1->CR2 |= (1<<30);        /* start a conversion at regular channel*/
 800083e:	e7b1      	b.n	80007a4 <main+0x9c>
 8000840:	40023800 	.word	0x40023800
 8000844:	40020800 	.word	0x40020800
 8000848:	40012000 	.word	0x40012000
 800084c:	20000080 	.word	0x20000080
 8000850:	0800125c 	.word	0x0800125c
 8000854:	08001264 	.word	0x08001264

08000858 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	b086      	sub	sp, #24
 800085c:	af00      	add	r7, sp, #0
 800085e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000860:	4a14      	ldr	r2, [pc, #80]	; (80008b4 <_sbrk+0x5c>)
 8000862:	4b15      	ldr	r3, [pc, #84]	; (80008b8 <_sbrk+0x60>)
 8000864:	1ad3      	subs	r3, r2, r3
 8000866:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000868:	697b      	ldr	r3, [r7, #20]
 800086a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800086c:	4b13      	ldr	r3, [pc, #76]	; (80008bc <_sbrk+0x64>)
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	2b00      	cmp	r3, #0
 8000872:	d102      	bne.n	800087a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000874:	4b11      	ldr	r3, [pc, #68]	; (80008bc <_sbrk+0x64>)
 8000876:	4a12      	ldr	r2, [pc, #72]	; (80008c0 <_sbrk+0x68>)
 8000878:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800087a:	4b10      	ldr	r3, [pc, #64]	; (80008bc <_sbrk+0x64>)
 800087c:	681a      	ldr	r2, [r3, #0]
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	4413      	add	r3, r2
 8000882:	693a      	ldr	r2, [r7, #16]
 8000884:	429a      	cmp	r2, r3
 8000886:	d207      	bcs.n	8000898 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000888:	f000 f846 	bl	8000918 <__errno>
 800088c:	4603      	mov	r3, r0
 800088e:	220c      	movs	r2, #12
 8000890:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000892:	f04f 33ff 	mov.w	r3, #4294967295
 8000896:	e009      	b.n	80008ac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000898:	4b08      	ldr	r3, [pc, #32]	; (80008bc <_sbrk+0x64>)
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800089e:	4b07      	ldr	r3, [pc, #28]	; (80008bc <_sbrk+0x64>)
 80008a0:	681a      	ldr	r2, [r3, #0]
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	4413      	add	r3, r2
 80008a6:	4a05      	ldr	r2, [pc, #20]	; (80008bc <_sbrk+0x64>)
 80008a8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80008aa:	68fb      	ldr	r3, [r7, #12]
}
 80008ac:	4618      	mov	r0, r3
 80008ae:	3718      	adds	r7, #24
 80008b0:	46bd      	mov	sp, r7
 80008b2:	bd80      	pop	{r7, pc}
 80008b4:	20020000 	.word	0x20020000
 80008b8:	00000400 	.word	0x00000400
 80008bc:	20000084 	.word	0x20000084
 80008c0:	20000098 	.word	0x20000098

080008c4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80008c4:	480d      	ldr	r0, [pc, #52]	; (80008fc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80008c6:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80008c8:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80008cc:	480c      	ldr	r0, [pc, #48]	; (8000900 <LoopForever+0x6>)
  ldr r1, =_edata
 80008ce:	490d      	ldr	r1, [pc, #52]	; (8000904 <LoopForever+0xa>)
  ldr r2, =_sidata
 80008d0:	4a0d      	ldr	r2, [pc, #52]	; (8000908 <LoopForever+0xe>)
  movs r3, #0
 80008d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80008d4:	e002      	b.n	80008dc <LoopCopyDataInit>

080008d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80008d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80008d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80008da:	3304      	adds	r3, #4

080008dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80008dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80008de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80008e0:	d3f9      	bcc.n	80008d6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80008e2:	4a0a      	ldr	r2, [pc, #40]	; (800090c <LoopForever+0x12>)
  ldr r4, =_ebss
 80008e4:	4c0a      	ldr	r4, [pc, #40]	; (8000910 <LoopForever+0x16>)
  movs r3, #0
 80008e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80008e8:	e001      	b.n	80008ee <LoopFillZerobss>

080008ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80008ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80008ec:	3204      	adds	r2, #4

080008ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80008ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80008f0:	d3fb      	bcc.n	80008ea <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80008f2:	f000 f817 	bl	8000924 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80008f6:	f7ff ff07 	bl	8000708 <main>

080008fa <LoopForever>:

LoopForever:
    b LoopForever
 80008fa:	e7fe      	b.n	80008fa <LoopForever>
  ldr   r0, =_estack
 80008fc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000900:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000904:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 8000908:	080012ac 	.word	0x080012ac
  ldr r2, =_sbss
 800090c:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 8000910:	20000098 	.word	0x20000098

08000914 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000914:	e7fe      	b.n	8000914 <ADC_IRQHandler>
	...

08000918 <__errno>:
 8000918:	4b01      	ldr	r3, [pc, #4]	; (8000920 <__errno+0x8>)
 800091a:	6818      	ldr	r0, [r3, #0]
 800091c:	4770      	bx	lr
 800091e:	bf00      	nop
 8000920:	20000000 	.word	0x20000000

08000924 <__libc_init_array>:
 8000924:	b570      	push	{r4, r5, r6, lr}
 8000926:	4d0d      	ldr	r5, [pc, #52]	; (800095c <__libc_init_array+0x38>)
 8000928:	4c0d      	ldr	r4, [pc, #52]	; (8000960 <__libc_init_array+0x3c>)
 800092a:	1b64      	subs	r4, r4, r5
 800092c:	10a4      	asrs	r4, r4, #2
 800092e:	2600      	movs	r6, #0
 8000930:	42a6      	cmp	r6, r4
 8000932:	d109      	bne.n	8000948 <__libc_init_array+0x24>
 8000934:	4d0b      	ldr	r5, [pc, #44]	; (8000964 <__libc_init_array+0x40>)
 8000936:	4c0c      	ldr	r4, [pc, #48]	; (8000968 <__libc_init_array+0x44>)
 8000938:	f000 fc84 	bl	8001244 <_init>
 800093c:	1b64      	subs	r4, r4, r5
 800093e:	10a4      	asrs	r4, r4, #2
 8000940:	2600      	movs	r6, #0
 8000942:	42a6      	cmp	r6, r4
 8000944:	d105      	bne.n	8000952 <__libc_init_array+0x2e>
 8000946:	bd70      	pop	{r4, r5, r6, pc}
 8000948:	f855 3b04 	ldr.w	r3, [r5], #4
 800094c:	4798      	blx	r3
 800094e:	3601      	adds	r6, #1
 8000950:	e7ee      	b.n	8000930 <__libc_init_array+0xc>
 8000952:	f855 3b04 	ldr.w	r3, [r5], #4
 8000956:	4798      	blx	r3
 8000958:	3601      	adds	r6, #1
 800095a:	e7f2      	b.n	8000942 <__libc_init_array+0x1e>
 800095c:	080012a4 	.word	0x080012a4
 8000960:	080012a4 	.word	0x080012a4
 8000964:	080012a4 	.word	0x080012a4
 8000968:	080012a8 	.word	0x080012a8

0800096c <siprintf>:
 800096c:	b40e      	push	{r1, r2, r3}
 800096e:	b500      	push	{lr}
 8000970:	b09c      	sub	sp, #112	; 0x70
 8000972:	ab1d      	add	r3, sp, #116	; 0x74
 8000974:	9002      	str	r0, [sp, #8]
 8000976:	9006      	str	r0, [sp, #24]
 8000978:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800097c:	4809      	ldr	r0, [pc, #36]	; (80009a4 <siprintf+0x38>)
 800097e:	9107      	str	r1, [sp, #28]
 8000980:	9104      	str	r1, [sp, #16]
 8000982:	4909      	ldr	r1, [pc, #36]	; (80009a8 <siprintf+0x3c>)
 8000984:	f853 2b04 	ldr.w	r2, [r3], #4
 8000988:	9105      	str	r1, [sp, #20]
 800098a:	6800      	ldr	r0, [r0, #0]
 800098c:	9301      	str	r3, [sp, #4]
 800098e:	a902      	add	r1, sp, #8
 8000990:	f000 f868 	bl	8000a64 <_svfiprintf_r>
 8000994:	9b02      	ldr	r3, [sp, #8]
 8000996:	2200      	movs	r2, #0
 8000998:	701a      	strb	r2, [r3, #0]
 800099a:	b01c      	add	sp, #112	; 0x70
 800099c:	f85d eb04 	ldr.w	lr, [sp], #4
 80009a0:	b003      	add	sp, #12
 80009a2:	4770      	bx	lr
 80009a4:	20000000 	.word	0x20000000
 80009a8:	ffff0208 	.word	0xffff0208

080009ac <__ssputs_r>:
 80009ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80009b0:	688e      	ldr	r6, [r1, #8]
 80009b2:	429e      	cmp	r6, r3
 80009b4:	4682      	mov	sl, r0
 80009b6:	460c      	mov	r4, r1
 80009b8:	4690      	mov	r8, r2
 80009ba:	461f      	mov	r7, r3
 80009bc:	d838      	bhi.n	8000a30 <__ssputs_r+0x84>
 80009be:	898a      	ldrh	r2, [r1, #12]
 80009c0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80009c4:	d032      	beq.n	8000a2c <__ssputs_r+0x80>
 80009c6:	6825      	ldr	r5, [r4, #0]
 80009c8:	6909      	ldr	r1, [r1, #16]
 80009ca:	eba5 0901 	sub.w	r9, r5, r1
 80009ce:	6965      	ldr	r5, [r4, #20]
 80009d0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80009d4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80009d8:	3301      	adds	r3, #1
 80009da:	444b      	add	r3, r9
 80009dc:	106d      	asrs	r5, r5, #1
 80009de:	429d      	cmp	r5, r3
 80009e0:	bf38      	it	cc
 80009e2:	461d      	movcc	r5, r3
 80009e4:	0553      	lsls	r3, r2, #21
 80009e6:	d531      	bpl.n	8000a4c <__ssputs_r+0xa0>
 80009e8:	4629      	mov	r1, r5
 80009ea:	f000 fb61 	bl	80010b0 <_malloc_r>
 80009ee:	4606      	mov	r6, r0
 80009f0:	b950      	cbnz	r0, 8000a08 <__ssputs_r+0x5c>
 80009f2:	230c      	movs	r3, #12
 80009f4:	f8ca 3000 	str.w	r3, [sl]
 80009f8:	89a3      	ldrh	r3, [r4, #12]
 80009fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80009fe:	81a3      	strh	r3, [r4, #12]
 8000a00:	f04f 30ff 	mov.w	r0, #4294967295
 8000a04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a08:	6921      	ldr	r1, [r4, #16]
 8000a0a:	464a      	mov	r2, r9
 8000a0c:	f000 fabe 	bl	8000f8c <memcpy>
 8000a10:	89a3      	ldrh	r3, [r4, #12]
 8000a12:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8000a16:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000a1a:	81a3      	strh	r3, [r4, #12]
 8000a1c:	6126      	str	r6, [r4, #16]
 8000a1e:	6165      	str	r5, [r4, #20]
 8000a20:	444e      	add	r6, r9
 8000a22:	eba5 0509 	sub.w	r5, r5, r9
 8000a26:	6026      	str	r6, [r4, #0]
 8000a28:	60a5      	str	r5, [r4, #8]
 8000a2a:	463e      	mov	r6, r7
 8000a2c:	42be      	cmp	r6, r7
 8000a2e:	d900      	bls.n	8000a32 <__ssputs_r+0x86>
 8000a30:	463e      	mov	r6, r7
 8000a32:	6820      	ldr	r0, [r4, #0]
 8000a34:	4632      	mov	r2, r6
 8000a36:	4641      	mov	r1, r8
 8000a38:	f000 fab6 	bl	8000fa8 <memmove>
 8000a3c:	68a3      	ldr	r3, [r4, #8]
 8000a3e:	1b9b      	subs	r3, r3, r6
 8000a40:	60a3      	str	r3, [r4, #8]
 8000a42:	6823      	ldr	r3, [r4, #0]
 8000a44:	4433      	add	r3, r6
 8000a46:	6023      	str	r3, [r4, #0]
 8000a48:	2000      	movs	r0, #0
 8000a4a:	e7db      	b.n	8000a04 <__ssputs_r+0x58>
 8000a4c:	462a      	mov	r2, r5
 8000a4e:	f000 fba3 	bl	8001198 <_realloc_r>
 8000a52:	4606      	mov	r6, r0
 8000a54:	2800      	cmp	r0, #0
 8000a56:	d1e1      	bne.n	8000a1c <__ssputs_r+0x70>
 8000a58:	6921      	ldr	r1, [r4, #16]
 8000a5a:	4650      	mov	r0, sl
 8000a5c:	f000 fabe 	bl	8000fdc <_free_r>
 8000a60:	e7c7      	b.n	80009f2 <__ssputs_r+0x46>
	...

08000a64 <_svfiprintf_r>:
 8000a64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000a68:	4698      	mov	r8, r3
 8000a6a:	898b      	ldrh	r3, [r1, #12]
 8000a6c:	061b      	lsls	r3, r3, #24
 8000a6e:	b09d      	sub	sp, #116	; 0x74
 8000a70:	4607      	mov	r7, r0
 8000a72:	460d      	mov	r5, r1
 8000a74:	4614      	mov	r4, r2
 8000a76:	d50e      	bpl.n	8000a96 <_svfiprintf_r+0x32>
 8000a78:	690b      	ldr	r3, [r1, #16]
 8000a7a:	b963      	cbnz	r3, 8000a96 <_svfiprintf_r+0x32>
 8000a7c:	2140      	movs	r1, #64	; 0x40
 8000a7e:	f000 fb17 	bl	80010b0 <_malloc_r>
 8000a82:	6028      	str	r0, [r5, #0]
 8000a84:	6128      	str	r0, [r5, #16]
 8000a86:	b920      	cbnz	r0, 8000a92 <_svfiprintf_r+0x2e>
 8000a88:	230c      	movs	r3, #12
 8000a8a:	603b      	str	r3, [r7, #0]
 8000a8c:	f04f 30ff 	mov.w	r0, #4294967295
 8000a90:	e0d1      	b.n	8000c36 <_svfiprintf_r+0x1d2>
 8000a92:	2340      	movs	r3, #64	; 0x40
 8000a94:	616b      	str	r3, [r5, #20]
 8000a96:	2300      	movs	r3, #0
 8000a98:	9309      	str	r3, [sp, #36]	; 0x24
 8000a9a:	2320      	movs	r3, #32
 8000a9c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8000aa0:	f8cd 800c 	str.w	r8, [sp, #12]
 8000aa4:	2330      	movs	r3, #48	; 0x30
 8000aa6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8000c50 <_svfiprintf_r+0x1ec>
 8000aaa:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8000aae:	f04f 0901 	mov.w	r9, #1
 8000ab2:	4623      	mov	r3, r4
 8000ab4:	469a      	mov	sl, r3
 8000ab6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000aba:	b10a      	cbz	r2, 8000ac0 <_svfiprintf_r+0x5c>
 8000abc:	2a25      	cmp	r2, #37	; 0x25
 8000abe:	d1f9      	bne.n	8000ab4 <_svfiprintf_r+0x50>
 8000ac0:	ebba 0b04 	subs.w	fp, sl, r4
 8000ac4:	d00b      	beq.n	8000ade <_svfiprintf_r+0x7a>
 8000ac6:	465b      	mov	r3, fp
 8000ac8:	4622      	mov	r2, r4
 8000aca:	4629      	mov	r1, r5
 8000acc:	4638      	mov	r0, r7
 8000ace:	f7ff ff6d 	bl	80009ac <__ssputs_r>
 8000ad2:	3001      	adds	r0, #1
 8000ad4:	f000 80aa 	beq.w	8000c2c <_svfiprintf_r+0x1c8>
 8000ad8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8000ada:	445a      	add	r2, fp
 8000adc:	9209      	str	r2, [sp, #36]	; 0x24
 8000ade:	f89a 3000 	ldrb.w	r3, [sl]
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	f000 80a2 	beq.w	8000c2c <_svfiprintf_r+0x1c8>
 8000ae8:	2300      	movs	r3, #0
 8000aea:	f04f 32ff 	mov.w	r2, #4294967295
 8000aee:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8000af2:	f10a 0a01 	add.w	sl, sl, #1
 8000af6:	9304      	str	r3, [sp, #16]
 8000af8:	9307      	str	r3, [sp, #28]
 8000afa:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8000afe:	931a      	str	r3, [sp, #104]	; 0x68
 8000b00:	4654      	mov	r4, sl
 8000b02:	2205      	movs	r2, #5
 8000b04:	f814 1b01 	ldrb.w	r1, [r4], #1
 8000b08:	4851      	ldr	r0, [pc, #324]	; (8000c50 <_svfiprintf_r+0x1ec>)
 8000b0a:	f7ff fb71 	bl	80001f0 <memchr>
 8000b0e:	9a04      	ldr	r2, [sp, #16]
 8000b10:	b9d8      	cbnz	r0, 8000b4a <_svfiprintf_r+0xe6>
 8000b12:	06d0      	lsls	r0, r2, #27
 8000b14:	bf44      	itt	mi
 8000b16:	2320      	movmi	r3, #32
 8000b18:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8000b1c:	0711      	lsls	r1, r2, #28
 8000b1e:	bf44      	itt	mi
 8000b20:	232b      	movmi	r3, #43	; 0x2b
 8000b22:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8000b26:	f89a 3000 	ldrb.w	r3, [sl]
 8000b2a:	2b2a      	cmp	r3, #42	; 0x2a
 8000b2c:	d015      	beq.n	8000b5a <_svfiprintf_r+0xf6>
 8000b2e:	9a07      	ldr	r2, [sp, #28]
 8000b30:	4654      	mov	r4, sl
 8000b32:	2000      	movs	r0, #0
 8000b34:	f04f 0c0a 	mov.w	ip, #10
 8000b38:	4621      	mov	r1, r4
 8000b3a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000b3e:	3b30      	subs	r3, #48	; 0x30
 8000b40:	2b09      	cmp	r3, #9
 8000b42:	d94e      	bls.n	8000be2 <_svfiprintf_r+0x17e>
 8000b44:	b1b0      	cbz	r0, 8000b74 <_svfiprintf_r+0x110>
 8000b46:	9207      	str	r2, [sp, #28]
 8000b48:	e014      	b.n	8000b74 <_svfiprintf_r+0x110>
 8000b4a:	eba0 0308 	sub.w	r3, r0, r8
 8000b4e:	fa09 f303 	lsl.w	r3, r9, r3
 8000b52:	4313      	orrs	r3, r2
 8000b54:	9304      	str	r3, [sp, #16]
 8000b56:	46a2      	mov	sl, r4
 8000b58:	e7d2      	b.n	8000b00 <_svfiprintf_r+0x9c>
 8000b5a:	9b03      	ldr	r3, [sp, #12]
 8000b5c:	1d19      	adds	r1, r3, #4
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	9103      	str	r1, [sp, #12]
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	bfbb      	ittet	lt
 8000b66:	425b      	neglt	r3, r3
 8000b68:	f042 0202 	orrlt.w	r2, r2, #2
 8000b6c:	9307      	strge	r3, [sp, #28]
 8000b6e:	9307      	strlt	r3, [sp, #28]
 8000b70:	bfb8      	it	lt
 8000b72:	9204      	strlt	r2, [sp, #16]
 8000b74:	7823      	ldrb	r3, [r4, #0]
 8000b76:	2b2e      	cmp	r3, #46	; 0x2e
 8000b78:	d10c      	bne.n	8000b94 <_svfiprintf_r+0x130>
 8000b7a:	7863      	ldrb	r3, [r4, #1]
 8000b7c:	2b2a      	cmp	r3, #42	; 0x2a
 8000b7e:	d135      	bne.n	8000bec <_svfiprintf_r+0x188>
 8000b80:	9b03      	ldr	r3, [sp, #12]
 8000b82:	1d1a      	adds	r2, r3, #4
 8000b84:	681b      	ldr	r3, [r3, #0]
 8000b86:	9203      	str	r2, [sp, #12]
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	bfb8      	it	lt
 8000b8c:	f04f 33ff 	movlt.w	r3, #4294967295
 8000b90:	3402      	adds	r4, #2
 8000b92:	9305      	str	r3, [sp, #20]
 8000b94:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8000c54 <_svfiprintf_r+0x1f0>
 8000b98:	7821      	ldrb	r1, [r4, #0]
 8000b9a:	2203      	movs	r2, #3
 8000b9c:	4650      	mov	r0, sl
 8000b9e:	f7ff fb27 	bl	80001f0 <memchr>
 8000ba2:	b140      	cbz	r0, 8000bb6 <_svfiprintf_r+0x152>
 8000ba4:	2340      	movs	r3, #64	; 0x40
 8000ba6:	eba0 000a 	sub.w	r0, r0, sl
 8000baa:	fa03 f000 	lsl.w	r0, r3, r0
 8000bae:	9b04      	ldr	r3, [sp, #16]
 8000bb0:	4303      	orrs	r3, r0
 8000bb2:	3401      	adds	r4, #1
 8000bb4:	9304      	str	r3, [sp, #16]
 8000bb6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8000bba:	4827      	ldr	r0, [pc, #156]	; (8000c58 <_svfiprintf_r+0x1f4>)
 8000bbc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8000bc0:	2206      	movs	r2, #6
 8000bc2:	f7ff fb15 	bl	80001f0 <memchr>
 8000bc6:	2800      	cmp	r0, #0
 8000bc8:	d038      	beq.n	8000c3c <_svfiprintf_r+0x1d8>
 8000bca:	4b24      	ldr	r3, [pc, #144]	; (8000c5c <_svfiprintf_r+0x1f8>)
 8000bcc:	bb1b      	cbnz	r3, 8000c16 <_svfiprintf_r+0x1b2>
 8000bce:	9b03      	ldr	r3, [sp, #12]
 8000bd0:	3307      	adds	r3, #7
 8000bd2:	f023 0307 	bic.w	r3, r3, #7
 8000bd6:	3308      	adds	r3, #8
 8000bd8:	9303      	str	r3, [sp, #12]
 8000bda:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8000bdc:	4433      	add	r3, r6
 8000bde:	9309      	str	r3, [sp, #36]	; 0x24
 8000be0:	e767      	b.n	8000ab2 <_svfiprintf_r+0x4e>
 8000be2:	fb0c 3202 	mla	r2, ip, r2, r3
 8000be6:	460c      	mov	r4, r1
 8000be8:	2001      	movs	r0, #1
 8000bea:	e7a5      	b.n	8000b38 <_svfiprintf_r+0xd4>
 8000bec:	2300      	movs	r3, #0
 8000bee:	3401      	adds	r4, #1
 8000bf0:	9305      	str	r3, [sp, #20]
 8000bf2:	4619      	mov	r1, r3
 8000bf4:	f04f 0c0a 	mov.w	ip, #10
 8000bf8:	4620      	mov	r0, r4
 8000bfa:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000bfe:	3a30      	subs	r2, #48	; 0x30
 8000c00:	2a09      	cmp	r2, #9
 8000c02:	d903      	bls.n	8000c0c <_svfiprintf_r+0x1a8>
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d0c5      	beq.n	8000b94 <_svfiprintf_r+0x130>
 8000c08:	9105      	str	r1, [sp, #20]
 8000c0a:	e7c3      	b.n	8000b94 <_svfiprintf_r+0x130>
 8000c0c:	fb0c 2101 	mla	r1, ip, r1, r2
 8000c10:	4604      	mov	r4, r0
 8000c12:	2301      	movs	r3, #1
 8000c14:	e7f0      	b.n	8000bf8 <_svfiprintf_r+0x194>
 8000c16:	ab03      	add	r3, sp, #12
 8000c18:	9300      	str	r3, [sp, #0]
 8000c1a:	462a      	mov	r2, r5
 8000c1c:	4b10      	ldr	r3, [pc, #64]	; (8000c60 <_svfiprintf_r+0x1fc>)
 8000c1e:	a904      	add	r1, sp, #16
 8000c20:	4638      	mov	r0, r7
 8000c22:	f3af 8000 	nop.w
 8000c26:	1c42      	adds	r2, r0, #1
 8000c28:	4606      	mov	r6, r0
 8000c2a:	d1d6      	bne.n	8000bda <_svfiprintf_r+0x176>
 8000c2c:	89ab      	ldrh	r3, [r5, #12]
 8000c2e:	065b      	lsls	r3, r3, #25
 8000c30:	f53f af2c 	bmi.w	8000a8c <_svfiprintf_r+0x28>
 8000c34:	9809      	ldr	r0, [sp, #36]	; 0x24
 8000c36:	b01d      	add	sp, #116	; 0x74
 8000c38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000c3c:	ab03      	add	r3, sp, #12
 8000c3e:	9300      	str	r3, [sp, #0]
 8000c40:	462a      	mov	r2, r5
 8000c42:	4b07      	ldr	r3, [pc, #28]	; (8000c60 <_svfiprintf_r+0x1fc>)
 8000c44:	a904      	add	r1, sp, #16
 8000c46:	4638      	mov	r0, r7
 8000c48:	f000 f87a 	bl	8000d40 <_printf_i>
 8000c4c:	e7eb      	b.n	8000c26 <_svfiprintf_r+0x1c2>
 8000c4e:	bf00      	nop
 8000c50:	0800126f 	.word	0x0800126f
 8000c54:	08001275 	.word	0x08001275
 8000c58:	08001279 	.word	0x08001279
 8000c5c:	00000000 	.word	0x00000000
 8000c60:	080009ad 	.word	0x080009ad

08000c64 <_printf_common>:
 8000c64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c68:	4616      	mov	r6, r2
 8000c6a:	4699      	mov	r9, r3
 8000c6c:	688a      	ldr	r2, [r1, #8]
 8000c6e:	690b      	ldr	r3, [r1, #16]
 8000c70:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8000c74:	4293      	cmp	r3, r2
 8000c76:	bfb8      	it	lt
 8000c78:	4613      	movlt	r3, r2
 8000c7a:	6033      	str	r3, [r6, #0]
 8000c7c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8000c80:	4607      	mov	r7, r0
 8000c82:	460c      	mov	r4, r1
 8000c84:	b10a      	cbz	r2, 8000c8a <_printf_common+0x26>
 8000c86:	3301      	adds	r3, #1
 8000c88:	6033      	str	r3, [r6, #0]
 8000c8a:	6823      	ldr	r3, [r4, #0]
 8000c8c:	0699      	lsls	r1, r3, #26
 8000c8e:	bf42      	ittt	mi
 8000c90:	6833      	ldrmi	r3, [r6, #0]
 8000c92:	3302      	addmi	r3, #2
 8000c94:	6033      	strmi	r3, [r6, #0]
 8000c96:	6825      	ldr	r5, [r4, #0]
 8000c98:	f015 0506 	ands.w	r5, r5, #6
 8000c9c:	d106      	bne.n	8000cac <_printf_common+0x48>
 8000c9e:	f104 0a19 	add.w	sl, r4, #25
 8000ca2:	68e3      	ldr	r3, [r4, #12]
 8000ca4:	6832      	ldr	r2, [r6, #0]
 8000ca6:	1a9b      	subs	r3, r3, r2
 8000ca8:	42ab      	cmp	r3, r5
 8000caa:	dc26      	bgt.n	8000cfa <_printf_common+0x96>
 8000cac:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8000cb0:	1e13      	subs	r3, r2, #0
 8000cb2:	6822      	ldr	r2, [r4, #0]
 8000cb4:	bf18      	it	ne
 8000cb6:	2301      	movne	r3, #1
 8000cb8:	0692      	lsls	r2, r2, #26
 8000cba:	d42b      	bmi.n	8000d14 <_printf_common+0xb0>
 8000cbc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8000cc0:	4649      	mov	r1, r9
 8000cc2:	4638      	mov	r0, r7
 8000cc4:	47c0      	blx	r8
 8000cc6:	3001      	adds	r0, #1
 8000cc8:	d01e      	beq.n	8000d08 <_printf_common+0xa4>
 8000cca:	6823      	ldr	r3, [r4, #0]
 8000ccc:	68e5      	ldr	r5, [r4, #12]
 8000cce:	6832      	ldr	r2, [r6, #0]
 8000cd0:	f003 0306 	and.w	r3, r3, #6
 8000cd4:	2b04      	cmp	r3, #4
 8000cd6:	bf08      	it	eq
 8000cd8:	1aad      	subeq	r5, r5, r2
 8000cda:	68a3      	ldr	r3, [r4, #8]
 8000cdc:	6922      	ldr	r2, [r4, #16]
 8000cde:	bf0c      	ite	eq
 8000ce0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8000ce4:	2500      	movne	r5, #0
 8000ce6:	4293      	cmp	r3, r2
 8000ce8:	bfc4      	itt	gt
 8000cea:	1a9b      	subgt	r3, r3, r2
 8000cec:	18ed      	addgt	r5, r5, r3
 8000cee:	2600      	movs	r6, #0
 8000cf0:	341a      	adds	r4, #26
 8000cf2:	42b5      	cmp	r5, r6
 8000cf4:	d11a      	bne.n	8000d2c <_printf_common+0xc8>
 8000cf6:	2000      	movs	r0, #0
 8000cf8:	e008      	b.n	8000d0c <_printf_common+0xa8>
 8000cfa:	2301      	movs	r3, #1
 8000cfc:	4652      	mov	r2, sl
 8000cfe:	4649      	mov	r1, r9
 8000d00:	4638      	mov	r0, r7
 8000d02:	47c0      	blx	r8
 8000d04:	3001      	adds	r0, #1
 8000d06:	d103      	bne.n	8000d10 <_printf_common+0xac>
 8000d08:	f04f 30ff 	mov.w	r0, #4294967295
 8000d0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d10:	3501      	adds	r5, #1
 8000d12:	e7c6      	b.n	8000ca2 <_printf_common+0x3e>
 8000d14:	18e1      	adds	r1, r4, r3
 8000d16:	1c5a      	adds	r2, r3, #1
 8000d18:	2030      	movs	r0, #48	; 0x30
 8000d1a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8000d1e:	4422      	add	r2, r4
 8000d20:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8000d24:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8000d28:	3302      	adds	r3, #2
 8000d2a:	e7c7      	b.n	8000cbc <_printf_common+0x58>
 8000d2c:	2301      	movs	r3, #1
 8000d2e:	4622      	mov	r2, r4
 8000d30:	4649      	mov	r1, r9
 8000d32:	4638      	mov	r0, r7
 8000d34:	47c0      	blx	r8
 8000d36:	3001      	adds	r0, #1
 8000d38:	d0e6      	beq.n	8000d08 <_printf_common+0xa4>
 8000d3a:	3601      	adds	r6, #1
 8000d3c:	e7d9      	b.n	8000cf2 <_printf_common+0x8e>
	...

08000d40 <_printf_i>:
 8000d40:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8000d44:	7e0f      	ldrb	r7, [r1, #24]
 8000d46:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8000d48:	2f78      	cmp	r7, #120	; 0x78
 8000d4a:	4691      	mov	r9, r2
 8000d4c:	4680      	mov	r8, r0
 8000d4e:	460c      	mov	r4, r1
 8000d50:	469a      	mov	sl, r3
 8000d52:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8000d56:	d807      	bhi.n	8000d68 <_printf_i+0x28>
 8000d58:	2f62      	cmp	r7, #98	; 0x62
 8000d5a:	d80a      	bhi.n	8000d72 <_printf_i+0x32>
 8000d5c:	2f00      	cmp	r7, #0
 8000d5e:	f000 80d8 	beq.w	8000f12 <_printf_i+0x1d2>
 8000d62:	2f58      	cmp	r7, #88	; 0x58
 8000d64:	f000 80a3 	beq.w	8000eae <_printf_i+0x16e>
 8000d68:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8000d6c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8000d70:	e03a      	b.n	8000de8 <_printf_i+0xa8>
 8000d72:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8000d76:	2b15      	cmp	r3, #21
 8000d78:	d8f6      	bhi.n	8000d68 <_printf_i+0x28>
 8000d7a:	a101      	add	r1, pc, #4	; (adr r1, 8000d80 <_printf_i+0x40>)
 8000d7c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8000d80:	08000dd9 	.word	0x08000dd9
 8000d84:	08000ded 	.word	0x08000ded
 8000d88:	08000d69 	.word	0x08000d69
 8000d8c:	08000d69 	.word	0x08000d69
 8000d90:	08000d69 	.word	0x08000d69
 8000d94:	08000d69 	.word	0x08000d69
 8000d98:	08000ded 	.word	0x08000ded
 8000d9c:	08000d69 	.word	0x08000d69
 8000da0:	08000d69 	.word	0x08000d69
 8000da4:	08000d69 	.word	0x08000d69
 8000da8:	08000d69 	.word	0x08000d69
 8000dac:	08000ef9 	.word	0x08000ef9
 8000db0:	08000e1d 	.word	0x08000e1d
 8000db4:	08000edb 	.word	0x08000edb
 8000db8:	08000d69 	.word	0x08000d69
 8000dbc:	08000d69 	.word	0x08000d69
 8000dc0:	08000f1b 	.word	0x08000f1b
 8000dc4:	08000d69 	.word	0x08000d69
 8000dc8:	08000e1d 	.word	0x08000e1d
 8000dcc:	08000d69 	.word	0x08000d69
 8000dd0:	08000d69 	.word	0x08000d69
 8000dd4:	08000ee3 	.word	0x08000ee3
 8000dd8:	682b      	ldr	r3, [r5, #0]
 8000dda:	1d1a      	adds	r2, r3, #4
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	602a      	str	r2, [r5, #0]
 8000de0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8000de4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8000de8:	2301      	movs	r3, #1
 8000dea:	e0a3      	b.n	8000f34 <_printf_i+0x1f4>
 8000dec:	6820      	ldr	r0, [r4, #0]
 8000dee:	6829      	ldr	r1, [r5, #0]
 8000df0:	0606      	lsls	r6, r0, #24
 8000df2:	f101 0304 	add.w	r3, r1, #4
 8000df6:	d50a      	bpl.n	8000e0e <_printf_i+0xce>
 8000df8:	680e      	ldr	r6, [r1, #0]
 8000dfa:	602b      	str	r3, [r5, #0]
 8000dfc:	2e00      	cmp	r6, #0
 8000dfe:	da03      	bge.n	8000e08 <_printf_i+0xc8>
 8000e00:	232d      	movs	r3, #45	; 0x2d
 8000e02:	4276      	negs	r6, r6
 8000e04:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8000e08:	485e      	ldr	r0, [pc, #376]	; (8000f84 <_printf_i+0x244>)
 8000e0a:	230a      	movs	r3, #10
 8000e0c:	e019      	b.n	8000e42 <_printf_i+0x102>
 8000e0e:	680e      	ldr	r6, [r1, #0]
 8000e10:	602b      	str	r3, [r5, #0]
 8000e12:	f010 0f40 	tst.w	r0, #64	; 0x40
 8000e16:	bf18      	it	ne
 8000e18:	b236      	sxthne	r6, r6
 8000e1a:	e7ef      	b.n	8000dfc <_printf_i+0xbc>
 8000e1c:	682b      	ldr	r3, [r5, #0]
 8000e1e:	6820      	ldr	r0, [r4, #0]
 8000e20:	1d19      	adds	r1, r3, #4
 8000e22:	6029      	str	r1, [r5, #0]
 8000e24:	0601      	lsls	r1, r0, #24
 8000e26:	d501      	bpl.n	8000e2c <_printf_i+0xec>
 8000e28:	681e      	ldr	r6, [r3, #0]
 8000e2a:	e002      	b.n	8000e32 <_printf_i+0xf2>
 8000e2c:	0646      	lsls	r6, r0, #25
 8000e2e:	d5fb      	bpl.n	8000e28 <_printf_i+0xe8>
 8000e30:	881e      	ldrh	r6, [r3, #0]
 8000e32:	4854      	ldr	r0, [pc, #336]	; (8000f84 <_printf_i+0x244>)
 8000e34:	2f6f      	cmp	r7, #111	; 0x6f
 8000e36:	bf0c      	ite	eq
 8000e38:	2308      	moveq	r3, #8
 8000e3a:	230a      	movne	r3, #10
 8000e3c:	2100      	movs	r1, #0
 8000e3e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8000e42:	6865      	ldr	r5, [r4, #4]
 8000e44:	60a5      	str	r5, [r4, #8]
 8000e46:	2d00      	cmp	r5, #0
 8000e48:	bfa2      	ittt	ge
 8000e4a:	6821      	ldrge	r1, [r4, #0]
 8000e4c:	f021 0104 	bicge.w	r1, r1, #4
 8000e50:	6021      	strge	r1, [r4, #0]
 8000e52:	b90e      	cbnz	r6, 8000e58 <_printf_i+0x118>
 8000e54:	2d00      	cmp	r5, #0
 8000e56:	d04d      	beq.n	8000ef4 <_printf_i+0x1b4>
 8000e58:	4615      	mov	r5, r2
 8000e5a:	fbb6 f1f3 	udiv	r1, r6, r3
 8000e5e:	fb03 6711 	mls	r7, r3, r1, r6
 8000e62:	5dc7      	ldrb	r7, [r0, r7]
 8000e64:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8000e68:	4637      	mov	r7, r6
 8000e6a:	42bb      	cmp	r3, r7
 8000e6c:	460e      	mov	r6, r1
 8000e6e:	d9f4      	bls.n	8000e5a <_printf_i+0x11a>
 8000e70:	2b08      	cmp	r3, #8
 8000e72:	d10b      	bne.n	8000e8c <_printf_i+0x14c>
 8000e74:	6823      	ldr	r3, [r4, #0]
 8000e76:	07de      	lsls	r6, r3, #31
 8000e78:	d508      	bpl.n	8000e8c <_printf_i+0x14c>
 8000e7a:	6923      	ldr	r3, [r4, #16]
 8000e7c:	6861      	ldr	r1, [r4, #4]
 8000e7e:	4299      	cmp	r1, r3
 8000e80:	bfde      	ittt	le
 8000e82:	2330      	movle	r3, #48	; 0x30
 8000e84:	f805 3c01 	strble.w	r3, [r5, #-1]
 8000e88:	f105 35ff 	addle.w	r5, r5, #4294967295
 8000e8c:	1b52      	subs	r2, r2, r5
 8000e8e:	6122      	str	r2, [r4, #16]
 8000e90:	f8cd a000 	str.w	sl, [sp]
 8000e94:	464b      	mov	r3, r9
 8000e96:	aa03      	add	r2, sp, #12
 8000e98:	4621      	mov	r1, r4
 8000e9a:	4640      	mov	r0, r8
 8000e9c:	f7ff fee2 	bl	8000c64 <_printf_common>
 8000ea0:	3001      	adds	r0, #1
 8000ea2:	d14c      	bne.n	8000f3e <_printf_i+0x1fe>
 8000ea4:	f04f 30ff 	mov.w	r0, #4294967295
 8000ea8:	b004      	add	sp, #16
 8000eaa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eae:	4835      	ldr	r0, [pc, #212]	; (8000f84 <_printf_i+0x244>)
 8000eb0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8000eb4:	6829      	ldr	r1, [r5, #0]
 8000eb6:	6823      	ldr	r3, [r4, #0]
 8000eb8:	f851 6b04 	ldr.w	r6, [r1], #4
 8000ebc:	6029      	str	r1, [r5, #0]
 8000ebe:	061d      	lsls	r5, r3, #24
 8000ec0:	d514      	bpl.n	8000eec <_printf_i+0x1ac>
 8000ec2:	07df      	lsls	r7, r3, #31
 8000ec4:	bf44      	itt	mi
 8000ec6:	f043 0320 	orrmi.w	r3, r3, #32
 8000eca:	6023      	strmi	r3, [r4, #0]
 8000ecc:	b91e      	cbnz	r6, 8000ed6 <_printf_i+0x196>
 8000ece:	6823      	ldr	r3, [r4, #0]
 8000ed0:	f023 0320 	bic.w	r3, r3, #32
 8000ed4:	6023      	str	r3, [r4, #0]
 8000ed6:	2310      	movs	r3, #16
 8000ed8:	e7b0      	b.n	8000e3c <_printf_i+0xfc>
 8000eda:	6823      	ldr	r3, [r4, #0]
 8000edc:	f043 0320 	orr.w	r3, r3, #32
 8000ee0:	6023      	str	r3, [r4, #0]
 8000ee2:	2378      	movs	r3, #120	; 0x78
 8000ee4:	4828      	ldr	r0, [pc, #160]	; (8000f88 <_printf_i+0x248>)
 8000ee6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8000eea:	e7e3      	b.n	8000eb4 <_printf_i+0x174>
 8000eec:	0659      	lsls	r1, r3, #25
 8000eee:	bf48      	it	mi
 8000ef0:	b2b6      	uxthmi	r6, r6
 8000ef2:	e7e6      	b.n	8000ec2 <_printf_i+0x182>
 8000ef4:	4615      	mov	r5, r2
 8000ef6:	e7bb      	b.n	8000e70 <_printf_i+0x130>
 8000ef8:	682b      	ldr	r3, [r5, #0]
 8000efa:	6826      	ldr	r6, [r4, #0]
 8000efc:	6961      	ldr	r1, [r4, #20]
 8000efe:	1d18      	adds	r0, r3, #4
 8000f00:	6028      	str	r0, [r5, #0]
 8000f02:	0635      	lsls	r5, r6, #24
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	d501      	bpl.n	8000f0c <_printf_i+0x1cc>
 8000f08:	6019      	str	r1, [r3, #0]
 8000f0a:	e002      	b.n	8000f12 <_printf_i+0x1d2>
 8000f0c:	0670      	lsls	r0, r6, #25
 8000f0e:	d5fb      	bpl.n	8000f08 <_printf_i+0x1c8>
 8000f10:	8019      	strh	r1, [r3, #0]
 8000f12:	2300      	movs	r3, #0
 8000f14:	6123      	str	r3, [r4, #16]
 8000f16:	4615      	mov	r5, r2
 8000f18:	e7ba      	b.n	8000e90 <_printf_i+0x150>
 8000f1a:	682b      	ldr	r3, [r5, #0]
 8000f1c:	1d1a      	adds	r2, r3, #4
 8000f1e:	602a      	str	r2, [r5, #0]
 8000f20:	681d      	ldr	r5, [r3, #0]
 8000f22:	6862      	ldr	r2, [r4, #4]
 8000f24:	2100      	movs	r1, #0
 8000f26:	4628      	mov	r0, r5
 8000f28:	f7ff f962 	bl	80001f0 <memchr>
 8000f2c:	b108      	cbz	r0, 8000f32 <_printf_i+0x1f2>
 8000f2e:	1b40      	subs	r0, r0, r5
 8000f30:	6060      	str	r0, [r4, #4]
 8000f32:	6863      	ldr	r3, [r4, #4]
 8000f34:	6123      	str	r3, [r4, #16]
 8000f36:	2300      	movs	r3, #0
 8000f38:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8000f3c:	e7a8      	b.n	8000e90 <_printf_i+0x150>
 8000f3e:	6923      	ldr	r3, [r4, #16]
 8000f40:	462a      	mov	r2, r5
 8000f42:	4649      	mov	r1, r9
 8000f44:	4640      	mov	r0, r8
 8000f46:	47d0      	blx	sl
 8000f48:	3001      	adds	r0, #1
 8000f4a:	d0ab      	beq.n	8000ea4 <_printf_i+0x164>
 8000f4c:	6823      	ldr	r3, [r4, #0]
 8000f4e:	079b      	lsls	r3, r3, #30
 8000f50:	d413      	bmi.n	8000f7a <_printf_i+0x23a>
 8000f52:	68e0      	ldr	r0, [r4, #12]
 8000f54:	9b03      	ldr	r3, [sp, #12]
 8000f56:	4298      	cmp	r0, r3
 8000f58:	bfb8      	it	lt
 8000f5a:	4618      	movlt	r0, r3
 8000f5c:	e7a4      	b.n	8000ea8 <_printf_i+0x168>
 8000f5e:	2301      	movs	r3, #1
 8000f60:	4632      	mov	r2, r6
 8000f62:	4649      	mov	r1, r9
 8000f64:	4640      	mov	r0, r8
 8000f66:	47d0      	blx	sl
 8000f68:	3001      	adds	r0, #1
 8000f6a:	d09b      	beq.n	8000ea4 <_printf_i+0x164>
 8000f6c:	3501      	adds	r5, #1
 8000f6e:	68e3      	ldr	r3, [r4, #12]
 8000f70:	9903      	ldr	r1, [sp, #12]
 8000f72:	1a5b      	subs	r3, r3, r1
 8000f74:	42ab      	cmp	r3, r5
 8000f76:	dcf2      	bgt.n	8000f5e <_printf_i+0x21e>
 8000f78:	e7eb      	b.n	8000f52 <_printf_i+0x212>
 8000f7a:	2500      	movs	r5, #0
 8000f7c:	f104 0619 	add.w	r6, r4, #25
 8000f80:	e7f5      	b.n	8000f6e <_printf_i+0x22e>
 8000f82:	bf00      	nop
 8000f84:	08001280 	.word	0x08001280
 8000f88:	08001291 	.word	0x08001291

08000f8c <memcpy>:
 8000f8c:	440a      	add	r2, r1
 8000f8e:	4291      	cmp	r1, r2
 8000f90:	f100 33ff 	add.w	r3, r0, #4294967295
 8000f94:	d100      	bne.n	8000f98 <memcpy+0xc>
 8000f96:	4770      	bx	lr
 8000f98:	b510      	push	{r4, lr}
 8000f9a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8000f9e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8000fa2:	4291      	cmp	r1, r2
 8000fa4:	d1f9      	bne.n	8000f9a <memcpy+0xe>
 8000fa6:	bd10      	pop	{r4, pc}

08000fa8 <memmove>:
 8000fa8:	4288      	cmp	r0, r1
 8000faa:	b510      	push	{r4, lr}
 8000fac:	eb01 0402 	add.w	r4, r1, r2
 8000fb0:	d902      	bls.n	8000fb8 <memmove+0x10>
 8000fb2:	4284      	cmp	r4, r0
 8000fb4:	4623      	mov	r3, r4
 8000fb6:	d807      	bhi.n	8000fc8 <memmove+0x20>
 8000fb8:	1e43      	subs	r3, r0, #1
 8000fba:	42a1      	cmp	r1, r4
 8000fbc:	d008      	beq.n	8000fd0 <memmove+0x28>
 8000fbe:	f811 2b01 	ldrb.w	r2, [r1], #1
 8000fc2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8000fc6:	e7f8      	b.n	8000fba <memmove+0x12>
 8000fc8:	4402      	add	r2, r0
 8000fca:	4601      	mov	r1, r0
 8000fcc:	428a      	cmp	r2, r1
 8000fce:	d100      	bne.n	8000fd2 <memmove+0x2a>
 8000fd0:	bd10      	pop	{r4, pc}
 8000fd2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8000fd6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8000fda:	e7f7      	b.n	8000fcc <memmove+0x24>

08000fdc <_free_r>:
 8000fdc:	b538      	push	{r3, r4, r5, lr}
 8000fde:	4605      	mov	r5, r0
 8000fe0:	2900      	cmp	r1, #0
 8000fe2:	d041      	beq.n	8001068 <_free_r+0x8c>
 8000fe4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8000fe8:	1f0c      	subs	r4, r1, #4
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	bfb8      	it	lt
 8000fee:	18e4      	addlt	r4, r4, r3
 8000ff0:	f000 f912 	bl	8001218 <__malloc_lock>
 8000ff4:	4a1d      	ldr	r2, [pc, #116]	; (800106c <_free_r+0x90>)
 8000ff6:	6813      	ldr	r3, [r2, #0]
 8000ff8:	b933      	cbnz	r3, 8001008 <_free_r+0x2c>
 8000ffa:	6063      	str	r3, [r4, #4]
 8000ffc:	6014      	str	r4, [r2, #0]
 8000ffe:	4628      	mov	r0, r5
 8001000:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001004:	f000 b90e 	b.w	8001224 <__malloc_unlock>
 8001008:	42a3      	cmp	r3, r4
 800100a:	d908      	bls.n	800101e <_free_r+0x42>
 800100c:	6820      	ldr	r0, [r4, #0]
 800100e:	1821      	adds	r1, r4, r0
 8001010:	428b      	cmp	r3, r1
 8001012:	bf01      	itttt	eq
 8001014:	6819      	ldreq	r1, [r3, #0]
 8001016:	685b      	ldreq	r3, [r3, #4]
 8001018:	1809      	addeq	r1, r1, r0
 800101a:	6021      	streq	r1, [r4, #0]
 800101c:	e7ed      	b.n	8000ffa <_free_r+0x1e>
 800101e:	461a      	mov	r2, r3
 8001020:	685b      	ldr	r3, [r3, #4]
 8001022:	b10b      	cbz	r3, 8001028 <_free_r+0x4c>
 8001024:	42a3      	cmp	r3, r4
 8001026:	d9fa      	bls.n	800101e <_free_r+0x42>
 8001028:	6811      	ldr	r1, [r2, #0]
 800102a:	1850      	adds	r0, r2, r1
 800102c:	42a0      	cmp	r0, r4
 800102e:	d10b      	bne.n	8001048 <_free_r+0x6c>
 8001030:	6820      	ldr	r0, [r4, #0]
 8001032:	4401      	add	r1, r0
 8001034:	1850      	adds	r0, r2, r1
 8001036:	4283      	cmp	r3, r0
 8001038:	6011      	str	r1, [r2, #0]
 800103a:	d1e0      	bne.n	8000ffe <_free_r+0x22>
 800103c:	6818      	ldr	r0, [r3, #0]
 800103e:	685b      	ldr	r3, [r3, #4]
 8001040:	6053      	str	r3, [r2, #4]
 8001042:	4401      	add	r1, r0
 8001044:	6011      	str	r1, [r2, #0]
 8001046:	e7da      	b.n	8000ffe <_free_r+0x22>
 8001048:	d902      	bls.n	8001050 <_free_r+0x74>
 800104a:	230c      	movs	r3, #12
 800104c:	602b      	str	r3, [r5, #0]
 800104e:	e7d6      	b.n	8000ffe <_free_r+0x22>
 8001050:	6820      	ldr	r0, [r4, #0]
 8001052:	1821      	adds	r1, r4, r0
 8001054:	428b      	cmp	r3, r1
 8001056:	bf04      	itt	eq
 8001058:	6819      	ldreq	r1, [r3, #0]
 800105a:	685b      	ldreq	r3, [r3, #4]
 800105c:	6063      	str	r3, [r4, #4]
 800105e:	bf04      	itt	eq
 8001060:	1809      	addeq	r1, r1, r0
 8001062:	6021      	streq	r1, [r4, #0]
 8001064:	6054      	str	r4, [r2, #4]
 8001066:	e7ca      	b.n	8000ffe <_free_r+0x22>
 8001068:	bd38      	pop	{r3, r4, r5, pc}
 800106a:	bf00      	nop
 800106c:	20000088 	.word	0x20000088

08001070 <sbrk_aligned>:
 8001070:	b570      	push	{r4, r5, r6, lr}
 8001072:	4e0e      	ldr	r6, [pc, #56]	; (80010ac <sbrk_aligned+0x3c>)
 8001074:	460c      	mov	r4, r1
 8001076:	6831      	ldr	r1, [r6, #0]
 8001078:	4605      	mov	r5, r0
 800107a:	b911      	cbnz	r1, 8001082 <sbrk_aligned+0x12>
 800107c:	f000 f8bc 	bl	80011f8 <_sbrk_r>
 8001080:	6030      	str	r0, [r6, #0]
 8001082:	4621      	mov	r1, r4
 8001084:	4628      	mov	r0, r5
 8001086:	f000 f8b7 	bl	80011f8 <_sbrk_r>
 800108a:	1c43      	adds	r3, r0, #1
 800108c:	d00a      	beq.n	80010a4 <sbrk_aligned+0x34>
 800108e:	1cc4      	adds	r4, r0, #3
 8001090:	f024 0403 	bic.w	r4, r4, #3
 8001094:	42a0      	cmp	r0, r4
 8001096:	d007      	beq.n	80010a8 <sbrk_aligned+0x38>
 8001098:	1a21      	subs	r1, r4, r0
 800109a:	4628      	mov	r0, r5
 800109c:	f000 f8ac 	bl	80011f8 <_sbrk_r>
 80010a0:	3001      	adds	r0, #1
 80010a2:	d101      	bne.n	80010a8 <sbrk_aligned+0x38>
 80010a4:	f04f 34ff 	mov.w	r4, #4294967295
 80010a8:	4620      	mov	r0, r4
 80010aa:	bd70      	pop	{r4, r5, r6, pc}
 80010ac:	2000008c 	.word	0x2000008c

080010b0 <_malloc_r>:
 80010b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80010b4:	1ccd      	adds	r5, r1, #3
 80010b6:	f025 0503 	bic.w	r5, r5, #3
 80010ba:	3508      	adds	r5, #8
 80010bc:	2d0c      	cmp	r5, #12
 80010be:	bf38      	it	cc
 80010c0:	250c      	movcc	r5, #12
 80010c2:	2d00      	cmp	r5, #0
 80010c4:	4607      	mov	r7, r0
 80010c6:	db01      	blt.n	80010cc <_malloc_r+0x1c>
 80010c8:	42a9      	cmp	r1, r5
 80010ca:	d905      	bls.n	80010d8 <_malloc_r+0x28>
 80010cc:	230c      	movs	r3, #12
 80010ce:	603b      	str	r3, [r7, #0]
 80010d0:	2600      	movs	r6, #0
 80010d2:	4630      	mov	r0, r6
 80010d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80010d8:	4e2e      	ldr	r6, [pc, #184]	; (8001194 <_malloc_r+0xe4>)
 80010da:	f000 f89d 	bl	8001218 <__malloc_lock>
 80010de:	6833      	ldr	r3, [r6, #0]
 80010e0:	461c      	mov	r4, r3
 80010e2:	bb34      	cbnz	r4, 8001132 <_malloc_r+0x82>
 80010e4:	4629      	mov	r1, r5
 80010e6:	4638      	mov	r0, r7
 80010e8:	f7ff ffc2 	bl	8001070 <sbrk_aligned>
 80010ec:	1c43      	adds	r3, r0, #1
 80010ee:	4604      	mov	r4, r0
 80010f0:	d14d      	bne.n	800118e <_malloc_r+0xde>
 80010f2:	6834      	ldr	r4, [r6, #0]
 80010f4:	4626      	mov	r6, r4
 80010f6:	2e00      	cmp	r6, #0
 80010f8:	d140      	bne.n	800117c <_malloc_r+0xcc>
 80010fa:	6823      	ldr	r3, [r4, #0]
 80010fc:	4631      	mov	r1, r6
 80010fe:	4638      	mov	r0, r7
 8001100:	eb04 0803 	add.w	r8, r4, r3
 8001104:	f000 f878 	bl	80011f8 <_sbrk_r>
 8001108:	4580      	cmp	r8, r0
 800110a:	d13a      	bne.n	8001182 <_malloc_r+0xd2>
 800110c:	6821      	ldr	r1, [r4, #0]
 800110e:	3503      	adds	r5, #3
 8001110:	1a6d      	subs	r5, r5, r1
 8001112:	f025 0503 	bic.w	r5, r5, #3
 8001116:	3508      	adds	r5, #8
 8001118:	2d0c      	cmp	r5, #12
 800111a:	bf38      	it	cc
 800111c:	250c      	movcc	r5, #12
 800111e:	4629      	mov	r1, r5
 8001120:	4638      	mov	r0, r7
 8001122:	f7ff ffa5 	bl	8001070 <sbrk_aligned>
 8001126:	3001      	adds	r0, #1
 8001128:	d02b      	beq.n	8001182 <_malloc_r+0xd2>
 800112a:	6823      	ldr	r3, [r4, #0]
 800112c:	442b      	add	r3, r5
 800112e:	6023      	str	r3, [r4, #0]
 8001130:	e00e      	b.n	8001150 <_malloc_r+0xa0>
 8001132:	6822      	ldr	r2, [r4, #0]
 8001134:	1b52      	subs	r2, r2, r5
 8001136:	d41e      	bmi.n	8001176 <_malloc_r+0xc6>
 8001138:	2a0b      	cmp	r2, #11
 800113a:	d916      	bls.n	800116a <_malloc_r+0xba>
 800113c:	1961      	adds	r1, r4, r5
 800113e:	42a3      	cmp	r3, r4
 8001140:	6025      	str	r5, [r4, #0]
 8001142:	bf18      	it	ne
 8001144:	6059      	strne	r1, [r3, #4]
 8001146:	6863      	ldr	r3, [r4, #4]
 8001148:	bf08      	it	eq
 800114a:	6031      	streq	r1, [r6, #0]
 800114c:	5162      	str	r2, [r4, r5]
 800114e:	604b      	str	r3, [r1, #4]
 8001150:	4638      	mov	r0, r7
 8001152:	f104 060b 	add.w	r6, r4, #11
 8001156:	f000 f865 	bl	8001224 <__malloc_unlock>
 800115a:	f026 0607 	bic.w	r6, r6, #7
 800115e:	1d23      	adds	r3, r4, #4
 8001160:	1af2      	subs	r2, r6, r3
 8001162:	d0b6      	beq.n	80010d2 <_malloc_r+0x22>
 8001164:	1b9b      	subs	r3, r3, r6
 8001166:	50a3      	str	r3, [r4, r2]
 8001168:	e7b3      	b.n	80010d2 <_malloc_r+0x22>
 800116a:	6862      	ldr	r2, [r4, #4]
 800116c:	42a3      	cmp	r3, r4
 800116e:	bf0c      	ite	eq
 8001170:	6032      	streq	r2, [r6, #0]
 8001172:	605a      	strne	r2, [r3, #4]
 8001174:	e7ec      	b.n	8001150 <_malloc_r+0xa0>
 8001176:	4623      	mov	r3, r4
 8001178:	6864      	ldr	r4, [r4, #4]
 800117a:	e7b2      	b.n	80010e2 <_malloc_r+0x32>
 800117c:	4634      	mov	r4, r6
 800117e:	6876      	ldr	r6, [r6, #4]
 8001180:	e7b9      	b.n	80010f6 <_malloc_r+0x46>
 8001182:	230c      	movs	r3, #12
 8001184:	603b      	str	r3, [r7, #0]
 8001186:	4638      	mov	r0, r7
 8001188:	f000 f84c 	bl	8001224 <__malloc_unlock>
 800118c:	e7a1      	b.n	80010d2 <_malloc_r+0x22>
 800118e:	6025      	str	r5, [r4, #0]
 8001190:	e7de      	b.n	8001150 <_malloc_r+0xa0>
 8001192:	bf00      	nop
 8001194:	20000088 	.word	0x20000088

08001198 <_realloc_r>:
 8001198:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800119c:	4680      	mov	r8, r0
 800119e:	4614      	mov	r4, r2
 80011a0:	460e      	mov	r6, r1
 80011a2:	b921      	cbnz	r1, 80011ae <_realloc_r+0x16>
 80011a4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80011a8:	4611      	mov	r1, r2
 80011aa:	f7ff bf81 	b.w	80010b0 <_malloc_r>
 80011ae:	b92a      	cbnz	r2, 80011bc <_realloc_r+0x24>
 80011b0:	f7ff ff14 	bl	8000fdc <_free_r>
 80011b4:	4625      	mov	r5, r4
 80011b6:	4628      	mov	r0, r5
 80011b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80011bc:	f000 f838 	bl	8001230 <_malloc_usable_size_r>
 80011c0:	4284      	cmp	r4, r0
 80011c2:	4607      	mov	r7, r0
 80011c4:	d802      	bhi.n	80011cc <_realloc_r+0x34>
 80011c6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80011ca:	d812      	bhi.n	80011f2 <_realloc_r+0x5a>
 80011cc:	4621      	mov	r1, r4
 80011ce:	4640      	mov	r0, r8
 80011d0:	f7ff ff6e 	bl	80010b0 <_malloc_r>
 80011d4:	4605      	mov	r5, r0
 80011d6:	2800      	cmp	r0, #0
 80011d8:	d0ed      	beq.n	80011b6 <_realloc_r+0x1e>
 80011da:	42bc      	cmp	r4, r7
 80011dc:	4622      	mov	r2, r4
 80011de:	4631      	mov	r1, r6
 80011e0:	bf28      	it	cs
 80011e2:	463a      	movcs	r2, r7
 80011e4:	f7ff fed2 	bl	8000f8c <memcpy>
 80011e8:	4631      	mov	r1, r6
 80011ea:	4640      	mov	r0, r8
 80011ec:	f7ff fef6 	bl	8000fdc <_free_r>
 80011f0:	e7e1      	b.n	80011b6 <_realloc_r+0x1e>
 80011f2:	4635      	mov	r5, r6
 80011f4:	e7df      	b.n	80011b6 <_realloc_r+0x1e>
	...

080011f8 <_sbrk_r>:
 80011f8:	b538      	push	{r3, r4, r5, lr}
 80011fa:	4d06      	ldr	r5, [pc, #24]	; (8001214 <_sbrk_r+0x1c>)
 80011fc:	2300      	movs	r3, #0
 80011fe:	4604      	mov	r4, r0
 8001200:	4608      	mov	r0, r1
 8001202:	602b      	str	r3, [r5, #0]
 8001204:	f7ff fb28 	bl	8000858 <_sbrk>
 8001208:	1c43      	adds	r3, r0, #1
 800120a:	d102      	bne.n	8001212 <_sbrk_r+0x1a>
 800120c:	682b      	ldr	r3, [r5, #0]
 800120e:	b103      	cbz	r3, 8001212 <_sbrk_r+0x1a>
 8001210:	6023      	str	r3, [r4, #0]
 8001212:	bd38      	pop	{r3, r4, r5, pc}
 8001214:	20000090 	.word	0x20000090

08001218 <__malloc_lock>:
 8001218:	4801      	ldr	r0, [pc, #4]	; (8001220 <__malloc_lock+0x8>)
 800121a:	f000 b811 	b.w	8001240 <__retarget_lock_acquire_recursive>
 800121e:	bf00      	nop
 8001220:	20000094 	.word	0x20000094

08001224 <__malloc_unlock>:
 8001224:	4801      	ldr	r0, [pc, #4]	; (800122c <__malloc_unlock+0x8>)
 8001226:	f000 b80c 	b.w	8001242 <__retarget_lock_release_recursive>
 800122a:	bf00      	nop
 800122c:	20000094 	.word	0x20000094

08001230 <_malloc_usable_size_r>:
 8001230:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001234:	1f18      	subs	r0, r3, #4
 8001236:	2b00      	cmp	r3, #0
 8001238:	bfbc      	itt	lt
 800123a:	580b      	ldrlt	r3, [r1, r0]
 800123c:	18c0      	addlt	r0, r0, r3
 800123e:	4770      	bx	lr

08001240 <__retarget_lock_acquire_recursive>:
 8001240:	4770      	bx	lr

08001242 <__retarget_lock_release_recursive>:
 8001242:	4770      	bx	lr

08001244 <_init>:
 8001244:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001246:	bf00      	nop
 8001248:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800124a:	bc08      	pop	{r3}
 800124c:	469e      	mov	lr, r3
 800124e:	4770      	bx	lr

08001250 <_fini>:
 8001250:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001252:	bf00      	nop
 8001254:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001256:	bc08      	pop	{r3}
 8001258:	469e      	mov	lr, r3
 800125a:	4770      	bx	lr
