{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697861960122 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697861960128 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 20 21:19:20 2023 " "Processing started: Fri Oct 20 21:19:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697861960128 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697861960128 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab-3-CPEN311 -c Lab-3-CPEN311 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab-3-CPEN311 -c Lab-3-CPEN311" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697861960128 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1697861960490 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1697861960491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task5/tb_rtl_task5.sv 1 1 " "Found 1 design units, including 1 entities, in source file task5/tb_rtl_task5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_rtl_task5 " "Found entity 1: tb_rtl_task5" {  } { { "task5/tb_rtl_task5.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3-CPEN311/task5/tb_rtl_task5.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697861967994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697861967994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task5/task5.sv 1 1 " "Found 1 design units, including 1 entities, in source file task5/task5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 task5 " "Found entity 1: task5" {  } { { "task5/task5.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3-CPEN311/task5/task5.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697861967995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697861967995 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "doublecrack.sv(56) " "Verilog HDL information at doublecrack.sv(56): always construct contains both blocking and non-blocking assignments" {  } { { "task5/doublecrack.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3-CPEN311/task5/doublecrack.sv" 56 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1697861967997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task5/doublecrack.sv 1 1 " "Found 1 design units, including 1 entities, in source file task5/doublecrack.sv" { { "Info" "ISGN_ENTITY_NAME" "1 doublecrack " "Found entity 1: doublecrack" {  } { { "task5/doublecrack.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3-CPEN311/task5/doublecrack.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697861967997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697861967997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task4/tb_rtl_task4.sv 1 1 " "Found 1 design units, including 1 entities, in source file task4/tb_rtl_task4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_rtl_task4 " "Found entity 1: tb_rtl_task4" {  } { { "task4/tb_rtl_task4.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3-CPEN311/task4/tb_rtl_task4.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697861967998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697861967998 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "task4.sv(40) " "Verilog HDL information at task4.sv(40): always construct contains both blocking and non-blocking assignments" {  } { { "task4/task4.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3-CPEN311/task4/task4.sv" 40 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1697861967999 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "KEY key task4.sv(1) " "Verilog HDL Declaration information at task4.sv(1): object \"KEY\" differs only in case from object \"key\" in the same scope" {  } { { "task4/task4.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3-CPEN311/task4/task4.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1697861967999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task4/task4.sv 1 1 " "Found 1 design units, including 1 entities, in source file task4/task4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 task4 " "Found entity 1: task4" {  } { { "task4/task4.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3-CPEN311/task4/task4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697861967999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697861967999 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "crack.sv(35) " "Verilog HDL information at crack.sv(35): always construct contains both blocking and non-blocking assignments" {  } { { "task4/crack.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3-CPEN311/task4/crack.sv" 35 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1697861968002 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "crack.sv(95) " "Verilog HDL information at crack.sv(95): always construct contains both blocking and non-blocking assignments" {  } { { "task4/crack.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3-CPEN311/task4/crack.sv" 95 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1697861968002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task4/crack.sv 2 2 " "Found 2 design units, including 2 entities, in source file task4/crack.sv" { { "Info" "ISGN_ENTITY_NAME" "1 crack " "Found entity 1: crack" {  } { { "task4/crack.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3-CPEN311/task4/crack.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697861968002 ""} { "Info" "ISGN_ENTITY_NAME" "2 check_pt " "Found entity 2: check_pt" {  } { { "task4/crack.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3-CPEN311/task4/crack.sv" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697861968002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697861968002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task4/card7seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file task4/card7seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 card7seg " "Found entity 1: card7seg" {  } { { "task4/card7seg.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3-CPEN311/task4/card7seg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697861968003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697861968003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task3/tb_rtl_task3.sv 1 1 " "Found 1 design units, including 1 entities, in source file task3/tb_rtl_task3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_rtl_task3 " "Found entity 1: tb_rtl_task3" {  } { { "task3/tb_rtl_task3.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3-CPEN311/task3/tb_rtl_task3.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697861968004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697861968004 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "KEY key task3.sv(1) " "Verilog HDL Declaration information at task3.sv(1): object \"KEY\" differs only in case from object \"key\" in the same scope" {  } { { "task3/task3.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3-CPEN311/task3/task3.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1697861968006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task3/task3.sv 1 1 " "Found 1 design units, including 1 entities, in source file task3/task3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 task3 " "Found entity 1: task3" {  } { { "task3/task3.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3-CPEN311/task3/task3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697861968006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697861968006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task3/pt_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file task3/pt_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 pt_mem " "Found entity 1: pt_mem" {  } { { "task3/pt_mem.v" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3-CPEN311/task3/pt_mem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697861968008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697861968008 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "prga.sv(64) " "Verilog HDL information at prga.sv(64): always construct contains both blocking and non-blocking assignments" {  } { { "task3/prga.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3-CPEN311/task3/prga.sv" 64 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1697861968009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task3/prga.sv 1 1 " "Found 1 design units, including 1 entities, in source file task3/prga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prga " "Found entity 1: prga" {  } { { "task3/prga.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3-CPEN311/task3/prga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697861968009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697861968009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task3/ct_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file task3/ct_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 ct_mem " "Found entity 1: ct_mem" {  } { { "task3/ct_mem.v" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3-CPEN311/task3/ct_mem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697861968011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697861968011 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "arc4.sv(45) " "Verilog HDL information at arc4.sv(45): always construct contains both blocking and non-blocking assignments" {  } { { "task3/arc4.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3-CPEN311/task3/arc4.sv" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1697861968012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task3/arc4.sv 1 1 " "Found 1 design units, including 1 entities, in source file task3/arc4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arc4 " "Found entity 1: arc4" {  } { { "task3/arc4.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3-CPEN311/task3/arc4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697861968013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697861968013 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 tb_rtl_task2.sv(7) " "Verilog HDL Expression warning at tb_rtl_task2.sv(7): truncated literal to match 2 bits" {  } { { "task2/tb_rtl_task2.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3-CPEN311/task2/tb_rtl_task2.sv" 7 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697861968014 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "KEY key tb_rtl_task2.sv(6) " "Verilog HDL Declaration information at tb_rtl_task2.sv(6): object \"KEY\" differs only in case from object \"key\" in the same scope" {  } { { "task2/tb_rtl_task2.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3-CPEN311/task2/tb_rtl_task2.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1697861968014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task2/tb_rtl_task2.sv 1 1 " "Found 1 design units, including 1 entities, in source file task2/tb_rtl_task2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_rtl_task2 " "Found entity 1: tb_rtl_task2" {  } { { "task2/tb_rtl_task2.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3-CPEN311/task2/tb_rtl_task2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697861968014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697861968014 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "task2.sv(42) " "Verilog HDL information at task2.sv(42): always construct contains both blocking and non-blocking assignments" {  } { { "task2/task2.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3-CPEN311/task2/task2.sv" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1697861968015 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "KEY key task2.sv(1) " "Verilog HDL Declaration information at task2.sv(1): object \"KEY\" differs only in case from object \"key\" in the same scope" {  } { { "task2/task2.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3-CPEN311/task2/task2.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1697861968015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task2/task2.sv 1 1 " "Found 1 design units, including 1 entities, in source file task2/task2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 task2 " "Found entity 1: task2" {  } { { "task2/task2.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3-CPEN311/task2/task2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697861968016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697861968016 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ksa.sv(38) " "Verilog HDL information at ksa.sv(38): always construct contains both blocking and non-blocking assignments" {  } { { "task2/ksa.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3-CPEN311/task2/ksa.sv" 38 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1697861968017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task2/ksa.sv 1 1 " "Found 1 design units, including 1 entities, in source file task2/ksa.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ksa " "Found entity 1: ksa" {  } { { "task2/ksa.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3-CPEN311/task2/ksa.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697861968017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697861968017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task1/tb_rtl_task1.sv 1 1 " "Found 1 design units, including 1 entities, in source file task1/tb_rtl_task1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_rtl_task1 " "Found entity 1: tb_rtl_task1" {  } { { "task1/tb_rtl_task1.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3-CPEN311/task1/tb_rtl_task1.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697861968018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697861968018 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "task1.sv(28) " "Verilog HDL information at task1.sv(28): always construct contains both blocking and non-blocking assignments" {  } { { "task1/task1.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3-CPEN311/task1/task1.sv" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1697861968019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task1/task1.sv 1 1 " "Found 1 design units, including 1 entities, in source file task1/task1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 task1 " "Found entity 1: task1" {  } { { "task1/task1.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3-CPEN311/task1/task1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697861968019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697861968019 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "init.sv(21) " "Verilog HDL information at init.sv(21): always construct contains both blocking and non-blocking assignments" {  } { { "task1/init.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3-CPEN311/task1/init.sv" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1697861968022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task1/init.sv 1 1 " "Found 1 design units, including 1 entities, in source file task1/init.sv" { { "Info" "ISGN_ENTITY_NAME" "1 init " "Found entity 1: init" {  } { { "task1/init.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3-CPEN311/task1/init.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697861968022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697861968022 ""}
{ "Error" "EVRFX_VERI_PORT_NOT_DECLARED" "stop crack doublecrack.sv(33) " "Verilog HDL Module Instantiation error at doublecrack.sv(33): port \"stop\" is not declared by module \"crack\"" {  } { { "task5/doublecrack.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3-CPEN311/task5/doublecrack.sv" 33 0 0 } }  } 0 10284 "Verilog HDL Module Instantiation error at %3!s!: port \"%1!s!\" is not declared by module \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697861968025 ""}
{ "Error" "EVRFX_VERI_PORT_NOT_DECLARED" "stop crack doublecrack.sv(34) " "Verilog HDL Module Instantiation error at doublecrack.sv(34): port \"stop\" is not declared by module \"crack\"" {  } { { "task5/doublecrack.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3-CPEN311/task5/doublecrack.sv" 34 0 0 } }  } 0 10284 "Verilog HDL Module Instantiation error at %3!s!: port \"%1!s!\" is not declared by module \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697861968025 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3-CPEN311/output_files/Lab-3-CPEN311.map.smsg " "Generated suppressed messages file C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3-CPEN311/output_files/Lab-3-CPEN311.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697861968052 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4768 " "Peak virtual memory: 4768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697861968108 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Oct 20 21:19:28 2023 " "Processing ended: Fri Oct 20 21:19:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697861968108 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697861968108 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697861968108 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697861968108 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697861968798 ""}
