#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat May 13 18:20:37 2023
# Process ID: 26612
# Current directory: D:/No4_Term/计组实验和作业/ALLExp/实验5/cache实验基础代码/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22940 D:\No4_Term\计组实验和作业\ALLExp\实验5\cache实验基础代码\cache_lab_v0.05\soc_axi_lite_loongson\run_vivado\mycpu_prj1\mycpu.xpr
# Log file: D:/No4_Term/计组实验和作业/ALLExp/实验5/cache实验基础代码/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/vivado.log
# Journal file: D:/No4_Term/计组实验和作业/ALLExp/实验5/cache实验基础代码/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/No4_Term/计组实验和作业/ALLExp/实验5/cache实验基础代码/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/mycpu.xpr
update_compile_order -fileset sources_1
save_project_as Lab5 D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5 -force
import_files
update_compile_order -fileset sources_1
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
update_compile_order -fileset sources_1
upgrade_ip -vlnv xilinx.com:ip:axi_clock_converter:2.1 [get_ips  axi_clock_converter] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips axi_clock_converter] -no_script -sync -force -quiet
generate_target all [get_files  D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/ip/axi_clock_converter/axi_clock_converter.xci]
catch { config_ip_cache -export [get_ips -all axi_clock_converter] }
export_ip_user_files -of_objects [get_files D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/ip/axi_clock_converter/axi_clock_converter.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/ip/axi_clock_converter/axi_clock_converter.xci]
launch_runs -jobs 6 axi_clock_converter_synth_1
export_simulation -of_objects [get_files D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/ip/axi_clock_converter/axi_clock_converter.xci] -directory D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.ip_user_files/sim_scripts -ip_user_files_dir D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.ip_user_files -ipstatic_source_dir D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/No4_Term/Modeltech_pe_edu_10.4a/xilinx_lib} {questa=D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.cache/compile_simlib/questa} {riviera=D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.cache/compile_simlib/riviera} {activehdl=D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
upgrade_ip -vlnv xilinx.com:ip:axi_crossbar:2.1 [get_ips  axi_crossbar_1x2] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips axi_crossbar_1x2] -no_script -sync -force -quiet
generate_target all [get_files  D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/ip/axi_crossbar_1x2/axi_crossbar_1x2.xci]
catch { config_ip_cache -export [get_ips -all axi_crossbar_1x2] }
export_ip_user_files -of_objects [get_files D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/ip/axi_crossbar_1x2/axi_crossbar_1x2.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/ip/axi_crossbar_1x2/axi_crossbar_1x2.xci]
launch_runs -jobs 6 axi_crossbar_1x2_synth_1
export_simulation -of_objects [get_files D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/ip/axi_crossbar_1x2/axi_crossbar_1x2.xci] -directory D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.ip_user_files/sim_scripts -ip_user_files_dir D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.ip_user_files -ipstatic_source_dir D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/No4_Term/Modeltech_pe_edu_10.4a/xilinx_lib} {questa=D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.cache/compile_simlib/questa} {riviera=D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.cache/compile_simlib/riviera} {activehdl=D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
upgrade_ip -vlnv xilinx.com:ip:clk_wiz:6.0 [get_ips  clk_pll] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips clk_pll] -no_script -sync -force -quiet
generate_target all [get_files  D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/ip/clk_pll/clk_pll.xci]
catch { config_ip_cache -export [get_ips -all clk_pll] }
export_ip_user_files -of_objects [get_files D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/ip/clk_pll/clk_pll.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/ip/clk_pll/clk_pll.xci]
launch_runs -jobs 6 clk_pll_synth_1
export_simulation -of_objects [get_files D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/ip/clk_pll/clk_pll.xci] -directory D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.ip_user_files/sim_scripts -ip_user_files_dir D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.ip_user_files -ipstatic_source_dir D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/No4_Term/Modeltech_pe_edu_10.4a/xilinx_lib} {questa=D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.cache/compile_simlib/questa} {riviera=D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.cache/compile_simlib/riviera} {activehdl=D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
upgrade_ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 [get_ips  axi_ram] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips axi_ram] -no_script -sync -force -quiet
generate_target all [get_files  D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/ip/axi_ram/axi_ram.xci]
catch { config_ip_cache -export [get_ips -all axi_ram] }
export_ip_user_files -of_objects [get_files D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/ip/axi_ram/axi_ram.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/ip/axi_ram/axi_ram.xci]
launch_runs -jobs 6 axi_ram_synth_1
export_simulation -of_objects [get_files D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/ip/axi_ram/axi_ram.xci] -directory D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.ip_user_files/sim_scripts -ip_user_files_dir D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.ip_user_files -ipstatic_source_dir D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/No4_Term/Modeltech_pe_edu_10.4a/xilinx_lib} {questa=D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.cache/compile_simlib/questa} {riviera=D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.cache/compile_simlib/riviera} {activehdl=D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
upgrade_ip -vlnv xilinx.com:ip:mult_gen:12.0 [get_ips  signed_mult] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips signed_mult] -no_script -sync -force -quiet
generate_target all [get_files  D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/ip/signed_mult/signed_mult.xci]
catch { config_ip_cache -export [get_ips -all signed_mult] }
export_ip_user_files -of_objects [get_files D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/ip/signed_mult/signed_mult.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/ip/signed_mult/signed_mult.xci]
launch_runs -jobs 6 signed_mult_synth_1
export_simulation -of_objects [get_files D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/ip/signed_mult/signed_mult.xci] -directory D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.ip_user_files/sim_scripts -ip_user_files_dir D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.ip_user_files -ipstatic_source_dir D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/No4_Term/Modeltech_pe_edu_10.4a/xilinx_lib} {questa=D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.cache/compile_simlib/questa} {riviera=D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.cache/compile_simlib/riviera} {activehdl=D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
upgrade_ip -vlnv xilinx.com:ip:mult_gen:12.0 [get_ips  unsigned_mult] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips unsigned_mult] -no_script -sync -force -quiet
generate_target all [get_files  D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/ip/unsigned_mult/unsigned_mult.xci]
catch { config_ip_cache -export [get_ips -all unsigned_mult] }
export_ip_user_files -of_objects [get_files D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/ip/unsigned_mult/unsigned_mult.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/ip/unsigned_mult/unsigned_mult.xci]
launch_runs -jobs 6 unsigned_mult_synth_1
export_simulation -of_objects [get_files D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/ip/unsigned_mult/unsigned_mult.xci] -directory D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.ip_user_files/sim_scripts -ip_user_files_dir D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.ip_user_files -ipstatic_source_dir D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/No4_Term/Modeltech_pe_edu_10.4a/xilinx_lib} {questa=D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.cache/compile_simlib/questa} {riviera=D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.cache/compile_simlib/riviera} {activehdl=D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
launch_simulation
source tb_top.tcl
open_wave_config {D:/No4_Term/计组实验和作业/ALLExp/实验5/cache实验基础代码/cache_lab_v0.05/soc_axi_lite_loongson/ohhhh.wcfg}
run all
close_sim
launch_simulation
source tb_top.tcl
close_sim
launch_simulation
launch_simulation
source tb_top.tcl
close_sim
launch_simulation
source tb_top.tcl
run all
save_project_as Lab5_init D:/ALL_Project/PCexp/Lab5_init -force
import_files
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files d:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/soft/cache_lab/obj/shell1/axi_ram.coe] -no_script -reset -force -quiet
remove_files  d:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/soft/cache_lab/obj/shell1/axi_ram.coe
open_wave_config {D:/No4_Term/计组实验和作业/ALLExp/实验5/cache实验基础代码/cache_lab_v0.05/soc_axi_lite_loongson/ohhhh.wcfg}
run all
