<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from utd-sv
should_fail: 0
tags: utd-sv
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/sctag_ua_dp.v.html" target="file-frame">third_party/tests/utd-sv/sctag_ua_dp.v</a>
time_elapsed: 0.069s
</pre>
<pre class="log">
user_time: 0.046497
system_time: 0.022768
ram_usage: 11576

module sctag_ua_dp (
	so,
	vuad_array_wr_data_c4,
	vuad_dp_used_c2,
	vuad_dp_alloc_c2,
	used_rd_parity_c2,
	alloc_rd_parity_c2,
	diag_rd_ua_out,
	rclk,
	si,
	se,
	lru_way_sel_c3,
	fill_way_c3,
	hit_wayvld_c3,
	bistordiag_ua_data,
	vuad_evict_c3,
	wr64_inst_c3,
	vuad_sel_c2,
	vuad_sel_c2orc3,
	vuad_sel_c4,
	vuad_sel_rd,
	vuad_sel_c2_d1,
	bistordiag_wr_ua_c4,
	sel_ua_wr_data_byp,
	alloc_set_cond_c3,
	alloc_rst_cond_c3,
	fbctl_vuad_bypassed_c3,
	vuad_array_rd_data_c1
);
	input rclk;
	input si;
	input se;
	output so;
	input [11:0] lru_way_sel_c3;
	input [11:0] fill_way_c3;
	input [11:0] hit_wayvld_c3;
	input [25:0] bistordiag_ua_data;
	input vuad_evict_c3;
	input wr64_inst_c3;
	input vuad_sel_c2;
	input vuad_sel_c2orc3;
	input vuad_sel_c4;
	input vuad_sel_rd;
	input vuad_sel_c2_d1;
	input bistordiag_wr_ua_c4;
	input sel_ua_wr_data_byp;
	input alloc_set_cond_c3;
	input alloc_rst_cond_c3;
	input fbctl_vuad_bypassed_c3;
	input [51:26] vuad_array_rd_data_c1;
	output [51:26] vuad_array_wr_data_c4;
	output [11:0] vuad_dp_used_c2;
	output [11:0] vuad_dp_alloc_c2;
	output used_rd_parity_c2;
	output alloc_rd_parity_c2;
	output [25:0] diag_rd_ua_out;
	wire [11:0] used_rd_byp_c2;
	wire [11:0] used_rd_c2;
	wire [11:0] used_byp_c1;
	wire [11:0] used_byp_c3_in;
	wire [11:0] used_c1;
	wire [11:0] used_c2;
	wire [11:0] used_c3;
	wire [11:0] used_c4;
	wire [11:0] used_wr_data_c5;
	wire [11:0] used_wr_data_c6;
	wire [11:0] alloc_rd_byp_c2;
	wire [11:0] alloc_rd_c2;
	wire [11:0] alloc_byp_c1;
	wire [11:0] alloc_byp_c2_in;
	wire [11:0] alloc_byp_c3_in;
	wire [11:0] alloc_c1;
	wire [11:0] alloc_c2;
	wire [11:0] alloc_c3;
	wire [11:0] alloc_c4;
	wire [11:0] alloc_wr_data_c5;
	wire [11:0] alloc_wr_data_c6;
	wire [1:0] parity_rd_byp_c2;
	wire [1:0] parity_rd_c2;
	wire [1:0] parity_wr_c3;
	wire [1:0] parity_wr_data_c4;
	wire [1:0] parity_wr_data_c5;
	wire [1:0] parity_wr_data_c6;
	wire [11:0] used_byp_c2c3;
	wire [11:0] used_byp_c4c5;
	wire [11:0] alloc_byp_c2c3;
	wire [11:0] alloc_byp_c4c5;
	mux2ds #(12) mux_used_c1(
		.dout(used_c1[11:0]),
		.in0(vuad_array_rd_data_c1[50:39]),
		.sel0(vuad_sel_rd),
		.in1(used_byp_c1[11:0]),
		.sel1(~vuad_sel_rd)
	);
	dff_s #(12) ff_used_c2(
		.q(used_c2[11:0]),
		.din(used_c1[11:0]),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	dff_s #(13) ff_used_rd_c2(
		.q({parity_rd_byp_c2[1], used_rd_byp_c2[11:0]}),
		.din({vuad_array_rd_data_c1[51], vuad_array_rd_data_c1[50:39]}),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	assign vuad_dp_used_c2 = used_c2;
	mux2ds #(13) mux_used_rd_c2(
		.dout({parity_rd_c2[1], used_rd_c2[11:0]}),
		.in0({parity_wr_data_c6[1], used_wr_data_c6[11:0]}),
		.sel0(sel_ua_wr_data_byp),
		.in1({parity_rd_byp_c2[1], used_rd_byp_c2[11:0]}),
		.sel1(~sel_ua_wr_data_byp)
	);
	assign diag_rd_ua_out[25] = parity_rd_c2[1];
	assign diag_rd_ua_out[23:12] = used_rd_c2[11:0];
	mux2ds #(12) mux_used_byp_c2c3(
		.dout(used_byp_c2c3[11:0]),
		.in0(used_c2[11:0]),
		.sel0(vuad_sel_c2),
		.in1(used_byp_c3_in[11:0]),
		.sel1(~vuad_sel_c2)
	);
	mux2ds #(12) mux_used_byp_c1(
		.dout(used_byp_c1[11:0]),
		.in0(used_byp_c2c3[11:0]),
		.sel0(vuad_sel_c2orc3),
		.in1(used_byp_c4c5[11:0]),
		.sel1(~vuad_sel_c2orc3)
	);
	zzpar16 parity_used_rd(
		.z(used_rd_parity_c2),
		.d({3&#39;b0, parity_rd_c2[1], used_rd_c2[11:0]})
	);
	dff_s #(12) ff_used_c3(
		.q(used_c3[11:0]),
		.din(used_c2[11:0]),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	assign used_byp_c3_in = (((used_c3 | fill_way_c3) | hit_wayvld_c3) &amp; ~((({12 {vuad_evict_c3}} &amp; lru_way_sel_c3) | ({12 {wr64_inst_c3}} &amp; hit_wayvld_c3)) | {12 {&amp;(used_c3 | alloc_c3)}}));
	zzpar16 parity_used_wr(
		.z(parity_wr_c3[1]),
		.d({4&#39;b0, used_byp_c3_in[11:0]})
	);
	dff_s #(13) ff_used_c4(
		.q({parity_wr_data_c4[1], used_c4[11:0]}),
		.din({parity_wr_c3[1], used_byp_c3_in[11:0]}),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	mux2ds #(13) mux_wr_array_used_c4(
		.dout(vuad_array_wr_data_c4[51:39]),
		.in0({parity_wr_data_c4[1], used_c4[11:0]}),
		.sel0(~bistordiag_wr_ua_c4),
		.in1(bistordiag_ua_data[25:13]),
		.sel1(bistordiag_wr_ua_c4)
	);
	mux2ds #(12) mux_used_byp_c4c5(
		.dout(used_byp_c4c5[11:0]),
		.in0(used_c4[11:0]),
		.sel0(vuad_sel_c4),
		.in1(used_wr_data_c5[11:0]),
		.sel1(~vuad_sel_c4)
	);
	dff_s #(13) ff_used_wr_c5(
		.q({parity_wr_data_c5[1], used_wr_data_c5[11:0]}),
		.din({parity_wr_data_c4[1], used_c4[11:0]}),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	dff_s #(13) ff_used_wr_c6(
		.q({parity_wr_data_c6[1], used_wr_data_c6[11:0]}),
		.din({parity_wr_data_c5[1], used_wr_data_c5[11:0]}),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	mux2ds #(12) mux_alloc_c1(
		.dout(alloc_c1[11:0]),
		.in0(vuad_array_rd_data_c1[37:26]),
		.sel0(vuad_sel_rd),
		.in1(alloc_byp_c1[11:0]),
		.sel1(~vuad_sel_rd)
	);
	dff_s #(12) ff_alloc_c2(
		.q(alloc_c2[11:0]),
		.din(alloc_c1[11:0]),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	dff_s #(13) ff_alloc_rd_c2(
		.q({parity_rd_byp_c2[0], alloc_rd_byp_c2[11:0]}),
		.din({vuad_array_rd_data_c1[38], vuad_array_rd_data_c1[37:26]}),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	assign vuad_dp_alloc_c2 = alloc_c2;
	mux2ds #(13) mux_alloc_rd_c2(
		.dout({parity_rd_c2[0], alloc_rd_c2[11:0]}),
		.in0({parity_wr_data_c6[0], alloc_wr_data_c6[11:0]}),
		.sel0(sel_ua_wr_data_byp),
		.in1({parity_rd_byp_c2[0], alloc_rd_byp_c2[11:0]}),
		.sel1(~sel_ua_wr_data_byp)
	);
	assign diag_rd_ua_out[24] = parity_rd_c2[0];
	assign diag_rd_ua_out[11:0] = alloc_rd_c2[11:0];
	mux2ds #(12) mux_alloc_byp_c2c3(
		.dout(alloc_byp_c2c3[11:0]),
		.in0(alloc_byp_c2_in[11:0]),
		.sel0(vuad_sel_c2),
		.in1(alloc_byp_c3_in[11:0]),
		.sel1(~vuad_sel_c2)
	);
	mux2ds #(12) mux_alloc_byp_c1(
		.dout(alloc_byp_c1[11:0]),
		.in0(alloc_byp_c2c3[11:0]),
		.sel0(vuad_sel_c2orc3),
		.in1(alloc_byp_c4c5[11:0]),
		.sel1(~vuad_sel_c2orc3)
	);
	zzpar16 parity_dir_rd(
		.z(alloc_rd_parity_c2),
		.d({3&#39;b0, parity_rd_c2[0], alloc_rd_c2[11:0]})
	);
	mux2ds #(12) mux_alloc_byp_c2_in(
		.dout(alloc_byp_c2_in[11:0]),
		.in0(alloc_c2[11:0]),
		.sel0(~vuad_sel_c2_d1),
		.in1(alloc_byp_c3_in[11:0]),
		.sel1(vuad_sel_c2_d1)
	);
	dff_s #(12) ff_alloc_c3(
		.q(alloc_c3[11:0]),
		.din(alloc_byp_c2_in[11:0]),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	assign alloc_byp_c3_in = (((alloc_c3 | ({12 {alloc_set_cond_c3}} &amp; hit_wayvld_c3)) | ({12 {vuad_evict_c3}} &amp; lru_way_sel_c3)) &amp; ~(({12 {alloc_rst_cond_c3}} &amp; hit_wayvld_c3) | ({12 {fbctl_vuad_bypassed_c3}} &amp; fill_way_c3)));
	zzpar16 parity_dir_wr(
		.z(parity_wr_c3[0]),
		.d({4&#39;b0, alloc_byp_c3_in[11:0]})
	);
	dff_s #(13) ff_alloc_c4(
		.q({parity_wr_data_c4[0], alloc_c4[11:0]}),
		.din({parity_wr_c3[0], alloc_byp_c3_in[11:0]}),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	mux2ds #(13) mux_wr_array_alloc_c4(
		.dout(vuad_array_wr_data_c4[38:26]),
		.in0({parity_wr_data_c4[0], alloc_c4[11:0]}),
		.sel0(~bistordiag_wr_ua_c4),
		.in1(bistordiag_ua_data[12:0]),
		.sel1(bistordiag_wr_ua_c4)
	);
	mux2ds #(12) mux_alloc_byp_c4c5(
		.dout(alloc_byp_c4c5[11:0]),
		.in0(alloc_c4[11:0]),
		.sel0(vuad_sel_c4),
		.in1(alloc_wr_data_c5[11:0]),
		.sel1(~vuad_sel_c4)
	);
	dff_s #(13) ff_alloc_wr_c5(
		.q({parity_wr_data_c5[0], alloc_wr_data_c5[11:0]}),
		.din({parity_wr_data_c4[0], alloc_c4[11:0]}),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	dff_s #(13) ff_alloc_wr_c6(
		.q({parity_wr_data_c6[0], alloc_wr_data_c6[11:0]}),
		.din({parity_wr_data_c5[0], alloc_wr_data_c5[11:0]}),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
endmodule

</pre>
</body>