// Seed: 3527938266
module module_0 (
    input wand id_0,
    input wand id_1,
    input tri id_2,
    input uwire id_3,
    input tri0 id_4,
    input supply1 id_5,
    input wand id_6,
    input wand id_7,
    output tri0 id_8,
    output wire id_9,
    input wor id_10,
    output wor id_11,
    input tri1 id_12,
    output tri0 id_13,
    input supply1 id_14,
    input wand id_15,
    output tri1 id_16
);
  assign id_16 = 1 == id_10;
endmodule
module module_1 (
    input tri1 id_0,
    input tri0 id_1,
    input supply1 id_2,
    output wand id_3,
    output uwire id_4,
    output wand id_5
);
  wire id_7;
  wire id_8;
  `define pp_9 0
  wire id_10;
  module_0(
      id_2,
      id_1,
      id_1,
      id_0,
      id_2,
      id_2,
      id_0,
      id_1,
      id_5,
      id_3,
      id_1,
      id_4,
      id_0,
      id_5,
      id_2,
      id_0,
      id_5
  );
  tri id_11 = id_0, id_12;
endmodule
