Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Feb 14 15:07:46 2025
| Host         : DESKTOP-191C9FV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file topModule_timing_summary_routed.rpt -pb topModule_timing_summary_routed.pb -rpx topModule_timing_summary_routed.rpx -warn_on_violation
| Design       : topModule
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-10   Warning   Wide multiplier                18          
TIMING-16  Warning   Large setup violation          162         
TIMING-18  Warning   Missing input or output delay  39          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (17)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -14.114    -2067.408                    162                  547        0.131        0.000                      0                  547        4.500        0.000                       0                   302  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -14.114    -2067.408                    162                  547        0.131        0.000                      0                  547        4.500        0.000                       0                   302  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          162  Failing Endpoints,  Worst Slack      -14.114ns,  Total Violation    -2067.408ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -14.114ns  (required time - arrival time)
  Source:                 leftLED/bDutyCycle_reg__3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leftLED/bLight/offTime_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.900ns  (logic 12.888ns (53.925%)  route 11.012ns (46.075%))
  Logic Levels:           27  (CARRY4=15 DSP48E1=2 LUT2=1 LUT3=5 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    JA_OBUF[4]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  JA_OBUF_BUFG[4]_inst/O
                         net (fo=323, routed)         1.807     5.410    leftLED/JA_OBUF_BUFG[4]
    SLICE_X65Y47         FDRE                                         r  leftLED/bDutyCycle_reg__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.456     5.866 r  leftLED/bDutyCycle_reg__3/Q
                         net (fo=2, routed)           0.668     6.534    leftLED/bLight/Q[2]
    SLICE_X65Y47         LUT5 (Prop_lut5_I0_O)        0.124     6.658 f  leftLED/bLight/offTime1_i_10__1/O
                         net (fo=11, routed)          0.694     7.352    leftLED/bLight/offTime1_i_10__1_n_0
    SLICE_X58Y51         LUT3 (Prop_lut3_I0_O)        0.124     7.476 r  leftLED/bLight/offTime1__0_i_1__0/O
                         net (fo=10, routed)          0.731     8.207    leftLED/bLight/offTime1__0_i_1__0_n_0
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851    12.058 r  leftLED/bLight/offTime1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.060    leftLED/bLight/offTime1__0_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.578 r  leftLED/bLight/offTime1__1/P[0]
                         net (fo=2, routed)           0.935    14.513    leftLED/bLight/offTime1__1_n_105
    SLICE_X58Y52         LUT2 (Prop_lut2_I0_O)        0.124    14.637 r  leftLED/bLight/offTime[26]_i_247/O
                         net (fo=1, routed)           0.000    14.637    leftLED/bLight/offTime[26]_i_247_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.170 r  leftLED/bLight/offTime_reg[26]_i_198/CO[3]
                         net (fo=1, routed)           0.000    15.170    leftLED/bLight/offTime_reg[26]_i_198_n_0
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.287 r  leftLED/bLight/offTime_reg[26]_i_139/CO[3]
                         net (fo=1, routed)           0.000    15.287    leftLED/bLight/offTime_reg[26]_i_139_n_0
    SLICE_X58Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.506 r  leftLED/bLight/offTime_reg[26]_i_77/O[0]
                         net (fo=36, routed)          1.092    16.597    leftLED/bLight/offTime_reg[26]_i_77_n_7
    SLICE_X58Y57         LUT3 (Prop_lut3_I0_O)        0.295    16.892 r  leftLED/bLight/offTime[6]_i_87/O
                         net (fo=1, routed)           0.617    17.509    leftLED/bLight/offTime[6]_i_87_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.035 r  leftLED/bLight/offTime_reg[6]_i_77/CO[3]
                         net (fo=1, routed)           0.000    18.035    leftLED/bLight/offTime_reg[6]_i_77_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.257 r  leftLED/bLight/offTime_reg[10]_i_78/O[0]
                         net (fo=3, routed)           0.609    18.866    leftLED/bLight/offTime_reg[10]_i_78_n_7
    SLICE_X59Y57         LUT3 (Prop_lut3_I1_O)        0.299    19.165 r  leftLED/bLight/offTime[6]_i_30/O
                         net (fo=1, routed)           0.741    19.906    leftLED/bLight/offTime[6]_i_30_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.426 r  leftLED/bLight/offTime_reg[6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.426    leftLED/bLight/offTime_reg[6]_i_22_n_0
    SLICE_X62Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.645 r  leftLED/bLight/offTime_reg[10]_i_22/O[0]
                         net (fo=3, routed)           0.765    21.410    leftLED/bLight/offTime_reg[10]_i_22_n_7
    SLICE_X70Y55         LUT3 (Prop_lut3_I0_O)        0.295    21.705 r  leftLED/bLight/offTime[10]_i_9/O
                         net (fo=1, routed)           0.484    22.189    leftLED/bLight/offTime[10]_i_9_n_0
    SLICE_X66Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    22.739 r  leftLED/bLight/offTime_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    22.739    leftLED/bLight/offTime_reg[10]_i_4_n_0
    SLICE_X66Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.856 r  leftLED/bLight/offTime_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    22.856    leftLED/bLight/offTime_reg[14]_i_4_n_0
    SLICE_X66Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.973 r  leftLED/bLight/offTime_reg[18]_i_4/CO[3]
                         net (fo=1, routed)           0.000    22.973    leftLED/bLight/offTime_reg[18]_i_4_n_0
    SLICE_X66Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.296 r  leftLED/bLight/offTime_reg[22]_i_4/O[1]
                         net (fo=11, routed)          0.935    24.231    leftLED/bLight/offTime_reg[22]_i_4_n_6
    SLICE_X65Y60         LUT3 (Prop_lut3_I1_O)        0.306    24.537 r  leftLED/bLight/offTime[26]_i_83/O
                         net (fo=1, routed)           0.702    25.239    leftLED/bLight/offTime[26]_i_83_n_0
    SLICE_X64Y54         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    25.624 r  leftLED/bLight/offTime_reg[26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.624    leftLED/bLight/offTime_reg[26]_i_34_n_0
    SLICE_X64Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.958 r  leftLED/bLight/offTime_reg[26]_i_13/O[1]
                         net (fo=3, routed)           0.609    26.567    leftLED/bLight/offTime_reg[26]_i_13_n_6
    SLICE_X63Y55         LUT4 (Prop_lut4_I2_O)        0.303    26.870 r  leftLED/bLight/offTime[26]_i_73__1/O
                         net (fo=1, routed)           0.000    26.870    leftLED/bLight/offTime[26]_i_73__1_n_0
    SLICE_X63Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.271 r  leftLED/bLight/offTime_reg[26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.271    leftLED/bLight/offTime_reg[26]_i_27_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.428 r  leftLED/bLight/offTime_reg[26]_i_11/CO[1]
                         net (fo=27, routed)          0.760    28.188    leftLED/bLight/offTime_reg[26]_i_11_n_2
    SLICE_X63Y61         LUT5 (Prop_lut5_I1_O)        0.329    28.517 r  leftLED/bLight/offTime[26]_i_4/O
                         net (fo=1, routed)           0.669    29.186    leftLED/bLight/offTime0[26]
    SLICE_X73Y61         LUT5 (Prop_lut5_I2_O)        0.124    29.310 r  leftLED/bLight/offTime[26]_i_2__1/O
                         net (fo=1, routed)           0.000    29.310    leftLED/bLight/offTime[26]_i_2__1_n_0
    SLICE_X73Y61         FDRE                                         r  leftLED/bLight/offTime_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    JA_OBUF[4]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  JA_OBUF_BUFG[4]_inst/O
                         net (fo=323, routed)         1.592    15.015    leftLED/bLight/JA_OBUF_BUFG[4]
    SLICE_X73Y61         FDRE                                         r  leftLED/bLight/offTime_reg[26]/C
                         clock pessimism              0.187    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X73Y61         FDRE (Setup_fdre_C_D)        0.029    15.195    leftLED/bLight/offTime_reg[26]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                         -29.310    
  -------------------------------------------------------------------
                         slack                                -14.114    

Slack (VIOLATED) :        -14.113ns  (required time - arrival time)
  Source:                 leftLED/bDutyCycle_reg__3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leftLED/bLight/offTime_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.950ns  (logic 12.888ns (53.811%)  route 11.062ns (46.189%))
  Logic Levels:           27  (CARRY4=15 DSP48E1=2 LUT2=1 LUT3=5 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    JA_OBUF[4]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  JA_OBUF_BUFG[4]_inst/O
                         net (fo=323, routed)         1.807     5.410    leftLED/JA_OBUF_BUFG[4]
    SLICE_X65Y47         FDRE                                         r  leftLED/bDutyCycle_reg__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.456     5.866 r  leftLED/bDutyCycle_reg__3/Q
                         net (fo=2, routed)           0.668     6.534    leftLED/bLight/Q[2]
    SLICE_X65Y47         LUT5 (Prop_lut5_I0_O)        0.124     6.658 f  leftLED/bLight/offTime1_i_10__1/O
                         net (fo=11, routed)          0.694     7.352    leftLED/bLight/offTime1_i_10__1_n_0
    SLICE_X58Y51         LUT3 (Prop_lut3_I0_O)        0.124     7.476 r  leftLED/bLight/offTime1__0_i_1__0/O
                         net (fo=10, routed)          0.731     8.207    leftLED/bLight/offTime1__0_i_1__0_n_0
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851    12.058 r  leftLED/bLight/offTime1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.060    leftLED/bLight/offTime1__0_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.578 r  leftLED/bLight/offTime1__1/P[0]
                         net (fo=2, routed)           0.935    14.513    leftLED/bLight/offTime1__1_n_105
    SLICE_X58Y52         LUT2 (Prop_lut2_I0_O)        0.124    14.637 r  leftLED/bLight/offTime[26]_i_247/O
                         net (fo=1, routed)           0.000    14.637    leftLED/bLight/offTime[26]_i_247_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.170 r  leftLED/bLight/offTime_reg[26]_i_198/CO[3]
                         net (fo=1, routed)           0.000    15.170    leftLED/bLight/offTime_reg[26]_i_198_n_0
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.287 r  leftLED/bLight/offTime_reg[26]_i_139/CO[3]
                         net (fo=1, routed)           0.000    15.287    leftLED/bLight/offTime_reg[26]_i_139_n_0
    SLICE_X58Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.506 r  leftLED/bLight/offTime_reg[26]_i_77/O[0]
                         net (fo=36, routed)          1.092    16.597    leftLED/bLight/offTime_reg[26]_i_77_n_7
    SLICE_X58Y57         LUT3 (Prop_lut3_I0_O)        0.295    16.892 r  leftLED/bLight/offTime[6]_i_87/O
                         net (fo=1, routed)           0.617    17.509    leftLED/bLight/offTime[6]_i_87_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.035 r  leftLED/bLight/offTime_reg[6]_i_77/CO[3]
                         net (fo=1, routed)           0.000    18.035    leftLED/bLight/offTime_reg[6]_i_77_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.257 r  leftLED/bLight/offTime_reg[10]_i_78/O[0]
                         net (fo=3, routed)           0.609    18.866    leftLED/bLight/offTime_reg[10]_i_78_n_7
    SLICE_X59Y57         LUT3 (Prop_lut3_I1_O)        0.299    19.165 r  leftLED/bLight/offTime[6]_i_30/O
                         net (fo=1, routed)           0.741    19.906    leftLED/bLight/offTime[6]_i_30_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.426 r  leftLED/bLight/offTime_reg[6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.426    leftLED/bLight/offTime_reg[6]_i_22_n_0
    SLICE_X62Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.645 r  leftLED/bLight/offTime_reg[10]_i_22/O[0]
                         net (fo=3, routed)           0.765    21.410    leftLED/bLight/offTime_reg[10]_i_22_n_7
    SLICE_X70Y55         LUT3 (Prop_lut3_I0_O)        0.295    21.705 r  leftLED/bLight/offTime[10]_i_9/O
                         net (fo=1, routed)           0.484    22.189    leftLED/bLight/offTime[10]_i_9_n_0
    SLICE_X66Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    22.739 r  leftLED/bLight/offTime_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    22.739    leftLED/bLight/offTime_reg[10]_i_4_n_0
    SLICE_X66Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.856 r  leftLED/bLight/offTime_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    22.856    leftLED/bLight/offTime_reg[14]_i_4_n_0
    SLICE_X66Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.973 r  leftLED/bLight/offTime_reg[18]_i_4/CO[3]
                         net (fo=1, routed)           0.000    22.973    leftLED/bLight/offTime_reg[18]_i_4_n_0
    SLICE_X66Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.296 r  leftLED/bLight/offTime_reg[22]_i_4/O[1]
                         net (fo=11, routed)          0.935    24.231    leftLED/bLight/offTime_reg[22]_i_4_n_6
    SLICE_X65Y60         LUT3 (Prop_lut3_I1_O)        0.306    24.537 r  leftLED/bLight/offTime[26]_i_83/O
                         net (fo=1, routed)           0.702    25.239    leftLED/bLight/offTime[26]_i_83_n_0
    SLICE_X64Y54         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    25.624 r  leftLED/bLight/offTime_reg[26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.624    leftLED/bLight/offTime_reg[26]_i_34_n_0
    SLICE_X64Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.958 r  leftLED/bLight/offTime_reg[26]_i_13/O[1]
                         net (fo=3, routed)           0.609    26.567    leftLED/bLight/offTime_reg[26]_i_13_n_6
    SLICE_X63Y55         LUT4 (Prop_lut4_I2_O)        0.303    26.870 r  leftLED/bLight/offTime[26]_i_73__1/O
                         net (fo=1, routed)           0.000    26.870    leftLED/bLight/offTime[26]_i_73__1_n_0
    SLICE_X63Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.271 r  leftLED/bLight/offTime_reg[26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.271    leftLED/bLight/offTime_reg[26]_i_27_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.428 r  leftLED/bLight/offTime_reg[26]_i_11/CO[1]
                         net (fo=27, routed)          0.996    28.424    leftLED/bLight/offTime_reg[26]_i_11_n_2
    SLICE_X76Y57         LUT5 (Prop_lut5_I1_O)        0.329    28.753 r  leftLED/bLight/offTime[13]_i_2/O
                         net (fo=1, routed)           0.483    29.236    leftLED/bLight/offTime0[13]
    SLICE_X76Y57         LUT5 (Prop_lut5_I2_O)        0.124    29.360 r  leftLED/bLight/offTime[13]_i_1__1/O
                         net (fo=1, routed)           0.000    29.360    leftLED/bLight/offTime[13]_i_1__1_n_0
    SLICE_X76Y57         FDRE                                         r  leftLED/bLight/offTime_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    JA_OBUF[4]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  JA_OBUF_BUFG[4]_inst/O
                         net (fo=323, routed)         1.596    15.019    leftLED/bLight/JA_OBUF_BUFG[4]
    SLICE_X76Y57         FDRE                                         r  leftLED/bLight/offTime_reg[13]/C
                         clock pessimism              0.187    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X76Y57         FDRE (Setup_fdre_C_D)        0.077    15.247    leftLED/bLight/offTime_reg[13]
  -------------------------------------------------------------------
                         required time                         15.247    
                         arrival time                         -29.360    
  -------------------------------------------------------------------
                         slack                                -14.113    

Slack (VIOLATED) :        -14.077ns  (required time - arrival time)
  Source:                 leftLED/bDutyCycle_reg__3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leftLED/bLight/offTime_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.869ns  (logic 12.888ns (53.996%)  route 10.981ns (46.004%))
  Logic Levels:           27  (CARRY4=15 DSP48E1=2 LUT2=1 LUT3=5 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    JA_OBUF[4]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  JA_OBUF_BUFG[4]_inst/O
                         net (fo=323, routed)         1.807     5.410    leftLED/JA_OBUF_BUFG[4]
    SLICE_X65Y47         FDRE                                         r  leftLED/bDutyCycle_reg__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.456     5.866 r  leftLED/bDutyCycle_reg__3/Q
                         net (fo=2, routed)           0.668     6.534    leftLED/bLight/Q[2]
    SLICE_X65Y47         LUT5 (Prop_lut5_I0_O)        0.124     6.658 f  leftLED/bLight/offTime1_i_10__1/O
                         net (fo=11, routed)          0.694     7.352    leftLED/bLight/offTime1_i_10__1_n_0
    SLICE_X58Y51         LUT3 (Prop_lut3_I0_O)        0.124     7.476 r  leftLED/bLight/offTime1__0_i_1__0/O
                         net (fo=10, routed)          0.731     8.207    leftLED/bLight/offTime1__0_i_1__0_n_0
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851    12.058 r  leftLED/bLight/offTime1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.060    leftLED/bLight/offTime1__0_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.578 r  leftLED/bLight/offTime1__1/P[0]
                         net (fo=2, routed)           0.935    14.513    leftLED/bLight/offTime1__1_n_105
    SLICE_X58Y52         LUT2 (Prop_lut2_I0_O)        0.124    14.637 r  leftLED/bLight/offTime[26]_i_247/O
                         net (fo=1, routed)           0.000    14.637    leftLED/bLight/offTime[26]_i_247_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.170 r  leftLED/bLight/offTime_reg[26]_i_198/CO[3]
                         net (fo=1, routed)           0.000    15.170    leftLED/bLight/offTime_reg[26]_i_198_n_0
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.287 r  leftLED/bLight/offTime_reg[26]_i_139/CO[3]
                         net (fo=1, routed)           0.000    15.287    leftLED/bLight/offTime_reg[26]_i_139_n_0
    SLICE_X58Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.506 r  leftLED/bLight/offTime_reg[26]_i_77/O[0]
                         net (fo=36, routed)          1.092    16.597    leftLED/bLight/offTime_reg[26]_i_77_n_7
    SLICE_X58Y57         LUT3 (Prop_lut3_I0_O)        0.295    16.892 r  leftLED/bLight/offTime[6]_i_87/O
                         net (fo=1, routed)           0.617    17.509    leftLED/bLight/offTime[6]_i_87_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.035 r  leftLED/bLight/offTime_reg[6]_i_77/CO[3]
                         net (fo=1, routed)           0.000    18.035    leftLED/bLight/offTime_reg[6]_i_77_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.257 r  leftLED/bLight/offTime_reg[10]_i_78/O[0]
                         net (fo=3, routed)           0.609    18.866    leftLED/bLight/offTime_reg[10]_i_78_n_7
    SLICE_X59Y57         LUT3 (Prop_lut3_I1_O)        0.299    19.165 r  leftLED/bLight/offTime[6]_i_30/O
                         net (fo=1, routed)           0.741    19.906    leftLED/bLight/offTime[6]_i_30_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.426 r  leftLED/bLight/offTime_reg[6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.426    leftLED/bLight/offTime_reg[6]_i_22_n_0
    SLICE_X62Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.645 r  leftLED/bLight/offTime_reg[10]_i_22/O[0]
                         net (fo=3, routed)           0.765    21.410    leftLED/bLight/offTime_reg[10]_i_22_n_7
    SLICE_X70Y55         LUT3 (Prop_lut3_I0_O)        0.295    21.705 r  leftLED/bLight/offTime[10]_i_9/O
                         net (fo=1, routed)           0.484    22.189    leftLED/bLight/offTime[10]_i_9_n_0
    SLICE_X66Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    22.739 r  leftLED/bLight/offTime_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    22.739    leftLED/bLight/offTime_reg[10]_i_4_n_0
    SLICE_X66Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.856 r  leftLED/bLight/offTime_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    22.856    leftLED/bLight/offTime_reg[14]_i_4_n_0
    SLICE_X66Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.973 r  leftLED/bLight/offTime_reg[18]_i_4/CO[3]
                         net (fo=1, routed)           0.000    22.973    leftLED/bLight/offTime_reg[18]_i_4_n_0
    SLICE_X66Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.296 r  leftLED/bLight/offTime_reg[22]_i_4/O[1]
                         net (fo=11, routed)          0.935    24.231    leftLED/bLight/offTime_reg[22]_i_4_n_6
    SLICE_X65Y60         LUT3 (Prop_lut3_I1_O)        0.306    24.537 r  leftLED/bLight/offTime[26]_i_83/O
                         net (fo=1, routed)           0.702    25.239    leftLED/bLight/offTime[26]_i_83_n_0
    SLICE_X64Y54         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    25.624 r  leftLED/bLight/offTime_reg[26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.624    leftLED/bLight/offTime_reg[26]_i_34_n_0
    SLICE_X64Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.958 r  leftLED/bLight/offTime_reg[26]_i_13/O[1]
                         net (fo=3, routed)           0.609    26.567    leftLED/bLight/offTime_reg[26]_i_13_n_6
    SLICE_X63Y55         LUT4 (Prop_lut4_I2_O)        0.303    26.870 r  leftLED/bLight/offTime[26]_i_73__1/O
                         net (fo=1, routed)           0.000    26.870    leftLED/bLight/offTime[26]_i_73__1_n_0
    SLICE_X63Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.271 r  leftLED/bLight/offTime_reg[26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.271    leftLED/bLight/offTime_reg[26]_i_27_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.428 r  leftLED/bLight/offTime_reg[26]_i_11/CO[1]
                         net (fo=27, routed)          0.992    28.420    leftLED/bLight/offTime_reg[26]_i_11_n_2
    SLICE_X75Y58         LUT5 (Prop_lut5_I1_O)        0.329    28.749 r  leftLED/bLight/offTime[21]_i_2/O
                         net (fo=1, routed)           0.405    29.154    leftLED/bLight/offTime0[21]
    SLICE_X75Y60         LUT5 (Prop_lut5_I2_O)        0.124    29.278 r  leftLED/bLight/offTime[21]_i_1__1/O
                         net (fo=1, routed)           0.000    29.278    leftLED/bLight/offTime[21]_i_1__1_n_0
    SLICE_X75Y60         FDRE                                         r  leftLED/bLight/offTime_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    JA_OBUF[4]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  JA_OBUF_BUFG[4]_inst/O
                         net (fo=323, routed)         1.595    15.018    leftLED/bLight/JA_OBUF_BUFG[4]
    SLICE_X75Y60         FDRE                                         r  leftLED/bLight/offTime_reg[21]/C
                         clock pessimism              0.187    15.205    
                         clock uncertainty           -0.035    15.169    
    SLICE_X75Y60         FDRE (Setup_fdre_C_D)        0.032    15.201    leftLED/bLight/offTime_reg[21]
  -------------------------------------------------------------------
                         required time                         15.201    
                         arrival time                         -29.278    
  -------------------------------------------------------------------
                         slack                                -14.077    

Slack (VIOLATED) :        -14.072ns  (required time - arrival time)
  Source:                 leftLED/bDutyCycle_reg__3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leftLED/bLight/offTime_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.861ns  (logic 12.888ns (54.012%)  route 10.973ns (45.988%))
  Logic Levels:           27  (CARRY4=15 DSP48E1=2 LUT2=1 LUT3=5 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    JA_OBUF[4]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  JA_OBUF_BUFG[4]_inst/O
                         net (fo=323, routed)         1.807     5.410    leftLED/JA_OBUF_BUFG[4]
    SLICE_X65Y47         FDRE                                         r  leftLED/bDutyCycle_reg__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.456     5.866 r  leftLED/bDutyCycle_reg__3/Q
                         net (fo=2, routed)           0.668     6.534    leftLED/bLight/Q[2]
    SLICE_X65Y47         LUT5 (Prop_lut5_I0_O)        0.124     6.658 f  leftLED/bLight/offTime1_i_10__1/O
                         net (fo=11, routed)          0.694     7.352    leftLED/bLight/offTime1_i_10__1_n_0
    SLICE_X58Y51         LUT3 (Prop_lut3_I0_O)        0.124     7.476 r  leftLED/bLight/offTime1__0_i_1__0/O
                         net (fo=10, routed)          0.731     8.207    leftLED/bLight/offTime1__0_i_1__0_n_0
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851    12.058 r  leftLED/bLight/offTime1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.060    leftLED/bLight/offTime1__0_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.578 r  leftLED/bLight/offTime1__1/P[0]
                         net (fo=2, routed)           0.935    14.513    leftLED/bLight/offTime1__1_n_105
    SLICE_X58Y52         LUT2 (Prop_lut2_I0_O)        0.124    14.637 r  leftLED/bLight/offTime[26]_i_247/O
                         net (fo=1, routed)           0.000    14.637    leftLED/bLight/offTime[26]_i_247_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.170 r  leftLED/bLight/offTime_reg[26]_i_198/CO[3]
                         net (fo=1, routed)           0.000    15.170    leftLED/bLight/offTime_reg[26]_i_198_n_0
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.287 r  leftLED/bLight/offTime_reg[26]_i_139/CO[3]
                         net (fo=1, routed)           0.000    15.287    leftLED/bLight/offTime_reg[26]_i_139_n_0
    SLICE_X58Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.506 r  leftLED/bLight/offTime_reg[26]_i_77/O[0]
                         net (fo=36, routed)          1.092    16.597    leftLED/bLight/offTime_reg[26]_i_77_n_7
    SLICE_X58Y57         LUT3 (Prop_lut3_I0_O)        0.295    16.892 r  leftLED/bLight/offTime[6]_i_87/O
                         net (fo=1, routed)           0.617    17.509    leftLED/bLight/offTime[6]_i_87_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.035 r  leftLED/bLight/offTime_reg[6]_i_77/CO[3]
                         net (fo=1, routed)           0.000    18.035    leftLED/bLight/offTime_reg[6]_i_77_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.257 r  leftLED/bLight/offTime_reg[10]_i_78/O[0]
                         net (fo=3, routed)           0.609    18.866    leftLED/bLight/offTime_reg[10]_i_78_n_7
    SLICE_X59Y57         LUT3 (Prop_lut3_I1_O)        0.299    19.165 r  leftLED/bLight/offTime[6]_i_30/O
                         net (fo=1, routed)           0.741    19.906    leftLED/bLight/offTime[6]_i_30_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.426 r  leftLED/bLight/offTime_reg[6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.426    leftLED/bLight/offTime_reg[6]_i_22_n_0
    SLICE_X62Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.645 r  leftLED/bLight/offTime_reg[10]_i_22/O[0]
                         net (fo=3, routed)           0.765    21.410    leftLED/bLight/offTime_reg[10]_i_22_n_7
    SLICE_X70Y55         LUT3 (Prop_lut3_I0_O)        0.295    21.705 r  leftLED/bLight/offTime[10]_i_9/O
                         net (fo=1, routed)           0.484    22.189    leftLED/bLight/offTime[10]_i_9_n_0
    SLICE_X66Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    22.739 r  leftLED/bLight/offTime_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    22.739    leftLED/bLight/offTime_reg[10]_i_4_n_0
    SLICE_X66Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.856 r  leftLED/bLight/offTime_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    22.856    leftLED/bLight/offTime_reg[14]_i_4_n_0
    SLICE_X66Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.973 r  leftLED/bLight/offTime_reg[18]_i_4/CO[3]
                         net (fo=1, routed)           0.000    22.973    leftLED/bLight/offTime_reg[18]_i_4_n_0
    SLICE_X66Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.296 r  leftLED/bLight/offTime_reg[22]_i_4/O[1]
                         net (fo=11, routed)          0.935    24.231    leftLED/bLight/offTime_reg[22]_i_4_n_6
    SLICE_X65Y60         LUT3 (Prop_lut3_I1_O)        0.306    24.537 r  leftLED/bLight/offTime[26]_i_83/O
                         net (fo=1, routed)           0.702    25.239    leftLED/bLight/offTime[26]_i_83_n_0
    SLICE_X64Y54         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    25.624 r  leftLED/bLight/offTime_reg[26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.624    leftLED/bLight/offTime_reg[26]_i_34_n_0
    SLICE_X64Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.958 r  leftLED/bLight/offTime_reg[26]_i_13/O[1]
                         net (fo=3, routed)           0.609    26.567    leftLED/bLight/offTime_reg[26]_i_13_n_6
    SLICE_X63Y55         LUT4 (Prop_lut4_I2_O)        0.303    26.870 r  leftLED/bLight/offTime[26]_i_73__1/O
                         net (fo=1, routed)           0.000    26.870    leftLED/bLight/offTime[26]_i_73__1_n_0
    SLICE_X63Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.271 r  leftLED/bLight/offTime_reg[26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.271    leftLED/bLight/offTime_reg[26]_i_27_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.428 r  leftLED/bLight/offTime_reg[26]_i_11/CO[1]
                         net (fo=27, routed)          0.730    28.158    leftLED/bLight/offTime_reg[26]_i_11_n_2
    SLICE_X70Y57         LUT5 (Prop_lut5_I1_O)        0.329    28.487 r  leftLED/bLight/offTime[0]_i_2/O
                         net (fo=1, routed)           0.660    29.147    leftLED/bLight/offTime0[0]
    SLICE_X77Y58         LUT5 (Prop_lut5_I2_O)        0.124    29.271 r  leftLED/bLight/offTime[0]_i_1__1/O
                         net (fo=1, routed)           0.000    29.271    leftLED/bLight/offTime[0]_i_1__1_n_0
    SLICE_X77Y58         FDRE                                         r  leftLED/bLight/offTime_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    JA_OBUF[4]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  JA_OBUF_BUFG[4]_inst/O
                         net (fo=323, routed)         1.596    15.019    leftLED/bLight/JA_OBUF_BUFG[4]
    SLICE_X77Y58         FDRE                                         r  leftLED/bLight/offTime_reg[0]/C
                         clock pessimism              0.187    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X77Y58         FDRE (Setup_fdre_C_D)        0.029    15.199    leftLED/bLight/offTime_reg[0]
  -------------------------------------------------------------------
                         required time                         15.199    
                         arrival time                         -29.271    
  -------------------------------------------------------------------
                         slack                                -14.072    

Slack (VIOLATED) :        -14.071ns  (required time - arrival time)
  Source:                 leftLED/bDutyCycle_reg__3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leftLED/bLight/offTime_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.860ns  (logic 12.888ns (54.016%)  route 10.972ns (45.984%))
  Logic Levels:           27  (CARRY4=15 DSP48E1=2 LUT2=1 LUT3=5 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    JA_OBUF[4]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  JA_OBUF_BUFG[4]_inst/O
                         net (fo=323, routed)         1.807     5.410    leftLED/JA_OBUF_BUFG[4]
    SLICE_X65Y47         FDRE                                         r  leftLED/bDutyCycle_reg__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.456     5.866 r  leftLED/bDutyCycle_reg__3/Q
                         net (fo=2, routed)           0.668     6.534    leftLED/bLight/Q[2]
    SLICE_X65Y47         LUT5 (Prop_lut5_I0_O)        0.124     6.658 f  leftLED/bLight/offTime1_i_10__1/O
                         net (fo=11, routed)          0.694     7.352    leftLED/bLight/offTime1_i_10__1_n_0
    SLICE_X58Y51         LUT3 (Prop_lut3_I0_O)        0.124     7.476 r  leftLED/bLight/offTime1__0_i_1__0/O
                         net (fo=10, routed)          0.731     8.207    leftLED/bLight/offTime1__0_i_1__0_n_0
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851    12.058 r  leftLED/bLight/offTime1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.060    leftLED/bLight/offTime1__0_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.578 r  leftLED/bLight/offTime1__1/P[0]
                         net (fo=2, routed)           0.935    14.513    leftLED/bLight/offTime1__1_n_105
    SLICE_X58Y52         LUT2 (Prop_lut2_I0_O)        0.124    14.637 r  leftLED/bLight/offTime[26]_i_247/O
                         net (fo=1, routed)           0.000    14.637    leftLED/bLight/offTime[26]_i_247_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.170 r  leftLED/bLight/offTime_reg[26]_i_198/CO[3]
                         net (fo=1, routed)           0.000    15.170    leftLED/bLight/offTime_reg[26]_i_198_n_0
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.287 r  leftLED/bLight/offTime_reg[26]_i_139/CO[3]
                         net (fo=1, routed)           0.000    15.287    leftLED/bLight/offTime_reg[26]_i_139_n_0
    SLICE_X58Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.506 r  leftLED/bLight/offTime_reg[26]_i_77/O[0]
                         net (fo=36, routed)          1.092    16.597    leftLED/bLight/offTime_reg[26]_i_77_n_7
    SLICE_X58Y57         LUT3 (Prop_lut3_I0_O)        0.295    16.892 r  leftLED/bLight/offTime[6]_i_87/O
                         net (fo=1, routed)           0.617    17.509    leftLED/bLight/offTime[6]_i_87_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.035 r  leftLED/bLight/offTime_reg[6]_i_77/CO[3]
                         net (fo=1, routed)           0.000    18.035    leftLED/bLight/offTime_reg[6]_i_77_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.257 r  leftLED/bLight/offTime_reg[10]_i_78/O[0]
                         net (fo=3, routed)           0.609    18.866    leftLED/bLight/offTime_reg[10]_i_78_n_7
    SLICE_X59Y57         LUT3 (Prop_lut3_I1_O)        0.299    19.165 r  leftLED/bLight/offTime[6]_i_30/O
                         net (fo=1, routed)           0.741    19.906    leftLED/bLight/offTime[6]_i_30_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.426 r  leftLED/bLight/offTime_reg[6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.426    leftLED/bLight/offTime_reg[6]_i_22_n_0
    SLICE_X62Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.645 r  leftLED/bLight/offTime_reg[10]_i_22/O[0]
                         net (fo=3, routed)           0.765    21.410    leftLED/bLight/offTime_reg[10]_i_22_n_7
    SLICE_X70Y55         LUT3 (Prop_lut3_I0_O)        0.295    21.705 r  leftLED/bLight/offTime[10]_i_9/O
                         net (fo=1, routed)           0.484    22.189    leftLED/bLight/offTime[10]_i_9_n_0
    SLICE_X66Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    22.739 r  leftLED/bLight/offTime_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    22.739    leftLED/bLight/offTime_reg[10]_i_4_n_0
    SLICE_X66Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.856 r  leftLED/bLight/offTime_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    22.856    leftLED/bLight/offTime_reg[14]_i_4_n_0
    SLICE_X66Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.973 r  leftLED/bLight/offTime_reg[18]_i_4/CO[3]
                         net (fo=1, routed)           0.000    22.973    leftLED/bLight/offTime_reg[18]_i_4_n_0
    SLICE_X66Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.296 r  leftLED/bLight/offTime_reg[22]_i_4/O[1]
                         net (fo=11, routed)          0.935    24.231    leftLED/bLight/offTime_reg[22]_i_4_n_6
    SLICE_X65Y60         LUT3 (Prop_lut3_I1_O)        0.306    24.537 r  leftLED/bLight/offTime[26]_i_83/O
                         net (fo=1, routed)           0.702    25.239    leftLED/bLight/offTime[26]_i_83_n_0
    SLICE_X64Y54         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    25.624 r  leftLED/bLight/offTime_reg[26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.624    leftLED/bLight/offTime_reg[26]_i_34_n_0
    SLICE_X64Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.958 r  leftLED/bLight/offTime_reg[26]_i_13/O[1]
                         net (fo=3, routed)           0.609    26.567    leftLED/bLight/offTime_reg[26]_i_13_n_6
    SLICE_X63Y55         LUT4 (Prop_lut4_I2_O)        0.303    26.870 r  leftLED/bLight/offTime[26]_i_73__1/O
                         net (fo=1, routed)           0.000    26.870    leftLED/bLight/offTime[26]_i_73__1_n_0
    SLICE_X63Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.271 r  leftLED/bLight/offTime_reg[26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.271    leftLED/bLight/offTime_reg[26]_i_27_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.428 r  leftLED/bLight/offTime_reg[26]_i_11/CO[1]
                         net (fo=27, routed)          0.987    28.415    leftLED/bLight/offTime_reg[26]_i_11_n_2
    SLICE_X75Y58         LUT5 (Prop_lut5_I1_O)        0.329    28.744 r  leftLED/bLight/offTime[17]_i_2/O
                         net (fo=1, routed)           0.401    29.145    leftLED/bLight/offTime0[17]
    SLICE_X75Y59         LUT5 (Prop_lut5_I2_O)        0.124    29.269 r  leftLED/bLight/offTime[17]_i_1__1/O
                         net (fo=1, routed)           0.000    29.269    leftLED/bLight/offTime[17]_i_1__1_n_0
    SLICE_X75Y59         FDRE                                         r  leftLED/bLight/offTime_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    JA_OBUF[4]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  JA_OBUF_BUFG[4]_inst/O
                         net (fo=323, routed)         1.595    15.018    leftLED/bLight/JA_OBUF_BUFG[4]
    SLICE_X75Y59         FDRE                                         r  leftLED/bLight/offTime_reg[17]/C
                         clock pessimism              0.187    15.205    
                         clock uncertainty           -0.035    15.169    
    SLICE_X75Y59         FDRE (Setup_fdre_C_D)        0.029    15.198    leftLED/bLight/offTime_reg[17]
  -------------------------------------------------------------------
                         required time                         15.198    
                         arrival time                         -29.269    
  -------------------------------------------------------------------
                         slack                                -14.071    

Slack (VIOLATED) :        -14.071ns  (required time - arrival time)
  Source:                 leftLED/bDutyCycle_reg__3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leftLED/bLight/offTime_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.908ns  (logic 12.888ns (53.907%)  route 11.020ns (46.093%))
  Logic Levels:           27  (CARRY4=15 DSP48E1=2 LUT2=1 LUT3=5 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    JA_OBUF[4]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  JA_OBUF_BUFG[4]_inst/O
                         net (fo=323, routed)         1.807     5.410    leftLED/JA_OBUF_BUFG[4]
    SLICE_X65Y47         FDRE                                         r  leftLED/bDutyCycle_reg__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.456     5.866 r  leftLED/bDutyCycle_reg__3/Q
                         net (fo=2, routed)           0.668     6.534    leftLED/bLight/Q[2]
    SLICE_X65Y47         LUT5 (Prop_lut5_I0_O)        0.124     6.658 f  leftLED/bLight/offTime1_i_10__1/O
                         net (fo=11, routed)          0.694     7.352    leftLED/bLight/offTime1_i_10__1_n_0
    SLICE_X58Y51         LUT3 (Prop_lut3_I0_O)        0.124     7.476 r  leftLED/bLight/offTime1__0_i_1__0/O
                         net (fo=10, routed)          0.731     8.207    leftLED/bLight/offTime1__0_i_1__0_n_0
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851    12.058 r  leftLED/bLight/offTime1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.060    leftLED/bLight/offTime1__0_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.578 r  leftLED/bLight/offTime1__1/P[0]
                         net (fo=2, routed)           0.935    14.513    leftLED/bLight/offTime1__1_n_105
    SLICE_X58Y52         LUT2 (Prop_lut2_I0_O)        0.124    14.637 r  leftLED/bLight/offTime[26]_i_247/O
                         net (fo=1, routed)           0.000    14.637    leftLED/bLight/offTime[26]_i_247_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.170 r  leftLED/bLight/offTime_reg[26]_i_198/CO[3]
                         net (fo=1, routed)           0.000    15.170    leftLED/bLight/offTime_reg[26]_i_198_n_0
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.287 r  leftLED/bLight/offTime_reg[26]_i_139/CO[3]
                         net (fo=1, routed)           0.000    15.287    leftLED/bLight/offTime_reg[26]_i_139_n_0
    SLICE_X58Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.506 r  leftLED/bLight/offTime_reg[26]_i_77/O[0]
                         net (fo=36, routed)          1.092    16.597    leftLED/bLight/offTime_reg[26]_i_77_n_7
    SLICE_X58Y57         LUT3 (Prop_lut3_I0_O)        0.295    16.892 r  leftLED/bLight/offTime[6]_i_87/O
                         net (fo=1, routed)           0.617    17.509    leftLED/bLight/offTime[6]_i_87_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.035 r  leftLED/bLight/offTime_reg[6]_i_77/CO[3]
                         net (fo=1, routed)           0.000    18.035    leftLED/bLight/offTime_reg[6]_i_77_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.257 r  leftLED/bLight/offTime_reg[10]_i_78/O[0]
                         net (fo=3, routed)           0.609    18.866    leftLED/bLight/offTime_reg[10]_i_78_n_7
    SLICE_X59Y57         LUT3 (Prop_lut3_I1_O)        0.299    19.165 r  leftLED/bLight/offTime[6]_i_30/O
                         net (fo=1, routed)           0.741    19.906    leftLED/bLight/offTime[6]_i_30_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.426 r  leftLED/bLight/offTime_reg[6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.426    leftLED/bLight/offTime_reg[6]_i_22_n_0
    SLICE_X62Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.645 r  leftLED/bLight/offTime_reg[10]_i_22/O[0]
                         net (fo=3, routed)           0.765    21.410    leftLED/bLight/offTime_reg[10]_i_22_n_7
    SLICE_X70Y55         LUT3 (Prop_lut3_I0_O)        0.295    21.705 r  leftLED/bLight/offTime[10]_i_9/O
                         net (fo=1, routed)           0.484    22.189    leftLED/bLight/offTime[10]_i_9_n_0
    SLICE_X66Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    22.739 r  leftLED/bLight/offTime_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    22.739    leftLED/bLight/offTime_reg[10]_i_4_n_0
    SLICE_X66Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.856 r  leftLED/bLight/offTime_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    22.856    leftLED/bLight/offTime_reg[14]_i_4_n_0
    SLICE_X66Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.973 r  leftLED/bLight/offTime_reg[18]_i_4/CO[3]
                         net (fo=1, routed)           0.000    22.973    leftLED/bLight/offTime_reg[18]_i_4_n_0
    SLICE_X66Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.296 r  leftLED/bLight/offTime_reg[22]_i_4/O[1]
                         net (fo=11, routed)          0.935    24.231    leftLED/bLight/offTime_reg[22]_i_4_n_6
    SLICE_X65Y60         LUT3 (Prop_lut3_I1_O)        0.306    24.537 r  leftLED/bLight/offTime[26]_i_83/O
                         net (fo=1, routed)           0.702    25.239    leftLED/bLight/offTime[26]_i_83_n_0
    SLICE_X64Y54         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    25.624 r  leftLED/bLight/offTime_reg[26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.624    leftLED/bLight/offTime_reg[26]_i_34_n_0
    SLICE_X64Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.958 r  leftLED/bLight/offTime_reg[26]_i_13/O[1]
                         net (fo=3, routed)           0.609    26.567    leftLED/bLight/offTime_reg[26]_i_13_n_6
    SLICE_X63Y55         LUT4 (Prop_lut4_I2_O)        0.303    26.870 r  leftLED/bLight/offTime[26]_i_73__1/O
                         net (fo=1, routed)           0.000    26.870    leftLED/bLight/offTime[26]_i_73__1_n_0
    SLICE_X63Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.271 r  leftLED/bLight/offTime_reg[26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.271    leftLED/bLight/offTime_reg[26]_i_27_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.428 r  leftLED/bLight/offTime_reg[26]_i_11/CO[1]
                         net (fo=27, routed)          1.019    28.447    leftLED/bLight/offTime_reg[26]_i_11_n_2
    SLICE_X76Y58         LUT5 (Prop_lut5_I1_O)        0.329    28.776 r  leftLED/bLight/offTime[23]_i_2/O
                         net (fo=1, routed)           0.417    29.193    leftLED/bLight/offTime0[23]
    SLICE_X76Y59         LUT5 (Prop_lut5_I2_O)        0.124    29.317 r  leftLED/bLight/offTime[23]_i_1__1/O
                         net (fo=1, routed)           0.000    29.317    leftLED/bLight/offTime[23]_i_1__1_n_0
    SLICE_X76Y59         FDRE                                         r  leftLED/bLight/offTime_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    JA_OBUF[4]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  JA_OBUF_BUFG[4]_inst/O
                         net (fo=323, routed)         1.595    15.018    leftLED/bLight/JA_OBUF_BUFG[4]
    SLICE_X76Y59         FDRE                                         r  leftLED/bLight/offTime_reg[23]/C
                         clock pessimism              0.187    15.205    
                         clock uncertainty           -0.035    15.169    
    SLICE_X76Y59         FDRE (Setup_fdre_C_D)        0.077    15.246    leftLED/bLight/offTime_reg[23]
  -------------------------------------------------------------------
                         required time                         15.246    
                         arrival time                         -29.317    
  -------------------------------------------------------------------
                         slack                                -14.071    

Slack (VIOLATED) :        -14.065ns  (required time - arrival time)
  Source:                 leftLED/rDutyCycle_reg__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leftLED/rLight/offTime_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        24.073ns  (logic 12.965ns (53.856%)  route 11.108ns (46.144%))
  Logic Levels:           27  (CARRY4=15 DSP48E1=2 LUT2=1 LUT3=5 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    JA_OBUF[4]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  JA_OBUF_BUFG[4]_inst/O
                         net (fo=323, routed)         1.632     5.235    leftLED/JA_OBUF_BUFG[4]
    SLICE_X12Y71         FDRE                                         r  leftLED/rDutyCycle_reg__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDRE (Prop_fdre_C_Q)         0.518     5.753 r  leftLED/rDutyCycle_reg__1/Q
                         net (fo=2, routed)           0.673     6.426    leftLED/rLight/Q[4]
    SLICE_X12Y71         LUT5 (Prop_lut5_I0_O)        0.124     6.550 f  leftLED/rLight/offTime1_i_10/O
                         net (fo=11, routed)          0.562     7.112    leftLED/rLight/offTime1_i_10_n_0
    SLICE_X12Y71         LUT3 (Prop_lut3_I0_O)        0.124     7.236 r  leftLED/rLight/offTime1_i_2/O
                         net (fo=10, routed)          1.020     8.256    leftLED/rLight/offTime1_i_2_n_0
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      3.851    12.107 r  leftLED/rLight/offTime1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.109    leftLED/rLight/offTime1__0_n_106
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.627 r  leftLED/rLight/offTime1__1/P[0]
                         net (fo=2, routed)           0.807    14.434    leftLED/rLight/offTime1__1_n_105
    SLICE_X12Y63         LUT2 (Prop_lut2_I0_O)        0.124    14.558 r  leftLED/rLight/offTime[14]_i_82/O
                         net (fo=1, routed)           0.000    14.558    leftLED/rLight/offTime[14]_i_82_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.091 r  leftLED/rLight/offTime_reg[14]_i_77/CO[3]
                         net (fo=1, routed)           0.000    15.091    leftLED/rLight/offTime_reg[14]_i_77_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.208 r  leftLED/rLight/offTime_reg[26]_i_165/CO[3]
                         net (fo=1, routed)           0.000    15.208    leftLED/rLight/offTime_reg[26]_i_165_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.325 r  leftLED/rLight/offTime_reg[26]_i_95/CO[3]
                         net (fo=1, routed)           0.000    15.325    leftLED/rLight/offTime_reg[26]_i_95_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.564 r  leftLED/rLight/offTime_reg[26]_i_49/O[2]
                         net (fo=35, routed)          0.983    16.547    leftLED/rLight/offTime_reg[26]_i_49_n_5
    SLICE_X13Y70         LUT3 (Prop_lut3_I2_O)        0.301    16.848 r  leftLED/rLight/offTime[6]_i_88/O
                         net (fo=1, routed)           0.626    17.475    leftLED/rLight/offTime[6]_i_88_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    18.090 r  leftLED/rLight/offTime_reg[6]_i_78/O[3]
                         net (fo=3, routed)           0.539    18.629    leftLED/rLight/offTime_reg[6]_i_78_n_4
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.306    18.935 r  leftLED/rLight/offTime[6]_i_32/O
                         net (fo=1, routed)           0.630    19.565    leftLED/rLight/offTime[6]_i_32_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.091 r  leftLED/rLight/offTime_reg[6]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.091    leftLED/rLight/offTime_reg[6]_i_23_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.313 r  leftLED/rLight/offTime_reg[10]_i_23/O[0]
                         net (fo=3, routed)           0.547    20.860    leftLED/rLight/offTime_reg[10]_i_23_n_7
    SLICE_X8Y68          LUT3 (Prop_lut3_I1_O)        0.299    21.159 r  leftLED/rLight/offTime[10]_i_10/O
                         net (fo=1, routed)           0.626    21.784    leftLED/rLight/offTime[10]_i_10_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    22.310 r  leftLED/rLight/offTime_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    22.310    leftLED/rLight/offTime_reg[10]_i_4_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.623 r  leftLED/rLight/offTime_reg[14]_i_4/O[3]
                         net (fo=11, routed)          0.766    23.389    leftLED/rLight/offTime_reg[14]_i_4_n_4
    SLICE_X6Y70          LUT3 (Prop_lut3_I0_O)        0.306    23.695 r  leftLED/rLight/offTime[26]_i_221/O
                         net (fo=1, routed)           0.761    24.456    leftLED/rLight/offTime[26]_i_221_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    24.982 r  leftLED/rLight/offTime_reg[26]_i_170/CO[3]
                         net (fo=1, routed)           0.000    24.982    leftLED/rLight/offTime_reg[26]_i_170_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.096 r  leftLED/rLight/offTime_reg[26]_i_100/CO[3]
                         net (fo=1, routed)           0.000    25.096    leftLED/rLight/offTime_reg[26]_i_100_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.318 r  leftLED/rLight/offTime_reg[26]_i_51/O[0]
                         net (fo=3, routed)           0.744    26.062    leftLED/rLight/offTime_reg[26]_i_51_n_7
    SLICE_X3Y72          LUT4 (Prop_lut4_I1_O)        0.299    26.361 r  leftLED/rLight/offTime[26]_i_184/O
                         net (fo=1, routed)           0.000    26.361    leftLED/rLight/offTime[26]_i_184_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.762 r  leftLED/rLight/offTime_reg[26]_i_109/CO[3]
                         net (fo=1, routed)           0.000    26.762    leftLED/rLight/offTime_reg[26]_i_109_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.876 r  leftLED/rLight/offTime_reg[26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    26.876    leftLED/rLight/offTime_reg[26]_i_59_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.033 f  leftLED/rLight/offTime_reg[26]_i_17/CO[1]
                         net (fo=30, routed)          0.964    27.998    leftLED/rLight/offTime_reg[26]_i_17_n_2
    SLICE_X3Y83          LUT6 (Prop_lut6_I4_O)        0.329    28.327 r  leftLED/rLight/offTime[9]_i_3/O
                         net (fo=1, routed)           0.857    29.184    leftLED/rLight/offTime[9]_i_3_n_0
    SLICE_X10Y83         LUT6 (Prop_lut6_I2_O)        0.124    29.308 r  leftLED/rLight/offTime[9]_i_1/O
                         net (fo=1, routed)           0.000    29.308    leftLED/rLight/offTime[9]_i_1_n_0
    SLICE_X10Y83         FDRE                                         r  leftLED/rLight/offTime_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    JA_OBUF[4]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  JA_OBUF_BUFG[4]_inst/O
                         net (fo=323, routed)         1.520    14.943    leftLED/rLight/JA_OBUF_BUFG[4]
    SLICE_X10Y83         FDRE                                         r  leftLED/rLight/offTime_reg[9]/C
                         clock pessimism              0.259    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X10Y83         FDRE (Setup_fdre_C_D)        0.077    15.243    leftLED/rLight/offTime_reg[9]
  -------------------------------------------------------------------
                         required time                         15.243    
                         arrival time                         -29.308    
  -------------------------------------------------------------------
                         slack                                -14.065    

Slack (VIOLATED) :        -14.057ns  (required time - arrival time)
  Source:                 leftLED/bDutyCycle_reg__3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leftLED/bLight/offTime_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.846ns  (logic 12.888ns (54.048%)  route 10.958ns (45.952%))
  Logic Levels:           27  (CARRY4=15 DSP48E1=2 LUT2=1 LUT3=5 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    JA_OBUF[4]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  JA_OBUF_BUFG[4]_inst/O
                         net (fo=323, routed)         1.807     5.410    leftLED/JA_OBUF_BUFG[4]
    SLICE_X65Y47         FDRE                                         r  leftLED/bDutyCycle_reg__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.456     5.866 r  leftLED/bDutyCycle_reg__3/Q
                         net (fo=2, routed)           0.668     6.534    leftLED/bLight/Q[2]
    SLICE_X65Y47         LUT5 (Prop_lut5_I0_O)        0.124     6.658 f  leftLED/bLight/offTime1_i_10__1/O
                         net (fo=11, routed)          0.694     7.352    leftLED/bLight/offTime1_i_10__1_n_0
    SLICE_X58Y51         LUT3 (Prop_lut3_I0_O)        0.124     7.476 r  leftLED/bLight/offTime1__0_i_1__0/O
                         net (fo=10, routed)          0.731     8.207    leftLED/bLight/offTime1__0_i_1__0_n_0
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851    12.058 r  leftLED/bLight/offTime1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.060    leftLED/bLight/offTime1__0_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.578 r  leftLED/bLight/offTime1__1/P[0]
                         net (fo=2, routed)           0.935    14.513    leftLED/bLight/offTime1__1_n_105
    SLICE_X58Y52         LUT2 (Prop_lut2_I0_O)        0.124    14.637 r  leftLED/bLight/offTime[26]_i_247/O
                         net (fo=1, routed)           0.000    14.637    leftLED/bLight/offTime[26]_i_247_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.170 r  leftLED/bLight/offTime_reg[26]_i_198/CO[3]
                         net (fo=1, routed)           0.000    15.170    leftLED/bLight/offTime_reg[26]_i_198_n_0
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.287 r  leftLED/bLight/offTime_reg[26]_i_139/CO[3]
                         net (fo=1, routed)           0.000    15.287    leftLED/bLight/offTime_reg[26]_i_139_n_0
    SLICE_X58Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.506 r  leftLED/bLight/offTime_reg[26]_i_77/O[0]
                         net (fo=36, routed)          1.092    16.597    leftLED/bLight/offTime_reg[26]_i_77_n_7
    SLICE_X58Y57         LUT3 (Prop_lut3_I0_O)        0.295    16.892 r  leftLED/bLight/offTime[6]_i_87/O
                         net (fo=1, routed)           0.617    17.509    leftLED/bLight/offTime[6]_i_87_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.035 r  leftLED/bLight/offTime_reg[6]_i_77/CO[3]
                         net (fo=1, routed)           0.000    18.035    leftLED/bLight/offTime_reg[6]_i_77_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.257 r  leftLED/bLight/offTime_reg[10]_i_78/O[0]
                         net (fo=3, routed)           0.609    18.866    leftLED/bLight/offTime_reg[10]_i_78_n_7
    SLICE_X59Y57         LUT3 (Prop_lut3_I1_O)        0.299    19.165 r  leftLED/bLight/offTime[6]_i_30/O
                         net (fo=1, routed)           0.741    19.906    leftLED/bLight/offTime[6]_i_30_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.426 r  leftLED/bLight/offTime_reg[6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.426    leftLED/bLight/offTime_reg[6]_i_22_n_0
    SLICE_X62Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.645 r  leftLED/bLight/offTime_reg[10]_i_22/O[0]
                         net (fo=3, routed)           0.765    21.410    leftLED/bLight/offTime_reg[10]_i_22_n_7
    SLICE_X70Y55         LUT3 (Prop_lut3_I0_O)        0.295    21.705 r  leftLED/bLight/offTime[10]_i_9/O
                         net (fo=1, routed)           0.484    22.189    leftLED/bLight/offTime[10]_i_9_n_0
    SLICE_X66Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    22.739 r  leftLED/bLight/offTime_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    22.739    leftLED/bLight/offTime_reg[10]_i_4_n_0
    SLICE_X66Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.856 r  leftLED/bLight/offTime_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    22.856    leftLED/bLight/offTime_reg[14]_i_4_n_0
    SLICE_X66Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.973 r  leftLED/bLight/offTime_reg[18]_i_4/CO[3]
                         net (fo=1, routed)           0.000    22.973    leftLED/bLight/offTime_reg[18]_i_4_n_0
    SLICE_X66Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.296 r  leftLED/bLight/offTime_reg[22]_i_4/O[1]
                         net (fo=11, routed)          0.935    24.231    leftLED/bLight/offTime_reg[22]_i_4_n_6
    SLICE_X65Y60         LUT3 (Prop_lut3_I1_O)        0.306    24.537 r  leftLED/bLight/offTime[26]_i_83/O
                         net (fo=1, routed)           0.702    25.239    leftLED/bLight/offTime[26]_i_83_n_0
    SLICE_X64Y54         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    25.624 r  leftLED/bLight/offTime_reg[26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.624    leftLED/bLight/offTime_reg[26]_i_34_n_0
    SLICE_X64Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.958 r  leftLED/bLight/offTime_reg[26]_i_13/O[1]
                         net (fo=3, routed)           0.609    26.567    leftLED/bLight/offTime_reg[26]_i_13_n_6
    SLICE_X63Y55         LUT4 (Prop_lut4_I2_O)        0.303    26.870 r  leftLED/bLight/offTime[26]_i_73__1/O
                         net (fo=1, routed)           0.000    26.870    leftLED/bLight/offTime[26]_i_73__1_n_0
    SLICE_X63Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.271 r  leftLED/bLight/offTime_reg[26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.271    leftLED/bLight/offTime_reg[26]_i_27_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.428 r  leftLED/bLight/offTime_reg[26]_i_11/CO[1]
                         net (fo=27, routed)          0.719    28.147    leftLED/bLight/offTime_reg[26]_i_11_n_2
    SLICE_X64Y59         LUT5 (Prop_lut5_I1_O)        0.329    28.476 r  leftLED/bLight/offTime[15]_i_2/O
                         net (fo=1, routed)           0.656    29.131    leftLED/bLight/offTime0[15]
    SLICE_X73Y59         LUT5 (Prop_lut5_I2_O)        0.124    29.255 r  leftLED/bLight/offTime[15]_i_1__1/O
                         net (fo=1, routed)           0.000    29.255    leftLED/bLight/offTime[15]_i_1__1_n_0
    SLICE_X73Y59         FDRE                                         r  leftLED/bLight/offTime_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    JA_OBUF[4]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  JA_OBUF_BUFG[4]_inst/O
                         net (fo=323, routed)         1.593    15.016    leftLED/bLight/JA_OBUF_BUFG[4]
    SLICE_X73Y59         FDRE                                         r  leftLED/bLight/offTime_reg[15]/C
                         clock pessimism              0.187    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X73Y59         FDRE (Setup_fdre_C_D)        0.031    15.198    leftLED/bLight/offTime_reg[15]
  -------------------------------------------------------------------
                         required time                         15.198    
                         arrival time                         -29.255    
  -------------------------------------------------------------------
                         slack                                -14.057    

Slack (VIOLATED) :        -14.036ns  (required time - arrival time)
  Source:                 leftLED/bDutyCycle_reg__3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leftLED/bLight/offTime_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.825ns  (logic 12.888ns (54.094%)  route 10.937ns (45.906%))
  Logic Levels:           27  (CARRY4=15 DSP48E1=2 LUT2=1 LUT3=5 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    JA_OBUF[4]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  JA_OBUF_BUFG[4]_inst/O
                         net (fo=323, routed)         1.807     5.410    leftLED/JA_OBUF_BUFG[4]
    SLICE_X65Y47         FDRE                                         r  leftLED/bDutyCycle_reg__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.456     5.866 r  leftLED/bDutyCycle_reg__3/Q
                         net (fo=2, routed)           0.668     6.534    leftLED/bLight/Q[2]
    SLICE_X65Y47         LUT5 (Prop_lut5_I0_O)        0.124     6.658 f  leftLED/bLight/offTime1_i_10__1/O
                         net (fo=11, routed)          0.694     7.352    leftLED/bLight/offTime1_i_10__1_n_0
    SLICE_X58Y51         LUT3 (Prop_lut3_I0_O)        0.124     7.476 r  leftLED/bLight/offTime1__0_i_1__0/O
                         net (fo=10, routed)          0.731     8.207    leftLED/bLight/offTime1__0_i_1__0_n_0
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851    12.058 r  leftLED/bLight/offTime1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.060    leftLED/bLight/offTime1__0_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.578 r  leftLED/bLight/offTime1__1/P[0]
                         net (fo=2, routed)           0.935    14.513    leftLED/bLight/offTime1__1_n_105
    SLICE_X58Y52         LUT2 (Prop_lut2_I0_O)        0.124    14.637 r  leftLED/bLight/offTime[26]_i_247/O
                         net (fo=1, routed)           0.000    14.637    leftLED/bLight/offTime[26]_i_247_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.170 r  leftLED/bLight/offTime_reg[26]_i_198/CO[3]
                         net (fo=1, routed)           0.000    15.170    leftLED/bLight/offTime_reg[26]_i_198_n_0
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.287 r  leftLED/bLight/offTime_reg[26]_i_139/CO[3]
                         net (fo=1, routed)           0.000    15.287    leftLED/bLight/offTime_reg[26]_i_139_n_0
    SLICE_X58Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.506 r  leftLED/bLight/offTime_reg[26]_i_77/O[0]
                         net (fo=36, routed)          1.092    16.597    leftLED/bLight/offTime_reg[26]_i_77_n_7
    SLICE_X58Y57         LUT3 (Prop_lut3_I0_O)        0.295    16.892 r  leftLED/bLight/offTime[6]_i_87/O
                         net (fo=1, routed)           0.617    17.509    leftLED/bLight/offTime[6]_i_87_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.035 r  leftLED/bLight/offTime_reg[6]_i_77/CO[3]
                         net (fo=1, routed)           0.000    18.035    leftLED/bLight/offTime_reg[6]_i_77_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.257 r  leftLED/bLight/offTime_reg[10]_i_78/O[0]
                         net (fo=3, routed)           0.609    18.866    leftLED/bLight/offTime_reg[10]_i_78_n_7
    SLICE_X59Y57         LUT3 (Prop_lut3_I1_O)        0.299    19.165 r  leftLED/bLight/offTime[6]_i_30/O
                         net (fo=1, routed)           0.741    19.906    leftLED/bLight/offTime[6]_i_30_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.426 r  leftLED/bLight/offTime_reg[6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.426    leftLED/bLight/offTime_reg[6]_i_22_n_0
    SLICE_X62Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.645 r  leftLED/bLight/offTime_reg[10]_i_22/O[0]
                         net (fo=3, routed)           0.765    21.410    leftLED/bLight/offTime_reg[10]_i_22_n_7
    SLICE_X70Y55         LUT3 (Prop_lut3_I0_O)        0.295    21.705 r  leftLED/bLight/offTime[10]_i_9/O
                         net (fo=1, routed)           0.484    22.189    leftLED/bLight/offTime[10]_i_9_n_0
    SLICE_X66Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    22.739 r  leftLED/bLight/offTime_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    22.739    leftLED/bLight/offTime_reg[10]_i_4_n_0
    SLICE_X66Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.856 r  leftLED/bLight/offTime_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    22.856    leftLED/bLight/offTime_reg[14]_i_4_n_0
    SLICE_X66Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.973 r  leftLED/bLight/offTime_reg[18]_i_4/CO[3]
                         net (fo=1, routed)           0.000    22.973    leftLED/bLight/offTime_reg[18]_i_4_n_0
    SLICE_X66Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.296 r  leftLED/bLight/offTime_reg[22]_i_4/O[1]
                         net (fo=11, routed)          0.935    24.231    leftLED/bLight/offTime_reg[22]_i_4_n_6
    SLICE_X65Y60         LUT3 (Prop_lut3_I1_O)        0.306    24.537 r  leftLED/bLight/offTime[26]_i_83/O
                         net (fo=1, routed)           0.702    25.239    leftLED/bLight/offTime[26]_i_83_n_0
    SLICE_X64Y54         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    25.624 r  leftLED/bLight/offTime_reg[26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.624    leftLED/bLight/offTime_reg[26]_i_34_n_0
    SLICE_X64Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.958 r  leftLED/bLight/offTime_reg[26]_i_13/O[1]
                         net (fo=3, routed)           0.609    26.567    leftLED/bLight/offTime_reg[26]_i_13_n_6
    SLICE_X63Y55         LUT4 (Prop_lut4_I2_O)        0.303    26.870 r  leftLED/bLight/offTime[26]_i_73__1/O
                         net (fo=1, routed)           0.000    26.870    leftLED/bLight/offTime[26]_i_73__1_n_0
    SLICE_X63Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.271 r  leftLED/bLight/offTime_reg[26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.271    leftLED/bLight/offTime_reg[26]_i_27_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.428 r  leftLED/bLight/offTime_reg[26]_i_11/CO[1]
                         net (fo=27, routed)          0.724    28.152    leftLED/bLight/offTime_reg[26]_i_11_n_2
    SLICE_X70Y57         LUT5 (Prop_lut5_I1_O)        0.329    28.481 r  leftLED/bLight/offTime[3]_i_2/O
                         net (fo=1, routed)           0.630    29.111    leftLED/bLight/offTime0[3]
    SLICE_X73Y59         LUT5 (Prop_lut5_I2_O)        0.124    29.235 r  leftLED/bLight/offTime[3]_i_1__1/O
                         net (fo=1, routed)           0.000    29.235    leftLED/bLight/offTime[3]_i_1__1_n_0
    SLICE_X73Y59         FDRE                                         r  leftLED/bLight/offTime_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    JA_OBUF[4]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  JA_OBUF_BUFG[4]_inst/O
                         net (fo=323, routed)         1.593    15.016    leftLED/bLight/JA_OBUF_BUFG[4]
    SLICE_X73Y59         FDRE                                         r  leftLED/bLight/offTime_reg[3]/C
                         clock pessimism              0.187    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X73Y59         FDRE (Setup_fdre_C_D)        0.032    15.199    leftLED/bLight/offTime_reg[3]
  -------------------------------------------------------------------
                         required time                         15.199    
                         arrival time                         -29.235    
  -------------------------------------------------------------------
                         slack                                -14.036    

Slack (VIOLATED) :        -14.028ns  (required time - arrival time)
  Source:                 leftLED/rDutyCycle_reg__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leftLED/rLight/offTime_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        24.070ns  (logic 12.965ns (53.864%)  route 11.105ns (46.136%))
  Logic Levels:           27  (CARRY4=15 DSP48E1=2 LUT2=1 LUT3=5 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    JA_OBUF[4]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  JA_OBUF_BUFG[4]_inst/O
                         net (fo=323, routed)         1.632     5.235    leftLED/JA_OBUF_BUFG[4]
    SLICE_X12Y71         FDRE                                         r  leftLED/rDutyCycle_reg__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDRE (Prop_fdre_C_Q)         0.518     5.753 r  leftLED/rDutyCycle_reg__1/Q
                         net (fo=2, routed)           0.673     6.426    leftLED/rLight/Q[4]
    SLICE_X12Y71         LUT5 (Prop_lut5_I0_O)        0.124     6.550 f  leftLED/rLight/offTime1_i_10/O
                         net (fo=11, routed)          0.562     7.112    leftLED/rLight/offTime1_i_10_n_0
    SLICE_X12Y71         LUT3 (Prop_lut3_I0_O)        0.124     7.236 r  leftLED/rLight/offTime1_i_2/O
                         net (fo=10, routed)          1.020     8.256    leftLED/rLight/offTime1_i_2_n_0
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      3.851    12.107 r  leftLED/rLight/offTime1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.109    leftLED/rLight/offTime1__0_n_106
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.627 r  leftLED/rLight/offTime1__1/P[0]
                         net (fo=2, routed)           0.807    14.434    leftLED/rLight/offTime1__1_n_105
    SLICE_X12Y63         LUT2 (Prop_lut2_I0_O)        0.124    14.558 r  leftLED/rLight/offTime[14]_i_82/O
                         net (fo=1, routed)           0.000    14.558    leftLED/rLight/offTime[14]_i_82_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.091 r  leftLED/rLight/offTime_reg[14]_i_77/CO[3]
                         net (fo=1, routed)           0.000    15.091    leftLED/rLight/offTime_reg[14]_i_77_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.208 r  leftLED/rLight/offTime_reg[26]_i_165/CO[3]
                         net (fo=1, routed)           0.000    15.208    leftLED/rLight/offTime_reg[26]_i_165_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.325 r  leftLED/rLight/offTime_reg[26]_i_95/CO[3]
                         net (fo=1, routed)           0.000    15.325    leftLED/rLight/offTime_reg[26]_i_95_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.564 r  leftLED/rLight/offTime_reg[26]_i_49/O[2]
                         net (fo=35, routed)          0.983    16.547    leftLED/rLight/offTime_reg[26]_i_49_n_5
    SLICE_X13Y70         LUT3 (Prop_lut3_I2_O)        0.301    16.848 r  leftLED/rLight/offTime[6]_i_88/O
                         net (fo=1, routed)           0.626    17.475    leftLED/rLight/offTime[6]_i_88_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    18.090 r  leftLED/rLight/offTime_reg[6]_i_78/O[3]
                         net (fo=3, routed)           0.539    18.629    leftLED/rLight/offTime_reg[6]_i_78_n_4
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.306    18.935 r  leftLED/rLight/offTime[6]_i_32/O
                         net (fo=1, routed)           0.630    19.565    leftLED/rLight/offTime[6]_i_32_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.091 r  leftLED/rLight/offTime_reg[6]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.091    leftLED/rLight/offTime_reg[6]_i_23_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.313 r  leftLED/rLight/offTime_reg[10]_i_23/O[0]
                         net (fo=3, routed)           0.547    20.860    leftLED/rLight/offTime_reg[10]_i_23_n_7
    SLICE_X8Y68          LUT3 (Prop_lut3_I1_O)        0.299    21.159 r  leftLED/rLight/offTime[10]_i_10/O
                         net (fo=1, routed)           0.626    21.784    leftLED/rLight/offTime[10]_i_10_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    22.310 r  leftLED/rLight/offTime_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    22.310    leftLED/rLight/offTime_reg[10]_i_4_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.623 r  leftLED/rLight/offTime_reg[14]_i_4/O[3]
                         net (fo=11, routed)          0.766    23.389    leftLED/rLight/offTime_reg[14]_i_4_n_4
    SLICE_X6Y70          LUT3 (Prop_lut3_I0_O)        0.306    23.695 r  leftLED/rLight/offTime[26]_i_221/O
                         net (fo=1, routed)           0.761    24.456    leftLED/rLight/offTime[26]_i_221_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    24.982 r  leftLED/rLight/offTime_reg[26]_i_170/CO[3]
                         net (fo=1, routed)           0.000    24.982    leftLED/rLight/offTime_reg[26]_i_170_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.096 r  leftLED/rLight/offTime_reg[26]_i_100/CO[3]
                         net (fo=1, routed)           0.000    25.096    leftLED/rLight/offTime_reg[26]_i_100_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.318 r  leftLED/rLight/offTime_reg[26]_i_51/O[0]
                         net (fo=3, routed)           0.744    26.062    leftLED/rLight/offTime_reg[26]_i_51_n_7
    SLICE_X3Y72          LUT4 (Prop_lut4_I1_O)        0.299    26.361 r  leftLED/rLight/offTime[26]_i_184/O
                         net (fo=1, routed)           0.000    26.361    leftLED/rLight/offTime[26]_i_184_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.762 r  leftLED/rLight/offTime_reg[26]_i_109/CO[3]
                         net (fo=1, routed)           0.000    26.762    leftLED/rLight/offTime_reg[26]_i_109_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.876 r  leftLED/rLight/offTime_reg[26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    26.876    leftLED/rLight/offTime_reg[26]_i_59_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.033 f  leftLED/rLight/offTime_reg[26]_i_17/CO[1]
                         net (fo=30, routed)          0.959    27.992    leftLED/rLight/offTime_reg[26]_i_17_n_2
    SLICE_X4Y84          LUT6 (Prop_lut6_I4_O)        0.329    28.321 r  leftLED/rLight/offTime[18]_i_3/O
                         net (fo=1, routed)           0.859    29.181    leftLED/rLight/offTime[18]_i_3_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I2_O)        0.124    29.305 r  leftLED/rLight/offTime[18]_i_1/O
                         net (fo=1, routed)           0.000    29.305    leftLED/rLight/offTime[18]_i_1_n_0
    SLICE_X5Y89          FDRE                                         r  leftLED/rLight/offTime_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    JA_OBUF[4]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  JA_OBUF_BUFG[4]_inst/O
                         net (fo=323, routed)         1.601    15.024    leftLED/rLight/JA_OBUF_BUFG[4]
    SLICE_X5Y89          FDRE                                         r  leftLED/rLight/offTime_reg[18]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X5Y89          FDRE (Setup_fdre_C_D)        0.029    15.276    leftLED/rLight/offTime_reg[18]
  -------------------------------------------------------------------
                         required time                         15.276    
                         arrival time                         -29.305    
  -------------------------------------------------------------------
                         slack                                -14.028    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 leftLED/stateNext_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leftLED/state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    JA_OBUF[4]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  JA_OBUF_BUFG[4]_inst/O
                         net (fo=323, routed)         0.567     1.486    leftLED/JA_OBUF_BUFG[4]
    SLICE_X32Y84         FDRE                                         r  leftLED/stateNext_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  leftLED/stateNext_reg/Q
                         net (fo=1, routed)           0.065     1.693    leftLED/stateNext
    SLICE_X32Y84         FDRE                                         r  leftLED/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    JA_OBUF[4]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  JA_OBUF_BUFG[4]_inst/O
                         net (fo=323, routed)         0.836     2.001    leftLED/JA_OBUF_BUFG[4]
    SLICE_X32Y84         FDRE                                         r  leftLED/state_reg/C
                         clock pessimism             -0.514     1.486    
    SLICE_X32Y84         FDRE (Hold_fdre_C_D)         0.075     1.561    leftLED/state_reg
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.693    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 controlSSD/ct_6/cathode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlSSD/cathode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.716%)  route 0.115ns (38.284%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    JA_OBUF[4]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  JA_OBUF_BUFG[4]_inst/O
                         net (fo=323, routed)         0.598     1.517    controlSSD/ct_6/JA_OBUF_BUFG[4]
    SLICE_X0Y67          FDRE                                         r  controlSSD/ct_6/cathode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  controlSSD/ct_6/cathode_reg[1]/Q
                         net (fo=1, routed)           0.115     1.774    controlSSD/ct_6/cathode_reg_n_0_[1]
    SLICE_X0Y66          LUT6 (Prop_lut6_I0_O)        0.045     1.819 r  controlSSD/ct_6/cathode[1]_i_1/O
                         net (fo=1, routed)           0.000     1.819    controlSSD/segments[1]
    SLICE_X0Y66          FDRE                                         r  controlSSD/cathode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    JA_OBUF[4]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  JA_OBUF_BUFG[4]_inst/O
                         net (fo=323, routed)         0.870     2.035    controlSSD/JA_OBUF_BUFG[4]
    SLICE_X0Y66          FDRE                                         r  controlSSD/cathode_reg[1]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X0Y66          FDRE (Hold_fdre_C_D)         0.092     1.624    controlSSD/cathode_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 leftLED/rDutyCycle_reg__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leftLED/rLight/pwmOut_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.209ns (57.850%)  route 0.152ns (42.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    JA_OBUF[4]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  JA_OBUF_BUFG[4]_inst/O
                         net (fo=323, routed)         0.565     1.484    leftLED/JA_OBUF_BUFG[4]
    SLICE_X12Y71         FDRE                                         r  leftLED/rDutyCycle_reg__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  leftLED/rDutyCycle_reg__1/Q
                         net (fo=2, routed)           0.152     1.801    leftLED/rLight/Q[4]
    SLICE_X12Y72         LUT6 (Prop_lut6_I2_O)        0.045     1.846 r  leftLED/rLight/pwmOut_i_1/O
                         net (fo=1, routed)           0.000     1.846    leftLED/rLight/pwmOut_i_1_n_0
    SLICE_X12Y72         FDRE                                         r  leftLED/rLight/pwmOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    JA_OBUF[4]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  JA_OBUF_BUFG[4]_inst/O
                         net (fo=323, routed)         0.833     1.998    leftLED/rLight/JA_OBUF_BUFG[4]
    SLICE_X12Y72         FDRE                                         r  leftLED/rLight/pwmOut_reg/C
                         clock pessimism             -0.500     1.497    
    SLICE_X12Y72         FDRE (Hold_fdre_C_D)         0.120     1.617    leftLED/rLight/pwmOut_reg
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 leftLED/gLight/onTime_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leftLED/gLight/onTime_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    JA_OBUF[4]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  JA_OBUF_BUFG[4]_inst/O
                         net (fo=323, routed)         0.569     1.488    leftLED/gLight/JA_OBUF_BUFG[4]
    SLICE_X14Y67         FDRE                                         r  leftLED/gLight/onTime_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  leftLED/gLight/onTime_reg[31]/Q
                         net (fo=3, routed)           0.078     1.730    leftLED/gLight/onTime[31]
    SLICE_X14Y67         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.859 r  leftLED/gLight/onTime_reg[32]_i_2__0/O[3]
                         net (fo=1, routed)           0.000     1.859    leftLED/gLight/onTime01_in[32]
    SLICE_X14Y67         FDRE                                         r  leftLED/gLight/onTime_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    JA_OBUF[4]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  JA_OBUF_BUFG[4]_inst/O
                         net (fo=323, routed)         0.838     2.003    leftLED/gLight/JA_OBUF_BUFG[4]
    SLICE_X14Y67         FDRE                                         r  leftLED/gLight/onTime_reg[32]/C
                         clock pessimism             -0.514     1.488    
    SLICE_X14Y67         FDRE (Hold_fdre_C_D)         0.134     1.622    leftLED/gLight/onTime_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 leftLED/rLight/onTime_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leftLED/rLight/onTime_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    JA_OBUF[4]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  JA_OBUF_BUFG[4]_inst/O
                         net (fo=323, routed)         0.568     1.487    leftLED/rLight/JA_OBUF_BUFG[4]
    SLICE_X10Y109        FDRE                                         r  leftLED/rLight/onTime_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y109        FDRE (Prop_fdre_C_Q)         0.164     1.651 r  leftLED/rLight/onTime_reg[29]/Q
                         net (fo=3, routed)           0.078     1.730    leftLED/rLight/onTime[29]
    SLICE_X10Y109        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.859 r  leftLED/rLight/onTime_reg[32]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.859    leftLED/rLight/onTime01_in[30]
    SLICE_X10Y109        FDRE                                         r  leftLED/rLight/onTime_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    JA_OBUF[4]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  JA_OBUF_BUFG[4]_inst/O
                         net (fo=323, routed)         0.839     2.004    leftLED/rLight/JA_OBUF_BUFG[4]
    SLICE_X10Y109        FDRE                                         r  leftLED/rLight/onTime_reg[30]/C
                         clock pessimism             -0.516     1.487    
    SLICE_X10Y109        FDRE (Hold_fdre_C_D)         0.134     1.621    leftLED/rLight/onTime_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 leftLED/rLight/onTime_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leftLED/rLight/onTime_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.734%)  route 0.079ns (21.265%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    JA_OBUF[4]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  JA_OBUF_BUFG[4]_inst/O
                         net (fo=323, routed)         0.568     1.487    leftLED/rLight/JA_OBUF_BUFG[4]
    SLICE_X10Y108        FDRE                                         r  leftLED/rLight/onTime_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y108        FDRE (Prop_fdre_C_Q)         0.164     1.651 r  leftLED/rLight/onTime_reg[27]/Q
                         net (fo=4, routed)           0.079     1.731    leftLED/rLight/onTime[27]
    SLICE_X10Y108        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.860 r  leftLED/rLight/onTime_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.860    leftLED/rLight/onTime01_in[28]
    SLICE_X10Y108        FDRE                                         r  leftLED/rLight/onTime_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    JA_OBUF[4]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  JA_OBUF_BUFG[4]_inst/O
                         net (fo=323, routed)         0.839     2.004    leftLED/rLight/JA_OBUF_BUFG[4]
    SLICE_X10Y108        FDRE                                         r  leftLED/rLight/onTime_reg[28]/C
                         clock pessimism             -0.516     1.487    
    SLICE_X10Y108        FDRE (Hold_fdre_C_D)         0.134     1.621    leftLED/rLight/onTime_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 leftLED/rLight/onTime_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leftLED/rLight/onTime_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.734%)  route 0.079ns (21.265%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    JA_OBUF[4]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  JA_OBUF_BUFG[4]_inst/O
                         net (fo=323, routed)         0.568     1.487    leftLED/rLight/JA_OBUF_BUFG[4]
    SLICE_X10Y109        FDRE                                         r  leftLED/rLight/onTime_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y109        FDRE (Prop_fdre_C_Q)         0.164     1.651 r  leftLED/rLight/onTime_reg[31]/Q
                         net (fo=4, routed)           0.079     1.731    leftLED/rLight/onTime[31]
    SLICE_X10Y109        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.860 r  leftLED/rLight/onTime_reg[32]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.860    leftLED/rLight/onTime01_in[32]
    SLICE_X10Y109        FDRE                                         r  leftLED/rLight/onTime_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    JA_OBUF[4]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  JA_OBUF_BUFG[4]_inst/O
                         net (fo=323, routed)         0.839     2.004    leftLED/rLight/JA_OBUF_BUFG[4]
    SLICE_X10Y109        FDRE                                         r  leftLED/rLight/onTime_reg[32]/C
                         clock pessimism             -0.516     1.487    
    SLICE_X10Y109        FDRE (Hold_fdre_C_D)         0.134     1.621    leftLED/rLight/onTime_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 leftLED/bLight/onTime_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leftLED/bLight/onTime_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.734%)  route 0.079ns (21.265%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    JA_OBUF[4]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  JA_OBUF_BUFG[4]_inst/O
                         net (fo=323, routed)         0.555     1.474    leftLED/bLight/JA_OBUF_BUFG[4]
    SLICE_X62Y74         FDRE                                         r  leftLED/bLight/onTime_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  leftLED/bLight/onTime_reg[31]/Q
                         net (fo=3, routed)           0.079     1.717    leftLED/bLight/onTime[31]
    SLICE_X62Y74         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.846 r  leftLED/bLight/onTime_reg[32]_i_2__1/O[3]
                         net (fo=1, routed)           0.000     1.846    leftLED/bLight/onTime01_in[32]
    SLICE_X62Y74         FDRE                                         r  leftLED/bLight/onTime_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    JA_OBUF[4]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  JA_OBUF_BUFG[4]_inst/O
                         net (fo=323, routed)         0.823     1.988    leftLED/bLight/JA_OBUF_BUFG[4]
    SLICE_X62Y74         FDRE                                         r  leftLED/bLight/onTime_reg[32]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X62Y74         FDRE (Hold_fdre_C_D)         0.134     1.608    leftLED/bLight/onTime_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 leftLED/bLight/onTime_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leftLED/bLight/onTime_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.721%)  route 0.079ns (21.279%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    JA_OBUF[4]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  JA_OBUF_BUFG[4]_inst/O
                         net (fo=323, routed)         0.556     1.475    leftLED/bLight/JA_OBUF_BUFG[4]
    SLICE_X62Y73         FDRE                                         r  leftLED/bLight/onTime_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y73         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  leftLED/bLight/onTime_reg[27]/Q
                         net (fo=3, routed)           0.079     1.719    leftLED/bLight/onTime[27]
    SLICE_X62Y73         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.848 r  leftLED/bLight/onTime_reg[28]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.848    leftLED/bLight/onTime01_in[28]
    SLICE_X62Y73         FDRE                                         r  leftLED/bLight/onTime_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    JA_OBUF[4]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  JA_OBUF_BUFG[4]_inst/O
                         net (fo=323, routed)         0.824     1.989    leftLED/bLight/JA_OBUF_BUFG[4]
    SLICE_X62Y73         FDRE                                         r  leftLED/bLight/onTime_reg[28]/C
                         clock pessimism             -0.513     1.475    
    SLICE_X62Y73         FDRE (Hold_fdre_C_D)         0.134     1.609    leftLED/bLight/onTime_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 leftLED/gLight/onTime_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leftLED/gLight/onTime_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.721%)  route 0.079ns (21.279%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    JA_OBUF[4]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  JA_OBUF_BUFG[4]_inst/O
                         net (fo=323, routed)         0.570     1.489    leftLED/gLight/JA_OBUF_BUFG[4]
    SLICE_X14Y66         FDRE                                         r  leftLED/gLight/onTime_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y66         FDRE (Prop_fdre_C_Q)         0.164     1.653 r  leftLED/gLight/onTime_reg[27]/Q
                         net (fo=3, routed)           0.079     1.733    leftLED/gLight/onTime[27]
    SLICE_X14Y66         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.862 r  leftLED/gLight/onTime_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.862    leftLED/gLight/onTime01_in[28]
    SLICE_X14Y66         FDRE                                         r  leftLED/gLight/onTime_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    JA_OBUF[4]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  JA_OBUF_BUFG[4]_inst/O
                         net (fo=323, routed)         0.839     2.004    leftLED/gLight/JA_OBUF_BUFG[4]
    SLICE_X14Y66         FDRE                                         r  leftLED/gLight/onTime_reg[28]/C
                         clock pessimism             -0.514     1.489    
    SLICE_X14Y66         FDRE (Hold_fdre_C_D)         0.134     1.623    leftLED/gLight/onTime_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  JA_OBUF_BUFG[4]_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y69     controlSSD/anode_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y69     controlSSD/anode_count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y69     controlSSD/anode_count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y71     controlSSD/anode_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y71     controlSSD/anode_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y69     controlSSD/anode_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y71     controlSSD/anode_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y69     controlSSD/anode_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y71     controlSSD/anode_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y69     controlSSD/anode_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y69     controlSSD/anode_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y69     controlSSD/anode_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y69     controlSSD/anode_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y69     controlSSD/anode_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y69     controlSSD/anode_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y71     controlSSD/anode_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y71     controlSSD/anode_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y71     controlSSD/anode_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y71     controlSSD/anode_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y69     controlSSD/anode_count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y69     controlSSD/anode_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y69     controlSSD/anode_count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y69     controlSSD/anode_count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y69     controlSSD/anode_count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y69     controlSSD/anode_count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y71     controlSSD/anode_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y71     controlSSD/anode_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y71     controlSSD/anode_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y71     controlSSD/anode_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK100MHZ
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.131ns  (logic 5.099ns (50.329%)  route 5.032ns (49.671%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    JA_OBUF[4]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  JA_OBUF_BUFG[4]_inst/O
                         net (fo=323, routed)         3.008    11.610    JA_OBUF_BUFG[4]
    G17                  OBUF (Prop_obuf_I_O)         3.521    15.131 f  JA_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.131    JA[4]
    G17                                                               f  JA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leftLED/bLED_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.982ns  (logic 4.066ns (45.265%)  route 4.916ns (54.735%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    JA_OBUF[4]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  JA_OBUF_BUFG[4]_inst/O
                         net (fo=323, routed)         1.806     5.409    leftLED/JA_OBUF_BUFG[4]
    SLICE_X62Y49         FDRE                                         r  leftLED/bLED_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.518     5.927 r  leftLED/bLED_reg_lopt_replica/Q
                         net (fo=1, routed)           4.916    10.843    lopt_4
    E18                  OBUF (Prop_obuf_I_O)         3.548    14.391 r  JA_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.391    JA[3]
    E18                                                               r  JA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controlSSD/anode_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.758ns  (logic 4.109ns (46.912%)  route 4.649ns (53.088%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    JA_OBUF[4]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  JA_OBUF_BUFG[4]_inst/O
                         net (fo=323, routed)         1.711     5.314    controlSSD/JA_OBUF_BUFG[4]
    SLICE_X0Y71          FDRE                                         r  controlSSD/anode_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.419     5.733 r  controlSSD/anode_reg[6]/Q
                         net (fo=1, routed)           4.649    10.382    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.690    14.072 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.072    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leftLED/gLED_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.422ns  (logic 4.073ns (48.364%)  route 4.349ns (51.636%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    JA_OBUF[4]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  JA_OBUF_BUFG[4]_inst/O
                         net (fo=323, routed)         1.818     5.421    leftLED/JA_OBUF_BUFG[4]
    SLICE_X12Y39         FDRE                                         r  leftLED/gLED_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y39         FDRE (Prop_fdre_C_Q)         0.518     5.939 r  leftLED/gLED_reg_lopt_replica/Q
                         net (fo=1, routed)           4.349    10.287    lopt_2
    D18                  OBUF (Prop_obuf_I_O)         3.555    13.843 r  JA_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.843    JA[2]
    D18                                                               r  JA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leftLED/bLED_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED16_G
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.292ns  (logic 4.039ns (48.707%)  route 4.253ns (51.293%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    JA_OBUF[4]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  JA_OBUF_BUFG[4]_inst/O
                         net (fo=323, routed)         1.806     5.409    leftLED/JA_OBUF_BUFG[4]
    SLICE_X62Y49         FDRE                                         r  leftLED/bLED_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.518     5.927 r  leftLED/bLED_reg/Q
                         net (fo=1, routed)           4.253    10.180    JA_OBUF[3]
    M16                  OBUF (Prop_obuf_I_O)         3.521    13.701 r  LED16_G_OBUF_inst/O
                         net (fo=0)                   0.000    13.701    LED16_G
    M16                                                               r  LED16_G (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leftLED/gLED_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED16_B
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.608ns  (logic 4.085ns (53.698%)  route 3.523ns (46.302%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    JA_OBUF[4]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  JA_OBUF_BUFG[4]_inst/O
                         net (fo=323, routed)         1.818     5.421    leftLED/JA_OBUF_BUFG[4]
    SLICE_X12Y39         FDRE                                         r  leftLED/gLED_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y39         FDRE (Prop_fdre_C_Q)         0.518     5.939 r  leftLED/gLED_reg/Q
                         net (fo=1, routed)           3.523     9.461    JA_OBUF[2]
    R12                  OBUF (Prop_obuf_I_O)         3.567    13.029 r  LED16_B_OBUF_inst/O
                         net (fo=0)                   0.000    13.029    LED16_B
    R12                                                               r  LED16_B (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leftLED/rLED_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.265ns  (logic 4.083ns (56.199%)  route 3.182ns (43.801%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    JA_OBUF[4]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  JA_OBUF_BUFG[4]_inst/O
                         net (fo=323, routed)         1.626     5.229    leftLED/JA_OBUF_BUFG[4]
    SLICE_X12Y74         FDRE                                         r  leftLED/rLED_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y74         FDRE (Prop_fdre_C_Q)         0.518     5.747 r  leftLED/rLED_reg_lopt_replica/Q
                         net (fo=1, routed)           3.182     8.929    lopt
    C17                  OBUF (Prop_obuf_I_O)         3.565    12.494 r  JA_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.494    JA[1]
    C17                                                               r  JA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controlSSD/cathode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SD[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.135ns  (logic 4.006ns (56.147%)  route 3.129ns (43.853%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    JA_OBUF[4]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  JA_OBUF_BUFG[4]_inst/O
                         net (fo=323, routed)         1.714     5.317    controlSSD/JA_OBUF_BUFG[4]
    SLICE_X0Y68          FDRE                                         r  controlSSD/cathode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.456     5.773 r  controlSSD/cathode_reg[3]/Q
                         net (fo=1, routed)           3.129     8.902    SD_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    12.452 r  SD_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.452    SD[3]
    K13                                                               r  SD[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controlSSD/anode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.939ns  (logic 4.008ns (57.757%)  route 2.931ns (42.243%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    JA_OBUF[4]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  JA_OBUF_BUFG[4]_inst/O
                         net (fo=323, routed)         1.711     5.314    controlSSD/JA_OBUF_BUFG[4]
    SLICE_X0Y71          FDRE                                         r  controlSSD/anode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  controlSSD/anode_reg[3]/Q
                         net (fo=1, routed)           2.931     8.701    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552    12.253 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.253    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controlSSD/anode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.833ns  (logic 3.992ns (58.418%)  route 2.841ns (41.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    JA_OBUF[4]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  JA_OBUF_BUFG[4]_inst/O
                         net (fo=323, routed)         1.711     5.314    controlSSD/JA_OBUF_BUFG[4]
    SLICE_X0Y71          FDRE                                         r  controlSSD/anode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  controlSSD/anode_reg[1]/Q
                         net (fo=1, routed)           2.841     8.611    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536    12.147 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.147    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK100MHZ
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.890ns  (logic 1.498ns (51.818%)  route 1.393ns (48.182%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    JA_OBUF[4]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  JA_OBUF_BUFG[4]_inst/O
                         net (fo=323, routed)         0.748     1.668    JA_OBUF_BUFG[4]
    G17                  OBUF (Prop_obuf_I_O)         1.222     2.890 r  JA_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.890    JA[4]
    G17                                                               r  JA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controlSSD/anode_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.782ns  (logic 1.434ns (80.478%)  route 0.348ns (19.522%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    JA_OBUF[4]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  JA_OBUF_BUFG[4]_inst/O
                         net (fo=323, routed)         0.594     1.513    controlSSD/JA_OBUF_BUFG[4]
    SLICE_X0Y71          FDRE                                         r  controlSSD/anode_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.128     1.641 r  controlSSD/anode_reg[5]/Q
                         net (fo=1, routed)           0.348     1.989    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.306     3.296 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.296    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controlSSD/cathode_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SD[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.791ns  (logic 1.375ns (76.808%)  route 0.415ns (23.192%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    JA_OBUF[4]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  JA_OBUF_BUFG[4]_inst/O
                         net (fo=323, routed)         0.597     1.516    controlSSD/JA_OBUF_BUFG[4]
    SLICE_X0Y68          FDRE                                         r  controlSSD/cathode_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  controlSSD/cathode_reg[4]/Q
                         net (fo=1, routed)           0.415     2.073    SD_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.307 r  SD_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.307    SD[4]
    P15                                                               r  SD[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controlSSD/cathode_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SD[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.815ns  (logic 1.402ns (77.251%)  route 0.413ns (22.749%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    JA_OBUF[4]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  JA_OBUF_BUFG[4]_inst/O
                         net (fo=323, routed)         0.600     1.519    controlSSD/JA_OBUF_BUFG[4]
    SLICE_X0Y65          FDRE                                         r  controlSSD/cathode_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  controlSSD/cathode_reg[5]/Q
                         net (fo=1, routed)           0.413     2.073    SD_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.261     3.335 r  SD_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.335    SD[5]
    T11                                                               r  SD[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controlSSD/cathode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SD[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.934ns  (logic 1.397ns (72.223%)  route 0.537ns (27.777%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    JA_OBUF[4]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  JA_OBUF_BUFG[4]_inst/O
                         net (fo=323, routed)         0.599     1.518    controlSSD/JA_OBUF_BUFG[4]
    SLICE_X0Y66          FDRE                                         r  controlSSD/cathode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  controlSSD/cathode_reg[1]/Q
                         net (fo=1, routed)           0.537     2.197    SD_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.256     3.453 r  SD_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.453    SD[1]
    R10                                                               r  SD[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controlSSD/anode_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.979ns  (logic 1.435ns (72.530%)  route 0.544ns (27.470%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    JA_OBUF[4]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  JA_OBUF_BUFG[4]_inst/O
                         net (fo=323, routed)         0.596     1.515    controlSSD/JA_OBUF_BUFG[4]
    SLICE_X0Y69          FDRE                                         r  controlSSD/anode_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.128     1.643 r  controlSSD/anode_reg[7]/Q
                         net (fo=1, routed)           0.544     2.187    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         1.307     3.494 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.494    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controlSSD/cathode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SD[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.975ns  (logic 1.418ns (71.837%)  route 0.556ns (28.163%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    JA_OBUF[4]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  JA_OBUF_BUFG[4]_inst/O
                         net (fo=323, routed)         0.600     1.519    controlSSD/JA_OBUF_BUFG[4]
    SLICE_X0Y65          FDRE                                         r  controlSSD/cathode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  controlSSD/cathode_reg[0]/Q
                         net (fo=1, routed)           0.556     2.216    SD_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.277     3.494 r  SD_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.494    SD[0]
    T10                                                               r  SD[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leftLED/rLED_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED16_R
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.013ns  (logic 1.382ns (68.686%)  route 0.630ns (31.314%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    JA_OBUF[4]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  JA_OBUF_BUFG[4]_inst/O
                         net (fo=323, routed)         0.562     1.481    leftLED/JA_OBUF_BUFG[4]
    SLICE_X12Y74         FDRE                                         r  leftLED/rLED_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y74         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  leftLED/rLED_reg/Q
                         net (fo=1, routed)           0.630     2.276    JA_OBUF[1]
    N15                  OBUF (Prop_obuf_I_O)         1.218     3.494 r  LED16_R_OBUF_inst/O
                         net (fo=0)                   0.000     3.494    LED16_R
    N15                                                               r  LED16_R (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controlSSD/anode_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.009ns  (logic 1.416ns (70.466%)  route 0.593ns (29.534%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    JA_OBUF[4]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  JA_OBUF_BUFG[4]_inst/O
                         net (fo=323, routed)         0.596     1.515    controlSSD/JA_OBUF_BUFG[4]
    SLICE_X0Y69          FDRE                                         r  controlSSD/anode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  controlSSD/anode_reg[2]/Q
                         net (fo=1, routed)           0.593     2.250    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     3.525 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.525    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controlSSD/anode_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.011ns  (logic 1.433ns (71.228%)  route 0.579ns (28.772%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    JA_OBUF[4]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  JA_OBUF_BUFG[4]_inst/O
                         net (fo=323, routed)         0.596     1.515    controlSSD/JA_OBUF_BUFG[4]
    SLICE_X0Y69          FDRE                                         r  controlSSD/anode_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.128     1.643 r  controlSSD/anode_reg[4]/Q
                         net (fo=1, routed)           0.579     2.222    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.305     3.527 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.527    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           439 Endpoints
Min Delay           439 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            leftLED/gLight/onTime1__0/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.213ns  (logic 2.502ns (27.151%)  route 6.712ns (72.849%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT4=1)
  Clock Path Skew:        5.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  SW_IBUF[1]_inst/O
                         net (fo=13, routed)          4.319     5.799    leftLED/SW_IBUF[1]
    SLICE_X13Y31         LUT4 (Prop_lut4_I2_O)        0.124     5.923 r  leftLED/gDutyCycle1__0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.923    leftLED/gDutyCycle1__0_carry_i_6_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.473 r  leftLED/gDutyCycle1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.473    leftLED/gDutyCycle1__0_carry_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     6.821 r  leftLED/gDutyCycle1__0_carry__0/O[1]
                         net (fo=5, routed)           2.392     9.213    leftLED/gLight/B[5]
    DSP48_X0Y22          DSP48E1                                      r  leftLED/gLight/onTime1__0/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    JA_OBUF[4]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  JA_OBUF_BUFG[4]_inst/O
                         net (fo=323, routed)         1.617     5.039    leftLED/gLight/JA_OBUF_BUFG[4]
    DSP48_X0Y22          DSP48E1                                      r  leftLED/gLight/onTime1__0/CLK

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            leftLED/bLight/offTime_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.132ns  (logic 1.601ns (17.526%)  route 7.532ns (82.474%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=38, routed)          5.025     6.501    leftLED/bLight/BTNC_IBUF
    SLICE_X73Y63         LUT2 (Prop_lut2_I1_O)        0.124     6.625 r  leftLED/bLight/offTime[26]_i_1__1/O
                         net (fo=33, routed)          2.507     9.132    leftLED/bLight/offTime[26]_i_1__1_n_0
    SLICE_X71Y52         FDRE                                         r  leftLED/bLight/offTime_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    JA_OBUF[4]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  JA_OBUF_BUFG[4]_inst/O
                         net (fo=323, routed)         1.513     4.936    leftLED/bLight/JA_OBUF_BUFG[4]
    SLICE_X71Y52         FDRE                                         r  leftLED/bLight/offTime_reg[7]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            leftLED/gLight/onTime1__0/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.994ns  (logic 2.410ns (26.791%)  route 6.584ns (73.209%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT4=1)
  Clock Path Skew:        5.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  SW_IBUF[1]_inst/O
                         net (fo=13, routed)          4.319     5.799    leftLED/SW_IBUF[1]
    SLICE_X13Y31         LUT4 (Prop_lut4_I2_O)        0.124     5.923 r  leftLED/gDutyCycle1__0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.923    leftLED/gDutyCycle1__0_carry_i_6_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.473 r  leftLED/gDutyCycle1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.473    leftLED/gDutyCycle1__0_carry_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     6.729 r  leftLED/gDutyCycle1__0_carry__0/O[2]
                         net (fo=5, routed)           2.265     8.994    leftLED/gLight/B[6]
    DSP48_X0Y22          DSP48E1                                      r  leftLED/gLight/onTime1__0/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    JA_OBUF[4]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  JA_OBUF_BUFG[4]_inst/O
                         net (fo=323, routed)         1.617     5.039    leftLED/gLight/JA_OBUF_BUFG[4]
    DSP48_X0Y22          DSP48E1                                      r  leftLED/gLight/onTime1__0/CLK

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            leftLED/rLight/onTime1__1/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.966ns  (logic 2.190ns (24.421%)  route 6.776ns (75.579%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT4=1)
  Clock Path Skew:        5.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[12]_inst/O
                         net (fo=13, routed)          4.676     6.142    leftLED/SW_IBUF[12]
    SLICE_X12Y68         LUT4 (Prop_lut4_I0_O)        0.124     6.266 r  leftLED/rDutyCycle1__0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.266    leftLED/rDutyCycle1__0_carry_i_5_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.646 r  leftLED/rDutyCycle1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.646    leftLED/rDutyCycle1__0_carry_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.865 r  leftLED/rDutyCycle1__0_carry__0/O[0]
                         net (fo=6, routed)           2.101     8.966    leftLED/rLight/B[4]
    DSP48_X0Y34          DSP48E1                                      r  leftLED/rLight/onTime1__1/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    JA_OBUF[4]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  JA_OBUF_BUFG[4]_inst/O
                         net (fo=323, routed)         1.612     5.034    leftLED/rLight/JA_OBUF_BUFG[4]
    DSP48_X0Y34          DSP48E1                                      r  leftLED/rLight/onTime1__1/CLK

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            leftLED/rLight/onTime1__2/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.966ns  (logic 2.190ns (24.421%)  route 6.776ns (75.579%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT4=1)
  Clock Path Skew:        5.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[12]_inst/O
                         net (fo=13, routed)          4.676     6.142    leftLED/SW_IBUF[12]
    SLICE_X12Y68         LUT4 (Prop_lut4_I0_O)        0.124     6.266 r  leftLED/rDutyCycle1__0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.266    leftLED/rDutyCycle1__0_carry_i_5_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.646 r  leftLED/rDutyCycle1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.646    leftLED/rDutyCycle1__0_carry_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.865 r  leftLED/rDutyCycle1__0_carry__0/O[0]
                         net (fo=6, routed)           2.101     8.966    leftLED/rLight/B[4]
    DSP48_X0Y35          DSP48E1                                      r  leftLED/rLight/onTime1__2/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    JA_OBUF[4]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  JA_OBUF_BUFG[4]_inst/O
                         net (fo=323, routed)         1.614     5.036    leftLED/rLight/JA_OBUF_BUFG[4]
    DSP48_X0Y35          DSP48E1                                      r  leftLED/rLight/onTime1__2/CLK

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            leftLED/bLight/offTime_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.960ns  (logic 1.601ns (17.863%)  route 7.360ns (82.137%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=38, routed)          5.025     6.501    leftLED/bLight/BTNC_IBUF
    SLICE_X73Y63         LUT2 (Prop_lut2_I1_O)        0.124     6.625 r  leftLED/bLight/offTime[26]_i_1__1/O
                         net (fo=33, routed)          2.335     8.960    leftLED/bLight/offTime[26]_i_1__1_n_0
    SLICE_X70Y56         FDRE                                         r  leftLED/bLight/offTime_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    JA_OBUF[4]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  JA_OBUF_BUFG[4]_inst/O
                         net (fo=323, routed)         1.512     4.935    leftLED/bLight/JA_OBUF_BUFG[4]
    SLICE_X70Y56         FDRE                                         r  leftLED/bLight/offTime_reg[6]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            leftLED/gLight/onTime_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.733ns  (logic 1.601ns (18.328%)  route 7.132ns (81.672%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=38, routed)          3.827     5.304    leftLED/gLight/BTNC_IBUF
    SLICE_X14Y52         LUT3 (Prop_lut3_I1_O)        0.124     5.428 r  leftLED/gLight/onTime[26]_i_1__0/O
                         net (fo=33, routed)          3.305     8.733    leftLED/gLight/onTime[26]_i_1__0_n_0
    SLICE_X33Y61         FDRE                                         r  leftLED/gLight/onTime_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    JA_OBUF[4]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  JA_OBUF_BUFG[4]_inst/O
                         net (fo=323, routed)         1.517     4.940    leftLED/gLight/JA_OBUF_BUFG[4]
    SLICE_X33Y61         FDRE                                         r  leftLED/gLight/onTime_reg[6]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            leftLED/bLight/offTime_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.662ns  (logic 1.601ns (18.478%)  route 7.061ns (81.522%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=38, routed)          5.025     6.501    leftLED/bLight/BTNC_IBUF
    SLICE_X73Y63         LUT2 (Prop_lut2_I1_O)        0.124     6.625 r  leftLED/bLight/offTime[26]_i_1__1/O
                         net (fo=33, routed)          2.037     8.662    leftLED/bLight/offTime[26]_i_1__1_n_0
    SLICE_X70Y54         FDRE                                         r  leftLED/bLight/offTime_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    JA_OBUF[4]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  JA_OBUF_BUFG[4]_inst/O
                         net (fo=323, routed)         1.512     4.935    leftLED/bLight/JA_OBUF_BUFG[4]
    SLICE_X70Y54         FDRE                                         r  leftLED/bLight/offTime_reg[2]/C

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            leftLED/rLight/onTime1__1/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.623ns  (logic 2.135ns (24.756%)  route 6.488ns (75.244%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT4=1)
  Clock Path Skew:        5.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[12]_inst/O
                         net (fo=13, routed)          4.925     6.391    leftLED/rLight/SW_IBUF[0]
    SLICE_X12Y69         LUT4 (Prop_lut4_I1_O)        0.124     6.515 r  leftLED/rLight/rDutyCycle1__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.515    leftLED/rLight_n_2
    SLICE_X12Y69         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     7.059 r  leftLED/rDutyCycle1__0_carry__0/O[2]
                         net (fo=5, routed)           1.563     8.623    leftLED/rLight/B[6]
    DSP48_X0Y34          DSP48E1                                      r  leftLED/rLight/onTime1__1/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    JA_OBUF[4]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  JA_OBUF_BUFG[4]_inst/O
                         net (fo=323, routed)         1.612     5.034    leftLED/rLight/JA_OBUF_BUFG[4]
    DSP48_X0Y34          DSP48E1                                      r  leftLED/rLight/onTime1__1/CLK

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            leftLED/rLight/onTime1__2/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.623ns  (logic 2.135ns (24.756%)  route 6.488ns (75.244%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT4=1)
  Clock Path Skew:        5.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[12]_inst/O
                         net (fo=13, routed)          4.925     6.391    leftLED/rLight/SW_IBUF[0]
    SLICE_X12Y69         LUT4 (Prop_lut4_I1_O)        0.124     6.515 r  leftLED/rLight/rDutyCycle1__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.515    leftLED/rLight_n_2
    SLICE_X12Y69         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     7.059 r  leftLED/rDutyCycle1__0_carry__0/O[2]
                         net (fo=5, routed)           1.563     8.623    leftLED/rLight/B[6]
    DSP48_X0Y35          DSP48E1                                      r  leftLED/rLight/onTime1__2/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    JA_OBUF[4]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  JA_OBUF_BUFG[4]_inst/O
                         net (fo=323, routed)         1.614     5.036    leftLED/rLight/JA_OBUF_BUFG[4]
    DSP48_X0Y35          DSP48E1                                      r  leftLED/rLight/onTime1__2/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[10]
                            (input port)
  Destination:            controlSSD/ct_5/cathode_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.731ns  (logic 0.295ns (40.371%)  route 0.436ns (59.629%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  SW[10] (IN)
                         net (fo=0)                   0.000     0.000    SW[10]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SW_IBUF[10]_inst/O
                         net (fo=12, routed)          0.436     0.686    controlSSD/ct_5/SW_IBUF[1]
    SLICE_X1Y67          LUT2 (Prop_lut2_I0_O)        0.045     0.731 r  controlSSD/ct_5/cathode[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.731    controlSSD/ct_5/cathode[2]_i_1__0_n_0
    SLICE_X1Y67          FDRE                                         r  controlSSD/ct_5/cathode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    JA_OBUF[4]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  JA_OBUF_BUFG[4]_inst/O
                         net (fo=323, routed)         0.869     2.034    controlSSD/ct_5/JA_OBUF_BUFG[4]
    SLICE_X1Y67          FDRE                                         r  controlSSD/ct_5/cathode_reg[2]/C

Slack:                    inf
  Source:                 SW[10]
                            (input port)
  Destination:            controlSSD/ct_5/cathode_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.734ns  (logic 0.298ns (40.615%)  route 0.436ns (59.385%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 f  SW[10] (IN)
                         net (fo=0)                   0.000     0.000    SW[10]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.250 f  SW_IBUF[10]_inst/O
                         net (fo=12, routed)          0.436     0.686    controlSSD/ct_5/SW_IBUF[1]
    SLICE_X1Y67          LUT1 (Prop_lut1_I0_O)        0.048     0.734 r  controlSSD/ct_5/cathode[6]_i_1/O
                         net (fo=1, routed)           0.000     0.734    controlSSD/ct_5/cathode[6]
    SLICE_X1Y67          FDRE                                         r  controlSSD/ct_5/cathode_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    JA_OBUF[4]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  JA_OBUF_BUFG[4]_inst/O
                         net (fo=323, routed)         0.869     2.034    controlSSD/ct_5/JA_OBUF_BUFG[4]
    SLICE_X1Y67          FDRE                                         r  controlSSD/ct_5/cathode_reg[6]/C

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            controlSSD/ct_3/cathode_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.752ns  (logic 0.260ns (34.589%)  route 0.492ns (65.411%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SW_IBUF[4]_inst/O
                         net (fo=8, routed)           0.492     0.752    controlSSD/ct_3/SW_IBUF[0]
    SLICE_X0Y67          FDRE                                         r  controlSSD/ct_3/cathode_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    JA_OBUF[4]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  JA_OBUF_BUFG[4]_inst/O
                         net (fo=323, routed)         0.869     2.034    controlSSD/ct_3/JA_OBUF_BUFG[4]
    SLICE_X0Y67          FDRE                                         r  controlSSD/ct_3/cathode_reg[5]/C

Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            controlSSD/ct_4/cathode_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.758ns  (logic 0.305ns (40.225%)  route 0.453ns (59.775%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  SW_IBUF[6]_inst/O
                         net (fo=12, routed)          0.453     0.715    controlSSD/ct_4/SW_IBUF[1]
    SLICE_X0Y65          LUT4 (Prop_lut4_I3_O)        0.043     0.758 r  controlSSD/ct_4/cathode[6]_i_1/O
                         net (fo=1, routed)           0.000     0.758    controlSSD/ct_4/cathode[6]
    SLICE_X0Y65          FDRE                                         r  controlSSD/ct_4/cathode_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    JA_OBUF[4]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  JA_OBUF_BUFG[4]_inst/O
                         net (fo=323, routed)         0.871     2.036    controlSSD/ct_4/JA_OBUF_BUFG[4]
    SLICE_X0Y65          FDRE                                         r  controlSSD/ct_4/cathode_reg[6]/C

Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            controlSSD/ct_4/cathode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.760ns  (logic 0.307ns (40.382%)  route 0.453ns (59.618%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  SW_IBUF[6]_inst/O
                         net (fo=12, routed)          0.453     0.715    controlSSD/ct_4/SW_IBUF[1]
    SLICE_X0Y65          LUT4 (Prop_lut4_I3_O)        0.045     0.760 r  controlSSD/ct_4/cathode[0]_i_1/O
                         net (fo=1, routed)           0.000     0.760    controlSSD/ct_4/cathode[0]
    SLICE_X0Y65          FDRE                                         r  controlSSD/ct_4/cathode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    JA_OBUF[4]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  JA_OBUF_BUFG[4]_inst/O
                         net (fo=323, routed)         0.871     2.036    controlSSD/ct_4/JA_OBUF_BUFG[4]
    SLICE_X0Y65          FDRE                                         r  controlSSD/ct_4/cathode_reg[0]/C

Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            controlSSD/ct_6/cathode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.768ns  (logic 0.322ns (41.989%)  route 0.445ns (58.011%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  SW_IBUF[14]_inst/O
                         net (fo=15, routed)          0.445     0.723    controlSSD/ct_6/SW_IBUF[3]
    SLICE_X1Y67          LUT4 (Prop_lut4_I0_O)        0.045     0.768 r  controlSSD/ct_6/cathode[0]_i_1/O
                         net (fo=1, routed)           0.000     0.768    controlSSD/ct_6/cathode[0]
    SLICE_X1Y67          FDRE                                         r  controlSSD/ct_6/cathode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    JA_OBUF[4]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  JA_OBUF_BUFG[4]_inst/O
                         net (fo=323, routed)         0.869     2.034    controlSSD/ct_6/JA_OBUF_BUFG[4]
    SLICE_X1Y67          FDRE                                         r  controlSSD/ct_6/cathode_reg[0]/C

Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            controlSSD/ct_6/cathode_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.772ns  (logic 0.326ns (42.290%)  route 0.445ns (57.710%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  SW_IBUF[14]_inst/O
                         net (fo=15, routed)          0.445     0.723    controlSSD/ct_6/SW_IBUF[3]
    SLICE_X1Y67          LUT4 (Prop_lut4_I0_O)        0.049     0.772 r  controlSSD/ct_6/cathode[6]_i_1/O
                         net (fo=1, routed)           0.000     0.772    controlSSD/ct_6/cathode[6]
    SLICE_X1Y67          FDRE                                         r  controlSSD/ct_6/cathode_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    JA_OBUF[4]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  JA_OBUF_BUFG[4]_inst/O
                         net (fo=323, routed)         0.869     2.034    controlSSD/ct_6/JA_OBUF_BUFG[4]
    SLICE_X1Y67          FDRE                                         r  controlSSD/ct_6/cathode_reg[6]/C

Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            controlSSD/ct_4/cathode_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.787ns  (logic 0.307ns (38.995%)  route 0.480ns (61.005%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  SW_IBUF[6]_inst/O
                         net (fo=12, routed)          0.480     0.742    controlSSD/ct_4/SW_IBUF[1]
    SLICE_X2Y65          LUT4 (Prop_lut4_I3_O)        0.045     0.787 r  controlSSD/ct_4/cathode[3]_i_1/O
                         net (fo=1, routed)           0.000     0.787    controlSSD/ct_4/cathode[3]
    SLICE_X2Y65          FDRE                                         r  controlSSD/ct_4/cathode_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    JA_OBUF[4]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  JA_OBUF_BUFG[4]_inst/O
                         net (fo=323, routed)         0.871     2.036    controlSSD/ct_4/JA_OBUF_BUFG[4]
    SLICE_X2Y65          FDRE                                         r  controlSSD/ct_4/cathode_reg[3]/C

Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            controlSSD/ct_4/cathode_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.788ns  (logic 0.308ns (39.072%)  route 0.480ns (60.928%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 f  SW_IBUF[6]_inst/O
                         net (fo=12, routed)          0.480     0.742    controlSSD/ct_4/SW_IBUF[1]
    SLICE_X2Y65          LUT4 (Prop_lut4_I1_O)        0.046     0.788 r  controlSSD/ct_4/cathode[4]_i_1/O
                         net (fo=1, routed)           0.000     0.788    controlSSD/ct_4/cathode[4]
    SLICE_X2Y65          FDRE                                         r  controlSSD/ct_4/cathode_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    JA_OBUF[4]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  JA_OBUF_BUFG[4]_inst/O
                         net (fo=323, routed)         0.871     2.036    controlSSD/ct_4/JA_OBUF_BUFG[4]
    SLICE_X2Y65          FDRE                                         r  controlSSD/ct_4/cathode_reg[4]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            controlSSD/ct_7/cathode_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.791ns  (logic 0.292ns (36.834%)  route 0.500ns (63.166%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  SW_IBUF[15]_inst/O
                         net (fo=8, routed)           0.500     0.791    controlSSD/ct_7/SW_IBUF[0]
    SLICE_X1Y65          FDRE                                         r  controlSSD/ct_7/cathode_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    JA_OBUF[4]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  JA_OBUF_BUFG[4]_inst/O
                         net (fo=323, routed)         0.871     2.036    controlSSD/ct_7/JA_OBUF_BUFG[4]
    SLICE_X1Y65          FDRE                                         r  controlSSD/ct_7/cathode_reg[5]/C





