{
  "module_name": "adreno_pm4.xml.h",
  "hash_id": "dcac8a4f2571d21355a2b9b697fff519561fea30012b7c6da347ca4ac9fd5911",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/msm/adreno/adreno_pm4.xml.h",
  "human_readable_source": "#ifndef ADRENO_PM4_XML\n#define ADRENO_PM4_XML\n\n \n\n\nenum vgt_event_type {\n\tVS_DEALLOC = 0,\n\tPS_DEALLOC = 1,\n\tVS_DONE_TS = 2,\n\tPS_DONE_TS = 3,\n\tCACHE_FLUSH_TS = 4,\n\tCONTEXT_DONE = 5,\n\tCACHE_FLUSH = 6,\n\tVIZQUERY_START = 7,\n\tHLSQ_FLUSH = 7,\n\tVIZQUERY_END = 8,\n\tSC_WAIT_WC = 9,\n\tWRITE_PRIMITIVE_COUNTS = 9,\n\tSTART_PRIMITIVE_CTRS = 11,\n\tSTOP_PRIMITIVE_CTRS = 12,\n\tRST_PIX_CNT = 13,\n\tRST_VTX_CNT = 14,\n\tTILE_FLUSH = 15,\n\tSTAT_EVENT = 16,\n\tCACHE_FLUSH_AND_INV_TS_EVENT = 20,\n\tZPASS_DONE = 21,\n\tCACHE_FLUSH_AND_INV_EVENT = 22,\n\tRB_DONE_TS = 22,\n\tPERFCOUNTER_START = 23,\n\tPERFCOUNTER_STOP = 24,\n\tVS_FETCH_DONE = 27,\n\tFACENESS_FLUSH = 28,\n\tWT_DONE_TS = 8,\n\tSTART_FRAGMENT_CTRS = 13,\n\tSTOP_FRAGMENT_CTRS = 14,\n\tSTART_COMPUTE_CTRS = 15,\n\tSTOP_COMPUTE_CTRS = 16,\n\tFLUSH_SO_0 = 17,\n\tFLUSH_SO_1 = 18,\n\tFLUSH_SO_2 = 19,\n\tFLUSH_SO_3 = 20,\n\tPC_CCU_INVALIDATE_DEPTH = 24,\n\tPC_CCU_INVALIDATE_COLOR = 25,\n\tPC_CCU_RESOLVE_TS = 26,\n\tPC_CCU_FLUSH_DEPTH_TS = 28,\n\tPC_CCU_FLUSH_COLOR_TS = 29,\n\tBLIT = 30,\n\tLRZ_CLEAR = 37,\n\tLRZ_FLUSH = 38,\n\tBLIT_OP_FILL_2D = 39,\n\tBLIT_OP_COPY_2D = 40,\n\tBLIT_OP_SCALE_2D = 42,\n\tCONTEXT_DONE_2D = 43,\n\tUNK_2C = 44,\n\tUNK_2D = 45,\n\tCACHE_INVALIDATE = 49,\n\tLABEL = 63,\n\tCCU_INVALIDATE_DEPTH = 24,\n\tCCU_INVALIDATE_COLOR = 25,\n\tCCU_RESOLVE_CLEAN = 26,\n\tCCU_FLUSH_DEPTH = 28,\n\tCCU_FLUSH_COLOR = 29,\n\tCCU_RESOLVE = 30,\n\tCCU_END_RESOLVE_GROUP = 31,\n\tCCU_CLEAN_DEPTH = 32,\n\tCCU_CLEAN_COLOR = 33,\n\tCACHE_RESET = 48,\n\tCACHE_CLEAN = 49,\n\tCACHE_FLUSH7 = 50,\n\tCACHE_INVALIDATE7 = 51,\n};\n\nenum pc_di_primtype {\n\tDI_PT_NONE = 0,\n\tDI_PT_POINTLIST_PSIZE = 1,\n\tDI_PT_LINELIST = 2,\n\tDI_PT_LINESTRIP = 3,\n\tDI_PT_TRILIST = 4,\n\tDI_PT_TRIFAN = 5,\n\tDI_PT_TRISTRIP = 6,\n\tDI_PT_LINELOOP = 7,\n\tDI_PT_RECTLIST = 8,\n\tDI_PT_POINTLIST = 9,\n\tDI_PT_LINE_ADJ = 10,\n\tDI_PT_LINESTRIP_ADJ = 11,\n\tDI_PT_TRI_ADJ = 12,\n\tDI_PT_TRISTRIP_ADJ = 13,\n\tDI_PT_PATCHES0 = 31,\n\tDI_PT_PATCHES1 = 32,\n\tDI_PT_PATCHES2 = 33,\n\tDI_PT_PATCHES3 = 34,\n\tDI_PT_PATCHES4 = 35,\n\tDI_PT_PATCHES5 = 36,\n\tDI_PT_PATCHES6 = 37,\n\tDI_PT_PATCHES7 = 38,\n\tDI_PT_PATCHES8 = 39,\n\tDI_PT_PATCHES9 = 40,\n\tDI_PT_PATCHES10 = 41,\n\tDI_PT_PATCHES11 = 42,\n\tDI_PT_PATCHES12 = 43,\n\tDI_PT_PATCHES13 = 44,\n\tDI_PT_PATCHES14 = 45,\n\tDI_PT_PATCHES15 = 46,\n\tDI_PT_PATCHES16 = 47,\n\tDI_PT_PATCHES17 = 48,\n\tDI_PT_PATCHES18 = 49,\n\tDI_PT_PATCHES19 = 50,\n\tDI_PT_PATCHES20 = 51,\n\tDI_PT_PATCHES21 = 52,\n\tDI_PT_PATCHES22 = 53,\n\tDI_PT_PATCHES23 = 54,\n\tDI_PT_PATCHES24 = 55,\n\tDI_PT_PATCHES25 = 56,\n\tDI_PT_PATCHES26 = 57,\n\tDI_PT_PATCHES27 = 58,\n\tDI_PT_PATCHES28 = 59,\n\tDI_PT_PATCHES29 = 60,\n\tDI_PT_PATCHES30 = 61,\n\tDI_PT_PATCHES31 = 62,\n};\n\nenum pc_di_src_sel {\n\tDI_SRC_SEL_DMA = 0,\n\tDI_SRC_SEL_IMMEDIATE = 1,\n\tDI_SRC_SEL_AUTO_INDEX = 2,\n\tDI_SRC_SEL_AUTO_XFB = 3,\n};\n\nenum pc_di_face_cull_sel {\n\tDI_FACE_CULL_NONE = 0,\n\tDI_FACE_CULL_FETCH = 1,\n\tDI_FACE_BACKFACE_CULL = 2,\n\tDI_FACE_FRONTFACE_CULL = 3,\n};\n\nenum pc_di_index_size {\n\tINDEX_SIZE_IGN = 0,\n\tINDEX_SIZE_16_BIT = 0,\n\tINDEX_SIZE_32_BIT = 1,\n\tINDEX_SIZE_8_BIT = 2,\n\tINDEX_SIZE_INVALID = 0,\n};\n\nenum pc_di_vis_cull_mode {\n\tIGNORE_VISIBILITY = 0,\n\tUSE_VISIBILITY = 1,\n};\n\nenum adreno_pm4_packet_type {\n\tCP_TYPE0_PKT = 0,\n\tCP_TYPE1_PKT = 0x40000000,\n\tCP_TYPE2_PKT = 0x80000000,\n\tCP_TYPE3_PKT = 0xc0000000,\n\tCP_TYPE4_PKT = 0x40000000,\n\tCP_TYPE7_PKT = 0x70000000,\n};\n\nenum adreno_pm4_type3_packets {\n\tCP_ME_INIT = 72,\n\tCP_NOP = 16,\n\tCP_PREEMPT_ENABLE = 28,\n\tCP_PREEMPT_TOKEN = 30,\n\tCP_INDIRECT_BUFFER = 63,\n\tCP_INDIRECT_BUFFER_CHAIN = 87,\n\tCP_INDIRECT_BUFFER_PFD = 55,\n\tCP_WAIT_FOR_IDLE = 38,\n\tCP_WAIT_REG_MEM = 60,\n\tCP_WAIT_REG_EQ = 82,\n\tCP_WAIT_REG_GTE = 83,\n\tCP_WAIT_UNTIL_READ = 92,\n\tCP_WAIT_IB_PFD_COMPLETE = 93,\n\tCP_REG_RMW = 33,\n\tCP_SET_BIN_DATA = 47,\n\tCP_SET_BIN_DATA5 = 47,\n\tCP_REG_TO_MEM = 62,\n\tCP_MEM_WRITE = 61,\n\tCP_MEM_WRITE_CNTR = 79,\n\tCP_COND_EXEC = 68,\n\tCP_COND_WRITE = 69,\n\tCP_COND_WRITE5 = 69,\n\tCP_EVENT_WRITE = 70,\n\tCP_EVENT_WRITE_SHD = 88,\n\tCP_EVENT_WRITE_CFL = 89,\n\tCP_EVENT_WRITE_ZPD = 91,\n\tCP_RUN_OPENCL = 49,\n\tCP_DRAW_INDX = 34,\n\tCP_DRAW_INDX_2 = 54,\n\tCP_DRAW_INDX_BIN = 52,\n\tCP_DRAW_INDX_2_BIN = 53,\n\tCP_VIZ_QUERY = 35,\n\tCP_SET_STATE = 37,\n\tCP_SET_CONSTANT = 45,\n\tCP_IM_LOAD = 39,\n\tCP_IM_LOAD_IMMEDIATE = 43,\n\tCP_LOAD_CONSTANT_CONTEXT = 46,\n\tCP_INVALIDATE_STATE = 59,\n\tCP_SET_SHADER_BASES = 74,\n\tCP_SET_BIN_MASK = 80,\n\tCP_SET_BIN_SELECT = 81,\n\tCP_CONTEXT_UPDATE = 94,\n\tCP_INTERRUPT = 64,\n\tCP_IM_STORE = 44,\n\tCP_SET_DRAW_INIT_FLAGS = 75,\n\tCP_SET_PROTECTED_MODE = 95,\n\tCP_BOOTSTRAP_UCODE = 111,\n\tCP_LOAD_STATE = 48,\n\tCP_LOAD_STATE4 = 48,\n\tCP_COND_INDIRECT_BUFFER_PFE = 58,\n\tCP_COND_INDIRECT_BUFFER_PFD = 50,\n\tCP_INDIRECT_BUFFER_PFE = 63,\n\tCP_SET_BIN = 76,\n\tCP_TEST_TWO_MEMS = 113,\n\tCP_REG_WR_NO_CTXT = 120,\n\tCP_RECORD_PFP_TIMESTAMP = 17,\n\tCP_SET_SECURE_MODE = 102,\n\tCP_WAIT_FOR_ME = 19,\n\tCP_SET_DRAW_STATE = 67,\n\tCP_DRAW_INDX_OFFSET = 56,\n\tCP_DRAW_INDIRECT = 40,\n\tCP_DRAW_INDX_INDIRECT = 41,\n\tCP_DRAW_INDIRECT_MULTI = 42,\n\tCP_DRAW_AUTO = 36,\n\tCP_DRAW_PRED_ENABLE_GLOBAL = 25,\n\tCP_DRAW_PRED_ENABLE_LOCAL = 26,\n\tCP_DRAW_PRED_SET = 78,\n\tCP_WIDE_REG_WRITE = 116,\n\tCP_SCRATCH_TO_REG = 77,\n\tCP_REG_TO_SCRATCH = 74,\n\tCP_WAIT_MEM_WRITES = 18,\n\tCP_COND_REG_EXEC = 71,\n\tCP_MEM_TO_REG = 66,\n\tCP_EXEC_CS_INDIRECT = 65,\n\tCP_EXEC_CS = 51,\n\tCP_PERFCOUNTER_ACTION = 80,\n\tCP_SMMU_TABLE_UPDATE = 83,\n\tCP_SET_MARKER = 101,\n\tCP_SET_PSEUDO_REG = 86,\n\tCP_CONTEXT_REG_BUNCH = 92,\n\tCP_YIELD_ENABLE = 28,\n\tCP_SKIP_IB2_ENABLE_GLOBAL = 29,\n\tCP_SKIP_IB2_ENABLE_LOCAL = 35,\n\tCP_SET_SUBDRAW_SIZE = 53,\n\tCP_WHERE_AM_I = 98,\n\tCP_SET_VISIBILITY_OVERRIDE = 100,\n\tCP_PREEMPT_ENABLE_GLOBAL = 105,\n\tCP_PREEMPT_ENABLE_LOCAL = 106,\n\tCP_CONTEXT_SWITCH_YIELD = 107,\n\tCP_SET_RENDER_MODE = 108,\n\tCP_COMPUTE_CHECKPOINT = 110,\n\tCP_MEM_TO_MEM = 115,\n\tCP_BLIT = 44,\n\tCP_REG_TEST = 57,\n\tCP_SET_MODE = 99,\n\tCP_LOAD_STATE6_GEOM = 50,\n\tCP_LOAD_STATE6_FRAG = 52,\n\tCP_LOAD_STATE6 = 54,\n\tIN_IB_PREFETCH_END = 23,\n\tIN_SUBBLK_PREFETCH = 31,\n\tIN_INSTR_PREFETCH = 32,\n\tIN_INSTR_MATCH = 71,\n\tIN_CONST_PREFETCH = 73,\n\tIN_INCR_UPDT_STATE = 85,\n\tIN_INCR_UPDT_CONST = 86,\n\tIN_INCR_UPDT_INSTR = 87,\n\tPKT4 = 4,\n\tIN_IB_END = 10,\n\tIN_GMU_INTERRUPT = 11,\n\tIN_PREEMPT = 15,\n\tCP_SCRATCH_WRITE = 76,\n\tCP_REG_TO_MEM_OFFSET_MEM = 116,\n\tCP_REG_TO_MEM_OFFSET_REG = 114,\n\tCP_WAIT_MEM_GTE = 20,\n\tCP_WAIT_TWO_REGS = 112,\n\tCP_MEMCPY = 117,\n\tCP_SET_BIN_DATA5_OFFSET = 46,\n\tCP_CONTEXT_SWITCH = 84,\n\tCP_SET_CTXSWITCH_IB = 85,\n\tCP_REG_WRITE = 109,\n\tCP_START_BIN = 80,\n\tCP_END_BIN = 81,\n\tCP_PREEMPT_DISABLE = 108,\n\tCP_WAIT_TIMESTAMP = 20,\n\tCP_THREAD_CONTROL = 23,\n\tCP_CONTEXT_REG_BUNCH2 = 93,\n\tCP_UNK15 = 21,\n\tCP_UNK16 = 22,\n\tCP_UNK18 = 24,\n\tCP_UNK1B = 27,\n\tCP_UNK49 = 73,\n};\n\nenum adreno_state_block {\n\tSB_VERT_TEX = 0,\n\tSB_VERT_MIPADDR = 1,\n\tSB_FRAG_TEX = 2,\n\tSB_FRAG_MIPADDR = 3,\n\tSB_VERT_SHADER = 4,\n\tSB_GEOM_SHADER = 5,\n\tSB_FRAG_SHADER = 6,\n\tSB_COMPUTE_SHADER = 7,\n};\n\nenum adreno_state_type {\n\tST_SHADER = 0,\n\tST_CONSTANTS = 1,\n};\n\nenum adreno_state_src {\n\tSS_DIRECT = 0,\n\tSS_INVALID_ALL_IC = 2,\n\tSS_INVALID_PART_IC = 3,\n\tSS_INDIRECT = 4,\n\tSS_INDIRECT_TCM = 5,\n\tSS_INDIRECT_STM = 6,\n};\n\nenum a4xx_state_block {\n\tSB4_VS_TEX = 0,\n\tSB4_HS_TEX = 1,\n\tSB4_DS_TEX = 2,\n\tSB4_GS_TEX = 3,\n\tSB4_FS_TEX = 4,\n\tSB4_CS_TEX = 5,\n\tSB4_VS_SHADER = 8,\n\tSB4_HS_SHADER = 9,\n\tSB4_DS_SHADER = 10,\n\tSB4_GS_SHADER = 11,\n\tSB4_FS_SHADER = 12,\n\tSB4_CS_SHADER = 13,\n\tSB4_SSBO = 14,\n\tSB4_CS_SSBO = 15,\n};\n\nenum a4xx_state_type {\n\tST4_SHADER = 0,\n\tST4_CONSTANTS = 1,\n\tST4_UBO = 2,\n};\n\nenum a4xx_state_src {\n\tSS4_DIRECT = 0,\n\tSS4_INDIRECT = 2,\n};\n\nenum a6xx_state_block {\n\tSB6_VS_TEX = 0,\n\tSB6_HS_TEX = 1,\n\tSB6_DS_TEX = 2,\n\tSB6_GS_TEX = 3,\n\tSB6_FS_TEX = 4,\n\tSB6_CS_TEX = 5,\n\tSB6_VS_SHADER = 8,\n\tSB6_HS_SHADER = 9,\n\tSB6_DS_SHADER = 10,\n\tSB6_GS_SHADER = 11,\n\tSB6_FS_SHADER = 12,\n\tSB6_CS_SHADER = 13,\n\tSB6_IBO = 14,\n\tSB6_CS_IBO = 15,\n};\n\nenum a6xx_state_type {\n\tST6_SHADER = 0,\n\tST6_CONSTANTS = 1,\n\tST6_UBO = 2,\n\tST6_IBO = 3,\n};\n\nenum a6xx_state_src {\n\tSS6_DIRECT = 0,\n\tSS6_BINDLESS = 1,\n\tSS6_INDIRECT = 2,\n\tSS6_UBO = 3,\n};\n\nenum a4xx_index_size {\n\tINDEX4_SIZE_8_BIT = 0,\n\tINDEX4_SIZE_16_BIT = 1,\n\tINDEX4_SIZE_32_BIT = 2,\n};\n\nenum a6xx_patch_type {\n\tTESS_QUADS = 0,\n\tTESS_TRIANGLES = 1,\n\tTESS_ISOLINES = 2,\n};\n\nenum a6xx_draw_indirect_opcode {\n\tINDIRECT_OP_NORMAL = 2,\n\tINDIRECT_OP_INDEXED = 4,\n\tINDIRECT_OP_INDIRECT_COUNT = 6,\n\tINDIRECT_OP_INDIRECT_COUNT_INDEXED = 7,\n};\n\nenum cp_draw_pred_src {\n\tPRED_SRC_MEM = 5,\n};\n\nenum cp_draw_pred_test {\n\tNE_0_PASS = 0,\n\tEQ_0_PASS = 1,\n};\n\nenum cp_cond_function {\n\tWRITE_ALWAYS = 0,\n\tWRITE_LT = 1,\n\tWRITE_LE = 2,\n\tWRITE_EQ = 3,\n\tWRITE_NE = 4,\n\tWRITE_GE = 5,\n\tWRITE_GT = 6,\n};\n\nenum render_mode_cmd {\n\tBYPASS = 1,\n\tBINNING = 2,\n\tGMEM = 3,\n\tBLIT2D = 5,\n\tBLIT2DSCALE = 7,\n\tEND2D = 8,\n};\n\nenum cp_blit_cmd {\n\tBLIT_OP_FILL = 0,\n\tBLIT_OP_COPY = 1,\n\tBLIT_OP_SCALE = 3,\n};\n\nenum a6xx_marker {\n\tRM6_BYPASS = 1,\n\tRM6_BINNING = 2,\n\tRM6_GMEM = 4,\n\tRM6_ENDVIS = 5,\n\tRM6_RESOLVE = 6,\n\tRM6_YIELD = 7,\n\tRM6_COMPUTE = 8,\n\tRM6_BLIT2DSCALE = 12,\n\tRM6_IB1LIST_START = 13,\n\tRM6_IB1LIST_END = 14,\n\tRM6_IFPC_ENABLE = 256,\n\tRM6_IFPC_DISABLE = 257,\n};\n\nenum pseudo_reg {\n\tSMMU_INFO = 0,\n\tNON_SECURE_SAVE_ADDR = 1,\n\tSECURE_SAVE_ADDR = 2,\n\tNON_PRIV_SAVE_ADDR = 3,\n\tCOUNTER = 4,\n};\n\nenum compare_mode {\n\tPRED_TEST = 1,\n\tREG_COMPARE = 2,\n\tRENDER_MODE = 3,\n};\n\nenum ctxswitch_ib {\n\tRESTORE_IB = 0,\n\tYIELD_RESTORE_IB = 1,\n\tSAVE_IB = 2,\n\tRB_SAVE_IB = 3,\n};\n\nenum reg_tracker {\n\tTRACK_CNTL_REG = 1,\n\tTRACK_RENDER_CNTL = 2,\n\tUNK_EVENT_WRITE = 4,\n\tTRACK_LRZ = 8,\n};\n\nenum cp_thread {\n\tCP_SET_THREAD_BR = 1,\n\tCP_SET_THREAD_BV = 2,\n\tCP_SET_THREAD_BOTH = 3,\n};\n\n#define REG_CP_LOAD_STATE_0\t\t\t\t\t0x00000000\n#define CP_LOAD_STATE_0_DST_OFF__MASK\t\t\t\t0x0000ffff\n#define CP_LOAD_STATE_0_DST_OFF__SHIFT\t\t\t\t0\nstatic inline uint32_t CP_LOAD_STATE_0_DST_OFF(uint32_t val)\n{\n\treturn ((val) << CP_LOAD_STATE_0_DST_OFF__SHIFT) & CP_LOAD_STATE_0_DST_OFF__MASK;\n}\n#define CP_LOAD_STATE_0_STATE_SRC__MASK\t\t\t\t0x00070000\n#define CP_LOAD_STATE_0_STATE_SRC__SHIFT\t\t\t16\nstatic inline uint32_t CP_LOAD_STATE_0_STATE_SRC(enum adreno_state_src val)\n{\n\treturn ((val) << CP_LOAD_STATE_0_STATE_SRC__SHIFT) & CP_LOAD_STATE_0_STATE_SRC__MASK;\n}\n#define CP_LOAD_STATE_0_STATE_BLOCK__MASK\t\t\t0x00380000\n#define CP_LOAD_STATE_0_STATE_BLOCK__SHIFT\t\t\t19\nstatic inline uint32_t CP_LOAD_STATE_0_STATE_BLOCK(enum adreno_state_block val)\n{\n\treturn ((val) << CP_LOAD_STATE_0_STATE_BLOCK__SHIFT) & CP_LOAD_STATE_0_STATE_BLOCK__MASK;\n}\n#define CP_LOAD_STATE_0_NUM_UNIT__MASK\t\t\t\t0xffc00000\n#define CP_LOAD_STATE_0_NUM_UNIT__SHIFT\t\t\t\t22\nstatic inline uint32_t CP_LOAD_STATE_0_NUM_UNIT(uint32_t val)\n{\n\treturn ((val) << CP_LOAD_STATE_0_NUM_UNIT__SHIFT) & CP_LOAD_STATE_0_NUM_UNIT__MASK;\n}\n\n#define REG_CP_LOAD_STATE_1\t\t\t\t\t0x00000001\n#define CP_LOAD_STATE_1_STATE_TYPE__MASK\t\t\t0x00000003\n#define CP_LOAD_STATE_1_STATE_TYPE__SHIFT\t\t\t0\nstatic inline uint32_t CP_LOAD_STATE_1_STATE_TYPE(enum adreno_state_type val)\n{\n\treturn ((val) << CP_LOAD_STATE_1_STATE_TYPE__SHIFT) & CP_LOAD_STATE_1_STATE_TYPE__MASK;\n}\n#define CP_LOAD_STATE_1_EXT_SRC_ADDR__MASK\t\t\t0xfffffffc\n#define CP_LOAD_STATE_1_EXT_SRC_ADDR__SHIFT\t\t\t2\nstatic inline uint32_t CP_LOAD_STATE_1_EXT_SRC_ADDR(uint32_t val)\n{\n\treturn ((val >> 2) << CP_LOAD_STATE_1_EXT_SRC_ADDR__SHIFT) & CP_LOAD_STATE_1_EXT_SRC_ADDR__MASK;\n}\n\n#define REG_CP_LOAD_STATE4_0\t\t\t\t\t0x00000000\n#define CP_LOAD_STATE4_0_DST_OFF__MASK\t\t\t\t0x00003fff\n#define CP_LOAD_STATE4_0_DST_OFF__SHIFT\t\t\t\t0\nstatic inline uint32_t CP_LOAD_STATE4_0_DST_OFF(uint32_t val)\n{\n\treturn ((val) << CP_LOAD_STATE4_0_DST_OFF__SHIFT) & CP_LOAD_STATE4_0_DST_OFF__MASK;\n}\n#define CP_LOAD_STATE4_0_STATE_SRC__MASK\t\t\t0x00030000\n#define CP_LOAD_STATE4_0_STATE_SRC__SHIFT\t\t\t16\nstatic inline uint32_t CP_LOAD_STATE4_0_STATE_SRC(enum a4xx_state_src val)\n{\n\treturn ((val) << CP_LOAD_STATE4_0_STATE_SRC__SHIFT) & CP_LOAD_STATE4_0_STATE_SRC__MASK;\n}\n#define CP_LOAD_STATE4_0_STATE_BLOCK__MASK\t\t\t0x003c0000\n#define CP_LOAD_STATE4_0_STATE_BLOCK__SHIFT\t\t\t18\nstatic inline uint32_t CP_LOAD_STATE4_0_STATE_BLOCK(enum a4xx_state_block val)\n{\n\treturn ((val) << CP_LOAD_STATE4_0_STATE_BLOCK__SHIFT) & CP_LOAD_STATE4_0_STATE_BLOCK__MASK;\n}\n#define CP_LOAD_STATE4_0_NUM_UNIT__MASK\t\t\t\t0xffc00000\n#define CP_LOAD_STATE4_0_NUM_UNIT__SHIFT\t\t\t22\nstatic inline uint32_t CP_LOAD_STATE4_0_NUM_UNIT(uint32_t val)\n{\n\treturn ((val) << CP_LOAD_STATE4_0_NUM_UNIT__SHIFT) & CP_LOAD_STATE4_0_NUM_UNIT__MASK;\n}\n\n#define REG_CP_LOAD_STATE4_1\t\t\t\t\t0x00000001\n#define CP_LOAD_STATE4_1_STATE_TYPE__MASK\t\t\t0x00000003\n#define CP_LOAD_STATE4_1_STATE_TYPE__SHIFT\t\t\t0\nstatic inline uint32_t CP_LOAD_STATE4_1_STATE_TYPE(enum a4xx_state_type val)\n{\n\treturn ((val) << CP_LOAD_STATE4_1_STATE_TYPE__SHIFT) & CP_LOAD_STATE4_1_STATE_TYPE__MASK;\n}\n#define CP_LOAD_STATE4_1_EXT_SRC_ADDR__MASK\t\t\t0xfffffffc\n#define CP_LOAD_STATE4_1_EXT_SRC_ADDR__SHIFT\t\t\t2\nstatic inline uint32_t CP_LOAD_STATE4_1_EXT_SRC_ADDR(uint32_t val)\n{\n\treturn ((val >> 2) << CP_LOAD_STATE4_1_EXT_SRC_ADDR__SHIFT) & CP_LOAD_STATE4_1_EXT_SRC_ADDR__MASK;\n}\n\n#define REG_CP_LOAD_STATE4_2\t\t\t\t\t0x00000002\n#define CP_LOAD_STATE4_2_EXT_SRC_ADDR_HI__MASK\t\t\t0xffffffff\n#define CP_LOAD_STATE4_2_EXT_SRC_ADDR_HI__SHIFT\t\t\t0\nstatic inline uint32_t CP_LOAD_STATE4_2_EXT_SRC_ADDR_HI(uint32_t val)\n{\n\treturn ((val) << CP_LOAD_STATE4_2_EXT_SRC_ADDR_HI__SHIFT) & CP_LOAD_STATE4_2_EXT_SRC_ADDR_HI__MASK;\n}\n\n#define REG_CP_LOAD_STATE6_0\t\t\t\t\t0x00000000\n#define CP_LOAD_STATE6_0_DST_OFF__MASK\t\t\t\t0x00003fff\n#define CP_LOAD_STATE6_0_DST_OFF__SHIFT\t\t\t\t0\nstatic inline uint32_t CP_LOAD_STATE6_0_DST_OFF(uint32_t val)\n{\n\treturn ((val) << CP_LOAD_STATE6_0_DST_OFF__SHIFT) & CP_LOAD_STATE6_0_DST_OFF__MASK;\n}\n#define CP_LOAD_STATE6_0_STATE_TYPE__MASK\t\t\t0x0000c000\n#define CP_LOAD_STATE6_0_STATE_TYPE__SHIFT\t\t\t14\nstatic inline uint32_t CP_LOAD_STATE6_0_STATE_TYPE(enum a6xx_state_type val)\n{\n\treturn ((val) << CP_LOAD_STATE6_0_STATE_TYPE__SHIFT) & CP_LOAD_STATE6_0_STATE_TYPE__MASK;\n}\n#define CP_LOAD_STATE6_0_STATE_SRC__MASK\t\t\t0x00030000\n#define CP_LOAD_STATE6_0_STATE_SRC__SHIFT\t\t\t16\nstatic inline uint32_t CP_LOAD_STATE6_0_STATE_SRC(enum a6xx_state_src val)\n{\n\treturn ((val) << CP_LOAD_STATE6_0_STATE_SRC__SHIFT) & CP_LOAD_STATE6_0_STATE_SRC__MASK;\n}\n#define CP_LOAD_STATE6_0_STATE_BLOCK__MASK\t\t\t0x003c0000\n#define CP_LOAD_STATE6_0_STATE_BLOCK__SHIFT\t\t\t18\nstatic inline uint32_t CP_LOAD_STATE6_0_STATE_BLOCK(enum a6xx_state_block val)\n{\n\treturn ((val) << CP_LOAD_STATE6_0_STATE_BLOCK__SHIFT) & CP_LOAD_STATE6_0_STATE_BLOCK__MASK;\n}\n#define CP_LOAD_STATE6_0_NUM_UNIT__MASK\t\t\t\t0xffc00000\n#define CP_LOAD_STATE6_0_NUM_UNIT__SHIFT\t\t\t22\nstatic inline uint32_t CP_LOAD_STATE6_0_NUM_UNIT(uint32_t val)\n{\n\treturn ((val) << CP_LOAD_STATE6_0_NUM_UNIT__SHIFT) & CP_LOAD_STATE6_0_NUM_UNIT__MASK;\n}\n\n#define REG_CP_LOAD_STATE6_1\t\t\t\t\t0x00000001\n#define CP_LOAD_STATE6_1_EXT_SRC_ADDR__MASK\t\t\t0xfffffffc\n#define CP_LOAD_STATE6_1_EXT_SRC_ADDR__SHIFT\t\t\t2\nstatic inline uint32_t CP_LOAD_STATE6_1_EXT_SRC_ADDR(uint32_t val)\n{\n\treturn ((val >> 2) << CP_LOAD_STATE6_1_EXT_SRC_ADDR__SHIFT) & CP_LOAD_STATE6_1_EXT_SRC_ADDR__MASK;\n}\n\n#define REG_CP_LOAD_STATE6_2\t\t\t\t\t0x00000002\n#define CP_LOAD_STATE6_2_EXT_SRC_ADDR_HI__MASK\t\t\t0xffffffff\n#define CP_LOAD_STATE6_2_EXT_SRC_ADDR_HI__SHIFT\t\t\t0\nstatic inline uint32_t CP_LOAD_STATE6_2_EXT_SRC_ADDR_HI(uint32_t val)\n{\n\treturn ((val) << CP_LOAD_STATE6_2_EXT_SRC_ADDR_HI__SHIFT) & CP_LOAD_STATE6_2_EXT_SRC_ADDR_HI__MASK;\n}\n\n#define REG_CP_LOAD_STATE6_EXT_SRC_ADDR\t\t\t\t0x00000001\n\n#define REG_CP_DRAW_INDX_0\t\t\t\t\t0x00000000\n#define CP_DRAW_INDX_0_VIZ_QUERY__MASK\t\t\t\t0xffffffff\n#define CP_DRAW_INDX_0_VIZ_QUERY__SHIFT\t\t\t\t0\nstatic inline uint32_t CP_DRAW_INDX_0_VIZ_QUERY(uint32_t val)\n{\n\treturn ((val) << CP_DRAW_INDX_0_VIZ_QUERY__SHIFT) & CP_DRAW_INDX_0_VIZ_QUERY__MASK;\n}\n\n#define REG_CP_DRAW_INDX_1\t\t\t\t\t0x00000001\n#define CP_DRAW_INDX_1_PRIM_TYPE__MASK\t\t\t\t0x0000003f\n#define CP_DRAW_INDX_1_PRIM_TYPE__SHIFT\t\t\t\t0\nstatic inline uint32_t CP_DRAW_INDX_1_PRIM_TYPE(enum pc_di_primtype val)\n{\n\treturn ((val) << CP_DRAW_INDX_1_PRIM_TYPE__SHIFT) & CP_DRAW_INDX_1_PRIM_TYPE__MASK;\n}\n#define CP_DRAW_INDX_1_SOURCE_SELECT__MASK\t\t\t0x000000c0\n#define CP_DRAW_INDX_1_SOURCE_SELECT__SHIFT\t\t\t6\nstatic inline uint32_t CP_DRAW_INDX_1_SOURCE_SELECT(enum pc_di_src_sel val)\n{\n\treturn ((val) << CP_DRAW_INDX_1_SOURCE_SELECT__SHIFT) & CP_DRAW_INDX_1_SOURCE_SELECT__MASK;\n}\n#define CP_DRAW_INDX_1_VIS_CULL__MASK\t\t\t\t0x00000600\n#define CP_DRAW_INDX_1_VIS_CULL__SHIFT\t\t\t\t9\nstatic inline uint32_t CP_DRAW_INDX_1_VIS_CULL(enum pc_di_vis_cull_mode val)\n{\n\treturn ((val) << CP_DRAW_INDX_1_VIS_CULL__SHIFT) & CP_DRAW_INDX_1_VIS_CULL__MASK;\n}\n#define CP_DRAW_INDX_1_INDEX_SIZE__MASK\t\t\t\t0x00000800\n#define CP_DRAW_INDX_1_INDEX_SIZE__SHIFT\t\t\t11\nstatic inline uint32_t CP_DRAW_INDX_1_INDEX_SIZE(enum pc_di_index_size val)\n{\n\treturn ((val) << CP_DRAW_INDX_1_INDEX_SIZE__SHIFT) & CP_DRAW_INDX_1_INDEX_SIZE__MASK;\n}\n#define CP_DRAW_INDX_1_NOT_EOP\t\t\t\t\t0x00001000\n#define CP_DRAW_INDX_1_SMALL_INDEX\t\t\t\t0x00002000\n#define CP_DRAW_INDX_1_PRE_DRAW_INITIATOR_ENABLE\t\t0x00004000\n#define CP_DRAW_INDX_1_NUM_INSTANCES__MASK\t\t\t0xff000000\n#define CP_DRAW_INDX_1_NUM_INSTANCES__SHIFT\t\t\t24\nstatic inline uint32_t CP_DRAW_INDX_1_NUM_INSTANCES(uint32_t val)\n{\n\treturn ((val) << CP_DRAW_INDX_1_NUM_INSTANCES__SHIFT) & CP_DRAW_INDX_1_NUM_INSTANCES__MASK;\n}\n\n#define REG_CP_DRAW_INDX_2\t\t\t\t\t0x00000002\n#define CP_DRAW_INDX_2_NUM_INDICES__MASK\t\t\t0xffffffff\n#define CP_DRAW_INDX_2_NUM_INDICES__SHIFT\t\t\t0\nstatic inline uint32_t CP_DRAW_INDX_2_NUM_INDICES(uint32_t val)\n{\n\treturn ((val) << CP_DRAW_INDX_2_NUM_INDICES__SHIFT) & CP_DRAW_INDX_2_NUM_INDICES__MASK;\n}\n\n#define REG_CP_DRAW_INDX_3\t\t\t\t\t0x00000003\n#define CP_DRAW_INDX_3_INDX_BASE__MASK\t\t\t\t0xffffffff\n#define CP_DRAW_INDX_3_INDX_BASE__SHIFT\t\t\t\t0\nstatic inline uint32_t CP_DRAW_INDX_3_INDX_BASE(uint32_t val)\n{\n\treturn ((val) << CP_DRAW_INDX_3_INDX_BASE__SHIFT) & CP_DRAW_INDX_3_INDX_BASE__MASK;\n}\n\n#define REG_CP_DRAW_INDX_4\t\t\t\t\t0x00000004\n#define CP_DRAW_INDX_4_INDX_SIZE__MASK\t\t\t\t0xffffffff\n#define CP_DRAW_INDX_4_INDX_SIZE__SHIFT\t\t\t\t0\nstatic inline uint32_t CP_DRAW_INDX_4_INDX_SIZE(uint32_t val)\n{\n\treturn ((val) << CP_DRAW_INDX_4_INDX_SIZE__SHIFT) & CP_DRAW_INDX_4_INDX_SIZE__MASK;\n}\n\n#define REG_CP_DRAW_INDX_2_0\t\t\t\t\t0x00000000\n#define CP_DRAW_INDX_2_0_VIZ_QUERY__MASK\t\t\t0xffffffff\n#define CP_DRAW_INDX_2_0_VIZ_QUERY__SHIFT\t\t\t0\nstatic inline uint32_t CP_DRAW_INDX_2_0_VIZ_QUERY(uint32_t val)\n{\n\treturn ((val) << CP_DRAW_INDX_2_0_VIZ_QUERY__SHIFT) & CP_DRAW_INDX_2_0_VIZ_QUERY__MASK;\n}\n\n#define REG_CP_DRAW_INDX_2_1\t\t\t\t\t0x00000001\n#define CP_DRAW_INDX_2_1_PRIM_TYPE__MASK\t\t\t0x0000003f\n#define CP_DRAW_INDX_2_1_PRIM_TYPE__SHIFT\t\t\t0\nstatic inline uint32_t CP_DRAW_INDX_2_1_PRIM_TYPE(enum pc_di_primtype val)\n{\n\treturn ((val) << CP_DRAW_INDX_2_1_PRIM_TYPE__SHIFT) & CP_DRAW_INDX_2_1_PRIM_TYPE__MASK;\n}\n#define CP_DRAW_INDX_2_1_SOURCE_SELECT__MASK\t\t\t0x000000c0\n#define CP_DRAW_INDX_2_1_SOURCE_SELECT__SHIFT\t\t\t6\nstatic inline uint32_t CP_DRAW_INDX_2_1_SOURCE_SELECT(enum pc_di_src_sel val)\n{\n\treturn ((val) << CP_DRAW_INDX_2_1_SOURCE_SELECT__SHIFT) & CP_DRAW_INDX_2_1_SOURCE_SELECT__MASK;\n}\n#define CP_DRAW_INDX_2_1_VIS_CULL__MASK\t\t\t\t0x00000600\n#define CP_DRAW_INDX_2_1_VIS_CULL__SHIFT\t\t\t9\nstatic inline uint32_t CP_DRAW_INDX_2_1_VIS_CULL(enum pc_di_vis_cull_mode val)\n{\n\treturn ((val) << CP_DRAW_INDX_2_1_VIS_CULL__SHIFT) & CP_DRAW_INDX_2_1_VIS_CULL__MASK;\n}\n#define CP_DRAW_INDX_2_1_INDEX_SIZE__MASK\t\t\t0x00000800\n#define CP_DRAW_INDX_2_1_INDEX_SIZE__SHIFT\t\t\t11\nstatic inline uint32_t CP_DRAW_INDX_2_1_INDEX_SIZE(enum pc_di_index_size val)\n{\n\treturn ((val) << CP_DRAW_INDX_2_1_INDEX_SIZE__SHIFT) & CP_DRAW_INDX_2_1_INDEX_SIZE__MASK;\n}\n#define CP_DRAW_INDX_2_1_NOT_EOP\t\t\t\t0x00001000\n#define CP_DRAW_INDX_2_1_SMALL_INDEX\t\t\t\t0x00002000\n#define CP_DRAW_INDX_2_1_PRE_DRAW_INITIATOR_ENABLE\t\t0x00004000\n#define CP_DRAW_INDX_2_1_NUM_INSTANCES__MASK\t\t\t0xff000000\n#define CP_DRAW_INDX_2_1_NUM_INSTANCES__SHIFT\t\t\t24\nstatic inline uint32_t CP_DRAW_INDX_2_1_NUM_INSTANCES(uint32_t val)\n{\n\treturn ((val) << CP_DRAW_INDX_2_1_NUM_INSTANCES__SHIFT) & CP_DRAW_INDX_2_1_NUM_INSTANCES__MASK;\n}\n\n#define REG_CP_DRAW_INDX_2_2\t\t\t\t\t0x00000002\n#define CP_DRAW_INDX_2_2_NUM_INDICES__MASK\t\t\t0xffffffff\n#define CP_DRAW_INDX_2_2_NUM_INDICES__SHIFT\t\t\t0\nstatic inline uint32_t CP_DRAW_INDX_2_2_NUM_INDICES(uint32_t val)\n{\n\treturn ((val) << CP_DRAW_INDX_2_2_NUM_INDICES__SHIFT) & CP_DRAW_INDX_2_2_NUM_INDICES__MASK;\n}\n\n#define REG_CP_DRAW_INDX_OFFSET_0\t\t\t\t0x00000000\n#define CP_DRAW_INDX_OFFSET_0_PRIM_TYPE__MASK\t\t\t0x0000003f\n#define CP_DRAW_INDX_OFFSET_0_PRIM_TYPE__SHIFT\t\t\t0\nstatic inline uint32_t CP_DRAW_INDX_OFFSET_0_PRIM_TYPE(enum pc_di_primtype val)\n{\n\treturn ((val) << CP_DRAW_INDX_OFFSET_0_PRIM_TYPE__SHIFT) & CP_DRAW_INDX_OFFSET_0_PRIM_TYPE__MASK;\n}\n#define CP_DRAW_INDX_OFFSET_0_SOURCE_SELECT__MASK\t\t0x000000c0\n#define CP_DRAW_INDX_OFFSET_0_SOURCE_SELECT__SHIFT\t\t6\nstatic inline uint32_t CP_DRAW_INDX_OFFSET_0_SOURCE_SELECT(enum pc_di_src_sel val)\n{\n\treturn ((val) << CP_DRAW_INDX_OFFSET_0_SOURCE_SELECT__SHIFT) & CP_DRAW_INDX_OFFSET_0_SOURCE_SELECT__MASK;\n}\n#define CP_DRAW_INDX_OFFSET_0_VIS_CULL__MASK\t\t\t0x00000300\n#define CP_DRAW_INDX_OFFSET_0_VIS_CULL__SHIFT\t\t\t8\nstatic inline uint32_t CP_DRAW_INDX_OFFSET_0_VIS_CULL(enum pc_di_vis_cull_mode val)\n{\n\treturn ((val) << CP_DRAW_INDX_OFFSET_0_VIS_CULL__SHIFT) & CP_DRAW_INDX_OFFSET_0_VIS_CULL__MASK;\n}\n#define CP_DRAW_INDX_OFFSET_0_INDEX_SIZE__MASK\t\t\t0x00000c00\n#define CP_DRAW_INDX_OFFSET_0_INDEX_SIZE__SHIFT\t\t\t10\nstatic inline uint32_t CP_DRAW_INDX_OFFSET_0_INDEX_SIZE(enum a4xx_index_size val)\n{\n\treturn ((val) << CP_DRAW_INDX_OFFSET_0_INDEX_SIZE__SHIFT) & CP_DRAW_INDX_OFFSET_0_INDEX_SIZE__MASK;\n}\n#define CP_DRAW_INDX_OFFSET_0_PATCH_TYPE__MASK\t\t\t0x00003000\n#define CP_DRAW_INDX_OFFSET_0_PATCH_TYPE__SHIFT\t\t\t12\nstatic inline uint32_t CP_DRAW_INDX_OFFSET_0_PATCH_TYPE(enum a6xx_patch_type val)\n{\n\treturn ((val) << CP_DRAW_INDX_OFFSET_0_PATCH_TYPE__SHIFT) & CP_DRAW_INDX_OFFSET_0_PATCH_TYPE__MASK;\n}\n#define CP_DRAW_INDX_OFFSET_0_GS_ENABLE\t\t\t\t0x00010000\n#define CP_DRAW_INDX_OFFSET_0_TESS_ENABLE\t\t\t0x00020000\n\n#define REG_CP_DRAW_INDX_OFFSET_1\t\t\t\t0x00000001\n#define CP_DRAW_INDX_OFFSET_1_NUM_INSTANCES__MASK\t\t0xffffffff\n#define CP_DRAW_INDX_OFFSET_1_NUM_INSTANCES__SHIFT\t\t0\nstatic inline uint32_t CP_DRAW_INDX_OFFSET_1_NUM_INSTANCES(uint32_t val)\n{\n\treturn ((val) << CP_DRAW_INDX_OFFSET_1_NUM_INSTANCES__SHIFT) & CP_DRAW_INDX_OFFSET_1_NUM_INSTANCES__MASK;\n}\n\n#define REG_CP_DRAW_INDX_OFFSET_2\t\t\t\t0x00000002\n#define CP_DRAW_INDX_OFFSET_2_NUM_INDICES__MASK\t\t\t0xffffffff\n#define CP_DRAW_INDX_OFFSET_2_NUM_INDICES__SHIFT\t\t0\nstatic inline uint32_t CP_DRAW_INDX_OFFSET_2_NUM_INDICES(uint32_t val)\n{\n\treturn ((val) << CP_DRAW_INDX_OFFSET_2_NUM_INDICES__SHIFT) & CP_DRAW_INDX_OFFSET_2_NUM_INDICES__MASK;\n}\n\n#define REG_CP_DRAW_INDX_OFFSET_3\t\t\t\t0x00000003\n#define CP_DRAW_INDX_OFFSET_3_FIRST_INDX__MASK\t\t\t0xffffffff\n#define CP_DRAW_INDX_OFFSET_3_FIRST_INDX__SHIFT\t\t\t0\nstatic inline uint32_t CP_DRAW_INDX_OFFSET_3_FIRST_INDX(uint32_t val)\n{\n\treturn ((val) << CP_DRAW_INDX_OFFSET_3_FIRST_INDX__SHIFT) & CP_DRAW_INDX_OFFSET_3_FIRST_INDX__MASK;\n}\n\n\n#define REG_CP_DRAW_INDX_OFFSET_4\t\t\t\t0x00000004\n#define CP_DRAW_INDX_OFFSET_4_INDX_BASE_LO__MASK\t\t0xffffffff\n#define CP_DRAW_INDX_OFFSET_4_INDX_BASE_LO__SHIFT\t\t0\nstatic inline uint32_t CP_DRAW_INDX_OFFSET_4_INDX_BASE_LO(uint32_t val)\n{\n\treturn ((val) << CP_DRAW_INDX_OFFSET_4_INDX_BASE_LO__SHIFT) & CP_DRAW_INDX_OFFSET_4_INDX_BASE_LO__MASK;\n}\n\n#define REG_CP_DRAW_INDX_OFFSET_5\t\t\t\t0x00000005\n#define CP_DRAW_INDX_OFFSET_5_INDX_BASE_HI__MASK\t\t0xffffffff\n#define CP_DRAW_INDX_OFFSET_5_INDX_BASE_HI__SHIFT\t\t0\nstatic inline uint32_t CP_DRAW_INDX_OFFSET_5_INDX_BASE_HI(uint32_t val)\n{\n\treturn ((val) << CP_DRAW_INDX_OFFSET_5_INDX_BASE_HI__SHIFT) & CP_DRAW_INDX_OFFSET_5_INDX_BASE_HI__MASK;\n}\n\n#define REG_CP_DRAW_INDX_OFFSET_INDX_BASE\t\t\t0x00000004\n\n#define REG_CP_DRAW_INDX_OFFSET_6\t\t\t\t0x00000006\n#define CP_DRAW_INDX_OFFSET_6_MAX_INDICES__MASK\t\t\t0xffffffff\n#define CP_DRAW_INDX_OFFSET_6_MAX_INDICES__SHIFT\t\t0\nstatic inline uint32_t CP_DRAW_INDX_OFFSET_6_MAX_INDICES(uint32_t val)\n{\n\treturn ((val) << CP_DRAW_INDX_OFFSET_6_MAX_INDICES__SHIFT) & CP_DRAW_INDX_OFFSET_6_MAX_INDICES__MASK;\n}\n\n#define REG_CP_DRAW_INDX_OFFSET_4\t\t\t\t0x00000004\n#define CP_DRAW_INDX_OFFSET_4_INDX_BASE__MASK\t\t\t0xffffffff\n#define CP_DRAW_INDX_OFFSET_4_INDX_BASE__SHIFT\t\t\t0\nstatic inline uint32_t CP_DRAW_INDX_OFFSET_4_INDX_BASE(uint32_t val)\n{\n\treturn ((val) << CP_DRAW_INDX_OFFSET_4_INDX_BASE__SHIFT) & CP_DRAW_INDX_OFFSET_4_INDX_BASE__MASK;\n}\n\n#define REG_CP_DRAW_INDX_OFFSET_5\t\t\t\t0x00000005\n#define CP_DRAW_INDX_OFFSET_5_INDX_SIZE__MASK\t\t\t0xffffffff\n#define CP_DRAW_INDX_OFFSET_5_INDX_SIZE__SHIFT\t\t\t0\nstatic inline uint32_t CP_DRAW_INDX_OFFSET_5_INDX_SIZE(uint32_t val)\n{\n\treturn ((val) << CP_DRAW_INDX_OFFSET_5_INDX_SIZE__SHIFT) & CP_DRAW_INDX_OFFSET_5_INDX_SIZE__MASK;\n}\n\n#define REG_A4XX_CP_DRAW_INDIRECT_0\t\t\t\t0x00000000\n#define A4XX_CP_DRAW_INDIRECT_0_PRIM_TYPE__MASK\t\t\t0x0000003f\n#define A4XX_CP_DRAW_INDIRECT_0_PRIM_TYPE__SHIFT\t\t0\nstatic inline uint32_t A4XX_CP_DRAW_INDIRECT_0_PRIM_TYPE(enum pc_di_primtype val)\n{\n\treturn ((val) << A4XX_CP_DRAW_INDIRECT_0_PRIM_TYPE__SHIFT) & A4XX_CP_DRAW_INDIRECT_0_PRIM_TYPE__MASK;\n}\n#define A4XX_CP_DRAW_INDIRECT_0_SOURCE_SELECT__MASK\t\t0x000000c0\n#define A4XX_CP_DRAW_INDIRECT_0_SOURCE_SELECT__SHIFT\t\t6\nstatic inline uint32_t A4XX_CP_DRAW_INDIRECT_0_SOURCE_SELECT(enum pc_di_src_sel val)\n{\n\treturn ((val) << A4XX_CP_DRAW_INDIRECT_0_SOURCE_SELECT__SHIFT) & A4XX_CP_DRAW_INDIRECT_0_SOURCE_SELECT__MASK;\n}\n#define A4XX_CP_DRAW_INDIRECT_0_VIS_CULL__MASK\t\t\t0x00000300\n#define A4XX_CP_DRAW_INDIRECT_0_VIS_CULL__SHIFT\t\t\t8\nstatic inline uint32_t A4XX_CP_DRAW_INDIRECT_0_VIS_CULL(enum pc_di_vis_cull_mode val)\n{\n\treturn ((val) << A4XX_CP_DRAW_INDIRECT_0_VIS_CULL__SHIFT) & A4XX_CP_DRAW_INDIRECT_0_VIS_CULL__MASK;\n}\n#define A4XX_CP_DRAW_INDIRECT_0_INDEX_SIZE__MASK\t\t0x00000c00\n#define A4XX_CP_DRAW_INDIRECT_0_INDEX_SIZE__SHIFT\t\t10\nstatic inline uint32_t A4XX_CP_DRAW_INDIRECT_0_INDEX_SIZE(enum a4xx_index_size val)\n{\n\treturn ((val) << A4XX_CP_DRAW_INDIRECT_0_INDEX_SIZE__SHIFT) & A4XX_CP_DRAW_INDIRECT_0_INDEX_SIZE__MASK;\n}\n#define A4XX_CP_DRAW_INDIRECT_0_PATCH_TYPE__MASK\t\t0x00003000\n#define A4XX_CP_DRAW_INDIRECT_0_PATCH_TYPE__SHIFT\t\t12\nstatic inline uint32_t A4XX_CP_DRAW_INDIRECT_0_PATCH_TYPE(enum a6xx_patch_type val)\n{\n\treturn ((val) << A4XX_CP_DRAW_INDIRECT_0_PATCH_TYPE__SHIFT) & A4XX_CP_DRAW_INDIRECT_0_PATCH_TYPE__MASK;\n}\n#define A4XX_CP_DRAW_INDIRECT_0_GS_ENABLE\t\t\t0x00010000\n#define A4XX_CP_DRAW_INDIRECT_0_TESS_ENABLE\t\t\t0x00020000\n\n\n#define REG_A4XX_CP_DRAW_INDIRECT_1\t\t\t\t0x00000001\n#define A4XX_CP_DRAW_INDIRECT_1_INDIRECT__MASK\t\t\t0xffffffff\n#define A4XX_CP_DRAW_INDIRECT_1_INDIRECT__SHIFT\t\t\t0\nstatic inline uint32_t A4XX_CP_DRAW_INDIRECT_1_INDIRECT(uint32_t val)\n{\n\treturn ((val) << A4XX_CP_DRAW_INDIRECT_1_INDIRECT__SHIFT) & A4XX_CP_DRAW_INDIRECT_1_INDIRECT__MASK;\n}\n\n\n#define REG_A5XX_CP_DRAW_INDIRECT_1\t\t\t\t0x00000001\n#define A5XX_CP_DRAW_INDIRECT_1_INDIRECT_LO__MASK\t\t0xffffffff\n#define A5XX_CP_DRAW_INDIRECT_1_INDIRECT_LO__SHIFT\t\t0\nstatic inline uint32_t A5XX_CP_DRAW_INDIRECT_1_INDIRECT_LO(uint32_t val)\n{\n\treturn ((val) << A5XX_CP_DRAW_INDIRECT_1_INDIRECT_LO__SHIFT) & A5XX_CP_DRAW_INDIRECT_1_INDIRECT_LO__MASK;\n}\n\n#define REG_A5XX_CP_DRAW_INDIRECT_2\t\t\t\t0x00000002\n#define A5XX_CP_DRAW_INDIRECT_2_INDIRECT_HI__MASK\t\t0xffffffff\n#define A5XX_CP_DRAW_INDIRECT_2_INDIRECT_HI__SHIFT\t\t0\nstatic inline uint32_t A5XX_CP_DRAW_INDIRECT_2_INDIRECT_HI(uint32_t val)\n{\n\treturn ((val) << A5XX_CP_DRAW_INDIRECT_2_INDIRECT_HI__SHIFT) & A5XX_CP_DRAW_INDIRECT_2_INDIRECT_HI__MASK;\n}\n\n#define REG_A5XX_CP_DRAW_INDIRECT_INDIRECT\t\t\t0x00000001\n\n#define REG_A4XX_CP_DRAW_INDX_INDIRECT_0\t\t\t0x00000000\n#define A4XX_CP_DRAW_INDX_INDIRECT_0_PRIM_TYPE__MASK\t\t0x0000003f\n#define A4XX_CP_DRAW_INDX_INDIRECT_0_PRIM_TYPE__SHIFT\t\t0\nstatic inline uint32_t A4XX_CP_DRAW_INDX_INDIRECT_0_PRIM_TYPE(enum pc_di_primtype val)\n{\n\treturn ((val) << A4XX_CP_DRAW_INDX_INDIRECT_0_PRIM_TYPE__SHIFT) & A4XX_CP_DRAW_INDX_INDIRECT_0_PRIM_TYPE__MASK;\n}\n#define A4XX_CP_DRAW_INDX_INDIRECT_0_SOURCE_SELECT__MASK\t0x000000c0\n#define A4XX_CP_DRAW_INDX_INDIRECT_0_SOURCE_SELECT__SHIFT\t6\nstatic inline uint32_t A4XX_CP_DRAW_INDX_INDIRECT_0_SOURCE_SELECT(enum pc_di_src_sel val)\n{\n\treturn ((val) << A4XX_CP_DRAW_INDX_INDIRECT_0_SOURCE_SELECT__SHIFT) & A4XX_CP_DRAW_INDX_INDIRECT_0_SOURCE_SELECT__MASK;\n}\n#define A4XX_CP_DRAW_INDX_INDIRECT_0_VIS_CULL__MASK\t\t0x00000300\n#define A4XX_CP_DRAW_INDX_INDIRECT_0_VIS_CULL__SHIFT\t\t8\nstatic inline uint32_t A4XX_CP_DRAW_INDX_INDIRECT_0_VIS_CULL(enum pc_di_vis_cull_mode val)\n{\n\treturn ((val) << A4XX_CP_DRAW_INDX_INDIRECT_0_VIS_CULL__SHIFT) & A4XX_CP_DRAW_INDX_INDIRECT_0_VIS_CULL__MASK;\n}\n#define A4XX_CP_DRAW_INDX_INDIRECT_0_INDEX_SIZE__MASK\t\t0x00000c00\n#define A4XX_CP_DRAW_INDX_INDIRECT_0_INDEX_SIZE__SHIFT\t\t10\nstatic inline uint32_t A4XX_CP_DRAW_INDX_INDIRECT_0_INDEX_SIZE(enum a4xx_index_size val)\n{\n\treturn ((val) << A4XX_CP_DRAW_INDX_INDIRECT_0_INDEX_SIZE__SHIFT) & A4XX_CP_DRAW_INDX_INDIRECT_0_INDEX_SIZE__MASK;\n}\n#define A4XX_CP_DRAW_INDX_INDIRECT_0_PATCH_TYPE__MASK\t\t0x00003000\n#define A4XX_CP_DRAW_INDX_INDIRECT_0_PATCH_TYPE__SHIFT\t\t12\nstatic inline uint32_t A4XX_CP_DRAW_INDX_INDIRECT_0_PATCH_TYPE(enum a6xx_patch_type val)\n{\n\treturn ((val) << A4XX_CP_DRAW_INDX_INDIRECT_0_PATCH_TYPE__SHIFT) & A4XX_CP_DRAW_INDX_INDIRECT_0_PATCH_TYPE__MASK;\n}\n#define A4XX_CP_DRAW_INDX_INDIRECT_0_GS_ENABLE\t\t\t0x00010000\n#define A4XX_CP_DRAW_INDX_INDIRECT_0_TESS_ENABLE\t\t0x00020000\n\n\n#define REG_A4XX_CP_DRAW_INDX_INDIRECT_1\t\t\t0x00000001\n#define A4XX_CP_DRAW_INDX_INDIRECT_1_INDX_BASE__MASK\t\t0xffffffff\n#define A4XX_CP_DRAW_INDX_INDIRECT_1_INDX_BASE__SHIFT\t\t0\nstatic inline uint32_t A4XX_CP_DRAW_INDX_INDIRECT_1_INDX_BASE(uint32_t val)\n{\n\treturn ((val) << A4XX_CP_DRAW_INDX_INDIRECT_1_INDX_BASE__SHIFT) & A4XX_CP_DRAW_INDX_INDIRECT_1_INDX_BASE__MASK;\n}\n\n#define REG_A4XX_CP_DRAW_INDX_INDIRECT_2\t\t\t0x00000002\n#define A4XX_CP_DRAW_INDX_INDIRECT_2_INDX_SIZE__MASK\t\t0xffffffff\n#define A4XX_CP_DRAW_INDX_INDIRECT_2_INDX_SIZE__SHIFT\t\t0\nstatic inline uint32_t A4XX_CP_DRAW_INDX_INDIRECT_2_INDX_SIZE(uint32_t val)\n{\n\treturn ((val) << A4XX_CP_DRAW_INDX_INDIRECT_2_INDX_SIZE__SHIFT) & A4XX_CP_DRAW_INDX_INDIRECT_2_INDX_SIZE__MASK;\n}\n\n#define REG_A4XX_CP_DRAW_INDX_INDIRECT_3\t\t\t0x00000003\n#define A4XX_CP_DRAW_INDX_INDIRECT_3_INDIRECT__MASK\t\t0xffffffff\n#define A4XX_CP_DRAW_INDX_INDIRECT_3_INDIRECT__SHIFT\t\t0\nstatic inline uint32_t A4XX_CP_DRAW_INDX_INDIRECT_3_INDIRECT(uint32_t val)\n{\n\treturn ((val) << A4XX_CP_DRAW_INDX_INDIRECT_3_INDIRECT__SHIFT) & A4XX_CP_DRAW_INDX_INDIRECT_3_INDIRECT__MASK;\n}\n\n\n#define REG_A5XX_CP_DRAW_INDX_INDIRECT_1\t\t\t0x00000001\n#define A5XX_CP_DRAW_INDX_INDIRECT_1_INDX_BASE_LO__MASK\t\t0xffffffff\n#define A5XX_CP_DRAW_INDX_INDIRECT_1_INDX_BASE_LO__SHIFT\t0\nstatic inline uint32_t A5XX_CP_DRAW_INDX_INDIRECT_1_INDX_BASE_LO(uint32_t val)\n{\n\treturn ((val) << A5XX_CP_DRAW_INDX_INDIRECT_1_INDX_BASE_LO__SHIFT) & A5XX_CP_DRAW_INDX_INDIRECT_1_INDX_BASE_LO__MASK;\n}\n\n#define REG_A5XX_CP_DRAW_INDX_INDIRECT_2\t\t\t0x00000002\n#define A5XX_CP_DRAW_INDX_INDIRECT_2_INDX_BASE_HI__MASK\t\t0xffffffff\n#define A5XX_CP_DRAW_INDX_INDIRECT_2_INDX_BASE_HI__SHIFT\t0\nstatic inline uint32_t A5XX_CP_DRAW_INDX_INDIRECT_2_INDX_BASE_HI(uint32_t val)\n{\n\treturn ((val) << A5XX_CP_DRAW_INDX_INDIRECT_2_INDX_BASE_HI__SHIFT) & A5XX_CP_DRAW_INDX_INDIRECT_2_INDX_BASE_HI__MASK;\n}\n\n#define REG_A5XX_CP_DRAW_INDX_INDIRECT_INDX_BASE\t\t0x00000001\n\n#define REG_A5XX_CP_DRAW_INDX_INDIRECT_3\t\t\t0x00000003\n#define A5XX_CP_DRAW_INDX_INDIRECT_3_MAX_INDICES__MASK\t\t0xffffffff\n#define A5XX_CP_DRAW_INDX_INDIRECT_3_MAX_INDICES__SHIFT\t\t0\nstatic inline uint32_t A5XX_CP_DRAW_INDX_INDIRECT_3_MAX_INDICES(uint32_t val)\n{\n\treturn ((val) << A5XX_CP_DRAW_INDX_INDIRECT_3_MAX_INDICES__SHIFT) & A5XX_CP_DRAW_INDX_INDIRECT_3_MAX_INDICES__MASK;\n}\n\n#define REG_A5XX_CP_DRAW_INDX_INDIRECT_4\t\t\t0x00000004\n#define A5XX_CP_DRAW_INDX_INDIRECT_4_INDIRECT_LO__MASK\t\t0xffffffff\n#define A5XX_CP_DRAW_INDX_INDIRECT_4_INDIRECT_LO__SHIFT\t\t0\nstatic inline uint32_t A5XX_CP_DRAW_INDX_INDIRECT_4_INDIRECT_LO(uint32_t val)\n{\n\treturn ((val) << A5XX_CP_DRAW_INDX_INDIRECT_4_INDIRECT_LO__SHIFT) & A5XX_CP_DRAW_INDX_INDIRECT_4_INDIRECT_LO__MASK;\n}\n\n#define REG_A5XX_CP_DRAW_INDX_INDIRECT_5\t\t\t0x00000005\n#define A5XX_CP_DRAW_INDX_INDIRECT_5_INDIRECT_HI__MASK\t\t0xffffffff\n#define A5XX_CP_DRAW_INDX_INDIRECT_5_INDIRECT_HI__SHIFT\t\t0\nstatic inline uint32_t A5XX_CP_DRAW_INDX_INDIRECT_5_INDIRECT_HI(uint32_t val)\n{\n\treturn ((val) << A5XX_CP_DRAW_INDX_INDIRECT_5_INDIRECT_HI__SHIFT) & A5XX_CP_DRAW_INDX_INDIRECT_5_INDIRECT_HI__MASK;\n}\n\n#define REG_A5XX_CP_DRAW_INDX_INDIRECT_INDIRECT\t\t\t0x00000004\n\n#define REG_A6XX_CP_DRAW_INDIRECT_MULTI_0\t\t\t0x00000000\n#define A6XX_CP_DRAW_INDIRECT_MULTI_0_PRIM_TYPE__MASK\t\t0x0000003f\n#define A6XX_CP_DRAW_INDIRECT_MULTI_0_PRIM_TYPE__SHIFT\t\t0\nstatic inline uint32_t A6XX_CP_DRAW_INDIRECT_MULTI_0_PRIM_TYPE(enum pc_di_primtype val)\n{\n\treturn ((val) << A6XX_CP_DRAW_INDIRECT_MULTI_0_PRIM_TYPE__SHIFT) & A6XX_CP_DRAW_INDIRECT_MULTI_0_PRIM_TYPE__MASK;\n}\n#define A6XX_CP_DRAW_INDIRECT_MULTI_0_SOURCE_SELECT__MASK\t0x000000c0\n#define A6XX_CP_DRAW_INDIRECT_MULTI_0_SOURCE_SELECT__SHIFT\t6\nstatic inline uint32_t A6XX_CP_DRAW_INDIRECT_MULTI_0_SOURCE_SELECT(enum pc_di_src_sel val)\n{\n\treturn ((val) << A6XX_CP_DRAW_INDIRECT_MULTI_0_SOURCE_SELECT__SHIFT) & A6XX_CP_DRAW_INDIRECT_MULTI_0_SOURCE_SELECT__MASK;\n}\n#define A6XX_CP_DRAW_INDIRECT_MULTI_0_VIS_CULL__MASK\t\t0x00000300\n#define A6XX_CP_DRAW_INDIRECT_MULTI_0_VIS_CULL__SHIFT\t\t8\nstatic inline uint32_t A6XX_CP_DRAW_INDIRECT_MULTI_0_VIS_CULL(enum pc_di_vis_cull_mode val)\n{\n\treturn ((val) << A6XX_CP_DRAW_INDIRECT_MULTI_0_VIS_CULL__SHIFT) & A6XX_CP_DRAW_INDIRECT_MULTI_0_VIS_CULL__MASK;\n}\n#define A6XX_CP_DRAW_INDIRECT_MULTI_0_INDEX_SIZE__MASK\t\t0x00000c00\n#define A6XX_CP_DRAW_INDIRECT_MULTI_0_INDEX_SIZE__SHIFT\t\t10\nstatic inline uint32_t A6XX_CP_DRAW_INDIRECT_MULTI_0_INDEX_SIZE(enum a4xx_index_size val)\n{\n\treturn ((val) << A6XX_CP_DRAW_INDIRECT_MULTI_0_INDEX_SIZE__SHIFT) & A6XX_CP_DRAW_INDIRECT_MULTI_0_INDEX_SIZE__MASK;\n}\n#define A6XX_CP_DRAW_INDIRECT_MULTI_0_PATCH_TYPE__MASK\t\t0x00003000\n#define A6XX_CP_DRAW_INDIRECT_MULTI_0_PATCH_TYPE__SHIFT\t\t12\nstatic inline uint32_t A6XX_CP_DRAW_INDIRECT_MULTI_0_PATCH_TYPE(enum a6xx_patch_type val)\n{\n\treturn ((val) << A6XX_CP_DRAW_INDIRECT_MULTI_0_PATCH_TYPE__SHIFT) & A6XX_CP_DRAW_INDIRECT_MULTI_0_PATCH_TYPE__MASK;\n}\n#define A6XX_CP_DRAW_INDIRECT_MULTI_0_GS_ENABLE\t\t\t0x00010000\n#define A6XX_CP_DRAW_INDIRECT_MULTI_0_TESS_ENABLE\t\t0x00020000\n\n#define REG_A6XX_CP_DRAW_INDIRECT_MULTI_1\t\t\t0x00000001\n#define A6XX_CP_DRAW_INDIRECT_MULTI_1_OPCODE__MASK\t\t0x0000000f\n#define A6XX_CP_DRAW_INDIRECT_MULTI_1_OPCODE__SHIFT\t\t0\nstatic inline uint32_t A6XX_CP_DRAW_INDIRECT_MULTI_1_OPCODE(enum a6xx_draw_indirect_opcode val)\n{\n\treturn ((val) << A6XX_CP_DRAW_INDIRECT_MULTI_1_OPCODE__SHIFT) & A6XX_CP_DRAW_INDIRECT_MULTI_1_OPCODE__MASK;\n}\n#define A6XX_CP_DRAW_INDIRECT_MULTI_1_DST_OFF__MASK\t\t0x003fff00\n#define A6XX_CP_DRAW_INDIRECT_MULTI_1_DST_OFF__SHIFT\t\t8\nstatic inline uint32_t A6XX_CP_DRAW_INDIRECT_MULTI_1_DST_OFF(uint32_t val)\n{\n\treturn ((val) << A6XX_CP_DRAW_INDIRECT_MULTI_1_DST_OFF__SHIFT) & A6XX_CP_DRAW_INDIRECT_MULTI_1_DST_OFF__MASK;\n}\n\n#define REG_A6XX_CP_DRAW_INDIRECT_MULTI_DRAW_COUNT\t\t0x00000002\n\n\n#define REG_A6XX_CP_DRAW_INDIRECT_MULTI_INDIRECT\t\t0x00000003\n\n#define REG_A6XX_CP_DRAW_INDIRECT_MULTI_STRIDE\t\t\t0x00000005\n\n\n#define REG_CP_DRAW_INDIRECT_MULTI_INDEX_INDEXED\t\t0x00000003\n\n#define REG_CP_DRAW_INDIRECT_MULTI_MAX_INDICES_INDEXED\t\t0x00000005\n\n#define REG_CP_DRAW_INDIRECT_MULTI_INDIRECT_INDEXED\t\t0x00000006\n\n#define REG_CP_DRAW_INDIRECT_MULTI_STRIDE_INDEXED\t\t0x00000008\n\n\n#define REG_CP_DRAW_INDIRECT_MULTI_INDIRECT_INDIRECT\t\t0x00000003\n\n#define REG_CP_DRAW_INDIRECT_MULTI_INDIRECT_COUNT_INDIRECT\t0x00000005\n\n#define REG_CP_DRAW_INDIRECT_MULTI_STRIDE_INDIRECT\t\t0x00000007\n\n\n#define REG_CP_DRAW_INDIRECT_MULTI_INDEX_INDIRECT_INDEXED\t0x00000003\n\n#define REG_CP_DRAW_INDIRECT_MULTI_MAX_INDICES_INDIRECT_INDEXED\t0x00000005\n\n#define REG_CP_DRAW_INDIRECT_MULTI_INDIRECT_INDIRECT_INDEXED\t0x00000006\n\n#define REG_CP_DRAW_INDIRECT_MULTI_INDIRECT_COUNT_INDIRECT_INDEXED\t0x00000008\n\n#define REG_CP_DRAW_INDIRECT_MULTI_STRIDE_INDIRECT_INDEXED\t0x0000000a\n\n#define REG_CP_DRAW_PRED_ENABLE_GLOBAL_0\t\t\t0x00000000\n#define CP_DRAW_PRED_ENABLE_GLOBAL_0_ENABLE\t\t\t0x00000001\n\n#define REG_CP_DRAW_PRED_ENABLE_LOCAL_0\t\t\t\t0x00000000\n#define CP_DRAW_PRED_ENABLE_LOCAL_0_ENABLE\t\t\t0x00000001\n\n#define REG_CP_DRAW_PRED_SET_0\t\t\t\t\t0x00000000\n#define CP_DRAW_PRED_SET_0_SRC__MASK\t\t\t\t0x000000f0\n#define CP_DRAW_PRED_SET_0_SRC__SHIFT\t\t\t\t4\nstatic inline uint32_t CP_DRAW_PRED_SET_0_SRC(enum cp_draw_pred_src val)\n{\n\treturn ((val) << CP_DRAW_PRED_SET_0_SRC__SHIFT) & CP_DRAW_PRED_SET_0_SRC__MASK;\n}\n#define CP_DRAW_PRED_SET_0_TEST__MASK\t\t\t\t0x00000100\n#define CP_DRAW_PRED_SET_0_TEST__SHIFT\t\t\t\t8\nstatic inline uint32_t CP_DRAW_PRED_SET_0_TEST(enum cp_draw_pred_test val)\n{\n\treturn ((val) << CP_DRAW_PRED_SET_0_TEST__SHIFT) & CP_DRAW_PRED_SET_0_TEST__MASK;\n}\n\n#define REG_CP_DRAW_PRED_SET_MEM_ADDR\t\t\t\t0x00000001\n\nstatic inline uint32_t REG_CP_SET_DRAW_STATE_(uint32_t i0) { return 0x00000000 + 0x3*i0; }\n\nstatic inline uint32_t REG_CP_SET_DRAW_STATE__0(uint32_t i0) { return 0x00000000 + 0x3*i0; }\n#define CP_SET_DRAW_STATE__0_COUNT__MASK\t\t\t0x0000ffff\n#define CP_SET_DRAW_STATE__0_COUNT__SHIFT\t\t\t0\nstatic inline uint32_t CP_SET_DRAW_STATE__0_COUNT(uint32_t val)\n{\n\treturn ((val) << CP_SET_DRAW_STATE__0_COUNT__SHIFT) & CP_SET_DRAW_STATE__0_COUNT__MASK;\n}\n#define CP_SET_DRAW_STATE__0_DIRTY\t\t\t\t0x00010000\n#define CP_SET_DRAW_STATE__0_DISABLE\t\t\t\t0x00020000\n#define CP_SET_DRAW_STATE__0_DISABLE_ALL_GROUPS\t\t\t0x00040000\n#define CP_SET_DRAW_STATE__0_LOAD_IMMED\t\t\t\t0x00080000\n#define CP_SET_DRAW_STATE__0_BINNING\t\t\t\t0x00100000\n#define CP_SET_DRAW_STATE__0_GMEM\t\t\t\t0x00200000\n#define CP_SET_DRAW_STATE__0_SYSMEM\t\t\t\t0x00400000\n#define CP_SET_DRAW_STATE__0_GROUP_ID__MASK\t\t\t0x1f000000\n#define CP_SET_DRAW_STATE__0_GROUP_ID__SHIFT\t\t\t24\nstatic inline uint32_t CP_SET_DRAW_STATE__0_GROUP_ID(uint32_t val)\n{\n\treturn ((val) << CP_SET_DRAW_STATE__0_GROUP_ID__SHIFT) & CP_SET_DRAW_STATE__0_GROUP_ID__MASK;\n}\n\nstatic inline uint32_t REG_CP_SET_DRAW_STATE__1(uint32_t i0) { return 0x00000001 + 0x3*i0; }\n#define CP_SET_DRAW_STATE__1_ADDR_LO__MASK\t\t\t0xffffffff\n#define CP_SET_DRAW_STATE__1_ADDR_LO__SHIFT\t\t\t0\nstatic inline uint32_t CP_SET_DRAW_STATE__1_ADDR_LO(uint32_t val)\n{\n\treturn ((val) << CP_SET_DRAW_STATE__1_ADDR_LO__SHIFT) & CP_SET_DRAW_STATE__1_ADDR_LO__MASK;\n}\n\nstatic inline uint32_t REG_CP_SET_DRAW_STATE__2(uint32_t i0) { return 0x00000002 + 0x3*i0; }\n#define CP_SET_DRAW_STATE__2_ADDR_HI__MASK\t\t\t0xffffffff\n#define CP_SET_DRAW_STATE__2_ADDR_HI__SHIFT\t\t\t0\nstatic inline uint32_t CP_SET_DRAW_STATE__2_ADDR_HI(uint32_t val)\n{\n\treturn ((val) << CP_SET_DRAW_STATE__2_ADDR_HI__SHIFT) & CP_SET_DRAW_STATE__2_ADDR_HI__MASK;\n}\n\n#define REG_CP_SET_BIN_0\t\t\t\t\t0x00000000\n\n#define REG_CP_SET_BIN_1\t\t\t\t\t0x00000001\n#define CP_SET_BIN_1_X1__MASK\t\t\t\t\t0x0000ffff\n#define CP_SET_BIN_1_X1__SHIFT\t\t\t\t\t0\nstatic inline uint32_t CP_SET_BIN_1_X1(uint32_t val)\n{\n\treturn ((val) << CP_SET_BIN_1_X1__SHIFT) & CP_SET_BIN_1_X1__MASK;\n}\n#define CP_SET_BIN_1_Y1__MASK\t\t\t\t\t0xffff0000\n#define CP_SET_BIN_1_Y1__SHIFT\t\t\t\t\t16\nstatic inline uint32_t CP_SET_BIN_1_Y1(uint32_t val)\n{\n\treturn ((val) << CP_SET_BIN_1_Y1__SHIFT) & CP_SET_BIN_1_Y1__MASK;\n}\n\n#define REG_CP_SET_BIN_2\t\t\t\t\t0x00000002\n#define CP_SET_BIN_2_X2__MASK\t\t\t\t\t0x0000ffff\n#define CP_SET_BIN_2_X2__SHIFT\t\t\t\t\t0\nstatic inline uint32_t CP_SET_BIN_2_X2(uint32_t val)\n{\n\treturn ((val) << CP_SET_BIN_2_X2__SHIFT) & CP_SET_BIN_2_X2__MASK;\n}\n#define CP_SET_BIN_2_Y2__MASK\t\t\t\t\t0xffff0000\n#define CP_SET_BIN_2_Y2__SHIFT\t\t\t\t\t16\nstatic inline uint32_t CP_SET_BIN_2_Y2(uint32_t val)\n{\n\treturn ((val) << CP_SET_BIN_2_Y2__SHIFT) & CP_SET_BIN_2_Y2__MASK;\n}\n\n#define REG_CP_SET_BIN_DATA_0\t\t\t\t\t0x00000000\n#define CP_SET_BIN_DATA_0_BIN_DATA_ADDR__MASK\t\t\t0xffffffff\n#define CP_SET_BIN_DATA_0_BIN_DATA_ADDR__SHIFT\t\t\t0\nstatic inline uint32_t CP_SET_BIN_DATA_0_BIN_DATA_ADDR(uint32_t val)\n{\n\treturn ((val) << CP_SET_BIN_DATA_0_BIN_DATA_ADDR__SHIFT) & CP_SET_BIN_DATA_0_BIN_DATA_ADDR__MASK;\n}\n\n#define REG_CP_SET_BIN_DATA_1\t\t\t\t\t0x00000001\n#define CP_SET_BIN_DATA_1_BIN_SIZE_ADDRESS__MASK\t\t0xffffffff\n#define CP_SET_BIN_DATA_1_BIN_SIZE_ADDRESS__SHIFT\t\t0\nstatic inline uint32_t CP_SET_BIN_DATA_1_BIN_SIZE_ADDRESS(uint32_t val)\n{\n\treturn ((val) << CP_SET_BIN_DATA_1_BIN_SIZE_ADDRESS__SHIFT) & CP_SET_BIN_DATA_1_BIN_SIZE_ADDRESS__MASK;\n}\n\n#define REG_CP_SET_BIN_DATA5_0\t\t\t\t\t0x00000000\n#define CP_SET_BIN_DATA5_0_VSC_SIZE__MASK\t\t\t0x003f0000\n#define CP_SET_BIN_DATA5_0_VSC_SIZE__SHIFT\t\t\t16\nstatic inline uint32_t CP_SET_BIN_DATA5_0_VSC_SIZE(uint32_t val)\n{\n\treturn ((val) << CP_SET_BIN_DATA5_0_VSC_SIZE__SHIFT) & CP_SET_BIN_DATA5_0_VSC_SIZE__MASK;\n}\n#define CP_SET_BIN_DATA5_0_VSC_N__MASK\t\t\t\t0x07c00000\n#define CP_SET_BIN_DATA5_0_VSC_N__SHIFT\t\t\t\t22\nstatic inline uint32_t CP_SET_BIN_DATA5_0_VSC_N(uint32_t val)\n{\n\treturn ((val) << CP_SET_BIN_DATA5_0_VSC_N__SHIFT) & CP_SET_BIN_DATA5_0_VSC_N__MASK;\n}\n\n#define REG_CP_SET_BIN_DATA5_1\t\t\t\t\t0x00000001\n#define CP_SET_BIN_DATA5_1_BIN_DATA_ADDR_LO__MASK\t\t0xffffffff\n#define CP_SET_BIN_DATA5_1_BIN_DATA_ADDR_LO__SHIFT\t\t0\nstatic inline uint32_t CP_SET_BIN_DATA5_1_BIN_DATA_ADDR_LO(uint32_t val)\n{\n\treturn ((val) << CP_SET_BIN_DATA5_1_BIN_DATA_ADDR_LO__SHIFT) & CP_SET_BIN_DATA5_1_BIN_DATA_ADDR_LO__MASK;\n}\n\n#define REG_CP_SET_BIN_DATA5_2\t\t\t\t\t0x00000002\n#define CP_SET_BIN_DATA5_2_BIN_DATA_ADDR_HI__MASK\t\t0xffffffff\n#define CP_SET_BIN_DATA5_2_BIN_DATA_ADDR_HI__SHIFT\t\t0\nstatic inline uint32_t CP_SET_BIN_DATA5_2_BIN_DATA_ADDR_HI(uint32_t val)\n{\n\treturn ((val) << CP_SET_BIN_DATA5_2_BIN_DATA_ADDR_HI__SHIFT) & CP_SET_BIN_DATA5_2_BIN_DATA_ADDR_HI__MASK;\n}\n\n#define REG_CP_SET_BIN_DATA5_3\t\t\t\t\t0x00000003\n#define CP_SET_BIN_DATA5_3_BIN_SIZE_ADDRESS_LO__MASK\t\t0xffffffff\n#define CP_SET_BIN_DATA5_3_BIN_SIZE_ADDRESS_LO__SHIFT\t\t0\nstatic inline uint32_t CP_SET_BIN_DATA5_3_BIN_SIZE_ADDRESS_LO(uint32_t val)\n{\n\treturn ((val) << CP_SET_BIN_DATA5_3_BIN_SIZE_ADDRESS_LO__SHIFT) & CP_SET_BIN_DATA5_3_BIN_SIZE_ADDRESS_LO__MASK;\n}\n\n#define REG_CP_SET_BIN_DATA5_4\t\t\t\t\t0x00000004\n#define CP_SET_BIN_DATA5_4_BIN_SIZE_ADDRESS_HI__MASK\t\t0xffffffff\n#define CP_SET_BIN_DATA5_4_BIN_SIZE_ADDRESS_HI__SHIFT\t\t0\nstatic inline uint32_t CP_SET_BIN_DATA5_4_BIN_SIZE_ADDRESS_HI(uint32_t val)\n{\n\treturn ((val) << CP_SET_BIN_DATA5_4_BIN_SIZE_ADDRESS_HI__SHIFT) & CP_SET_BIN_DATA5_4_BIN_SIZE_ADDRESS_HI__MASK;\n}\n\n#define REG_CP_SET_BIN_DATA5_5\t\t\t\t\t0x00000005\n#define CP_SET_BIN_DATA5_5_BIN_PRIM_STRM_LO__MASK\t\t0xffffffff\n#define CP_SET_BIN_DATA5_5_BIN_PRIM_STRM_LO__SHIFT\t\t0\nstatic inline uint32_t CP_SET_BIN_DATA5_5_BIN_PRIM_STRM_LO(uint32_t val)\n{\n\treturn ((val) << CP_SET_BIN_DATA5_5_BIN_PRIM_STRM_LO__SHIFT) & CP_SET_BIN_DATA5_5_BIN_PRIM_STRM_LO__MASK;\n}\n\n#define REG_CP_SET_BIN_DATA5_6\t\t\t\t\t0x00000006\n#define CP_SET_BIN_DATA5_6_BIN_PRIM_STRM_HI__MASK\t\t0xffffffff\n#define CP_SET_BIN_DATA5_6_BIN_PRIM_STRM_HI__SHIFT\t\t0\nstatic inline uint32_t CP_SET_BIN_DATA5_6_BIN_PRIM_STRM_HI(uint32_t val)\n{\n\treturn ((val) << CP_SET_BIN_DATA5_6_BIN_PRIM_STRM_HI__SHIFT) & CP_SET_BIN_DATA5_6_BIN_PRIM_STRM_HI__MASK;\n}\n\n#define REG_CP_SET_BIN_DATA5_7\t\t\t\t\t0x00000007\n\n#define REG_CP_SET_BIN_DATA5_9\t\t\t\t\t0x00000009\n\n#define REG_CP_SET_BIN_DATA5_OFFSET_0\t\t\t\t0x00000000\n#define CP_SET_BIN_DATA5_OFFSET_0_VSC_SIZE__MASK\t\t0x003f0000\n#define CP_SET_BIN_DATA5_OFFSET_0_VSC_SIZE__SHIFT\t\t16\nstatic inline uint32_t CP_SET_BIN_DATA5_OFFSET_0_VSC_SIZE(uint32_t val)\n{\n\treturn ((val) << CP_SET_BIN_DATA5_OFFSET_0_VSC_SIZE__SHIFT) & CP_SET_BIN_DATA5_OFFSET_0_VSC_SIZE__MASK;\n}\n#define CP_SET_BIN_DATA5_OFFSET_0_VSC_N__MASK\t\t\t0x07c00000\n#define CP_SET_BIN_DATA5_OFFSET_0_VSC_N__SHIFT\t\t\t22\nstatic inline uint32_t CP_SET_BIN_DATA5_OFFSET_0_VSC_N(uint32_t val)\n{\n\treturn ((val) << CP_SET_BIN_DATA5_OFFSET_0_VSC_N__SHIFT) & CP_SET_BIN_DATA5_OFFSET_0_VSC_N__MASK;\n}\n\n#define REG_CP_SET_BIN_DATA5_OFFSET_1\t\t\t\t0x00000001\n#define CP_SET_BIN_DATA5_OFFSET_1_BIN_DATA_OFFSET__MASK\t\t0xffffffff\n#define CP_SET_BIN_DATA5_OFFSET_1_BIN_DATA_OFFSET__SHIFT\t0\nstatic inline uint32_t CP_SET_BIN_DATA5_OFFSET_1_BIN_DATA_OFFSET(uint32_t val)\n{\n\treturn ((val) << CP_SET_BIN_DATA5_OFFSET_1_BIN_DATA_OFFSET__SHIFT) & CP_SET_BIN_DATA5_OFFSET_1_BIN_DATA_OFFSET__MASK;\n}\n\n#define REG_CP_SET_BIN_DATA5_OFFSET_2\t\t\t\t0x00000002\n#define CP_SET_BIN_DATA5_OFFSET_2_BIN_SIZE_OFFSET__MASK\t\t0xffffffff\n#define CP_SET_BIN_DATA5_OFFSET_2_BIN_SIZE_OFFSET__SHIFT\t0\nstatic inline uint32_t CP_SET_BIN_DATA5_OFFSET_2_BIN_SIZE_OFFSET(uint32_t val)\n{\n\treturn ((val) << CP_SET_BIN_DATA5_OFFSET_2_BIN_SIZE_OFFSET__SHIFT) & CP_SET_BIN_DATA5_OFFSET_2_BIN_SIZE_OFFSET__MASK;\n}\n\n#define REG_CP_SET_BIN_DATA5_OFFSET_3\t\t\t\t0x00000003\n#define CP_SET_BIN_DATA5_OFFSET_3_BIN_DATA2_OFFSET__MASK\t0xffffffff\n#define CP_SET_BIN_DATA5_OFFSET_3_BIN_DATA2_OFFSET__SHIFT\t0\nstatic inline uint32_t CP_SET_BIN_DATA5_OFFSET_3_BIN_DATA2_OFFSET(uint32_t val)\n{\n\treturn ((val) << CP_SET_BIN_DATA5_OFFSET_3_BIN_DATA2_OFFSET__SHIFT) & CP_SET_BIN_DATA5_OFFSET_3_BIN_DATA2_OFFSET__MASK;\n}\n\n#define REG_CP_REG_RMW_0\t\t\t\t\t0x00000000\n#define CP_REG_RMW_0_DST_REG__MASK\t\t\t\t0x0003ffff\n#define CP_REG_RMW_0_DST_REG__SHIFT\t\t\t\t0\nstatic inline uint32_t CP_REG_RMW_0_DST_REG(uint32_t val)\n{\n\treturn ((val) << CP_REG_RMW_0_DST_REG__SHIFT) & CP_REG_RMW_0_DST_REG__MASK;\n}\n#define CP_REG_RMW_0_ROTATE__MASK\t\t\t\t0x1f000000\n#define CP_REG_RMW_0_ROTATE__SHIFT\t\t\t\t24\nstatic inline uint32_t CP_REG_RMW_0_ROTATE(uint32_t val)\n{\n\treturn ((val) << CP_REG_RMW_0_ROTATE__SHIFT) & CP_REG_RMW_0_ROTATE__MASK;\n}\n#define CP_REG_RMW_0_SRC1_ADD\t\t\t\t\t0x20000000\n#define CP_REG_RMW_0_SRC1_IS_REG\t\t\t\t0x40000000\n#define CP_REG_RMW_0_SRC0_IS_REG\t\t\t\t0x80000000\n\n#define REG_CP_REG_RMW_1\t\t\t\t\t0x00000001\n#define CP_REG_RMW_1_SRC0__MASK\t\t\t\t\t0xffffffff\n#define CP_REG_RMW_1_SRC0__SHIFT\t\t\t\t0\nstatic inline uint32_t CP_REG_RMW_1_SRC0(uint32_t val)\n{\n\treturn ((val) << CP_REG_RMW_1_SRC0__SHIFT) & CP_REG_RMW_1_SRC0__MASK;\n}\n\n#define REG_CP_REG_RMW_2\t\t\t\t\t0x00000002\n#define CP_REG_RMW_2_SRC1__MASK\t\t\t\t\t0xffffffff\n#define CP_REG_RMW_2_SRC1__SHIFT\t\t\t\t0\nstatic inline uint32_t CP_REG_RMW_2_SRC1(uint32_t val)\n{\n\treturn ((val) << CP_REG_RMW_2_SRC1__SHIFT) & CP_REG_RMW_2_SRC1__MASK;\n}\n\n#define REG_CP_REG_TO_MEM_0\t\t\t\t\t0x00000000\n#define CP_REG_TO_MEM_0_REG__MASK\t\t\t\t0x0003ffff\n#define CP_REG_TO_MEM_0_REG__SHIFT\t\t\t\t0\nstatic inline uint32_t CP_REG_TO_MEM_0_REG(uint32_t val)\n{\n\treturn ((val) << CP_REG_TO_MEM_0_REG__SHIFT) & CP_REG_TO_MEM_0_REG__MASK;\n}\n#define CP_REG_TO_MEM_0_CNT__MASK\t\t\t\t0x3ffc0000\n#define CP_REG_TO_MEM_0_CNT__SHIFT\t\t\t\t18\nstatic inline uint32_t CP_REG_TO_MEM_0_CNT(uint32_t val)\n{\n\treturn ((val) << CP_REG_TO_MEM_0_CNT__SHIFT) & CP_REG_TO_MEM_0_CNT__MASK;\n}\n#define CP_REG_TO_MEM_0_64B\t\t\t\t\t0x40000000\n#define CP_REG_TO_MEM_0_ACCUMULATE\t\t\t\t0x80000000\n\n#define REG_CP_REG_TO_MEM_1\t\t\t\t\t0x00000001\n#define CP_REG_TO_MEM_1_DEST__MASK\t\t\t\t0xffffffff\n#define CP_REG_TO_MEM_1_DEST__SHIFT\t\t\t\t0\nstatic inline uint32_t CP_REG_TO_MEM_1_DEST(uint32_t val)\n{\n\treturn ((val) << CP_REG_TO_MEM_1_DEST__SHIFT) & CP_REG_TO_MEM_1_DEST__MASK;\n}\n\n#define REG_CP_REG_TO_MEM_2\t\t\t\t\t0x00000002\n#define CP_REG_TO_MEM_2_DEST_HI__MASK\t\t\t\t0xffffffff\n#define CP_REG_TO_MEM_2_DEST_HI__SHIFT\t\t\t\t0\nstatic inline uint32_t CP_REG_TO_MEM_2_DEST_HI(uint32_t val)\n{\n\treturn ((val) << CP_REG_TO_MEM_2_DEST_HI__SHIFT) & CP_REG_TO_MEM_2_DEST_HI__MASK;\n}\n\n#define REG_CP_REG_TO_MEM_OFFSET_REG_0\t\t\t\t0x00000000\n#define CP_REG_TO_MEM_OFFSET_REG_0_REG__MASK\t\t\t0x0003ffff\n#define CP_REG_TO_MEM_OFFSET_REG_0_REG__SHIFT\t\t\t0\nstatic inline uint32_t CP_REG_TO_MEM_OFFSET_REG_0_REG(uint32_t val)\n{\n\treturn ((val) << CP_REG_TO_MEM_OFFSET_REG_0_REG__SHIFT) & CP_REG_TO_MEM_OFFSET_REG_0_REG__MASK;\n}\n#define CP_REG_TO_MEM_OFFSET_REG_0_CNT__MASK\t\t\t0x3ffc0000\n#define CP_REG_TO_MEM_OFFSET_REG_0_CNT__SHIFT\t\t\t18\nstatic inline uint32_t CP_REG_TO_MEM_OFFSET_REG_0_CNT(uint32_t val)\n{\n\treturn ((val) << CP_REG_TO_MEM_OFFSET_REG_0_CNT__SHIFT) & CP_REG_TO_MEM_OFFSET_REG_0_CNT__MASK;\n}\n#define CP_REG_TO_MEM_OFFSET_REG_0_64B\t\t\t\t0x40000000\n#define CP_REG_TO_MEM_OFFSET_REG_0_ACCUMULATE\t\t\t0x80000000\n\n#define REG_CP_REG_TO_MEM_OFFSET_REG_1\t\t\t\t0x00000001\n#define CP_REG_TO_MEM_OFFSET_REG_1_DEST__MASK\t\t\t0xffffffff\n#define CP_REG_TO_MEM_OFFSET_REG_1_DEST__SHIFT\t\t\t0\nstatic inline uint32_t CP_REG_TO_MEM_OFFSET_REG_1_DEST(uint32_t val)\n{\n\treturn ((val) << CP_REG_TO_MEM_OFFSET_REG_1_DEST__SHIFT) & CP_REG_TO_MEM_OFFSET_REG_1_DEST__MASK;\n}\n\n#define REG_CP_REG_TO_MEM_OFFSET_REG_2\t\t\t\t0x00000002\n#define CP_REG_TO_MEM_OFFSET_REG_2_DEST_HI__MASK\t\t0xffffffff\n#define CP_REG_TO_MEM_OFFSET_REG_2_DEST_HI__SHIFT\t\t0\nstatic inline uint32_t CP_REG_TO_MEM_OFFSET_REG_2_DEST_HI(uint32_t val)\n{\n\treturn ((val) << CP_REG_TO_MEM_OFFSET_REG_2_DEST_HI__SHIFT) & CP_REG_TO_MEM_OFFSET_REG_2_DEST_HI__MASK;\n}\n\n#define REG_CP_REG_TO_MEM_OFFSET_REG_3\t\t\t\t0x00000003\n#define CP_REG_TO_MEM_OFFSET_REG_3_OFFSET0__MASK\t\t0x0003ffff\n#define CP_REG_TO_MEM_OFFSET_REG_3_OFFSET0__SHIFT\t\t0\nstatic inline uint32_t CP_REG_TO_MEM_OFFSET_REG_3_OFFSET0(uint32_t val)\n{\n\treturn ((val) << CP_REG_TO_MEM_OFFSET_REG_3_OFFSET0__SHIFT) & CP_REG_TO_MEM_OFFSET_REG_3_OFFSET0__MASK;\n}\n#define CP_REG_TO_MEM_OFFSET_REG_3_OFFSET0_SCRATCH\t\t0x00080000\n\n#define REG_CP_REG_TO_MEM_OFFSET_MEM_0\t\t\t\t0x00000000\n#define CP_REG_TO_MEM_OFFSET_MEM_0_REG__MASK\t\t\t0x0003ffff\n#define CP_REG_TO_MEM_OFFSET_MEM_0_REG__SHIFT\t\t\t0\nstatic inline uint32_t CP_REG_TO_MEM_OFFSET_MEM_0_REG(uint32_t val)\n{\n\treturn ((val) << CP_REG_TO_MEM_OFFSET_MEM_0_REG__SHIFT) & CP_REG_TO_MEM_OFFSET_MEM_0_REG__MASK;\n}\n#define CP_REG_TO_MEM_OFFSET_MEM_0_CNT__MASK\t\t\t0x3ffc0000\n#define CP_REG_TO_MEM_OFFSET_MEM_0_CNT__SHIFT\t\t\t18\nstatic inline uint32_t CP_REG_TO_MEM_OFFSET_MEM_0_CNT(uint32_t val)\n{\n\treturn ((val) << CP_REG_TO_MEM_OFFSET_MEM_0_CNT__SHIFT) & CP_REG_TO_MEM_OFFSET_MEM_0_CNT__MASK;\n}\n#define CP_REG_TO_MEM_OFFSET_MEM_0_64B\t\t\t\t0x40000000\n#define CP_REG_TO_MEM_OFFSET_MEM_0_ACCUMULATE\t\t\t0x80000000\n\n#define REG_CP_REG_TO_MEM_OFFSET_MEM_1\t\t\t\t0x00000001\n#define CP_REG_TO_MEM_OFFSET_MEM_1_DEST__MASK\t\t\t0xffffffff\n#define CP_REG_TO_MEM_OFFSET_MEM_1_DEST__SHIFT\t\t\t0\nstatic inline uint32_t CP_REG_TO_MEM_OFFSET_MEM_1_DEST(uint32_t val)\n{\n\treturn ((val) << CP_REG_TO_MEM_OFFSET_MEM_1_DEST__SHIFT) & CP_REG_TO_MEM_OFFSET_MEM_1_DEST__MASK;\n}\n\n#define REG_CP_REG_TO_MEM_OFFSET_MEM_2\t\t\t\t0x00000002\n#define CP_REG_TO_MEM_OFFSET_MEM_2_DEST_HI__MASK\t\t0xffffffff\n#define CP_REG_TO_MEM_OFFSET_MEM_2_DEST_HI__SHIFT\t\t0\nstatic inline uint32_t CP_REG_TO_MEM_OFFSET_MEM_2_DEST_HI(uint32_t val)\n{\n\treturn ((val) << CP_REG_TO_MEM_OFFSET_MEM_2_DEST_HI__SHIFT) & CP_REG_TO_MEM_OFFSET_MEM_2_DEST_HI__MASK;\n}\n\n#define REG_CP_REG_TO_MEM_OFFSET_MEM_3\t\t\t\t0x00000003\n#define CP_REG_TO_MEM_OFFSET_MEM_3_OFFSET_LO__MASK\t\t0xffffffff\n#define CP_REG_TO_MEM_OFFSET_MEM_3_OFFSET_LO__SHIFT\t\t0\nstatic inline uint32_t CP_REG_TO_MEM_OFFSET_MEM_3_OFFSET_LO(uint32_t val)\n{\n\treturn ((val) << CP_REG_TO_MEM_OFFSET_MEM_3_OFFSET_LO__SHIFT) & CP_REG_TO_MEM_OFFSET_MEM_3_OFFSET_LO__MASK;\n}\n\n#define REG_CP_REG_TO_MEM_OFFSET_MEM_4\t\t\t\t0x00000004\n#define CP_REG_TO_MEM_OFFSET_MEM_4_OFFSET_HI__MASK\t\t0xffffffff\n#define CP_REG_TO_MEM_OFFSET_MEM_4_OFFSET_HI__SHIFT\t\t0\nstatic inline uint32_t CP_REG_TO_MEM_OFFSET_MEM_4_OFFSET_HI(uint32_t val)\n{\n\treturn ((val) << CP_REG_TO_MEM_OFFSET_MEM_4_OFFSET_HI__SHIFT) & CP_REG_TO_MEM_OFFSET_MEM_4_OFFSET_HI__MASK;\n}\n\n#define REG_CP_MEM_TO_REG_0\t\t\t\t\t0x00000000\n#define CP_MEM_TO_REG_0_REG__MASK\t\t\t\t0x0003ffff\n#define CP_MEM_TO_REG_0_REG__SHIFT\t\t\t\t0\nstatic inline uint32_t CP_MEM_TO_REG_0_REG(uint32_t val)\n{\n\treturn ((val) << CP_MEM_TO_REG_0_REG__SHIFT) & CP_MEM_TO_REG_0_REG__MASK;\n}\n#define CP_MEM_TO_REG_0_CNT__MASK\t\t\t\t0x3ff80000\n#define CP_MEM_TO_REG_0_CNT__SHIFT\t\t\t\t19\nstatic inline uint32_t CP_MEM_TO_REG_0_CNT(uint32_t val)\n{\n\treturn ((val) << CP_MEM_TO_REG_0_CNT__SHIFT) & CP_MEM_TO_REG_0_CNT__MASK;\n}\n#define CP_MEM_TO_REG_0_SHIFT_BY_2\t\t\t\t0x40000000\n#define CP_MEM_TO_REG_0_UNK31\t\t\t\t\t0x80000000\n\n#define REG_CP_MEM_TO_REG_1\t\t\t\t\t0x00000001\n#define CP_MEM_TO_REG_1_SRC__MASK\t\t\t\t0xffffffff\n#define CP_MEM_TO_REG_1_SRC__SHIFT\t\t\t\t0\nstatic inline uint32_t CP_MEM_TO_REG_1_SRC(uint32_t val)\n{\n\treturn ((val) << CP_MEM_TO_REG_1_SRC__SHIFT) & CP_MEM_TO_REG_1_SRC__MASK;\n}\n\n#define REG_CP_MEM_TO_REG_2\t\t\t\t\t0x00000002\n#define CP_MEM_TO_REG_2_SRC_HI__MASK\t\t\t\t0xffffffff\n#define CP_MEM_TO_REG_2_SRC_HI__SHIFT\t\t\t\t0\nstatic inline uint32_t CP_MEM_TO_REG_2_SRC_HI(uint32_t val)\n{\n\treturn ((val) << CP_MEM_TO_REG_2_SRC_HI__SHIFT) & CP_MEM_TO_REG_2_SRC_HI__MASK;\n}\n\n#define REG_CP_MEM_TO_MEM_0\t\t\t\t\t0x00000000\n#define CP_MEM_TO_MEM_0_NEG_A\t\t\t\t\t0x00000001\n#define CP_MEM_TO_MEM_0_NEG_B\t\t\t\t\t0x00000002\n#define CP_MEM_TO_MEM_0_NEG_C\t\t\t\t\t0x00000004\n#define CP_MEM_TO_MEM_0_DOUBLE\t\t\t\t\t0x20000000\n#define CP_MEM_TO_MEM_0_WAIT_FOR_MEM_WRITES\t\t\t0x40000000\n#define CP_MEM_TO_MEM_0_UNK31\t\t\t\t\t0x80000000\n\n#define REG_CP_MEMCPY_0\t\t\t\t\t\t0x00000000\n#define CP_MEMCPY_0_DWORDS__MASK\t\t\t\t0xffffffff\n#define CP_MEMCPY_0_DWORDS__SHIFT\t\t\t\t0\nstatic inline uint32_t CP_MEMCPY_0_DWORDS(uint32_t val)\n{\n\treturn ((val) << CP_MEMCPY_0_DWORDS__SHIFT) & CP_MEMCPY_0_DWORDS__MASK;\n}\n\n#define REG_CP_MEMCPY_1\t\t\t\t\t\t0x00000001\n#define CP_MEMCPY_1_SRC_LO__MASK\t\t\t\t0xffffffff\n#define CP_MEMCPY_1_SRC_LO__SHIFT\t\t\t\t0\nstatic inline uint32_t CP_MEMCPY_1_SRC_LO(uint32_t val)\n{\n\treturn ((val) << CP_MEMCPY_1_SRC_LO__SHIFT) & CP_MEMCPY_1_SRC_LO__MASK;\n}\n\n#define REG_CP_MEMCPY_2\t\t\t\t\t\t0x00000002\n#define CP_MEMCPY_2_SRC_HI__MASK\t\t\t\t0xffffffff\n#define CP_MEMCPY_2_SRC_HI__SHIFT\t\t\t\t0\nstatic inline uint32_t CP_MEMCPY_2_SRC_HI(uint32_t val)\n{\n\treturn ((val) << CP_MEMCPY_2_SRC_HI__SHIFT) & CP_MEMCPY_2_SRC_HI__MASK;\n}\n\n#define REG_CP_MEMCPY_3\t\t\t\t\t\t0x00000003\n#define CP_MEMCPY_3_DST_LO__MASK\t\t\t\t0xffffffff\n#define CP_MEMCPY_3_DST_LO__SHIFT\t\t\t\t0\nstatic inline uint32_t CP_MEMCPY_3_DST_LO(uint32_t val)\n{\n\treturn ((val) << CP_MEMCPY_3_DST_LO__SHIFT) & CP_MEMCPY_3_DST_LO__MASK;\n}\n\n#define REG_CP_MEMCPY_4\t\t\t\t\t\t0x00000004\n#define CP_MEMCPY_4_DST_HI__MASK\t\t\t\t0xffffffff\n#define CP_MEMCPY_4_DST_HI__SHIFT\t\t\t\t0\nstatic inline uint32_t CP_MEMCPY_4_DST_HI(uint32_t val)\n{\n\treturn ((val) << CP_MEMCPY_4_DST_HI__SHIFT) & CP_MEMCPY_4_DST_HI__MASK;\n}\n\n#define REG_CP_REG_TO_SCRATCH_0\t\t\t\t\t0x00000000\n#define CP_REG_TO_SCRATCH_0_REG__MASK\t\t\t\t0x0003ffff\n#define CP_REG_TO_SCRATCH_0_REG__SHIFT\t\t\t\t0\nstatic inline uint32_t CP_REG_TO_SCRATCH_0_REG(uint32_t val)\n{\n\treturn ((val) << CP_REG_TO_SCRATCH_0_REG__SHIFT) & CP_REG_TO_SCRATCH_0_REG__MASK;\n}\n#define CP_REG_TO_SCRATCH_0_SCRATCH__MASK\t\t\t0x00700000\n#define CP_REG_TO_SCRATCH_0_SCRATCH__SHIFT\t\t\t20\nstatic inline uint32_t CP_REG_TO_SCRATCH_0_SCRATCH(uint32_t val)\n{\n\treturn ((val) << CP_REG_TO_SCRATCH_0_SCRATCH__SHIFT) & CP_REG_TO_SCRATCH_0_SCRATCH__MASK;\n}\n#define CP_REG_TO_SCRATCH_0_CNT__MASK\t\t\t\t0x07000000\n#define CP_REG_TO_SCRATCH_0_CNT__SHIFT\t\t\t\t24\nstatic inline uint32_t CP_REG_TO_SCRATCH_0_CNT(uint32_t val)\n{\n\treturn ((val) << CP_REG_TO_SCRATCH_0_CNT__SHIFT) & CP_REG_TO_SCRATCH_0_CNT__MASK;\n}\n\n#define REG_CP_SCRATCH_TO_REG_0\t\t\t\t\t0x00000000\n#define CP_SCRATCH_TO_REG_0_REG__MASK\t\t\t\t0x0003ffff\n#define CP_SCRATCH_TO_REG_0_REG__SHIFT\t\t\t\t0\nstatic inline uint32_t CP_SCRATCH_TO_REG_0_REG(uint32_t val)\n{\n\treturn ((val) << CP_SCRATCH_TO_REG_0_REG__SHIFT) & CP_SCRATCH_TO_REG_0_REG__MASK;\n}\n#define CP_SCRATCH_TO_REG_0_UNK18\t\t\t\t0x00040000\n#define CP_SCRATCH_TO_REG_0_SCRATCH__MASK\t\t\t0x00700000\n#define CP_SCRATCH_TO_REG_0_SCRATCH__SHIFT\t\t\t20\nstatic inline uint32_t CP_SCRATCH_TO_REG_0_SCRATCH(uint32_t val)\n{\n\treturn ((val) << CP_SCRATCH_TO_REG_0_SCRATCH__SHIFT) & CP_SCRATCH_TO_REG_0_SCRATCH__MASK;\n}\n#define CP_SCRATCH_TO_REG_0_CNT__MASK\t\t\t\t0x07000000\n#define CP_SCRATCH_TO_REG_0_CNT__SHIFT\t\t\t\t24\nstatic inline uint32_t CP_SCRATCH_TO_REG_0_CNT(uint32_t val)\n{\n\treturn ((val) << CP_SCRATCH_TO_REG_0_CNT__SHIFT) & CP_SCRATCH_TO_REG_0_CNT__MASK;\n}\n\n#define REG_CP_SCRATCH_WRITE_0\t\t\t\t\t0x00000000\n#define CP_SCRATCH_WRITE_0_SCRATCH__MASK\t\t\t0x00700000\n#define CP_SCRATCH_WRITE_0_SCRATCH__SHIFT\t\t\t20\nstatic inline uint32_t CP_SCRATCH_WRITE_0_SCRATCH(uint32_t val)\n{\n\treturn ((val) << CP_SCRATCH_WRITE_0_SCRATCH__SHIFT) & CP_SCRATCH_WRITE_0_SCRATCH__MASK;\n}\n\n#define REG_CP_MEM_WRITE_0\t\t\t\t\t0x00000000\n#define CP_MEM_WRITE_0_ADDR_LO__MASK\t\t\t\t0xffffffff\n#define CP_MEM_WRITE_0_ADDR_LO__SHIFT\t\t\t\t0\nstatic inline uint32_t CP_MEM_WRITE_0_ADDR_LO(uint32_t val)\n{\n\treturn ((val) << CP_MEM_WRITE_0_ADDR_LO__SHIFT) & CP_MEM_WRITE_0_ADDR_LO__MASK;\n}\n\n#define REG_CP_MEM_WRITE_1\t\t\t\t\t0x00000001\n#define CP_MEM_WRITE_1_ADDR_HI__MASK\t\t\t\t0xffffffff\n#define CP_MEM_WRITE_1_ADDR_HI__SHIFT\t\t\t\t0\nstatic inline uint32_t CP_MEM_WRITE_1_ADDR_HI(uint32_t val)\n{\n\treturn ((val) << CP_MEM_WRITE_1_ADDR_HI__SHIFT) & CP_MEM_WRITE_1_ADDR_HI__MASK;\n}\n\n#define REG_CP_COND_WRITE_0\t\t\t\t\t0x00000000\n#define CP_COND_WRITE_0_FUNCTION__MASK\t\t\t\t0x00000007\n#define CP_COND_WRITE_0_FUNCTION__SHIFT\t\t\t\t0\nstatic inline uint32_t CP_COND_WRITE_0_FUNCTION(enum cp_cond_function val)\n{\n\treturn ((val) << CP_COND_WRITE_0_FUNCTION__SHIFT) & CP_COND_WRITE_0_FUNCTION__MASK;\n}\n#define CP_COND_WRITE_0_POLL_MEMORY\t\t\t\t0x00000010\n#define CP_COND_WRITE_0_WRITE_MEMORY\t\t\t\t0x00000100\n\n#define REG_CP_COND_WRITE_1\t\t\t\t\t0x00000001\n#define CP_COND_WRITE_1_POLL_ADDR__MASK\t\t\t\t0xffffffff\n#define CP_COND_WRITE_1_POLL_ADDR__SHIFT\t\t\t0\nstatic inline uint32_t CP_COND_WRITE_1_POLL_ADDR(uint32_t val)\n{\n\treturn ((val) << CP_COND_WRITE_1_POLL_ADDR__SHIFT) & CP_COND_WRITE_1_POLL_ADDR__MASK;\n}\n\n#define REG_CP_COND_WRITE_2\t\t\t\t\t0x00000002\n#define CP_COND_WRITE_2_REF__MASK\t\t\t\t0xffffffff\n#define CP_COND_WRITE_2_REF__SHIFT\t\t\t\t0\nstatic inline uint32_t CP_COND_WRITE_2_REF(uint32_t val)\n{\n\treturn ((val) << CP_COND_WRITE_2_REF__SHIFT) & CP_COND_WRITE_2_REF__MASK;\n}\n\n#define REG_CP_COND_WRITE_3\t\t\t\t\t0x00000003\n#define CP_COND_WRITE_3_MASK__MASK\t\t\t\t0xffffffff\n#define CP_COND_WRITE_3_MASK__SHIFT\t\t\t\t0\nstatic inline uint32_t CP_COND_WRITE_3_MASK(uint32_t val)\n{\n\treturn ((val) << CP_COND_WRITE_3_MASK__SHIFT) & CP_COND_WRITE_3_MASK__MASK;\n}\n\n#define REG_CP_COND_WRITE_4\t\t\t\t\t0x00000004\n#define CP_COND_WRITE_4_WRITE_ADDR__MASK\t\t\t0xffffffff\n#define CP_COND_WRITE_4_WRITE_ADDR__SHIFT\t\t\t0\nstatic inline uint32_t CP_COND_WRITE_4_WRITE_ADDR(uint32_t val)\n{\n\treturn ((val) << CP_COND_WRITE_4_WRITE_ADDR__SHIFT) & CP_COND_WRITE_4_WRITE_ADDR__MASK;\n}\n\n#define REG_CP_COND_WRITE_5\t\t\t\t\t0x00000005\n#define CP_COND_WRITE_5_WRITE_DATA__MASK\t\t\t0xffffffff\n#define CP_COND_WRITE_5_WRITE_DATA__SHIFT\t\t\t0\nstatic inline uint32_t CP_COND_WRITE_5_WRITE_DATA(uint32_t val)\n{\n\treturn ((val) << CP_COND_WRITE_5_WRITE_DATA__SHIFT) & CP_COND_WRITE_5_WRITE_DATA__MASK;\n}\n\n#define REG_CP_COND_WRITE5_0\t\t\t\t\t0x00000000\n#define CP_COND_WRITE5_0_FUNCTION__MASK\t\t\t\t0x00000007\n#define CP_COND_WRITE5_0_FUNCTION__SHIFT\t\t\t0\nstatic inline uint32_t CP_COND_WRITE5_0_FUNCTION(enum cp_cond_function val)\n{\n\treturn ((val) << CP_COND_WRITE5_0_FUNCTION__SHIFT) & CP_COND_WRITE5_0_FUNCTION__MASK;\n}\n#define CP_COND_WRITE5_0_SIGNED_COMPARE\t\t\t\t0x00000008\n#define CP_COND_WRITE5_0_POLL_MEMORY\t\t\t\t0x00000010\n#define CP_COND_WRITE5_0_POLL_SCRATCH\t\t\t\t0x00000020\n#define CP_COND_WRITE5_0_WRITE_MEMORY\t\t\t\t0x00000100\n\n#define REG_CP_COND_WRITE5_1\t\t\t\t\t0x00000001\n#define CP_COND_WRITE5_1_POLL_ADDR_LO__MASK\t\t\t0xffffffff\n#define CP_COND_WRITE5_1_POLL_ADDR_LO__SHIFT\t\t\t0\nstatic inline uint32_t CP_COND_WRITE5_1_POLL_ADDR_LO(uint32_t val)\n{\n\treturn ((val) << CP_COND_WRITE5_1_POLL_ADDR_LO__SHIFT) & CP_COND_WRITE5_1_POLL_ADDR_LO__MASK;\n}\n\n#define REG_CP_COND_WRITE5_2\t\t\t\t\t0x00000002\n#define CP_COND_WRITE5_2_POLL_ADDR_HI__MASK\t\t\t0xffffffff\n#define CP_COND_WRITE5_2_POLL_ADDR_HI__SHIFT\t\t\t0\nstatic inline uint32_t CP_COND_WRITE5_2_POLL_ADDR_HI(uint32_t val)\n{\n\treturn ((val) << CP_COND_WRITE5_2_POLL_ADDR_HI__SHIFT) & CP_COND_WRITE5_2_POLL_ADDR_HI__MASK;\n}\n\n#define REG_CP_COND_WRITE5_3\t\t\t\t\t0x00000003\n#define CP_COND_WRITE5_3_REF__MASK\t\t\t\t0xffffffff\n#define CP_COND_WRITE5_3_REF__SHIFT\t\t\t\t0\nstatic inline uint32_t CP_COND_WRITE5_3_REF(uint32_t val)\n{\n\treturn ((val) << CP_COND_WRITE5_3_REF__SHIFT) & CP_COND_WRITE5_3_REF__MASK;\n}\n\n#define REG_CP_COND_WRITE5_4\t\t\t\t\t0x00000004\n#define CP_COND_WRITE5_4_MASK__MASK\t\t\t\t0xffffffff\n#define CP_COND_WRITE5_4_MASK__SHIFT\t\t\t\t0\nstatic inline uint32_t CP_COND_WRITE5_4_MASK(uint32_t val)\n{\n\treturn ((val) << CP_COND_WRITE5_4_MASK__SHIFT) & CP_COND_WRITE5_4_MASK__MASK;\n}\n\n#define REG_CP_COND_WRITE5_5\t\t\t\t\t0x00000005\n#define CP_COND_WRITE5_5_WRITE_ADDR_LO__MASK\t\t\t0xffffffff\n#define CP_COND_WRITE5_5_WRITE_ADDR_LO__SHIFT\t\t\t0\nstatic inline uint32_t CP_COND_WRITE5_5_WRITE_ADDR_LO(uint32_t val)\n{\n\treturn ((val) << CP_COND_WRITE5_5_WRITE_ADDR_LO__SHIFT) & CP_COND_WRITE5_5_WRITE_ADDR_LO__MASK;\n}\n\n#define REG_CP_COND_WRITE5_6\t\t\t\t\t0x00000006\n#define CP_COND_WRITE5_6_WRITE_ADDR_HI__MASK\t\t\t0xffffffff\n#define CP_COND_WRITE5_6_WRITE_ADDR_HI__SHIFT\t\t\t0\nstatic inline uint32_t CP_COND_WRITE5_6_WRITE_ADDR_HI(uint32_t val)\n{\n\treturn ((val) << CP_COND_WRITE5_6_WRITE_ADDR_HI__SHIFT) & CP_COND_WRITE5_6_WRITE_ADDR_HI__MASK;\n}\n\n#define REG_CP_COND_WRITE5_7\t\t\t\t\t0x00000007\n#define CP_COND_WRITE5_7_WRITE_DATA__MASK\t\t\t0xffffffff\n#define CP_COND_WRITE5_7_WRITE_DATA__SHIFT\t\t\t0\nstatic inline uint32_t CP_COND_WRITE5_7_WRITE_DATA(uint32_t val)\n{\n\treturn ((val) << CP_COND_WRITE5_7_WRITE_DATA__SHIFT) & CP_COND_WRITE5_7_WRITE_DATA__MASK;\n}\n\n#define REG_CP_WAIT_MEM_GTE_0\t\t\t\t\t0x00000000\n#define CP_WAIT_MEM_GTE_0_RESERVED__MASK\t\t\t0xffffffff\n#define CP_WAIT_MEM_GTE_0_RESERVED__SHIFT\t\t\t0\nstatic inline uint32_t CP_WAIT_MEM_GTE_0_RESERVED(uint32_t val)\n{\n\treturn ((val) << CP_WAIT_MEM_GTE_0_RESERVED__SHIFT) & CP_WAIT_MEM_GTE_0_RESERVED__MASK;\n}\n\n#define REG_CP_WAIT_MEM_GTE_1\t\t\t\t\t0x00000001\n#define CP_WAIT_MEM_GTE_1_POLL_ADDR_LO__MASK\t\t\t0xffffffff\n#define CP_WAIT_MEM_GTE_1_POLL_ADDR_LO__SHIFT\t\t\t0\nstatic inline uint32_t CP_WAIT_MEM_GTE_1_POLL_ADDR_LO(uint32_t val)\n{\n\treturn ((val) << CP_WAIT_MEM_GTE_1_POLL_ADDR_LO__SHIFT) & CP_WAIT_MEM_GTE_1_POLL_ADDR_LO__MASK;\n}\n\n#define REG_CP_WAIT_MEM_GTE_2\t\t\t\t\t0x00000002\n#define CP_WAIT_MEM_GTE_2_POLL_ADDR_HI__MASK\t\t\t0xffffffff\n#define CP_WAIT_MEM_GTE_2_POLL_ADDR_HI__SHIFT\t\t\t0\nstatic inline uint32_t CP_WAIT_MEM_GTE_2_POLL_ADDR_HI(uint32_t val)\n{\n\treturn ((val) << CP_WAIT_MEM_GTE_2_POLL_ADDR_HI__SHIFT) & CP_WAIT_MEM_GTE_2_POLL_ADDR_HI__MASK;\n}\n\n#define REG_CP_WAIT_MEM_GTE_3\t\t\t\t\t0x00000003\n#define CP_WAIT_MEM_GTE_3_REF__MASK\t\t\t\t0xffffffff\n#define CP_WAIT_MEM_GTE_3_REF__SHIFT\t\t\t\t0\nstatic inline uint32_t CP_WAIT_MEM_GTE_3_REF(uint32_t val)\n{\n\treturn ((val) << CP_WAIT_MEM_GTE_3_REF__SHIFT) & CP_WAIT_MEM_GTE_3_REF__MASK;\n}\n\n#define REG_CP_WAIT_REG_MEM_0\t\t\t\t\t0x00000000\n#define CP_WAIT_REG_MEM_0_FUNCTION__MASK\t\t\t0x00000007\n#define CP_WAIT_REG_MEM_0_FUNCTION__SHIFT\t\t\t0\nstatic inline uint32_t CP_WAIT_REG_MEM_0_FUNCTION(enum cp_cond_function val)\n{\n\treturn ((val) << CP_WAIT_REG_MEM_0_FUNCTION__SHIFT) & CP_WAIT_REG_MEM_0_FUNCTION__MASK;\n}\n#define CP_WAIT_REG_MEM_0_SIGNED_COMPARE\t\t\t0x00000008\n#define CP_WAIT_REG_MEM_0_POLL_MEMORY\t\t\t\t0x00000010\n#define CP_WAIT_REG_MEM_0_POLL_SCRATCH\t\t\t\t0x00000020\n#define CP_WAIT_REG_MEM_0_WRITE_MEMORY\t\t\t\t0x00000100\n\n#define REG_CP_WAIT_REG_MEM_1\t\t\t\t\t0x00000001\n#define CP_WAIT_REG_MEM_1_POLL_ADDR_LO__MASK\t\t\t0xffffffff\n#define CP_WAIT_REG_MEM_1_POLL_ADDR_LO__SHIFT\t\t\t0\nstatic inline uint32_t CP_WAIT_REG_MEM_1_POLL_ADDR_LO(uint32_t val)\n{\n\treturn ((val) << CP_WAIT_REG_MEM_1_POLL_ADDR_LO__SHIFT) & CP_WAIT_REG_MEM_1_POLL_ADDR_LO__MASK;\n}\n\n#define REG_CP_WAIT_REG_MEM_2\t\t\t\t\t0x00000002\n#define CP_WAIT_REG_MEM_2_POLL_ADDR_HI__MASK\t\t\t0xffffffff\n#define CP_WAIT_REG_MEM_2_POLL_ADDR_HI__SHIFT\t\t\t0\nstatic inline uint32_t CP_WAIT_REG_MEM_2_POLL_ADDR_HI(uint32_t val)\n{\n\treturn ((val) << CP_WAIT_REG_MEM_2_POLL_ADDR_HI__SHIFT) & CP_WAIT_REG_MEM_2_POLL_ADDR_HI__MASK;\n}\n\n#define REG_CP_WAIT_REG_MEM_3\t\t\t\t\t0x00000003\n#define CP_WAIT_REG_MEM_3_REF__MASK\t\t\t\t0xffffffff\n#define CP_WAIT_REG_MEM_3_REF__SHIFT\t\t\t\t0\nstatic inline uint32_t CP_WAIT_REG_MEM_3_REF(uint32_t val)\n{\n\treturn ((val) << CP_WAIT_REG_MEM_3_REF__SHIFT) & CP_WAIT_REG_MEM_3_REF__MASK;\n}\n\n#define REG_CP_WAIT_REG_MEM_4\t\t\t\t\t0x00000004\n#define CP_WAIT_REG_MEM_4_MASK__MASK\t\t\t\t0xffffffff\n#define CP_WAIT_REG_MEM_4_MASK__SHIFT\t\t\t\t0\nstatic inline uint32_t CP_WAIT_REG_MEM_4_MASK(uint32_t val)\n{\n\treturn ((val) << CP_WAIT_REG_MEM_4_MASK__SHIFT) & CP_WAIT_REG_MEM_4_MASK__MASK;\n}\n\n#define REG_CP_WAIT_REG_MEM_5\t\t\t\t\t0x00000005\n#define CP_WAIT_REG_MEM_5_DELAY_LOOP_CYCLES__MASK\t\t0xffffffff\n#define CP_WAIT_REG_MEM_5_DELAY_LOOP_CYCLES__SHIFT\t\t0\nstatic inline uint32_t CP_WAIT_REG_MEM_5_DELAY_LOOP_CYCLES(uint32_t val)\n{\n\treturn ((val) << CP_WAIT_REG_MEM_5_DELAY_LOOP_CYCLES__SHIFT) & CP_WAIT_REG_MEM_5_DELAY_LOOP_CYCLES__MASK;\n}\n\n#define REG_CP_WAIT_TWO_REGS_0\t\t\t\t\t0x00000000\n#define CP_WAIT_TWO_REGS_0_REG0__MASK\t\t\t\t0x0003ffff\n#define CP_WAIT_TWO_REGS_0_REG0__SHIFT\t\t\t\t0\nstatic inline uint32_t CP_WAIT_TWO_REGS_0_REG0(uint32_t val)\n{\n\treturn ((val) << CP_WAIT_TWO_REGS_0_REG0__SHIFT) & CP_WAIT_TWO_REGS_0_REG0__MASK;\n}\n\n#define REG_CP_WAIT_TWO_REGS_1\t\t\t\t\t0x00000001\n#define CP_WAIT_TWO_REGS_1_REG1__MASK\t\t\t\t0x0003ffff\n#define CP_WAIT_TWO_REGS_1_REG1__SHIFT\t\t\t\t0\nstatic inline uint32_t CP_WAIT_TWO_REGS_1_REG1(uint32_t val)\n{\n\treturn ((val) << CP_WAIT_TWO_REGS_1_REG1__SHIFT) & CP_WAIT_TWO_REGS_1_REG1__MASK;\n}\n\n#define REG_CP_WAIT_TWO_REGS_2\t\t\t\t\t0x00000002\n#define CP_WAIT_TWO_REGS_2_REF__MASK\t\t\t\t0xffffffff\n#define CP_WAIT_TWO_REGS_2_REF__SHIFT\t\t\t\t0\nstatic inline uint32_t CP_WAIT_TWO_REGS_2_REF(uint32_t val)\n{\n\treturn ((val) << CP_WAIT_TWO_REGS_2_REF__SHIFT) & CP_WAIT_TWO_REGS_2_REF__MASK;\n}\n\n#define REG_CP_DISPATCH_COMPUTE_0\t\t\t\t0x00000000\n\n#define REG_CP_DISPATCH_COMPUTE_1\t\t\t\t0x00000001\n#define CP_DISPATCH_COMPUTE_1_X__MASK\t\t\t\t0xffffffff\n#define CP_DISPATCH_COMPUTE_1_X__SHIFT\t\t\t\t0\nstatic inline uint32_t CP_DISPATCH_COMPUTE_1_X(uint32_t val)\n{\n\treturn ((val) << CP_DISPATCH_COMPUTE_1_X__SHIFT) & CP_DISPATCH_COMPUTE_1_X__MASK;\n}\n\n#define REG_CP_DISPATCH_COMPUTE_2\t\t\t\t0x00000002\n#define CP_DISPATCH_COMPUTE_2_Y__MASK\t\t\t\t0xffffffff\n#define CP_DISPATCH_COMPUTE_2_Y__SHIFT\t\t\t\t0\nstatic inline uint32_t CP_DISPATCH_COMPUTE_2_Y(uint32_t val)\n{\n\treturn ((val) << CP_DISPATCH_COMPUTE_2_Y__SHIFT) & CP_DISPATCH_COMPUTE_2_Y__MASK;\n}\n\n#define REG_CP_DISPATCH_COMPUTE_3\t\t\t\t0x00000003\n#define CP_DISPATCH_COMPUTE_3_Z__MASK\t\t\t\t0xffffffff\n#define CP_DISPATCH_COMPUTE_3_Z__SHIFT\t\t\t\t0\nstatic inline uint32_t CP_DISPATCH_COMPUTE_3_Z(uint32_t val)\n{\n\treturn ((val) << CP_DISPATCH_COMPUTE_3_Z__SHIFT) & CP_DISPATCH_COMPUTE_3_Z__MASK;\n}\n\n#define REG_CP_SET_RENDER_MODE_0\t\t\t\t0x00000000\n#define CP_SET_RENDER_MODE_0_MODE__MASK\t\t\t\t0x000001ff\n#define CP_SET_RENDER_MODE_0_MODE__SHIFT\t\t\t0\nstatic inline uint32_t CP_SET_RENDER_MODE_0_MODE(enum render_mode_cmd val)\n{\n\treturn ((val) << CP_SET_RENDER_MODE_0_MODE__SHIFT) & CP_SET_RENDER_MODE_0_MODE__MASK;\n}\n\n#define REG_CP_SET_RENDER_MODE_1\t\t\t\t0x00000001\n#define CP_SET_RENDER_MODE_1_ADDR_0_LO__MASK\t\t\t0xffffffff\n#define CP_SET_RENDER_MODE_1_ADDR_0_LO__SHIFT\t\t\t0\nstatic inline uint32_t CP_SET_RENDER_MODE_1_ADDR_0_LO(uint32_t val)\n{\n\treturn ((val) << CP_SET_RENDER_MODE_1_ADDR_0_LO__SHIFT) & CP_SET_RENDER_MODE_1_ADDR_0_LO__MASK;\n}\n\n#define REG_CP_SET_RENDER_MODE_2\t\t\t\t0x00000002\n#define CP_SET_RENDER_MODE_2_ADDR_0_HI__MASK\t\t\t0xffffffff\n#define CP_SET_RENDER_MODE_2_ADDR_0_HI__SHIFT\t\t\t0\nstatic inline uint32_t CP_SET_RENDER_MODE_2_ADDR_0_HI(uint32_t val)\n{\n\treturn ((val) << CP_SET_RENDER_MODE_2_ADDR_0_HI__SHIFT) & CP_SET_RENDER_MODE_2_ADDR_0_HI__MASK;\n}\n\n#define REG_CP_SET_RENDER_MODE_3\t\t\t\t0x00000003\n#define CP_SET_RENDER_MODE_3_VSC_ENABLE\t\t\t\t0x00000008\n#define CP_SET_RENDER_MODE_3_GMEM_ENABLE\t\t\t0x00000010\n\n#define REG_CP_SET_RENDER_MODE_4\t\t\t\t0x00000004\n\n#define REG_CP_SET_RENDER_MODE_5\t\t\t\t0x00000005\n#define CP_SET_RENDER_MODE_5_ADDR_1_LEN__MASK\t\t\t0xffffffff\n#define CP_SET_RENDER_MODE_5_ADDR_1_LEN__SHIFT\t\t\t0\nstatic inline uint32_t CP_SET_RENDER_MODE_5_ADDR_1_LEN(uint32_t val)\n{\n\treturn ((val) << CP_SET_RENDER_MODE_5_ADDR_1_LEN__SHIFT) & CP_SET_RENDER_MODE_5_ADDR_1_LEN__MASK;\n}\n\n#define REG_CP_SET_RENDER_MODE_6\t\t\t\t0x00000006\n#define CP_SET_RENDER_MODE_6_ADDR_1_LO__MASK\t\t\t0xffffffff\n#define CP_SET_RENDER_MODE_6_ADDR_1_LO__SHIFT\t\t\t0\nstatic inline uint32_t CP_SET_RENDER_MODE_6_ADDR_1_LO(uint32_t val)\n{\n\treturn ((val) << CP_SET_RENDER_MODE_6_ADDR_1_LO__SHIFT) & CP_SET_RENDER_MODE_6_ADDR_1_LO__MASK;\n}\n\n#define REG_CP_SET_RENDER_MODE_7\t\t\t\t0x00000007\n#define CP_SET_RENDER_MODE_7_ADDR_1_HI__MASK\t\t\t0xffffffff\n#define CP_SET_RENDER_MODE_7_ADDR_1_HI__SHIFT\t\t\t0\nstatic inline uint32_t CP_SET_RENDER_MODE_7_ADDR_1_HI(uint32_t val)\n{\n\treturn ((val) << CP_SET_RENDER_MODE_7_ADDR_1_HI__SHIFT) & CP_SET_RENDER_MODE_7_ADDR_1_HI__MASK;\n}\n\n#define REG_CP_COMPUTE_CHECKPOINT_0\t\t\t\t0x00000000\n#define CP_COMPUTE_CHECKPOINT_0_ADDR_0_LO__MASK\t\t\t0xffffffff\n#define CP_COMPUTE_CHECKPOINT_0_ADDR_0_LO__SHIFT\t\t0\nstatic inline uint32_t CP_COMPUTE_CHECKPOINT_0_ADDR_0_LO(uint32_t val)\n{\n\treturn ((val) << CP_COMPUTE_CHECKPOINT_0_ADDR_0_LO__SHIFT) & CP_COMPUTE_CHECKPOINT_0_ADDR_0_LO__MASK;\n}\n\n#define REG_CP_COMPUTE_CHECKPOINT_1\t\t\t\t0x00000001\n#define CP_COMPUTE_CHECKPOINT_1_ADDR_0_HI__MASK\t\t\t0xffffffff\n#define CP_COMPUTE_CHECKPOINT_1_ADDR_0_HI__SHIFT\t\t0\nstatic inline uint32_t CP_COMPUTE_CHECKPOINT_1_ADDR_0_HI(uint32_t val)\n{\n\treturn ((val) << CP_COMPUTE_CHECKPOINT_1_ADDR_0_HI__SHIFT) & CP_COMPUTE_CHECKPOINT_1_ADDR_0_HI__MASK;\n}\n\n#define REG_CP_COMPUTE_CHECKPOINT_2\t\t\t\t0x00000002\n\n#define REG_CP_COMPUTE_CHECKPOINT_3\t\t\t\t0x00000003\n#define CP_COMPUTE_CHECKPOINT_3_ADDR_1_LEN__MASK\t\t0xffffffff\n#define CP_COMPUTE_CHECKPOINT_3_ADDR_1_LEN__SHIFT\t\t0\nstatic inline uint32_t CP_COMPUTE_CHECKPOINT_3_ADDR_1_LEN(uint32_t val)\n{\n\treturn ((val) << CP_COMPUTE_CHECKPOINT_3_ADDR_1_LEN__SHIFT) & CP_COMPUTE_CHECKPOINT_3_ADDR_1_LEN__MASK;\n}\n\n#define REG_CP_COMPUTE_CHECKPOINT_4\t\t\t\t0x00000004\n\n#define REG_CP_COMPUTE_CHECKPOINT_5\t\t\t\t0x00000005\n#define CP_COMPUTE_CHECKPOINT_5_ADDR_1_LO__MASK\t\t\t0xffffffff\n#define CP_COMPUTE_CHECKPOINT_5_ADDR_1_LO__SHIFT\t\t0\nstatic inline uint32_t CP_COMPUTE_CHECKPOINT_5_ADDR_1_LO(uint32_t val)\n{\n\treturn ((val) << CP_COMPUTE_CHECKPOINT_5_ADDR_1_LO__SHIFT) & CP_COMPUTE_CHECKPOINT_5_ADDR_1_LO__MASK;\n}\n\n#define REG_CP_COMPUTE_CHECKPOINT_6\t\t\t\t0x00000006\n#define CP_COMPUTE_CHECKPOINT_6_ADDR_1_HI__MASK\t\t\t0xffffffff\n#define CP_COMPUTE_CHECKPOINT_6_ADDR_1_HI__SHIFT\t\t0\nstatic inline uint32_t CP_COMPUTE_CHECKPOINT_6_ADDR_1_HI(uint32_t val)\n{\n\treturn ((val) << CP_COMPUTE_CHECKPOINT_6_ADDR_1_HI__SHIFT) & CP_COMPUTE_CHECKPOINT_6_ADDR_1_HI__MASK;\n}\n\n#define REG_CP_COMPUTE_CHECKPOINT_7\t\t\t\t0x00000007\n\n#define REG_CP_PERFCOUNTER_ACTION_0\t\t\t\t0x00000000\n\n#define REG_CP_PERFCOUNTER_ACTION_1\t\t\t\t0x00000001\n#define CP_PERFCOUNTER_ACTION_1_ADDR_0_LO__MASK\t\t\t0xffffffff\n#define CP_PERFCOUNTER_ACTION_1_ADDR_0_LO__SHIFT\t\t0\nstatic inline uint32_t CP_PERFCOUNTER_ACTION_1_ADDR_0_LO(uint32_t val)\n{\n\treturn ((val) << CP_PERFCOUNTER_ACTION_1_ADDR_0_LO__SHIFT) & CP_PERFCOUNTER_ACTION_1_ADDR_0_LO__MASK;\n}\n\n#define REG_CP_PERFCOUNTER_ACTION_2\t\t\t\t0x00000002\n#define CP_PERFCOUNTER_ACTION_2_ADDR_0_HI__MASK\t\t\t0xffffffff\n#define CP_PERFCOUNTER_ACTION_2_ADDR_0_HI__SHIFT\t\t0\nstatic inline uint32_t CP_PERFCOUNTER_ACTION_2_ADDR_0_HI(uint32_t val)\n{\n\treturn ((val) << CP_PERFCOUNTER_ACTION_2_ADDR_0_HI__SHIFT) & CP_PERFCOUNTER_ACTION_2_ADDR_0_HI__MASK;\n}\n\n#define REG_CP_EVENT_WRITE_0\t\t\t\t\t0x00000000\n#define CP_EVENT_WRITE_0_EVENT__MASK\t\t\t\t0x000000ff\n#define CP_EVENT_WRITE_0_EVENT__SHIFT\t\t\t\t0\nstatic inline uint32_t CP_EVENT_WRITE_0_EVENT(enum vgt_event_type val)\n{\n\treturn ((val) << CP_EVENT_WRITE_0_EVENT__SHIFT) & CP_EVENT_WRITE_0_EVENT__MASK;\n}\n#define CP_EVENT_WRITE_0_TIMESTAMP\t\t\t\t0x40000000\n#define CP_EVENT_WRITE_0_IRQ\t\t\t\t\t0x80000000\n\n#define REG_CP_EVENT_WRITE_1\t\t\t\t\t0x00000001\n#define CP_EVENT_WRITE_1_ADDR_0_LO__MASK\t\t\t0xffffffff\n#define CP_EVENT_WRITE_1_ADDR_0_LO__SHIFT\t\t\t0\nstatic inline uint32_t CP_EVENT_WRITE_1_ADDR_0_LO(uint32_t val)\n{\n\treturn ((val) << CP_EVENT_WRITE_1_ADDR_0_LO__SHIFT) & CP_EVENT_WRITE_1_ADDR_0_LO__MASK;\n}\n\n#define REG_CP_EVENT_WRITE_2\t\t\t\t\t0x00000002\n#define CP_EVENT_WRITE_2_ADDR_0_HI__MASK\t\t\t0xffffffff\n#define CP_EVENT_WRITE_2_ADDR_0_HI__SHIFT\t\t\t0\nstatic inline uint32_t CP_EVENT_WRITE_2_ADDR_0_HI(uint32_t val)\n{\n\treturn ((val) << CP_EVENT_WRITE_2_ADDR_0_HI__SHIFT) & CP_EVENT_WRITE_2_ADDR_0_HI__MASK;\n}\n\n#define REG_CP_EVENT_WRITE_3\t\t\t\t\t0x00000003\n\n#define REG_CP_BLIT_0\t\t\t\t\t\t0x00000000\n#define CP_BLIT_0_OP__MASK\t\t\t\t\t0x0000000f\n#define CP_BLIT_0_OP__SHIFT\t\t\t\t\t0\nstatic inline uint32_t CP_BLIT_0_OP(enum cp_blit_cmd val)\n{\n\treturn ((val) << CP_BLIT_0_OP__SHIFT) & CP_BLIT_0_OP__MASK;\n}\n\n#define REG_CP_BLIT_1\t\t\t\t\t\t0x00000001\n#define CP_BLIT_1_SRC_X1__MASK\t\t\t\t\t0x00003fff\n#define CP_BLIT_1_SRC_X1__SHIFT\t\t\t\t\t0\nstatic inline uint32_t CP_BLIT_1_SRC_X1(uint32_t val)\n{\n\treturn ((val) << CP_BLIT_1_SRC_X1__SHIFT) & CP_BLIT_1_SRC_X1__MASK;\n}\n#define CP_BLIT_1_SRC_Y1__MASK\t\t\t\t\t0x3fff0000\n#define CP_BLIT_1_SRC_Y1__SHIFT\t\t\t\t\t16\nstatic inline uint32_t CP_BLIT_1_SRC_Y1(uint32_t val)\n{\n\treturn ((val) << CP_BLIT_1_SRC_Y1__SHIFT) & CP_BLIT_1_SRC_Y1__MASK;\n}\n\n#define REG_CP_BLIT_2\t\t\t\t\t\t0x00000002\n#define CP_BLIT_2_SRC_X2__MASK\t\t\t\t\t0x00003fff\n#define CP_BLIT_2_SRC_X2__SHIFT\t\t\t\t\t0\nstatic inline uint32_t CP_BLIT_2_SRC_X2(uint32_t val)\n{\n\treturn ((val) << CP_BLIT_2_SRC_X2__SHIFT) & CP_BLIT_2_SRC_X2__MASK;\n}\n#define CP_BLIT_2_SRC_Y2__MASK\t\t\t\t\t0x3fff0000\n#define CP_BLIT_2_SRC_Y2__SHIFT\t\t\t\t\t16\nstatic inline uint32_t CP_BLIT_2_SRC_Y2(uint32_t val)\n{\n\treturn ((val) << CP_BLIT_2_SRC_Y2__SHIFT) & CP_BLIT_2_SRC_Y2__MASK;\n}\n\n#define REG_CP_BLIT_3\t\t\t\t\t\t0x00000003\n#define CP_BLIT_3_DST_X1__MASK\t\t\t\t\t0x00003fff\n#define CP_BLIT_3_DST_X1__SHIFT\t\t\t\t\t0\nstatic inline uint32_t CP_BLIT_3_DST_X1(uint32_t val)\n{\n\treturn ((val) << CP_BLIT_3_DST_X1__SHIFT) & CP_BLIT_3_DST_X1__MASK;\n}\n#define CP_BLIT_3_DST_Y1__MASK\t\t\t\t\t0x3fff0000\n#define CP_BLIT_3_DST_Y1__SHIFT\t\t\t\t\t16\nstatic inline uint32_t CP_BLIT_3_DST_Y1(uint32_t val)\n{\n\treturn ((val) << CP_BLIT_3_DST_Y1__SHIFT) & CP_BLIT_3_DST_Y1__MASK;\n}\n\n#define REG_CP_BLIT_4\t\t\t\t\t\t0x00000004\n#define CP_BLIT_4_DST_X2__MASK\t\t\t\t\t0x00003fff\n#define CP_BLIT_4_DST_X2__SHIFT\t\t\t\t\t0\nstatic inline uint32_t CP_BLIT_4_DST_X2(uint32_t val)\n{\n\treturn ((val) << CP_BLIT_4_DST_X2__SHIFT) & CP_BLIT_4_DST_X2__MASK;\n}\n#define CP_BLIT_4_DST_Y2__MASK\t\t\t\t\t0x3fff0000\n#define CP_BLIT_4_DST_Y2__SHIFT\t\t\t\t\t16\nstatic inline uint32_t CP_BLIT_4_DST_Y2(uint32_t val)\n{\n\treturn ((val) << CP_BLIT_4_DST_Y2__SHIFT) & CP_BLIT_4_DST_Y2__MASK;\n}\n\n#define REG_CP_EXEC_CS_0\t\t\t\t\t0x00000000\n\n#define REG_CP_EXEC_CS_1\t\t\t\t\t0x00000001\n#define CP_EXEC_CS_1_NGROUPS_X__MASK\t\t\t\t0xffffffff\n#define CP_EXEC_CS_1_NGROUPS_X__SHIFT\t\t\t\t0\nstatic inline uint32_t CP_EXEC_CS_1_NGROUPS_X(uint32_t val)\n{\n\treturn ((val) << CP_EXEC_CS_1_NGROUPS_X__SHIFT) & CP_EXEC_CS_1_NGROUPS_X__MASK;\n}\n\n#define REG_CP_EXEC_CS_2\t\t\t\t\t0x00000002\n#define CP_EXEC_CS_2_NGROUPS_Y__MASK\t\t\t\t0xffffffff\n#define CP_EXEC_CS_2_NGROUPS_Y__SHIFT\t\t\t\t0\nstatic inline uint32_t CP_EXEC_CS_2_NGROUPS_Y(uint32_t val)\n{\n\treturn ((val) << CP_EXEC_CS_2_NGROUPS_Y__SHIFT) & CP_EXEC_CS_2_NGROUPS_Y__MASK;\n}\n\n#define REG_CP_EXEC_CS_3\t\t\t\t\t0x00000003\n#define CP_EXEC_CS_3_NGROUPS_Z__MASK\t\t\t\t0xffffffff\n#define CP_EXEC_CS_3_NGROUPS_Z__SHIFT\t\t\t\t0\nstatic inline uint32_t CP_EXEC_CS_3_NGROUPS_Z(uint32_t val)\n{\n\treturn ((val) << CP_EXEC_CS_3_NGROUPS_Z__SHIFT) & CP_EXEC_CS_3_NGROUPS_Z__MASK;\n}\n\n#define REG_A4XX_CP_EXEC_CS_INDIRECT_0\t\t\t\t0x00000000\n\n\n#define REG_A4XX_CP_EXEC_CS_INDIRECT_1\t\t\t\t0x00000001\n#define A4XX_CP_EXEC_CS_INDIRECT_1_ADDR__MASK\t\t\t0xffffffff\n#define A4XX_CP_EXEC_CS_INDIRECT_1_ADDR__SHIFT\t\t\t0\nstatic inline uint32_t A4XX_CP_EXEC_CS_INDIRECT_1_ADDR(uint32_t val)\n{\n\treturn ((val) << A4XX_CP_EXEC_CS_INDIRECT_1_ADDR__SHIFT) & A4XX_CP_EXEC_CS_INDIRECT_1_ADDR__MASK;\n}\n\n#define REG_A4XX_CP_EXEC_CS_INDIRECT_2\t\t\t\t0x00000002\n#define A4XX_CP_EXEC_CS_INDIRECT_2_LOCALSIZEX__MASK\t\t0x00000ffc\n#define A4XX_CP_EXEC_CS_INDIRECT_2_LOCALSIZEX__SHIFT\t\t2\nstatic inline uint32_t A4XX_CP_EXEC_CS_INDIRECT_2_LOCALSIZEX(uint32_t val)\n{\n\treturn ((val) << A4XX_CP_EXEC_CS_INDIRECT_2_LOCALSIZEX__SHIFT) & A4XX_CP_EXEC_CS_INDIRECT_2_LOCALSIZEX__MASK;\n}\n#define A4XX_CP_EXEC_CS_INDIRECT_2_LOCALSIZEY__MASK\t\t0x003ff000\n#define A4XX_CP_EXEC_CS_INDIRECT_2_LOCALSIZEY__SHIFT\t\t12\nstatic inline uint32_t A4XX_CP_EXEC_CS_INDIRECT_2_LOCALSIZEY(uint32_t val)\n{\n\treturn ((val) << A4XX_CP_EXEC_CS_INDIRECT_2_LOCALSIZEY__SHIFT) & A4XX_CP_EXEC_CS_INDIRECT_2_LOCALSIZEY__MASK;\n}\n#define A4XX_CP_EXEC_CS_INDIRECT_2_LOCALSIZEZ__MASK\t\t0xffc00000\n#define A4XX_CP_EXEC_CS_INDIRECT_2_LOCALSIZEZ__SHIFT\t\t22\nstatic inline uint32_t A4XX_CP_EXEC_CS_INDIRECT_2_LOCALSIZEZ(uint32_t val)\n{\n\treturn ((val) << A4XX_CP_EXEC_CS_INDIRECT_2_LOCALSIZEZ__SHIFT) & A4XX_CP_EXEC_CS_INDIRECT_2_LOCALSIZEZ__MASK;\n}\n\n\n#define REG_A5XX_CP_EXEC_CS_INDIRECT_1\t\t\t\t0x00000001\n#define A5XX_CP_EXEC_CS_INDIRECT_1_ADDR_LO__MASK\t\t0xffffffff\n#define A5XX_CP_EXEC_CS_INDIRECT_1_ADDR_LO__SHIFT\t\t0\nstatic inline uint32_t A5XX_CP_EXEC_CS_INDIRECT_1_ADDR_LO(uint32_t val)\n{\n\treturn ((val) << A5XX_CP_EXEC_CS_INDIRECT_1_ADDR_LO__SHIFT) & A5XX_CP_EXEC_CS_INDIRECT_1_ADDR_LO__MASK;\n}\n\n#define REG_A5XX_CP_EXEC_CS_INDIRECT_2\t\t\t\t0x00000002\n#define A5XX_CP_EXEC_CS_INDIRECT_2_ADDR_HI__MASK\t\t0xffffffff\n#define A5XX_CP_EXEC_CS_INDIRECT_2_ADDR_HI__SHIFT\t\t0\nstatic inline uint32_t A5XX_CP_EXEC_CS_INDIRECT_2_ADDR_HI(uint32_t val)\n{\n\treturn ((val) << A5XX_CP_EXEC_CS_INDIRECT_2_ADDR_HI__SHIFT) & A5XX_CP_EXEC_CS_INDIRECT_2_ADDR_HI__MASK;\n}\n\n#define REG_A5XX_CP_EXEC_CS_INDIRECT_3\t\t\t\t0x00000003\n#define A5XX_CP_EXEC_CS_INDIRECT_3_LOCALSIZEX__MASK\t\t0x00000ffc\n#define A5XX_CP_EXEC_CS_INDIRECT_3_LOCALSIZEX__SHIFT\t\t2\nstatic inline uint32_t A5XX_CP_EXEC_CS_INDIRECT_3_LOCALSIZEX(uint32_t val)\n{\n\treturn ((val) << A5XX_CP_EXEC_CS_INDIRECT_3_LOCALSIZEX__SHIFT) & A5XX_CP_EXEC_CS_INDIRECT_3_LOCALSIZEX__MASK;\n}\n#define A5XX_CP_EXEC_CS_INDIRECT_3_LOCALSIZEY__MASK\t\t0x003ff000\n#define A5XX_CP_EXEC_CS_INDIRECT_3_LOCALSIZEY__SHIFT\t\t12\nstatic inline uint32_t A5XX_CP_EXEC_CS_INDIRECT_3_LOCALSIZEY(uint32_t val)\n{\n\treturn ((val) << A5XX_CP_EXEC_CS_INDIRECT_3_LOCALSIZEY__SHIFT) & A5XX_CP_EXEC_CS_INDIRECT_3_LOCALSIZEY__MASK;\n}\n#define A5XX_CP_EXEC_CS_INDIRECT_3_LOCALSIZEZ__MASK\t\t0xffc00000\n#define A5XX_CP_EXEC_CS_INDIRECT_3_LOCALSIZEZ__SHIFT\t\t22\nstatic inline uint32_t A5XX_CP_EXEC_CS_INDIRECT_3_LOCALSIZEZ(uint32_t val)\n{\n\treturn ((val) << A5XX_CP_EXEC_CS_INDIRECT_3_LOCALSIZEZ__SHIFT) & A5XX_CP_EXEC_CS_INDIRECT_3_LOCALSIZEZ__MASK;\n}\n\n#define REG_A6XX_CP_SET_MARKER_0\t\t\t\t0x00000000\n#define A6XX_CP_SET_MARKER_0_MODE__MASK\t\t\t\t0x000001ff\n#define A6XX_CP_SET_MARKER_0_MODE__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_CP_SET_MARKER_0_MODE(enum a6xx_marker val)\n{\n\treturn ((val) << A6XX_CP_SET_MARKER_0_MODE__SHIFT) & A6XX_CP_SET_MARKER_0_MODE__MASK;\n}\n#define A6XX_CP_SET_MARKER_0_MARKER__MASK\t\t\t0x0000000f\n#define A6XX_CP_SET_MARKER_0_MARKER__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_CP_SET_MARKER_0_MARKER(enum a6xx_marker val)\n{\n\treturn ((val) << A6XX_CP_SET_MARKER_0_MARKER__SHIFT) & A6XX_CP_SET_MARKER_0_MARKER__MASK;\n}\n\nstatic inline uint32_t REG_A6XX_CP_SET_PSEUDO_REG_(uint32_t i0) { return 0x00000000 + 0x3*i0; }\n\nstatic inline uint32_t REG_A6XX_CP_SET_PSEUDO_REG__0(uint32_t i0) { return 0x00000000 + 0x3*i0; }\n#define A6XX_CP_SET_PSEUDO_REG__0_PSEUDO_REG__MASK\t\t0x00000007\n#define A6XX_CP_SET_PSEUDO_REG__0_PSEUDO_REG__SHIFT\t\t0\nstatic inline uint32_t A6XX_CP_SET_PSEUDO_REG__0_PSEUDO_REG(enum pseudo_reg val)\n{\n\treturn ((val) << A6XX_CP_SET_PSEUDO_REG__0_PSEUDO_REG__SHIFT) & A6XX_CP_SET_PSEUDO_REG__0_PSEUDO_REG__MASK;\n}\n\nstatic inline uint32_t REG_A6XX_CP_SET_PSEUDO_REG__1(uint32_t i0) { return 0x00000001 + 0x3*i0; }\n#define A6XX_CP_SET_PSEUDO_REG__1_LO__MASK\t\t\t0xffffffff\n#define A6XX_CP_SET_PSEUDO_REG__1_LO__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_CP_SET_PSEUDO_REG__1_LO(uint32_t val)\n{\n\treturn ((val) << A6XX_CP_SET_PSEUDO_REG__1_LO__SHIFT) & A6XX_CP_SET_PSEUDO_REG__1_LO__MASK;\n}\n\nstatic inline uint32_t REG_A6XX_CP_SET_PSEUDO_REG__2(uint32_t i0) { return 0x00000002 + 0x3*i0; }\n#define A6XX_CP_SET_PSEUDO_REG__2_HI__MASK\t\t\t0xffffffff\n#define A6XX_CP_SET_PSEUDO_REG__2_HI__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_CP_SET_PSEUDO_REG__2_HI(uint32_t val)\n{\n\treturn ((val) << A6XX_CP_SET_PSEUDO_REG__2_HI__SHIFT) & A6XX_CP_SET_PSEUDO_REG__2_HI__MASK;\n}\n\n#define REG_A6XX_CP_REG_TEST_0\t\t\t\t\t0x00000000\n#define A6XX_CP_REG_TEST_0_REG__MASK\t\t\t\t0x0003ffff\n#define A6XX_CP_REG_TEST_0_REG__SHIFT\t\t\t\t0\nstatic inline uint32_t A6XX_CP_REG_TEST_0_REG(uint32_t val)\n{\n\treturn ((val) << A6XX_CP_REG_TEST_0_REG__SHIFT) & A6XX_CP_REG_TEST_0_REG__MASK;\n}\n#define A6XX_CP_REG_TEST_0_BIT__MASK\t\t\t\t0x01f00000\n#define A6XX_CP_REG_TEST_0_BIT__SHIFT\t\t\t\t20\nstatic inline uint32_t A6XX_CP_REG_TEST_0_BIT(uint32_t val)\n{\n\treturn ((val) << A6XX_CP_REG_TEST_0_BIT__SHIFT) & A6XX_CP_REG_TEST_0_BIT__MASK;\n}\n#define A6XX_CP_REG_TEST_0_SKIP_WAIT_FOR_ME\t\t\t0x02000000\n#define A6XX_CP_REG_TEST_0_PRED_BIT__MASK\t\t\t0x7c000000\n#define A6XX_CP_REG_TEST_0_PRED_BIT__SHIFT\t\t\t26\nstatic inline uint32_t A6XX_CP_REG_TEST_0_PRED_BIT(uint32_t val)\n{\n\treturn ((val) << A6XX_CP_REG_TEST_0_PRED_BIT__SHIFT) & A6XX_CP_REG_TEST_0_PRED_BIT__MASK;\n}\n#define A6XX_CP_REG_TEST_0_PRED_UPDATE\t\t\t\t0x80000000\n\n#define REG_A6XX_CP_REG_TEST_PRED_MASK\t\t\t\t0x00000001\n\n#define REG_A6XX_CP_REG_TEST_PRED_VAL\t\t\t\t0x00000002\n\n#define REG_CP_COND_REG_EXEC_0\t\t\t\t\t0x00000000\n#define CP_COND_REG_EXEC_0_REG0__MASK\t\t\t\t0x0003ffff\n#define CP_COND_REG_EXEC_0_REG0__SHIFT\t\t\t\t0\nstatic inline uint32_t CP_COND_REG_EXEC_0_REG0(uint32_t val)\n{\n\treturn ((val) << CP_COND_REG_EXEC_0_REG0__SHIFT) & CP_COND_REG_EXEC_0_REG0__MASK;\n}\n#define CP_COND_REG_EXEC_0_PRED_BIT__MASK\t\t\t0x007c0000\n#define CP_COND_REG_EXEC_0_PRED_BIT__SHIFT\t\t\t18\nstatic inline uint32_t CP_COND_REG_EXEC_0_PRED_BIT(uint32_t val)\n{\n\treturn ((val) << CP_COND_REG_EXEC_0_PRED_BIT__SHIFT) & CP_COND_REG_EXEC_0_PRED_BIT__MASK;\n}\n#define CP_COND_REG_EXEC_0_BINNING\t\t\t\t0x02000000\n#define CP_COND_REG_EXEC_0_GMEM\t\t\t\t\t0x04000000\n#define CP_COND_REG_EXEC_0_SYSMEM\t\t\t\t0x08000000\n#define CP_COND_REG_EXEC_0_MODE__MASK\t\t\t\t0xf0000000\n#define CP_COND_REG_EXEC_0_MODE__SHIFT\t\t\t\t28\nstatic inline uint32_t CP_COND_REG_EXEC_0_MODE(enum compare_mode val)\n{\n\treturn ((val) << CP_COND_REG_EXEC_0_MODE__SHIFT) & CP_COND_REG_EXEC_0_MODE__MASK;\n}\n\n#define REG_CP_COND_REG_EXEC_1\t\t\t\t\t0x00000001\n#define CP_COND_REG_EXEC_1_DWORDS__MASK\t\t\t\t0xffffffff\n#define CP_COND_REG_EXEC_1_DWORDS__SHIFT\t\t\t0\nstatic inline uint32_t CP_COND_REG_EXEC_1_DWORDS(uint32_t val)\n{\n\treturn ((val) << CP_COND_REG_EXEC_1_DWORDS__SHIFT) & CP_COND_REG_EXEC_1_DWORDS__MASK;\n}\n\n#define REG_CP_COND_EXEC_0\t\t\t\t\t0x00000000\n#define CP_COND_EXEC_0_ADDR0_LO__MASK\t\t\t\t0xffffffff\n#define CP_COND_EXEC_0_ADDR0_LO__SHIFT\t\t\t\t0\nstatic inline uint32_t CP_COND_EXEC_0_ADDR0_LO(uint32_t val)\n{\n\treturn ((val) << CP_COND_EXEC_0_ADDR0_LO__SHIFT) & CP_COND_EXEC_0_ADDR0_LO__MASK;\n}\n\n#define REG_CP_COND_EXEC_1\t\t\t\t\t0x00000001\n#define CP_COND_EXEC_1_ADDR0_HI__MASK\t\t\t\t0xffffffff\n#define CP_COND_EXEC_1_ADDR0_HI__SHIFT\t\t\t\t0\nstatic inline uint32_t CP_COND_EXEC_1_ADDR0_HI(uint32_t val)\n{\n\treturn ((val) << CP_COND_EXEC_1_ADDR0_HI__SHIFT) & CP_COND_EXEC_1_ADDR0_HI__MASK;\n}\n\n#define REG_CP_COND_EXEC_2\t\t\t\t\t0x00000002\n#define CP_COND_EXEC_2_ADDR1_LO__MASK\t\t\t\t0xffffffff\n#define CP_COND_EXEC_2_ADDR1_LO__SHIFT\t\t\t\t0\nstatic inline uint32_t CP_COND_EXEC_2_ADDR1_LO(uint32_t val)\n{\n\treturn ((val) << CP_COND_EXEC_2_ADDR1_LO__SHIFT) & CP_COND_EXEC_2_ADDR1_LO__MASK;\n}\n\n#define REG_CP_COND_EXEC_3\t\t\t\t\t0x00000003\n#define CP_COND_EXEC_3_ADDR1_HI__MASK\t\t\t\t0xffffffff\n#define CP_COND_EXEC_3_ADDR1_HI__SHIFT\t\t\t\t0\nstatic inline uint32_t CP_COND_EXEC_3_ADDR1_HI(uint32_t val)\n{\n\treturn ((val) << CP_COND_EXEC_3_ADDR1_HI__SHIFT) & CP_COND_EXEC_3_ADDR1_HI__MASK;\n}\n\n#define REG_CP_COND_EXEC_4\t\t\t\t\t0x00000004\n#define CP_COND_EXEC_4_REF__MASK\t\t\t\t0xffffffff\n#define CP_COND_EXEC_4_REF__SHIFT\t\t\t\t0\nstatic inline uint32_t CP_COND_EXEC_4_REF(uint32_t val)\n{\n\treturn ((val) << CP_COND_EXEC_4_REF__SHIFT) & CP_COND_EXEC_4_REF__MASK;\n}\n\n#define REG_CP_COND_EXEC_5\t\t\t\t\t0x00000005\n#define CP_COND_EXEC_5_DWORDS__MASK\t\t\t\t0xffffffff\n#define CP_COND_EXEC_5_DWORDS__SHIFT\t\t\t\t0\nstatic inline uint32_t CP_COND_EXEC_5_DWORDS(uint32_t val)\n{\n\treturn ((val) << CP_COND_EXEC_5_DWORDS__SHIFT) & CP_COND_EXEC_5_DWORDS__MASK;\n}\n\n#define REG_CP_SET_CTXSWITCH_IB_0\t\t\t\t0x00000000\n#define CP_SET_CTXSWITCH_IB_0_ADDR_LO__MASK\t\t\t0xffffffff\n#define CP_SET_CTXSWITCH_IB_0_ADDR_LO__SHIFT\t\t\t0\nstatic inline uint32_t CP_SET_CTXSWITCH_IB_0_ADDR_LO(uint32_t val)\n{\n\treturn ((val) << CP_SET_CTXSWITCH_IB_0_ADDR_LO__SHIFT) & CP_SET_CTXSWITCH_IB_0_ADDR_LO__MASK;\n}\n\n#define REG_CP_SET_CTXSWITCH_IB_1\t\t\t\t0x00000001\n#define CP_SET_CTXSWITCH_IB_1_ADDR_HI__MASK\t\t\t0xffffffff\n#define CP_SET_CTXSWITCH_IB_1_ADDR_HI__SHIFT\t\t\t0\nstatic inline uint32_t CP_SET_CTXSWITCH_IB_1_ADDR_HI(uint32_t val)\n{\n\treturn ((val) << CP_SET_CTXSWITCH_IB_1_ADDR_HI__SHIFT) & CP_SET_CTXSWITCH_IB_1_ADDR_HI__MASK;\n}\n\n#define REG_CP_SET_CTXSWITCH_IB_2\t\t\t\t0x00000002\n#define CP_SET_CTXSWITCH_IB_2_DWORDS__MASK\t\t\t0x000fffff\n#define CP_SET_CTXSWITCH_IB_2_DWORDS__SHIFT\t\t\t0\nstatic inline uint32_t CP_SET_CTXSWITCH_IB_2_DWORDS(uint32_t val)\n{\n\treturn ((val) << CP_SET_CTXSWITCH_IB_2_DWORDS__SHIFT) & CP_SET_CTXSWITCH_IB_2_DWORDS__MASK;\n}\n#define CP_SET_CTXSWITCH_IB_2_TYPE__MASK\t\t\t0x00300000\n#define CP_SET_CTXSWITCH_IB_2_TYPE__SHIFT\t\t\t20\nstatic inline uint32_t CP_SET_CTXSWITCH_IB_2_TYPE(enum ctxswitch_ib val)\n{\n\treturn ((val) << CP_SET_CTXSWITCH_IB_2_TYPE__SHIFT) & CP_SET_CTXSWITCH_IB_2_TYPE__MASK;\n}\n\n#define REG_CP_REG_WRITE_0\t\t\t\t\t0x00000000\n#define CP_REG_WRITE_0_TRACKER__MASK\t\t\t\t0x0000000f\n#define CP_REG_WRITE_0_TRACKER__SHIFT\t\t\t\t0\nstatic inline uint32_t CP_REG_WRITE_0_TRACKER(enum reg_tracker val)\n{\n\treturn ((val) << CP_REG_WRITE_0_TRACKER__SHIFT) & CP_REG_WRITE_0_TRACKER__MASK;\n}\n\n#define REG_CP_REG_WRITE_1\t\t\t\t\t0x00000001\n\n#define REG_CP_REG_WRITE_2\t\t\t\t\t0x00000002\n\n#define REG_CP_SMMU_TABLE_UPDATE_0\t\t\t\t0x00000000\n#define CP_SMMU_TABLE_UPDATE_0_TTBR0_LO__MASK\t\t\t0xffffffff\n#define CP_SMMU_TABLE_UPDATE_0_TTBR0_LO__SHIFT\t\t\t0\nstatic inline uint32_t CP_SMMU_TABLE_UPDATE_0_TTBR0_LO(uint32_t val)\n{\n\treturn ((val) << CP_SMMU_TABLE_UPDATE_0_TTBR0_LO__SHIFT) & CP_SMMU_TABLE_UPDATE_0_TTBR0_LO__MASK;\n}\n\n#define REG_CP_SMMU_TABLE_UPDATE_1\t\t\t\t0x00000001\n#define CP_SMMU_TABLE_UPDATE_1_TTBR0_HI__MASK\t\t\t0x0000ffff\n#define CP_SMMU_TABLE_UPDATE_1_TTBR0_HI__SHIFT\t\t\t0\nstatic inline uint32_t CP_SMMU_TABLE_UPDATE_1_TTBR0_HI(uint32_t val)\n{\n\treturn ((val) << CP_SMMU_TABLE_UPDATE_1_TTBR0_HI__SHIFT) & CP_SMMU_TABLE_UPDATE_1_TTBR0_HI__MASK;\n}\n#define CP_SMMU_TABLE_UPDATE_1_ASID__MASK\t\t\t0xffff0000\n#define CP_SMMU_TABLE_UPDATE_1_ASID__SHIFT\t\t\t16\nstatic inline uint32_t CP_SMMU_TABLE_UPDATE_1_ASID(uint32_t val)\n{\n\treturn ((val) << CP_SMMU_TABLE_UPDATE_1_ASID__SHIFT) & CP_SMMU_TABLE_UPDATE_1_ASID__MASK;\n}\n\n#define REG_CP_SMMU_TABLE_UPDATE_2\t\t\t\t0x00000002\n#define CP_SMMU_TABLE_UPDATE_2_CONTEXTIDR__MASK\t\t\t0xffffffff\n#define CP_SMMU_TABLE_UPDATE_2_CONTEXTIDR__SHIFT\t\t0\nstatic inline uint32_t CP_SMMU_TABLE_UPDATE_2_CONTEXTIDR(uint32_t val)\n{\n\treturn ((val) << CP_SMMU_TABLE_UPDATE_2_CONTEXTIDR__SHIFT) & CP_SMMU_TABLE_UPDATE_2_CONTEXTIDR__MASK;\n}\n\n#define REG_CP_SMMU_TABLE_UPDATE_3\t\t\t\t0x00000003\n#define CP_SMMU_TABLE_UPDATE_3_CONTEXTBANK__MASK\t\t0xffffffff\n#define CP_SMMU_TABLE_UPDATE_3_CONTEXTBANK__SHIFT\t\t0\nstatic inline uint32_t CP_SMMU_TABLE_UPDATE_3_CONTEXTBANK(uint32_t val)\n{\n\treturn ((val) << CP_SMMU_TABLE_UPDATE_3_CONTEXTBANK__SHIFT) & CP_SMMU_TABLE_UPDATE_3_CONTEXTBANK__MASK;\n}\n\n#define REG_CP_START_BIN_BIN_COUNT\t\t\t\t0x00000000\n\n#define REG_CP_START_BIN_PREFIX_ADDR\t\t\t\t0x00000001\n\n#define REG_CP_START_BIN_PREFIX_DWORDS\t\t\t\t0x00000003\n\n#define REG_CP_START_BIN_BODY_DWORDS\t\t\t\t0x00000004\n\n#define REG_CP_WAIT_TIMESTAMP_0\t\t\t\t\t0x00000000\n\n#define REG_CP_WAIT_TIMESTAMP_ADDR\t\t\t\t0x00000001\n\n#define REG_CP_WAIT_TIMESTAMP_TIMESTAMP\t\t\t\t0x00000003\n\n#define REG_CP_THREAD_CONTROL_0\t\t\t\t\t0x00000000\n#define CP_THREAD_CONTROL_0_THREAD__MASK\t\t\t0x00000003\n#define CP_THREAD_CONTROL_0_THREAD__SHIFT\t\t\t0\nstatic inline uint32_t CP_THREAD_CONTROL_0_THREAD(enum cp_thread val)\n{\n\treturn ((val) << CP_THREAD_CONTROL_0_THREAD__SHIFT) & CP_THREAD_CONTROL_0_THREAD__MASK;\n}\n#define CP_THREAD_CONTROL_0_CONCURRENT_BIN_DISABLE\t\t0x08000000\n#define CP_THREAD_CONTROL_0_SYNC_THREADS\t\t\t0x80000000\n\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}