
rtos_filetest_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000df30  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001b0  0800e1d0  0800e1d0  0000f1d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e380  0800e380  0001006c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800e380  0800e380  0000f380  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e388  0800e388  0001006c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e388  0800e388  0000f388  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e38c  0800e38c  0000f38c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  24000000  0800e390  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004ec8  2400006c  0800e3fc  0001006c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  24004f34  0800e3fc  00010f34  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0001006c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002ff6b  00000000  00000000  0001009a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005929  00000000  00000000  00040005  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002278  00000000  00000000  00045930  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001aab  00000000  00000000  00047ba8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000428c7  00000000  00000000  00049653  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002e0c4  00000000  00000000  0008bf1a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001b2684  00000000  00000000  000b9fde  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0026c662  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009628  00000000  00000000  0026c6a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000077  00000000  00000000  00275cd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	2400006c 	.word	0x2400006c
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800e1b8 	.word	0x0800e1b8

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000070 	.word	0x24000070
 80002dc:	0800e1b8 	.word	0x0800e1b8

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b988 	b.w	8000618 <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	468e      	mov	lr, r1
 8000328:	4604      	mov	r4, r0
 800032a:	4688      	mov	r8, r1
 800032c:	2b00      	cmp	r3, #0
 800032e:	d14a      	bne.n	80003c6 <__udivmoddi4+0xa6>
 8000330:	428a      	cmp	r2, r1
 8000332:	4617      	mov	r7, r2
 8000334:	d962      	bls.n	80003fc <__udivmoddi4+0xdc>
 8000336:	fab2 f682 	clz	r6, r2
 800033a:	b14e      	cbz	r6, 8000350 <__udivmoddi4+0x30>
 800033c:	f1c6 0320 	rsb	r3, r6, #32
 8000340:	fa01 f806 	lsl.w	r8, r1, r6
 8000344:	fa20 f303 	lsr.w	r3, r0, r3
 8000348:	40b7      	lsls	r7, r6
 800034a:	ea43 0808 	orr.w	r8, r3, r8
 800034e:	40b4      	lsls	r4, r6
 8000350:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000354:	fa1f fc87 	uxth.w	ip, r7
 8000358:	fbb8 f1fe 	udiv	r1, r8, lr
 800035c:	0c23      	lsrs	r3, r4, #16
 800035e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000362:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000366:	fb01 f20c 	mul.w	r2, r1, ip
 800036a:	429a      	cmp	r2, r3
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0x62>
 800036e:	18fb      	adds	r3, r7, r3
 8000370:	f101 30ff 	add.w	r0, r1, #4294967295
 8000374:	f080 80ea 	bcs.w	800054c <__udivmoddi4+0x22c>
 8000378:	429a      	cmp	r2, r3
 800037a:	f240 80e7 	bls.w	800054c <__udivmoddi4+0x22c>
 800037e:	3902      	subs	r1, #2
 8000380:	443b      	add	r3, r7
 8000382:	1a9a      	subs	r2, r3, r2
 8000384:	b2a3      	uxth	r3, r4
 8000386:	fbb2 f0fe 	udiv	r0, r2, lr
 800038a:	fb0e 2210 	mls	r2, lr, r0, r2
 800038e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000392:	fb00 fc0c 	mul.w	ip, r0, ip
 8000396:	459c      	cmp	ip, r3
 8000398:	d909      	bls.n	80003ae <__udivmoddi4+0x8e>
 800039a:	18fb      	adds	r3, r7, r3
 800039c:	f100 32ff 	add.w	r2, r0, #4294967295
 80003a0:	f080 80d6 	bcs.w	8000550 <__udivmoddi4+0x230>
 80003a4:	459c      	cmp	ip, r3
 80003a6:	f240 80d3 	bls.w	8000550 <__udivmoddi4+0x230>
 80003aa:	443b      	add	r3, r7
 80003ac:	3802      	subs	r0, #2
 80003ae:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003b2:	eba3 030c 	sub.w	r3, r3, ip
 80003b6:	2100      	movs	r1, #0
 80003b8:	b11d      	cbz	r5, 80003c2 <__udivmoddi4+0xa2>
 80003ba:	40f3      	lsrs	r3, r6
 80003bc:	2200      	movs	r2, #0
 80003be:	e9c5 3200 	strd	r3, r2, [r5]
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d905      	bls.n	80003d6 <__udivmoddi4+0xb6>
 80003ca:	b10d      	cbz	r5, 80003d0 <__udivmoddi4+0xb0>
 80003cc:	e9c5 0100 	strd	r0, r1, [r5]
 80003d0:	2100      	movs	r1, #0
 80003d2:	4608      	mov	r0, r1
 80003d4:	e7f5      	b.n	80003c2 <__udivmoddi4+0xa2>
 80003d6:	fab3 f183 	clz	r1, r3
 80003da:	2900      	cmp	r1, #0
 80003dc:	d146      	bne.n	800046c <__udivmoddi4+0x14c>
 80003de:	4573      	cmp	r3, lr
 80003e0:	d302      	bcc.n	80003e8 <__udivmoddi4+0xc8>
 80003e2:	4282      	cmp	r2, r0
 80003e4:	f200 8105 	bhi.w	80005f2 <__udivmoddi4+0x2d2>
 80003e8:	1a84      	subs	r4, r0, r2
 80003ea:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ee:	2001      	movs	r0, #1
 80003f0:	4690      	mov	r8, r2
 80003f2:	2d00      	cmp	r5, #0
 80003f4:	d0e5      	beq.n	80003c2 <__udivmoddi4+0xa2>
 80003f6:	e9c5 4800 	strd	r4, r8, [r5]
 80003fa:	e7e2      	b.n	80003c2 <__udivmoddi4+0xa2>
 80003fc:	2a00      	cmp	r2, #0
 80003fe:	f000 8090 	beq.w	8000522 <__udivmoddi4+0x202>
 8000402:	fab2 f682 	clz	r6, r2
 8000406:	2e00      	cmp	r6, #0
 8000408:	f040 80a4 	bne.w	8000554 <__udivmoddi4+0x234>
 800040c:	1a8a      	subs	r2, r1, r2
 800040e:	0c03      	lsrs	r3, r0, #16
 8000410:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000414:	b280      	uxth	r0, r0
 8000416:	b2bc      	uxth	r4, r7
 8000418:	2101      	movs	r1, #1
 800041a:	fbb2 fcfe 	udiv	ip, r2, lr
 800041e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000422:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000426:	fb04 f20c 	mul.w	r2, r4, ip
 800042a:	429a      	cmp	r2, r3
 800042c:	d907      	bls.n	800043e <__udivmoddi4+0x11e>
 800042e:	18fb      	adds	r3, r7, r3
 8000430:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000434:	d202      	bcs.n	800043c <__udivmoddi4+0x11c>
 8000436:	429a      	cmp	r2, r3
 8000438:	f200 80e0 	bhi.w	80005fc <__udivmoddi4+0x2dc>
 800043c:	46c4      	mov	ip, r8
 800043e:	1a9b      	subs	r3, r3, r2
 8000440:	fbb3 f2fe 	udiv	r2, r3, lr
 8000444:	fb0e 3312 	mls	r3, lr, r2, r3
 8000448:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800044c:	fb02 f404 	mul.w	r4, r2, r4
 8000450:	429c      	cmp	r4, r3
 8000452:	d907      	bls.n	8000464 <__udivmoddi4+0x144>
 8000454:	18fb      	adds	r3, r7, r3
 8000456:	f102 30ff 	add.w	r0, r2, #4294967295
 800045a:	d202      	bcs.n	8000462 <__udivmoddi4+0x142>
 800045c:	429c      	cmp	r4, r3
 800045e:	f200 80ca 	bhi.w	80005f6 <__udivmoddi4+0x2d6>
 8000462:	4602      	mov	r2, r0
 8000464:	1b1b      	subs	r3, r3, r4
 8000466:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800046a:	e7a5      	b.n	80003b8 <__udivmoddi4+0x98>
 800046c:	f1c1 0620 	rsb	r6, r1, #32
 8000470:	408b      	lsls	r3, r1
 8000472:	fa22 f706 	lsr.w	r7, r2, r6
 8000476:	431f      	orrs	r7, r3
 8000478:	fa0e f401 	lsl.w	r4, lr, r1
 800047c:	fa20 f306 	lsr.w	r3, r0, r6
 8000480:	fa2e fe06 	lsr.w	lr, lr, r6
 8000484:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000488:	4323      	orrs	r3, r4
 800048a:	fa00 f801 	lsl.w	r8, r0, r1
 800048e:	fa1f fc87 	uxth.w	ip, r7
 8000492:	fbbe f0f9 	udiv	r0, lr, r9
 8000496:	0c1c      	lsrs	r4, r3, #16
 8000498:	fb09 ee10 	mls	lr, r9, r0, lr
 800049c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80004a0:	fb00 fe0c 	mul.w	lr, r0, ip
 80004a4:	45a6      	cmp	lr, r4
 80004a6:	fa02 f201 	lsl.w	r2, r2, r1
 80004aa:	d909      	bls.n	80004c0 <__udivmoddi4+0x1a0>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f100 3aff 	add.w	sl, r0, #4294967295
 80004b2:	f080 809c 	bcs.w	80005ee <__udivmoddi4+0x2ce>
 80004b6:	45a6      	cmp	lr, r4
 80004b8:	f240 8099 	bls.w	80005ee <__udivmoddi4+0x2ce>
 80004bc:	3802      	subs	r0, #2
 80004be:	443c      	add	r4, r7
 80004c0:	eba4 040e 	sub.w	r4, r4, lr
 80004c4:	fa1f fe83 	uxth.w	lr, r3
 80004c8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004cc:	fb09 4413 	mls	r4, r9, r3, r4
 80004d0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004d4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004d8:	45a4      	cmp	ip, r4
 80004da:	d908      	bls.n	80004ee <__udivmoddi4+0x1ce>
 80004dc:	193c      	adds	r4, r7, r4
 80004de:	f103 3eff 	add.w	lr, r3, #4294967295
 80004e2:	f080 8082 	bcs.w	80005ea <__udivmoddi4+0x2ca>
 80004e6:	45a4      	cmp	ip, r4
 80004e8:	d97f      	bls.n	80005ea <__udivmoddi4+0x2ca>
 80004ea:	3b02      	subs	r3, #2
 80004ec:	443c      	add	r4, r7
 80004ee:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004f2:	eba4 040c 	sub.w	r4, r4, ip
 80004f6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004fa:	4564      	cmp	r4, ip
 80004fc:	4673      	mov	r3, lr
 80004fe:	46e1      	mov	r9, ip
 8000500:	d362      	bcc.n	80005c8 <__udivmoddi4+0x2a8>
 8000502:	d05f      	beq.n	80005c4 <__udivmoddi4+0x2a4>
 8000504:	b15d      	cbz	r5, 800051e <__udivmoddi4+0x1fe>
 8000506:	ebb8 0203 	subs.w	r2, r8, r3
 800050a:	eb64 0409 	sbc.w	r4, r4, r9
 800050e:	fa04 f606 	lsl.w	r6, r4, r6
 8000512:	fa22 f301 	lsr.w	r3, r2, r1
 8000516:	431e      	orrs	r6, r3
 8000518:	40cc      	lsrs	r4, r1
 800051a:	e9c5 6400 	strd	r6, r4, [r5]
 800051e:	2100      	movs	r1, #0
 8000520:	e74f      	b.n	80003c2 <__udivmoddi4+0xa2>
 8000522:	fbb1 fcf2 	udiv	ip, r1, r2
 8000526:	0c01      	lsrs	r1, r0, #16
 8000528:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800052c:	b280      	uxth	r0, r0
 800052e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000532:	463b      	mov	r3, r7
 8000534:	4638      	mov	r0, r7
 8000536:	463c      	mov	r4, r7
 8000538:	46b8      	mov	r8, r7
 800053a:	46be      	mov	lr, r7
 800053c:	2620      	movs	r6, #32
 800053e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000542:	eba2 0208 	sub.w	r2, r2, r8
 8000546:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800054a:	e766      	b.n	800041a <__udivmoddi4+0xfa>
 800054c:	4601      	mov	r1, r0
 800054e:	e718      	b.n	8000382 <__udivmoddi4+0x62>
 8000550:	4610      	mov	r0, r2
 8000552:	e72c      	b.n	80003ae <__udivmoddi4+0x8e>
 8000554:	f1c6 0220 	rsb	r2, r6, #32
 8000558:	fa2e f302 	lsr.w	r3, lr, r2
 800055c:	40b7      	lsls	r7, r6
 800055e:	40b1      	lsls	r1, r6
 8000560:	fa20 f202 	lsr.w	r2, r0, r2
 8000564:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000568:	430a      	orrs	r2, r1
 800056a:	fbb3 f8fe 	udiv	r8, r3, lr
 800056e:	b2bc      	uxth	r4, r7
 8000570:	fb0e 3318 	mls	r3, lr, r8, r3
 8000574:	0c11      	lsrs	r1, r2, #16
 8000576:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800057a:	fb08 f904 	mul.w	r9, r8, r4
 800057e:	40b0      	lsls	r0, r6
 8000580:	4589      	cmp	r9, r1
 8000582:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000586:	b280      	uxth	r0, r0
 8000588:	d93e      	bls.n	8000608 <__udivmoddi4+0x2e8>
 800058a:	1879      	adds	r1, r7, r1
 800058c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000590:	d201      	bcs.n	8000596 <__udivmoddi4+0x276>
 8000592:	4589      	cmp	r9, r1
 8000594:	d81f      	bhi.n	80005d6 <__udivmoddi4+0x2b6>
 8000596:	eba1 0109 	sub.w	r1, r1, r9
 800059a:	fbb1 f9fe 	udiv	r9, r1, lr
 800059e:	fb09 f804 	mul.w	r8, r9, r4
 80005a2:	fb0e 1119 	mls	r1, lr, r9, r1
 80005a6:	b292      	uxth	r2, r2
 80005a8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80005ac:	4542      	cmp	r2, r8
 80005ae:	d229      	bcs.n	8000604 <__udivmoddi4+0x2e4>
 80005b0:	18ba      	adds	r2, r7, r2
 80005b2:	f109 31ff 	add.w	r1, r9, #4294967295
 80005b6:	d2c4      	bcs.n	8000542 <__udivmoddi4+0x222>
 80005b8:	4542      	cmp	r2, r8
 80005ba:	d2c2      	bcs.n	8000542 <__udivmoddi4+0x222>
 80005bc:	f1a9 0102 	sub.w	r1, r9, #2
 80005c0:	443a      	add	r2, r7
 80005c2:	e7be      	b.n	8000542 <__udivmoddi4+0x222>
 80005c4:	45f0      	cmp	r8, lr
 80005c6:	d29d      	bcs.n	8000504 <__udivmoddi4+0x1e4>
 80005c8:	ebbe 0302 	subs.w	r3, lr, r2
 80005cc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005d0:	3801      	subs	r0, #1
 80005d2:	46e1      	mov	r9, ip
 80005d4:	e796      	b.n	8000504 <__udivmoddi4+0x1e4>
 80005d6:	eba7 0909 	sub.w	r9, r7, r9
 80005da:	4449      	add	r1, r9
 80005dc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005e0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e4:	fb09 f804 	mul.w	r8, r9, r4
 80005e8:	e7db      	b.n	80005a2 <__udivmoddi4+0x282>
 80005ea:	4673      	mov	r3, lr
 80005ec:	e77f      	b.n	80004ee <__udivmoddi4+0x1ce>
 80005ee:	4650      	mov	r0, sl
 80005f0:	e766      	b.n	80004c0 <__udivmoddi4+0x1a0>
 80005f2:	4608      	mov	r0, r1
 80005f4:	e6fd      	b.n	80003f2 <__udivmoddi4+0xd2>
 80005f6:	443b      	add	r3, r7
 80005f8:	3a02      	subs	r2, #2
 80005fa:	e733      	b.n	8000464 <__udivmoddi4+0x144>
 80005fc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000600:	443b      	add	r3, r7
 8000602:	e71c      	b.n	800043e <__udivmoddi4+0x11e>
 8000604:	4649      	mov	r1, r9
 8000606:	e79c      	b.n	8000542 <__udivmoddi4+0x222>
 8000608:	eba1 0109 	sub.w	r1, r1, r9
 800060c:	46c4      	mov	ip, r8
 800060e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000612:	fb09 f804 	mul.w	r8, r9, r4
 8000616:	e7c4      	b.n	80005a2 <__udivmoddi4+0x282>

08000618 <__aeabi_idiv0>:
 8000618:	4770      	bx	lr
 800061a:	bf00      	nop

0800061c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800061c:	b480      	push	{r7}
 800061e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000620:	4b49      	ldr	r3, [pc, #292]	@ (8000748 <SystemInit+0x12c>)
 8000622:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000626:	4a48      	ldr	r2, [pc, #288]	@ (8000748 <SystemInit+0x12c>)
 8000628:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800062c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8000630:	4b45      	ldr	r3, [pc, #276]	@ (8000748 <SystemInit+0x12c>)
 8000632:	691b      	ldr	r3, [r3, #16]
 8000634:	4a44      	ldr	r2, [pc, #272]	@ (8000748 <SystemInit+0x12c>)
 8000636:	f043 0310 	orr.w	r3, r3, #16
 800063a:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800063c:	4b43      	ldr	r3, [pc, #268]	@ (800074c <SystemInit+0x130>)
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	f003 030f 	and.w	r3, r3, #15
 8000644:	2b06      	cmp	r3, #6
 8000646:	d807      	bhi.n	8000658 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000648:	4b40      	ldr	r3, [pc, #256]	@ (800074c <SystemInit+0x130>)
 800064a:	681b      	ldr	r3, [r3, #0]
 800064c:	f023 030f 	bic.w	r3, r3, #15
 8000650:	4a3e      	ldr	r2, [pc, #248]	@ (800074c <SystemInit+0x130>)
 8000652:	f043 0307 	orr.w	r3, r3, #7
 8000656:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000658:	4b3d      	ldr	r3, [pc, #244]	@ (8000750 <SystemInit+0x134>)
 800065a:	681b      	ldr	r3, [r3, #0]
 800065c:	4a3c      	ldr	r2, [pc, #240]	@ (8000750 <SystemInit+0x134>)
 800065e:	f043 0301 	orr.w	r3, r3, #1
 8000662:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000664:	4b3a      	ldr	r3, [pc, #232]	@ (8000750 <SystemInit+0x134>)
 8000666:	2200      	movs	r2, #0
 8000668:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800066a:	4b39      	ldr	r3, [pc, #228]	@ (8000750 <SystemInit+0x134>)
 800066c:	681a      	ldr	r2, [r3, #0]
 800066e:	4938      	ldr	r1, [pc, #224]	@ (8000750 <SystemInit+0x134>)
 8000670:	4b38      	ldr	r3, [pc, #224]	@ (8000754 <SystemInit+0x138>)
 8000672:	4013      	ands	r3, r2
 8000674:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000676:	4b35      	ldr	r3, [pc, #212]	@ (800074c <SystemInit+0x130>)
 8000678:	681b      	ldr	r3, [r3, #0]
 800067a:	f003 0308 	and.w	r3, r3, #8
 800067e:	2b00      	cmp	r3, #0
 8000680:	d007      	beq.n	8000692 <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000682:	4b32      	ldr	r3, [pc, #200]	@ (800074c <SystemInit+0x130>)
 8000684:	681b      	ldr	r3, [r3, #0]
 8000686:	f023 030f 	bic.w	r3, r3, #15
 800068a:	4a30      	ldr	r2, [pc, #192]	@ (800074c <SystemInit+0x130>)
 800068c:	f043 0307 	orr.w	r3, r3, #7
 8000690:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000692:	4b2f      	ldr	r3, [pc, #188]	@ (8000750 <SystemInit+0x134>)
 8000694:	2200      	movs	r2, #0
 8000696:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000698:	4b2d      	ldr	r3, [pc, #180]	@ (8000750 <SystemInit+0x134>)
 800069a:	2200      	movs	r2, #0
 800069c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800069e:	4b2c      	ldr	r3, [pc, #176]	@ (8000750 <SystemInit+0x134>)
 80006a0:	2200      	movs	r2, #0
 80006a2:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80006a4:	4b2a      	ldr	r3, [pc, #168]	@ (8000750 <SystemInit+0x134>)
 80006a6:	4a2c      	ldr	r2, [pc, #176]	@ (8000758 <SystemInit+0x13c>)
 80006a8:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80006aa:	4b29      	ldr	r3, [pc, #164]	@ (8000750 <SystemInit+0x134>)
 80006ac:	4a2b      	ldr	r2, [pc, #172]	@ (800075c <SystemInit+0x140>)
 80006ae:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80006b0:	4b27      	ldr	r3, [pc, #156]	@ (8000750 <SystemInit+0x134>)
 80006b2:	4a2b      	ldr	r2, [pc, #172]	@ (8000760 <SystemInit+0x144>)
 80006b4:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80006b6:	4b26      	ldr	r3, [pc, #152]	@ (8000750 <SystemInit+0x134>)
 80006b8:	2200      	movs	r2, #0
 80006ba:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80006bc:	4b24      	ldr	r3, [pc, #144]	@ (8000750 <SystemInit+0x134>)
 80006be:	4a28      	ldr	r2, [pc, #160]	@ (8000760 <SystemInit+0x144>)
 80006c0:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80006c2:	4b23      	ldr	r3, [pc, #140]	@ (8000750 <SystemInit+0x134>)
 80006c4:	2200      	movs	r2, #0
 80006c6:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80006c8:	4b21      	ldr	r3, [pc, #132]	@ (8000750 <SystemInit+0x134>)
 80006ca:	4a25      	ldr	r2, [pc, #148]	@ (8000760 <SystemInit+0x144>)
 80006cc:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80006ce:	4b20      	ldr	r3, [pc, #128]	@ (8000750 <SystemInit+0x134>)
 80006d0:	2200      	movs	r2, #0
 80006d2:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80006d4:	4b1e      	ldr	r3, [pc, #120]	@ (8000750 <SystemInit+0x134>)
 80006d6:	681b      	ldr	r3, [r3, #0]
 80006d8:	4a1d      	ldr	r2, [pc, #116]	@ (8000750 <SystemInit+0x134>)
 80006da:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80006de:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80006e0:	4b1b      	ldr	r3, [pc, #108]	@ (8000750 <SystemInit+0x134>)
 80006e2:	2200      	movs	r2, #0
 80006e4:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 80006e6:	4b1f      	ldr	r3, [pc, #124]	@ (8000764 <SystemInit+0x148>)
 80006e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80006ea:	4a1e      	ldr	r2, [pc, #120]	@ (8000764 <SystemInit+0x148>)
 80006ec:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80006f0:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80006f2:	4b1d      	ldr	r3, [pc, #116]	@ (8000768 <SystemInit+0x14c>)
 80006f4:	681a      	ldr	r2, [r3, #0]
 80006f6:	4b1d      	ldr	r3, [pc, #116]	@ (800076c <SystemInit+0x150>)
 80006f8:	4013      	ands	r3, r2
 80006fa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80006fe:	d202      	bcs.n	8000706 <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000700:	4b1b      	ldr	r3, [pc, #108]	@ (8000770 <SystemInit+0x154>)
 8000702:	2201      	movs	r2, #1
 8000704:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#elif defined(CORE_CM7)
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8000706:	4b12      	ldr	r3, [pc, #72]	@ (8000750 <SystemInit+0x134>)
 8000708:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800070c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000710:	2b00      	cmp	r3, #0
 8000712:	d113      	bne.n	800073c <SystemInit+0x120>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000714:	4b0e      	ldr	r3, [pc, #56]	@ (8000750 <SystemInit+0x134>)
 8000716:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800071a:	4a0d      	ldr	r2, [pc, #52]	@ (8000750 <SystemInit+0x134>)
 800071c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000720:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000724:	4b13      	ldr	r3, [pc, #76]	@ (8000774 <SystemInit+0x158>)
 8000726:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 800072a:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 800072c:	4b08      	ldr	r3, [pc, #32]	@ (8000750 <SystemInit+0x134>)
 800072e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000732:	4a07      	ldr	r2, [pc, #28]	@ (8000750 <SystemInit+0x134>)
 8000734:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000738:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 800073c:	bf00      	nop
 800073e:	46bd      	mov	sp, r7
 8000740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000744:	4770      	bx	lr
 8000746:	bf00      	nop
 8000748:	e000ed00 	.word	0xe000ed00
 800074c:	52002000 	.word	0x52002000
 8000750:	58024400 	.word	0x58024400
 8000754:	eaf6ed7f 	.word	0xeaf6ed7f
 8000758:	02020200 	.word	0x02020200
 800075c:	01ff0000 	.word	0x01ff0000
 8000760:	01010280 	.word	0x01010280
 8000764:	580000c0 	.word	0x580000c0
 8000768:	5c001000 	.word	0x5c001000
 800076c:	ffff0000 	.word	0xffff0000
 8000770:	51008108 	.word	0x51008108
 8000774:	52004000 	.word	0x52004000

08000778 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000778:	b480      	push	{r7}
 800077a:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 800077c:	4b09      	ldr	r3, [pc, #36]	@ (80007a4 <ExitRun0Mode+0x2c>)
 800077e:	68db      	ldr	r3, [r3, #12]
 8000780:	4a08      	ldr	r2, [pc, #32]	@ (80007a4 <ExitRun0Mode+0x2c>)
 8000782:	f023 0302 	bic.w	r3, r3, #2
 8000786:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000788:	bf00      	nop
 800078a:	4b06      	ldr	r3, [pc, #24]	@ (80007a4 <ExitRun0Mode+0x2c>)
 800078c:	685b      	ldr	r3, [r3, #4]
 800078e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000792:	2b00      	cmp	r3, #0
 8000794:	d0f9      	beq.n	800078a <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8000796:	bf00      	nop
 8000798:	bf00      	nop
 800079a:	46bd      	mov	sp, r7
 800079c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a0:	4770      	bx	lr
 80007a2:	bf00      	nop
 80007a4:	58024800 	.word	0x58024800

080007a8 <sendFXCANMessage>:
#include "TalonFX.h"

// send a CAN packet to a Talon FX
void sendFXCANMessage(TalonFX *talonFX, int identifier, char *message, uint8_t length)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	b084      	sub	sp, #16
 80007ac:	af00      	add	r7, sp, #0
 80007ae:	60f8      	str	r0, [r7, #12]
 80007b0:	60b9      	str	r1, [r7, #8]
 80007b2:	607a      	str	r2, [r7, #4]
 80007b4:	70fb      	strb	r3, [r7, #3]
	sendCANMessage(talonFX->hfdcan, talonFX->identifier | identifier, message, length);
 80007b6:	68fb      	ldr	r3, [r7, #12]
 80007b8:	6818      	ldr	r0, [r3, #0]
 80007ba:	68fb      	ldr	r3, [r7, #12]
 80007bc:	685a      	ldr	r2, [r3, #4]
 80007be:	68bb      	ldr	r3, [r7, #8]
 80007c0:	ea42 0103 	orr.w	r1, r2, r3
 80007c4:	78fb      	ldrb	r3, [r7, #3]
 80007c6:	687a      	ldr	r2, [r7, #4]
 80007c8:	f000 fc1f 	bl	800100a <sendCANMessage>
}
 80007cc:	bf00      	nop
 80007ce:	3710      	adds	r7, #16
 80007d0:	46bd      	mov	sp, r7
 80007d2:	bd80      	pop	{r7, pc}
 80007d4:	0000      	movs	r0, r0
	...

080007d8 <setFX>:

// set the percent output speed of a Talon FX (-1 to 1)
void setFX(TalonFX *talonFX, double speed) {
 80007d8:	b580      	push	{r7, lr}
 80007da:	b088      	sub	sp, #32
 80007dc:	af00      	add	r7, sp, #0
 80007de:	60f8      	str	r0, [r7, #12]
 80007e0:	ed87 0b00 	vstr	d0, [r7]
	short valueInt = (short) (speed * 1024);
 80007e4:	ed97 7b00 	vldr	d7, [r7]
 80007e8:	ed9f 6b1b 	vldr	d6, [pc, #108]	@ 8000858 <setFX+0x80>
 80007ec:	ee27 7b06 	vmul.f64	d7, d7, d6
 80007f0:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 80007f4:	ee17 3a90 	vmov	r3, s15
 80007f8:	83fb      	strh	r3, [r7, #30]
	if (valueInt < 0) {
 80007fa:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80007fe:	2b00      	cmp	r3, #0
 8000800:	da04      	bge.n	800080c <setFX+0x34>
		valueInt = 0xfff - (-1 * valueInt);
 8000802:	8bfb      	ldrh	r3, [r7, #30]
 8000804:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 8000808:	b29b      	uxth	r3, r3
 800080a:	83fb      	strh	r3, [r7, #30]
	}

	sendFXCANMessage(talonFX, 0x204b540, (char[]){0, 1, 0, 0, 0, 0, valueInt & 255, (valueInt >> 8) & 255}, 8);
 800080c:	2300      	movs	r3, #0
 800080e:	753b      	strb	r3, [r7, #20]
 8000810:	2301      	movs	r3, #1
 8000812:	757b      	strb	r3, [r7, #21]
 8000814:	2300      	movs	r3, #0
 8000816:	75bb      	strb	r3, [r7, #22]
 8000818:	2300      	movs	r3, #0
 800081a:	75fb      	strb	r3, [r7, #23]
 800081c:	2300      	movs	r3, #0
 800081e:	763b      	strb	r3, [r7, #24]
 8000820:	2300      	movs	r3, #0
 8000822:	767b      	strb	r3, [r7, #25]
 8000824:	8bfb      	ldrh	r3, [r7, #30]
 8000826:	b2db      	uxtb	r3, r3
 8000828:	76bb      	strb	r3, [r7, #26]
 800082a:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800082e:	121b      	asrs	r3, r3, #8
 8000830:	b21b      	sxth	r3, r3
 8000832:	b2db      	uxtb	r3, r3
 8000834:	76fb      	strb	r3, [r7, #27]
 8000836:	f107 0214 	add.w	r2, r7, #20
 800083a:	2308      	movs	r3, #8
 800083c:	4908      	ldr	r1, [pc, #32]	@ (8000860 <setFX+0x88>)
 800083e:	68f8      	ldr	r0, [r7, #12]
 8000840:	f7ff ffb2 	bl	80007a8 <sendFXCANMessage>
	HAL_Delay(1);
 8000844:	2001      	movs	r0, #1
 8000846:	f001 f9ed 	bl	8001c24 <HAL_Delay>
}
 800084a:	bf00      	nop
 800084c:	3720      	adds	r7, #32
 800084e:	46bd      	mov	sp, r7
 8000850:	bd80      	pop	{r7, pc}
 8000852:	bf00      	nop
 8000854:	f3af 8000 	nop.w
 8000858:	00000000 	.word	0x00000000
 800085c:	40900000 	.word	0x40900000
 8000860:	0204b540 	.word	0x0204b540

08000864 <setNeutralModeFX>:

// set the Talon FX to coast or brake mode
void setNeutralModeFX(TalonFX *talonFX, NeutralModeValue neutralModeValue) {
 8000864:	b580      	push	{r7, lr}
 8000866:	b086      	sub	sp, #24
 8000868:	af00      	add	r7, sp, #0
 800086a:	6078      	str	r0, [r7, #4]
 800086c:	460b      	mov	r3, r1
 800086e:	70fb      	strb	r3, [r7, #3]
	char mode[] = { 0x21, 0x6E, 0x08, (neutralModeValue == COAST ? 0 : 1), 0, 0, 0, 0xAA};
 8000870:	2321      	movs	r3, #33	@ 0x21
 8000872:	733b      	strb	r3, [r7, #12]
 8000874:	236e      	movs	r3, #110	@ 0x6e
 8000876:	737b      	strb	r3, [r7, #13]
 8000878:	2308      	movs	r3, #8
 800087a:	73bb      	strb	r3, [r7, #14]
 800087c:	78fb      	ldrb	r3, [r7, #3]
 800087e:	2b00      	cmp	r3, #0
 8000880:	bf14      	ite	ne
 8000882:	2301      	movne	r3, #1
 8000884:	2300      	moveq	r3, #0
 8000886:	b2db      	uxtb	r3, r3
 8000888:	73fb      	strb	r3, [r7, #15]
 800088a:	2300      	movs	r3, #0
 800088c:	743b      	strb	r3, [r7, #16]
 800088e:	2300      	movs	r3, #0
 8000890:	747b      	strb	r3, [r7, #17]
 8000892:	2300      	movs	r3, #0
 8000894:	74bb      	strb	r3, [r7, #18]
 8000896:	23aa      	movs	r3, #170	@ 0xaa
 8000898:	74fb      	strb	r3, [r7, #19]
	for (int pair = 0; pair < (neutralModeValue == COAST ? 2 : 1); pair++) {
 800089a:	2300      	movs	r3, #0
 800089c:	617b      	str	r3, [r7, #20]
 800089e:	e00c      	b.n	80008ba <setNeutralModeFX+0x56>
		sendFXCANMessage(talonFX, 0x2047c00, mode, 8);
 80008a0:	f107 020c 	add.w	r2, r7, #12
 80008a4:	2308      	movs	r3, #8
 80008a6:	490e      	ldr	r1, [pc, #56]	@ (80008e0 <setNeutralModeFX+0x7c>)
 80008a8:	6878      	ldr	r0, [r7, #4]
 80008aa:	f7ff ff7d 	bl	80007a8 <sendFXCANMessage>
		HAL_Delay(1);
 80008ae:	2001      	movs	r0, #1
 80008b0:	f001 f9b8 	bl	8001c24 <HAL_Delay>
	for (int pair = 0; pair < (neutralModeValue == COAST ? 2 : 1); pair++) {
 80008b4:	697b      	ldr	r3, [r7, #20]
 80008b6:	3301      	adds	r3, #1
 80008b8:	617b      	str	r3, [r7, #20]
 80008ba:	78fb      	ldrb	r3, [r7, #3]
 80008bc:	2b00      	cmp	r3, #0
 80008be:	d101      	bne.n	80008c4 <setNeutralModeFX+0x60>
 80008c0:	2202      	movs	r2, #2
 80008c2:	e000      	b.n	80008c6 <setNeutralModeFX+0x62>
 80008c4:	2201      	movs	r2, #1
 80008c6:	697b      	ldr	r3, [r7, #20]
 80008c8:	429a      	cmp	r2, r3
 80008ca:	dce9      	bgt.n	80008a0 <setNeutralModeFX+0x3c>
	}
	sendFXCANMessage(talonFX, 0x2047c00, "\x10\x0c\xc5\x06\x0d\x00\x00\x00", 8);
 80008cc:	2308      	movs	r3, #8
 80008ce:	4a05      	ldr	r2, [pc, #20]	@ (80008e4 <setNeutralModeFX+0x80>)
 80008d0:	4903      	ldr	r1, [pc, #12]	@ (80008e0 <setNeutralModeFX+0x7c>)
 80008d2:	6878      	ldr	r0, [r7, #4]
 80008d4:	f7ff ff68 	bl	80007a8 <sendFXCANMessage>
}
 80008d8:	bf00      	nop
 80008da:	3718      	adds	r7, #24
 80008dc:	46bd      	mov	sp, r7
 80008de:	bd80      	pop	{r7, pc}
 80008e0:	02047c00 	.word	0x02047c00
 80008e4:	0800e1d0 	.word	0x0800e1d0

080008e8 <applySupplyCurrentLimitFX>:

// apply a maximum supply current limit to the Talon FX
void applySupplyCurrentLimitFX(TalonFX *talonFX, float current) {
 80008e8:	b580      	push	{r7, lr}
 80008ea:	b084      	sub	sp, #16
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	6078      	str	r0, [r7, #4]
 80008f0:	ed87 0a00 	vstr	s0, [r7]
	char x[] = {0x21, 0x70, 0x08, 0, 0, 0, 0, 0xaa};
 80008f4:	4a19      	ldr	r2, [pc, #100]	@ (800095c <applySupplyCurrentLimitFX+0x74>)
 80008f6:	f107 0308 	add.w	r3, r7, #8
 80008fa:	e892 0003 	ldmia.w	r2, {r0, r1}
 80008fe:	e883 0003 	stmia.w	r3, {r0, r1}
	floatToByteArray(current, &x[3]);
 8000902:	f107 0308 	add.w	r3, r7, #8
 8000906:	3303      	adds	r3, #3
 8000908:	4618      	mov	r0, r3
 800090a:	ed97 0a00 	vldr	s0, [r7]
 800090e:	f001 f8dd 	bl	8001acc <floatToByteArray>
	sendFXCANMessage(talonFX, 0x2047c00, x, 8);
 8000912:	f107 0208 	add.w	r2, r7, #8
 8000916:	2308      	movs	r3, #8
 8000918:	4911      	ldr	r1, [pc, #68]	@ (8000960 <applySupplyCurrentLimitFX+0x78>)
 800091a:	6878      	ldr	r0, [r7, #4]
 800091c:	f7ff ff44 	bl	80007a8 <sendFXCANMessage>
	sendFXCANMessage(talonFX, 0x2047c00, "\x10\x0c\xc5\x06\x0d\x00\x00\x00", 8);
 8000920:	2308      	movs	r3, #8
 8000922:	4a10      	ldr	r2, [pc, #64]	@ (8000964 <applySupplyCurrentLimitFX+0x7c>)
 8000924:	490e      	ldr	r1, [pc, #56]	@ (8000960 <applySupplyCurrentLimitFX+0x78>)
 8000926:	6878      	ldr	r0, [r7, #4]
 8000928:	f7ff ff3e 	bl	80007a8 <sendFXCANMessage>
	HAL_Delay(1);
 800092c:	2001      	movs	r0, #1
 800092e:	f001 f979 	bl	8001c24 <HAL_Delay>
	sendFXCANMessage(talonFX, 0x2047c00, x, 8);
 8000932:	f107 0208 	add.w	r2, r7, #8
 8000936:	2308      	movs	r3, #8
 8000938:	4909      	ldr	r1, [pc, #36]	@ (8000960 <applySupplyCurrentLimitFX+0x78>)
 800093a:	6878      	ldr	r0, [r7, #4]
 800093c:	f7ff ff34 	bl	80007a8 <sendFXCANMessage>
	sendFXCANMessage(talonFX, 0x2047c00, "\x10\x0c\xc5\x06\x0d\x00\x00\x00", 8);
 8000940:	2308      	movs	r3, #8
 8000942:	4a08      	ldr	r2, [pc, #32]	@ (8000964 <applySupplyCurrentLimitFX+0x7c>)
 8000944:	4906      	ldr	r1, [pc, #24]	@ (8000960 <applySupplyCurrentLimitFX+0x78>)
 8000946:	6878      	ldr	r0, [r7, #4]
 8000948:	f7ff ff2e 	bl	80007a8 <sendFXCANMessage>
	HAL_Delay(1);
 800094c:	2001      	movs	r0, #1
 800094e:	f001 f969 	bl	8001c24 <HAL_Delay>
}
 8000952:	bf00      	nop
 8000954:	3710      	adds	r7, #16
 8000956:	46bd      	mov	sp, r7
 8000958:	bd80      	pop	{r7, pc}
 800095a:	bf00      	nop
 800095c:	0800e1dc 	.word	0x0800e1dc
 8000960:	02047c00 	.word	0x02047c00
 8000964:	0800e1d0 	.word	0x0800e1d0

08000968 <applyConfigFX>:

// apply PID parameter configurations to the Talon FX
void applyConfigFX(TalonFX *talonFX, Slot0Configs *config)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	b08c      	sub	sp, #48	@ 0x30
 800096c:	af00      	add	r7, sp, #0
 800096e:	6078      	str	r0, [r7, #4]
 8000970:	6039      	str	r1, [r7, #0]
	double *configs[] = {
			&(config->kP),
 8000972:	683b      	ldr	r3, [r7, #0]
	double *configs[] = {
 8000974:	613b      	str	r3, [r7, #16]
			&(config->kI),
 8000976:	683b      	ldr	r3, [r7, #0]
 8000978:	3308      	adds	r3, #8
	double *configs[] = {
 800097a:	617b      	str	r3, [r7, #20]
			&(config->kD),
 800097c:	683b      	ldr	r3, [r7, #0]
 800097e:	3310      	adds	r3, #16
	double *configs[] = {
 8000980:	61bb      	str	r3, [r7, #24]
			&(config->kS),
 8000982:	683b      	ldr	r3, [r7, #0]
 8000984:	3318      	adds	r3, #24
	double *configs[] = {
 8000986:	61fb      	str	r3, [r7, #28]
			&(config->kV),
 8000988:	683b      	ldr	r3, [r7, #0]
 800098a:	3320      	adds	r3, #32
	double *configs[] = {
 800098c:	623b      	str	r3, [r7, #32]
			&(config->kA),
 800098e:	683b      	ldr	r3, [r7, #0]
 8000990:	3328      	adds	r3, #40	@ 0x28
	double *configs[] = {
 8000992:	627b      	str	r3, [r7, #36]	@ 0x24
			&(config->kG)
 8000994:	683b      	ldr	r3, [r7, #0]
 8000996:	3330      	adds	r3, #48	@ 0x30
	double *configs[] = {
 8000998:	62bb      	str	r3, [r7, #40]	@ 0x28
	};

	for (int i = 0; i < 7; i++)
 800099a:	2300      	movs	r3, #0
 800099c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800099e:	e037      	b.n	8000a10 <applyConfigFX+0xa8>
	{
		char x[] = { 0x21, 0x53 + i, 0x08, 0, 0, 0, 0, 0xaa };
 80009a0:	2321      	movs	r3, #33	@ 0x21
 80009a2:	723b      	strb	r3, [r7, #8]
 80009a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80009a6:	b2db      	uxtb	r3, r3
 80009a8:	3353      	adds	r3, #83	@ 0x53
 80009aa:	b2db      	uxtb	r3, r3
 80009ac:	727b      	strb	r3, [r7, #9]
 80009ae:	2308      	movs	r3, #8
 80009b0:	72bb      	strb	r3, [r7, #10]
 80009b2:	2300      	movs	r3, #0
 80009b4:	72fb      	strb	r3, [r7, #11]
 80009b6:	2300      	movs	r3, #0
 80009b8:	733b      	strb	r3, [r7, #12]
 80009ba:	2300      	movs	r3, #0
 80009bc:	737b      	strb	r3, [r7, #13]
 80009be:	2300      	movs	r3, #0
 80009c0:	73bb      	strb	r3, [r7, #14]
 80009c2:	23aa      	movs	r3, #170	@ 0xaa
 80009c4:	73fb      	strb	r3, [r7, #15]
		floatToByteArray(*configs[i], &x[3]);
 80009c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80009c8:	009b      	lsls	r3, r3, #2
 80009ca:	3330      	adds	r3, #48	@ 0x30
 80009cc:	443b      	add	r3, r7
 80009ce:	f853 3c20 	ldr.w	r3, [r3, #-32]
 80009d2:	ed93 7b00 	vldr	d7, [r3]
 80009d6:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80009da:	f107 0308 	add.w	r3, r7, #8
 80009de:	3303      	adds	r3, #3
 80009e0:	4618      	mov	r0, r3
 80009e2:	eeb0 0a67 	vmov.f32	s0, s15
 80009e6:	f001 f871 	bl	8001acc <floatToByteArray>
		sendFXCANMessage(talonFX, 0x2047c00, x, 8);
 80009ea:	f107 0208 	add.w	r2, r7, #8
 80009ee:	2308      	movs	r3, #8
 80009f0:	490b      	ldr	r1, [pc, #44]	@ (8000a20 <applyConfigFX+0xb8>)
 80009f2:	6878      	ldr	r0, [r7, #4]
 80009f4:	f7ff fed8 	bl	80007a8 <sendFXCANMessage>
		sendFXCANMessage(talonFX, 0x2047c00, "\x10\x0c\xc5\x06\x0d\x00\x00\x00", 8);
 80009f8:	2308      	movs	r3, #8
 80009fa:	4a0a      	ldr	r2, [pc, #40]	@ (8000a24 <applyConfigFX+0xbc>)
 80009fc:	4908      	ldr	r1, [pc, #32]	@ (8000a20 <applyConfigFX+0xb8>)
 80009fe:	6878      	ldr	r0, [r7, #4]
 8000a00:	f7ff fed2 	bl	80007a8 <sendFXCANMessage>
		HAL_Delay(1);
 8000a04:	2001      	movs	r0, #1
 8000a06:	f001 f90d 	bl	8001c24 <HAL_Delay>
	for (int i = 0; i < 7; i++)
 8000a0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000a0c:	3301      	adds	r3, #1
 8000a0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000a10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000a12:	2b06      	cmp	r3, #6
 8000a14:	ddc4      	ble.n	80009a0 <applyConfigFX+0x38>
	}
}
 8000a16:	bf00      	nop
 8000a18:	bf00      	nop
 8000a1a:	3730      	adds	r7, #48	@ 0x30
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	bd80      	pop	{r7, pc}
 8000a20:	02047c00 	.word	0x02047c00
 8000a24:	0800e1d0 	.word	0x0800e1d0

08000a28 <setControlFX>:

// set the speed of a Talon FX using PID feedback
void setControlFX(TalonFX *talonFX, int velocity, double feedforward)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b088      	sub	sp, #32
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	60f8      	str	r0, [r7, #12]
 8000a30:	60b9      	str	r1, [r7, #8]
 8000a32:	ed87 0b00 	vstr	d0, [r7]
	// Get velocity value (3 bytes)
	if (velocity >= 0) {
 8000a36:	68bb      	ldr	r3, [r7, #8]
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	db03      	blt.n	8000a44 <setControlFX+0x1c>
		velocity *= 16;
 8000a3c:	68bb      	ldr	r3, [r7, #8]
 8000a3e:	011b      	lsls	r3, r3, #4
 8000a40:	60bb      	str	r3, [r7, #8]
 8000a42:	e007      	b.n	8000a54 <setControlFX+0x2c>
	}
	else {
		velocity = 0x40000 - (-16 * velocity);
 8000a44:	68bb      	ldr	r3, [r7, #8]
 8000a46:	4a22      	ldr	r2, [pc, #136]	@ (8000ad0 <setControlFX+0xa8>)
 8000a48:	1ad2      	subs	r2, r2, r3
 8000a4a:	4613      	mov	r3, r2
 8000a4c:	071b      	lsls	r3, r3, #28
 8000a4e:	1a9b      	subs	r3, r3, r2
 8000a50:	011b      	lsls	r3, r3, #4
 8000a52:	60bb      	str	r3, [r7, #8]
	}
	// Get feedforward value
	int feedforwardInt = feedforward * 100;
 8000a54:	ed97 7b00 	vldr	d7, [r7]
 8000a58:	ed9f 6b1b 	vldr	d6, [pc, #108]	@ 8000ac8 <setControlFX+0xa0>
 8000a5c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000a60:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8000a64:	ee17 3a90 	vmov	r3, s15
 8000a68:	61fb      	str	r3, [r7, #28]
	if (feedforward < 0)
 8000a6a:	ed97 7b00 	vldr	d7, [r7]
 8000a6e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000a72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
		feedforwardInt = (~(feedforwardInt * -1)) + 1;


	char x[] = {0, 1, velocity & 0xff, (velocity >> 8) & 0xff, velocity >> 16 & 0xff, 0, feedforwardInt & 0xff, (feedforwardInt >> 8) & 0xff};
 8000a76:	2300      	movs	r3, #0
 8000a78:	753b      	strb	r3, [r7, #20]
 8000a7a:	2301      	movs	r3, #1
 8000a7c:	757b      	strb	r3, [r7, #21]
 8000a7e:	68bb      	ldr	r3, [r7, #8]
 8000a80:	b2db      	uxtb	r3, r3
 8000a82:	75bb      	strb	r3, [r7, #22]
 8000a84:	68bb      	ldr	r3, [r7, #8]
 8000a86:	121b      	asrs	r3, r3, #8
 8000a88:	b2db      	uxtb	r3, r3
 8000a8a:	75fb      	strb	r3, [r7, #23]
 8000a8c:	68bb      	ldr	r3, [r7, #8]
 8000a8e:	141b      	asrs	r3, r3, #16
 8000a90:	b2db      	uxtb	r3, r3
 8000a92:	763b      	strb	r3, [r7, #24]
 8000a94:	2300      	movs	r3, #0
 8000a96:	767b      	strb	r3, [r7, #25]
 8000a98:	69fb      	ldr	r3, [r7, #28]
 8000a9a:	b2db      	uxtb	r3, r3
 8000a9c:	76bb      	strb	r3, [r7, #26]
 8000a9e:	69fb      	ldr	r3, [r7, #28]
 8000aa0:	121b      	asrs	r3, r3, #8
 8000aa2:	b2db      	uxtb	r3, r3
 8000aa4:	76fb      	strb	r3, [r7, #27]
	sendFXCANMessage(talonFX, 0x2043700, x, 8);
 8000aa6:	f107 0214 	add.w	r2, r7, #20
 8000aaa:	2308      	movs	r3, #8
 8000aac:	4909      	ldr	r1, [pc, #36]	@ (8000ad4 <setControlFX+0xac>)
 8000aae:	68f8      	ldr	r0, [r7, #12]
 8000ab0:	f7ff fe7a 	bl	80007a8 <sendFXCANMessage>
	HAL_Delay(1);
 8000ab4:	2001      	movs	r0, #1
 8000ab6:	f001 f8b5 	bl	8001c24 <HAL_Delay>
}
 8000aba:	bf00      	nop
 8000abc:	3720      	adds	r7, #32
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	bd80      	pop	{r7, pc}
 8000ac2:	bf00      	nop
 8000ac4:	f3af 8000 	nop.w
 8000ac8:	00000000 	.word	0x00000000
 8000acc:	40590000 	.word	0x40590000
 8000ad0:	ffffc000 	.word	0xffffc000
 8000ad4:	02043700 	.word	0x02043700

08000ad8 <voltageCycleClosedLoopRampPeriodFX>:

// Set the time taken (in seconds) to for the Talon FX to ramp up from 0% to 100% of target output speed
void voltageCycleClosedLoopRampPeriodFX(TalonFX *talonFX, float period)
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b084      	sub	sp, #16
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	6078      	str	r0, [r7, #4]
 8000ae0:	ed87 0a00 	vstr	s0, [r7]
	char x[] = {0x21, 0x84, 0x08, 0x00, 0x00, 0x00, 0x00, 0xaa};
 8000ae4:	4a19      	ldr	r2, [pc, #100]	@ (8000b4c <voltageCycleClosedLoopRampPeriodFX+0x74>)
 8000ae6:	f107 0308 	add.w	r3, r7, #8
 8000aea:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000aee:	e883 0003 	stmia.w	r3, {r0, r1}
	floatToByteArray(period, &x[3]);
 8000af2:	f107 0308 	add.w	r3, r7, #8
 8000af6:	3303      	adds	r3, #3
 8000af8:	4618      	mov	r0, r3
 8000afa:	ed97 0a00 	vldr	s0, [r7]
 8000afe:	f000 ffe5 	bl	8001acc <floatToByteArray>
	sendFXCANMessage(talonFX, 0x2047c00, x, 8);
 8000b02:	f107 0208 	add.w	r2, r7, #8
 8000b06:	2308      	movs	r3, #8
 8000b08:	4911      	ldr	r1, [pc, #68]	@ (8000b50 <voltageCycleClosedLoopRampPeriodFX+0x78>)
 8000b0a:	6878      	ldr	r0, [r7, #4]
 8000b0c:	f7ff fe4c 	bl	80007a8 <sendFXCANMessage>
	sendFXCANMessage(talonFX, 0x2047c00, "\x10\x0c\xc5\x06\x0d\x00\x00\x00", 8);
 8000b10:	2308      	movs	r3, #8
 8000b12:	4a10      	ldr	r2, [pc, #64]	@ (8000b54 <voltageCycleClosedLoopRampPeriodFX+0x7c>)
 8000b14:	490e      	ldr	r1, [pc, #56]	@ (8000b50 <voltageCycleClosedLoopRampPeriodFX+0x78>)
 8000b16:	6878      	ldr	r0, [r7, #4]
 8000b18:	f7ff fe46 	bl	80007a8 <sendFXCANMessage>
	HAL_Delay(1);
 8000b1c:	2001      	movs	r0, #1
 8000b1e:	f001 f881 	bl	8001c24 <HAL_Delay>
	sendFXCANMessage(talonFX, 0x2047c00, x, 8);
 8000b22:	f107 0208 	add.w	r2, r7, #8
 8000b26:	2308      	movs	r3, #8
 8000b28:	4909      	ldr	r1, [pc, #36]	@ (8000b50 <voltageCycleClosedLoopRampPeriodFX+0x78>)
 8000b2a:	6878      	ldr	r0, [r7, #4]
 8000b2c:	f7ff fe3c 	bl	80007a8 <sendFXCANMessage>
	sendFXCANMessage(talonFX, 0x2047c00, "\x10\x0c\xc5\x06\x0d\x00\x00\x00", 8);
 8000b30:	2308      	movs	r3, #8
 8000b32:	4a08      	ldr	r2, [pc, #32]	@ (8000b54 <voltageCycleClosedLoopRampPeriodFX+0x7c>)
 8000b34:	4906      	ldr	r1, [pc, #24]	@ (8000b50 <voltageCycleClosedLoopRampPeriodFX+0x78>)
 8000b36:	6878      	ldr	r0, [r7, #4]
 8000b38:	f7ff fe36 	bl	80007a8 <sendFXCANMessage>
	HAL_Delay(1);
 8000b3c:	2001      	movs	r0, #1
 8000b3e:	f001 f871 	bl	8001c24 <HAL_Delay>
}
 8000b42:	bf00      	nop
 8000b44:	3710      	adds	r7, #16
 8000b46:	46bd      	mov	sp, r7
 8000b48:	bd80      	pop	{r7, pc}
 8000b4a:	bf00      	nop
 8000b4c:	0800e1e4 	.word	0x0800e1e4
 8000b50:	02047c00 	.word	0x02047c00
 8000b54:	0800e1d0 	.word	0x0800e1d0

08000b58 <TalonFXInit>:

TalonFX TalonFXInit(FDCAN_HandleTypeDef *hfdcan, int32_t identifier)
{
 8000b58:	b4b0      	push	{r4, r5, r7}
 8000b5a:	b08d      	sub	sp, #52	@ 0x34
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	60f8      	str	r0, [r7, #12]
 8000b60:	60b9      	str	r1, [r7, #8]
 8000b62:	607a      	str	r2, [r7, #4]
	TalonFX talonFX = {
 8000b64:	68bb      	ldr	r3, [r7, #8]
 8000b66:	613b      	str	r3, [r7, #16]
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	617b      	str	r3, [r7, #20]
 8000b6c:	4b0d      	ldr	r3, [pc, #52]	@ (8000ba4 <TalonFXInit+0x4c>)
 8000b6e:	61bb      	str	r3, [r7, #24]
 8000b70:	4b0d      	ldr	r3, [pc, #52]	@ (8000ba8 <TalonFXInit+0x50>)
 8000b72:	61fb      	str	r3, [r7, #28]
 8000b74:	4b0d      	ldr	r3, [pc, #52]	@ (8000bac <TalonFXInit+0x54>)
 8000b76:	623b      	str	r3, [r7, #32]
 8000b78:	4b0d      	ldr	r3, [pc, #52]	@ (8000bb0 <TalonFXInit+0x58>)
 8000b7a:	627b      	str	r3, [r7, #36]	@ 0x24
 8000b7c:	4b0d      	ldr	r3, [pc, #52]	@ (8000bb4 <TalonFXInit+0x5c>)
 8000b7e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000b80:	4b0d      	ldr	r3, [pc, #52]	@ (8000bb8 <TalonFXInit+0x60>)
 8000b82:	62fb      	str	r3, [r7, #44]	@ 0x2c
			.applyConfig = applyConfigFX,
			.voltageCycleClosedLoopRampPeriod = voltageCycleClosedLoopRampPeriodFX,
			.setControl = setControlFX
	};

	return talonFX;
 8000b84:	68fb      	ldr	r3, [r7, #12]
 8000b86:	461d      	mov	r5, r3
 8000b88:	f107 0410 	add.w	r4, r7, #16
 8000b8c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000b8e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000b90:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000b94:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
}
 8000b98:	68f8      	ldr	r0, [r7, #12]
 8000b9a:	3734      	adds	r7, #52	@ 0x34
 8000b9c:	46bd      	mov	sp, r7
 8000b9e:	bcb0      	pop	{r4, r5, r7}
 8000ba0:	4770      	bx	lr
 8000ba2:	bf00      	nop
 8000ba4:	080007d9 	.word	0x080007d9
 8000ba8:	08000865 	.word	0x08000865
 8000bac:	080008e9 	.word	0x080008e9
 8000bb0:	08000969 	.word	0x08000969
 8000bb4:	08000a29 	.word	0x08000a29
 8000bb8:	08000ad9 	.word	0x08000ad9

08000bbc <sendSRXCANMessage>:
#include "TalonSRX.h"

// send a CAN message to a Talon SRX
void sendSRXCANMessage(TalonSRX *talonSRX, int identifier, char *message, uint8_t length)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b084      	sub	sp, #16
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	60f8      	str	r0, [r7, #12]
 8000bc4:	60b9      	str	r1, [r7, #8]
 8000bc6:	607a      	str	r2, [r7, #4]
 8000bc8:	70fb      	strb	r3, [r7, #3]
	sendCANMessage(talonSRX->hcan, talonSRX->identifier | identifier, message, length);
 8000bca:	68fb      	ldr	r3, [r7, #12]
 8000bcc:	6818      	ldr	r0, [r3, #0]
 8000bce:	68fb      	ldr	r3, [r7, #12]
 8000bd0:	685a      	ldr	r2, [r3, #4]
 8000bd2:	68bb      	ldr	r3, [r7, #8]
 8000bd4:	ea42 0103 	orr.w	r1, r2, r3
 8000bd8:	78fb      	ldrb	r3, [r7, #3]
 8000bda:	687a      	ldr	r2, [r7, #4]
 8000bdc:	f000 fa15 	bl	800100a <sendCANMessage>
}
 8000be0:	bf00      	nop
 8000be2:	3710      	adds	r7, #16
 8000be4:	46bd      	mov	sp, r7
 8000be6:	bd80      	pop	{r7, pc}

08000be8 <setInvertedSRX>:

// set the direction of a Talon SRX to be inverted
void setInvertedSRX(TalonSRX *talonSRX, bool invert)
{
 8000be8:	b480      	push	{r7}
 8000bea:	b083      	sub	sp, #12
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	6078      	str	r0, [r7, #4]
 8000bf0:	460b      	mov	r3, r1
 8000bf2:	70fb      	strb	r3, [r7, #3]
  talonSRX->inverted = invert;
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	78fa      	ldrb	r2, [r7, #3]
 8000bf8:	721a      	strb	r2, [r3, #8]
}
 8000bfa:	bf00      	nop
 8000bfc:	370c      	adds	r7, #12
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c04:	4770      	bx	lr
	...

08000c08 <setSRX>:

// set the output magnitude of a Talon SRX
void setSRX(TalonSRX *talonSRX, double value)
{
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	b088      	sub	sp, #32
 8000c0c:	af00      	add	r7, sp, #0
 8000c0e:	60f8      	str	r0, [r7, #12]
 8000c10:	ed87 0b00 	vstr	d0, [r7]
	int valueInt = (int) (value * 1023);
 8000c14:	ed97 7b00 	vldr	d7, [r7]
 8000c18:	ed9f 6b17 	vldr	d6, [pc, #92]	@ 8000c78 <setSRX+0x70>
 8000c1c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000c20:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8000c24:	ee17 3a90 	vmov	r3, s15
 8000c28:	61fb      	str	r3, [r7, #28]

	sendSRXCANMessage(talonSRX, 0x2040200, (char[]){(valueInt >> 16) & 255, (valueInt >> 8) & 255, valueInt & 255, 0, 0, 0, 0x0b, talonSRX->inverted ? 0x40 : 0x00}, 8);
 8000c2a:	69fb      	ldr	r3, [r7, #28]
 8000c2c:	141b      	asrs	r3, r3, #16
 8000c2e:	b2db      	uxtb	r3, r3
 8000c30:	753b      	strb	r3, [r7, #20]
 8000c32:	69fb      	ldr	r3, [r7, #28]
 8000c34:	121b      	asrs	r3, r3, #8
 8000c36:	b2db      	uxtb	r3, r3
 8000c38:	757b      	strb	r3, [r7, #21]
 8000c3a:	69fb      	ldr	r3, [r7, #28]
 8000c3c:	b2db      	uxtb	r3, r3
 8000c3e:	75bb      	strb	r3, [r7, #22]
 8000c40:	2300      	movs	r3, #0
 8000c42:	75fb      	strb	r3, [r7, #23]
 8000c44:	2300      	movs	r3, #0
 8000c46:	763b      	strb	r3, [r7, #24]
 8000c48:	2300      	movs	r3, #0
 8000c4a:	767b      	strb	r3, [r7, #25]
 8000c4c:	230b      	movs	r3, #11
 8000c4e:	76bb      	strb	r3, [r7, #26]
 8000c50:	68fb      	ldr	r3, [r7, #12]
 8000c52:	7a1b      	ldrb	r3, [r3, #8]
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d001      	beq.n	8000c5c <setSRX+0x54>
 8000c58:	2340      	movs	r3, #64	@ 0x40
 8000c5a:	e000      	b.n	8000c5e <setSRX+0x56>
 8000c5c:	2300      	movs	r3, #0
 8000c5e:	76fb      	strb	r3, [r7, #27]
 8000c60:	f107 0214 	add.w	r2, r7, #20
 8000c64:	2308      	movs	r3, #8
 8000c66:	4906      	ldr	r1, [pc, #24]	@ (8000c80 <setSRX+0x78>)
 8000c68:	68f8      	ldr	r0, [r7, #12]
 8000c6a:	f7ff ffa7 	bl	8000bbc <sendSRXCANMessage>
}
 8000c6e:	bf00      	nop
 8000c70:	3720      	adds	r7, #32
 8000c72:	46bd      	mov	sp, r7
 8000c74:	bd80      	pop	{r7, pc}
 8000c76:	bf00      	nop
 8000c78:	00000000 	.word	0x00000000
 8000c7c:	408ff800 	.word	0x408ff800
 8000c80:	02040200 	.word	0x02040200

08000c84 <TalonSRXInit>:

TalonSRX TalonSRXInit(FDCAN_HandleTypeDef *hcan, int32_t identifier)
{
 8000c84:	b4b0      	push	{r4, r5, r7}
 8000c86:	b08b      	sub	sp, #44	@ 0x2c
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	60f8      	str	r0, [r7, #12]
 8000c8c:	60b9      	str	r1, [r7, #8]
 8000c8e:	607a      	str	r2, [r7, #4]
	TalonSRX talonSRX = {
 8000c90:	68bb      	ldr	r3, [r7, #8]
 8000c92:	617b      	str	r3, [r7, #20]
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	61bb      	str	r3, [r7, #24]
 8000c98:	2300      	movs	r3, #0
 8000c9a:	773b      	strb	r3, [r7, #28]
 8000c9c:	4b08      	ldr	r3, [pc, #32]	@ (8000cc0 <TalonSRXInit+0x3c>)
 8000c9e:	623b      	str	r3, [r7, #32]
 8000ca0:	4b08      	ldr	r3, [pc, #32]	@ (8000cc4 <TalonSRXInit+0x40>)
 8000ca2:	627b      	str	r3, [r7, #36]	@ 0x24
			.identifier = identifier,
			.inverted = false
	};


	return talonSRX;
 8000ca4:	68fb      	ldr	r3, [r7, #12]
 8000ca6:	461d      	mov	r5, r3
 8000ca8:	f107 0414 	add.w	r4, r7, #20
 8000cac:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000cae:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000cb0:	6823      	ldr	r3, [r4, #0]
 8000cb2:	602b      	str	r3, [r5, #0]
}
 8000cb4:	68f8      	ldr	r0, [r7, #12]
 8000cb6:	372c      	adds	r7, #44	@ 0x2c
 8000cb8:	46bd      	mov	sp, r7
 8000cba:	bcb0      	pop	{r4, r5, r7}
 8000cbc:	4770      	bx	lr
 8000cbe:	bf00      	nop
 8000cc0:	08000be9 	.word	0x08000be9
 8000cc4:	08000c09 	.word	0x08000c09

08000cc8 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b08a      	sub	sp, #40	@ 0x28
 8000ccc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000cce:	f107 031c 	add.w	r3, r7, #28
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	601a      	str	r2, [r3, #0]
 8000cd6:	605a      	str	r2, [r3, #4]
 8000cd8:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000cda:	463b      	mov	r3, r7
 8000cdc:	2200      	movs	r2, #0
 8000cde:	601a      	str	r2, [r3, #0]
 8000ce0:	605a      	str	r2, [r3, #4]
 8000ce2:	609a      	str	r2, [r3, #8]
 8000ce4:	60da      	str	r2, [r3, #12]
 8000ce6:	611a      	str	r2, [r3, #16]
 8000ce8:	615a      	str	r2, [r3, #20]
 8000cea:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000cec:	4b31      	ldr	r3, [pc, #196]	@ (8000db4 <MX_ADC1_Init+0xec>)
 8000cee:	4a32      	ldr	r2, [pc, #200]	@ (8000db8 <MX_ADC1_Init+0xf0>)
 8000cf0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8000cf2:	4b30      	ldr	r3, [pc, #192]	@ (8000db4 <MX_ADC1_Init+0xec>)
 8000cf4:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8000cf8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 8000cfa:	4b2e      	ldr	r3, [pc, #184]	@ (8000db4 <MX_ADC1_Init+0xec>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000d00:	4b2c      	ldr	r3, [pc, #176]	@ (8000db4 <MX_ADC1_Init+0xec>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000d06:	4b2b      	ldr	r3, [pc, #172]	@ (8000db4 <MX_ADC1_Init+0xec>)
 8000d08:	2204      	movs	r2, #4
 8000d0a:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000d0c:	4b29      	ldr	r3, [pc, #164]	@ (8000db4 <MX_ADC1_Init+0xec>)
 8000d0e:	2200      	movs	r2, #0
 8000d10:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000d12:	4b28      	ldr	r3, [pc, #160]	@ (8000db4 <MX_ADC1_Init+0xec>)
 8000d14:	2200      	movs	r2, #0
 8000d16:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 1;
 8000d18:	4b26      	ldr	r3, [pc, #152]	@ (8000db4 <MX_ADC1_Init+0xec>)
 8000d1a:	2201      	movs	r2, #1
 8000d1c:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000d1e:	4b25      	ldr	r3, [pc, #148]	@ (8000db4 <MX_ADC1_Init+0xec>)
 8000d20:	2200      	movs	r2, #0
 8000d22:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000d24:	4b23      	ldr	r3, [pc, #140]	@ (8000db4 <MX_ADC1_Init+0xec>)
 8000d26:	2200      	movs	r2, #0
 8000d28:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000d2a:	4b22      	ldr	r3, [pc, #136]	@ (8000db4 <MX_ADC1_Init+0xec>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8000d30:	4b20      	ldr	r3, [pc, #128]	@ (8000db4 <MX_ADC1_Init+0xec>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000d36:	4b1f      	ldr	r3, [pc, #124]	@ (8000db4 <MX_ADC1_Init+0xec>)
 8000d38:	2200      	movs	r2, #0
 8000d3a:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000d3c:	4b1d      	ldr	r3, [pc, #116]	@ (8000db4 <MX_ADC1_Init+0xec>)
 8000d3e:	2200      	movs	r2, #0
 8000d40:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000d42:	4b1c      	ldr	r3, [pc, #112]	@ (8000db4 <MX_ADC1_Init+0xec>)
 8000d44:	2200      	movs	r2, #0
 8000d46:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Oversampling.Ratio = 1;
 8000d4a:	4b1a      	ldr	r3, [pc, #104]	@ (8000db4 <MX_ADC1_Init+0xec>)
 8000d4c:	2201      	movs	r2, #1
 8000d4e:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000d50:	4818      	ldr	r0, [pc, #96]	@ (8000db4 <MX_ADC1_Init+0xec>)
 8000d52:	f001 f955 	bl	8002000 <HAL_ADC_Init>
 8000d56:	4603      	mov	r3, r0
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d001      	beq.n	8000d60 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8000d5c:	f000 fc88 	bl	8001670 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000d60:	2300      	movs	r3, #0
 8000d62:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000d64:	f107 031c 	add.w	r3, r7, #28
 8000d68:	4619      	mov	r1, r3
 8000d6a:	4812      	ldr	r0, [pc, #72]	@ (8000db4 <MX_ADC1_Init+0xec>)
 8000d6c:	f001 ff0c 	bl	8002b88 <HAL_ADCEx_MultiModeConfigChannel>
 8000d70:	4603      	mov	r3, r0
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	d001      	beq.n	8000d7a <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8000d76:	f000 fc7b 	bl	8001670 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000d7a:	4b10      	ldr	r3, [pc, #64]	@ (8000dbc <MX_ADC1_Init+0xf4>)
 8000d7c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000d7e:	2306      	movs	r3, #6
 8000d80:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000d82:	2300      	movs	r3, #0
 8000d84:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000d86:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000d8a:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000d8c:	2304      	movs	r3, #4
 8000d8e:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000d90:	2300      	movs	r3, #0
 8000d92:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000d94:	2300      	movs	r3, #0
 8000d96:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000d98:	463b      	mov	r3, r7
 8000d9a:	4619      	mov	r1, r3
 8000d9c:	4805      	ldr	r0, [pc, #20]	@ (8000db4 <MX_ADC1_Init+0xec>)
 8000d9e:	f001 fad1 	bl	8002344 <HAL_ADC_ConfigChannel>
 8000da2:	4603      	mov	r3, r0
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d001      	beq.n	8000dac <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 8000da8:	f000 fc62 	bl	8001670 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000dac:	bf00      	nop
 8000dae:	3728      	adds	r7, #40	@ 0x28
 8000db0:	46bd      	mov	sp, r7
 8000db2:	bd80      	pop	{r7, pc}
 8000db4:	24000088 	.word	0x24000088
 8000db8:	40022000 	.word	0x40022000
 8000dbc:	25b00200 	.word	0x25b00200

08000dc0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b0ba      	sub	sp, #232	@ 0xe8
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dc8:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000dcc:	2200      	movs	r2, #0
 8000dce:	601a      	str	r2, [r3, #0]
 8000dd0:	605a      	str	r2, [r3, #4]
 8000dd2:	609a      	str	r2, [r3, #8]
 8000dd4:	60da      	str	r2, [r3, #12]
 8000dd6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000dd8:	f107 0310 	add.w	r3, r7, #16
 8000ddc:	22c0      	movs	r2, #192	@ 0xc0
 8000dde:	2100      	movs	r1, #0
 8000de0:	4618      	mov	r0, r3
 8000de2:	f00d f905 	bl	800dff0 <memset>
  if(adcHandle->Instance==ADC1)
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	4a2b      	ldr	r2, [pc, #172]	@ (8000e98 <HAL_ADC_MspInit+0xd8>)
 8000dec:	4293      	cmp	r3, r2
 8000dee:	d14f      	bne.n	8000e90 <HAL_ADC_MspInit+0xd0>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000df0:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000df4:	f04f 0300 	mov.w	r3, #0
 8000df8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.PLL2.PLL2M = 32;
 8000dfc:	2320      	movs	r3, #32
 8000dfe:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2N = 120;
 8000e00:	2378      	movs	r3, #120	@ 0x78
 8000e02:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLL2.PLL2P = 3;
 8000e04:	2303      	movs	r3, #3
 8000e06:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8000e08:	2302      	movs	r3, #2
 8000e0a:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 8000e0c:	2302      	movs	r3, #2
 8000e0e:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_1;
 8000e10:	2340      	movs	r3, #64	@ 0x40
 8000e12:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8000e14:	2300      	movs	r3, #0
 8000e16:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8000e18:	2300      	movs	r3, #0
 8000e1a:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000e22:	f107 0310 	add.w	r3, r7, #16
 8000e26:	4618      	mov	r0, r3
 8000e28:	f004 fc9e 	bl	8005768 <HAL_RCCEx_PeriphCLKConfig>
 8000e2c:	4603      	mov	r3, r0
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d001      	beq.n	8000e36 <HAL_ADC_MspInit+0x76>
    {
      Error_Handler();
 8000e32:	f000 fc1d 	bl	8001670 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000e36:	4b19      	ldr	r3, [pc, #100]	@ (8000e9c <HAL_ADC_MspInit+0xdc>)
 8000e38:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000e3c:	4a17      	ldr	r2, [pc, #92]	@ (8000e9c <HAL_ADC_MspInit+0xdc>)
 8000e3e:	f043 0320 	orr.w	r3, r3, #32
 8000e42:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000e46:	4b15      	ldr	r3, [pc, #84]	@ (8000e9c <HAL_ADC_MspInit+0xdc>)
 8000e48:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000e4c:	f003 0320 	and.w	r3, r3, #32
 8000e50:	60fb      	str	r3, [r7, #12]
 8000e52:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e54:	4b11      	ldr	r3, [pc, #68]	@ (8000e9c <HAL_ADC_MspInit+0xdc>)
 8000e56:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e5a:	4a10      	ldr	r2, [pc, #64]	@ (8000e9c <HAL_ADC_MspInit+0xdc>)
 8000e5c:	f043 0302 	orr.w	r3, r3, #2
 8000e60:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e64:	4b0d      	ldr	r3, [pc, #52]	@ (8000e9c <HAL_ADC_MspInit+0xdc>)
 8000e66:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e6a:	f003 0302 	and.w	r3, r3, #2
 8000e6e:	60bb      	str	r3, [r7, #8]
 8000e70:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PB0     ------> ADC1_INP9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000e72:	2301      	movs	r3, #1
 8000e74:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e78:	2303      	movs	r3, #3
 8000e7a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e7e:	2300      	movs	r3, #0
 8000e80:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e84:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000e88:	4619      	mov	r1, r3
 8000e8a:	4805      	ldr	r0, [pc, #20]	@ (8000ea0 <HAL_ADC_MspInit+0xe0>)
 8000e8c:	f003 fa06 	bl	800429c <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000e90:	bf00      	nop
 8000e92:	37e8      	adds	r7, #232	@ 0xe8
 8000e94:	46bd      	mov	sp, r7
 8000e96:	bd80      	pop	{r7, pc}
 8000e98:	40022000 	.word	0x40022000
 8000e9c:	58024400 	.word	0x58024400
 8000ea0:	58020400 	.word	0x58020400

08000ea4 <initializeTalons>:
TalonSRX rightActuator;



// Initialize Talon "objects"
void initializeTalons() {
 8000ea4:	b5b0      	push	{r4, r5, r7, lr}
 8000ea6:	b088      	sub	sp, #32
 8000ea8:	af00      	add	r7, sp, #0
	frontLeft = TalonFXInit(&hfdcan1, FRONT_LEFT_WHEEL_ID);
 8000eaa:	4c3c      	ldr	r4, [pc, #240]	@ (8000f9c <initializeTalons+0xf8>)
 8000eac:	463b      	mov	r3, r7
 8000eae:	2224      	movs	r2, #36	@ 0x24
 8000eb0:	493b      	ldr	r1, [pc, #236]	@ (8000fa0 <initializeTalons+0xfc>)
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	f7ff fe50 	bl	8000b58 <TalonFXInit>
 8000eb8:	4625      	mov	r5, r4
 8000eba:	463c      	mov	r4, r7
 8000ebc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000ebe:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000ec0:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000ec4:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
	backLeft = TalonFXInit(&hfdcan1, BACK_LEFT_WHEEL_ID);
 8000ec8:	4c36      	ldr	r4, [pc, #216]	@ (8000fa4 <initializeTalons+0x100>)
 8000eca:	463b      	mov	r3, r7
 8000ecc:	2225      	movs	r2, #37	@ 0x25
 8000ece:	4934      	ldr	r1, [pc, #208]	@ (8000fa0 <initializeTalons+0xfc>)
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	f7ff fe41 	bl	8000b58 <TalonFXInit>
 8000ed6:	4625      	mov	r5, r4
 8000ed8:	463c      	mov	r4, r7
 8000eda:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000edc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000ede:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000ee2:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
	frontRight = TalonFXInit(&hfdcan1, FRONT_RIGHT_WHEEL_ID);
 8000ee6:	4c30      	ldr	r4, [pc, #192]	@ (8000fa8 <initializeTalons+0x104>)
 8000ee8:	463b      	mov	r3, r7
 8000eea:	2226      	movs	r2, #38	@ 0x26
 8000eec:	492c      	ldr	r1, [pc, #176]	@ (8000fa0 <initializeTalons+0xfc>)
 8000eee:	4618      	mov	r0, r3
 8000ef0:	f7ff fe32 	bl	8000b58 <TalonFXInit>
 8000ef4:	4625      	mov	r5, r4
 8000ef6:	463c      	mov	r4, r7
 8000ef8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000efa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000efc:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000f00:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
	backRight = TalonFXInit(&hfdcan1, BACK_RIGHT_WHEEL_ID);
 8000f04:	4c29      	ldr	r4, [pc, #164]	@ (8000fac <initializeTalons+0x108>)
 8000f06:	463b      	mov	r3, r7
 8000f08:	220d      	movs	r2, #13
 8000f0a:	4925      	ldr	r1, [pc, #148]	@ (8000fa0 <initializeTalons+0xfc>)
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	f7ff fe23 	bl	8000b58 <TalonFXInit>
 8000f12:	4625      	mov	r5, r4
 8000f14:	463c      	mov	r4, r7
 8000f16:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000f18:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000f1a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000f1e:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
	bucketDrumRight = TalonFXInit(&hfdcan1, BUCKET_DRUM_ID);
 8000f22:	4c23      	ldr	r4, [pc, #140]	@ (8000fb0 <initializeTalons+0x10c>)
 8000f24:	463b      	mov	r3, r7
 8000f26:	2219      	movs	r2, #25
 8000f28:	491d      	ldr	r1, [pc, #116]	@ (8000fa0 <initializeTalons+0xfc>)
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	f7ff fe14 	bl	8000b58 <TalonFXInit>
 8000f30:	4625      	mov	r5, r4
 8000f32:	463c      	mov	r4, r7
 8000f34:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000f36:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000f38:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000f3c:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
	bucketDrumLeft = TalonFXInit(&hfdcan1, BUCKET_DRUM_LEFT_ID);
 8000f40:	4c1c      	ldr	r4, [pc, #112]	@ (8000fb4 <initializeTalons+0x110>)
 8000f42:	463b      	mov	r3, r7
 8000f44:	223c      	movs	r2, #60	@ 0x3c
 8000f46:	4916      	ldr	r1, [pc, #88]	@ (8000fa0 <initializeTalons+0xfc>)
 8000f48:	4618      	mov	r0, r3
 8000f4a:	f7ff fe05 	bl	8000b58 <TalonFXInit>
 8000f4e:	4625      	mov	r5, r4
 8000f50:	463c      	mov	r4, r7
 8000f52:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000f54:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000f56:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000f5a:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}

	leftActuator = TalonSRXInit(&hfdcan1, LEFT_ACTUATOR_ID);
 8000f5e:	4c16      	ldr	r4, [pc, #88]	@ (8000fb8 <initializeTalons+0x114>)
 8000f60:	463b      	mov	r3, r7
 8000f62:	2200      	movs	r2, #0
 8000f64:	490e      	ldr	r1, [pc, #56]	@ (8000fa0 <initializeTalons+0xfc>)
 8000f66:	4618      	mov	r0, r3
 8000f68:	f7ff fe8c 	bl	8000c84 <TalonSRXInit>
 8000f6c:	4625      	mov	r5, r4
 8000f6e:	463c      	mov	r4, r7
 8000f70:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000f72:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000f74:	6823      	ldr	r3, [r4, #0]
 8000f76:	602b      	str	r3, [r5, #0]
	rightActuator = TalonSRXInit(&hfdcan1, RIGHT_ACTUATOR_ID);
 8000f78:	4c10      	ldr	r4, [pc, #64]	@ (8000fbc <initializeTalons+0x118>)
 8000f7a:	463b      	mov	r3, r7
 8000f7c:	2201      	movs	r2, #1
 8000f7e:	4908      	ldr	r1, [pc, #32]	@ (8000fa0 <initializeTalons+0xfc>)
 8000f80:	4618      	mov	r0, r3
 8000f82:	f7ff fe7f 	bl	8000c84 <TalonSRXInit>
 8000f86:	4625      	mov	r5, r4
 8000f88:	463c      	mov	r4, r7
 8000f8a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000f8c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000f8e:	6823      	ldr	r3, [r4, #0]
 8000f90:	602b      	str	r3, [r5, #0]
}
 8000f92:	bf00      	nop
 8000f94:	3720      	adds	r7, #32
 8000f96:	46bd      	mov	sp, r7
 8000f98:	bdb0      	pop	{r4, r5, r7, pc}
 8000f9a:	bf00      	nop
 8000f9c:	240000ec 	.word	0x240000ec
 8000fa0:	240001d4 	.word	0x240001d4
 8000fa4:	2400010c 	.word	0x2400010c
 8000fa8:	2400012c 	.word	0x2400012c
 8000fac:	2400014c 	.word	0x2400014c
 8000fb0:	2400016c 	.word	0x2400016c
 8000fb4:	2400018c 	.word	0x2400018c
 8000fb8:	240001ac 	.word	0x240001ac
 8000fbc:	240001c0 	.word	0x240001c0

08000fc0 <writeDebug>:

extern UART_HandleTypeDef huart3;


void writeDebug(const char *buffer, uint8_t length)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b082      	sub	sp, #8
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]
 8000fc8:	460b      	mov	r3, r1
 8000fca:	70fb      	strb	r3, [r7, #3]
	HAL_UART_Transmit(&huart3, (uint8_t *) buffer, length, HAL_MAX_DELAY);
 8000fcc:	78fb      	ldrb	r3, [r7, #3]
 8000fce:	b29a      	uxth	r2, r3
 8000fd0:	f04f 33ff 	mov.w	r3, #4294967295
 8000fd4:	6879      	ldr	r1, [r7, #4]
 8000fd6:	4803      	ldr	r0, [pc, #12]	@ (8000fe4 <writeDebug+0x24>)
 8000fd8:	f007 fbdc 	bl	8008794 <HAL_UART_Transmit>
}
 8000fdc:	bf00      	nop
 8000fde:	3708      	adds	r7, #8
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd80      	pop	{r7, pc}
 8000fe4:	240002e0 	.word	0x240002e0

08000fe8 <writeDebugString>:


// print a string to the serial console
void writeDebugString(const char *buffer)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b082      	sub	sp, #8
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]
	writeDebug(buffer, strlen(buffer));
 8000ff0:	6878      	ldr	r0, [r7, #4]
 8000ff2:	f7ff f975 	bl	80002e0 <strlen>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	b2db      	uxtb	r3, r3
 8000ffa:	4619      	mov	r1, r3
 8000ffc:	6878      	ldr	r0, [r7, #4]
 8000ffe:	f7ff ffdf 	bl	8000fc0 <writeDebug>
}
 8001002:	bf00      	nop
 8001004:	3708      	adds	r7, #8
 8001006:	46bd      	mov	sp, r7
 8001008:	bd80      	pop	{r7, pc}

0800100a <sendCANMessage>:
/* Includes ------------------------------------------------------------------*/
#include "fdcan.h"

/* USER CODE BEGIN 0 */
void sendCANMessage(FDCAN_HandleTypeDef *hfdcan, int identifier, uint8_t *message, uint8_t length)
{
 800100a:	b580      	push	{r7, lr}
 800100c:	b08e      	sub	sp, #56	@ 0x38
 800100e:	af00      	add	r7, sp, #0
 8001010:	60f8      	str	r0, [r7, #12]
 8001012:	60b9      	str	r1, [r7, #8]
 8001014:	607a      	str	r2, [r7, #4]
 8001016:	70fb      	strb	r3, [r7, #3]
	  FDCAN_TxHeaderTypeDef hdr;
	  hdr.Identifier = identifier; // CAN Identifier
 8001018:	68bb      	ldr	r3, [r7, #8]
 800101a:	617b      	str	r3, [r7, #20]
	  hdr.IdType = FDCAN_EXTENDED_ID; // Specify that we're using extended CAN IDs
 800101c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001020:	61bb      	str	r3, [r7, #24]
	  hdr.TxFrameType = FDCAN_DATA_FRAME;
 8001022:	2300      	movs	r3, #0
 8001024:	61fb      	str	r3, [r7, #28]
	  hdr.DataLength = length; // Specify length of the data (in bytes)
 8001026:	78fb      	ldrb	r3, [r7, #3]
 8001028:	623b      	str	r3, [r7, #32]
	  hdr.ErrorStateIndicator = FDCAN_ESI_PASSIVE;
 800102a:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800102e:	627b      	str	r3, [r7, #36]	@ 0x24
	  hdr.BitRateSwitch = FDCAN_BRS_OFF;
 8001030:	2300      	movs	r3, #0
 8001032:	62bb      	str	r3, [r7, #40]	@ 0x28
	  hdr.FDFormat = FDCAN_CLASSIC_CAN; // Specify that we're using classic CAN, not CAN FD
 8001034:	2300      	movs	r3, #0
 8001036:	62fb      	str	r3, [r7, #44]	@ 0x2c
	  hdr.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 8001038:	2300      	movs	r3, #0
 800103a:	633b      	str	r3, [r7, #48]	@ 0x30
	  hdr.MessageMarker = 0;
 800103c:	2300      	movs	r3, #0
 800103e:	637b      	str	r3, [r7, #52]	@ 0x34
	  // Adds a CANmessage to the queue to be transferred
	  if (HAL_FDCAN_AddMessageToTxFifoQ(hfdcan, &hdr, (uint8_t *) message) != HAL_OK)
 8001040:	f107 0314 	add.w	r3, r7, #20
 8001044:	687a      	ldr	r2, [r7, #4]
 8001046:	4619      	mov	r1, r3
 8001048:	68f8      	ldr	r0, [r7, #12]
 800104a:	f002 fec8 	bl	8003dde <HAL_FDCAN_AddMessageToTxFifoQ>
 800104e:	4603      	mov	r3, r0
 8001050:	2b00      	cmp	r3, #0
 8001052:	d001      	beq.n	8001058 <sendCANMessage+0x4e>
		Error_Handler();
 8001054:	f000 fb0c 	bl	8001670 <Error_Handler>
}
 8001058:	bf00      	nop
 800105a:	3738      	adds	r7, #56	@ 0x38
 800105c:	46bd      	mov	sp, r7
 800105e:	bd80      	pop	{r7, pc}

08001060 <sendGlobalEnableFrame>:


// send the Global Enable Frame required to enable the Talon motor controllers
void sendGlobalEnableFrame(FDCAN_HandleTypeDef *hfdcan)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b08c      	sub	sp, #48	@ 0x30
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
	  FDCAN_TxHeaderTypeDef hdr;
	  hdr.Identifier = 0x401bf; // Identifier of the global enable frame
 8001068:	4b11      	ldr	r3, [pc, #68]	@ (80010b0 <sendGlobalEnableFrame+0x50>)
 800106a:	60fb      	str	r3, [r7, #12]
	  hdr.IdType = FDCAN_EXTENDED_ID;
 800106c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001070:	613b      	str	r3, [r7, #16]
	  hdr.TxFrameType = FDCAN_DATA_FRAME;
 8001072:	2300      	movs	r3, #0
 8001074:	617b      	str	r3, [r7, #20]
	  hdr.DataLength = FDCAN_DLC_BYTES_2; // Global enable frame is 2 bytes long
 8001076:	2302      	movs	r3, #2
 8001078:	61bb      	str	r3, [r7, #24]
	  hdr.ErrorStateIndicator = FDCAN_ESI_PASSIVE;
 800107a:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800107e:	61fb      	str	r3, [r7, #28]
	  hdr.BitRateSwitch = FDCAN_BRS_OFF;
 8001080:	2300      	movs	r3, #0
 8001082:	623b      	str	r3, [r7, #32]
	  hdr.FDFormat = FDCAN_CLASSIC_CAN;
 8001084:	2300      	movs	r3, #0
 8001086:	627b      	str	r3, [r7, #36]	@ 0x24
	  hdr.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 8001088:	2300      	movs	r3, #0
 800108a:	62bb      	str	r3, [r7, #40]	@ 0x28
	  hdr.MessageMarker = 0;
 800108c:	2300      	movs	r3, #0
 800108e:	62fb      	str	r3, [r7, #44]	@ 0x2c
	  if (HAL_FDCAN_AddMessageToTxFifoQ(hfdcan, &hdr, (uint8_t *) "\x01\x00") != HAL_OK)
 8001090:	f107 030c 	add.w	r3, r7, #12
 8001094:	4a07      	ldr	r2, [pc, #28]	@ (80010b4 <sendGlobalEnableFrame+0x54>)
 8001096:	4619      	mov	r1, r3
 8001098:	6878      	ldr	r0, [r7, #4]
 800109a:	f002 fea0 	bl	8003dde <HAL_FDCAN_AddMessageToTxFifoQ>
 800109e:	4603      	mov	r3, r0
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d001      	beq.n	80010a8 <sendGlobalEnableFrame+0x48>
		Error_Handler();
 80010a4:	f000 fae4 	bl	8001670 <Error_Handler>
}
 80010a8:	bf00      	nop
 80010aa:	3730      	adds	r7, #48	@ 0x30
 80010ac:	46bd      	mov	sp, r7
 80010ae:	bd80      	pop	{r7, pc}
 80010b0:	000401bf 	.word	0x000401bf
 80010b4:	0800e1ec 	.word	0x0800e1ec

080010b8 <MX_FDCAN1_Init>:

FDCAN_HandleTypeDef hfdcan1;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 80010bc:	4b32      	ldr	r3, [pc, #200]	@ (8001188 <MX_FDCAN1_Init+0xd0>)
 80010be:	4a33      	ldr	r2, [pc, #204]	@ (800118c <MX_FDCAN1_Init+0xd4>)
 80010c0:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 80010c2:	4b31      	ldr	r3, [pc, #196]	@ (8001188 <MX_FDCAN1_Init+0xd0>)
 80010c4:	2200      	movs	r2, #0
 80010c6:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 80010c8:	4b2f      	ldr	r3, [pc, #188]	@ (8001188 <MX_FDCAN1_Init+0xd0>)
 80010ca:	2200      	movs	r2, #0
 80010cc:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 80010ce:	4b2e      	ldr	r3, [pc, #184]	@ (8001188 <MX_FDCAN1_Init+0xd0>)
 80010d0:	2200      	movs	r2, #0
 80010d2:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 80010d4:	4b2c      	ldr	r3, [pc, #176]	@ (8001188 <MX_FDCAN1_Init+0xd0>)
 80010d6:	2200      	movs	r2, #0
 80010d8:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 80010da:	4b2b      	ldr	r3, [pc, #172]	@ (8001188 <MX_FDCAN1_Init+0xd0>)
 80010dc:	2200      	movs	r2, #0
 80010de:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 5;
 80010e0:	4b29      	ldr	r3, [pc, #164]	@ (8001188 <MX_FDCAN1_Init+0xd0>)
 80010e2:	2205      	movs	r2, #5
 80010e4:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 80010e6:	4b28      	ldr	r3, [pc, #160]	@ (8001188 <MX_FDCAN1_Init+0xd0>)
 80010e8:	2201      	movs	r2, #1
 80010ea:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 5;
 80010ec:	4b26      	ldr	r3, [pc, #152]	@ (8001188 <MX_FDCAN1_Init+0xd0>)
 80010ee:	2205      	movs	r2, #5
 80010f0:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 80010f2:	4b25      	ldr	r3, [pc, #148]	@ (8001188 <MX_FDCAN1_Init+0xd0>)
 80010f4:	2202      	movs	r2, #2
 80010f6:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 80010f8:	4b23      	ldr	r3, [pc, #140]	@ (8001188 <MX_FDCAN1_Init+0xd0>)
 80010fa:	2201      	movs	r2, #1
 80010fc:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 80010fe:	4b22      	ldr	r3, [pc, #136]	@ (8001188 <MX_FDCAN1_Init+0xd0>)
 8001100:	2201      	movs	r2, #1
 8001102:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8001104:	4b20      	ldr	r3, [pc, #128]	@ (8001188 <MX_FDCAN1_Init+0xd0>)
 8001106:	2201      	movs	r2, #1
 8001108:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 800110a:	4b1f      	ldr	r3, [pc, #124]	@ (8001188 <MX_FDCAN1_Init+0xd0>)
 800110c:	2201      	movs	r2, #1
 800110e:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 8001110:	4b1d      	ldr	r3, [pc, #116]	@ (8001188 <MX_FDCAN1_Init+0xd0>)
 8001112:	2200      	movs	r2, #0
 8001114:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 0;
 8001116:	4b1c      	ldr	r3, [pc, #112]	@ (8001188 <MX_FDCAN1_Init+0xd0>)
 8001118:	2200      	movs	r2, #0
 800111a:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 800111c:	4b1a      	ldr	r3, [pc, #104]	@ (8001188 <MX_FDCAN1_Init+0xd0>)
 800111e:	2200      	movs	r2, #0
 8001120:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 0;
 8001122:	4b19      	ldr	r3, [pc, #100]	@ (8001188 <MX_FDCAN1_Init+0xd0>)
 8001124:	2200      	movs	r2, #0
 8001126:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8001128:	4b17      	ldr	r3, [pc, #92]	@ (8001188 <MX_FDCAN1_Init+0xd0>)
 800112a:	2204      	movs	r2, #4
 800112c:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 800112e:	4b16      	ldr	r3, [pc, #88]	@ (8001188 <MX_FDCAN1_Init+0xd0>)
 8001130:	2200      	movs	r2, #0
 8001132:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8001134:	4b14      	ldr	r3, [pc, #80]	@ (8001188 <MX_FDCAN1_Init+0xd0>)
 8001136:	2204      	movs	r2, #4
 8001138:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 800113a:	4b13      	ldr	r3, [pc, #76]	@ (8001188 <MX_FDCAN1_Init+0xd0>)
 800113c:	2200      	movs	r2, #0
 800113e:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8001140:	4b11      	ldr	r3, [pc, #68]	@ (8001188 <MX_FDCAN1_Init+0xd0>)
 8001142:	2204      	movs	r2, #4
 8001144:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 8001146:	4b10      	ldr	r3, [pc, #64]	@ (8001188 <MX_FDCAN1_Init+0xd0>)
 8001148:	2200      	movs	r2, #0
 800114a:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 800114c:	4b0e      	ldr	r3, [pc, #56]	@ (8001188 <MX_FDCAN1_Init+0xd0>)
 800114e:	2200      	movs	r2, #0
 8001150:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 8;
 8001152:	4b0d      	ldr	r3, [pc, #52]	@ (8001188 <MX_FDCAN1_Init+0xd0>)
 8001154:	2208      	movs	r2, #8
 8001156:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8001158:	4b0b      	ldr	r3, [pc, #44]	@ (8001188 <MX_FDCAN1_Init+0xd0>)
 800115a:	2200      	movs	r2, #0
 800115c:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 800115e:	4b0a      	ldr	r3, [pc, #40]	@ (8001188 <MX_FDCAN1_Init+0xd0>)
 8001160:	2204      	movs	r2, #4
 8001162:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8001164:	4808      	ldr	r0, [pc, #32]	@ (8001188 <MX_FDCAN1_Init+0xd0>)
 8001166:	f002 fc31 	bl	80039cc <HAL_FDCAN_Init>
 800116a:	4603      	mov	r3, r0
 800116c:	2b00      	cmp	r3, #0
 800116e:	d001      	beq.n	8001174 <MX_FDCAN1_Init+0xbc>
  {
    Error_Handler();
 8001170:	f000 fa7e 	bl	8001670 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */
  if (HAL_FDCAN_Start(&hfdcan1) != HAL_OK) {
 8001174:	4804      	ldr	r0, [pc, #16]	@ (8001188 <MX_FDCAN1_Init+0xd0>)
 8001176:	f002 fe07 	bl	8003d88 <HAL_FDCAN_Start>
 800117a:	4603      	mov	r3, r0
 800117c:	2b00      	cmp	r3, #0
 800117e:	d001      	beq.n	8001184 <MX_FDCAN1_Init+0xcc>
  	  Error_Handler();
 8001180:	f000 fa76 	bl	8001670 <Error_Handler>
   }
  /* USER CODE END FDCAN1_Init 2 */

}
 8001184:	bf00      	nop
 8001186:	bd80      	pop	{r7, pc}
 8001188:	240001d4 	.word	0x240001d4
 800118c:	4000a000 	.word	0x4000a000

08001190 <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b0ba      	sub	sp, #232	@ 0xe8
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001198:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800119c:	2200      	movs	r2, #0
 800119e:	601a      	str	r2, [r3, #0]
 80011a0:	605a      	str	r2, [r3, #4]
 80011a2:	609a      	str	r2, [r3, #8]
 80011a4:	60da      	str	r2, [r3, #12]
 80011a6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80011a8:	f107 0310 	add.w	r3, r7, #16
 80011ac:	22c0      	movs	r2, #192	@ 0xc0
 80011ae:	2100      	movs	r1, #0
 80011b0:	4618      	mov	r0, r3
 80011b2:	f00c ff1d 	bl	800dff0 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	4a27      	ldr	r2, [pc, #156]	@ (8001258 <HAL_FDCAN_MspInit+0xc8>)
 80011bc:	4293      	cmp	r3, r2
 80011be:	d146      	bne.n	800124e <HAL_FDCAN_MspInit+0xbe>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80011c0:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80011c4:	f04f 0300 	mov.w	r3, #0
 80011c8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 80011cc:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80011d0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80011d4:	f107 0310 	add.w	r3, r7, #16
 80011d8:	4618      	mov	r0, r3
 80011da:	f004 fac5 	bl	8005768 <HAL_RCCEx_PeriphCLKConfig>
 80011de:	4603      	mov	r3, r0
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d001      	beq.n	80011e8 <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 80011e4:	f000 fa44 	bl	8001670 <Error_Handler>
    }

    /* FDCAN1 clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 80011e8:	4b1c      	ldr	r3, [pc, #112]	@ (800125c <HAL_FDCAN_MspInit+0xcc>)
 80011ea:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80011ee:	4a1b      	ldr	r2, [pc, #108]	@ (800125c <HAL_FDCAN_MspInit+0xcc>)
 80011f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80011f4:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 80011f8:	4b18      	ldr	r3, [pc, #96]	@ (800125c <HAL_FDCAN_MspInit+0xcc>)
 80011fa:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80011fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001202:	60fb      	str	r3, [r7, #12]
 8001204:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001206:	4b15      	ldr	r3, [pc, #84]	@ (800125c <HAL_FDCAN_MspInit+0xcc>)
 8001208:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800120c:	4a13      	ldr	r2, [pc, #76]	@ (800125c <HAL_FDCAN_MspInit+0xcc>)
 800120e:	f043 0308 	orr.w	r3, r3, #8
 8001212:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001216:	4b11      	ldr	r3, [pc, #68]	@ (800125c <HAL_FDCAN_MspInit+0xcc>)
 8001218:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800121c:	f003 0308 	and.w	r3, r3, #8
 8001220:	60bb      	str	r3, [r7, #8]
 8001222:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PD0     ------> FDCAN1_RX
    PD1     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001224:	2303      	movs	r3, #3
 8001226:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800122a:	2302      	movs	r3, #2
 800122c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001230:	2300      	movs	r3, #0
 8001232:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001236:	2300      	movs	r3, #0
 8001238:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 800123c:	2309      	movs	r3, #9
 800123e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001242:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001246:	4619      	mov	r1, r3
 8001248:	4805      	ldr	r0, [pc, #20]	@ (8001260 <HAL_FDCAN_MspInit+0xd0>)
 800124a:	f003 f827 	bl	800429c <HAL_GPIO_Init>

  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }
}
 800124e:	bf00      	nop
 8001250:	37e8      	adds	r7, #232	@ 0xe8
 8001252:	46bd      	mov	sp, r7
 8001254:	bd80      	pop	{r7, pc}
 8001256:	bf00      	nop
 8001258:	4000a000 	.word	0x4000a000
 800125c:	58024400 	.word	0x58024400
 8001260:	58020c00 	.word	0x58020c00

08001264 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001264:	b580      	push	{r7, lr}
 8001266:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of ControlTask */
  ControlTaskHandle = osThreadNew(ControlTaskFunction, NULL, &ControlTask_attributes);
 8001268:	4a0c      	ldr	r2, [pc, #48]	@ (800129c <MX_FREERTOS_Init+0x38>)
 800126a:	2100      	movs	r1, #0
 800126c:	480c      	ldr	r0, [pc, #48]	@ (80012a0 <MX_FREERTOS_Init+0x3c>)
 800126e:	f00a f94f 	bl	800b510 <osThreadNew>
 8001272:	4603      	mov	r3, r0
 8001274:	4a0b      	ldr	r2, [pc, #44]	@ (80012a4 <MX_FREERTOS_Init+0x40>)
 8001276:	6013      	str	r3, [r2, #0]

  /* creation of FeedbackTask */
  FeedbackTaskHandle = osThreadNew(FeedbackTaskFunction, NULL, &FeedbackTask_attributes);
 8001278:	4a0b      	ldr	r2, [pc, #44]	@ (80012a8 <MX_FREERTOS_Init+0x44>)
 800127a:	2100      	movs	r1, #0
 800127c:	480b      	ldr	r0, [pc, #44]	@ (80012ac <MX_FREERTOS_Init+0x48>)
 800127e:	f00a f947 	bl	800b510 <osThreadNew>
 8001282:	4603      	mov	r3, r0
 8001284:	4a0a      	ldr	r2, [pc, #40]	@ (80012b0 <MX_FREERTOS_Init+0x4c>)
 8001286:	6013      	str	r3, [r2, #0]

  /* creation of ADCTask */
  ADCTaskHandle = osThreadNew(ADCTaskFunction, NULL, &ADCTask_attributes);
 8001288:	4a0a      	ldr	r2, [pc, #40]	@ (80012b4 <MX_FREERTOS_Init+0x50>)
 800128a:	2100      	movs	r1, #0
 800128c:	480a      	ldr	r0, [pc, #40]	@ (80012b8 <MX_FREERTOS_Init+0x54>)
 800128e:	f00a f93f 	bl	800b510 <osThreadNew>
 8001292:	4603      	mov	r3, r0
 8001294:	4a09      	ldr	r2, [pc, #36]	@ (80012bc <MX_FREERTOS_Init+0x58>)
 8001296:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8001298:	bf00      	nop
 800129a:	bd80      	pop	{r7, pc}
 800129c:	0800e2dc 	.word	0x0800e2dc
 80012a0:	080012c1 	.word	0x080012c1
 80012a4:	24000274 	.word	0x24000274
 80012a8:	0800e300 	.word	0x0800e300
 80012ac:	080012fd 	.word	0x080012fd
 80012b0:	24000278 	.word	0x24000278
 80012b4:	0800e324 	.word	0x0800e324
 80012b8:	0800130d 	.word	0x0800130d
 80012bc:	2400027c 	.word	0x2400027c

080012c0 <ControlTaskFunction>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_ControlTaskFunction */
void ControlTaskFunction(void *argument)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b082      	sub	sp, #8
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN ControlTaskFunction */
  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_1);
 80012c8:	2102      	movs	r1, #2
 80012ca:	4808      	ldr	r0, [pc, #32]	@ (80012ec <ControlTaskFunction+0x2c>)
 80012cc:	f003 f9af 	bl	800462e <HAL_GPIO_TogglePin>
	  sendGlobalEnableFrame(&hfdcan1);
 80012d0:	4807      	ldr	r0, [pc, #28]	@ (80012f0 <ControlTaskFunction+0x30>)
 80012d2:	f7ff fec5 	bl	8001060 <sendGlobalEnableFrame>
	  sendCANMessage(&hfdcan1, 0x204b540 | 36, (uint8_t *)"\x00\x01\x00\x00\x00\x00\xfe\x0c", 8);
 80012d6:	2308      	movs	r3, #8
 80012d8:	4a06      	ldr	r2, [pc, #24]	@ (80012f4 <ControlTaskFunction+0x34>)
 80012da:	4907      	ldr	r1, [pc, #28]	@ (80012f8 <ControlTaskFunction+0x38>)
 80012dc:	4804      	ldr	r0, [pc, #16]	@ (80012f0 <ControlTaskFunction+0x30>)
 80012de:	f7ff fe94 	bl	800100a <sendCANMessage>
	//directControl(motorValues, enableSync); // send CAN packets to motors to set motor speeds
    osDelay(10);
 80012e2:	200a      	movs	r0, #10
 80012e4:	f00a f9a6 	bl	800b634 <osDelay>
  {
 80012e8:	bf00      	nop
 80012ea:	e7ed      	b.n	80012c8 <ControlTaskFunction+0x8>
 80012ec:	58021000 	.word	0x58021000
 80012f0:	240001d4 	.word	0x240001d4
 80012f4:	0800e214 	.word	0x0800e214
 80012f8:	0204b564 	.word	0x0204b564

080012fc <FeedbackTaskFunction>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_FeedbackTaskFunction */
void FeedbackTaskFunction(void *argument)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b082      	sub	sp, #8
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN FeedbackTaskFunction */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001304:	2001      	movs	r0, #1
 8001306:	f00a f995 	bl	800b634 <osDelay>
 800130a:	e7fb      	b.n	8001304 <FeedbackTaskFunction+0x8>

0800130c <ADCTaskFunction>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_ADCTaskFunction */
void ADCTaskFunction(void *argument)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b082      	sub	sp, #8
 8001310:	af00      	add	r7, sp, #0
 8001312:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN ADCTaskFunction */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001314:	2001      	movs	r0, #1
 8001316:	f00a f98d 	bl	800b634 <osDelay>
 800131a:	e7fb      	b.n	8001314 <ADCTaskFunction+0x8>

0800131c <findStartByte>:
// This function is called upon receiving a motor command packet over UART
#define START_BYTE 255

// Check if start byte exists in motor command packets
int findStartByte(uint8_t *rx_buff, int length)
{
 800131c:	b480      	push	{r7}
 800131e:	b085      	sub	sp, #20
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
 8001324:	6039      	str	r1, [r7, #0]
	for (int i = 0; i < length; i++)
 8001326:	2300      	movs	r3, #0
 8001328:	60fb      	str	r3, [r7, #12]
 800132a:	e00a      	b.n	8001342 <findStartByte+0x26>
	{
		if (rx_buff[i] == START_BYTE)
 800132c:	68fb      	ldr	r3, [r7, #12]
 800132e:	687a      	ldr	r2, [r7, #4]
 8001330:	4413      	add	r3, r2
 8001332:	781b      	ldrb	r3, [r3, #0]
 8001334:	2bff      	cmp	r3, #255	@ 0xff
 8001336:	d101      	bne.n	800133c <findStartByte+0x20>
		{
			return i;
 8001338:	68fb      	ldr	r3, [r7, #12]
 800133a:	e008      	b.n	800134e <findStartByte+0x32>
	for (int i = 0; i < length; i++)
 800133c:	68fb      	ldr	r3, [r7, #12]
 800133e:	3301      	adds	r3, #1
 8001340:	60fb      	str	r3, [r7, #12]
 8001342:	68fa      	ldr	r2, [r7, #12]
 8001344:	683b      	ldr	r3, [r7, #0]
 8001346:	429a      	cmp	r2, r3
 8001348:	dbf0      	blt.n	800132c <findStartByte+0x10>
		}
	}

	return -1;
 800134a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800134e:	4618      	mov	r0, r3
 8001350:	3714      	adds	r7, #20
 8001352:	46bd      	mov	sp, r7
 8001354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001358:	4770      	bx	lr
	...

0800135c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 800135c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800135e:	b087      	sub	sp, #28
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
	if (HAL_UART_Receive_IT(&huart, rx_buff, 16) != HAL_OK)
 8001364:	1d3b      	adds	r3, r7, #4
 8001366:	2210      	movs	r2, #16
 8001368:	492a      	ldr	r1, [pc, #168]	@ (8001414 <HAL_UART_RxCpltCallback+0xb8>)
 800136a:	4618      	mov	r0, r3
 800136c:	f007 fb34 	bl	80089d8 <HAL_UART_Receive_IT>
 8001370:	4603      	mov	r3, r0
 8001372:	2b00      	cmp	r3, #0
 8001374:	d002      	beq.n	800137c <HAL_UART_RxCpltCallback+0x20>
	{
		writeDebugString("ERROR OCCURED DURING UART RX INTERRUPT\r\n");
 8001376:	4828      	ldr	r0, [pc, #160]	@ (8001418 <HAL_UART_RxCpltCallback+0xbc>)
 8001378:	f7ff fe36 	bl	8000fe8 <writeDebugString>
	}

	int startByte = findStartByte(rx_buff, 8);
 800137c:	2108      	movs	r1, #8
 800137e:	4825      	ldr	r0, [pc, #148]	@ (8001414 <HAL_UART_RxCpltCallback+0xb8>)
 8001380:	f7ff ffcc 	bl	800131c <findStartByte>
 8001384:	6178      	str	r0, [r7, #20]
	if (startByte == -1)
 8001386:	697b      	ldr	r3, [r7, #20]
 8001388:	f1b3 3fff 	cmp.w	r3, #4294967295
 800138c:	d03e      	beq.n	800140c <HAL_UART_RxCpltCallback+0xb0>
		return;

	if (startByte == 0 && rx_buff[8] == START_BYTE)
 800138e:	697b      	ldr	r3, [r7, #20]
 8001390:	2b00      	cmp	r3, #0
 8001392:	d106      	bne.n	80013a2 <HAL_UART_RxCpltCallback+0x46>
 8001394:	4b1f      	ldr	r3, [pc, #124]	@ (8001414 <HAL_UART_RxCpltCallback+0xb8>)
 8001396:	7a1b      	ldrb	r3, [r3, #8]
 8001398:	2bff      	cmp	r3, #255	@ 0xff
 800139a:	d102      	bne.n	80013a2 <HAL_UART_RxCpltCallback+0x46>
		startByte += 8;
 800139c:	697b      	ldr	r3, [r7, #20]
 800139e:	3308      	adds	r3, #8
 80013a0:	617b      	str	r3, [r7, #20]

	count = 0;
 80013a2:	4b1e      	ldr	r3, [pc, #120]	@ (800141c <HAL_UART_RxCpltCallback+0xc0>)
 80013a4:	2200      	movs	r2, #0
 80013a6:	601a      	str	r2, [r3, #0]
	motorValues = (SerialPacket) {
		.invalid = 0,
		.header = rx_buff[startByte + 1],
 80013a8:	697b      	ldr	r3, [r7, #20]
 80013aa:	3301      	adds	r3, #1
 80013ac:	4a19      	ldr	r2, [pc, #100]	@ (8001414 <HAL_UART_RxCpltCallback+0xb8>)
 80013ae:	f812 c003 	ldrb.w	ip, [r2, r3]
		.top_left_wheel = rx_buff[startByte + 2],
 80013b2:	697b      	ldr	r3, [r7, #20]
 80013b4:	3302      	adds	r3, #2
 80013b6:	4a17      	ldr	r2, [pc, #92]	@ (8001414 <HAL_UART_RxCpltCallback+0xb8>)
 80013b8:	5cd6      	ldrb	r6, [r2, r3]
		.back_left_wheel = rx_buff[startByte + 3],
 80013ba:	697b      	ldr	r3, [r7, #20]
 80013bc:	3303      	adds	r3, #3
 80013be:	4a15      	ldr	r2, [pc, #84]	@ (8001414 <HAL_UART_RxCpltCallback+0xb8>)
 80013c0:	5cd5      	ldrb	r5, [r2, r3]
		.top_right_wheel  = rx_buff[startByte + 4],
 80013c2:	697b      	ldr	r3, [r7, #20]
 80013c4:	3304      	adds	r3, #4
 80013c6:	4a13      	ldr	r2, [pc, #76]	@ (8001414 <HAL_UART_RxCpltCallback+0xb8>)
 80013c8:	5cd4      	ldrb	r4, [r2, r3]
		.back_right_wheel = rx_buff[startByte + 5],
 80013ca:	697b      	ldr	r3, [r7, #20]
 80013cc:	3305      	adds	r3, #5
 80013ce:	4a11      	ldr	r2, [pc, #68]	@ (8001414 <HAL_UART_RxCpltCallback+0xb8>)
 80013d0:	5cd0      	ldrb	r0, [r2, r3]
		.drum  = rx_buff[startByte + 6],
 80013d2:	697b      	ldr	r3, [r7, #20]
 80013d4:	3306      	adds	r3, #6
 80013d6:	4a0f      	ldr	r2, [pc, #60]	@ (8001414 <HAL_UART_RxCpltCallback+0xb8>)
 80013d8:	5cd1      	ldrb	r1, [r2, r3]
		.actuator  = rx_buff[startByte + 7],
 80013da:	697b      	ldr	r3, [r7, #20]
 80013dc:	3307      	adds	r3, #7
 80013de:	4a0d      	ldr	r2, [pc, #52]	@ (8001414 <HAL_UART_RxCpltCallback+0xb8>)
 80013e0:	5cd2      	ldrb	r2, [r2, r3]
	motorValues = (SerialPacket) {
 80013e2:	4b0f      	ldr	r3, [pc, #60]	@ (8001420 <HAL_UART_RxCpltCallback+0xc4>)
 80013e4:	f04f 0e00 	mov.w	lr, #0
 80013e8:	f883 e000 	strb.w	lr, [r3]
 80013ec:	4b0c      	ldr	r3, [pc, #48]	@ (8001420 <HAL_UART_RxCpltCallback+0xc4>)
 80013ee:	f883 c001 	strb.w	ip, [r3, #1]
 80013f2:	4b0b      	ldr	r3, [pc, #44]	@ (8001420 <HAL_UART_RxCpltCallback+0xc4>)
 80013f4:	709e      	strb	r6, [r3, #2]
 80013f6:	4b0a      	ldr	r3, [pc, #40]	@ (8001420 <HAL_UART_RxCpltCallback+0xc4>)
 80013f8:	70dd      	strb	r5, [r3, #3]
 80013fa:	4b09      	ldr	r3, [pc, #36]	@ (8001420 <HAL_UART_RxCpltCallback+0xc4>)
 80013fc:	711c      	strb	r4, [r3, #4]
 80013fe:	4b08      	ldr	r3, [pc, #32]	@ (8001420 <HAL_UART_RxCpltCallback+0xc4>)
 8001400:	7158      	strb	r0, [r3, #5]
 8001402:	4b07      	ldr	r3, [pc, #28]	@ (8001420 <HAL_UART_RxCpltCallback+0xc4>)
 8001404:	7199      	strb	r1, [r3, #6]
 8001406:	4b06      	ldr	r3, [pc, #24]	@ (8001420 <HAL_UART_RxCpltCallback+0xc4>)
 8001408:	71da      	strb	r2, [r3, #7]
 800140a:	e000      	b.n	800140e <HAL_UART_RxCpltCallback+0xb2>
		return;
 800140c:	bf00      	nop
	};
}
 800140e:	371c      	adds	r7, #28
 8001410:	46bd      	mov	sp, r7
 8001412:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001414:	24000280 	.word	0x24000280
 8001418:	0800e220 	.word	0x0800e220
 800141c:	24000290 	.word	0x24000290
 8001420:	24000008 	.word	0x24000008

08001424 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	b08a      	sub	sp, #40	@ 0x28
 8001428:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800142a:	f107 0314 	add.w	r3, r7, #20
 800142e:	2200      	movs	r2, #0
 8001430:	601a      	str	r2, [r3, #0]
 8001432:	605a      	str	r2, [r3, #4]
 8001434:	609a      	str	r2, [r3, #8]
 8001436:	60da      	str	r2, [r3, #12]
 8001438:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800143a:	4b29      	ldr	r3, [pc, #164]	@ (80014e0 <MX_GPIO_Init+0xbc>)
 800143c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001440:	4a27      	ldr	r2, [pc, #156]	@ (80014e0 <MX_GPIO_Init+0xbc>)
 8001442:	f043 0302 	orr.w	r3, r3, #2
 8001446:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800144a:	4b25      	ldr	r3, [pc, #148]	@ (80014e0 <MX_GPIO_Init+0xbc>)
 800144c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001450:	f003 0302 	and.w	r3, r3, #2
 8001454:	613b      	str	r3, [r7, #16]
 8001456:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001458:	4b21      	ldr	r3, [pc, #132]	@ (80014e0 <MX_GPIO_Init+0xbc>)
 800145a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800145e:	4a20      	ldr	r2, [pc, #128]	@ (80014e0 <MX_GPIO_Init+0xbc>)
 8001460:	f043 0304 	orr.w	r3, r3, #4
 8001464:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001468:	4b1d      	ldr	r3, [pc, #116]	@ (80014e0 <MX_GPIO_Init+0xbc>)
 800146a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800146e:	f003 0304 	and.w	r3, r3, #4
 8001472:	60fb      	str	r3, [r7, #12]
 8001474:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001476:	4b1a      	ldr	r3, [pc, #104]	@ (80014e0 <MX_GPIO_Init+0xbc>)
 8001478:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800147c:	4a18      	ldr	r2, [pc, #96]	@ (80014e0 <MX_GPIO_Init+0xbc>)
 800147e:	f043 0308 	orr.w	r3, r3, #8
 8001482:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001486:	4b16      	ldr	r3, [pc, #88]	@ (80014e0 <MX_GPIO_Init+0xbc>)
 8001488:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800148c:	f003 0308 	and.w	r3, r3, #8
 8001490:	60bb      	str	r3, [r7, #8]
 8001492:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001494:	4b12      	ldr	r3, [pc, #72]	@ (80014e0 <MX_GPIO_Init+0xbc>)
 8001496:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800149a:	4a11      	ldr	r2, [pc, #68]	@ (80014e0 <MX_GPIO_Init+0xbc>)
 800149c:	f043 0310 	orr.w	r3, r3, #16
 80014a0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80014a4:	4b0e      	ldr	r3, [pc, #56]	@ (80014e0 <MX_GPIO_Init+0xbc>)
 80014a6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80014aa:	f003 0310 	and.w	r3, r3, #16
 80014ae:	607b      	str	r3, [r7, #4]
 80014b0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1, GPIO_PIN_RESET);
 80014b2:	2200      	movs	r2, #0
 80014b4:	2102      	movs	r1, #2
 80014b6:	480b      	ldr	r0, [pc, #44]	@ (80014e4 <MX_GPIO_Init+0xc0>)
 80014b8:	f003 f8a0 	bl	80045fc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80014bc:	2302      	movs	r3, #2
 80014be:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014c0:	2301      	movs	r3, #1
 80014c2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014c4:	2300      	movs	r3, #0
 80014c6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014c8:	2300      	movs	r3, #0
 80014ca:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80014cc:	f107 0314 	add.w	r3, r7, #20
 80014d0:	4619      	mov	r1, r3
 80014d2:	4804      	ldr	r0, [pc, #16]	@ (80014e4 <MX_GPIO_Init+0xc0>)
 80014d4:	f002 fee2 	bl	800429c <HAL_GPIO_Init>

}
 80014d8:	bf00      	nop
 80014da:	3728      	adds	r7, #40	@ 0x28
 80014dc:	46bd      	mov	sp, r7
 80014de:	bd80      	pop	{r7, pc}
 80014e0:	58024400 	.word	0x58024400
 80014e4:	58021000 	.word	0x58021000

080014e8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b08a      	sub	sp, #40	@ 0x28
 80014ec:	af00      	add	r7, sp, #0
#endif /* DUAL_CORE_BOOT_SYNC_SEQUENCE */
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80014ee:	f000 fb3d 	bl	8001b6c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80014f2:	f000 f82d 	bl	8001550 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80014f6:	f7ff ff95 	bl	8001424 <MX_GPIO_Init>
  MX_FDCAN1_Init();
 80014fa:	f7ff fddd 	bl	80010b8 <MX_FDCAN1_Init>
  MX_USART3_UART_Init();
 80014fe:	f000 f98b 	bl	8001818 <MX_USART3_UART_Init>
  MX_USART6_UART_Init();
 8001502:	f000 f9d5 	bl	80018b0 <MX_USART6_UART_Init>
  MX_ADC1_Init();
 8001506:	f7ff fbdf 	bl	8000cc8 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  initializeTalons();
 800150a:	f7ff fccb 	bl	8000ea4 <initializeTalons>
  HAL_UART_Receive_IT(&huart6, rx_buff, 16); // receive motor commands from the Jetson
 800150e:	2210      	movs	r2, #16
 8001510:	490b      	ldr	r1, [pc, #44]	@ (8001540 <main+0x58>)
 8001512:	480c      	ldr	r0, [pc, #48]	@ (8001544 <main+0x5c>)
 8001514:	f007 fa60 	bl	80089d8 <HAL_UART_Receive_IT>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 8001518:	f009 ffb0 	bl	800b47c <osKernelInitialize>
  MX_FREERTOS_Init();
 800151c:	f7ff fea2 	bl	8001264 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001520:	f009 ffd0 	bl	800b4c4 <osKernelStart>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	if (count>10)
 8001524:	4b08      	ldr	r3, [pc, #32]	@ (8001548 <main+0x60>)
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	2b0a      	cmp	r3, #10
 800152a:	dd02      	ble.n	8001532 <main+0x4a>
	{
		writeDebugString("Disconnected from Jetson!\r\n");
 800152c:	4807      	ldr	r0, [pc, #28]	@ (800154c <main+0x64>)
 800152e:	f7ff fd5b 	bl	8000fe8 <writeDebugString>
	}
	uint8_t packet[4 + 4 * 9];
	writeToJetson(packet, 4 + 4 * 9);
 8001532:	463b      	mov	r3, r7
 8001534:	2128      	movs	r1, #40	@ 0x28
 8001536:	4618      	mov	r0, r3
 8001538:	f000 f8a0 	bl	800167c <writeToJetson>
  {
 800153c:	e7f2      	b.n	8001524 <main+0x3c>
 800153e:	bf00      	nop
 8001540:	24000280 	.word	0x24000280
 8001544:	24000374 	.word	0x24000374
 8001548:	24000290 	.word	0x24000290
 800154c:	0800e24c 	.word	0x0800e24c

08001550 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b09c      	sub	sp, #112	@ 0x70
 8001554:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001556:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800155a:	224c      	movs	r2, #76	@ 0x4c
 800155c:	2100      	movs	r1, #0
 800155e:	4618      	mov	r0, r3
 8001560:	f00c fd46 	bl	800dff0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001564:	1d3b      	adds	r3, r7, #4
 8001566:	2220      	movs	r2, #32
 8001568:	2100      	movs	r1, #0
 800156a:	4618      	mov	r0, r3
 800156c:	f00c fd40 	bl	800dff0 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8001570:	2004      	movs	r0, #4
 8001572:	f003 f877 	bl	8004664 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001576:	2300      	movs	r3, #0
 8001578:	603b      	str	r3, [r7, #0]
 800157a:	4b32      	ldr	r3, [pc, #200]	@ (8001644 <SystemClock_Config+0xf4>)
 800157c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800157e:	4a31      	ldr	r2, [pc, #196]	@ (8001644 <SystemClock_Config+0xf4>)
 8001580:	f023 0301 	bic.w	r3, r3, #1
 8001584:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8001586:	4b2f      	ldr	r3, [pc, #188]	@ (8001644 <SystemClock_Config+0xf4>)
 8001588:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800158a:	f003 0301 	and.w	r3, r3, #1
 800158e:	603b      	str	r3, [r7, #0]
 8001590:	4b2d      	ldr	r3, [pc, #180]	@ (8001648 <SystemClock_Config+0xf8>)
 8001592:	699b      	ldr	r3, [r3, #24]
 8001594:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001598:	4a2b      	ldr	r2, [pc, #172]	@ (8001648 <SystemClock_Config+0xf8>)
 800159a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800159e:	6193      	str	r3, [r2, #24]
 80015a0:	4b29      	ldr	r3, [pc, #164]	@ (8001648 <SystemClock_Config+0xf8>)
 80015a2:	699b      	ldr	r3, [r3, #24]
 80015a4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80015a8:	603b      	str	r3, [r7, #0]
 80015aa:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80015ac:	bf00      	nop
 80015ae:	4b26      	ldr	r3, [pc, #152]	@ (8001648 <SystemClock_Config+0xf8>)
 80015b0:	699b      	ldr	r3, [r3, #24]
 80015b2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80015b6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80015ba:	d1f8      	bne.n	80015ae <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80015bc:	2302      	movs	r3, #2
 80015be:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 80015c0:	2301      	movs	r3, #1
 80015c2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80015c4:	2340      	movs	r3, #64	@ 0x40
 80015c6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80015c8:	2302      	movs	r3, #2
 80015ca:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80015cc:	2300      	movs	r3, #0
 80015ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80015d0:	2304      	movs	r3, #4
 80015d2:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 15;
 80015d4:	230f      	movs	r3, #15
 80015d6:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80015d8:	2302      	movs	r3, #2
 80015da:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 6;
 80015dc:	2306      	movs	r3, #6
 80015de:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80015e0:	2302      	movs	r3, #2
 80015e2:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80015e4:	230c      	movs	r3, #12
 80015e6:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80015e8:	2300      	movs	r3, #0
 80015ea:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80015ec:	2300      	movs	r3, #0
 80015ee:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015f0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015f4:	4618      	mov	r0, r3
 80015f6:	f003 f88f 	bl	8004718 <HAL_RCC_OscConfig>
 80015fa:	4603      	mov	r3, r0
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d001      	beq.n	8001604 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8001600:	f000 f836 	bl	8001670 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001604:	233f      	movs	r3, #63	@ 0x3f
 8001606:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001608:	2300      	movs	r3, #0
 800160a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800160c:	2300      	movs	r3, #0
 800160e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8001610:	2300      	movs	r3, #0
 8001612:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8001614:	2300      	movs	r3, #0
 8001616:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8001618:	2340      	movs	r3, #64	@ 0x40
 800161a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 800161c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001620:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8001622:	2300      	movs	r3, #0
 8001624:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001626:	1d3b      	adds	r3, r7, #4
 8001628:	2101      	movs	r1, #1
 800162a:	4618      	mov	r0, r3
 800162c:	f003 fcce 	bl	8004fcc <HAL_RCC_ClockConfig>
 8001630:	4603      	mov	r3, r0
 8001632:	2b00      	cmp	r3, #0
 8001634:	d001      	beq.n	800163a <SystemClock_Config+0xea>
  {
    Error_Handler();
 8001636:	f000 f81b 	bl	8001670 <Error_Handler>
  }
}
 800163a:	bf00      	nop
 800163c:	3770      	adds	r7, #112	@ 0x70
 800163e:	46bd      	mov	sp, r7
 8001640:	bd80      	pop	{r7, pc}
 8001642:	bf00      	nop
 8001644:	58000400 	.word	0x58000400
 8001648:	58024800 	.word	0x58024800

0800164c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b082      	sub	sp, #8
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	4a04      	ldr	r2, [pc, #16]	@ (800166c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800165a:	4293      	cmp	r3, r2
 800165c:	d101      	bne.n	8001662 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800165e:	f000 fac1 	bl	8001be4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001662:	bf00      	nop
 8001664:	3708      	adds	r7, #8
 8001666:	46bd      	mov	sp, r7
 8001668:	bd80      	pop	{r7, pc}
 800166a:	bf00      	nop
 800166c:	40001000 	.word	0x40001000

08001670 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001670:	b480      	push	{r7}
 8001672:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001674:	b672      	cpsid	i
}
 8001676:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001678:	bf00      	nop
 800167a:	e7fd      	b.n	8001678 <Error_Handler+0x8>

0800167c <writeToJetson>:
	};
}

// writes a single packet to Jetson on UART 6
void writeToJetson(uint8_t *packet, uint8_t payload_size)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	b082      	sub	sp, #8
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]
 8001684:	460b      	mov	r3, r1
 8001686:	70fb      	strb	r3, [r7, #3]
	HAL_UART_Transmit_IT(&huart6, packet, payload_size);
 8001688:	78fb      	ldrb	r3, [r7, #3]
 800168a:	b29b      	uxth	r3, r3
 800168c:	461a      	mov	r2, r3
 800168e:	6879      	ldr	r1, [r7, #4]
 8001690:	4803      	ldr	r0, [pc, #12]	@ (80016a0 <writeToJetson+0x24>)
 8001692:	f007 f90d 	bl	80088b0 <HAL_UART_Transmit_IT>
}
 8001696:	bf00      	nop
 8001698:	3708      	adds	r7, #8
 800169a:	46bd      	mov	sp, r7
 800169c:	bd80      	pop	{r7, pc}
 800169e:	bf00      	nop
 80016a0:	24000374 	.word	0x24000374

080016a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b082      	sub	sp, #8
 80016a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016aa:	4b0c      	ldr	r3, [pc, #48]	@ (80016dc <HAL_MspInit+0x38>)
 80016ac:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80016b0:	4a0a      	ldr	r2, [pc, #40]	@ (80016dc <HAL_MspInit+0x38>)
 80016b2:	f043 0302 	orr.w	r3, r3, #2
 80016b6:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80016ba:	4b08      	ldr	r3, [pc, #32]	@ (80016dc <HAL_MspInit+0x38>)
 80016bc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80016c0:	f003 0302 	and.w	r3, r3, #2
 80016c4:	607b      	str	r3, [r7, #4]
 80016c6:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80016c8:	2200      	movs	r2, #0
 80016ca:	210f      	movs	r1, #15
 80016cc:	f06f 0001 	mvn.w	r0, #1
 80016d0:	f001 fbf0 	bl	8002eb4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016d4:	bf00      	nop
 80016d6:	3708      	adds	r7, #8
 80016d8:	46bd      	mov	sp, r7
 80016da:	bd80      	pop	{r7, pc}
 80016dc:	58024400 	.word	0x58024400

080016e0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b090      	sub	sp, #64	@ 0x40
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  /*Configure the TIM6 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	2b0f      	cmp	r3, #15
 80016ec:	d827      	bhi.n	800173e <HAL_InitTick+0x5e>
   {
     HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 80016ee:	2200      	movs	r2, #0
 80016f0:	6879      	ldr	r1, [r7, #4]
 80016f2:	2036      	movs	r0, #54	@ 0x36
 80016f4:	f001 fbde 	bl	8002eb4 <HAL_NVIC_SetPriority>

     /* Enable the TIM6 global Interrupt */
     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80016f8:	2036      	movs	r0, #54	@ 0x36
 80016fa:	f001 fbf5 	bl	8002ee8 <HAL_NVIC_EnableIRQ>
     uwTickPrio = TickPriority;
 80016fe:	4a29      	ldr	r2, [pc, #164]	@ (80017a4 <HAL_InitTick+0xc4>)
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001704:	4b28      	ldr	r3, [pc, #160]	@ (80017a8 <HAL_InitTick+0xc8>)
 8001706:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800170a:	4a27      	ldr	r2, [pc, #156]	@ (80017a8 <HAL_InitTick+0xc8>)
 800170c:	f043 0310 	orr.w	r3, r3, #16
 8001710:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001714:	4b24      	ldr	r3, [pc, #144]	@ (80017a8 <HAL_InitTick+0xc8>)
 8001716:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800171a:	f003 0310 	and.w	r3, r3, #16
 800171e:	60fb      	str	r3, [r7, #12]
 8001720:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001722:	f107 0210 	add.w	r2, r7, #16
 8001726:	f107 0314 	add.w	r3, r7, #20
 800172a:	4611      	mov	r1, r2
 800172c:	4618      	mov	r0, r3
 800172e:	f003 ffd9 	bl	80056e4 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001732:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001734:	63bb      	str	r3, [r7, #56]	@ 0x38
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001736:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001738:	2b00      	cmp	r3, #0
 800173a:	d106      	bne.n	800174a <HAL_InitTick+0x6a>
 800173c:	e001      	b.n	8001742 <HAL_InitTick+0x62>
    return HAL_ERROR;
 800173e:	2301      	movs	r3, #1
 8001740:	e02b      	b.n	800179a <HAL_InitTick+0xba>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001742:	f003 ffa3 	bl	800568c <HAL_RCC_GetPCLK1Freq>
 8001746:	63f8      	str	r0, [r7, #60]	@ 0x3c
 8001748:	e004      	b.n	8001754 <HAL_InitTick+0x74>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800174a:	f003 ff9f 	bl	800568c <HAL_RCC_GetPCLK1Freq>
 800174e:	4603      	mov	r3, r0
 8001750:	005b      	lsls	r3, r3, #1
 8001752:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001754:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001756:	4a15      	ldr	r2, [pc, #84]	@ (80017ac <HAL_InitTick+0xcc>)
 8001758:	fba2 2303 	umull	r2, r3, r2, r3
 800175c:	0c9b      	lsrs	r3, r3, #18
 800175e:	3b01      	subs	r3, #1
 8001760:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001762:	4b13      	ldr	r3, [pc, #76]	@ (80017b0 <HAL_InitTick+0xd0>)
 8001764:	4a13      	ldr	r2, [pc, #76]	@ (80017b4 <HAL_InitTick+0xd4>)
 8001766:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001768:	4b11      	ldr	r3, [pc, #68]	@ (80017b0 <HAL_InitTick+0xd0>)
 800176a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800176e:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001770:	4a0f      	ldr	r2, [pc, #60]	@ (80017b0 <HAL_InitTick+0xd0>)
 8001772:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001774:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001776:	4b0e      	ldr	r3, [pc, #56]	@ (80017b0 <HAL_InitTick+0xd0>)
 8001778:	2200      	movs	r2, #0
 800177a:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800177c:	4b0c      	ldr	r3, [pc, #48]	@ (80017b0 <HAL_InitTick+0xd0>)
 800177e:	2200      	movs	r2, #0
 8001780:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8001782:	480b      	ldr	r0, [pc, #44]	@ (80017b0 <HAL_InitTick+0xd0>)
 8001784:	f006 fcee 	bl	8008164 <HAL_TIM_Base_Init>
 8001788:	4603      	mov	r3, r0
 800178a:	2b00      	cmp	r3, #0
 800178c:	d104      	bne.n	8001798 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 800178e:	4808      	ldr	r0, [pc, #32]	@ (80017b0 <HAL_InitTick+0xd0>)
 8001790:	f006 fd4a 	bl	8008228 <HAL_TIM_Base_Start_IT>
 8001794:	4603      	mov	r3, r0
 8001796:	e000      	b.n	800179a <HAL_InitTick+0xba>
  }

  /* Return function status */
  return HAL_ERROR;
 8001798:	2301      	movs	r3, #1
}
 800179a:	4618      	mov	r0, r3
 800179c:	3740      	adds	r7, #64	@ 0x40
 800179e:	46bd      	mov	sp, r7
 80017a0:	bd80      	pop	{r7, pc}
 80017a2:	bf00      	nop
 80017a4:	24000010 	.word	0x24000010
 80017a8:	58024400 	.word	0x58024400
 80017ac:	431bde83 	.word	0x431bde83
 80017b0:	24000294 	.word	0x24000294
 80017b4:	40001000 	.word	0x40001000

080017b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017b8:	b480      	push	{r7}
 80017ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80017bc:	bf00      	nop
 80017be:	e7fd      	b.n	80017bc <NMI_Handler+0x4>

080017c0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80017c0:	b480      	push	{r7}
 80017c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80017c4:	bf00      	nop
 80017c6:	e7fd      	b.n	80017c4 <HardFault_Handler+0x4>

080017c8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80017c8:	b480      	push	{r7}
 80017ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80017cc:	bf00      	nop
 80017ce:	e7fd      	b.n	80017cc <MemManage_Handler+0x4>

080017d0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80017d0:	b480      	push	{r7}
 80017d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80017d4:	bf00      	nop
 80017d6:	e7fd      	b.n	80017d4 <BusFault_Handler+0x4>

080017d8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80017d8:	b480      	push	{r7}
 80017da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80017dc:	bf00      	nop
 80017de:	e7fd      	b.n	80017dc <UsageFault_Handler+0x4>

080017e0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80017e0:	b480      	push	{r7}
 80017e2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80017e4:	bf00      	nop
 80017e6:	46bd      	mov	sp, r7
 80017e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ec:	4770      	bx	lr
	...

080017f0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80017f4:	4802      	ldr	r0, [pc, #8]	@ (8001800 <TIM6_DAC_IRQHandler+0x10>)
 80017f6:	f006 fd8f 	bl	8008318 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80017fa:	bf00      	nop
 80017fc:	bd80      	pop	{r7, pc}
 80017fe:	bf00      	nop
 8001800:	24000294 	.word	0x24000294

08001804 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8001808:	4802      	ldr	r0, [pc, #8]	@ (8001814 <USART6_IRQHandler+0x10>)
 800180a:	f007 f931 	bl	8008a70 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 800180e:	bf00      	nop
 8001810:	bd80      	pop	{r7, pc}
 8001812:	bf00      	nop
 8001814:	24000374 	.word	0x24000374

08001818 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart6;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800181c:	4b22      	ldr	r3, [pc, #136]	@ (80018a8 <MX_USART3_UART_Init+0x90>)
 800181e:	4a23      	ldr	r2, [pc, #140]	@ (80018ac <MX_USART3_UART_Init+0x94>)
 8001820:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001822:	4b21      	ldr	r3, [pc, #132]	@ (80018a8 <MX_USART3_UART_Init+0x90>)
 8001824:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001828:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800182a:	4b1f      	ldr	r3, [pc, #124]	@ (80018a8 <MX_USART3_UART_Init+0x90>)
 800182c:	2200      	movs	r2, #0
 800182e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001830:	4b1d      	ldr	r3, [pc, #116]	@ (80018a8 <MX_USART3_UART_Init+0x90>)
 8001832:	2200      	movs	r2, #0
 8001834:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001836:	4b1c      	ldr	r3, [pc, #112]	@ (80018a8 <MX_USART3_UART_Init+0x90>)
 8001838:	2200      	movs	r2, #0
 800183a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800183c:	4b1a      	ldr	r3, [pc, #104]	@ (80018a8 <MX_USART3_UART_Init+0x90>)
 800183e:	220c      	movs	r2, #12
 8001840:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001842:	4b19      	ldr	r3, [pc, #100]	@ (80018a8 <MX_USART3_UART_Init+0x90>)
 8001844:	2200      	movs	r2, #0
 8001846:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001848:	4b17      	ldr	r3, [pc, #92]	@ (80018a8 <MX_USART3_UART_Init+0x90>)
 800184a:	2200      	movs	r2, #0
 800184c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800184e:	4b16      	ldr	r3, [pc, #88]	@ (80018a8 <MX_USART3_UART_Init+0x90>)
 8001850:	2200      	movs	r2, #0
 8001852:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001854:	4b14      	ldr	r3, [pc, #80]	@ (80018a8 <MX_USART3_UART_Init+0x90>)
 8001856:	2200      	movs	r2, #0
 8001858:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800185a:	4b13      	ldr	r3, [pc, #76]	@ (80018a8 <MX_USART3_UART_Init+0x90>)
 800185c:	2200      	movs	r2, #0
 800185e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001860:	4811      	ldr	r0, [pc, #68]	@ (80018a8 <MX_USART3_UART_Init+0x90>)
 8001862:	f006 ff47 	bl	80086f4 <HAL_UART_Init>
 8001866:	4603      	mov	r3, r0
 8001868:	2b00      	cmp	r3, #0
 800186a:	d001      	beq.n	8001870 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 800186c:	f7ff ff00 	bl	8001670 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001870:	2100      	movs	r1, #0
 8001872:	480d      	ldr	r0, [pc, #52]	@ (80018a8 <MX_USART3_UART_Init+0x90>)
 8001874:	f009 fcf3 	bl	800b25e <HAL_UARTEx_SetTxFifoThreshold>
 8001878:	4603      	mov	r3, r0
 800187a:	2b00      	cmp	r3, #0
 800187c:	d001      	beq.n	8001882 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 800187e:	f7ff fef7 	bl	8001670 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001882:	2100      	movs	r1, #0
 8001884:	4808      	ldr	r0, [pc, #32]	@ (80018a8 <MX_USART3_UART_Init+0x90>)
 8001886:	f009 fd28 	bl	800b2da <HAL_UARTEx_SetRxFifoThreshold>
 800188a:	4603      	mov	r3, r0
 800188c:	2b00      	cmp	r3, #0
 800188e:	d001      	beq.n	8001894 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8001890:	f7ff feee 	bl	8001670 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001894:	4804      	ldr	r0, [pc, #16]	@ (80018a8 <MX_USART3_UART_Init+0x90>)
 8001896:	f009 fca9 	bl	800b1ec <HAL_UARTEx_DisableFifoMode>
 800189a:	4603      	mov	r3, r0
 800189c:	2b00      	cmp	r3, #0
 800189e:	d001      	beq.n	80018a4 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 80018a0:	f7ff fee6 	bl	8001670 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80018a4:	bf00      	nop
 80018a6:	bd80      	pop	{r7, pc}
 80018a8:	240002e0 	.word	0x240002e0
 80018ac:	40004800 	.word	0x40004800

080018b0 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80018b4:	4b22      	ldr	r3, [pc, #136]	@ (8001940 <MX_USART6_UART_Init+0x90>)
 80018b6:	4a23      	ldr	r2, [pc, #140]	@ (8001944 <MX_USART6_UART_Init+0x94>)
 80018b8:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 80018ba:	4b21      	ldr	r3, [pc, #132]	@ (8001940 <MX_USART6_UART_Init+0x90>)
 80018bc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80018c0:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80018c2:	4b1f      	ldr	r3, [pc, #124]	@ (8001940 <MX_USART6_UART_Init+0x90>)
 80018c4:	2200      	movs	r2, #0
 80018c6:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80018c8:	4b1d      	ldr	r3, [pc, #116]	@ (8001940 <MX_USART6_UART_Init+0x90>)
 80018ca:	2200      	movs	r2, #0
 80018cc:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80018ce:	4b1c      	ldr	r3, [pc, #112]	@ (8001940 <MX_USART6_UART_Init+0x90>)
 80018d0:	2200      	movs	r2, #0
 80018d2:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80018d4:	4b1a      	ldr	r3, [pc, #104]	@ (8001940 <MX_USART6_UART_Init+0x90>)
 80018d6:	220c      	movs	r2, #12
 80018d8:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80018da:	4b19      	ldr	r3, [pc, #100]	@ (8001940 <MX_USART6_UART_Init+0x90>)
 80018dc:	2200      	movs	r2, #0
 80018de:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80018e0:	4b17      	ldr	r3, [pc, #92]	@ (8001940 <MX_USART6_UART_Init+0x90>)
 80018e2:	2200      	movs	r2, #0
 80018e4:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80018e6:	4b16      	ldr	r3, [pc, #88]	@ (8001940 <MX_USART6_UART_Init+0x90>)
 80018e8:	2200      	movs	r2, #0
 80018ea:	621a      	str	r2, [r3, #32]
  huart6.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80018ec:	4b14      	ldr	r3, [pc, #80]	@ (8001940 <MX_USART6_UART_Init+0x90>)
 80018ee:	2200      	movs	r2, #0
 80018f0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80018f2:	4b13      	ldr	r3, [pc, #76]	@ (8001940 <MX_USART6_UART_Init+0x90>)
 80018f4:	2200      	movs	r2, #0
 80018f6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80018f8:	4811      	ldr	r0, [pc, #68]	@ (8001940 <MX_USART6_UART_Init+0x90>)
 80018fa:	f006 fefb 	bl	80086f4 <HAL_UART_Init>
 80018fe:	4603      	mov	r3, r0
 8001900:	2b00      	cmp	r3, #0
 8001902:	d001      	beq.n	8001908 <MX_USART6_UART_Init+0x58>
  {
    Error_Handler();
 8001904:	f7ff feb4 	bl	8001670 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart6, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001908:	2100      	movs	r1, #0
 800190a:	480d      	ldr	r0, [pc, #52]	@ (8001940 <MX_USART6_UART_Init+0x90>)
 800190c:	f009 fca7 	bl	800b25e <HAL_UARTEx_SetTxFifoThreshold>
 8001910:	4603      	mov	r3, r0
 8001912:	2b00      	cmp	r3, #0
 8001914:	d001      	beq.n	800191a <MX_USART6_UART_Init+0x6a>
  {
    Error_Handler();
 8001916:	f7ff feab 	bl	8001670 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart6, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800191a:	2100      	movs	r1, #0
 800191c:	4808      	ldr	r0, [pc, #32]	@ (8001940 <MX_USART6_UART_Init+0x90>)
 800191e:	f009 fcdc 	bl	800b2da <HAL_UARTEx_SetRxFifoThreshold>
 8001922:	4603      	mov	r3, r0
 8001924:	2b00      	cmp	r3, #0
 8001926:	d001      	beq.n	800192c <MX_USART6_UART_Init+0x7c>
  {
    Error_Handler();
 8001928:	f7ff fea2 	bl	8001670 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart6) != HAL_OK)
 800192c:	4804      	ldr	r0, [pc, #16]	@ (8001940 <MX_USART6_UART_Init+0x90>)
 800192e:	f009 fc5d 	bl	800b1ec <HAL_UARTEx_DisableFifoMode>
 8001932:	4603      	mov	r3, r0
 8001934:	2b00      	cmp	r3, #0
 8001936:	d001      	beq.n	800193c <MX_USART6_UART_Init+0x8c>
  {
    Error_Handler();
 8001938:	f7ff fe9a 	bl	8001670 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800193c:	bf00      	nop
 800193e:	bd80      	pop	{r7, pc}
 8001940:	24000374 	.word	0x24000374
 8001944:	40011400 	.word	0x40011400

08001948 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b0bc      	sub	sp, #240	@ 0xf0
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001950:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001954:	2200      	movs	r2, #0
 8001956:	601a      	str	r2, [r3, #0]
 8001958:	605a      	str	r2, [r3, #4]
 800195a:	609a      	str	r2, [r3, #8]
 800195c:	60da      	str	r2, [r3, #12]
 800195e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001960:	f107 0318 	add.w	r3, r7, #24
 8001964:	22c0      	movs	r2, #192	@ 0xc0
 8001966:	2100      	movs	r1, #0
 8001968:	4618      	mov	r0, r3
 800196a:	f00c fb41 	bl	800dff0 <memset>
  if(uartHandle->Instance==USART3)
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	4a51      	ldr	r2, [pc, #324]	@ (8001ab8 <HAL_UART_MspInit+0x170>)
 8001974:	4293      	cmp	r3, r2
 8001976:	d147      	bne.n	8001a08 <HAL_UART_MspInit+0xc0>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001978:	f04f 0202 	mov.w	r2, #2
 800197c:	f04f 0300 	mov.w	r3, #0
 8001980:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001984:	2300      	movs	r3, #0
 8001986:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800198a:	f107 0318 	add.w	r3, r7, #24
 800198e:	4618      	mov	r0, r3
 8001990:	f003 feea 	bl	8005768 <HAL_RCCEx_PeriphCLKConfig>
 8001994:	4603      	mov	r3, r0
 8001996:	2b00      	cmp	r3, #0
 8001998:	d001      	beq.n	800199e <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 800199a:	f7ff fe69 	bl	8001670 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800199e:	4b47      	ldr	r3, [pc, #284]	@ (8001abc <HAL_UART_MspInit+0x174>)
 80019a0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80019a4:	4a45      	ldr	r2, [pc, #276]	@ (8001abc <HAL_UART_MspInit+0x174>)
 80019a6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80019aa:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80019ae:	4b43      	ldr	r3, [pc, #268]	@ (8001abc <HAL_UART_MspInit+0x174>)
 80019b0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80019b4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80019b8:	617b      	str	r3, [r7, #20]
 80019ba:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019bc:	4b3f      	ldr	r3, [pc, #252]	@ (8001abc <HAL_UART_MspInit+0x174>)
 80019be:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80019c2:	4a3e      	ldr	r2, [pc, #248]	@ (8001abc <HAL_UART_MspInit+0x174>)
 80019c4:	f043 0302 	orr.w	r3, r3, #2
 80019c8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80019cc:	4b3b      	ldr	r3, [pc, #236]	@ (8001abc <HAL_UART_MspInit+0x174>)
 80019ce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80019d2:	f003 0302 	and.w	r3, r3, #2
 80019d6:	613b      	str	r3, [r7, #16]
 80019d8:	693b      	ldr	r3, [r7, #16]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80019da:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80019de:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019e2:	2302      	movs	r3, #2
 80019e4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019e8:	2300      	movs	r3, #0
 80019ea:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019ee:	2300      	movs	r3, #0
 80019f0:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80019f4:	2307      	movs	r3, #7
 80019f6:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019fa:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80019fe:	4619      	mov	r1, r3
 8001a00:	482f      	ldr	r0, [pc, #188]	@ (8001ac0 <HAL_UART_MspInit+0x178>)
 8001a02:	f002 fc4b 	bl	800429c <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8001a06:	e052      	b.n	8001aae <HAL_UART_MspInit+0x166>
  else if(uartHandle->Instance==USART6)
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	4a2d      	ldr	r2, [pc, #180]	@ (8001ac4 <HAL_UART_MspInit+0x17c>)
 8001a0e:	4293      	cmp	r3, r2
 8001a10:	d14d      	bne.n	8001aae <HAL_UART_MspInit+0x166>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 8001a12:	f04f 0201 	mov.w	r2, #1
 8001a16:	f04f 0300 	mov.w	r3, #0
 8001a1a:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 8001a1e:	2300      	movs	r3, #0
 8001a20:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001a24:	f107 0318 	add.w	r3, r7, #24
 8001a28:	4618      	mov	r0, r3
 8001a2a:	f003 fe9d 	bl	8005768 <HAL_RCCEx_PeriphCLKConfig>
 8001a2e:	4603      	mov	r3, r0
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d001      	beq.n	8001a38 <HAL_UART_MspInit+0xf0>
      Error_Handler();
 8001a34:	f7ff fe1c 	bl	8001670 <Error_Handler>
    __HAL_RCC_USART6_CLK_ENABLE();
 8001a38:	4b20      	ldr	r3, [pc, #128]	@ (8001abc <HAL_UART_MspInit+0x174>)
 8001a3a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001a3e:	4a1f      	ldr	r2, [pc, #124]	@ (8001abc <HAL_UART_MspInit+0x174>)
 8001a40:	f043 0320 	orr.w	r3, r3, #32
 8001a44:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001a48:	4b1c      	ldr	r3, [pc, #112]	@ (8001abc <HAL_UART_MspInit+0x174>)
 8001a4a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001a4e:	f003 0320 	and.w	r3, r3, #32
 8001a52:	60fb      	str	r3, [r7, #12]
 8001a54:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a56:	4b19      	ldr	r3, [pc, #100]	@ (8001abc <HAL_UART_MspInit+0x174>)
 8001a58:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a5c:	4a17      	ldr	r2, [pc, #92]	@ (8001abc <HAL_UART_MspInit+0x174>)
 8001a5e:	f043 0304 	orr.w	r3, r3, #4
 8001a62:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001a66:	4b15      	ldr	r3, [pc, #84]	@ (8001abc <HAL_UART_MspInit+0x174>)
 8001a68:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a6c:	f003 0304 	and.w	r3, r3, #4
 8001a70:	60bb      	str	r3, [r7, #8]
 8001a72:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001a74:	23c0      	movs	r3, #192	@ 0xc0
 8001a76:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a7a:	2302      	movs	r3, #2
 8001a7c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a80:	2300      	movs	r3, #0
 8001a82:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a86:	2300      	movs	r3, #0
 8001a88:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART6;
 8001a8c:	2307      	movs	r3, #7
 8001a8e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a92:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001a96:	4619      	mov	r1, r3
 8001a98:	480b      	ldr	r0, [pc, #44]	@ (8001ac8 <HAL_UART_MspInit+0x180>)
 8001a9a:	f002 fbff 	bl	800429c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 5, 0);
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	2105      	movs	r1, #5
 8001aa2:	2047      	movs	r0, #71	@ 0x47
 8001aa4:	f001 fa06 	bl	8002eb4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8001aa8:	2047      	movs	r0, #71	@ 0x47
 8001aaa:	f001 fa1d 	bl	8002ee8 <HAL_NVIC_EnableIRQ>
}
 8001aae:	bf00      	nop
 8001ab0:	37f0      	adds	r7, #240	@ 0xf0
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	bd80      	pop	{r7, pc}
 8001ab6:	bf00      	nop
 8001ab8:	40004800 	.word	0x40004800
 8001abc:	58024400 	.word	0x58024400
 8001ac0:	58020400 	.word	0x58020400
 8001ac4:	40011400 	.word	0x40011400
 8001ac8:	58020800 	.word	0x58020800

08001acc <floatToByteArray>:
 */
#include "util.h"

// convert a float to an array of 4 bytes
void floatToByteArray(float f, char *arr)
{
 8001acc:	b480      	push	{r7}
 8001ace:	b085      	sub	sp, #20
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	ed87 0a01 	vstr	s0, [r7, #4]
 8001ad6:	6038      	str	r0, [r7, #0]
    unsigned int asInt = *((int*) &f);
 8001ad8:	1d3b      	adds	r3, r7, #4
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	60bb      	str	r3, [r7, #8]

    for (int i = 0; i < 4; i++)
 8001ade:	2300      	movs	r3, #0
 8001ae0:	60fb      	str	r3, [r7, #12]
 8001ae2:	e00c      	b.n	8001afe <floatToByteArray+0x32>
        arr[i] = (asInt >> 8 * i) & 0xFF;
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	00db      	lsls	r3, r3, #3
 8001ae8:	68ba      	ldr	r2, [r7, #8]
 8001aea:	fa22 f103 	lsr.w	r1, r2, r3
 8001aee:	68fb      	ldr	r3, [r7, #12]
 8001af0:	683a      	ldr	r2, [r7, #0]
 8001af2:	4413      	add	r3, r2
 8001af4:	b2ca      	uxtb	r2, r1
 8001af6:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 4; i++)
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	3301      	adds	r3, #1
 8001afc:	60fb      	str	r3, [r7, #12]
 8001afe:	68fb      	ldr	r3, [r7, #12]
 8001b00:	2b03      	cmp	r3, #3
 8001b02:	ddef      	ble.n	8001ae4 <floatToByteArray+0x18>
}
 8001b04:	bf00      	nop
 8001b06:	bf00      	nop
 8001b08:	3714      	adds	r7, #20
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b10:	4770      	bx	lr
	...

08001b14 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001b14:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8001b50 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8001b18:	f7fe fe2e 	bl	8000778 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001b1c:	f7fe fd7e 	bl	800061c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001b20:	480c      	ldr	r0, [pc, #48]	@ (8001b54 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001b22:	490d      	ldr	r1, [pc, #52]	@ (8001b58 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001b24:	4a0d      	ldr	r2, [pc, #52]	@ (8001b5c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001b26:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b28:	e002      	b.n	8001b30 <LoopCopyDataInit>

08001b2a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b2a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b2c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b2e:	3304      	adds	r3, #4

08001b30 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b30:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b32:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b34:	d3f9      	bcc.n	8001b2a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b36:	4a0a      	ldr	r2, [pc, #40]	@ (8001b60 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001b38:	4c0a      	ldr	r4, [pc, #40]	@ (8001b64 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001b3a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b3c:	e001      	b.n	8001b42 <LoopFillZerobss>

08001b3e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b3e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b40:	3204      	adds	r2, #4

08001b42 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b42:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b44:	d3fb      	bcc.n	8001b3e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001b46:	f00c fab9 	bl	800e0bc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001b4a:	f7ff fccd 	bl	80014e8 <main>
  bx  lr
 8001b4e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001b50:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001b54:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001b58:	2400006c 	.word	0x2400006c
  ldr r2, =_sidata
 8001b5c:	0800e390 	.word	0x0800e390
  ldr r2, =_sbss
 8001b60:	2400006c 	.word	0x2400006c
  ldr r4, =_ebss
 8001b64:	24004f34 	.word	0x24004f34

08001b68 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001b68:	e7fe      	b.n	8001b68 <ADC3_IRQHandler>
	...

08001b6c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b082      	sub	sp, #8
 8001b70:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b72:	2003      	movs	r0, #3
 8001b74:	f001 f993 	bl	8002e9e <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001b78:	f003 fbde 	bl	8005338 <HAL_RCC_GetSysClockFreq>
 8001b7c:	4602      	mov	r2, r0
 8001b7e:	4b15      	ldr	r3, [pc, #84]	@ (8001bd4 <HAL_Init+0x68>)
 8001b80:	699b      	ldr	r3, [r3, #24]
 8001b82:	0a1b      	lsrs	r3, r3, #8
 8001b84:	f003 030f 	and.w	r3, r3, #15
 8001b88:	4913      	ldr	r1, [pc, #76]	@ (8001bd8 <HAL_Init+0x6c>)
 8001b8a:	5ccb      	ldrb	r3, [r1, r3]
 8001b8c:	f003 031f 	and.w	r3, r3, #31
 8001b90:	fa22 f303 	lsr.w	r3, r2, r3
 8001b94:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001b96:	4b0f      	ldr	r3, [pc, #60]	@ (8001bd4 <HAL_Init+0x68>)
 8001b98:	699b      	ldr	r3, [r3, #24]
 8001b9a:	f003 030f 	and.w	r3, r3, #15
 8001b9e:	4a0e      	ldr	r2, [pc, #56]	@ (8001bd8 <HAL_Init+0x6c>)
 8001ba0:	5cd3      	ldrb	r3, [r2, r3]
 8001ba2:	f003 031f 	and.w	r3, r3, #31
 8001ba6:	687a      	ldr	r2, [r7, #4]
 8001ba8:	fa22 f303 	lsr.w	r3, r2, r3
 8001bac:	4a0b      	ldr	r2, [pc, #44]	@ (8001bdc <HAL_Init+0x70>)
 8001bae:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001bb0:	4a0b      	ldr	r2, [pc, #44]	@ (8001be0 <HAL_Init+0x74>)
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001bb6:	200f      	movs	r0, #15
 8001bb8:	f7ff fd92 	bl	80016e0 <HAL_InitTick>
 8001bbc:	4603      	mov	r3, r0
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d001      	beq.n	8001bc6 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001bc2:	2301      	movs	r3, #1
 8001bc4:	e002      	b.n	8001bcc <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001bc6:	f7ff fd6d 	bl	80016a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001bca:	2300      	movs	r3, #0
}
 8001bcc:	4618      	mov	r0, r3
 8001bce:	3708      	adds	r7, #8
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	bd80      	pop	{r7, pc}
 8001bd4:	58024400 	.word	0x58024400
 8001bd8:	0800e2cc 	.word	0x0800e2cc
 8001bdc:	24000004 	.word	0x24000004
 8001be0:	24000000 	.word	0x24000000

08001be4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001be4:	b480      	push	{r7}
 8001be6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001be8:	4b06      	ldr	r3, [pc, #24]	@ (8001c04 <HAL_IncTick+0x20>)
 8001bea:	781b      	ldrb	r3, [r3, #0]
 8001bec:	461a      	mov	r2, r3
 8001bee:	4b06      	ldr	r3, [pc, #24]	@ (8001c08 <HAL_IncTick+0x24>)
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	4413      	add	r3, r2
 8001bf4:	4a04      	ldr	r2, [pc, #16]	@ (8001c08 <HAL_IncTick+0x24>)
 8001bf6:	6013      	str	r3, [r2, #0]
}
 8001bf8:	bf00      	nop
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c00:	4770      	bx	lr
 8001c02:	bf00      	nop
 8001c04:	24000014 	.word	0x24000014
 8001c08:	24000408 	.word	0x24000408

08001c0c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	af00      	add	r7, sp, #0
  return uwTick;
 8001c10:	4b03      	ldr	r3, [pc, #12]	@ (8001c20 <HAL_GetTick+0x14>)
 8001c12:	681b      	ldr	r3, [r3, #0]
}
 8001c14:	4618      	mov	r0, r3
 8001c16:	46bd      	mov	sp, r7
 8001c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1c:	4770      	bx	lr
 8001c1e:	bf00      	nop
 8001c20:	24000408 	.word	0x24000408

08001c24 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	b084      	sub	sp, #16
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c2c:	f7ff ffee 	bl	8001c0c <HAL_GetTick>
 8001c30:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c3c:	d005      	beq.n	8001c4a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001c3e:	4b0a      	ldr	r3, [pc, #40]	@ (8001c68 <HAL_Delay+0x44>)
 8001c40:	781b      	ldrb	r3, [r3, #0]
 8001c42:	461a      	mov	r2, r3
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	4413      	add	r3, r2
 8001c48:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001c4a:	bf00      	nop
 8001c4c:	f7ff ffde 	bl	8001c0c <HAL_GetTick>
 8001c50:	4602      	mov	r2, r0
 8001c52:	68bb      	ldr	r3, [r7, #8]
 8001c54:	1ad3      	subs	r3, r2, r3
 8001c56:	68fa      	ldr	r2, [r7, #12]
 8001c58:	429a      	cmp	r2, r3
 8001c5a:	d8f7      	bhi.n	8001c4c <HAL_Delay+0x28>
  {
  }
}
 8001c5c:	bf00      	nop
 8001c5e:	bf00      	nop
 8001c60:	3710      	adds	r7, #16
 8001c62:	46bd      	mov	sp, r7
 8001c64:	bd80      	pop	{r7, pc}
 8001c66:	bf00      	nop
 8001c68:	24000014 	.word	0x24000014

08001c6c <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001c70:	4b03      	ldr	r3, [pc, #12]	@ (8001c80 <HAL_GetREVID+0x14>)
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	0c1b      	lsrs	r3, r3, #16
}
 8001c76:	4618      	mov	r0, r3
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7e:	4770      	bx	lr
 8001c80:	5c001000 	.word	0x5c001000

08001c84 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001c84:	b480      	push	{r7}
 8001c86:	b083      	sub	sp, #12
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
 8001c8c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	689b      	ldr	r3, [r3, #8]
 8001c92:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001c96:	683b      	ldr	r3, [r7, #0]
 8001c98:	431a      	orrs	r2, r3
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	609a      	str	r2, [r3, #8]
}
 8001c9e:	bf00      	nop
 8001ca0:	370c      	adds	r7, #12
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca8:	4770      	bx	lr

08001caa <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001caa:	b480      	push	{r7}
 8001cac:	b083      	sub	sp, #12
 8001cae:	af00      	add	r7, sp, #0
 8001cb0:	6078      	str	r0, [r7, #4]
 8001cb2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	689b      	ldr	r3, [r3, #8]
 8001cb8:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001cbc:	683b      	ldr	r3, [r7, #0]
 8001cbe:	431a      	orrs	r2, r3
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	609a      	str	r2, [r3, #8]
}
 8001cc4:	bf00      	nop
 8001cc6:	370c      	adds	r7, #12
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cce:	4770      	bx	lr

08001cd0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	b083      	sub	sp, #12
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	689b      	ldr	r3, [r3, #8]
 8001cdc:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	370c      	adds	r7, #12
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cea:	4770      	bx	lr

08001cec <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8001cec:	b480      	push	{r7}
 8001cee:	b087      	sub	sp, #28
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]
 8001cf4:	6039      	str	r1, [r7, #0]
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 8001cf6:	683b      	ldr	r3, [r7, #0]
 8001cf8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d107      	bne.n	8001d10 <LL_ADC_SetChannelPreselection+0x24>
 8001d00:	683b      	ldr	r3, [r7, #0]
 8001d02:	0e9b      	lsrs	r3, r3, #26
 8001d04:	f003 031f 	and.w	r3, r3, #31
 8001d08:	2201      	movs	r2, #1
 8001d0a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d0e:	e015      	b.n	8001d3c <LL_ADC_SetChannelPreselection+0x50>
 8001d10:	683b      	ldr	r3, [r7, #0]
 8001d12:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d14:	693b      	ldr	r3, [r7, #16]
 8001d16:	fa93 f3a3 	rbit	r3, r3
 8001d1a:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001d20:	697b      	ldr	r3, [r7, #20]
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d101      	bne.n	8001d2a <LL_ADC_SetChannelPreselection+0x3e>
  {
    return 32U;
 8001d26:	2320      	movs	r3, #32
 8001d28:	e003      	b.n	8001d32 <LL_ADC_SetChannelPreselection+0x46>
  }
  return __builtin_clz(value);
 8001d2a:	697b      	ldr	r3, [r7, #20]
 8001d2c:	fab3 f383 	clz	r3, r3
 8001d30:	b2db      	uxtb	r3, r3
 8001d32:	f003 031f 	and.w	r3, r3, #31
 8001d36:	2201      	movs	r2, #1
 8001d38:	fa02 f303 	lsl.w	r3, r2, r3
 8001d3c:	687a      	ldr	r2, [r7, #4]
 8001d3e:	69d2      	ldr	r2, [r2, #28]
 8001d40:	431a      	orrs	r2, r3
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	61da      	str	r2, [r3, #28]
#endif /* ADC_VER_V5_V90 */
}
 8001d46:	bf00      	nop
 8001d48:	371c      	adds	r7, #28
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d50:	4770      	bx	lr

08001d52 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001d52:	b480      	push	{r7}
 8001d54:	b087      	sub	sp, #28
 8001d56:	af00      	add	r7, sp, #0
 8001d58:	60f8      	str	r0, [r7, #12]
 8001d5a:	60b9      	str	r1, [r7, #8]
 8001d5c:	607a      	str	r2, [r7, #4]
 8001d5e:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	3360      	adds	r3, #96	@ 0x60
 8001d64:	461a      	mov	r2, r3
 8001d66:	68bb      	ldr	r3, [r7, #8]
 8001d68:	009b      	lsls	r3, r3, #2
 8001d6a:	4413      	add	r3, r2
 8001d6c:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 8001d6e:	697b      	ldr	r3, [r7, #20]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 8001d7c:	683b      	ldr	r3, [r7, #0]
 8001d7e:	430b      	orrs	r3, r1
 8001d80:	431a      	orrs	r2, r3
 8001d82:	697b      	ldr	r3, [r7, #20]
 8001d84:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8001d86:	bf00      	nop
 8001d88:	371c      	adds	r7, #28
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d90:	4770      	bx	lr

08001d92 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8001d92:	b480      	push	{r7}
 8001d94:	b085      	sub	sp, #20
 8001d96:	af00      	add	r7, sp, #0
 8001d98:	60f8      	str	r0, [r7, #12]
 8001d9a:	60b9      	str	r1, [r7, #8]
 8001d9c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	691b      	ldr	r3, [r3, #16]
 8001da2:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 8001da6:	68bb      	ldr	r3, [r7, #8]
 8001da8:	f003 031f 	and.w	r3, r3, #31
 8001dac:	6879      	ldr	r1, [r7, #4]
 8001dae:	fa01 f303 	lsl.w	r3, r1, r3
 8001db2:	431a      	orrs	r2, r3
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	611a      	str	r2, [r3, #16]
}
 8001db8:	bf00      	nop
 8001dba:	3714      	adds	r7, #20
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc2:	4770      	bx	lr

08001dc4 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8001dc4:	b480      	push	{r7}
 8001dc6:	b087      	sub	sp, #28
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	60f8      	str	r0, [r7, #12]
 8001dcc:	60b9      	str	r1, [r7, #8]
 8001dce:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	3360      	adds	r3, #96	@ 0x60
 8001dd4:	461a      	mov	r2, r3
 8001dd6:	68bb      	ldr	r3, [r7, #8]
 8001dd8:	009b      	lsls	r3, r3, #2
 8001dda:	4413      	add	r3, r2
 8001ddc:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8001dde:	697b      	ldr	r3, [r7, #20]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	431a      	orrs	r2, r3
 8001dea:	697b      	ldr	r3, [r7, #20]
 8001dec:	601a      	str	r2, [r3, #0]
  }
}
 8001dee:	bf00      	nop
 8001df0:	371c      	adds	r7, #28
 8001df2:	46bd      	mov	sp, r7
 8001df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df8:	4770      	bx	lr

08001dfa <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001dfa:	b480      	push	{r7}
 8001dfc:	b087      	sub	sp, #28
 8001dfe:	af00      	add	r7, sp, #0
 8001e00:	60f8      	str	r0, [r7, #12]
 8001e02:	60b9      	str	r1, [r7, #8]
 8001e04:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	3330      	adds	r3, #48	@ 0x30
 8001e0a:	461a      	mov	r2, r3
 8001e0c:	68bb      	ldr	r3, [r7, #8]
 8001e0e:	0a1b      	lsrs	r3, r3, #8
 8001e10:	009b      	lsls	r3, r3, #2
 8001e12:	f003 030c 	and.w	r3, r3, #12
 8001e16:	4413      	add	r3, r2
 8001e18:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001e1a:	697b      	ldr	r3, [r7, #20]
 8001e1c:	681a      	ldr	r2, [r3, #0]
 8001e1e:	68bb      	ldr	r3, [r7, #8]
 8001e20:	f003 031f 	and.w	r3, r3, #31
 8001e24:	211f      	movs	r1, #31
 8001e26:	fa01 f303 	lsl.w	r3, r1, r3
 8001e2a:	43db      	mvns	r3, r3
 8001e2c:	401a      	ands	r2, r3
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	0e9b      	lsrs	r3, r3, #26
 8001e32:	f003 011f 	and.w	r1, r3, #31
 8001e36:	68bb      	ldr	r3, [r7, #8]
 8001e38:	f003 031f 	and.w	r3, r3, #31
 8001e3c:	fa01 f303 	lsl.w	r3, r1, r3
 8001e40:	431a      	orrs	r2, r3
 8001e42:	697b      	ldr	r3, [r7, #20]
 8001e44:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001e46:	bf00      	nop
 8001e48:	371c      	adds	r7, #28
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e50:	4770      	bx	lr

08001e52 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001e52:	b480      	push	{r7}
 8001e54:	b087      	sub	sp, #28
 8001e56:	af00      	add	r7, sp, #0
 8001e58:	60f8      	str	r0, [r7, #12]
 8001e5a:	60b9      	str	r1, [r7, #8]
 8001e5c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	3314      	adds	r3, #20
 8001e62:	461a      	mov	r2, r3
 8001e64:	68bb      	ldr	r3, [r7, #8]
 8001e66:	0e5b      	lsrs	r3, r3, #25
 8001e68:	009b      	lsls	r3, r3, #2
 8001e6a:	f003 0304 	and.w	r3, r3, #4
 8001e6e:	4413      	add	r3, r2
 8001e70:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001e72:	697b      	ldr	r3, [r7, #20]
 8001e74:	681a      	ldr	r2, [r3, #0]
 8001e76:	68bb      	ldr	r3, [r7, #8]
 8001e78:	0d1b      	lsrs	r3, r3, #20
 8001e7a:	f003 031f 	and.w	r3, r3, #31
 8001e7e:	2107      	movs	r1, #7
 8001e80:	fa01 f303 	lsl.w	r3, r1, r3
 8001e84:	43db      	mvns	r3, r3
 8001e86:	401a      	ands	r2, r3
 8001e88:	68bb      	ldr	r3, [r7, #8]
 8001e8a:	0d1b      	lsrs	r3, r3, #20
 8001e8c:	f003 031f 	and.w	r3, r3, #31
 8001e90:	6879      	ldr	r1, [r7, #4]
 8001e92:	fa01 f303 	lsl.w	r3, r1, r3
 8001e96:	431a      	orrs	r2, r3
 8001e98:	697b      	ldr	r3, [r7, #20]
 8001e9a:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001e9c:	bf00      	nop
 8001e9e:	371c      	adds	r7, #28
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea6:	4770      	bx	lr

08001ea8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	b085      	sub	sp, #20
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	60f8      	str	r0, [r7, #12]
 8001eb0:	60b9      	str	r1, [r7, #8]
 8001eb2:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8001eba:	68bb      	ldr	r3, [r7, #8]
 8001ebc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001ec0:	43db      	mvns	r3, r3
 8001ec2:	401a      	ands	r2, r3
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	f003 0318 	and.w	r3, r3, #24
 8001eca:	4908      	ldr	r1, [pc, #32]	@ (8001eec <LL_ADC_SetChannelSingleDiff+0x44>)
 8001ecc:	40d9      	lsrs	r1, r3
 8001ece:	68bb      	ldr	r3, [r7, #8]
 8001ed0:	400b      	ands	r3, r1
 8001ed2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001ed6:	431a      	orrs	r2, r3
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 8001ede:	bf00      	nop
 8001ee0:	3714      	adds	r7, #20
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee8:	4770      	bx	lr
 8001eea:	bf00      	nop
 8001eec:	000fffff 	.word	0x000fffff

08001ef0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	b083      	sub	sp, #12
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	689a      	ldr	r2, [r3, #8]
 8001efc:	4b04      	ldr	r3, [pc, #16]	@ (8001f10 <LL_ADC_DisableDeepPowerDown+0x20>)
 8001efe:	4013      	ands	r3, r2
 8001f00:	687a      	ldr	r2, [r7, #4]
 8001f02:	6093      	str	r3, [r2, #8]
}
 8001f04:	bf00      	nop
 8001f06:	370c      	adds	r7, #12
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0e:	4770      	bx	lr
 8001f10:	5fffffc0 	.word	0x5fffffc0

08001f14 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001f14:	b480      	push	{r7}
 8001f16:	b083      	sub	sp, #12
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	689b      	ldr	r3, [r3, #8]
 8001f20:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001f24:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001f28:	d101      	bne.n	8001f2e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001f2a:	2301      	movs	r3, #1
 8001f2c:	e000      	b.n	8001f30 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001f2e:	2300      	movs	r3, #0
}
 8001f30:	4618      	mov	r0, r3
 8001f32:	370c      	adds	r7, #12
 8001f34:	46bd      	mov	sp, r7
 8001f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3a:	4770      	bx	lr

08001f3c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001f3c:	b480      	push	{r7}
 8001f3e:	b083      	sub	sp, #12
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	689a      	ldr	r2, [r3, #8]
 8001f48:	4b05      	ldr	r3, [pc, #20]	@ (8001f60 <LL_ADC_EnableInternalRegulator+0x24>)
 8001f4a:	4013      	ands	r3, r2
 8001f4c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001f54:	bf00      	nop
 8001f56:	370c      	adds	r7, #12
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5e:	4770      	bx	lr
 8001f60:	6fffffc0 	.word	0x6fffffc0

08001f64 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001f64:	b480      	push	{r7}
 8001f66:	b083      	sub	sp, #12
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	689b      	ldr	r3, [r3, #8]
 8001f70:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f74:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001f78:	d101      	bne.n	8001f7e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001f7a:	2301      	movs	r3, #1
 8001f7c:	e000      	b.n	8001f80 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001f7e:	2300      	movs	r3, #0
}
 8001f80:	4618      	mov	r0, r3
 8001f82:	370c      	adds	r7, #12
 8001f84:	46bd      	mov	sp, r7
 8001f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8a:	4770      	bx	lr

08001f8c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	b083      	sub	sp, #12
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	689b      	ldr	r3, [r3, #8]
 8001f98:	f003 0301 	and.w	r3, r3, #1
 8001f9c:	2b01      	cmp	r3, #1
 8001f9e:	d101      	bne.n	8001fa4 <LL_ADC_IsEnabled+0x18>
 8001fa0:	2301      	movs	r3, #1
 8001fa2:	e000      	b.n	8001fa6 <LL_ADC_IsEnabled+0x1a>
 8001fa4:	2300      	movs	r3, #0
}
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	370c      	adds	r7, #12
 8001faa:	46bd      	mov	sp, r7
 8001fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb0:	4770      	bx	lr

08001fb2 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001fb2:	b480      	push	{r7}
 8001fb4:	b083      	sub	sp, #12
 8001fb6:	af00      	add	r7, sp, #0
 8001fb8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	689b      	ldr	r3, [r3, #8]
 8001fbe:	f003 0304 	and.w	r3, r3, #4
 8001fc2:	2b04      	cmp	r3, #4
 8001fc4:	d101      	bne.n	8001fca <LL_ADC_REG_IsConversionOngoing+0x18>
 8001fc6:	2301      	movs	r3, #1
 8001fc8:	e000      	b.n	8001fcc <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001fca:	2300      	movs	r3, #0
}
 8001fcc:	4618      	mov	r0, r3
 8001fce:	370c      	adds	r7, #12
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd6:	4770      	bx	lr

08001fd8 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001fd8:	b480      	push	{r7}
 8001fda:	b083      	sub	sp, #12
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	689b      	ldr	r3, [r3, #8]
 8001fe4:	f003 0308 	and.w	r3, r3, #8
 8001fe8:	2b08      	cmp	r3, #8
 8001fea:	d101      	bne.n	8001ff0 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001fec:	2301      	movs	r3, #1
 8001fee:	e000      	b.n	8001ff2 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001ff0:	2300      	movs	r3, #0
}
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	370c      	adds	r7, #12
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffc:	4770      	bx	lr
	...

08002000 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002000:	b590      	push	{r4, r7, lr}
 8002002:	b089      	sub	sp, #36	@ 0x24
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002008:	2300      	movs	r3, #0
 800200a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800200c:	2300      	movs	r3, #0
 800200e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	2b00      	cmp	r3, #0
 8002014:	d101      	bne.n	800201a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002016:	2301      	movs	r3, #1
 8002018:	e18f      	b.n	800233a <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	68db      	ldr	r3, [r3, #12]
 800201e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002024:	2b00      	cmp	r3, #0
 8002026:	d109      	bne.n	800203c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002028:	6878      	ldr	r0, [r7, #4]
 800202a:	f7fe fec9 	bl	8000dc0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	2200      	movs	r2, #0
 8002032:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	2200      	movs	r2, #0
 8002038:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	4618      	mov	r0, r3
 8002042:	f7ff ff67 	bl	8001f14 <LL_ADC_IsDeepPowerDownEnabled>
 8002046:	4603      	mov	r3, r0
 8002048:	2b00      	cmp	r3, #0
 800204a:	d004      	beq.n	8002056 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	4618      	mov	r0, r3
 8002052:	f7ff ff4d 	bl	8001ef0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	4618      	mov	r0, r3
 800205c:	f7ff ff82 	bl	8001f64 <LL_ADC_IsInternalRegulatorEnabled>
 8002060:	4603      	mov	r3, r0
 8002062:	2b00      	cmp	r3, #0
 8002064:	d114      	bne.n	8002090 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	4618      	mov	r0, r3
 800206c:	f7ff ff66 	bl	8001f3c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002070:	4b87      	ldr	r3, [pc, #540]	@ (8002290 <HAL_ADC_Init+0x290>)
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	099b      	lsrs	r3, r3, #6
 8002076:	4a87      	ldr	r2, [pc, #540]	@ (8002294 <HAL_ADC_Init+0x294>)
 8002078:	fba2 2303 	umull	r2, r3, r2, r3
 800207c:	099b      	lsrs	r3, r3, #6
 800207e:	3301      	adds	r3, #1
 8002080:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002082:	e002      	b.n	800208a <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8002084:	68bb      	ldr	r3, [r7, #8]
 8002086:	3b01      	subs	r3, #1
 8002088:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800208a:	68bb      	ldr	r3, [r7, #8]
 800208c:	2b00      	cmp	r3, #0
 800208e:	d1f9      	bne.n	8002084 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	4618      	mov	r0, r3
 8002096:	f7ff ff65 	bl	8001f64 <LL_ADC_IsInternalRegulatorEnabled>
 800209a:	4603      	mov	r3, r0
 800209c:	2b00      	cmp	r3, #0
 800209e:	d10d      	bne.n	80020bc <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80020a4:	f043 0210 	orr.w	r2, r3, #16
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020b0:	f043 0201 	orr.w	r2, r3, #1
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80020b8:	2301      	movs	r3, #1
 80020ba:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	4618      	mov	r0, r3
 80020c2:	f7ff ff76 	bl	8001fb2 <LL_ADC_REG_IsConversionOngoing>
 80020c6:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80020cc:	f003 0310 	and.w	r3, r3, #16
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	f040 8129 	bne.w	8002328 <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80020d6:	697b      	ldr	r3, [r7, #20]
 80020d8:	2b00      	cmp	r3, #0
 80020da:	f040 8125 	bne.w	8002328 <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80020e2:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80020e6:	f043 0202 	orr.w	r2, r3, #2
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	4618      	mov	r0, r3
 80020f4:	f7ff ff4a 	bl	8001f8c <LL_ADC_IsEnabled>
 80020f8:	4603      	mov	r3, r0
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d136      	bne.n	800216c <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	4a65      	ldr	r2, [pc, #404]	@ (8002298 <HAL_ADC_Init+0x298>)
 8002104:	4293      	cmp	r3, r2
 8002106:	d004      	beq.n	8002112 <HAL_ADC_Init+0x112>
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	4a63      	ldr	r2, [pc, #396]	@ (800229c <HAL_ADC_Init+0x29c>)
 800210e:	4293      	cmp	r3, r2
 8002110:	d10e      	bne.n	8002130 <HAL_ADC_Init+0x130>
 8002112:	4861      	ldr	r0, [pc, #388]	@ (8002298 <HAL_ADC_Init+0x298>)
 8002114:	f7ff ff3a 	bl	8001f8c <LL_ADC_IsEnabled>
 8002118:	4604      	mov	r4, r0
 800211a:	4860      	ldr	r0, [pc, #384]	@ (800229c <HAL_ADC_Init+0x29c>)
 800211c:	f7ff ff36 	bl	8001f8c <LL_ADC_IsEnabled>
 8002120:	4603      	mov	r3, r0
 8002122:	4323      	orrs	r3, r4
 8002124:	2b00      	cmp	r3, #0
 8002126:	bf0c      	ite	eq
 8002128:	2301      	moveq	r3, #1
 800212a:	2300      	movne	r3, #0
 800212c:	b2db      	uxtb	r3, r3
 800212e:	e008      	b.n	8002142 <HAL_ADC_Init+0x142>
 8002130:	485b      	ldr	r0, [pc, #364]	@ (80022a0 <HAL_ADC_Init+0x2a0>)
 8002132:	f7ff ff2b 	bl	8001f8c <LL_ADC_IsEnabled>
 8002136:	4603      	mov	r3, r0
 8002138:	2b00      	cmp	r3, #0
 800213a:	bf0c      	ite	eq
 800213c:	2301      	moveq	r3, #1
 800213e:	2300      	movne	r3, #0
 8002140:	b2db      	uxtb	r3, r3
 8002142:	2b00      	cmp	r3, #0
 8002144:	d012      	beq.n	800216c <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	4a53      	ldr	r2, [pc, #332]	@ (8002298 <HAL_ADC_Init+0x298>)
 800214c:	4293      	cmp	r3, r2
 800214e:	d004      	beq.n	800215a <HAL_ADC_Init+0x15a>
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	4a51      	ldr	r2, [pc, #324]	@ (800229c <HAL_ADC_Init+0x29c>)
 8002156:	4293      	cmp	r3, r2
 8002158:	d101      	bne.n	800215e <HAL_ADC_Init+0x15e>
 800215a:	4a52      	ldr	r2, [pc, #328]	@ (80022a4 <HAL_ADC_Init+0x2a4>)
 800215c:	e000      	b.n	8002160 <HAL_ADC_Init+0x160>
 800215e:	4a52      	ldr	r2, [pc, #328]	@ (80022a8 <HAL_ADC_Init+0x2a8>)
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	685b      	ldr	r3, [r3, #4]
 8002164:	4619      	mov	r1, r3
 8002166:	4610      	mov	r0, r2
 8002168:	f7ff fd8c 	bl	8001c84 <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 800216c:	f7ff fd7e 	bl	8001c6c <HAL_GetREVID>
 8002170:	4603      	mov	r3, r0
 8002172:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002176:	4293      	cmp	r3, r2
 8002178:	d914      	bls.n	80021a4 <HAL_ADC_Init+0x1a4>
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	689b      	ldr	r3, [r3, #8]
 800217e:	2b10      	cmp	r3, #16
 8002180:	d110      	bne.n	80021a4 <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	7d5b      	ldrb	r3, [r3, #21]
 8002186:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800218c:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8002192:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	7f1b      	ldrb	r3, [r3, #28]
 8002198:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 800219a:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800219c:	f043 030c 	orr.w	r3, r3, #12
 80021a0:	61bb      	str	r3, [r7, #24]
 80021a2:	e00d      	b.n	80021c0 <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	7d5b      	ldrb	r3, [r3, #21]
 80021a8:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80021ae:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 80021b4:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	7f1b      	ldrb	r3, [r3, #28]
 80021ba:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80021bc:	4313      	orrs	r3, r2
 80021be:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	7f1b      	ldrb	r3, [r3, #28]
 80021c4:	2b01      	cmp	r3, #1
 80021c6:	d106      	bne.n	80021d6 <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	6a1b      	ldr	r3, [r3, #32]
 80021cc:	3b01      	subs	r3, #1
 80021ce:	045b      	lsls	r3, r3, #17
 80021d0:	69ba      	ldr	r2, [r7, #24]
 80021d2:	4313      	orrs	r3, r2
 80021d4:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d009      	beq.n	80021f2 <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021e2:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021ea:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80021ec:	69ba      	ldr	r2, [r7, #24]
 80021ee:	4313      	orrs	r3, r2
 80021f0:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	68da      	ldr	r2, [r3, #12]
 80021f8:	4b2c      	ldr	r3, [pc, #176]	@ (80022ac <HAL_ADC_Init+0x2ac>)
 80021fa:	4013      	ands	r3, r2
 80021fc:	687a      	ldr	r2, [r7, #4]
 80021fe:	6812      	ldr	r2, [r2, #0]
 8002200:	69b9      	ldr	r1, [r7, #24]
 8002202:	430b      	orrs	r3, r1
 8002204:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	4618      	mov	r0, r3
 800220c:	f7ff fed1 	bl	8001fb2 <LL_ADC_REG_IsConversionOngoing>
 8002210:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	4618      	mov	r0, r3
 8002218:	f7ff fede 	bl	8001fd8 <LL_ADC_INJ_IsConversionOngoing>
 800221c:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800221e:	693b      	ldr	r3, [r7, #16]
 8002220:	2b00      	cmp	r3, #0
 8002222:	d15f      	bne.n	80022e4 <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	2b00      	cmp	r3, #0
 8002228:	d15c      	bne.n	80022e4 <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	7d1b      	ldrb	r3, [r3, #20]
 800222e:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      tmpCFGR = (
 8002234:	4313      	orrs	r3, r2
 8002236:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	68da      	ldr	r2, [r3, #12]
 800223e:	4b1c      	ldr	r3, [pc, #112]	@ (80022b0 <HAL_ADC_Init+0x2b0>)
 8002240:	4013      	ands	r3, r2
 8002242:	687a      	ldr	r2, [r7, #4]
 8002244:	6812      	ldr	r2, [r2, #0]
 8002246:	69b9      	ldr	r1, [r7, #24]
 8002248:	430b      	orrs	r3, r1
 800224a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002252:	2b01      	cmp	r3, #1
 8002254:	d130      	bne.n	80022b8 <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800225a:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	691a      	ldr	r2, [r3, #16]
 8002262:	4b14      	ldr	r3, [pc, #80]	@ (80022b4 <HAL_ADC_Init+0x2b4>)
 8002264:	4013      	ands	r3, r2
 8002266:	687a      	ldr	r2, [r7, #4]
 8002268:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800226a:	3a01      	subs	r2, #1
 800226c:	0411      	lsls	r1, r2, #16
 800226e:	687a      	ldr	r2, [r7, #4]
 8002270:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002272:	4311      	orrs	r1, r2
 8002274:	687a      	ldr	r2, [r7, #4]
 8002276:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8002278:	4311      	orrs	r1, r2
 800227a:	687a      	ldr	r2, [r7, #4]
 800227c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800227e:	430a      	orrs	r2, r1
 8002280:	431a      	orrs	r2, r3
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	f042 0201 	orr.w	r2, r2, #1
 800228a:	611a      	str	r2, [r3, #16]
 800228c:	e01c      	b.n	80022c8 <HAL_ADC_Init+0x2c8>
 800228e:	bf00      	nop
 8002290:	24000000 	.word	0x24000000
 8002294:	053e2d63 	.word	0x053e2d63
 8002298:	40022000 	.word	0x40022000
 800229c:	40022100 	.word	0x40022100
 80022a0:	58026000 	.word	0x58026000
 80022a4:	40022300 	.word	0x40022300
 80022a8:	58026300 	.word	0x58026300
 80022ac:	fff0c003 	.word	0xfff0c003
 80022b0:	ffffbffc 	.word	0xffffbffc
 80022b4:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	691a      	ldr	r2, [r3, #16]
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	f022 0201 	bic.w	r2, r2, #1
 80022c6:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	691b      	ldr	r3, [r3, #16]
 80022ce:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	430a      	orrs	r2, r1
 80022dc:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 80022de:	6878      	ldr	r0, [r7, #4]
 80022e0:	f000 fb20 	bl	8002924 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	68db      	ldr	r3, [r3, #12]
 80022e8:	2b01      	cmp	r3, #1
 80022ea:	d10c      	bne.n	8002306 <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022f2:	f023 010f 	bic.w	r1, r3, #15
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	699b      	ldr	r3, [r3, #24]
 80022fa:	1e5a      	subs	r2, r3, #1
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	430a      	orrs	r2, r1
 8002302:	631a      	str	r2, [r3, #48]	@ 0x30
 8002304:	e007      	b.n	8002316 <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	f022 020f 	bic.w	r2, r2, #15
 8002314:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800231a:	f023 0303 	bic.w	r3, r3, #3
 800231e:	f043 0201 	orr.w	r2, r3, #1
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	655a      	str	r2, [r3, #84]	@ 0x54
 8002326:	e007      	b.n	8002338 <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800232c:	f043 0210 	orr.w	r2, r3, #16
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8002334:	2301      	movs	r3, #1
 8002336:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002338:	7ffb      	ldrb	r3, [r7, #31]
}
 800233a:	4618      	mov	r0, r3
 800233c:	3724      	adds	r7, #36	@ 0x24
 800233e:	46bd      	mov	sp, r7
 8002340:	bd90      	pop	{r4, r7, pc}
 8002342:	bf00      	nop

08002344 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002344:	b590      	push	{r4, r7, lr}
 8002346:	b08d      	sub	sp, #52	@ 0x34
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
 800234c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800234e:	2300      	movs	r3, #0
 8002350:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8002354:	2300      	movs	r3, #0
 8002356:	60fb      	str	r3, [r7, #12]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8002358:	683b      	ldr	r3, [r7, #0]
 800235a:	68db      	ldr	r3, [r3, #12]
 800235c:	4a65      	ldr	r2, [pc, #404]	@ (80024f4 <HAL_ADC_ConfigChannel+0x1b0>)
 800235e:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002366:	2b01      	cmp	r3, #1
 8002368:	d101      	bne.n	800236e <HAL_ADC_ConfigChannel+0x2a>
 800236a:	2302      	movs	r3, #2
 800236c:	e2c7      	b.n	80028fe <HAL_ADC_ConfigChannel+0x5ba>
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	2201      	movs	r2, #1
 8002372:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	4618      	mov	r0, r3
 800237c:	f7ff fe19 	bl	8001fb2 <LL_ADC_REG_IsConversionOngoing>
 8002380:	4603      	mov	r3, r0
 8002382:	2b00      	cmp	r3, #0
 8002384:	f040 82ac 	bne.w	80028e0 <HAL_ADC_ConfigChannel+0x59c>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 8002388:	683b      	ldr	r3, [r7, #0]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	2b00      	cmp	r3, #0
 800238e:	db2c      	blt.n	80023ea <HAL_ADC_ConfigChannel+0xa6>
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
      }
#else
      /* ADC channels preselection */
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8002390:	683b      	ldr	r3, [r7, #0]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002398:	2b00      	cmp	r3, #0
 800239a:	d108      	bne.n	80023ae <HAL_ADC_ConfigChannel+0x6a>
 800239c:	683b      	ldr	r3, [r7, #0]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	0e9b      	lsrs	r3, r3, #26
 80023a2:	f003 031f 	and.w	r3, r3, #31
 80023a6:	2201      	movs	r2, #1
 80023a8:	fa02 f303 	lsl.w	r3, r2, r3
 80023ac:	e016      	b.n	80023dc <HAL_ADC_ConfigChannel+0x98>
 80023ae:	683b      	ldr	r3, [r7, #0]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023b4:	697b      	ldr	r3, [r7, #20]
 80023b6:	fa93 f3a3 	rbit	r3, r3
 80023ba:	613b      	str	r3, [r7, #16]
  return result;
 80023bc:	693b      	ldr	r3, [r7, #16]
 80023be:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80023c0:	69bb      	ldr	r3, [r7, #24]
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d101      	bne.n	80023ca <HAL_ADC_ConfigChannel+0x86>
    return 32U;
 80023c6:	2320      	movs	r3, #32
 80023c8:	e003      	b.n	80023d2 <HAL_ADC_ConfigChannel+0x8e>
  return __builtin_clz(value);
 80023ca:	69bb      	ldr	r3, [r7, #24]
 80023cc:	fab3 f383 	clz	r3, r3
 80023d0:	b2db      	uxtb	r3, r3
 80023d2:	f003 031f 	and.w	r3, r3, #31
 80023d6:	2201      	movs	r2, #1
 80023d8:	fa02 f303 	lsl.w	r3, r2, r3
 80023dc:	687a      	ldr	r2, [r7, #4]
 80023de:	6812      	ldr	r2, [r2, #0]
 80023e0:	69d1      	ldr	r1, [r2, #28]
 80023e2:	687a      	ldr	r2, [r7, #4]
 80023e4:	6812      	ldr	r2, [r2, #0]
 80023e6:	430b      	orrs	r3, r1
 80023e8:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	6818      	ldr	r0, [r3, #0]
 80023ee:	683b      	ldr	r3, [r7, #0]
 80023f0:	6859      	ldr	r1, [r3, #4]
 80023f2:	683b      	ldr	r3, [r7, #0]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	461a      	mov	r2, r3
 80023f8:	f7ff fcff 	bl	8001dfa <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	4618      	mov	r0, r3
 8002402:	f7ff fdd6 	bl	8001fb2 <LL_ADC_REG_IsConversionOngoing>
 8002406:	62b8      	str	r0, [r7, #40]	@ 0x28
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	4618      	mov	r0, r3
 800240e:	f7ff fde3 	bl	8001fd8 <LL_ADC_INJ_IsConversionOngoing>
 8002412:	6278      	str	r0, [r7, #36]	@ 0x24
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002414:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002416:	2b00      	cmp	r3, #0
 8002418:	f040 80b8 	bne.w	800258c <HAL_ADC_ConfigChannel+0x248>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800241c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800241e:	2b00      	cmp	r3, #0
 8002420:	f040 80b4 	bne.w	800258c <HAL_ADC_ConfigChannel+0x248>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	6818      	ldr	r0, [r3, #0]
 8002428:	683b      	ldr	r3, [r7, #0]
 800242a:	6819      	ldr	r1, [r3, #0]
 800242c:	683b      	ldr	r3, [r7, #0]
 800242e:	689b      	ldr	r3, [r3, #8]
 8002430:	461a      	mov	r2, r3
 8002432:	f7ff fd0e 	bl	8001e52 <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002436:	4b30      	ldr	r3, [pc, #192]	@ (80024f8 <HAL_ADC_ConfigChannel+0x1b4>)
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800243e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002442:	d10b      	bne.n	800245c <HAL_ADC_ConfigChannel+0x118>
 8002444:	683b      	ldr	r3, [r7, #0]
 8002446:	695a      	ldr	r2, [r3, #20]
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	68db      	ldr	r3, [r3, #12]
 800244e:	089b      	lsrs	r3, r3, #2
 8002450:	f003 0307 	and.w	r3, r3, #7
 8002454:	005b      	lsls	r3, r3, #1
 8002456:	fa02 f303 	lsl.w	r3, r2, r3
 800245a:	e01d      	b.n	8002498 <HAL_ADC_ConfigChannel+0x154>
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	68db      	ldr	r3, [r3, #12]
 8002462:	f003 0310 	and.w	r3, r3, #16
 8002466:	2b00      	cmp	r3, #0
 8002468:	d10b      	bne.n	8002482 <HAL_ADC_ConfigChannel+0x13e>
 800246a:	683b      	ldr	r3, [r7, #0]
 800246c:	695a      	ldr	r2, [r3, #20]
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	68db      	ldr	r3, [r3, #12]
 8002474:	089b      	lsrs	r3, r3, #2
 8002476:	f003 0307 	and.w	r3, r3, #7
 800247a:	005b      	lsls	r3, r3, #1
 800247c:	fa02 f303 	lsl.w	r3, r2, r3
 8002480:	e00a      	b.n	8002498 <HAL_ADC_ConfigChannel+0x154>
 8002482:	683b      	ldr	r3, [r7, #0]
 8002484:	695a      	ldr	r2, [r3, #20]
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	68db      	ldr	r3, [r3, #12]
 800248c:	089b      	lsrs	r3, r3, #2
 800248e:	f003 0304 	and.w	r3, r3, #4
 8002492:	005b      	lsls	r3, r3, #1
 8002494:	fa02 f303 	lsl.w	r3, r2, r3
 8002498:	623b      	str	r3, [r7, #32]
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800249a:	683b      	ldr	r3, [r7, #0]
 800249c:	691b      	ldr	r3, [r3, #16]
 800249e:	2b04      	cmp	r3, #4
 80024a0:	d02c      	beq.n	80024fc <HAL_ADC_ConfigChannel+0x1b8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	6818      	ldr	r0, [r3, #0]
 80024a6:	683b      	ldr	r3, [r7, #0]
 80024a8:	6919      	ldr	r1, [r3, #16]
 80024aa:	683b      	ldr	r3, [r7, #0]
 80024ac:	681a      	ldr	r2, [r3, #0]
 80024ae:	6a3b      	ldr	r3, [r7, #32]
 80024b0:	f7ff fc4f 	bl	8001d52 <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	6818      	ldr	r0, [r3, #0]
 80024b8:	683b      	ldr	r3, [r7, #0]
 80024ba:	6919      	ldr	r1, [r3, #16]
 80024bc:	683b      	ldr	r3, [r7, #0]
 80024be:	7e5b      	ldrb	r3, [r3, #25]
 80024c0:	2b01      	cmp	r3, #1
 80024c2:	d102      	bne.n	80024ca <HAL_ADC_ConfigChannel+0x186>
 80024c4:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80024c8:	e000      	b.n	80024cc <HAL_ADC_ConfigChannel+0x188>
 80024ca:	2300      	movs	r3, #0
 80024cc:	461a      	mov	r2, r3
 80024ce:	f7ff fc79 	bl	8001dc4 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	6818      	ldr	r0, [r3, #0]
 80024d6:	683b      	ldr	r3, [r7, #0]
 80024d8:	6919      	ldr	r1, [r3, #16]
 80024da:	683b      	ldr	r3, [r7, #0]
 80024dc:	7e1b      	ldrb	r3, [r3, #24]
 80024de:	2b01      	cmp	r3, #1
 80024e0:	d102      	bne.n	80024e8 <HAL_ADC_ConfigChannel+0x1a4>
 80024e2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80024e6:	e000      	b.n	80024ea <HAL_ADC_ConfigChannel+0x1a6>
 80024e8:	2300      	movs	r3, #0
 80024ea:	461a      	mov	r2, r3
 80024ec:	f7ff fc51 	bl	8001d92 <LL_ADC_SetDataRightShift>
 80024f0:	e04c      	b.n	800258c <HAL_ADC_ConfigChannel+0x248>
 80024f2:	bf00      	nop
 80024f4:	47ff0000 	.word	0x47ff0000
 80024f8:	5c001000 	.word	0x5c001000
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002502:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002506:	683b      	ldr	r3, [r7, #0]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	069b      	lsls	r3, r3, #26
 800250c:	429a      	cmp	r2, r3
 800250e:	d107      	bne.n	8002520 <HAL_ADC_ConfigChannel+0x1dc>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800251e:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002526:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800252a:	683b      	ldr	r3, [r7, #0]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	069b      	lsls	r3, r3, #26
 8002530:	429a      	cmp	r2, r3
 8002532:	d107      	bne.n	8002544 <HAL_ADC_ConfigChannel+0x200>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002542:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800254a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800254e:	683b      	ldr	r3, [r7, #0]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	069b      	lsls	r3, r3, #26
 8002554:	429a      	cmp	r2, r3
 8002556:	d107      	bne.n	8002568 <HAL_ADC_ConfigChannel+0x224>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002566:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800256e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002572:	683b      	ldr	r3, [r7, #0]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	069b      	lsls	r3, r3, #26
 8002578:	429a      	cmp	r2, r3
 800257a:	d107      	bne.n	800258c <HAL_ADC_ConfigChannel+0x248>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800258a:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	4618      	mov	r0, r3
 8002592:	f7ff fcfb 	bl	8001f8c <LL_ADC_IsEnabled>
 8002596:	4603      	mov	r3, r0
 8002598:	2b00      	cmp	r3, #0
 800259a:	f040 81aa 	bne.w	80028f2 <HAL_ADC_ConfigChannel+0x5ae>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	6818      	ldr	r0, [r3, #0]
 80025a2:	683b      	ldr	r3, [r7, #0]
 80025a4:	6819      	ldr	r1, [r3, #0]
 80025a6:	683b      	ldr	r3, [r7, #0]
 80025a8:	68db      	ldr	r3, [r3, #12]
 80025aa:	461a      	mov	r2, r3
 80025ac:	f7ff fc7c 	bl	8001ea8 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80025b0:	683b      	ldr	r3, [r7, #0]
 80025b2:	68db      	ldr	r3, [r3, #12]
 80025b4:	4a87      	ldr	r2, [pc, #540]	@ (80027d4 <HAL_ADC_ConfigChannel+0x490>)
 80025b6:	4293      	cmp	r3, r2
 80025b8:	f040 809a 	bne.w	80026f0 <HAL_ADC_ConfigChannel+0x3ac>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681a      	ldr	r2, [r3, #0]
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	4984      	ldr	r1, [pc, #528]	@ (80027d8 <HAL_ADC_ConfigChannel+0x494>)
 80025c6:	428b      	cmp	r3, r1
 80025c8:	d147      	bne.n	800265a <HAL_ADC_ConfigChannel+0x316>
 80025ca:	683b      	ldr	r3, [r7, #0]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	4983      	ldr	r1, [pc, #524]	@ (80027dc <HAL_ADC_ConfigChannel+0x498>)
 80025d0:	428b      	cmp	r3, r1
 80025d2:	d040      	beq.n	8002656 <HAL_ADC_ConfigChannel+0x312>
 80025d4:	683b      	ldr	r3, [r7, #0]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	4981      	ldr	r1, [pc, #516]	@ (80027e0 <HAL_ADC_ConfigChannel+0x49c>)
 80025da:	428b      	cmp	r3, r1
 80025dc:	d039      	beq.n	8002652 <HAL_ADC_ConfigChannel+0x30e>
 80025de:	683b      	ldr	r3, [r7, #0]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	4980      	ldr	r1, [pc, #512]	@ (80027e4 <HAL_ADC_ConfigChannel+0x4a0>)
 80025e4:	428b      	cmp	r3, r1
 80025e6:	d032      	beq.n	800264e <HAL_ADC_ConfigChannel+0x30a>
 80025e8:	683b      	ldr	r3, [r7, #0]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	497e      	ldr	r1, [pc, #504]	@ (80027e8 <HAL_ADC_ConfigChannel+0x4a4>)
 80025ee:	428b      	cmp	r3, r1
 80025f0:	d02b      	beq.n	800264a <HAL_ADC_ConfigChannel+0x306>
 80025f2:	683b      	ldr	r3, [r7, #0]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	497d      	ldr	r1, [pc, #500]	@ (80027ec <HAL_ADC_ConfigChannel+0x4a8>)
 80025f8:	428b      	cmp	r3, r1
 80025fa:	d024      	beq.n	8002646 <HAL_ADC_ConfigChannel+0x302>
 80025fc:	683b      	ldr	r3, [r7, #0]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	497b      	ldr	r1, [pc, #492]	@ (80027f0 <HAL_ADC_ConfigChannel+0x4ac>)
 8002602:	428b      	cmp	r3, r1
 8002604:	d01d      	beq.n	8002642 <HAL_ADC_ConfigChannel+0x2fe>
 8002606:	683b      	ldr	r3, [r7, #0]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	497a      	ldr	r1, [pc, #488]	@ (80027f4 <HAL_ADC_ConfigChannel+0x4b0>)
 800260c:	428b      	cmp	r3, r1
 800260e:	d016      	beq.n	800263e <HAL_ADC_ConfigChannel+0x2fa>
 8002610:	683b      	ldr	r3, [r7, #0]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	4978      	ldr	r1, [pc, #480]	@ (80027f8 <HAL_ADC_ConfigChannel+0x4b4>)
 8002616:	428b      	cmp	r3, r1
 8002618:	d00f      	beq.n	800263a <HAL_ADC_ConfigChannel+0x2f6>
 800261a:	683b      	ldr	r3, [r7, #0]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	4977      	ldr	r1, [pc, #476]	@ (80027fc <HAL_ADC_ConfigChannel+0x4b8>)
 8002620:	428b      	cmp	r3, r1
 8002622:	d008      	beq.n	8002636 <HAL_ADC_ConfigChannel+0x2f2>
 8002624:	683b      	ldr	r3, [r7, #0]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	4975      	ldr	r1, [pc, #468]	@ (8002800 <HAL_ADC_ConfigChannel+0x4bc>)
 800262a:	428b      	cmp	r3, r1
 800262c:	d101      	bne.n	8002632 <HAL_ADC_ConfigChannel+0x2ee>
 800262e:	4b75      	ldr	r3, [pc, #468]	@ (8002804 <HAL_ADC_ConfigChannel+0x4c0>)
 8002630:	e05a      	b.n	80026e8 <HAL_ADC_ConfigChannel+0x3a4>
 8002632:	2300      	movs	r3, #0
 8002634:	e058      	b.n	80026e8 <HAL_ADC_ConfigChannel+0x3a4>
 8002636:	4b74      	ldr	r3, [pc, #464]	@ (8002808 <HAL_ADC_ConfigChannel+0x4c4>)
 8002638:	e056      	b.n	80026e8 <HAL_ADC_ConfigChannel+0x3a4>
 800263a:	4b74      	ldr	r3, [pc, #464]	@ (800280c <HAL_ADC_ConfigChannel+0x4c8>)
 800263c:	e054      	b.n	80026e8 <HAL_ADC_ConfigChannel+0x3a4>
 800263e:	4b6e      	ldr	r3, [pc, #440]	@ (80027f8 <HAL_ADC_ConfigChannel+0x4b4>)
 8002640:	e052      	b.n	80026e8 <HAL_ADC_ConfigChannel+0x3a4>
 8002642:	4b6c      	ldr	r3, [pc, #432]	@ (80027f4 <HAL_ADC_ConfigChannel+0x4b0>)
 8002644:	e050      	b.n	80026e8 <HAL_ADC_ConfigChannel+0x3a4>
 8002646:	4b72      	ldr	r3, [pc, #456]	@ (8002810 <HAL_ADC_ConfigChannel+0x4cc>)
 8002648:	e04e      	b.n	80026e8 <HAL_ADC_ConfigChannel+0x3a4>
 800264a:	4b72      	ldr	r3, [pc, #456]	@ (8002814 <HAL_ADC_ConfigChannel+0x4d0>)
 800264c:	e04c      	b.n	80026e8 <HAL_ADC_ConfigChannel+0x3a4>
 800264e:	4b72      	ldr	r3, [pc, #456]	@ (8002818 <HAL_ADC_ConfigChannel+0x4d4>)
 8002650:	e04a      	b.n	80026e8 <HAL_ADC_ConfigChannel+0x3a4>
 8002652:	4b72      	ldr	r3, [pc, #456]	@ (800281c <HAL_ADC_ConfigChannel+0x4d8>)
 8002654:	e048      	b.n	80026e8 <HAL_ADC_ConfigChannel+0x3a4>
 8002656:	2301      	movs	r3, #1
 8002658:	e046      	b.n	80026e8 <HAL_ADC_ConfigChannel+0x3a4>
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	4970      	ldr	r1, [pc, #448]	@ (8002820 <HAL_ADC_ConfigChannel+0x4dc>)
 8002660:	428b      	cmp	r3, r1
 8002662:	d140      	bne.n	80026e6 <HAL_ADC_ConfigChannel+0x3a2>
 8002664:	683b      	ldr	r3, [r7, #0]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	495c      	ldr	r1, [pc, #368]	@ (80027dc <HAL_ADC_ConfigChannel+0x498>)
 800266a:	428b      	cmp	r3, r1
 800266c:	d039      	beq.n	80026e2 <HAL_ADC_ConfigChannel+0x39e>
 800266e:	683b      	ldr	r3, [r7, #0]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	495b      	ldr	r1, [pc, #364]	@ (80027e0 <HAL_ADC_ConfigChannel+0x49c>)
 8002674:	428b      	cmp	r3, r1
 8002676:	d032      	beq.n	80026de <HAL_ADC_ConfigChannel+0x39a>
 8002678:	683b      	ldr	r3, [r7, #0]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	4959      	ldr	r1, [pc, #356]	@ (80027e4 <HAL_ADC_ConfigChannel+0x4a0>)
 800267e:	428b      	cmp	r3, r1
 8002680:	d02b      	beq.n	80026da <HAL_ADC_ConfigChannel+0x396>
 8002682:	683b      	ldr	r3, [r7, #0]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	4958      	ldr	r1, [pc, #352]	@ (80027e8 <HAL_ADC_ConfigChannel+0x4a4>)
 8002688:	428b      	cmp	r3, r1
 800268a:	d024      	beq.n	80026d6 <HAL_ADC_ConfigChannel+0x392>
 800268c:	683b      	ldr	r3, [r7, #0]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	4956      	ldr	r1, [pc, #344]	@ (80027ec <HAL_ADC_ConfigChannel+0x4a8>)
 8002692:	428b      	cmp	r3, r1
 8002694:	d01d      	beq.n	80026d2 <HAL_ADC_ConfigChannel+0x38e>
 8002696:	683b      	ldr	r3, [r7, #0]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	4955      	ldr	r1, [pc, #340]	@ (80027f0 <HAL_ADC_ConfigChannel+0x4ac>)
 800269c:	428b      	cmp	r3, r1
 800269e:	d016      	beq.n	80026ce <HAL_ADC_ConfigChannel+0x38a>
 80026a0:	683b      	ldr	r3, [r7, #0]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	4953      	ldr	r1, [pc, #332]	@ (80027f4 <HAL_ADC_ConfigChannel+0x4b0>)
 80026a6:	428b      	cmp	r3, r1
 80026a8:	d00f      	beq.n	80026ca <HAL_ADC_ConfigChannel+0x386>
 80026aa:	683b      	ldr	r3, [r7, #0]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	4952      	ldr	r1, [pc, #328]	@ (80027f8 <HAL_ADC_ConfigChannel+0x4b4>)
 80026b0:	428b      	cmp	r3, r1
 80026b2:	d008      	beq.n	80026c6 <HAL_ADC_ConfigChannel+0x382>
 80026b4:	683b      	ldr	r3, [r7, #0]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	4951      	ldr	r1, [pc, #324]	@ (8002800 <HAL_ADC_ConfigChannel+0x4bc>)
 80026ba:	428b      	cmp	r3, r1
 80026bc:	d101      	bne.n	80026c2 <HAL_ADC_ConfigChannel+0x37e>
 80026be:	4b51      	ldr	r3, [pc, #324]	@ (8002804 <HAL_ADC_ConfigChannel+0x4c0>)
 80026c0:	e012      	b.n	80026e8 <HAL_ADC_ConfigChannel+0x3a4>
 80026c2:	2300      	movs	r3, #0
 80026c4:	e010      	b.n	80026e8 <HAL_ADC_ConfigChannel+0x3a4>
 80026c6:	4b51      	ldr	r3, [pc, #324]	@ (800280c <HAL_ADC_ConfigChannel+0x4c8>)
 80026c8:	e00e      	b.n	80026e8 <HAL_ADC_ConfigChannel+0x3a4>
 80026ca:	4b4b      	ldr	r3, [pc, #300]	@ (80027f8 <HAL_ADC_ConfigChannel+0x4b4>)
 80026cc:	e00c      	b.n	80026e8 <HAL_ADC_ConfigChannel+0x3a4>
 80026ce:	4b49      	ldr	r3, [pc, #292]	@ (80027f4 <HAL_ADC_ConfigChannel+0x4b0>)
 80026d0:	e00a      	b.n	80026e8 <HAL_ADC_ConfigChannel+0x3a4>
 80026d2:	4b4f      	ldr	r3, [pc, #316]	@ (8002810 <HAL_ADC_ConfigChannel+0x4cc>)
 80026d4:	e008      	b.n	80026e8 <HAL_ADC_ConfigChannel+0x3a4>
 80026d6:	4b4f      	ldr	r3, [pc, #316]	@ (8002814 <HAL_ADC_ConfigChannel+0x4d0>)
 80026d8:	e006      	b.n	80026e8 <HAL_ADC_ConfigChannel+0x3a4>
 80026da:	4b4f      	ldr	r3, [pc, #316]	@ (8002818 <HAL_ADC_ConfigChannel+0x4d4>)
 80026dc:	e004      	b.n	80026e8 <HAL_ADC_ConfigChannel+0x3a4>
 80026de:	4b4f      	ldr	r3, [pc, #316]	@ (800281c <HAL_ADC_ConfigChannel+0x4d8>)
 80026e0:	e002      	b.n	80026e8 <HAL_ADC_ConfigChannel+0x3a4>
 80026e2:	2301      	movs	r3, #1
 80026e4:	e000      	b.n	80026e8 <HAL_ADC_ConfigChannel+0x3a4>
 80026e6:	2300      	movs	r3, #0
 80026e8:	4619      	mov	r1, r3
 80026ea:	4610      	mov	r0, r2
 80026ec:	f7ff fafe 	bl	8001cec <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80026f0:	683b      	ldr	r3, [r7, #0]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	f280 80fc 	bge.w	80028f2 <HAL_ADC_ConfigChannel+0x5ae>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	4a36      	ldr	r2, [pc, #216]	@ (80027d8 <HAL_ADC_ConfigChannel+0x494>)
 8002700:	4293      	cmp	r3, r2
 8002702:	d004      	beq.n	800270e <HAL_ADC_ConfigChannel+0x3ca>
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	4a45      	ldr	r2, [pc, #276]	@ (8002820 <HAL_ADC_ConfigChannel+0x4dc>)
 800270a:	4293      	cmp	r3, r2
 800270c:	d101      	bne.n	8002712 <HAL_ADC_ConfigChannel+0x3ce>
 800270e:	4b45      	ldr	r3, [pc, #276]	@ (8002824 <HAL_ADC_ConfigChannel+0x4e0>)
 8002710:	e000      	b.n	8002714 <HAL_ADC_ConfigChannel+0x3d0>
 8002712:	4b45      	ldr	r3, [pc, #276]	@ (8002828 <HAL_ADC_ConfigChannel+0x4e4>)
 8002714:	4618      	mov	r0, r3
 8002716:	f7ff fadb 	bl	8001cd0 <LL_ADC_GetCommonPathInternalCh>
 800271a:	61f8      	str	r0, [r7, #28]

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	4a2d      	ldr	r2, [pc, #180]	@ (80027d8 <HAL_ADC_ConfigChannel+0x494>)
 8002722:	4293      	cmp	r3, r2
 8002724:	d004      	beq.n	8002730 <HAL_ADC_ConfigChannel+0x3ec>
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	4a3d      	ldr	r2, [pc, #244]	@ (8002820 <HAL_ADC_ConfigChannel+0x4dc>)
 800272c:	4293      	cmp	r3, r2
 800272e:	d10e      	bne.n	800274e <HAL_ADC_ConfigChannel+0x40a>
 8002730:	4829      	ldr	r0, [pc, #164]	@ (80027d8 <HAL_ADC_ConfigChannel+0x494>)
 8002732:	f7ff fc2b 	bl	8001f8c <LL_ADC_IsEnabled>
 8002736:	4604      	mov	r4, r0
 8002738:	4839      	ldr	r0, [pc, #228]	@ (8002820 <HAL_ADC_ConfigChannel+0x4dc>)
 800273a:	f7ff fc27 	bl	8001f8c <LL_ADC_IsEnabled>
 800273e:	4603      	mov	r3, r0
 8002740:	4323      	orrs	r3, r4
 8002742:	2b00      	cmp	r3, #0
 8002744:	bf0c      	ite	eq
 8002746:	2301      	moveq	r3, #1
 8002748:	2300      	movne	r3, #0
 800274a:	b2db      	uxtb	r3, r3
 800274c:	e008      	b.n	8002760 <HAL_ADC_ConfigChannel+0x41c>
 800274e:	4837      	ldr	r0, [pc, #220]	@ (800282c <HAL_ADC_ConfigChannel+0x4e8>)
 8002750:	f7ff fc1c 	bl	8001f8c <LL_ADC_IsEnabled>
 8002754:	4603      	mov	r3, r0
 8002756:	2b00      	cmp	r3, #0
 8002758:	bf0c      	ite	eq
 800275a:	2301      	moveq	r3, #1
 800275c:	2300      	movne	r3, #0
 800275e:	b2db      	uxtb	r3, r3
 8002760:	2b00      	cmp	r3, #0
 8002762:	f000 80b3 	beq.w	80028cc <HAL_ADC_ConfigChannel+0x588>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002766:	683b      	ldr	r3, [r7, #0]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	4a31      	ldr	r2, [pc, #196]	@ (8002830 <HAL_ADC_ConfigChannel+0x4ec>)
 800276c:	4293      	cmp	r3, r2
 800276e:	d165      	bne.n	800283c <HAL_ADC_ConfigChannel+0x4f8>
 8002770:	69fb      	ldr	r3, [r7, #28]
 8002772:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002776:	2b00      	cmp	r3, #0
 8002778:	d160      	bne.n	800283c <HAL_ADC_ConfigChannel+0x4f8>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	4a2b      	ldr	r2, [pc, #172]	@ (800282c <HAL_ADC_ConfigChannel+0x4e8>)
 8002780:	4293      	cmp	r3, r2
 8002782:	f040 80b6 	bne.w	80028f2 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	4a13      	ldr	r2, [pc, #76]	@ (80027d8 <HAL_ADC_ConfigChannel+0x494>)
 800278c:	4293      	cmp	r3, r2
 800278e:	d004      	beq.n	800279a <HAL_ADC_ConfigChannel+0x456>
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	4a22      	ldr	r2, [pc, #136]	@ (8002820 <HAL_ADC_ConfigChannel+0x4dc>)
 8002796:	4293      	cmp	r3, r2
 8002798:	d101      	bne.n	800279e <HAL_ADC_ConfigChannel+0x45a>
 800279a:	4a22      	ldr	r2, [pc, #136]	@ (8002824 <HAL_ADC_ConfigChannel+0x4e0>)
 800279c:	e000      	b.n	80027a0 <HAL_ADC_ConfigChannel+0x45c>
 800279e:	4a22      	ldr	r2, [pc, #136]	@ (8002828 <HAL_ADC_ConfigChannel+0x4e4>)
 80027a0:	69fb      	ldr	r3, [r7, #28]
 80027a2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80027a6:	4619      	mov	r1, r3
 80027a8:	4610      	mov	r0, r2
 80027aa:	f7ff fa7e 	bl	8001caa <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80027ae:	4b21      	ldr	r3, [pc, #132]	@ (8002834 <HAL_ADC_ConfigChannel+0x4f0>)
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	099b      	lsrs	r3, r3, #6
 80027b4:	4a20      	ldr	r2, [pc, #128]	@ (8002838 <HAL_ADC_ConfigChannel+0x4f4>)
 80027b6:	fba2 2303 	umull	r2, r3, r2, r3
 80027ba:	099b      	lsrs	r3, r3, #6
 80027bc:	3301      	adds	r3, #1
 80027be:	005b      	lsls	r3, r3, #1
 80027c0:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 80027c2:	e002      	b.n	80027ca <HAL_ADC_ConfigChannel+0x486>
              {
                wait_loop_index--;
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	3b01      	subs	r3, #1
 80027c8:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d1f9      	bne.n	80027c4 <HAL_ADC_ConfigChannel+0x480>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80027d0:	e08f      	b.n	80028f2 <HAL_ADC_ConfigChannel+0x5ae>
 80027d2:	bf00      	nop
 80027d4:	47ff0000 	.word	0x47ff0000
 80027d8:	40022000 	.word	0x40022000
 80027dc:	04300002 	.word	0x04300002
 80027e0:	08600004 	.word	0x08600004
 80027e4:	0c900008 	.word	0x0c900008
 80027e8:	10c00010 	.word	0x10c00010
 80027ec:	14f00020 	.word	0x14f00020
 80027f0:	2a000400 	.word	0x2a000400
 80027f4:	2e300800 	.word	0x2e300800
 80027f8:	32601000 	.word	0x32601000
 80027fc:	43210000 	.word	0x43210000
 8002800:	4b840000 	.word	0x4b840000
 8002804:	4fb80000 	.word	0x4fb80000
 8002808:	47520000 	.word	0x47520000
 800280c:	36902000 	.word	0x36902000
 8002810:	25b00200 	.word	0x25b00200
 8002814:	21800100 	.word	0x21800100
 8002818:	1d500080 	.word	0x1d500080
 800281c:	19200040 	.word	0x19200040
 8002820:	40022100 	.word	0x40022100
 8002824:	40022300 	.word	0x40022300
 8002828:	58026300 	.word	0x58026300
 800282c:	58026000 	.word	0x58026000
 8002830:	cb840000 	.word	0xcb840000
 8002834:	24000000 	.word	0x24000000
 8002838:	053e2d63 	.word	0x053e2d63
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800283c:	683b      	ldr	r3, [r7, #0]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	4a31      	ldr	r2, [pc, #196]	@ (8002908 <HAL_ADC_ConfigChannel+0x5c4>)
 8002842:	4293      	cmp	r3, r2
 8002844:	d11e      	bne.n	8002884 <HAL_ADC_ConfigChannel+0x540>
 8002846:	69fb      	ldr	r3, [r7, #28]
 8002848:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800284c:	2b00      	cmp	r3, #0
 800284e:	d119      	bne.n	8002884 <HAL_ADC_ConfigChannel+0x540>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	4a2d      	ldr	r2, [pc, #180]	@ (800290c <HAL_ADC_ConfigChannel+0x5c8>)
 8002856:	4293      	cmp	r3, r2
 8002858:	d14b      	bne.n	80028f2 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	4a2c      	ldr	r2, [pc, #176]	@ (8002910 <HAL_ADC_ConfigChannel+0x5cc>)
 8002860:	4293      	cmp	r3, r2
 8002862:	d004      	beq.n	800286e <HAL_ADC_ConfigChannel+0x52a>
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	4a2a      	ldr	r2, [pc, #168]	@ (8002914 <HAL_ADC_ConfigChannel+0x5d0>)
 800286a:	4293      	cmp	r3, r2
 800286c:	d101      	bne.n	8002872 <HAL_ADC_ConfigChannel+0x52e>
 800286e:	4a2a      	ldr	r2, [pc, #168]	@ (8002918 <HAL_ADC_ConfigChannel+0x5d4>)
 8002870:	e000      	b.n	8002874 <HAL_ADC_ConfigChannel+0x530>
 8002872:	4a2a      	ldr	r2, [pc, #168]	@ (800291c <HAL_ADC_ConfigChannel+0x5d8>)
 8002874:	69fb      	ldr	r3, [r7, #28]
 8002876:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800287a:	4619      	mov	r1, r3
 800287c:	4610      	mov	r0, r2
 800287e:	f7ff fa14 	bl	8001caa <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002882:	e036      	b.n	80028f2 <HAL_ADC_ConfigChannel+0x5ae>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002884:	683b      	ldr	r3, [r7, #0]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	4a25      	ldr	r2, [pc, #148]	@ (8002920 <HAL_ADC_ConfigChannel+0x5dc>)
 800288a:	4293      	cmp	r3, r2
 800288c:	d131      	bne.n	80028f2 <HAL_ADC_ConfigChannel+0x5ae>
 800288e:	69fb      	ldr	r3, [r7, #28]
 8002890:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002894:	2b00      	cmp	r3, #0
 8002896:	d12c      	bne.n	80028f2 <HAL_ADC_ConfigChannel+0x5ae>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	4a1b      	ldr	r2, [pc, #108]	@ (800290c <HAL_ADC_ConfigChannel+0x5c8>)
 800289e:	4293      	cmp	r3, r2
 80028a0:	d127      	bne.n	80028f2 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	4a1a      	ldr	r2, [pc, #104]	@ (8002910 <HAL_ADC_ConfigChannel+0x5cc>)
 80028a8:	4293      	cmp	r3, r2
 80028aa:	d004      	beq.n	80028b6 <HAL_ADC_ConfigChannel+0x572>
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	4a18      	ldr	r2, [pc, #96]	@ (8002914 <HAL_ADC_ConfigChannel+0x5d0>)
 80028b2:	4293      	cmp	r3, r2
 80028b4:	d101      	bne.n	80028ba <HAL_ADC_ConfigChannel+0x576>
 80028b6:	4a18      	ldr	r2, [pc, #96]	@ (8002918 <HAL_ADC_ConfigChannel+0x5d4>)
 80028b8:	e000      	b.n	80028bc <HAL_ADC_ConfigChannel+0x578>
 80028ba:	4a18      	ldr	r2, [pc, #96]	@ (800291c <HAL_ADC_ConfigChannel+0x5d8>)
 80028bc:	69fb      	ldr	r3, [r7, #28]
 80028be:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80028c2:	4619      	mov	r1, r3
 80028c4:	4610      	mov	r0, r2
 80028c6:	f7ff f9f0 	bl	8001caa <LL_ADC_SetCommonPathInternalCh>
 80028ca:	e012      	b.n	80028f2 <HAL_ADC_ConfigChannel+0x5ae>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028d0:	f043 0220 	orr.w	r2, r3, #32
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 80028d8:	2301      	movs	r3, #1
 80028da:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80028de:	e008      	b.n	80028f2 <HAL_ADC_ConfigChannel+0x5ae>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028e4:	f043 0220 	orr.w	r2, r3, #32
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80028ec:	2301      	movs	r3, #1
 80028ee:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	2200      	movs	r2, #0
 80028f6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 80028fa:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80028fe:	4618      	mov	r0, r3
 8002900:	3734      	adds	r7, #52	@ 0x34
 8002902:	46bd      	mov	sp, r7
 8002904:	bd90      	pop	{r4, r7, pc}
 8002906:	bf00      	nop
 8002908:	c7520000 	.word	0xc7520000
 800290c:	58026000 	.word	0x58026000
 8002910:	40022000 	.word	0x40022000
 8002914:	40022100 	.word	0x40022100
 8002918:	40022300 	.word	0x40022300
 800291c:	58026300 	.word	0x58026300
 8002920:	cfb80000 	.word	0xcfb80000

08002924 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8002924:	b580      	push	{r7, lr}
 8002926:	b084      	sub	sp, #16
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	4a7a      	ldr	r2, [pc, #488]	@ (8002b1c <ADC_ConfigureBoostMode+0x1f8>)
 8002932:	4293      	cmp	r3, r2
 8002934:	d004      	beq.n	8002940 <ADC_ConfigureBoostMode+0x1c>
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	4a79      	ldr	r2, [pc, #484]	@ (8002b20 <ADC_ConfigureBoostMode+0x1fc>)
 800293c:	4293      	cmp	r3, r2
 800293e:	d109      	bne.n	8002954 <ADC_ConfigureBoostMode+0x30>
 8002940:	4b78      	ldr	r3, [pc, #480]	@ (8002b24 <ADC_ConfigureBoostMode+0x200>)
 8002942:	689b      	ldr	r3, [r3, #8]
 8002944:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002948:	2b00      	cmp	r3, #0
 800294a:	bf14      	ite	ne
 800294c:	2301      	movne	r3, #1
 800294e:	2300      	moveq	r3, #0
 8002950:	b2db      	uxtb	r3, r3
 8002952:	e008      	b.n	8002966 <ADC_ConfigureBoostMode+0x42>
 8002954:	4b74      	ldr	r3, [pc, #464]	@ (8002b28 <ADC_ConfigureBoostMode+0x204>)
 8002956:	689b      	ldr	r3, [r3, #8]
 8002958:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800295c:	2b00      	cmp	r3, #0
 800295e:	bf14      	ite	ne
 8002960:	2301      	movne	r3, #1
 8002962:	2300      	moveq	r3, #0
 8002964:	b2db      	uxtb	r3, r3
 8002966:	2b00      	cmp	r3, #0
 8002968:	d01c      	beq.n	80029a4 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 800296a:	f002 fe5f 	bl	800562c <HAL_RCC_GetHCLKFreq>
 800296e:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	685b      	ldr	r3, [r3, #4]
 8002974:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002978:	d010      	beq.n	800299c <ADC_ConfigureBoostMode+0x78>
 800297a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800297e:	d873      	bhi.n	8002a68 <ADC_ConfigureBoostMode+0x144>
 8002980:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002984:	d002      	beq.n	800298c <ADC_ConfigureBoostMode+0x68>
 8002986:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800298a:	d16d      	bne.n	8002a68 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	685b      	ldr	r3, [r3, #4]
 8002990:	0c1b      	lsrs	r3, r3, #16
 8002992:	68fa      	ldr	r2, [r7, #12]
 8002994:	fbb2 f3f3 	udiv	r3, r2, r3
 8002998:	60fb      	str	r3, [r7, #12]
        break;
 800299a:	e068      	b.n	8002a6e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	089b      	lsrs	r3, r3, #2
 80029a0:	60fb      	str	r3, [r7, #12]
        break;
 80029a2:	e064      	b.n	8002a6e <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 80029a4:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 80029a8:	f04f 0100 	mov.w	r1, #0
 80029ac:	f004 f8e6 	bl	8006b7c <HAL_RCCEx_GetPeriphCLKFreq>
 80029b0:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	685b      	ldr	r3, [r3, #4]
 80029b6:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 80029ba:	d051      	beq.n	8002a60 <ADC_ConfigureBoostMode+0x13c>
 80029bc:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 80029c0:	d854      	bhi.n	8002a6c <ADC_ConfigureBoostMode+0x148>
 80029c2:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 80029c6:	d047      	beq.n	8002a58 <ADC_ConfigureBoostMode+0x134>
 80029c8:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 80029cc:	d84e      	bhi.n	8002a6c <ADC_ConfigureBoostMode+0x148>
 80029ce:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 80029d2:	d03d      	beq.n	8002a50 <ADC_ConfigureBoostMode+0x12c>
 80029d4:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 80029d8:	d848      	bhi.n	8002a6c <ADC_ConfigureBoostMode+0x148>
 80029da:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80029de:	d033      	beq.n	8002a48 <ADC_ConfigureBoostMode+0x124>
 80029e0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80029e4:	d842      	bhi.n	8002a6c <ADC_ConfigureBoostMode+0x148>
 80029e6:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 80029ea:	d029      	beq.n	8002a40 <ADC_ConfigureBoostMode+0x11c>
 80029ec:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 80029f0:	d83c      	bhi.n	8002a6c <ADC_ConfigureBoostMode+0x148>
 80029f2:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 80029f6:	d01a      	beq.n	8002a2e <ADC_ConfigureBoostMode+0x10a>
 80029f8:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 80029fc:	d836      	bhi.n	8002a6c <ADC_ConfigureBoostMode+0x148>
 80029fe:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8002a02:	d014      	beq.n	8002a2e <ADC_ConfigureBoostMode+0x10a>
 8002a04:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8002a08:	d830      	bhi.n	8002a6c <ADC_ConfigureBoostMode+0x148>
 8002a0a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002a0e:	d00e      	beq.n	8002a2e <ADC_ConfigureBoostMode+0x10a>
 8002a10:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002a14:	d82a      	bhi.n	8002a6c <ADC_ConfigureBoostMode+0x148>
 8002a16:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8002a1a:	d008      	beq.n	8002a2e <ADC_ConfigureBoostMode+0x10a>
 8002a1c:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8002a20:	d824      	bhi.n	8002a6c <ADC_ConfigureBoostMode+0x148>
 8002a22:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002a26:	d002      	beq.n	8002a2e <ADC_ConfigureBoostMode+0x10a>
 8002a28:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8002a2c:	d11e      	bne.n	8002a6c <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	685b      	ldr	r3, [r3, #4]
 8002a32:	0c9b      	lsrs	r3, r3, #18
 8002a34:	005b      	lsls	r3, r3, #1
 8002a36:	68fa      	ldr	r2, [r7, #12]
 8002a38:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a3c:	60fb      	str	r3, [r7, #12]
        break;
 8002a3e:	e016      	b.n	8002a6e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	091b      	lsrs	r3, r3, #4
 8002a44:	60fb      	str	r3, [r7, #12]
        break;
 8002a46:	e012      	b.n	8002a6e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	095b      	lsrs	r3, r3, #5
 8002a4c:	60fb      	str	r3, [r7, #12]
        break;
 8002a4e:	e00e      	b.n	8002a6e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	099b      	lsrs	r3, r3, #6
 8002a54:	60fb      	str	r3, [r7, #12]
        break;
 8002a56:	e00a      	b.n	8002a6e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	09db      	lsrs	r3, r3, #7
 8002a5c:	60fb      	str	r3, [r7, #12]
        break;
 8002a5e:	e006      	b.n	8002a6e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	0a1b      	lsrs	r3, r3, #8
 8002a64:	60fb      	str	r3, [r7, #12]
        break;
 8002a66:	e002      	b.n	8002a6e <ADC_ConfigureBoostMode+0x14a>
        break;
 8002a68:	bf00      	nop
 8002a6a:	e000      	b.n	8002a6e <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8002a6c:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8002a6e:	f7ff f8fd 	bl	8001c6c <HAL_GetREVID>
 8002a72:	4603      	mov	r3, r0
 8002a74:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002a78:	4293      	cmp	r3, r2
 8002a7a:	d815      	bhi.n	8002aa8 <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	4a2b      	ldr	r2, [pc, #172]	@ (8002b2c <ADC_ConfigureBoostMode+0x208>)
 8002a80:	4293      	cmp	r3, r2
 8002a82:	d908      	bls.n	8002a96 <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	689a      	ldr	r2, [r3, #8]
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002a92:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8002a94:	e03e      	b.n	8002b14 <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	689a      	ldr	r2, [r3, #8]
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002aa4:	609a      	str	r2, [r3, #8]
}
 8002aa6:	e035      	b.n	8002b14 <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	085b      	lsrs	r3, r3, #1
 8002aac:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	4a1f      	ldr	r2, [pc, #124]	@ (8002b30 <ADC_ConfigureBoostMode+0x20c>)
 8002ab2:	4293      	cmp	r3, r2
 8002ab4:	d808      	bhi.n	8002ac8 <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	689a      	ldr	r2, [r3, #8]
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8002ac4:	609a      	str	r2, [r3, #8]
}
 8002ac6:	e025      	b.n	8002b14 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	4a1a      	ldr	r2, [pc, #104]	@ (8002b34 <ADC_ConfigureBoostMode+0x210>)
 8002acc:	4293      	cmp	r3, r2
 8002ace:	d80a      	bhi.n	8002ae6 <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	689b      	ldr	r3, [r3, #8]
 8002ad6:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002ae2:	609a      	str	r2, [r3, #8]
}
 8002ae4:	e016      	b.n	8002b14 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	4a13      	ldr	r2, [pc, #76]	@ (8002b38 <ADC_ConfigureBoostMode+0x214>)
 8002aea:	4293      	cmp	r3, r2
 8002aec:	d80a      	bhi.n	8002b04 <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	689b      	ldr	r3, [r3, #8]
 8002af4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002b00:	609a      	str	r2, [r3, #8]
}
 8002b02:	e007      	b.n	8002b14 <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	689a      	ldr	r2, [r3, #8]
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8002b12:	609a      	str	r2, [r3, #8]
}
 8002b14:	bf00      	nop
 8002b16:	3710      	adds	r7, #16
 8002b18:	46bd      	mov	sp, r7
 8002b1a:	bd80      	pop	{r7, pc}
 8002b1c:	40022000 	.word	0x40022000
 8002b20:	40022100 	.word	0x40022100
 8002b24:	40022300 	.word	0x40022300
 8002b28:	58026300 	.word	0x58026300
 8002b2c:	01312d00 	.word	0x01312d00
 8002b30:	005f5e10 	.word	0x005f5e10
 8002b34:	00bebc20 	.word	0x00bebc20
 8002b38:	017d7840 	.word	0x017d7840

08002b3c <LL_ADC_IsEnabled>:
{
 8002b3c:	b480      	push	{r7}
 8002b3e:	b083      	sub	sp, #12
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	689b      	ldr	r3, [r3, #8]
 8002b48:	f003 0301 	and.w	r3, r3, #1
 8002b4c:	2b01      	cmp	r3, #1
 8002b4e:	d101      	bne.n	8002b54 <LL_ADC_IsEnabled+0x18>
 8002b50:	2301      	movs	r3, #1
 8002b52:	e000      	b.n	8002b56 <LL_ADC_IsEnabled+0x1a>
 8002b54:	2300      	movs	r3, #0
}
 8002b56:	4618      	mov	r0, r3
 8002b58:	370c      	adds	r7, #12
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b60:	4770      	bx	lr

08002b62 <LL_ADC_REG_IsConversionOngoing>:
{
 8002b62:	b480      	push	{r7}
 8002b64:	b083      	sub	sp, #12
 8002b66:	af00      	add	r7, sp, #0
 8002b68:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	689b      	ldr	r3, [r3, #8]
 8002b6e:	f003 0304 	and.w	r3, r3, #4
 8002b72:	2b04      	cmp	r3, #4
 8002b74:	d101      	bne.n	8002b7a <LL_ADC_REG_IsConversionOngoing+0x18>
 8002b76:	2301      	movs	r3, #1
 8002b78:	e000      	b.n	8002b7c <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002b7a:	2300      	movs	r3, #0
}
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	370c      	adds	r7, #12
 8002b80:	46bd      	mov	sp, r7
 8002b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b86:	4770      	bx	lr

08002b88 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8002b88:	b590      	push	{r4, r7, lr}
 8002b8a:	b09f      	sub	sp, #124	@ 0x7c
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	6078      	str	r0, [r7, #4]
 8002b90:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002b92:	2300      	movs	r3, #0
 8002b94:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002b9e:	2b01      	cmp	r3, #1
 8002ba0:	d101      	bne.n	8002ba6 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8002ba2:	2302      	movs	r3, #2
 8002ba4:	e0be      	b.n	8002d24 <HAL_ADCEx_MultiModeConfigChannel+0x19c>
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	2201      	movs	r2, #1
 8002baa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8002bae:	2300      	movs	r3, #0
 8002bb0:	65fb      	str	r3, [r7, #92]	@ 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	4a5c      	ldr	r2, [pc, #368]	@ (8002d2c <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8002bbc:	4293      	cmp	r3, r2
 8002bbe:	d102      	bne.n	8002bc6 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8002bc0:	4b5b      	ldr	r3, [pc, #364]	@ (8002d30 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8002bc2:	60bb      	str	r3, [r7, #8]
 8002bc4:	e001      	b.n	8002bca <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8002bc6:	2300      	movs	r3, #0
 8002bc8:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8002bca:	68bb      	ldr	r3, [r7, #8]
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d10b      	bne.n	8002be8 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bd4:	f043 0220 	orr.w	r2, r3, #32
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	2200      	movs	r2, #0
 8002be0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 8002be4:	2301      	movs	r3, #1
 8002be6:	e09d      	b.n	8002d24 <HAL_ADCEx_MultiModeConfigChannel+0x19c>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8002be8:	68bb      	ldr	r3, [r7, #8]
 8002bea:	4618      	mov	r0, r3
 8002bec:	f7ff ffb9 	bl	8002b62 <LL_ADC_REG_IsConversionOngoing>
 8002bf0:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	f7ff ffb3 	bl	8002b62 <LL_ADC_REG_IsConversionOngoing>
 8002bfc:	4603      	mov	r3, r0
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d17f      	bne.n	8002d02 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8002c02:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d17c      	bne.n	8002d02 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	4a47      	ldr	r2, [pc, #284]	@ (8002d2c <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8002c0e:	4293      	cmp	r3, r2
 8002c10:	d004      	beq.n	8002c1c <HAL_ADCEx_MultiModeConfigChannel+0x94>
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	4a46      	ldr	r2, [pc, #280]	@ (8002d30 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8002c18:	4293      	cmp	r3, r2
 8002c1a:	d101      	bne.n	8002c20 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 8002c1c:	4b45      	ldr	r3, [pc, #276]	@ (8002d34 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8002c1e:	e000      	b.n	8002c22 <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8002c20:	4b45      	ldr	r3, [pc, #276]	@ (8002d38 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8002c22:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002c24:	683b      	ldr	r3, [r7, #0]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d039      	beq.n	8002ca0 <HAL_ADCEx_MultiModeConfigChannel+0x118>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8002c2c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002c2e:	689b      	ldr	r3, [r3, #8]
 8002c30:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002c34:	683b      	ldr	r3, [r7, #0]
 8002c36:	685b      	ldr	r3, [r3, #4]
 8002c38:	431a      	orrs	r2, r3
 8002c3a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002c3c:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	4a3a      	ldr	r2, [pc, #232]	@ (8002d2c <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8002c44:	4293      	cmp	r3, r2
 8002c46:	d004      	beq.n	8002c52 <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	4a38      	ldr	r2, [pc, #224]	@ (8002d30 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8002c4e:	4293      	cmp	r3, r2
 8002c50:	d10e      	bne.n	8002c70 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8002c52:	4836      	ldr	r0, [pc, #216]	@ (8002d2c <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8002c54:	f7ff ff72 	bl	8002b3c <LL_ADC_IsEnabled>
 8002c58:	4604      	mov	r4, r0
 8002c5a:	4835      	ldr	r0, [pc, #212]	@ (8002d30 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8002c5c:	f7ff ff6e 	bl	8002b3c <LL_ADC_IsEnabled>
 8002c60:	4603      	mov	r3, r0
 8002c62:	4323      	orrs	r3, r4
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	bf0c      	ite	eq
 8002c68:	2301      	moveq	r3, #1
 8002c6a:	2300      	movne	r3, #0
 8002c6c:	b2db      	uxtb	r3, r3
 8002c6e:	e008      	b.n	8002c82 <HAL_ADCEx_MultiModeConfigChannel+0xfa>
 8002c70:	4832      	ldr	r0, [pc, #200]	@ (8002d3c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8002c72:	f7ff ff63 	bl	8002b3c <LL_ADC_IsEnabled>
 8002c76:	4603      	mov	r3, r0
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	bf0c      	ite	eq
 8002c7c:	2301      	moveq	r3, #1
 8002c7e:	2300      	movne	r3, #0
 8002c80:	b2db      	uxtb	r3, r3
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d047      	beq.n	8002d16 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8002c86:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002c88:	689a      	ldr	r2, [r3, #8]
 8002c8a:	4b2d      	ldr	r3, [pc, #180]	@ (8002d40 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8002c8c:	4013      	ands	r3, r2
 8002c8e:	683a      	ldr	r2, [r7, #0]
 8002c90:	6811      	ldr	r1, [r2, #0]
 8002c92:	683a      	ldr	r2, [r7, #0]
 8002c94:	6892      	ldr	r2, [r2, #8]
 8002c96:	430a      	orrs	r2, r1
 8002c98:	431a      	orrs	r2, r3
 8002c9a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002c9c:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002c9e:	e03a      	b.n	8002d16 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8002ca0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002ca2:	689b      	ldr	r3, [r3, #8]
 8002ca4:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002ca8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002caa:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	4a1e      	ldr	r2, [pc, #120]	@ (8002d2c <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8002cb2:	4293      	cmp	r3, r2
 8002cb4:	d004      	beq.n	8002cc0 <HAL_ADCEx_MultiModeConfigChannel+0x138>
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	4a1d      	ldr	r2, [pc, #116]	@ (8002d30 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8002cbc:	4293      	cmp	r3, r2
 8002cbe:	d10e      	bne.n	8002cde <HAL_ADCEx_MultiModeConfigChannel+0x156>
 8002cc0:	481a      	ldr	r0, [pc, #104]	@ (8002d2c <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8002cc2:	f7ff ff3b 	bl	8002b3c <LL_ADC_IsEnabled>
 8002cc6:	4604      	mov	r4, r0
 8002cc8:	4819      	ldr	r0, [pc, #100]	@ (8002d30 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8002cca:	f7ff ff37 	bl	8002b3c <LL_ADC_IsEnabled>
 8002cce:	4603      	mov	r3, r0
 8002cd0:	4323      	orrs	r3, r4
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	bf0c      	ite	eq
 8002cd6:	2301      	moveq	r3, #1
 8002cd8:	2300      	movne	r3, #0
 8002cda:	b2db      	uxtb	r3, r3
 8002cdc:	e008      	b.n	8002cf0 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8002cde:	4817      	ldr	r0, [pc, #92]	@ (8002d3c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8002ce0:	f7ff ff2c 	bl	8002b3c <LL_ADC_IsEnabled>
 8002ce4:	4603      	mov	r3, r0
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	bf0c      	ite	eq
 8002cea:	2301      	moveq	r3, #1
 8002cec:	2300      	movne	r3, #0
 8002cee:	b2db      	uxtb	r3, r3
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d010      	beq.n	8002d16 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002cf4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002cf6:	689a      	ldr	r2, [r3, #8]
 8002cf8:	4b11      	ldr	r3, [pc, #68]	@ (8002d40 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8002cfa:	4013      	ands	r3, r2
 8002cfc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002cfe:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002d00:	e009      	b.n	8002d16 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d06:	f043 0220 	orr.w	r2, r3, #32
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8002d0e:	2301      	movs	r3, #1
 8002d10:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8002d14:	e000      	b.n	8002d18 <HAL_ADCEx_MultiModeConfigChannel+0x190>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002d16:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8002d20:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 8002d24:	4618      	mov	r0, r3
 8002d26:	377c      	adds	r7, #124	@ 0x7c
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	bd90      	pop	{r4, r7, pc}
 8002d2c:	40022000 	.word	0x40022000
 8002d30:	40022100 	.word	0x40022100
 8002d34:	40022300 	.word	0x40022300
 8002d38:	58026300 	.word	0x58026300
 8002d3c:	58026000 	.word	0x58026000
 8002d40:	fffff0e0 	.word	0xfffff0e0

08002d44 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d44:	b480      	push	{r7}
 8002d46:	b085      	sub	sp, #20
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	f003 0307 	and.w	r3, r3, #7
 8002d52:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002d54:	4b0b      	ldr	r3, [pc, #44]	@ (8002d84 <__NVIC_SetPriorityGrouping+0x40>)
 8002d56:	68db      	ldr	r3, [r3, #12]
 8002d58:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002d5a:	68ba      	ldr	r2, [r7, #8]
 8002d5c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002d60:	4013      	ands	r3, r2
 8002d62:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002d68:	68bb      	ldr	r3, [r7, #8]
 8002d6a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002d6c:	4b06      	ldr	r3, [pc, #24]	@ (8002d88 <__NVIC_SetPriorityGrouping+0x44>)
 8002d6e:	4313      	orrs	r3, r2
 8002d70:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002d72:	4a04      	ldr	r2, [pc, #16]	@ (8002d84 <__NVIC_SetPriorityGrouping+0x40>)
 8002d74:	68bb      	ldr	r3, [r7, #8]
 8002d76:	60d3      	str	r3, [r2, #12]
}
 8002d78:	bf00      	nop
 8002d7a:	3714      	adds	r7, #20
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d82:	4770      	bx	lr
 8002d84:	e000ed00 	.word	0xe000ed00
 8002d88:	05fa0000 	.word	0x05fa0000

08002d8c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002d8c:	b480      	push	{r7}
 8002d8e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002d90:	4b04      	ldr	r3, [pc, #16]	@ (8002da4 <__NVIC_GetPriorityGrouping+0x18>)
 8002d92:	68db      	ldr	r3, [r3, #12]
 8002d94:	0a1b      	lsrs	r3, r3, #8
 8002d96:	f003 0307 	and.w	r3, r3, #7
}
 8002d9a:	4618      	mov	r0, r3
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da2:	4770      	bx	lr
 8002da4:	e000ed00 	.word	0xe000ed00

08002da8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002da8:	b480      	push	{r7}
 8002daa:	b083      	sub	sp, #12
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	4603      	mov	r3, r0
 8002db0:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002db2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	db0b      	blt.n	8002dd2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002dba:	88fb      	ldrh	r3, [r7, #6]
 8002dbc:	f003 021f 	and.w	r2, r3, #31
 8002dc0:	4907      	ldr	r1, [pc, #28]	@ (8002de0 <__NVIC_EnableIRQ+0x38>)
 8002dc2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002dc6:	095b      	lsrs	r3, r3, #5
 8002dc8:	2001      	movs	r0, #1
 8002dca:	fa00 f202 	lsl.w	r2, r0, r2
 8002dce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002dd2:	bf00      	nop
 8002dd4:	370c      	adds	r7, #12
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ddc:	4770      	bx	lr
 8002dde:	bf00      	nop
 8002de0:	e000e100 	.word	0xe000e100

08002de4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002de4:	b480      	push	{r7}
 8002de6:	b083      	sub	sp, #12
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	4603      	mov	r3, r0
 8002dec:	6039      	str	r1, [r7, #0]
 8002dee:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002df0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	db0a      	blt.n	8002e0e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002df8:	683b      	ldr	r3, [r7, #0]
 8002dfa:	b2da      	uxtb	r2, r3
 8002dfc:	490c      	ldr	r1, [pc, #48]	@ (8002e30 <__NVIC_SetPriority+0x4c>)
 8002dfe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002e02:	0112      	lsls	r2, r2, #4
 8002e04:	b2d2      	uxtb	r2, r2
 8002e06:	440b      	add	r3, r1
 8002e08:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002e0c:	e00a      	b.n	8002e24 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e0e:	683b      	ldr	r3, [r7, #0]
 8002e10:	b2da      	uxtb	r2, r3
 8002e12:	4908      	ldr	r1, [pc, #32]	@ (8002e34 <__NVIC_SetPriority+0x50>)
 8002e14:	88fb      	ldrh	r3, [r7, #6]
 8002e16:	f003 030f 	and.w	r3, r3, #15
 8002e1a:	3b04      	subs	r3, #4
 8002e1c:	0112      	lsls	r2, r2, #4
 8002e1e:	b2d2      	uxtb	r2, r2
 8002e20:	440b      	add	r3, r1
 8002e22:	761a      	strb	r2, [r3, #24]
}
 8002e24:	bf00      	nop
 8002e26:	370c      	adds	r7, #12
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2e:	4770      	bx	lr
 8002e30:	e000e100 	.word	0xe000e100
 8002e34:	e000ed00 	.word	0xe000ed00

08002e38 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e38:	b480      	push	{r7}
 8002e3a:	b089      	sub	sp, #36	@ 0x24
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	60f8      	str	r0, [r7, #12]
 8002e40:	60b9      	str	r1, [r7, #8]
 8002e42:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	f003 0307 	and.w	r3, r3, #7
 8002e4a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002e4c:	69fb      	ldr	r3, [r7, #28]
 8002e4e:	f1c3 0307 	rsb	r3, r3, #7
 8002e52:	2b04      	cmp	r3, #4
 8002e54:	bf28      	it	cs
 8002e56:	2304      	movcs	r3, #4
 8002e58:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002e5a:	69fb      	ldr	r3, [r7, #28]
 8002e5c:	3304      	adds	r3, #4
 8002e5e:	2b06      	cmp	r3, #6
 8002e60:	d902      	bls.n	8002e68 <NVIC_EncodePriority+0x30>
 8002e62:	69fb      	ldr	r3, [r7, #28]
 8002e64:	3b03      	subs	r3, #3
 8002e66:	e000      	b.n	8002e6a <NVIC_EncodePriority+0x32>
 8002e68:	2300      	movs	r3, #0
 8002e6a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e6c:	f04f 32ff 	mov.w	r2, #4294967295
 8002e70:	69bb      	ldr	r3, [r7, #24]
 8002e72:	fa02 f303 	lsl.w	r3, r2, r3
 8002e76:	43da      	mvns	r2, r3
 8002e78:	68bb      	ldr	r3, [r7, #8]
 8002e7a:	401a      	ands	r2, r3
 8002e7c:	697b      	ldr	r3, [r7, #20]
 8002e7e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002e80:	f04f 31ff 	mov.w	r1, #4294967295
 8002e84:	697b      	ldr	r3, [r7, #20]
 8002e86:	fa01 f303 	lsl.w	r3, r1, r3
 8002e8a:	43d9      	mvns	r1, r3
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e90:	4313      	orrs	r3, r2
         );
}
 8002e92:	4618      	mov	r0, r3
 8002e94:	3724      	adds	r7, #36	@ 0x24
 8002e96:	46bd      	mov	sp, r7
 8002e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e9c:	4770      	bx	lr

08002e9e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e9e:	b580      	push	{r7, lr}
 8002ea0:	b082      	sub	sp, #8
 8002ea2:	af00      	add	r7, sp, #0
 8002ea4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002ea6:	6878      	ldr	r0, [r7, #4]
 8002ea8:	f7ff ff4c 	bl	8002d44 <__NVIC_SetPriorityGrouping>
}
 8002eac:	bf00      	nop
 8002eae:	3708      	adds	r7, #8
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	bd80      	pop	{r7, pc}

08002eb4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	b086      	sub	sp, #24
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	4603      	mov	r3, r0
 8002ebc:	60b9      	str	r1, [r7, #8]
 8002ebe:	607a      	str	r2, [r7, #4]
 8002ec0:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002ec2:	f7ff ff63 	bl	8002d8c <__NVIC_GetPriorityGrouping>
 8002ec6:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002ec8:	687a      	ldr	r2, [r7, #4]
 8002eca:	68b9      	ldr	r1, [r7, #8]
 8002ecc:	6978      	ldr	r0, [r7, #20]
 8002ece:	f7ff ffb3 	bl	8002e38 <NVIC_EncodePriority>
 8002ed2:	4602      	mov	r2, r0
 8002ed4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002ed8:	4611      	mov	r1, r2
 8002eda:	4618      	mov	r0, r3
 8002edc:	f7ff ff82 	bl	8002de4 <__NVIC_SetPriority>
}
 8002ee0:	bf00      	nop
 8002ee2:	3718      	adds	r7, #24
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	bd80      	pop	{r7, pc}

08002ee8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b082      	sub	sp, #8
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	4603      	mov	r3, r0
 8002ef0:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002ef2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002ef6:	4618      	mov	r0, r3
 8002ef8:	f7ff ff56 	bl	8002da8 <__NVIC_EnableIRQ>
}
 8002efc:	bf00      	nop
 8002efe:	3708      	adds	r7, #8
 8002f00:	46bd      	mov	sp, r7
 8002f02:	bd80      	pop	{r7, pc}

08002f04 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002f04:	b580      	push	{r7, lr}
 8002f06:	b086      	sub	sp, #24
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8002f0c:	f7fe fe7e 	bl	8001c0c <HAL_GetTick>
 8002f10:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d101      	bne.n	8002f1c <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8002f18:	2301      	movs	r3, #1
 8002f1a:	e2dc      	b.n	80034d6 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002f22:	b2db      	uxtb	r3, r3
 8002f24:	2b02      	cmp	r3, #2
 8002f26:	d008      	beq.n	8002f3a <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	2280      	movs	r2, #128	@ 0x80
 8002f2c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	2200      	movs	r2, #0
 8002f32:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 8002f36:	2301      	movs	r3, #1
 8002f38:	e2cd      	b.n	80034d6 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	4a76      	ldr	r2, [pc, #472]	@ (8003118 <HAL_DMA_Abort+0x214>)
 8002f40:	4293      	cmp	r3, r2
 8002f42:	d04a      	beq.n	8002fda <HAL_DMA_Abort+0xd6>
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	4a74      	ldr	r2, [pc, #464]	@ (800311c <HAL_DMA_Abort+0x218>)
 8002f4a:	4293      	cmp	r3, r2
 8002f4c:	d045      	beq.n	8002fda <HAL_DMA_Abort+0xd6>
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	4a73      	ldr	r2, [pc, #460]	@ (8003120 <HAL_DMA_Abort+0x21c>)
 8002f54:	4293      	cmp	r3, r2
 8002f56:	d040      	beq.n	8002fda <HAL_DMA_Abort+0xd6>
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	4a71      	ldr	r2, [pc, #452]	@ (8003124 <HAL_DMA_Abort+0x220>)
 8002f5e:	4293      	cmp	r3, r2
 8002f60:	d03b      	beq.n	8002fda <HAL_DMA_Abort+0xd6>
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	4a70      	ldr	r2, [pc, #448]	@ (8003128 <HAL_DMA_Abort+0x224>)
 8002f68:	4293      	cmp	r3, r2
 8002f6a:	d036      	beq.n	8002fda <HAL_DMA_Abort+0xd6>
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	4a6e      	ldr	r2, [pc, #440]	@ (800312c <HAL_DMA_Abort+0x228>)
 8002f72:	4293      	cmp	r3, r2
 8002f74:	d031      	beq.n	8002fda <HAL_DMA_Abort+0xd6>
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	4a6d      	ldr	r2, [pc, #436]	@ (8003130 <HAL_DMA_Abort+0x22c>)
 8002f7c:	4293      	cmp	r3, r2
 8002f7e:	d02c      	beq.n	8002fda <HAL_DMA_Abort+0xd6>
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	4a6b      	ldr	r2, [pc, #428]	@ (8003134 <HAL_DMA_Abort+0x230>)
 8002f86:	4293      	cmp	r3, r2
 8002f88:	d027      	beq.n	8002fda <HAL_DMA_Abort+0xd6>
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	4a6a      	ldr	r2, [pc, #424]	@ (8003138 <HAL_DMA_Abort+0x234>)
 8002f90:	4293      	cmp	r3, r2
 8002f92:	d022      	beq.n	8002fda <HAL_DMA_Abort+0xd6>
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	4a68      	ldr	r2, [pc, #416]	@ (800313c <HAL_DMA_Abort+0x238>)
 8002f9a:	4293      	cmp	r3, r2
 8002f9c:	d01d      	beq.n	8002fda <HAL_DMA_Abort+0xd6>
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	4a67      	ldr	r2, [pc, #412]	@ (8003140 <HAL_DMA_Abort+0x23c>)
 8002fa4:	4293      	cmp	r3, r2
 8002fa6:	d018      	beq.n	8002fda <HAL_DMA_Abort+0xd6>
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	4a65      	ldr	r2, [pc, #404]	@ (8003144 <HAL_DMA_Abort+0x240>)
 8002fae:	4293      	cmp	r3, r2
 8002fb0:	d013      	beq.n	8002fda <HAL_DMA_Abort+0xd6>
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	4a64      	ldr	r2, [pc, #400]	@ (8003148 <HAL_DMA_Abort+0x244>)
 8002fb8:	4293      	cmp	r3, r2
 8002fba:	d00e      	beq.n	8002fda <HAL_DMA_Abort+0xd6>
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	4a62      	ldr	r2, [pc, #392]	@ (800314c <HAL_DMA_Abort+0x248>)
 8002fc2:	4293      	cmp	r3, r2
 8002fc4:	d009      	beq.n	8002fda <HAL_DMA_Abort+0xd6>
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	4a61      	ldr	r2, [pc, #388]	@ (8003150 <HAL_DMA_Abort+0x24c>)
 8002fcc:	4293      	cmp	r3, r2
 8002fce:	d004      	beq.n	8002fda <HAL_DMA_Abort+0xd6>
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	4a5f      	ldr	r2, [pc, #380]	@ (8003154 <HAL_DMA_Abort+0x250>)
 8002fd6:	4293      	cmp	r3, r2
 8002fd8:	d101      	bne.n	8002fde <HAL_DMA_Abort+0xda>
 8002fda:	2301      	movs	r3, #1
 8002fdc:	e000      	b.n	8002fe0 <HAL_DMA_Abort+0xdc>
 8002fde:	2300      	movs	r3, #0
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d013      	beq.n	800300c <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	681a      	ldr	r2, [r3, #0]
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f022 021e 	bic.w	r2, r2, #30
 8002ff2:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	695a      	ldr	r2, [r3, #20]
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003002:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	617b      	str	r3, [r7, #20]
 800300a:	e00a      	b.n	8003022 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	681a      	ldr	r2, [r3, #0]
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f022 020e 	bic.w	r2, r2, #14
 800301a:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	4a3c      	ldr	r2, [pc, #240]	@ (8003118 <HAL_DMA_Abort+0x214>)
 8003028:	4293      	cmp	r3, r2
 800302a:	d072      	beq.n	8003112 <HAL_DMA_Abort+0x20e>
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	4a3a      	ldr	r2, [pc, #232]	@ (800311c <HAL_DMA_Abort+0x218>)
 8003032:	4293      	cmp	r3, r2
 8003034:	d06d      	beq.n	8003112 <HAL_DMA_Abort+0x20e>
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	4a39      	ldr	r2, [pc, #228]	@ (8003120 <HAL_DMA_Abort+0x21c>)
 800303c:	4293      	cmp	r3, r2
 800303e:	d068      	beq.n	8003112 <HAL_DMA_Abort+0x20e>
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	4a37      	ldr	r2, [pc, #220]	@ (8003124 <HAL_DMA_Abort+0x220>)
 8003046:	4293      	cmp	r3, r2
 8003048:	d063      	beq.n	8003112 <HAL_DMA_Abort+0x20e>
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	4a36      	ldr	r2, [pc, #216]	@ (8003128 <HAL_DMA_Abort+0x224>)
 8003050:	4293      	cmp	r3, r2
 8003052:	d05e      	beq.n	8003112 <HAL_DMA_Abort+0x20e>
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	4a34      	ldr	r2, [pc, #208]	@ (800312c <HAL_DMA_Abort+0x228>)
 800305a:	4293      	cmp	r3, r2
 800305c:	d059      	beq.n	8003112 <HAL_DMA_Abort+0x20e>
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	4a33      	ldr	r2, [pc, #204]	@ (8003130 <HAL_DMA_Abort+0x22c>)
 8003064:	4293      	cmp	r3, r2
 8003066:	d054      	beq.n	8003112 <HAL_DMA_Abort+0x20e>
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	4a31      	ldr	r2, [pc, #196]	@ (8003134 <HAL_DMA_Abort+0x230>)
 800306e:	4293      	cmp	r3, r2
 8003070:	d04f      	beq.n	8003112 <HAL_DMA_Abort+0x20e>
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	4a30      	ldr	r2, [pc, #192]	@ (8003138 <HAL_DMA_Abort+0x234>)
 8003078:	4293      	cmp	r3, r2
 800307a:	d04a      	beq.n	8003112 <HAL_DMA_Abort+0x20e>
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	4a2e      	ldr	r2, [pc, #184]	@ (800313c <HAL_DMA_Abort+0x238>)
 8003082:	4293      	cmp	r3, r2
 8003084:	d045      	beq.n	8003112 <HAL_DMA_Abort+0x20e>
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	4a2d      	ldr	r2, [pc, #180]	@ (8003140 <HAL_DMA_Abort+0x23c>)
 800308c:	4293      	cmp	r3, r2
 800308e:	d040      	beq.n	8003112 <HAL_DMA_Abort+0x20e>
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	4a2b      	ldr	r2, [pc, #172]	@ (8003144 <HAL_DMA_Abort+0x240>)
 8003096:	4293      	cmp	r3, r2
 8003098:	d03b      	beq.n	8003112 <HAL_DMA_Abort+0x20e>
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	4a2a      	ldr	r2, [pc, #168]	@ (8003148 <HAL_DMA_Abort+0x244>)
 80030a0:	4293      	cmp	r3, r2
 80030a2:	d036      	beq.n	8003112 <HAL_DMA_Abort+0x20e>
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	4a28      	ldr	r2, [pc, #160]	@ (800314c <HAL_DMA_Abort+0x248>)
 80030aa:	4293      	cmp	r3, r2
 80030ac:	d031      	beq.n	8003112 <HAL_DMA_Abort+0x20e>
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	4a27      	ldr	r2, [pc, #156]	@ (8003150 <HAL_DMA_Abort+0x24c>)
 80030b4:	4293      	cmp	r3, r2
 80030b6:	d02c      	beq.n	8003112 <HAL_DMA_Abort+0x20e>
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	4a25      	ldr	r2, [pc, #148]	@ (8003154 <HAL_DMA_Abort+0x250>)
 80030be:	4293      	cmp	r3, r2
 80030c0:	d027      	beq.n	8003112 <HAL_DMA_Abort+0x20e>
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	4a24      	ldr	r2, [pc, #144]	@ (8003158 <HAL_DMA_Abort+0x254>)
 80030c8:	4293      	cmp	r3, r2
 80030ca:	d022      	beq.n	8003112 <HAL_DMA_Abort+0x20e>
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	4a22      	ldr	r2, [pc, #136]	@ (800315c <HAL_DMA_Abort+0x258>)
 80030d2:	4293      	cmp	r3, r2
 80030d4:	d01d      	beq.n	8003112 <HAL_DMA_Abort+0x20e>
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	4a21      	ldr	r2, [pc, #132]	@ (8003160 <HAL_DMA_Abort+0x25c>)
 80030dc:	4293      	cmp	r3, r2
 80030de:	d018      	beq.n	8003112 <HAL_DMA_Abort+0x20e>
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	4a1f      	ldr	r2, [pc, #124]	@ (8003164 <HAL_DMA_Abort+0x260>)
 80030e6:	4293      	cmp	r3, r2
 80030e8:	d013      	beq.n	8003112 <HAL_DMA_Abort+0x20e>
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	4a1e      	ldr	r2, [pc, #120]	@ (8003168 <HAL_DMA_Abort+0x264>)
 80030f0:	4293      	cmp	r3, r2
 80030f2:	d00e      	beq.n	8003112 <HAL_DMA_Abort+0x20e>
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	4a1c      	ldr	r2, [pc, #112]	@ (800316c <HAL_DMA_Abort+0x268>)
 80030fa:	4293      	cmp	r3, r2
 80030fc:	d009      	beq.n	8003112 <HAL_DMA_Abort+0x20e>
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	4a1b      	ldr	r2, [pc, #108]	@ (8003170 <HAL_DMA_Abort+0x26c>)
 8003104:	4293      	cmp	r3, r2
 8003106:	d004      	beq.n	8003112 <HAL_DMA_Abort+0x20e>
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	4a19      	ldr	r2, [pc, #100]	@ (8003174 <HAL_DMA_Abort+0x270>)
 800310e:	4293      	cmp	r3, r2
 8003110:	d132      	bne.n	8003178 <HAL_DMA_Abort+0x274>
 8003112:	2301      	movs	r3, #1
 8003114:	e031      	b.n	800317a <HAL_DMA_Abort+0x276>
 8003116:	bf00      	nop
 8003118:	40020010 	.word	0x40020010
 800311c:	40020028 	.word	0x40020028
 8003120:	40020040 	.word	0x40020040
 8003124:	40020058 	.word	0x40020058
 8003128:	40020070 	.word	0x40020070
 800312c:	40020088 	.word	0x40020088
 8003130:	400200a0 	.word	0x400200a0
 8003134:	400200b8 	.word	0x400200b8
 8003138:	40020410 	.word	0x40020410
 800313c:	40020428 	.word	0x40020428
 8003140:	40020440 	.word	0x40020440
 8003144:	40020458 	.word	0x40020458
 8003148:	40020470 	.word	0x40020470
 800314c:	40020488 	.word	0x40020488
 8003150:	400204a0 	.word	0x400204a0
 8003154:	400204b8 	.word	0x400204b8
 8003158:	58025408 	.word	0x58025408
 800315c:	5802541c 	.word	0x5802541c
 8003160:	58025430 	.word	0x58025430
 8003164:	58025444 	.word	0x58025444
 8003168:	58025458 	.word	0x58025458
 800316c:	5802546c 	.word	0x5802546c
 8003170:	58025480 	.word	0x58025480
 8003174:	58025494 	.word	0x58025494
 8003178:	2300      	movs	r3, #0
 800317a:	2b00      	cmp	r3, #0
 800317c:	d007      	beq.n	800318e <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003182:	681a      	ldr	r2, [r3, #0]
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003188:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800318c:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	4a6d      	ldr	r2, [pc, #436]	@ (8003348 <HAL_DMA_Abort+0x444>)
 8003194:	4293      	cmp	r3, r2
 8003196:	d04a      	beq.n	800322e <HAL_DMA_Abort+0x32a>
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	4a6b      	ldr	r2, [pc, #428]	@ (800334c <HAL_DMA_Abort+0x448>)
 800319e:	4293      	cmp	r3, r2
 80031a0:	d045      	beq.n	800322e <HAL_DMA_Abort+0x32a>
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	4a6a      	ldr	r2, [pc, #424]	@ (8003350 <HAL_DMA_Abort+0x44c>)
 80031a8:	4293      	cmp	r3, r2
 80031aa:	d040      	beq.n	800322e <HAL_DMA_Abort+0x32a>
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	4a68      	ldr	r2, [pc, #416]	@ (8003354 <HAL_DMA_Abort+0x450>)
 80031b2:	4293      	cmp	r3, r2
 80031b4:	d03b      	beq.n	800322e <HAL_DMA_Abort+0x32a>
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	4a67      	ldr	r2, [pc, #412]	@ (8003358 <HAL_DMA_Abort+0x454>)
 80031bc:	4293      	cmp	r3, r2
 80031be:	d036      	beq.n	800322e <HAL_DMA_Abort+0x32a>
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	4a65      	ldr	r2, [pc, #404]	@ (800335c <HAL_DMA_Abort+0x458>)
 80031c6:	4293      	cmp	r3, r2
 80031c8:	d031      	beq.n	800322e <HAL_DMA_Abort+0x32a>
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	4a64      	ldr	r2, [pc, #400]	@ (8003360 <HAL_DMA_Abort+0x45c>)
 80031d0:	4293      	cmp	r3, r2
 80031d2:	d02c      	beq.n	800322e <HAL_DMA_Abort+0x32a>
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	4a62      	ldr	r2, [pc, #392]	@ (8003364 <HAL_DMA_Abort+0x460>)
 80031da:	4293      	cmp	r3, r2
 80031dc:	d027      	beq.n	800322e <HAL_DMA_Abort+0x32a>
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	4a61      	ldr	r2, [pc, #388]	@ (8003368 <HAL_DMA_Abort+0x464>)
 80031e4:	4293      	cmp	r3, r2
 80031e6:	d022      	beq.n	800322e <HAL_DMA_Abort+0x32a>
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	4a5f      	ldr	r2, [pc, #380]	@ (800336c <HAL_DMA_Abort+0x468>)
 80031ee:	4293      	cmp	r3, r2
 80031f0:	d01d      	beq.n	800322e <HAL_DMA_Abort+0x32a>
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	4a5e      	ldr	r2, [pc, #376]	@ (8003370 <HAL_DMA_Abort+0x46c>)
 80031f8:	4293      	cmp	r3, r2
 80031fa:	d018      	beq.n	800322e <HAL_DMA_Abort+0x32a>
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	4a5c      	ldr	r2, [pc, #368]	@ (8003374 <HAL_DMA_Abort+0x470>)
 8003202:	4293      	cmp	r3, r2
 8003204:	d013      	beq.n	800322e <HAL_DMA_Abort+0x32a>
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	4a5b      	ldr	r2, [pc, #364]	@ (8003378 <HAL_DMA_Abort+0x474>)
 800320c:	4293      	cmp	r3, r2
 800320e:	d00e      	beq.n	800322e <HAL_DMA_Abort+0x32a>
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	4a59      	ldr	r2, [pc, #356]	@ (800337c <HAL_DMA_Abort+0x478>)
 8003216:	4293      	cmp	r3, r2
 8003218:	d009      	beq.n	800322e <HAL_DMA_Abort+0x32a>
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	4a58      	ldr	r2, [pc, #352]	@ (8003380 <HAL_DMA_Abort+0x47c>)
 8003220:	4293      	cmp	r3, r2
 8003222:	d004      	beq.n	800322e <HAL_DMA_Abort+0x32a>
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	4a56      	ldr	r2, [pc, #344]	@ (8003384 <HAL_DMA_Abort+0x480>)
 800322a:	4293      	cmp	r3, r2
 800322c:	d108      	bne.n	8003240 <HAL_DMA_Abort+0x33c>
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	681a      	ldr	r2, [r3, #0]
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f022 0201 	bic.w	r2, r2, #1
 800323c:	601a      	str	r2, [r3, #0]
 800323e:	e007      	b.n	8003250 <HAL_DMA_Abort+0x34c>
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	681a      	ldr	r2, [r3, #0]
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f022 0201 	bic.w	r2, r2, #1
 800324e:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8003250:	e013      	b.n	800327a <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003252:	f7fe fcdb 	bl	8001c0c <HAL_GetTick>
 8003256:	4602      	mov	r2, r0
 8003258:	693b      	ldr	r3, [r7, #16]
 800325a:	1ad3      	subs	r3, r2, r3
 800325c:	2b05      	cmp	r3, #5
 800325e:	d90c      	bls.n	800327a <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	2220      	movs	r2, #32
 8003264:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	2203      	movs	r2, #3
 800326a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	2200      	movs	r2, #0
 8003272:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8003276:	2301      	movs	r3, #1
 8003278:	e12d      	b.n	80034d6 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 800327a:	697b      	ldr	r3, [r7, #20]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f003 0301 	and.w	r3, r3, #1
 8003282:	2b00      	cmp	r3, #0
 8003284:	d1e5      	bne.n	8003252 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	4a2f      	ldr	r2, [pc, #188]	@ (8003348 <HAL_DMA_Abort+0x444>)
 800328c:	4293      	cmp	r3, r2
 800328e:	d04a      	beq.n	8003326 <HAL_DMA_Abort+0x422>
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	4a2d      	ldr	r2, [pc, #180]	@ (800334c <HAL_DMA_Abort+0x448>)
 8003296:	4293      	cmp	r3, r2
 8003298:	d045      	beq.n	8003326 <HAL_DMA_Abort+0x422>
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	4a2c      	ldr	r2, [pc, #176]	@ (8003350 <HAL_DMA_Abort+0x44c>)
 80032a0:	4293      	cmp	r3, r2
 80032a2:	d040      	beq.n	8003326 <HAL_DMA_Abort+0x422>
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	4a2a      	ldr	r2, [pc, #168]	@ (8003354 <HAL_DMA_Abort+0x450>)
 80032aa:	4293      	cmp	r3, r2
 80032ac:	d03b      	beq.n	8003326 <HAL_DMA_Abort+0x422>
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	4a29      	ldr	r2, [pc, #164]	@ (8003358 <HAL_DMA_Abort+0x454>)
 80032b4:	4293      	cmp	r3, r2
 80032b6:	d036      	beq.n	8003326 <HAL_DMA_Abort+0x422>
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	4a27      	ldr	r2, [pc, #156]	@ (800335c <HAL_DMA_Abort+0x458>)
 80032be:	4293      	cmp	r3, r2
 80032c0:	d031      	beq.n	8003326 <HAL_DMA_Abort+0x422>
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	4a26      	ldr	r2, [pc, #152]	@ (8003360 <HAL_DMA_Abort+0x45c>)
 80032c8:	4293      	cmp	r3, r2
 80032ca:	d02c      	beq.n	8003326 <HAL_DMA_Abort+0x422>
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	4a24      	ldr	r2, [pc, #144]	@ (8003364 <HAL_DMA_Abort+0x460>)
 80032d2:	4293      	cmp	r3, r2
 80032d4:	d027      	beq.n	8003326 <HAL_DMA_Abort+0x422>
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	4a23      	ldr	r2, [pc, #140]	@ (8003368 <HAL_DMA_Abort+0x464>)
 80032dc:	4293      	cmp	r3, r2
 80032de:	d022      	beq.n	8003326 <HAL_DMA_Abort+0x422>
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	4a21      	ldr	r2, [pc, #132]	@ (800336c <HAL_DMA_Abort+0x468>)
 80032e6:	4293      	cmp	r3, r2
 80032e8:	d01d      	beq.n	8003326 <HAL_DMA_Abort+0x422>
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	4a20      	ldr	r2, [pc, #128]	@ (8003370 <HAL_DMA_Abort+0x46c>)
 80032f0:	4293      	cmp	r3, r2
 80032f2:	d018      	beq.n	8003326 <HAL_DMA_Abort+0x422>
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	4a1e      	ldr	r2, [pc, #120]	@ (8003374 <HAL_DMA_Abort+0x470>)
 80032fa:	4293      	cmp	r3, r2
 80032fc:	d013      	beq.n	8003326 <HAL_DMA_Abort+0x422>
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	4a1d      	ldr	r2, [pc, #116]	@ (8003378 <HAL_DMA_Abort+0x474>)
 8003304:	4293      	cmp	r3, r2
 8003306:	d00e      	beq.n	8003326 <HAL_DMA_Abort+0x422>
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	4a1b      	ldr	r2, [pc, #108]	@ (800337c <HAL_DMA_Abort+0x478>)
 800330e:	4293      	cmp	r3, r2
 8003310:	d009      	beq.n	8003326 <HAL_DMA_Abort+0x422>
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	4a1a      	ldr	r2, [pc, #104]	@ (8003380 <HAL_DMA_Abort+0x47c>)
 8003318:	4293      	cmp	r3, r2
 800331a:	d004      	beq.n	8003326 <HAL_DMA_Abort+0x422>
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	4a18      	ldr	r2, [pc, #96]	@ (8003384 <HAL_DMA_Abort+0x480>)
 8003322:	4293      	cmp	r3, r2
 8003324:	d101      	bne.n	800332a <HAL_DMA_Abort+0x426>
 8003326:	2301      	movs	r3, #1
 8003328:	e000      	b.n	800332c <HAL_DMA_Abort+0x428>
 800332a:	2300      	movs	r3, #0
 800332c:	2b00      	cmp	r3, #0
 800332e:	d02b      	beq.n	8003388 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003334:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800333a:	f003 031f 	and.w	r3, r3, #31
 800333e:	223f      	movs	r2, #63	@ 0x3f
 8003340:	409a      	lsls	r2, r3
 8003342:	68bb      	ldr	r3, [r7, #8]
 8003344:	609a      	str	r2, [r3, #8]
 8003346:	e02a      	b.n	800339e <HAL_DMA_Abort+0x49a>
 8003348:	40020010 	.word	0x40020010
 800334c:	40020028 	.word	0x40020028
 8003350:	40020040 	.word	0x40020040
 8003354:	40020058 	.word	0x40020058
 8003358:	40020070 	.word	0x40020070
 800335c:	40020088 	.word	0x40020088
 8003360:	400200a0 	.word	0x400200a0
 8003364:	400200b8 	.word	0x400200b8
 8003368:	40020410 	.word	0x40020410
 800336c:	40020428 	.word	0x40020428
 8003370:	40020440 	.word	0x40020440
 8003374:	40020458 	.word	0x40020458
 8003378:	40020470 	.word	0x40020470
 800337c:	40020488 	.word	0x40020488
 8003380:	400204a0 	.word	0x400204a0
 8003384:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800338c:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003392:	f003 031f 	and.w	r3, r3, #31
 8003396:	2201      	movs	r2, #1
 8003398:	409a      	lsls	r2, r3
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	4a4f      	ldr	r2, [pc, #316]	@ (80034e0 <HAL_DMA_Abort+0x5dc>)
 80033a4:	4293      	cmp	r3, r2
 80033a6:	d072      	beq.n	800348e <HAL_DMA_Abort+0x58a>
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	4a4d      	ldr	r2, [pc, #308]	@ (80034e4 <HAL_DMA_Abort+0x5e0>)
 80033ae:	4293      	cmp	r3, r2
 80033b0:	d06d      	beq.n	800348e <HAL_DMA_Abort+0x58a>
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	4a4c      	ldr	r2, [pc, #304]	@ (80034e8 <HAL_DMA_Abort+0x5e4>)
 80033b8:	4293      	cmp	r3, r2
 80033ba:	d068      	beq.n	800348e <HAL_DMA_Abort+0x58a>
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	4a4a      	ldr	r2, [pc, #296]	@ (80034ec <HAL_DMA_Abort+0x5e8>)
 80033c2:	4293      	cmp	r3, r2
 80033c4:	d063      	beq.n	800348e <HAL_DMA_Abort+0x58a>
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	4a49      	ldr	r2, [pc, #292]	@ (80034f0 <HAL_DMA_Abort+0x5ec>)
 80033cc:	4293      	cmp	r3, r2
 80033ce:	d05e      	beq.n	800348e <HAL_DMA_Abort+0x58a>
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	4a47      	ldr	r2, [pc, #284]	@ (80034f4 <HAL_DMA_Abort+0x5f0>)
 80033d6:	4293      	cmp	r3, r2
 80033d8:	d059      	beq.n	800348e <HAL_DMA_Abort+0x58a>
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	4a46      	ldr	r2, [pc, #280]	@ (80034f8 <HAL_DMA_Abort+0x5f4>)
 80033e0:	4293      	cmp	r3, r2
 80033e2:	d054      	beq.n	800348e <HAL_DMA_Abort+0x58a>
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	4a44      	ldr	r2, [pc, #272]	@ (80034fc <HAL_DMA_Abort+0x5f8>)
 80033ea:	4293      	cmp	r3, r2
 80033ec:	d04f      	beq.n	800348e <HAL_DMA_Abort+0x58a>
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	4a43      	ldr	r2, [pc, #268]	@ (8003500 <HAL_DMA_Abort+0x5fc>)
 80033f4:	4293      	cmp	r3, r2
 80033f6:	d04a      	beq.n	800348e <HAL_DMA_Abort+0x58a>
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	4a41      	ldr	r2, [pc, #260]	@ (8003504 <HAL_DMA_Abort+0x600>)
 80033fe:	4293      	cmp	r3, r2
 8003400:	d045      	beq.n	800348e <HAL_DMA_Abort+0x58a>
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	4a40      	ldr	r2, [pc, #256]	@ (8003508 <HAL_DMA_Abort+0x604>)
 8003408:	4293      	cmp	r3, r2
 800340a:	d040      	beq.n	800348e <HAL_DMA_Abort+0x58a>
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	4a3e      	ldr	r2, [pc, #248]	@ (800350c <HAL_DMA_Abort+0x608>)
 8003412:	4293      	cmp	r3, r2
 8003414:	d03b      	beq.n	800348e <HAL_DMA_Abort+0x58a>
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	4a3d      	ldr	r2, [pc, #244]	@ (8003510 <HAL_DMA_Abort+0x60c>)
 800341c:	4293      	cmp	r3, r2
 800341e:	d036      	beq.n	800348e <HAL_DMA_Abort+0x58a>
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	4a3b      	ldr	r2, [pc, #236]	@ (8003514 <HAL_DMA_Abort+0x610>)
 8003426:	4293      	cmp	r3, r2
 8003428:	d031      	beq.n	800348e <HAL_DMA_Abort+0x58a>
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	4a3a      	ldr	r2, [pc, #232]	@ (8003518 <HAL_DMA_Abort+0x614>)
 8003430:	4293      	cmp	r3, r2
 8003432:	d02c      	beq.n	800348e <HAL_DMA_Abort+0x58a>
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	4a38      	ldr	r2, [pc, #224]	@ (800351c <HAL_DMA_Abort+0x618>)
 800343a:	4293      	cmp	r3, r2
 800343c:	d027      	beq.n	800348e <HAL_DMA_Abort+0x58a>
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	4a37      	ldr	r2, [pc, #220]	@ (8003520 <HAL_DMA_Abort+0x61c>)
 8003444:	4293      	cmp	r3, r2
 8003446:	d022      	beq.n	800348e <HAL_DMA_Abort+0x58a>
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	4a35      	ldr	r2, [pc, #212]	@ (8003524 <HAL_DMA_Abort+0x620>)
 800344e:	4293      	cmp	r3, r2
 8003450:	d01d      	beq.n	800348e <HAL_DMA_Abort+0x58a>
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	4a34      	ldr	r2, [pc, #208]	@ (8003528 <HAL_DMA_Abort+0x624>)
 8003458:	4293      	cmp	r3, r2
 800345a:	d018      	beq.n	800348e <HAL_DMA_Abort+0x58a>
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	4a32      	ldr	r2, [pc, #200]	@ (800352c <HAL_DMA_Abort+0x628>)
 8003462:	4293      	cmp	r3, r2
 8003464:	d013      	beq.n	800348e <HAL_DMA_Abort+0x58a>
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	4a31      	ldr	r2, [pc, #196]	@ (8003530 <HAL_DMA_Abort+0x62c>)
 800346c:	4293      	cmp	r3, r2
 800346e:	d00e      	beq.n	800348e <HAL_DMA_Abort+0x58a>
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	4a2f      	ldr	r2, [pc, #188]	@ (8003534 <HAL_DMA_Abort+0x630>)
 8003476:	4293      	cmp	r3, r2
 8003478:	d009      	beq.n	800348e <HAL_DMA_Abort+0x58a>
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	4a2e      	ldr	r2, [pc, #184]	@ (8003538 <HAL_DMA_Abort+0x634>)
 8003480:	4293      	cmp	r3, r2
 8003482:	d004      	beq.n	800348e <HAL_DMA_Abort+0x58a>
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	4a2c      	ldr	r2, [pc, #176]	@ (800353c <HAL_DMA_Abort+0x638>)
 800348a:	4293      	cmp	r3, r2
 800348c:	d101      	bne.n	8003492 <HAL_DMA_Abort+0x58e>
 800348e:	2301      	movs	r3, #1
 8003490:	e000      	b.n	8003494 <HAL_DMA_Abort+0x590>
 8003492:	2300      	movs	r3, #0
 8003494:	2b00      	cmp	r3, #0
 8003496:	d015      	beq.n	80034c4 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800349c:	687a      	ldr	r2, [r7, #4]
 800349e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80034a0:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d00c      	beq.n	80034c4 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80034ae:	681a      	ldr	r2, [r3, #0]
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80034b4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80034b8:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034be:	687a      	ldr	r2, [r7, #4]
 80034c0:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80034c2:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	2201      	movs	r2, #1
 80034c8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	2200      	movs	r2, #0
 80034d0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 80034d4:	2300      	movs	r3, #0
}
 80034d6:	4618      	mov	r0, r3
 80034d8:	3718      	adds	r7, #24
 80034da:	46bd      	mov	sp, r7
 80034dc:	bd80      	pop	{r7, pc}
 80034de:	bf00      	nop
 80034e0:	40020010 	.word	0x40020010
 80034e4:	40020028 	.word	0x40020028
 80034e8:	40020040 	.word	0x40020040
 80034ec:	40020058 	.word	0x40020058
 80034f0:	40020070 	.word	0x40020070
 80034f4:	40020088 	.word	0x40020088
 80034f8:	400200a0 	.word	0x400200a0
 80034fc:	400200b8 	.word	0x400200b8
 8003500:	40020410 	.word	0x40020410
 8003504:	40020428 	.word	0x40020428
 8003508:	40020440 	.word	0x40020440
 800350c:	40020458 	.word	0x40020458
 8003510:	40020470 	.word	0x40020470
 8003514:	40020488 	.word	0x40020488
 8003518:	400204a0 	.word	0x400204a0
 800351c:	400204b8 	.word	0x400204b8
 8003520:	58025408 	.word	0x58025408
 8003524:	5802541c 	.word	0x5802541c
 8003528:	58025430 	.word	0x58025430
 800352c:	58025444 	.word	0x58025444
 8003530:	58025458 	.word	0x58025458
 8003534:	5802546c 	.word	0x5802546c
 8003538:	58025480 	.word	0x58025480
 800353c:	58025494 	.word	0x58025494

08003540 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003540:	b580      	push	{r7, lr}
 8003542:	b084      	sub	sp, #16
 8003544:	af00      	add	r7, sp, #0
 8003546:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	2b00      	cmp	r3, #0
 800354c:	d101      	bne.n	8003552 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 800354e:	2301      	movs	r3, #1
 8003550:	e237      	b.n	80039c2 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003558:	b2db      	uxtb	r3, r3
 800355a:	2b02      	cmp	r3, #2
 800355c:	d004      	beq.n	8003568 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	2280      	movs	r2, #128	@ 0x80
 8003562:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003564:	2301      	movs	r3, #1
 8003566:	e22c      	b.n	80039c2 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	4a5c      	ldr	r2, [pc, #368]	@ (80036e0 <HAL_DMA_Abort_IT+0x1a0>)
 800356e:	4293      	cmp	r3, r2
 8003570:	d04a      	beq.n	8003608 <HAL_DMA_Abort_IT+0xc8>
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	4a5b      	ldr	r2, [pc, #364]	@ (80036e4 <HAL_DMA_Abort_IT+0x1a4>)
 8003578:	4293      	cmp	r3, r2
 800357a:	d045      	beq.n	8003608 <HAL_DMA_Abort_IT+0xc8>
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	4a59      	ldr	r2, [pc, #356]	@ (80036e8 <HAL_DMA_Abort_IT+0x1a8>)
 8003582:	4293      	cmp	r3, r2
 8003584:	d040      	beq.n	8003608 <HAL_DMA_Abort_IT+0xc8>
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	4a58      	ldr	r2, [pc, #352]	@ (80036ec <HAL_DMA_Abort_IT+0x1ac>)
 800358c:	4293      	cmp	r3, r2
 800358e:	d03b      	beq.n	8003608 <HAL_DMA_Abort_IT+0xc8>
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	4a56      	ldr	r2, [pc, #344]	@ (80036f0 <HAL_DMA_Abort_IT+0x1b0>)
 8003596:	4293      	cmp	r3, r2
 8003598:	d036      	beq.n	8003608 <HAL_DMA_Abort_IT+0xc8>
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	4a55      	ldr	r2, [pc, #340]	@ (80036f4 <HAL_DMA_Abort_IT+0x1b4>)
 80035a0:	4293      	cmp	r3, r2
 80035a2:	d031      	beq.n	8003608 <HAL_DMA_Abort_IT+0xc8>
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	4a53      	ldr	r2, [pc, #332]	@ (80036f8 <HAL_DMA_Abort_IT+0x1b8>)
 80035aa:	4293      	cmp	r3, r2
 80035ac:	d02c      	beq.n	8003608 <HAL_DMA_Abort_IT+0xc8>
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	4a52      	ldr	r2, [pc, #328]	@ (80036fc <HAL_DMA_Abort_IT+0x1bc>)
 80035b4:	4293      	cmp	r3, r2
 80035b6:	d027      	beq.n	8003608 <HAL_DMA_Abort_IT+0xc8>
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	4a50      	ldr	r2, [pc, #320]	@ (8003700 <HAL_DMA_Abort_IT+0x1c0>)
 80035be:	4293      	cmp	r3, r2
 80035c0:	d022      	beq.n	8003608 <HAL_DMA_Abort_IT+0xc8>
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	4a4f      	ldr	r2, [pc, #316]	@ (8003704 <HAL_DMA_Abort_IT+0x1c4>)
 80035c8:	4293      	cmp	r3, r2
 80035ca:	d01d      	beq.n	8003608 <HAL_DMA_Abort_IT+0xc8>
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	4a4d      	ldr	r2, [pc, #308]	@ (8003708 <HAL_DMA_Abort_IT+0x1c8>)
 80035d2:	4293      	cmp	r3, r2
 80035d4:	d018      	beq.n	8003608 <HAL_DMA_Abort_IT+0xc8>
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	4a4c      	ldr	r2, [pc, #304]	@ (800370c <HAL_DMA_Abort_IT+0x1cc>)
 80035dc:	4293      	cmp	r3, r2
 80035de:	d013      	beq.n	8003608 <HAL_DMA_Abort_IT+0xc8>
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	4a4a      	ldr	r2, [pc, #296]	@ (8003710 <HAL_DMA_Abort_IT+0x1d0>)
 80035e6:	4293      	cmp	r3, r2
 80035e8:	d00e      	beq.n	8003608 <HAL_DMA_Abort_IT+0xc8>
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	4a49      	ldr	r2, [pc, #292]	@ (8003714 <HAL_DMA_Abort_IT+0x1d4>)
 80035f0:	4293      	cmp	r3, r2
 80035f2:	d009      	beq.n	8003608 <HAL_DMA_Abort_IT+0xc8>
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	4a47      	ldr	r2, [pc, #284]	@ (8003718 <HAL_DMA_Abort_IT+0x1d8>)
 80035fa:	4293      	cmp	r3, r2
 80035fc:	d004      	beq.n	8003608 <HAL_DMA_Abort_IT+0xc8>
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	4a46      	ldr	r2, [pc, #280]	@ (800371c <HAL_DMA_Abort_IT+0x1dc>)
 8003604:	4293      	cmp	r3, r2
 8003606:	d101      	bne.n	800360c <HAL_DMA_Abort_IT+0xcc>
 8003608:	2301      	movs	r3, #1
 800360a:	e000      	b.n	800360e <HAL_DMA_Abort_IT+0xce>
 800360c:	2300      	movs	r3, #0
 800360e:	2b00      	cmp	r3, #0
 8003610:	f000 8086 	beq.w	8003720 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	2204      	movs	r2, #4
 8003618:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	4a2f      	ldr	r2, [pc, #188]	@ (80036e0 <HAL_DMA_Abort_IT+0x1a0>)
 8003622:	4293      	cmp	r3, r2
 8003624:	d04a      	beq.n	80036bc <HAL_DMA_Abort_IT+0x17c>
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	4a2e      	ldr	r2, [pc, #184]	@ (80036e4 <HAL_DMA_Abort_IT+0x1a4>)
 800362c:	4293      	cmp	r3, r2
 800362e:	d045      	beq.n	80036bc <HAL_DMA_Abort_IT+0x17c>
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	4a2c      	ldr	r2, [pc, #176]	@ (80036e8 <HAL_DMA_Abort_IT+0x1a8>)
 8003636:	4293      	cmp	r3, r2
 8003638:	d040      	beq.n	80036bc <HAL_DMA_Abort_IT+0x17c>
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	4a2b      	ldr	r2, [pc, #172]	@ (80036ec <HAL_DMA_Abort_IT+0x1ac>)
 8003640:	4293      	cmp	r3, r2
 8003642:	d03b      	beq.n	80036bc <HAL_DMA_Abort_IT+0x17c>
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	4a29      	ldr	r2, [pc, #164]	@ (80036f0 <HAL_DMA_Abort_IT+0x1b0>)
 800364a:	4293      	cmp	r3, r2
 800364c:	d036      	beq.n	80036bc <HAL_DMA_Abort_IT+0x17c>
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	4a28      	ldr	r2, [pc, #160]	@ (80036f4 <HAL_DMA_Abort_IT+0x1b4>)
 8003654:	4293      	cmp	r3, r2
 8003656:	d031      	beq.n	80036bc <HAL_DMA_Abort_IT+0x17c>
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	4a26      	ldr	r2, [pc, #152]	@ (80036f8 <HAL_DMA_Abort_IT+0x1b8>)
 800365e:	4293      	cmp	r3, r2
 8003660:	d02c      	beq.n	80036bc <HAL_DMA_Abort_IT+0x17c>
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	4a25      	ldr	r2, [pc, #148]	@ (80036fc <HAL_DMA_Abort_IT+0x1bc>)
 8003668:	4293      	cmp	r3, r2
 800366a:	d027      	beq.n	80036bc <HAL_DMA_Abort_IT+0x17c>
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	4a23      	ldr	r2, [pc, #140]	@ (8003700 <HAL_DMA_Abort_IT+0x1c0>)
 8003672:	4293      	cmp	r3, r2
 8003674:	d022      	beq.n	80036bc <HAL_DMA_Abort_IT+0x17c>
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	4a22      	ldr	r2, [pc, #136]	@ (8003704 <HAL_DMA_Abort_IT+0x1c4>)
 800367c:	4293      	cmp	r3, r2
 800367e:	d01d      	beq.n	80036bc <HAL_DMA_Abort_IT+0x17c>
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	4a20      	ldr	r2, [pc, #128]	@ (8003708 <HAL_DMA_Abort_IT+0x1c8>)
 8003686:	4293      	cmp	r3, r2
 8003688:	d018      	beq.n	80036bc <HAL_DMA_Abort_IT+0x17c>
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	4a1f      	ldr	r2, [pc, #124]	@ (800370c <HAL_DMA_Abort_IT+0x1cc>)
 8003690:	4293      	cmp	r3, r2
 8003692:	d013      	beq.n	80036bc <HAL_DMA_Abort_IT+0x17c>
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	4a1d      	ldr	r2, [pc, #116]	@ (8003710 <HAL_DMA_Abort_IT+0x1d0>)
 800369a:	4293      	cmp	r3, r2
 800369c:	d00e      	beq.n	80036bc <HAL_DMA_Abort_IT+0x17c>
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	4a1c      	ldr	r2, [pc, #112]	@ (8003714 <HAL_DMA_Abort_IT+0x1d4>)
 80036a4:	4293      	cmp	r3, r2
 80036a6:	d009      	beq.n	80036bc <HAL_DMA_Abort_IT+0x17c>
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	4a1a      	ldr	r2, [pc, #104]	@ (8003718 <HAL_DMA_Abort_IT+0x1d8>)
 80036ae:	4293      	cmp	r3, r2
 80036b0:	d004      	beq.n	80036bc <HAL_DMA_Abort_IT+0x17c>
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	4a19      	ldr	r2, [pc, #100]	@ (800371c <HAL_DMA_Abort_IT+0x1dc>)
 80036b8:	4293      	cmp	r3, r2
 80036ba:	d108      	bne.n	80036ce <HAL_DMA_Abort_IT+0x18e>
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	681a      	ldr	r2, [r3, #0]
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f022 0201 	bic.w	r2, r2, #1
 80036ca:	601a      	str	r2, [r3, #0]
 80036cc:	e178      	b.n	80039c0 <HAL_DMA_Abort_IT+0x480>
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	681a      	ldr	r2, [r3, #0]
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	f022 0201 	bic.w	r2, r2, #1
 80036dc:	601a      	str	r2, [r3, #0]
 80036de:	e16f      	b.n	80039c0 <HAL_DMA_Abort_IT+0x480>
 80036e0:	40020010 	.word	0x40020010
 80036e4:	40020028 	.word	0x40020028
 80036e8:	40020040 	.word	0x40020040
 80036ec:	40020058 	.word	0x40020058
 80036f0:	40020070 	.word	0x40020070
 80036f4:	40020088 	.word	0x40020088
 80036f8:	400200a0 	.word	0x400200a0
 80036fc:	400200b8 	.word	0x400200b8
 8003700:	40020410 	.word	0x40020410
 8003704:	40020428 	.word	0x40020428
 8003708:	40020440 	.word	0x40020440
 800370c:	40020458 	.word	0x40020458
 8003710:	40020470 	.word	0x40020470
 8003714:	40020488 	.word	0x40020488
 8003718:	400204a0 	.word	0x400204a0
 800371c:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	681a      	ldr	r2, [r3, #0]
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f022 020e 	bic.w	r2, r2, #14
 800372e:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	4a6c      	ldr	r2, [pc, #432]	@ (80038e8 <HAL_DMA_Abort_IT+0x3a8>)
 8003736:	4293      	cmp	r3, r2
 8003738:	d04a      	beq.n	80037d0 <HAL_DMA_Abort_IT+0x290>
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	4a6b      	ldr	r2, [pc, #428]	@ (80038ec <HAL_DMA_Abort_IT+0x3ac>)
 8003740:	4293      	cmp	r3, r2
 8003742:	d045      	beq.n	80037d0 <HAL_DMA_Abort_IT+0x290>
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	4a69      	ldr	r2, [pc, #420]	@ (80038f0 <HAL_DMA_Abort_IT+0x3b0>)
 800374a:	4293      	cmp	r3, r2
 800374c:	d040      	beq.n	80037d0 <HAL_DMA_Abort_IT+0x290>
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	4a68      	ldr	r2, [pc, #416]	@ (80038f4 <HAL_DMA_Abort_IT+0x3b4>)
 8003754:	4293      	cmp	r3, r2
 8003756:	d03b      	beq.n	80037d0 <HAL_DMA_Abort_IT+0x290>
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	4a66      	ldr	r2, [pc, #408]	@ (80038f8 <HAL_DMA_Abort_IT+0x3b8>)
 800375e:	4293      	cmp	r3, r2
 8003760:	d036      	beq.n	80037d0 <HAL_DMA_Abort_IT+0x290>
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	4a65      	ldr	r2, [pc, #404]	@ (80038fc <HAL_DMA_Abort_IT+0x3bc>)
 8003768:	4293      	cmp	r3, r2
 800376a:	d031      	beq.n	80037d0 <HAL_DMA_Abort_IT+0x290>
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	4a63      	ldr	r2, [pc, #396]	@ (8003900 <HAL_DMA_Abort_IT+0x3c0>)
 8003772:	4293      	cmp	r3, r2
 8003774:	d02c      	beq.n	80037d0 <HAL_DMA_Abort_IT+0x290>
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	4a62      	ldr	r2, [pc, #392]	@ (8003904 <HAL_DMA_Abort_IT+0x3c4>)
 800377c:	4293      	cmp	r3, r2
 800377e:	d027      	beq.n	80037d0 <HAL_DMA_Abort_IT+0x290>
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	4a60      	ldr	r2, [pc, #384]	@ (8003908 <HAL_DMA_Abort_IT+0x3c8>)
 8003786:	4293      	cmp	r3, r2
 8003788:	d022      	beq.n	80037d0 <HAL_DMA_Abort_IT+0x290>
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	4a5f      	ldr	r2, [pc, #380]	@ (800390c <HAL_DMA_Abort_IT+0x3cc>)
 8003790:	4293      	cmp	r3, r2
 8003792:	d01d      	beq.n	80037d0 <HAL_DMA_Abort_IT+0x290>
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	4a5d      	ldr	r2, [pc, #372]	@ (8003910 <HAL_DMA_Abort_IT+0x3d0>)
 800379a:	4293      	cmp	r3, r2
 800379c:	d018      	beq.n	80037d0 <HAL_DMA_Abort_IT+0x290>
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	4a5c      	ldr	r2, [pc, #368]	@ (8003914 <HAL_DMA_Abort_IT+0x3d4>)
 80037a4:	4293      	cmp	r3, r2
 80037a6:	d013      	beq.n	80037d0 <HAL_DMA_Abort_IT+0x290>
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	4a5a      	ldr	r2, [pc, #360]	@ (8003918 <HAL_DMA_Abort_IT+0x3d8>)
 80037ae:	4293      	cmp	r3, r2
 80037b0:	d00e      	beq.n	80037d0 <HAL_DMA_Abort_IT+0x290>
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	4a59      	ldr	r2, [pc, #356]	@ (800391c <HAL_DMA_Abort_IT+0x3dc>)
 80037b8:	4293      	cmp	r3, r2
 80037ba:	d009      	beq.n	80037d0 <HAL_DMA_Abort_IT+0x290>
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	4a57      	ldr	r2, [pc, #348]	@ (8003920 <HAL_DMA_Abort_IT+0x3e0>)
 80037c2:	4293      	cmp	r3, r2
 80037c4:	d004      	beq.n	80037d0 <HAL_DMA_Abort_IT+0x290>
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	4a56      	ldr	r2, [pc, #344]	@ (8003924 <HAL_DMA_Abort_IT+0x3e4>)
 80037cc:	4293      	cmp	r3, r2
 80037ce:	d108      	bne.n	80037e2 <HAL_DMA_Abort_IT+0x2a2>
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	681a      	ldr	r2, [r3, #0]
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f022 0201 	bic.w	r2, r2, #1
 80037de:	601a      	str	r2, [r3, #0]
 80037e0:	e007      	b.n	80037f2 <HAL_DMA_Abort_IT+0x2b2>
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	681a      	ldr	r2, [r3, #0]
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f022 0201 	bic.w	r2, r2, #1
 80037f0:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	4a3c      	ldr	r2, [pc, #240]	@ (80038e8 <HAL_DMA_Abort_IT+0x3a8>)
 80037f8:	4293      	cmp	r3, r2
 80037fa:	d072      	beq.n	80038e2 <HAL_DMA_Abort_IT+0x3a2>
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	4a3a      	ldr	r2, [pc, #232]	@ (80038ec <HAL_DMA_Abort_IT+0x3ac>)
 8003802:	4293      	cmp	r3, r2
 8003804:	d06d      	beq.n	80038e2 <HAL_DMA_Abort_IT+0x3a2>
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	4a39      	ldr	r2, [pc, #228]	@ (80038f0 <HAL_DMA_Abort_IT+0x3b0>)
 800380c:	4293      	cmp	r3, r2
 800380e:	d068      	beq.n	80038e2 <HAL_DMA_Abort_IT+0x3a2>
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	4a37      	ldr	r2, [pc, #220]	@ (80038f4 <HAL_DMA_Abort_IT+0x3b4>)
 8003816:	4293      	cmp	r3, r2
 8003818:	d063      	beq.n	80038e2 <HAL_DMA_Abort_IT+0x3a2>
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	4a36      	ldr	r2, [pc, #216]	@ (80038f8 <HAL_DMA_Abort_IT+0x3b8>)
 8003820:	4293      	cmp	r3, r2
 8003822:	d05e      	beq.n	80038e2 <HAL_DMA_Abort_IT+0x3a2>
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	4a34      	ldr	r2, [pc, #208]	@ (80038fc <HAL_DMA_Abort_IT+0x3bc>)
 800382a:	4293      	cmp	r3, r2
 800382c:	d059      	beq.n	80038e2 <HAL_DMA_Abort_IT+0x3a2>
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	4a33      	ldr	r2, [pc, #204]	@ (8003900 <HAL_DMA_Abort_IT+0x3c0>)
 8003834:	4293      	cmp	r3, r2
 8003836:	d054      	beq.n	80038e2 <HAL_DMA_Abort_IT+0x3a2>
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	4a31      	ldr	r2, [pc, #196]	@ (8003904 <HAL_DMA_Abort_IT+0x3c4>)
 800383e:	4293      	cmp	r3, r2
 8003840:	d04f      	beq.n	80038e2 <HAL_DMA_Abort_IT+0x3a2>
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	4a30      	ldr	r2, [pc, #192]	@ (8003908 <HAL_DMA_Abort_IT+0x3c8>)
 8003848:	4293      	cmp	r3, r2
 800384a:	d04a      	beq.n	80038e2 <HAL_DMA_Abort_IT+0x3a2>
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	4a2e      	ldr	r2, [pc, #184]	@ (800390c <HAL_DMA_Abort_IT+0x3cc>)
 8003852:	4293      	cmp	r3, r2
 8003854:	d045      	beq.n	80038e2 <HAL_DMA_Abort_IT+0x3a2>
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	4a2d      	ldr	r2, [pc, #180]	@ (8003910 <HAL_DMA_Abort_IT+0x3d0>)
 800385c:	4293      	cmp	r3, r2
 800385e:	d040      	beq.n	80038e2 <HAL_DMA_Abort_IT+0x3a2>
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	4a2b      	ldr	r2, [pc, #172]	@ (8003914 <HAL_DMA_Abort_IT+0x3d4>)
 8003866:	4293      	cmp	r3, r2
 8003868:	d03b      	beq.n	80038e2 <HAL_DMA_Abort_IT+0x3a2>
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	4a2a      	ldr	r2, [pc, #168]	@ (8003918 <HAL_DMA_Abort_IT+0x3d8>)
 8003870:	4293      	cmp	r3, r2
 8003872:	d036      	beq.n	80038e2 <HAL_DMA_Abort_IT+0x3a2>
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	4a28      	ldr	r2, [pc, #160]	@ (800391c <HAL_DMA_Abort_IT+0x3dc>)
 800387a:	4293      	cmp	r3, r2
 800387c:	d031      	beq.n	80038e2 <HAL_DMA_Abort_IT+0x3a2>
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	4a27      	ldr	r2, [pc, #156]	@ (8003920 <HAL_DMA_Abort_IT+0x3e0>)
 8003884:	4293      	cmp	r3, r2
 8003886:	d02c      	beq.n	80038e2 <HAL_DMA_Abort_IT+0x3a2>
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	4a25      	ldr	r2, [pc, #148]	@ (8003924 <HAL_DMA_Abort_IT+0x3e4>)
 800388e:	4293      	cmp	r3, r2
 8003890:	d027      	beq.n	80038e2 <HAL_DMA_Abort_IT+0x3a2>
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	4a24      	ldr	r2, [pc, #144]	@ (8003928 <HAL_DMA_Abort_IT+0x3e8>)
 8003898:	4293      	cmp	r3, r2
 800389a:	d022      	beq.n	80038e2 <HAL_DMA_Abort_IT+0x3a2>
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	4a22      	ldr	r2, [pc, #136]	@ (800392c <HAL_DMA_Abort_IT+0x3ec>)
 80038a2:	4293      	cmp	r3, r2
 80038a4:	d01d      	beq.n	80038e2 <HAL_DMA_Abort_IT+0x3a2>
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	4a21      	ldr	r2, [pc, #132]	@ (8003930 <HAL_DMA_Abort_IT+0x3f0>)
 80038ac:	4293      	cmp	r3, r2
 80038ae:	d018      	beq.n	80038e2 <HAL_DMA_Abort_IT+0x3a2>
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	4a1f      	ldr	r2, [pc, #124]	@ (8003934 <HAL_DMA_Abort_IT+0x3f4>)
 80038b6:	4293      	cmp	r3, r2
 80038b8:	d013      	beq.n	80038e2 <HAL_DMA_Abort_IT+0x3a2>
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	4a1e      	ldr	r2, [pc, #120]	@ (8003938 <HAL_DMA_Abort_IT+0x3f8>)
 80038c0:	4293      	cmp	r3, r2
 80038c2:	d00e      	beq.n	80038e2 <HAL_DMA_Abort_IT+0x3a2>
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	4a1c      	ldr	r2, [pc, #112]	@ (800393c <HAL_DMA_Abort_IT+0x3fc>)
 80038ca:	4293      	cmp	r3, r2
 80038cc:	d009      	beq.n	80038e2 <HAL_DMA_Abort_IT+0x3a2>
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	4a1b      	ldr	r2, [pc, #108]	@ (8003940 <HAL_DMA_Abort_IT+0x400>)
 80038d4:	4293      	cmp	r3, r2
 80038d6:	d004      	beq.n	80038e2 <HAL_DMA_Abort_IT+0x3a2>
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	4a19      	ldr	r2, [pc, #100]	@ (8003944 <HAL_DMA_Abort_IT+0x404>)
 80038de:	4293      	cmp	r3, r2
 80038e0:	d132      	bne.n	8003948 <HAL_DMA_Abort_IT+0x408>
 80038e2:	2301      	movs	r3, #1
 80038e4:	e031      	b.n	800394a <HAL_DMA_Abort_IT+0x40a>
 80038e6:	bf00      	nop
 80038e8:	40020010 	.word	0x40020010
 80038ec:	40020028 	.word	0x40020028
 80038f0:	40020040 	.word	0x40020040
 80038f4:	40020058 	.word	0x40020058
 80038f8:	40020070 	.word	0x40020070
 80038fc:	40020088 	.word	0x40020088
 8003900:	400200a0 	.word	0x400200a0
 8003904:	400200b8 	.word	0x400200b8
 8003908:	40020410 	.word	0x40020410
 800390c:	40020428 	.word	0x40020428
 8003910:	40020440 	.word	0x40020440
 8003914:	40020458 	.word	0x40020458
 8003918:	40020470 	.word	0x40020470
 800391c:	40020488 	.word	0x40020488
 8003920:	400204a0 	.word	0x400204a0
 8003924:	400204b8 	.word	0x400204b8
 8003928:	58025408 	.word	0x58025408
 800392c:	5802541c 	.word	0x5802541c
 8003930:	58025430 	.word	0x58025430
 8003934:	58025444 	.word	0x58025444
 8003938:	58025458 	.word	0x58025458
 800393c:	5802546c 	.word	0x5802546c
 8003940:	58025480 	.word	0x58025480
 8003944:	58025494 	.word	0x58025494
 8003948:	2300      	movs	r3, #0
 800394a:	2b00      	cmp	r3, #0
 800394c:	d028      	beq.n	80039a0 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003952:	681a      	ldr	r2, [r3, #0]
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003958:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800395c:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003962:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003968:	f003 031f 	and.w	r3, r3, #31
 800396c:	2201      	movs	r2, #1
 800396e:	409a      	lsls	r2, r3
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003978:	687a      	ldr	r2, [r7, #4]
 800397a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800397c:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003982:	2b00      	cmp	r3, #0
 8003984:	d00c      	beq.n	80039a0 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800398a:	681a      	ldr	r2, [r3, #0]
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003990:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003994:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800399a:	687a      	ldr	r2, [r7, #4]
 800399c:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800399e:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	2201      	movs	r2, #1
 80039a4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	2200      	movs	r2, #0
 80039ac:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d003      	beq.n	80039c0 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80039bc:	6878      	ldr	r0, [r7, #4]
 80039be:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 80039c0:	2300      	movs	r3, #0
}
 80039c2:	4618      	mov	r0, r3
 80039c4:	3710      	adds	r7, #16
 80039c6:	46bd      	mov	sp, r7
 80039c8:	bd80      	pop	{r7, pc}
 80039ca:	bf00      	nop

080039cc <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 80039cc:	b580      	push	{r7, lr}
 80039ce:	b098      	sub	sp, #96	@ 0x60
 80039d0:	af00      	add	r7, sp, #0
 80039d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 80039d4:	4a84      	ldr	r2, [pc, #528]	@ (8003be8 <HAL_FDCAN_Init+0x21c>)
 80039d6:	f107 030c 	add.w	r3, r7, #12
 80039da:	4611      	mov	r1, r2
 80039dc:	224c      	movs	r2, #76	@ 0x4c
 80039de:	4618      	mov	r0, r3
 80039e0:	f00a fb92 	bl	800e108 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d101      	bne.n	80039ee <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 80039ea:	2301      	movs	r3, #1
 80039ec:	e1c6      	b.n	8003d7c <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	4a7e      	ldr	r2, [pc, #504]	@ (8003bec <HAL_FDCAN_Init+0x220>)
 80039f4:	4293      	cmp	r3, r2
 80039f6:	d106      	bne.n	8003a06 <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8003a00:	461a      	mov	r2, r3
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8003a0c:	b2db      	uxtb	r3, r3
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d106      	bne.n	8003a20 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	2200      	movs	r2, #0
 8003a16:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8003a1a:	6878      	ldr	r0, [r7, #4]
 8003a1c:	f7fd fbb8 	bl	8001190 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	699a      	ldr	r2, [r3, #24]
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	f022 0210 	bic.w	r2, r2, #16
 8003a2e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003a30:	f7fe f8ec 	bl	8001c0c <HAL_GetTick>
 8003a34:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8003a36:	e014      	b.n	8003a62 <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8003a38:	f7fe f8e8 	bl	8001c0c <HAL_GetTick>
 8003a3c:	4602      	mov	r2, r0
 8003a3e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003a40:	1ad3      	subs	r3, r2, r3
 8003a42:	2b0a      	cmp	r3, #10
 8003a44:	d90d      	bls.n	8003a62 <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003a4c:	f043 0201 	orr.w	r2, r3, #1
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	2203      	movs	r2, #3
 8003a5a:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8003a5e:	2301      	movs	r3, #1
 8003a60:	e18c      	b.n	8003d7c <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	699b      	ldr	r3, [r3, #24]
 8003a68:	f003 0308 	and.w	r3, r3, #8
 8003a6c:	2b08      	cmp	r3, #8
 8003a6e:	d0e3      	beq.n	8003a38 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	699a      	ldr	r2, [r3, #24]
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f042 0201 	orr.w	r2, r2, #1
 8003a7e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003a80:	f7fe f8c4 	bl	8001c0c <HAL_GetTick>
 8003a84:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8003a86:	e014      	b.n	8003ab2 <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8003a88:	f7fe f8c0 	bl	8001c0c <HAL_GetTick>
 8003a8c:	4602      	mov	r2, r0
 8003a8e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003a90:	1ad3      	subs	r3, r2, r3
 8003a92:	2b0a      	cmp	r3, #10
 8003a94:	d90d      	bls.n	8003ab2 <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003a9c:	f043 0201 	orr.w	r2, r3, #1
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	2203      	movs	r2, #3
 8003aaa:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8003aae:	2301      	movs	r3, #1
 8003ab0:	e164      	b.n	8003d7c <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	699b      	ldr	r3, [r3, #24]
 8003ab8:	f003 0301 	and.w	r3, r3, #1
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d0e3      	beq.n	8003a88 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	699a      	ldr	r2, [r3, #24]
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f042 0202 	orr.w	r2, r2, #2
 8003ace:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	7c1b      	ldrb	r3, [r3, #16]
 8003ad4:	2b01      	cmp	r3, #1
 8003ad6:	d108      	bne.n	8003aea <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	699a      	ldr	r2, [r3, #24]
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003ae6:	619a      	str	r2, [r3, #24]
 8003ae8:	e007      	b.n	8003afa <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	699a      	ldr	r2, [r3, #24]
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003af8:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	7c5b      	ldrb	r3, [r3, #17]
 8003afe:	2b01      	cmp	r3, #1
 8003b00:	d108      	bne.n	8003b14 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	699a      	ldr	r2, [r3, #24]
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003b10:	619a      	str	r2, [r3, #24]
 8003b12:	e007      	b.n	8003b24 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	699a      	ldr	r2, [r3, #24]
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003b22:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	7c9b      	ldrb	r3, [r3, #18]
 8003b28:	2b01      	cmp	r3, #1
 8003b2a:	d108      	bne.n	8003b3e <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	699a      	ldr	r2, [r3, #24]
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003b3a:	619a      	str	r2, [r3, #24]
 8003b3c:	e007      	b.n	8003b4e <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	699a      	ldr	r2, [r3, #24]
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003b4c:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	699b      	ldr	r3, [r3, #24]
 8003b54:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	689a      	ldr	r2, [r3, #8]
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	430a      	orrs	r2, r1
 8003b62:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	699a      	ldr	r2, [r3, #24]
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8003b72:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	691a      	ldr	r2, [r3, #16]
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f022 0210 	bic.w	r2, r2, #16
 8003b82:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	68db      	ldr	r3, [r3, #12]
 8003b88:	2b01      	cmp	r3, #1
 8003b8a:	d108      	bne.n	8003b9e <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	699a      	ldr	r2, [r3, #24]
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f042 0204 	orr.w	r2, r2, #4
 8003b9a:	619a      	str	r2, [r3, #24]
 8003b9c:	e030      	b.n	8003c00 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	68db      	ldr	r3, [r3, #12]
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d02c      	beq.n	8003c00 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	68db      	ldr	r3, [r3, #12]
 8003baa:	2b02      	cmp	r3, #2
 8003bac:	d020      	beq.n	8003bf0 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	699a      	ldr	r2, [r3, #24]
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003bbc:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	691a      	ldr	r2, [r3, #16]
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f042 0210 	orr.w	r2, r2, #16
 8003bcc:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	68db      	ldr	r3, [r3, #12]
 8003bd2:	2b03      	cmp	r3, #3
 8003bd4:	d114      	bne.n	8003c00 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	699a      	ldr	r2, [r3, #24]
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f042 0220 	orr.w	r2, r2, #32
 8003be4:	619a      	str	r2, [r3, #24]
 8003be6:	e00b      	b.n	8003c00 <HAL_FDCAN_Init+0x234>
 8003be8:	0800e268 	.word	0x0800e268
 8003bec:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	699a      	ldr	r2, [r3, #24]
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	f042 0220 	orr.w	r2, r2, #32
 8003bfe:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	699b      	ldr	r3, [r3, #24]
 8003c04:	3b01      	subs	r3, #1
 8003c06:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	69db      	ldr	r3, [r3, #28]
 8003c0c:	3b01      	subs	r3, #1
 8003c0e:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003c10:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	6a1b      	ldr	r3, [r3, #32]
 8003c16:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8003c18:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	695b      	ldr	r3, [r3, #20]
 8003c20:	3b01      	subs	r3, #1
 8003c22:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8003c28:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003c2a:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	689b      	ldr	r3, [r3, #8]
 8003c30:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003c34:	d115      	bne.n	8003c62 <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c3a:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c40:	3b01      	subs	r3, #1
 8003c42:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003c44:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c4a:	3b01      	subs	r3, #1
 8003c4c:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8003c4e:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c56:	3b01      	subs	r3, #1
 8003c58:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8003c5e:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003c60:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d00a      	beq.n	8003c80 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	430a      	orrs	r2, r1
 8003c7c:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c88:	4413      	add	r3, r2
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d011      	beq.n	8003cb2 <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8003c96:	f023 0107 	bic.w	r1, r3, #7
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003c9e:	009b      	lsls	r3, r3, #2
 8003ca0:	3360      	adds	r3, #96	@ 0x60
 8003ca2:	443b      	add	r3, r7
 8003ca4:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	430a      	orrs	r2, r1
 8003cae:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d011      	beq.n	8003cde <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8003cc2:	f023 0107 	bic.w	r1, r3, #7
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cca:	009b      	lsls	r3, r3, #2
 8003ccc:	3360      	adds	r3, #96	@ 0x60
 8003cce:	443b      	add	r3, r7
 8003cd0:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	430a      	orrs	r2, r1
 8003cda:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d012      	beq.n	8003d0c <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8003cee:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003cf6:	009b      	lsls	r3, r3, #2
 8003cf8:	3360      	adds	r3, #96	@ 0x60
 8003cfa:	443b      	add	r3, r7
 8003cfc:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8003d00:	011a      	lsls	r2, r3, #4
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	430a      	orrs	r2, r1
 8003d08:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d012      	beq.n	8003d3a <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8003d1c:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d24:	009b      	lsls	r3, r3, #2
 8003d26:	3360      	adds	r3, #96	@ 0x60
 8003d28:	443b      	add	r3, r7
 8003d2a:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8003d2e:	021a      	lsls	r2, r3, #8
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	430a      	orrs	r2, r1
 8003d36:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	4a11      	ldr	r2, [pc, #68]	@ (8003d84 <HAL_FDCAN_Init+0x3b8>)
 8003d40:	4293      	cmp	r3, r2
 8003d42:	d107      	bne.n	8003d54 <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	685b      	ldr	r3, [r3, #4]
 8003d48:	689a      	ldr	r2, [r3, #8]
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	685b      	ldr	r3, [r3, #4]
 8003d4e:	f022 0203 	bic.w	r2, r2, #3
 8003d52:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	2200      	movs	r2, #0
 8003d58:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	2200      	movs	r2, #0
 8003d60:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	2201      	movs	r2, #1
 8003d68:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8003d6c:	6878      	ldr	r0, [r7, #4]
 8003d6e:	f000 f891 	bl	8003e94 <FDCAN_CalcultateRamBlockAddresses>
 8003d72:	4603      	mov	r3, r0
 8003d74:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 8003d78:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 8003d7c:	4618      	mov	r0, r3
 8003d7e:	3760      	adds	r7, #96	@ 0x60
 8003d80:	46bd      	mov	sp, r7
 8003d82:	bd80      	pop	{r7, pc}
 8003d84:	4000a000 	.word	0x4000a000

08003d88 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8003d88:	b480      	push	{r7}
 8003d8a:	b083      	sub	sp, #12
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8003d96:	b2db      	uxtb	r3, r3
 8003d98:	2b01      	cmp	r3, #1
 8003d9a:	d111      	bne.n	8003dc0 <HAL_FDCAN_Start+0x38>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	2202      	movs	r2, #2
 8003da0:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	699a      	ldr	r2, [r3, #24]
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f022 0201 	bic.w	r2, r2, #1
 8003db2:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2200      	movs	r2, #0
 8003db8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Return function status */
    return HAL_OK;
 8003dbc:	2300      	movs	r3, #0
 8003dbe:	e008      	b.n	8003dd2 <HAL_FDCAN_Start+0x4a>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003dc6:	f043 0204 	orr.w	r2, r3, #4
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8003dd0:	2301      	movs	r3, #1
  }
}
 8003dd2:	4618      	mov	r0, r3
 8003dd4:	370c      	adds	r7, #12
 8003dd6:	46bd      	mov	sp, r7
 8003dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ddc:	4770      	bx	lr

08003dde <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 8003dde:	b580      	push	{r7, lr}
 8003de0:	b086      	sub	sp, #24
 8003de2:	af00      	add	r7, sp, #0
 8003de4:	60f8      	str	r0, [r7, #12]
 8003de6:	60b9      	str	r1, [r7, #8]
 8003de8:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8003df0:	b2db      	uxtb	r3, r3
 8003df2:	2b02      	cmp	r3, #2
 8003df4:	d141      	bne.n	8003e7a <HAL_FDCAN_AddMessageToTxFifoQ+0x9c>
  {
    /* Check that the Tx FIFO/Queue has an allocated area into the RAM */
    if ((hfdcan->Instance->TXBC & FDCAN_TXBC_TFQS) == 0U)
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003dfe:	f003 537c 	and.w	r3, r3, #1056964608	@ 0x3f000000
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d109      	bne.n	8003e1a <HAL_FDCAN_AddMessageToTxFifoQ+0x3c>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003e0c:	f043 0220 	orr.w	r2, r3, #32
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 8003e16:	2301      	movs	r3, #1
 8003e18:	e038      	b.n	8003e8c <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }

    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8003e22:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d009      	beq.n	8003e3e <HAL_FDCAN_AddMessageToTxFifoQ+0x60>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003e30:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 8003e3a:	2301      	movs	r3, #1
 8003e3c:	e026      	b.n	8003e8c <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8003e46:	0c1b      	lsrs	r3, r3, #16
 8003e48:	f003 031f 	and.w	r3, r3, #31
 8003e4c:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 8003e4e:	697b      	ldr	r3, [r7, #20]
 8003e50:	687a      	ldr	r2, [r7, #4]
 8003e52:	68b9      	ldr	r1, [r7, #8]
 8003e54:	68f8      	ldr	r0, [r7, #12]
 8003e56:	f000 f9a3 	bl	80041a0 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	2101      	movs	r1, #1
 8003e60:	697a      	ldr	r2, [r7, #20]
 8003e62:	fa01 f202 	lsl.w	r2, r1, r2
 8003e66:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8003e6a:	2201      	movs	r2, #1
 8003e6c:	697b      	ldr	r3, [r7, #20]
 8003e6e:	409a      	lsls	r2, r3
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    }

    /* Return function status */
    return HAL_OK;
 8003e76:	2300      	movs	r3, #0
 8003e78:	e008      	b.n	8003e8c <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003e80:	f043 0208 	orr.w	r2, r3, #8
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8003e8a:	2301      	movs	r3, #1
  }
}
 8003e8c:	4618      	mov	r0, r3
 8003e8e:	3718      	adds	r7, #24
 8003e90:	46bd      	mov	sp, r7
 8003e92:	bd80      	pop	{r7, pc}

08003e94 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8003e94:	b480      	push	{r7}
 8003e96:	b085      	sub	sp, #20
 8003e98:	af00      	add	r7, sp, #0
 8003e9a:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ea0:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8003eaa:	4ba7      	ldr	r3, [pc, #668]	@ (8004148 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003eac:	4013      	ands	r3, r2
 8003eae:	68ba      	ldr	r2, [r7, #8]
 8003eb0:	0091      	lsls	r1, r2, #2
 8003eb2:	687a      	ldr	r2, [r7, #4]
 8003eb4:	6812      	ldr	r2, [r2, #0]
 8003eb6:	430b      	orrs	r3, r1
 8003eb8:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003ec4:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ecc:	041a      	lsls	r2, r3, #16
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	430a      	orrs	r2, r1
 8003ed4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003edc:	68ba      	ldr	r2, [r7, #8]
 8003ede:	4413      	add	r3, r2
 8003ee0:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8003eea:	4b97      	ldr	r3, [pc, #604]	@ (8004148 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003eec:	4013      	ands	r3, r2
 8003eee:	68ba      	ldr	r2, [r7, #8]
 8003ef0:	0091      	lsls	r1, r2, #2
 8003ef2:	687a      	ldr	r2, [r7, #4]
 8003ef4:	6812      	ldr	r2, [r2, #0]
 8003ef6:	430b      	orrs	r3, r1
 8003ef8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f04:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f0c:	041a      	lsls	r2, r3, #16
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	430a      	orrs	r2, r1
 8003f14:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f1c:	005b      	lsls	r3, r3, #1
 8003f1e:	68ba      	ldr	r2, [r7, #8]
 8003f20:	4413      	add	r3, r2
 8003f22:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8003f2c:	4b86      	ldr	r3, [pc, #536]	@ (8004148 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003f2e:	4013      	ands	r3, r2
 8003f30:	68ba      	ldr	r2, [r7, #8]
 8003f32:	0091      	lsls	r1, r2, #2
 8003f34:	687a      	ldr	r2, [r7, #4]
 8003f36:	6812      	ldr	r2, [r2, #0]
 8003f38:	430b      	orrs	r3, r1
 8003f3a:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003f46:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f4e:	041a      	lsls	r2, r3, #16
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	430a      	orrs	r2, r1
 8003f56:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f5e:	687a      	ldr	r2, [r7, #4]
 8003f60:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8003f62:	fb02 f303 	mul.w	r3, r2, r3
 8003f66:	68ba      	ldr	r2, [r7, #8]
 8003f68:	4413      	add	r3, r2
 8003f6a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8003f74:	4b74      	ldr	r3, [pc, #464]	@ (8004148 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003f76:	4013      	ands	r3, r2
 8003f78:	68ba      	ldr	r2, [r7, #8]
 8003f7a:	0091      	lsls	r1, r2, #2
 8003f7c:	687a      	ldr	r2, [r7, #4]
 8003f7e:	6812      	ldr	r2, [r2, #0]
 8003f80:	430b      	orrs	r3, r1
 8003f82:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003f8e:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f96:	041a      	lsls	r2, r3, #16
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	430a      	orrs	r2, r1
 8003f9e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003fa6:	687a      	ldr	r2, [r7, #4]
 8003fa8:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8003faa:	fb02 f303 	mul.w	r3, r2, r3
 8003fae:	68ba      	ldr	r2, [r7, #8]
 8003fb0:	4413      	add	r3, r2
 8003fb2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 8003fbc:	4b62      	ldr	r3, [pc, #392]	@ (8004148 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003fbe:	4013      	ands	r3, r2
 8003fc0:	68ba      	ldr	r2, [r7, #8]
 8003fc2:	0091      	lsls	r1, r2, #2
 8003fc4:	687a      	ldr	r2, [r7, #4]
 8003fc6:	6812      	ldr	r2, [r2, #0]
 8003fc8:	430b      	orrs	r3, r1
 8003fca:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003fd2:	687a      	ldr	r2, [r7, #4]
 8003fd4:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8003fd6:	fb02 f303 	mul.w	r3, r2, r3
 8003fda:	68ba      	ldr	r2, [r7, #8]
 8003fdc:	4413      	add	r3, r2
 8003fde:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8003fe8:	4b57      	ldr	r3, [pc, #348]	@ (8004148 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003fea:	4013      	ands	r3, r2
 8003fec:	68ba      	ldr	r2, [r7, #8]
 8003fee:	0091      	lsls	r1, r2, #2
 8003ff0:	687a      	ldr	r2, [r7, #4]
 8003ff2:	6812      	ldr	r2, [r2, #0]
 8003ff4:	430b      	orrs	r3, r1
 8003ff6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004002:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800400a:	041a      	lsls	r2, r3, #16
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	430a      	orrs	r2, r1
 8004012:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800401a:	005b      	lsls	r3, r3, #1
 800401c:	68ba      	ldr	r2, [r7, #8]
 800401e:	4413      	add	r3, r2
 8004020:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 800402a:	4b47      	ldr	r3, [pc, #284]	@ (8004148 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800402c:	4013      	ands	r3, r2
 800402e:	68ba      	ldr	r2, [r7, #8]
 8004030:	0091      	lsls	r1, r2, #2
 8004032:	687a      	ldr	r2, [r7, #4]
 8004034:	6812      	ldr	r2, [r2, #0]
 8004036:	430b      	orrs	r3, r1
 8004038:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8004044:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800404c:	041a      	lsls	r2, r3, #16
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	430a      	orrs	r2, r1
 8004054:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8004060:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004068:	061a      	lsls	r2, r3, #24
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	430a      	orrs	r2, r1
 8004070:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004078:	4b34      	ldr	r3, [pc, #208]	@ (800414c <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 800407a:	4413      	add	r3, r2
 800407c:	009a      	lsls	r2, r3, #2
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800408a:	009b      	lsls	r3, r3, #2
 800408c:	441a      	add	r2, r3
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800409a:	00db      	lsls	r3, r3, #3
 800409c:	441a      	add	r2, r3
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040aa:	6879      	ldr	r1, [r7, #4]
 80040ac:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 80040ae:	fb01 f303 	mul.w	r3, r1, r3
 80040b2:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 80040b4:	441a      	add	r2, r3
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80040c2:	6879      	ldr	r1, [r7, #4]
 80040c4:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 80040c6:	fb01 f303 	mul.w	r3, r1, r3
 80040ca:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 80040cc:	441a      	add	r2, r3
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80040da:	6879      	ldr	r1, [r7, #4]
 80040dc:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 80040de:	fb01 f303 	mul.w	r3, r1, r3
 80040e2:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 80040e4:	441a      	add	r2, r3
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040f6:	00db      	lsls	r3, r3, #3
 80040f8:	441a      	add	r2, r3
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800410a:	6879      	ldr	r1, [r7, #4]
 800410c:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 800410e:	fb01 f303 	mul.w	r3, r1, r3
 8004112:	009b      	lsls	r3, r3, #2
 8004114:	441a      	add	r2, r3
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004126:	6879      	ldr	r1, [r7, #4]
 8004128:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 800412a:	fb01 f303 	mul.w	r3, r1, r3
 800412e:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8004130:	441a      	add	r2, r3
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800413e:	4a04      	ldr	r2, [pc, #16]	@ (8004150 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 8004140:	4293      	cmp	r3, r2
 8004142:	d915      	bls.n	8004170 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 8004144:	e006      	b.n	8004154 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 8004146:	bf00      	nop
 8004148:	ffff0003 	.word	0xffff0003
 800414c:	10002b00 	.word	0x10002b00
 8004150:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800415a:	f043 0220 	orr.w	r2, r3, #32
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	2203      	movs	r2, #3
 8004168:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 800416c:	2301      	movs	r3, #1
 800416e:	e010      	b.n	8004192 <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004174:	60fb      	str	r3, [r7, #12]
 8004176:	e005      	b.n	8004184 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	2200      	movs	r2, #0
 800417c:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	3304      	adds	r3, #4
 8004182:	60fb      	str	r3, [r7, #12]
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800418a:	68fa      	ldr	r2, [r7, #12]
 800418c:	429a      	cmp	r2, r3
 800418e:	d3f3      	bcc.n	8004178 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8004190:	2300      	movs	r3, #0
}
 8004192:	4618      	mov	r0, r3
 8004194:	3714      	adds	r7, #20
 8004196:	46bd      	mov	sp, r7
 8004198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800419c:	4770      	bx	lr
 800419e:	bf00      	nop

080041a0 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 80041a0:	b480      	push	{r7}
 80041a2:	b089      	sub	sp, #36	@ 0x24
 80041a4:	af00      	add	r7, sp, #0
 80041a6:	60f8      	str	r0, [r7, #12]
 80041a8:	60b9      	str	r1, [r7, #8]
 80041aa:	607a      	str	r2, [r7, #4]
 80041ac:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 80041ae:	68bb      	ldr	r3, [r7, #8]
 80041b0:	685b      	ldr	r3, [r3, #4]
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d10a      	bne.n	80041cc <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80041b6:	68bb      	ldr	r3, [r7, #8]
 80041b8:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 80041ba:	68bb      	ldr	r3, [r7, #8]
 80041bc:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 80041be:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 80041c0:	68bb      	ldr	r3, [r7, #8]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80041c6:	4313      	orrs	r3, r2
 80041c8:	61fb      	str	r3, [r7, #28]
 80041ca:	e00a      	b.n	80041e2 <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80041cc:	68bb      	ldr	r3, [r7, #8]
 80041ce:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 80041d0:	68bb      	ldr	r3, [r7, #8]
 80041d2:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 80041d4:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 80041d6:	68bb      	ldr	r3, [r7, #8]
 80041d8:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 80041da:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80041dc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80041e0:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80041e2:	68bb      	ldr	r3, [r7, #8]
 80041e4:	6a1b      	ldr	r3, [r3, #32]
 80041e6:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 80041e8:	68bb      	ldr	r3, [r7, #8]
 80041ea:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80041ec:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 80041ee:	68bb      	ldr	r3, [r7, #8]
 80041f0:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 80041f2:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 80041f4:	68bb      	ldr	r3, [r7, #8]
 80041f6:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 80041f8:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 80041fa:	68bb      	ldr	r3, [r7, #8]
 80041fc:	68db      	ldr	r3, [r3, #12]
 80041fe:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8004200:	4313      	orrs	r3, r2
 8004202:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxBufferSA + (BufferIndex * hfdcan->Init.TxElmtSize * 4U));
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800420e:	6839      	ldr	r1, [r7, #0]
 8004210:	fb01 f303 	mul.w	r3, r1, r3
 8004214:	009b      	lsls	r3, r3, #2
 8004216:	4413      	add	r3, r2
 8004218:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 800421a:	69bb      	ldr	r3, [r7, #24]
 800421c:	69fa      	ldr	r2, [r7, #28]
 800421e:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8004220:	69bb      	ldr	r3, [r7, #24]
 8004222:	3304      	adds	r3, #4
 8004224:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 8004226:	69bb      	ldr	r3, [r7, #24]
 8004228:	693a      	ldr	r2, [r7, #16]
 800422a:	601a      	str	r2, [r3, #0]
  TxAddress++;
 800422c:	69bb      	ldr	r3, [r7, #24]
 800422e:	3304      	adds	r3, #4
 8004230:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8004232:	2300      	movs	r3, #0
 8004234:	617b      	str	r3, [r7, #20]
 8004236:	e020      	b.n	800427a <FDCAN_CopyMessageToRAM+0xda>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8004238:	697b      	ldr	r3, [r7, #20]
 800423a:	3303      	adds	r3, #3
 800423c:	687a      	ldr	r2, [r7, #4]
 800423e:	4413      	add	r3, r2
 8004240:	781b      	ldrb	r3, [r3, #0]
 8004242:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8004244:	697b      	ldr	r3, [r7, #20]
 8004246:	3302      	adds	r3, #2
 8004248:	6879      	ldr	r1, [r7, #4]
 800424a:	440b      	add	r3, r1
 800424c:	781b      	ldrb	r3, [r3, #0]
 800424e:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8004250:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8004252:	697b      	ldr	r3, [r7, #20]
 8004254:	3301      	adds	r3, #1
 8004256:	6879      	ldr	r1, [r7, #4]
 8004258:	440b      	add	r3, r1
 800425a:	781b      	ldrb	r3, [r3, #0]
 800425c:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 800425e:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8004260:	6879      	ldr	r1, [r7, #4]
 8004262:	697a      	ldr	r2, [r7, #20]
 8004264:	440a      	add	r2, r1
 8004266:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8004268:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800426a:	69bb      	ldr	r3, [r7, #24]
 800426c:	601a      	str	r2, [r3, #0]
    TxAddress++;
 800426e:	69bb      	ldr	r3, [r7, #24]
 8004270:	3304      	adds	r3, #4
 8004272:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8004274:	697b      	ldr	r3, [r7, #20]
 8004276:	3304      	adds	r3, #4
 8004278:	617b      	str	r3, [r7, #20]
 800427a:	68bb      	ldr	r3, [r7, #8]
 800427c:	68db      	ldr	r3, [r3, #12]
 800427e:	4a06      	ldr	r2, [pc, #24]	@ (8004298 <FDCAN_CopyMessageToRAM+0xf8>)
 8004280:	5cd3      	ldrb	r3, [r2, r3]
 8004282:	461a      	mov	r2, r3
 8004284:	697b      	ldr	r3, [r7, #20]
 8004286:	4293      	cmp	r3, r2
 8004288:	d3d6      	bcc.n	8004238 <FDCAN_CopyMessageToRAM+0x98>
  }
}
 800428a:	bf00      	nop
 800428c:	bf00      	nop
 800428e:	3724      	adds	r7, #36	@ 0x24
 8004290:	46bd      	mov	sp, r7
 8004292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004296:	4770      	bx	lr
 8004298:	0800e348 	.word	0x0800e348

0800429c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 800429c:	b480      	push	{r7}
 800429e:	b089      	sub	sp, #36	@ 0x24
 80042a0:	af00      	add	r7, sp, #0
 80042a2:	6078      	str	r0, [r7, #4]
 80042a4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80042a6:	2300      	movs	r3, #0
 80042a8:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80042aa:	4b89      	ldr	r3, [pc, #548]	@ (80044d0 <HAL_GPIO_Init+0x234>)
 80042ac:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80042ae:	e194      	b.n	80045da <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80042b0:	683b      	ldr	r3, [r7, #0]
 80042b2:	681a      	ldr	r2, [r3, #0]
 80042b4:	2101      	movs	r1, #1
 80042b6:	69fb      	ldr	r3, [r7, #28]
 80042b8:	fa01 f303 	lsl.w	r3, r1, r3
 80042bc:	4013      	ands	r3, r2
 80042be:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80042c0:	693b      	ldr	r3, [r7, #16]
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	f000 8186 	beq.w	80045d4 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80042c8:	683b      	ldr	r3, [r7, #0]
 80042ca:	685b      	ldr	r3, [r3, #4]
 80042cc:	f003 0303 	and.w	r3, r3, #3
 80042d0:	2b01      	cmp	r3, #1
 80042d2:	d005      	beq.n	80042e0 <HAL_GPIO_Init+0x44>
 80042d4:	683b      	ldr	r3, [r7, #0]
 80042d6:	685b      	ldr	r3, [r3, #4]
 80042d8:	f003 0303 	and.w	r3, r3, #3
 80042dc:	2b02      	cmp	r3, #2
 80042de:	d130      	bne.n	8004342 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	689b      	ldr	r3, [r3, #8]
 80042e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80042e6:	69fb      	ldr	r3, [r7, #28]
 80042e8:	005b      	lsls	r3, r3, #1
 80042ea:	2203      	movs	r2, #3
 80042ec:	fa02 f303 	lsl.w	r3, r2, r3
 80042f0:	43db      	mvns	r3, r3
 80042f2:	69ba      	ldr	r2, [r7, #24]
 80042f4:	4013      	ands	r3, r2
 80042f6:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80042f8:	683b      	ldr	r3, [r7, #0]
 80042fa:	68da      	ldr	r2, [r3, #12]
 80042fc:	69fb      	ldr	r3, [r7, #28]
 80042fe:	005b      	lsls	r3, r3, #1
 8004300:	fa02 f303 	lsl.w	r3, r2, r3
 8004304:	69ba      	ldr	r2, [r7, #24]
 8004306:	4313      	orrs	r3, r2
 8004308:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	69ba      	ldr	r2, [r7, #24]
 800430e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	685b      	ldr	r3, [r3, #4]
 8004314:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004316:	2201      	movs	r2, #1
 8004318:	69fb      	ldr	r3, [r7, #28]
 800431a:	fa02 f303 	lsl.w	r3, r2, r3
 800431e:	43db      	mvns	r3, r3
 8004320:	69ba      	ldr	r2, [r7, #24]
 8004322:	4013      	ands	r3, r2
 8004324:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004326:	683b      	ldr	r3, [r7, #0]
 8004328:	685b      	ldr	r3, [r3, #4]
 800432a:	091b      	lsrs	r3, r3, #4
 800432c:	f003 0201 	and.w	r2, r3, #1
 8004330:	69fb      	ldr	r3, [r7, #28]
 8004332:	fa02 f303 	lsl.w	r3, r2, r3
 8004336:	69ba      	ldr	r2, [r7, #24]
 8004338:	4313      	orrs	r3, r2
 800433a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	69ba      	ldr	r2, [r7, #24]
 8004340:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004342:	683b      	ldr	r3, [r7, #0]
 8004344:	685b      	ldr	r3, [r3, #4]
 8004346:	f003 0303 	and.w	r3, r3, #3
 800434a:	2b03      	cmp	r3, #3
 800434c:	d017      	beq.n	800437e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	68db      	ldr	r3, [r3, #12]
 8004352:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004354:	69fb      	ldr	r3, [r7, #28]
 8004356:	005b      	lsls	r3, r3, #1
 8004358:	2203      	movs	r2, #3
 800435a:	fa02 f303 	lsl.w	r3, r2, r3
 800435e:	43db      	mvns	r3, r3
 8004360:	69ba      	ldr	r2, [r7, #24]
 8004362:	4013      	ands	r3, r2
 8004364:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004366:	683b      	ldr	r3, [r7, #0]
 8004368:	689a      	ldr	r2, [r3, #8]
 800436a:	69fb      	ldr	r3, [r7, #28]
 800436c:	005b      	lsls	r3, r3, #1
 800436e:	fa02 f303 	lsl.w	r3, r2, r3
 8004372:	69ba      	ldr	r2, [r7, #24]
 8004374:	4313      	orrs	r3, r2
 8004376:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	69ba      	ldr	r2, [r7, #24]
 800437c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800437e:	683b      	ldr	r3, [r7, #0]
 8004380:	685b      	ldr	r3, [r3, #4]
 8004382:	f003 0303 	and.w	r3, r3, #3
 8004386:	2b02      	cmp	r3, #2
 8004388:	d123      	bne.n	80043d2 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800438a:	69fb      	ldr	r3, [r7, #28]
 800438c:	08da      	lsrs	r2, r3, #3
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	3208      	adds	r2, #8
 8004392:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004396:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004398:	69fb      	ldr	r3, [r7, #28]
 800439a:	f003 0307 	and.w	r3, r3, #7
 800439e:	009b      	lsls	r3, r3, #2
 80043a0:	220f      	movs	r2, #15
 80043a2:	fa02 f303 	lsl.w	r3, r2, r3
 80043a6:	43db      	mvns	r3, r3
 80043a8:	69ba      	ldr	r2, [r7, #24]
 80043aa:	4013      	ands	r3, r2
 80043ac:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80043ae:	683b      	ldr	r3, [r7, #0]
 80043b0:	691a      	ldr	r2, [r3, #16]
 80043b2:	69fb      	ldr	r3, [r7, #28]
 80043b4:	f003 0307 	and.w	r3, r3, #7
 80043b8:	009b      	lsls	r3, r3, #2
 80043ba:	fa02 f303 	lsl.w	r3, r2, r3
 80043be:	69ba      	ldr	r2, [r7, #24]
 80043c0:	4313      	orrs	r3, r2
 80043c2:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80043c4:	69fb      	ldr	r3, [r7, #28]
 80043c6:	08da      	lsrs	r2, r3, #3
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	3208      	adds	r2, #8
 80043cc:	69b9      	ldr	r1, [r7, #24]
 80043ce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80043d8:	69fb      	ldr	r3, [r7, #28]
 80043da:	005b      	lsls	r3, r3, #1
 80043dc:	2203      	movs	r2, #3
 80043de:	fa02 f303 	lsl.w	r3, r2, r3
 80043e2:	43db      	mvns	r3, r3
 80043e4:	69ba      	ldr	r2, [r7, #24]
 80043e6:	4013      	ands	r3, r2
 80043e8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80043ea:	683b      	ldr	r3, [r7, #0]
 80043ec:	685b      	ldr	r3, [r3, #4]
 80043ee:	f003 0203 	and.w	r2, r3, #3
 80043f2:	69fb      	ldr	r3, [r7, #28]
 80043f4:	005b      	lsls	r3, r3, #1
 80043f6:	fa02 f303 	lsl.w	r3, r2, r3
 80043fa:	69ba      	ldr	r2, [r7, #24]
 80043fc:	4313      	orrs	r3, r2
 80043fe:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	69ba      	ldr	r2, [r7, #24]
 8004404:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004406:	683b      	ldr	r3, [r7, #0]
 8004408:	685b      	ldr	r3, [r3, #4]
 800440a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800440e:	2b00      	cmp	r3, #0
 8004410:	f000 80e0 	beq.w	80045d4 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004414:	4b2f      	ldr	r3, [pc, #188]	@ (80044d4 <HAL_GPIO_Init+0x238>)
 8004416:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800441a:	4a2e      	ldr	r2, [pc, #184]	@ (80044d4 <HAL_GPIO_Init+0x238>)
 800441c:	f043 0302 	orr.w	r3, r3, #2
 8004420:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8004424:	4b2b      	ldr	r3, [pc, #172]	@ (80044d4 <HAL_GPIO_Init+0x238>)
 8004426:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800442a:	f003 0302 	and.w	r3, r3, #2
 800442e:	60fb      	str	r3, [r7, #12]
 8004430:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004432:	4a29      	ldr	r2, [pc, #164]	@ (80044d8 <HAL_GPIO_Init+0x23c>)
 8004434:	69fb      	ldr	r3, [r7, #28]
 8004436:	089b      	lsrs	r3, r3, #2
 8004438:	3302      	adds	r3, #2
 800443a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800443e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004440:	69fb      	ldr	r3, [r7, #28]
 8004442:	f003 0303 	and.w	r3, r3, #3
 8004446:	009b      	lsls	r3, r3, #2
 8004448:	220f      	movs	r2, #15
 800444a:	fa02 f303 	lsl.w	r3, r2, r3
 800444e:	43db      	mvns	r3, r3
 8004450:	69ba      	ldr	r2, [r7, #24]
 8004452:	4013      	ands	r3, r2
 8004454:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	4a20      	ldr	r2, [pc, #128]	@ (80044dc <HAL_GPIO_Init+0x240>)
 800445a:	4293      	cmp	r3, r2
 800445c:	d052      	beq.n	8004504 <HAL_GPIO_Init+0x268>
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	4a1f      	ldr	r2, [pc, #124]	@ (80044e0 <HAL_GPIO_Init+0x244>)
 8004462:	4293      	cmp	r3, r2
 8004464:	d031      	beq.n	80044ca <HAL_GPIO_Init+0x22e>
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	4a1e      	ldr	r2, [pc, #120]	@ (80044e4 <HAL_GPIO_Init+0x248>)
 800446a:	4293      	cmp	r3, r2
 800446c:	d02b      	beq.n	80044c6 <HAL_GPIO_Init+0x22a>
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	4a1d      	ldr	r2, [pc, #116]	@ (80044e8 <HAL_GPIO_Init+0x24c>)
 8004472:	4293      	cmp	r3, r2
 8004474:	d025      	beq.n	80044c2 <HAL_GPIO_Init+0x226>
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	4a1c      	ldr	r2, [pc, #112]	@ (80044ec <HAL_GPIO_Init+0x250>)
 800447a:	4293      	cmp	r3, r2
 800447c:	d01f      	beq.n	80044be <HAL_GPIO_Init+0x222>
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	4a1b      	ldr	r2, [pc, #108]	@ (80044f0 <HAL_GPIO_Init+0x254>)
 8004482:	4293      	cmp	r3, r2
 8004484:	d019      	beq.n	80044ba <HAL_GPIO_Init+0x21e>
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	4a1a      	ldr	r2, [pc, #104]	@ (80044f4 <HAL_GPIO_Init+0x258>)
 800448a:	4293      	cmp	r3, r2
 800448c:	d013      	beq.n	80044b6 <HAL_GPIO_Init+0x21a>
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	4a19      	ldr	r2, [pc, #100]	@ (80044f8 <HAL_GPIO_Init+0x25c>)
 8004492:	4293      	cmp	r3, r2
 8004494:	d00d      	beq.n	80044b2 <HAL_GPIO_Init+0x216>
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	4a18      	ldr	r2, [pc, #96]	@ (80044fc <HAL_GPIO_Init+0x260>)
 800449a:	4293      	cmp	r3, r2
 800449c:	d007      	beq.n	80044ae <HAL_GPIO_Init+0x212>
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	4a17      	ldr	r2, [pc, #92]	@ (8004500 <HAL_GPIO_Init+0x264>)
 80044a2:	4293      	cmp	r3, r2
 80044a4:	d101      	bne.n	80044aa <HAL_GPIO_Init+0x20e>
 80044a6:	2309      	movs	r3, #9
 80044a8:	e02d      	b.n	8004506 <HAL_GPIO_Init+0x26a>
 80044aa:	230a      	movs	r3, #10
 80044ac:	e02b      	b.n	8004506 <HAL_GPIO_Init+0x26a>
 80044ae:	2308      	movs	r3, #8
 80044b0:	e029      	b.n	8004506 <HAL_GPIO_Init+0x26a>
 80044b2:	2307      	movs	r3, #7
 80044b4:	e027      	b.n	8004506 <HAL_GPIO_Init+0x26a>
 80044b6:	2306      	movs	r3, #6
 80044b8:	e025      	b.n	8004506 <HAL_GPIO_Init+0x26a>
 80044ba:	2305      	movs	r3, #5
 80044bc:	e023      	b.n	8004506 <HAL_GPIO_Init+0x26a>
 80044be:	2304      	movs	r3, #4
 80044c0:	e021      	b.n	8004506 <HAL_GPIO_Init+0x26a>
 80044c2:	2303      	movs	r3, #3
 80044c4:	e01f      	b.n	8004506 <HAL_GPIO_Init+0x26a>
 80044c6:	2302      	movs	r3, #2
 80044c8:	e01d      	b.n	8004506 <HAL_GPIO_Init+0x26a>
 80044ca:	2301      	movs	r3, #1
 80044cc:	e01b      	b.n	8004506 <HAL_GPIO_Init+0x26a>
 80044ce:	bf00      	nop
 80044d0:	58000080 	.word	0x58000080
 80044d4:	58024400 	.word	0x58024400
 80044d8:	58000400 	.word	0x58000400
 80044dc:	58020000 	.word	0x58020000
 80044e0:	58020400 	.word	0x58020400
 80044e4:	58020800 	.word	0x58020800
 80044e8:	58020c00 	.word	0x58020c00
 80044ec:	58021000 	.word	0x58021000
 80044f0:	58021400 	.word	0x58021400
 80044f4:	58021800 	.word	0x58021800
 80044f8:	58021c00 	.word	0x58021c00
 80044fc:	58022000 	.word	0x58022000
 8004500:	58022400 	.word	0x58022400
 8004504:	2300      	movs	r3, #0
 8004506:	69fa      	ldr	r2, [r7, #28]
 8004508:	f002 0203 	and.w	r2, r2, #3
 800450c:	0092      	lsls	r2, r2, #2
 800450e:	4093      	lsls	r3, r2
 8004510:	69ba      	ldr	r2, [r7, #24]
 8004512:	4313      	orrs	r3, r2
 8004514:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004516:	4938      	ldr	r1, [pc, #224]	@ (80045f8 <HAL_GPIO_Init+0x35c>)
 8004518:	69fb      	ldr	r3, [r7, #28]
 800451a:	089b      	lsrs	r3, r3, #2
 800451c:	3302      	adds	r3, #2
 800451e:	69ba      	ldr	r2, [r7, #24]
 8004520:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004524:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800452c:	693b      	ldr	r3, [r7, #16]
 800452e:	43db      	mvns	r3, r3
 8004530:	69ba      	ldr	r2, [r7, #24]
 8004532:	4013      	ands	r3, r2
 8004534:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004536:	683b      	ldr	r3, [r7, #0]
 8004538:	685b      	ldr	r3, [r3, #4]
 800453a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800453e:	2b00      	cmp	r3, #0
 8004540:	d003      	beq.n	800454a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8004542:	69ba      	ldr	r2, [r7, #24]
 8004544:	693b      	ldr	r3, [r7, #16]
 8004546:	4313      	orrs	r3, r2
 8004548:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800454a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800454e:	69bb      	ldr	r3, [r7, #24]
 8004550:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8004552:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004556:	685b      	ldr	r3, [r3, #4]
 8004558:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800455a:	693b      	ldr	r3, [r7, #16]
 800455c:	43db      	mvns	r3, r3
 800455e:	69ba      	ldr	r2, [r7, #24]
 8004560:	4013      	ands	r3, r2
 8004562:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004564:	683b      	ldr	r3, [r7, #0]
 8004566:	685b      	ldr	r3, [r3, #4]
 8004568:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800456c:	2b00      	cmp	r3, #0
 800456e:	d003      	beq.n	8004578 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8004570:	69ba      	ldr	r2, [r7, #24]
 8004572:	693b      	ldr	r3, [r7, #16]
 8004574:	4313      	orrs	r3, r2
 8004576:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8004578:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800457c:	69bb      	ldr	r3, [r7, #24]
 800457e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8004580:	697b      	ldr	r3, [r7, #20]
 8004582:	685b      	ldr	r3, [r3, #4]
 8004584:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004586:	693b      	ldr	r3, [r7, #16]
 8004588:	43db      	mvns	r3, r3
 800458a:	69ba      	ldr	r2, [r7, #24]
 800458c:	4013      	ands	r3, r2
 800458e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004590:	683b      	ldr	r3, [r7, #0]
 8004592:	685b      	ldr	r3, [r3, #4]
 8004594:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004598:	2b00      	cmp	r3, #0
 800459a:	d003      	beq.n	80045a4 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 800459c:	69ba      	ldr	r2, [r7, #24]
 800459e:	693b      	ldr	r3, [r7, #16]
 80045a0:	4313      	orrs	r3, r2
 80045a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80045a4:	697b      	ldr	r3, [r7, #20]
 80045a6:	69ba      	ldr	r2, [r7, #24]
 80045a8:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80045aa:	697b      	ldr	r3, [r7, #20]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80045b0:	693b      	ldr	r3, [r7, #16]
 80045b2:	43db      	mvns	r3, r3
 80045b4:	69ba      	ldr	r2, [r7, #24]
 80045b6:	4013      	ands	r3, r2
 80045b8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80045ba:	683b      	ldr	r3, [r7, #0]
 80045bc:	685b      	ldr	r3, [r3, #4]
 80045be:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d003      	beq.n	80045ce <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 80045c6:	69ba      	ldr	r2, [r7, #24]
 80045c8:	693b      	ldr	r3, [r7, #16]
 80045ca:	4313      	orrs	r3, r2
 80045cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80045ce:	697b      	ldr	r3, [r7, #20]
 80045d0:	69ba      	ldr	r2, [r7, #24]
 80045d2:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80045d4:	69fb      	ldr	r3, [r7, #28]
 80045d6:	3301      	adds	r3, #1
 80045d8:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80045da:	683b      	ldr	r3, [r7, #0]
 80045dc:	681a      	ldr	r2, [r3, #0]
 80045de:	69fb      	ldr	r3, [r7, #28]
 80045e0:	fa22 f303 	lsr.w	r3, r2, r3
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	f47f ae63 	bne.w	80042b0 <HAL_GPIO_Init+0x14>
  }
}
 80045ea:	bf00      	nop
 80045ec:	bf00      	nop
 80045ee:	3724      	adds	r7, #36	@ 0x24
 80045f0:	46bd      	mov	sp, r7
 80045f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f6:	4770      	bx	lr
 80045f8:	58000400 	.word	0x58000400

080045fc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80045fc:	b480      	push	{r7}
 80045fe:	b083      	sub	sp, #12
 8004600:	af00      	add	r7, sp, #0
 8004602:	6078      	str	r0, [r7, #4]
 8004604:	460b      	mov	r3, r1
 8004606:	807b      	strh	r3, [r7, #2]
 8004608:	4613      	mov	r3, r2
 800460a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800460c:	787b      	ldrb	r3, [r7, #1]
 800460e:	2b00      	cmp	r3, #0
 8004610:	d003      	beq.n	800461a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004612:	887a      	ldrh	r2, [r7, #2]
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8004618:	e003      	b.n	8004622 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800461a:	887b      	ldrh	r3, [r7, #2]
 800461c:	041a      	lsls	r2, r3, #16
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	619a      	str	r2, [r3, #24]
}
 8004622:	bf00      	nop
 8004624:	370c      	adds	r7, #12
 8004626:	46bd      	mov	sp, r7
 8004628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800462c:	4770      	bx	lr

0800462e <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800462e:	b480      	push	{r7}
 8004630:	b085      	sub	sp, #20
 8004632:	af00      	add	r7, sp, #0
 8004634:	6078      	str	r0, [r7, #4]
 8004636:	460b      	mov	r3, r1
 8004638:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	695b      	ldr	r3, [r3, #20]
 800463e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004640:	887a      	ldrh	r2, [r7, #2]
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	4013      	ands	r3, r2
 8004646:	041a      	lsls	r2, r3, #16
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	43d9      	mvns	r1, r3
 800464c:	887b      	ldrh	r3, [r7, #2]
 800464e:	400b      	ands	r3, r1
 8004650:	431a      	orrs	r2, r3
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	619a      	str	r2, [r3, #24]
}
 8004656:	bf00      	nop
 8004658:	3714      	adds	r7, #20
 800465a:	46bd      	mov	sp, r7
 800465c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004660:	4770      	bx	lr
	...

08004664 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8004664:	b580      	push	{r7, lr}
 8004666:	b084      	sub	sp, #16
 8004668:	af00      	add	r7, sp, #0
 800466a:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 800466c:	4b29      	ldr	r3, [pc, #164]	@ (8004714 <HAL_PWREx_ConfigSupply+0xb0>)
 800466e:	68db      	ldr	r3, [r3, #12]
 8004670:	f003 0307 	and.w	r3, r3, #7
 8004674:	2b06      	cmp	r3, #6
 8004676:	d00a      	beq.n	800468e <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8004678:	4b26      	ldr	r3, [pc, #152]	@ (8004714 <HAL_PWREx_ConfigSupply+0xb0>)
 800467a:	68db      	ldr	r3, [r3, #12]
 800467c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004680:	687a      	ldr	r2, [r7, #4]
 8004682:	429a      	cmp	r2, r3
 8004684:	d001      	beq.n	800468a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8004686:	2301      	movs	r3, #1
 8004688:	e040      	b.n	800470c <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800468a:	2300      	movs	r3, #0
 800468c:	e03e      	b.n	800470c <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800468e:	4b21      	ldr	r3, [pc, #132]	@ (8004714 <HAL_PWREx_ConfigSupply+0xb0>)
 8004690:	68db      	ldr	r3, [r3, #12]
 8004692:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 8004696:	491f      	ldr	r1, [pc, #124]	@ (8004714 <HAL_PWREx_ConfigSupply+0xb0>)
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	4313      	orrs	r3, r2
 800469c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800469e:	f7fd fab5 	bl	8001c0c <HAL_GetTick>
 80046a2:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80046a4:	e009      	b.n	80046ba <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80046a6:	f7fd fab1 	bl	8001c0c <HAL_GetTick>
 80046aa:	4602      	mov	r2, r0
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	1ad3      	subs	r3, r2, r3
 80046b0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80046b4:	d901      	bls.n	80046ba <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80046b6:	2301      	movs	r3, #1
 80046b8:	e028      	b.n	800470c <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80046ba:	4b16      	ldr	r3, [pc, #88]	@ (8004714 <HAL_PWREx_ConfigSupply+0xb0>)
 80046bc:	685b      	ldr	r3, [r3, #4]
 80046be:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80046c2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80046c6:	d1ee      	bne.n	80046a6 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	2b1e      	cmp	r3, #30
 80046cc:	d008      	beq.n	80046e0 <HAL_PWREx_ConfigSupply+0x7c>
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	2b2e      	cmp	r3, #46	@ 0x2e
 80046d2:	d005      	beq.n	80046e0 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	2b1d      	cmp	r3, #29
 80046d8:	d002      	beq.n	80046e0 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	2b2d      	cmp	r3, #45	@ 0x2d
 80046de:	d114      	bne.n	800470a <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 80046e0:	f7fd fa94 	bl	8001c0c <HAL_GetTick>
 80046e4:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 80046e6:	e009      	b.n	80046fc <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80046e8:	f7fd fa90 	bl	8001c0c <HAL_GetTick>
 80046ec:	4602      	mov	r2, r0
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	1ad3      	subs	r3, r2, r3
 80046f2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80046f6:	d901      	bls.n	80046fc <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 80046f8:	2301      	movs	r3, #1
 80046fa:	e007      	b.n	800470c <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 80046fc:	4b05      	ldr	r3, [pc, #20]	@ (8004714 <HAL_PWREx_ConfigSupply+0xb0>)
 80046fe:	68db      	ldr	r3, [r3, #12]
 8004700:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004704:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004708:	d1ee      	bne.n	80046e8 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800470a:	2300      	movs	r3, #0
}
 800470c:	4618      	mov	r0, r3
 800470e:	3710      	adds	r7, #16
 8004710:	46bd      	mov	sp, r7
 8004712:	bd80      	pop	{r7, pc}
 8004714:	58024800 	.word	0x58024800

08004718 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004718:	b580      	push	{r7, lr}
 800471a:	b08c      	sub	sp, #48	@ 0x30
 800471c:	af00      	add	r7, sp, #0
 800471e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2b00      	cmp	r3, #0
 8004724:	d102      	bne.n	800472c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004726:	2301      	movs	r3, #1
 8004728:	f000 bc48 	b.w	8004fbc <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	f003 0301 	and.w	r3, r3, #1
 8004734:	2b00      	cmp	r3, #0
 8004736:	f000 8088 	beq.w	800484a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800473a:	4b99      	ldr	r3, [pc, #612]	@ (80049a0 <HAL_RCC_OscConfig+0x288>)
 800473c:	691b      	ldr	r3, [r3, #16]
 800473e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004742:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004744:	4b96      	ldr	r3, [pc, #600]	@ (80049a0 <HAL_RCC_OscConfig+0x288>)
 8004746:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004748:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800474a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800474c:	2b10      	cmp	r3, #16
 800474e:	d007      	beq.n	8004760 <HAL_RCC_OscConfig+0x48>
 8004750:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004752:	2b18      	cmp	r3, #24
 8004754:	d111      	bne.n	800477a <HAL_RCC_OscConfig+0x62>
 8004756:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004758:	f003 0303 	and.w	r3, r3, #3
 800475c:	2b02      	cmp	r3, #2
 800475e:	d10c      	bne.n	800477a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004760:	4b8f      	ldr	r3, [pc, #572]	@ (80049a0 <HAL_RCC_OscConfig+0x288>)
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004768:	2b00      	cmp	r3, #0
 800476a:	d06d      	beq.n	8004848 <HAL_RCC_OscConfig+0x130>
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	685b      	ldr	r3, [r3, #4]
 8004770:	2b00      	cmp	r3, #0
 8004772:	d169      	bne.n	8004848 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8004774:	2301      	movs	r3, #1
 8004776:	f000 bc21 	b.w	8004fbc <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	685b      	ldr	r3, [r3, #4]
 800477e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004782:	d106      	bne.n	8004792 <HAL_RCC_OscConfig+0x7a>
 8004784:	4b86      	ldr	r3, [pc, #536]	@ (80049a0 <HAL_RCC_OscConfig+0x288>)
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	4a85      	ldr	r2, [pc, #532]	@ (80049a0 <HAL_RCC_OscConfig+0x288>)
 800478a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800478e:	6013      	str	r3, [r2, #0]
 8004790:	e02e      	b.n	80047f0 <HAL_RCC_OscConfig+0xd8>
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	685b      	ldr	r3, [r3, #4]
 8004796:	2b00      	cmp	r3, #0
 8004798:	d10c      	bne.n	80047b4 <HAL_RCC_OscConfig+0x9c>
 800479a:	4b81      	ldr	r3, [pc, #516]	@ (80049a0 <HAL_RCC_OscConfig+0x288>)
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	4a80      	ldr	r2, [pc, #512]	@ (80049a0 <HAL_RCC_OscConfig+0x288>)
 80047a0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80047a4:	6013      	str	r3, [r2, #0]
 80047a6:	4b7e      	ldr	r3, [pc, #504]	@ (80049a0 <HAL_RCC_OscConfig+0x288>)
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	4a7d      	ldr	r2, [pc, #500]	@ (80049a0 <HAL_RCC_OscConfig+0x288>)
 80047ac:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80047b0:	6013      	str	r3, [r2, #0]
 80047b2:	e01d      	b.n	80047f0 <HAL_RCC_OscConfig+0xd8>
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	685b      	ldr	r3, [r3, #4]
 80047b8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80047bc:	d10c      	bne.n	80047d8 <HAL_RCC_OscConfig+0xc0>
 80047be:	4b78      	ldr	r3, [pc, #480]	@ (80049a0 <HAL_RCC_OscConfig+0x288>)
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	4a77      	ldr	r2, [pc, #476]	@ (80049a0 <HAL_RCC_OscConfig+0x288>)
 80047c4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80047c8:	6013      	str	r3, [r2, #0]
 80047ca:	4b75      	ldr	r3, [pc, #468]	@ (80049a0 <HAL_RCC_OscConfig+0x288>)
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	4a74      	ldr	r2, [pc, #464]	@ (80049a0 <HAL_RCC_OscConfig+0x288>)
 80047d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80047d4:	6013      	str	r3, [r2, #0]
 80047d6:	e00b      	b.n	80047f0 <HAL_RCC_OscConfig+0xd8>
 80047d8:	4b71      	ldr	r3, [pc, #452]	@ (80049a0 <HAL_RCC_OscConfig+0x288>)
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	4a70      	ldr	r2, [pc, #448]	@ (80049a0 <HAL_RCC_OscConfig+0x288>)
 80047de:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80047e2:	6013      	str	r3, [r2, #0]
 80047e4:	4b6e      	ldr	r3, [pc, #440]	@ (80049a0 <HAL_RCC_OscConfig+0x288>)
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	4a6d      	ldr	r2, [pc, #436]	@ (80049a0 <HAL_RCC_OscConfig+0x288>)
 80047ea:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80047ee:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	685b      	ldr	r3, [r3, #4]
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d013      	beq.n	8004820 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047f8:	f7fd fa08 	bl	8001c0c <HAL_GetTick>
 80047fc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80047fe:	e008      	b.n	8004812 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004800:	f7fd fa04 	bl	8001c0c <HAL_GetTick>
 8004804:	4602      	mov	r2, r0
 8004806:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004808:	1ad3      	subs	r3, r2, r3
 800480a:	2b64      	cmp	r3, #100	@ 0x64
 800480c:	d901      	bls.n	8004812 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800480e:	2303      	movs	r3, #3
 8004810:	e3d4      	b.n	8004fbc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004812:	4b63      	ldr	r3, [pc, #396]	@ (80049a0 <HAL_RCC_OscConfig+0x288>)
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800481a:	2b00      	cmp	r3, #0
 800481c:	d0f0      	beq.n	8004800 <HAL_RCC_OscConfig+0xe8>
 800481e:	e014      	b.n	800484a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004820:	f7fd f9f4 	bl	8001c0c <HAL_GetTick>
 8004824:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004826:	e008      	b.n	800483a <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004828:	f7fd f9f0 	bl	8001c0c <HAL_GetTick>
 800482c:	4602      	mov	r2, r0
 800482e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004830:	1ad3      	subs	r3, r2, r3
 8004832:	2b64      	cmp	r3, #100	@ 0x64
 8004834:	d901      	bls.n	800483a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8004836:	2303      	movs	r3, #3
 8004838:	e3c0      	b.n	8004fbc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800483a:	4b59      	ldr	r3, [pc, #356]	@ (80049a0 <HAL_RCC_OscConfig+0x288>)
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004842:	2b00      	cmp	r3, #0
 8004844:	d1f0      	bne.n	8004828 <HAL_RCC_OscConfig+0x110>
 8004846:	e000      	b.n	800484a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004848:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	f003 0302 	and.w	r3, r3, #2
 8004852:	2b00      	cmp	r3, #0
 8004854:	f000 80ca 	beq.w	80049ec <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004858:	4b51      	ldr	r3, [pc, #324]	@ (80049a0 <HAL_RCC_OscConfig+0x288>)
 800485a:	691b      	ldr	r3, [r3, #16]
 800485c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004860:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004862:	4b4f      	ldr	r3, [pc, #316]	@ (80049a0 <HAL_RCC_OscConfig+0x288>)
 8004864:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004866:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8004868:	6a3b      	ldr	r3, [r7, #32]
 800486a:	2b00      	cmp	r3, #0
 800486c:	d007      	beq.n	800487e <HAL_RCC_OscConfig+0x166>
 800486e:	6a3b      	ldr	r3, [r7, #32]
 8004870:	2b18      	cmp	r3, #24
 8004872:	d156      	bne.n	8004922 <HAL_RCC_OscConfig+0x20a>
 8004874:	69fb      	ldr	r3, [r7, #28]
 8004876:	f003 0303 	and.w	r3, r3, #3
 800487a:	2b00      	cmp	r3, #0
 800487c:	d151      	bne.n	8004922 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800487e:	4b48      	ldr	r3, [pc, #288]	@ (80049a0 <HAL_RCC_OscConfig+0x288>)
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f003 0304 	and.w	r3, r3, #4
 8004886:	2b00      	cmp	r3, #0
 8004888:	d005      	beq.n	8004896 <HAL_RCC_OscConfig+0x17e>
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	68db      	ldr	r3, [r3, #12]
 800488e:	2b00      	cmp	r3, #0
 8004890:	d101      	bne.n	8004896 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8004892:	2301      	movs	r3, #1
 8004894:	e392      	b.n	8004fbc <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8004896:	4b42      	ldr	r3, [pc, #264]	@ (80049a0 <HAL_RCC_OscConfig+0x288>)
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	f023 0219 	bic.w	r2, r3, #25
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	68db      	ldr	r3, [r3, #12]
 80048a2:	493f      	ldr	r1, [pc, #252]	@ (80049a0 <HAL_RCC_OscConfig+0x288>)
 80048a4:	4313      	orrs	r3, r2
 80048a6:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048a8:	f7fd f9b0 	bl	8001c0c <HAL_GetTick>
 80048ac:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80048ae:	e008      	b.n	80048c2 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80048b0:	f7fd f9ac 	bl	8001c0c <HAL_GetTick>
 80048b4:	4602      	mov	r2, r0
 80048b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048b8:	1ad3      	subs	r3, r2, r3
 80048ba:	2b02      	cmp	r3, #2
 80048bc:	d901      	bls.n	80048c2 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80048be:	2303      	movs	r3, #3
 80048c0:	e37c      	b.n	8004fbc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80048c2:	4b37      	ldr	r3, [pc, #220]	@ (80049a0 <HAL_RCC_OscConfig+0x288>)
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	f003 0304 	and.w	r3, r3, #4
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d0f0      	beq.n	80048b0 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80048ce:	f7fd f9cd 	bl	8001c6c <HAL_GetREVID>
 80048d2:	4603      	mov	r3, r0
 80048d4:	f241 0203 	movw	r2, #4099	@ 0x1003
 80048d8:	4293      	cmp	r3, r2
 80048da:	d817      	bhi.n	800490c <HAL_RCC_OscConfig+0x1f4>
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	691b      	ldr	r3, [r3, #16]
 80048e0:	2b40      	cmp	r3, #64	@ 0x40
 80048e2:	d108      	bne.n	80048f6 <HAL_RCC_OscConfig+0x1de>
 80048e4:	4b2e      	ldr	r3, [pc, #184]	@ (80049a0 <HAL_RCC_OscConfig+0x288>)
 80048e6:	685b      	ldr	r3, [r3, #4]
 80048e8:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80048ec:	4a2c      	ldr	r2, [pc, #176]	@ (80049a0 <HAL_RCC_OscConfig+0x288>)
 80048ee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80048f2:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80048f4:	e07a      	b.n	80049ec <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80048f6:	4b2a      	ldr	r3, [pc, #168]	@ (80049a0 <HAL_RCC_OscConfig+0x288>)
 80048f8:	685b      	ldr	r3, [r3, #4]
 80048fa:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	691b      	ldr	r3, [r3, #16]
 8004902:	031b      	lsls	r3, r3, #12
 8004904:	4926      	ldr	r1, [pc, #152]	@ (80049a0 <HAL_RCC_OscConfig+0x288>)
 8004906:	4313      	orrs	r3, r2
 8004908:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800490a:	e06f      	b.n	80049ec <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800490c:	4b24      	ldr	r3, [pc, #144]	@ (80049a0 <HAL_RCC_OscConfig+0x288>)
 800490e:	685b      	ldr	r3, [r3, #4]
 8004910:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	691b      	ldr	r3, [r3, #16]
 8004918:	061b      	lsls	r3, r3, #24
 800491a:	4921      	ldr	r1, [pc, #132]	@ (80049a0 <HAL_RCC_OscConfig+0x288>)
 800491c:	4313      	orrs	r3, r2
 800491e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004920:	e064      	b.n	80049ec <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	68db      	ldr	r3, [r3, #12]
 8004926:	2b00      	cmp	r3, #0
 8004928:	d047      	beq.n	80049ba <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800492a:	4b1d      	ldr	r3, [pc, #116]	@ (80049a0 <HAL_RCC_OscConfig+0x288>)
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	f023 0219 	bic.w	r2, r3, #25
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	68db      	ldr	r3, [r3, #12]
 8004936:	491a      	ldr	r1, [pc, #104]	@ (80049a0 <HAL_RCC_OscConfig+0x288>)
 8004938:	4313      	orrs	r3, r2
 800493a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800493c:	f7fd f966 	bl	8001c0c <HAL_GetTick>
 8004940:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004942:	e008      	b.n	8004956 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004944:	f7fd f962 	bl	8001c0c <HAL_GetTick>
 8004948:	4602      	mov	r2, r0
 800494a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800494c:	1ad3      	subs	r3, r2, r3
 800494e:	2b02      	cmp	r3, #2
 8004950:	d901      	bls.n	8004956 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8004952:	2303      	movs	r3, #3
 8004954:	e332      	b.n	8004fbc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004956:	4b12      	ldr	r3, [pc, #72]	@ (80049a0 <HAL_RCC_OscConfig+0x288>)
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	f003 0304 	and.w	r3, r3, #4
 800495e:	2b00      	cmp	r3, #0
 8004960:	d0f0      	beq.n	8004944 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004962:	f7fd f983 	bl	8001c6c <HAL_GetREVID>
 8004966:	4603      	mov	r3, r0
 8004968:	f241 0203 	movw	r2, #4099	@ 0x1003
 800496c:	4293      	cmp	r3, r2
 800496e:	d819      	bhi.n	80049a4 <HAL_RCC_OscConfig+0x28c>
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	691b      	ldr	r3, [r3, #16]
 8004974:	2b40      	cmp	r3, #64	@ 0x40
 8004976:	d108      	bne.n	800498a <HAL_RCC_OscConfig+0x272>
 8004978:	4b09      	ldr	r3, [pc, #36]	@ (80049a0 <HAL_RCC_OscConfig+0x288>)
 800497a:	685b      	ldr	r3, [r3, #4]
 800497c:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8004980:	4a07      	ldr	r2, [pc, #28]	@ (80049a0 <HAL_RCC_OscConfig+0x288>)
 8004982:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004986:	6053      	str	r3, [r2, #4]
 8004988:	e030      	b.n	80049ec <HAL_RCC_OscConfig+0x2d4>
 800498a:	4b05      	ldr	r3, [pc, #20]	@ (80049a0 <HAL_RCC_OscConfig+0x288>)
 800498c:	685b      	ldr	r3, [r3, #4]
 800498e:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	691b      	ldr	r3, [r3, #16]
 8004996:	031b      	lsls	r3, r3, #12
 8004998:	4901      	ldr	r1, [pc, #4]	@ (80049a0 <HAL_RCC_OscConfig+0x288>)
 800499a:	4313      	orrs	r3, r2
 800499c:	604b      	str	r3, [r1, #4]
 800499e:	e025      	b.n	80049ec <HAL_RCC_OscConfig+0x2d4>
 80049a0:	58024400 	.word	0x58024400
 80049a4:	4b9a      	ldr	r3, [pc, #616]	@ (8004c10 <HAL_RCC_OscConfig+0x4f8>)
 80049a6:	685b      	ldr	r3, [r3, #4]
 80049a8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	691b      	ldr	r3, [r3, #16]
 80049b0:	061b      	lsls	r3, r3, #24
 80049b2:	4997      	ldr	r1, [pc, #604]	@ (8004c10 <HAL_RCC_OscConfig+0x4f8>)
 80049b4:	4313      	orrs	r3, r2
 80049b6:	604b      	str	r3, [r1, #4]
 80049b8:	e018      	b.n	80049ec <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80049ba:	4b95      	ldr	r3, [pc, #596]	@ (8004c10 <HAL_RCC_OscConfig+0x4f8>)
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	4a94      	ldr	r2, [pc, #592]	@ (8004c10 <HAL_RCC_OscConfig+0x4f8>)
 80049c0:	f023 0301 	bic.w	r3, r3, #1
 80049c4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049c6:	f7fd f921 	bl	8001c0c <HAL_GetTick>
 80049ca:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80049cc:	e008      	b.n	80049e0 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80049ce:	f7fd f91d 	bl	8001c0c <HAL_GetTick>
 80049d2:	4602      	mov	r2, r0
 80049d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049d6:	1ad3      	subs	r3, r2, r3
 80049d8:	2b02      	cmp	r3, #2
 80049da:	d901      	bls.n	80049e0 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 80049dc:	2303      	movs	r3, #3
 80049de:	e2ed      	b.n	8004fbc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80049e0:	4b8b      	ldr	r3, [pc, #556]	@ (8004c10 <HAL_RCC_OscConfig+0x4f8>)
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	f003 0304 	and.w	r3, r3, #4
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d1f0      	bne.n	80049ce <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	f003 0310 	and.w	r3, r3, #16
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	f000 80a9 	beq.w	8004b4c <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80049fa:	4b85      	ldr	r3, [pc, #532]	@ (8004c10 <HAL_RCC_OscConfig+0x4f8>)
 80049fc:	691b      	ldr	r3, [r3, #16]
 80049fe:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004a02:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004a04:	4b82      	ldr	r3, [pc, #520]	@ (8004c10 <HAL_RCC_OscConfig+0x4f8>)
 8004a06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a08:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8004a0a:	69bb      	ldr	r3, [r7, #24]
 8004a0c:	2b08      	cmp	r3, #8
 8004a0e:	d007      	beq.n	8004a20 <HAL_RCC_OscConfig+0x308>
 8004a10:	69bb      	ldr	r3, [r7, #24]
 8004a12:	2b18      	cmp	r3, #24
 8004a14:	d13a      	bne.n	8004a8c <HAL_RCC_OscConfig+0x374>
 8004a16:	697b      	ldr	r3, [r7, #20]
 8004a18:	f003 0303 	and.w	r3, r3, #3
 8004a1c:	2b01      	cmp	r3, #1
 8004a1e:	d135      	bne.n	8004a8c <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004a20:	4b7b      	ldr	r3, [pc, #492]	@ (8004c10 <HAL_RCC_OscConfig+0x4f8>)
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d005      	beq.n	8004a38 <HAL_RCC_OscConfig+0x320>
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	69db      	ldr	r3, [r3, #28]
 8004a30:	2b80      	cmp	r3, #128	@ 0x80
 8004a32:	d001      	beq.n	8004a38 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8004a34:	2301      	movs	r3, #1
 8004a36:	e2c1      	b.n	8004fbc <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004a38:	f7fd f918 	bl	8001c6c <HAL_GetREVID>
 8004a3c:	4603      	mov	r3, r0
 8004a3e:	f241 0203 	movw	r2, #4099	@ 0x1003
 8004a42:	4293      	cmp	r3, r2
 8004a44:	d817      	bhi.n	8004a76 <HAL_RCC_OscConfig+0x35e>
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	6a1b      	ldr	r3, [r3, #32]
 8004a4a:	2b20      	cmp	r3, #32
 8004a4c:	d108      	bne.n	8004a60 <HAL_RCC_OscConfig+0x348>
 8004a4e:	4b70      	ldr	r3, [pc, #448]	@ (8004c10 <HAL_RCC_OscConfig+0x4f8>)
 8004a50:	685b      	ldr	r3, [r3, #4]
 8004a52:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8004a56:	4a6e      	ldr	r2, [pc, #440]	@ (8004c10 <HAL_RCC_OscConfig+0x4f8>)
 8004a58:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004a5c:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004a5e:	e075      	b.n	8004b4c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004a60:	4b6b      	ldr	r3, [pc, #428]	@ (8004c10 <HAL_RCC_OscConfig+0x4f8>)
 8004a62:	685b      	ldr	r3, [r3, #4]
 8004a64:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	6a1b      	ldr	r3, [r3, #32]
 8004a6c:	069b      	lsls	r3, r3, #26
 8004a6e:	4968      	ldr	r1, [pc, #416]	@ (8004c10 <HAL_RCC_OscConfig+0x4f8>)
 8004a70:	4313      	orrs	r3, r2
 8004a72:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004a74:	e06a      	b.n	8004b4c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004a76:	4b66      	ldr	r3, [pc, #408]	@ (8004c10 <HAL_RCC_OscConfig+0x4f8>)
 8004a78:	68db      	ldr	r3, [r3, #12]
 8004a7a:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	6a1b      	ldr	r3, [r3, #32]
 8004a82:	061b      	lsls	r3, r3, #24
 8004a84:	4962      	ldr	r1, [pc, #392]	@ (8004c10 <HAL_RCC_OscConfig+0x4f8>)
 8004a86:	4313      	orrs	r3, r2
 8004a88:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004a8a:	e05f      	b.n	8004b4c <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	69db      	ldr	r3, [r3, #28]
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d042      	beq.n	8004b1a <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8004a94:	4b5e      	ldr	r3, [pc, #376]	@ (8004c10 <HAL_RCC_OscConfig+0x4f8>)
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	4a5d      	ldr	r2, [pc, #372]	@ (8004c10 <HAL_RCC_OscConfig+0x4f8>)
 8004a9a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004a9e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004aa0:	f7fd f8b4 	bl	8001c0c <HAL_GetTick>
 8004aa4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004aa6:	e008      	b.n	8004aba <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8004aa8:	f7fd f8b0 	bl	8001c0c <HAL_GetTick>
 8004aac:	4602      	mov	r2, r0
 8004aae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ab0:	1ad3      	subs	r3, r2, r3
 8004ab2:	2b02      	cmp	r3, #2
 8004ab4:	d901      	bls.n	8004aba <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8004ab6:	2303      	movs	r3, #3
 8004ab8:	e280      	b.n	8004fbc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004aba:	4b55      	ldr	r3, [pc, #340]	@ (8004c10 <HAL_RCC_OscConfig+0x4f8>)
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d0f0      	beq.n	8004aa8 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004ac6:	f7fd f8d1 	bl	8001c6c <HAL_GetREVID>
 8004aca:	4603      	mov	r3, r0
 8004acc:	f241 0203 	movw	r2, #4099	@ 0x1003
 8004ad0:	4293      	cmp	r3, r2
 8004ad2:	d817      	bhi.n	8004b04 <HAL_RCC_OscConfig+0x3ec>
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	6a1b      	ldr	r3, [r3, #32]
 8004ad8:	2b20      	cmp	r3, #32
 8004ada:	d108      	bne.n	8004aee <HAL_RCC_OscConfig+0x3d6>
 8004adc:	4b4c      	ldr	r3, [pc, #304]	@ (8004c10 <HAL_RCC_OscConfig+0x4f8>)
 8004ade:	685b      	ldr	r3, [r3, #4]
 8004ae0:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8004ae4:	4a4a      	ldr	r2, [pc, #296]	@ (8004c10 <HAL_RCC_OscConfig+0x4f8>)
 8004ae6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004aea:	6053      	str	r3, [r2, #4]
 8004aec:	e02e      	b.n	8004b4c <HAL_RCC_OscConfig+0x434>
 8004aee:	4b48      	ldr	r3, [pc, #288]	@ (8004c10 <HAL_RCC_OscConfig+0x4f8>)
 8004af0:	685b      	ldr	r3, [r3, #4]
 8004af2:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	6a1b      	ldr	r3, [r3, #32]
 8004afa:	069b      	lsls	r3, r3, #26
 8004afc:	4944      	ldr	r1, [pc, #272]	@ (8004c10 <HAL_RCC_OscConfig+0x4f8>)
 8004afe:	4313      	orrs	r3, r2
 8004b00:	604b      	str	r3, [r1, #4]
 8004b02:	e023      	b.n	8004b4c <HAL_RCC_OscConfig+0x434>
 8004b04:	4b42      	ldr	r3, [pc, #264]	@ (8004c10 <HAL_RCC_OscConfig+0x4f8>)
 8004b06:	68db      	ldr	r3, [r3, #12]
 8004b08:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	6a1b      	ldr	r3, [r3, #32]
 8004b10:	061b      	lsls	r3, r3, #24
 8004b12:	493f      	ldr	r1, [pc, #252]	@ (8004c10 <HAL_RCC_OscConfig+0x4f8>)
 8004b14:	4313      	orrs	r3, r2
 8004b16:	60cb      	str	r3, [r1, #12]
 8004b18:	e018      	b.n	8004b4c <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8004b1a:	4b3d      	ldr	r3, [pc, #244]	@ (8004c10 <HAL_RCC_OscConfig+0x4f8>)
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	4a3c      	ldr	r2, [pc, #240]	@ (8004c10 <HAL_RCC_OscConfig+0x4f8>)
 8004b20:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004b24:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b26:	f7fd f871 	bl	8001c0c <HAL_GetTick>
 8004b2a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004b2c:	e008      	b.n	8004b40 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8004b2e:	f7fd f86d 	bl	8001c0c <HAL_GetTick>
 8004b32:	4602      	mov	r2, r0
 8004b34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b36:	1ad3      	subs	r3, r2, r3
 8004b38:	2b02      	cmp	r3, #2
 8004b3a:	d901      	bls.n	8004b40 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004b3c:	2303      	movs	r3, #3
 8004b3e:	e23d      	b.n	8004fbc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004b40:	4b33      	ldr	r3, [pc, #204]	@ (8004c10 <HAL_RCC_OscConfig+0x4f8>)
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d1f0      	bne.n	8004b2e <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	f003 0308 	and.w	r3, r3, #8
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d036      	beq.n	8004bc6 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	695b      	ldr	r3, [r3, #20]
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d019      	beq.n	8004b94 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004b60:	4b2b      	ldr	r3, [pc, #172]	@ (8004c10 <HAL_RCC_OscConfig+0x4f8>)
 8004b62:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004b64:	4a2a      	ldr	r2, [pc, #168]	@ (8004c10 <HAL_RCC_OscConfig+0x4f8>)
 8004b66:	f043 0301 	orr.w	r3, r3, #1
 8004b6a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b6c:	f7fd f84e 	bl	8001c0c <HAL_GetTick>
 8004b70:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004b72:	e008      	b.n	8004b86 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004b74:	f7fd f84a 	bl	8001c0c <HAL_GetTick>
 8004b78:	4602      	mov	r2, r0
 8004b7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b7c:	1ad3      	subs	r3, r2, r3
 8004b7e:	2b02      	cmp	r3, #2
 8004b80:	d901      	bls.n	8004b86 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8004b82:	2303      	movs	r3, #3
 8004b84:	e21a      	b.n	8004fbc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004b86:	4b22      	ldr	r3, [pc, #136]	@ (8004c10 <HAL_RCC_OscConfig+0x4f8>)
 8004b88:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004b8a:	f003 0302 	and.w	r3, r3, #2
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d0f0      	beq.n	8004b74 <HAL_RCC_OscConfig+0x45c>
 8004b92:	e018      	b.n	8004bc6 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004b94:	4b1e      	ldr	r3, [pc, #120]	@ (8004c10 <HAL_RCC_OscConfig+0x4f8>)
 8004b96:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004b98:	4a1d      	ldr	r2, [pc, #116]	@ (8004c10 <HAL_RCC_OscConfig+0x4f8>)
 8004b9a:	f023 0301 	bic.w	r3, r3, #1
 8004b9e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ba0:	f7fd f834 	bl	8001c0c <HAL_GetTick>
 8004ba4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004ba6:	e008      	b.n	8004bba <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004ba8:	f7fd f830 	bl	8001c0c <HAL_GetTick>
 8004bac:	4602      	mov	r2, r0
 8004bae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bb0:	1ad3      	subs	r3, r2, r3
 8004bb2:	2b02      	cmp	r3, #2
 8004bb4:	d901      	bls.n	8004bba <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8004bb6:	2303      	movs	r3, #3
 8004bb8:	e200      	b.n	8004fbc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004bba:	4b15      	ldr	r3, [pc, #84]	@ (8004c10 <HAL_RCC_OscConfig+0x4f8>)
 8004bbc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004bbe:	f003 0302 	and.w	r3, r3, #2
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d1f0      	bne.n	8004ba8 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	f003 0320 	and.w	r3, r3, #32
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d039      	beq.n	8004c46 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	699b      	ldr	r3, [r3, #24]
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d01c      	beq.n	8004c14 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004bda:	4b0d      	ldr	r3, [pc, #52]	@ (8004c10 <HAL_RCC_OscConfig+0x4f8>)
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	4a0c      	ldr	r2, [pc, #48]	@ (8004c10 <HAL_RCC_OscConfig+0x4f8>)
 8004be0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004be4:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8004be6:	f7fd f811 	bl	8001c0c <HAL_GetTick>
 8004bea:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004bec:	e008      	b.n	8004c00 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004bee:	f7fd f80d 	bl	8001c0c <HAL_GetTick>
 8004bf2:	4602      	mov	r2, r0
 8004bf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bf6:	1ad3      	subs	r3, r2, r3
 8004bf8:	2b02      	cmp	r3, #2
 8004bfa:	d901      	bls.n	8004c00 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8004bfc:	2303      	movs	r3, #3
 8004bfe:	e1dd      	b.n	8004fbc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004c00:	4b03      	ldr	r3, [pc, #12]	@ (8004c10 <HAL_RCC_OscConfig+0x4f8>)
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d0f0      	beq.n	8004bee <HAL_RCC_OscConfig+0x4d6>
 8004c0c:	e01b      	b.n	8004c46 <HAL_RCC_OscConfig+0x52e>
 8004c0e:	bf00      	nop
 8004c10:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004c14:	4b9b      	ldr	r3, [pc, #620]	@ (8004e84 <HAL_RCC_OscConfig+0x76c>)
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	4a9a      	ldr	r2, [pc, #616]	@ (8004e84 <HAL_RCC_OscConfig+0x76c>)
 8004c1a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004c1e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8004c20:	f7fc fff4 	bl	8001c0c <HAL_GetTick>
 8004c24:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004c26:	e008      	b.n	8004c3a <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004c28:	f7fc fff0 	bl	8001c0c <HAL_GetTick>
 8004c2c:	4602      	mov	r2, r0
 8004c2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c30:	1ad3      	subs	r3, r2, r3
 8004c32:	2b02      	cmp	r3, #2
 8004c34:	d901      	bls.n	8004c3a <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8004c36:	2303      	movs	r3, #3
 8004c38:	e1c0      	b.n	8004fbc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004c3a:	4b92      	ldr	r3, [pc, #584]	@ (8004e84 <HAL_RCC_OscConfig+0x76c>)
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d1f0      	bne.n	8004c28 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	f003 0304 	and.w	r3, r3, #4
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	f000 8081 	beq.w	8004d56 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004c54:	4b8c      	ldr	r3, [pc, #560]	@ (8004e88 <HAL_RCC_OscConfig+0x770>)
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	4a8b      	ldr	r2, [pc, #556]	@ (8004e88 <HAL_RCC_OscConfig+0x770>)
 8004c5a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004c5e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004c60:	f7fc ffd4 	bl	8001c0c <HAL_GetTick>
 8004c64:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004c66:	e008      	b.n	8004c7a <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c68:	f7fc ffd0 	bl	8001c0c <HAL_GetTick>
 8004c6c:	4602      	mov	r2, r0
 8004c6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c70:	1ad3      	subs	r3, r2, r3
 8004c72:	2b64      	cmp	r3, #100	@ 0x64
 8004c74:	d901      	bls.n	8004c7a <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8004c76:	2303      	movs	r3, #3
 8004c78:	e1a0      	b.n	8004fbc <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004c7a:	4b83      	ldr	r3, [pc, #524]	@ (8004e88 <HAL_RCC_OscConfig+0x770>)
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d0f0      	beq.n	8004c68 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	689b      	ldr	r3, [r3, #8]
 8004c8a:	2b01      	cmp	r3, #1
 8004c8c:	d106      	bne.n	8004c9c <HAL_RCC_OscConfig+0x584>
 8004c8e:	4b7d      	ldr	r3, [pc, #500]	@ (8004e84 <HAL_RCC_OscConfig+0x76c>)
 8004c90:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c92:	4a7c      	ldr	r2, [pc, #496]	@ (8004e84 <HAL_RCC_OscConfig+0x76c>)
 8004c94:	f043 0301 	orr.w	r3, r3, #1
 8004c98:	6713      	str	r3, [r2, #112]	@ 0x70
 8004c9a:	e02d      	b.n	8004cf8 <HAL_RCC_OscConfig+0x5e0>
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	689b      	ldr	r3, [r3, #8]
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d10c      	bne.n	8004cbe <HAL_RCC_OscConfig+0x5a6>
 8004ca4:	4b77      	ldr	r3, [pc, #476]	@ (8004e84 <HAL_RCC_OscConfig+0x76c>)
 8004ca6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ca8:	4a76      	ldr	r2, [pc, #472]	@ (8004e84 <HAL_RCC_OscConfig+0x76c>)
 8004caa:	f023 0301 	bic.w	r3, r3, #1
 8004cae:	6713      	str	r3, [r2, #112]	@ 0x70
 8004cb0:	4b74      	ldr	r3, [pc, #464]	@ (8004e84 <HAL_RCC_OscConfig+0x76c>)
 8004cb2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004cb4:	4a73      	ldr	r2, [pc, #460]	@ (8004e84 <HAL_RCC_OscConfig+0x76c>)
 8004cb6:	f023 0304 	bic.w	r3, r3, #4
 8004cba:	6713      	str	r3, [r2, #112]	@ 0x70
 8004cbc:	e01c      	b.n	8004cf8 <HAL_RCC_OscConfig+0x5e0>
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	689b      	ldr	r3, [r3, #8]
 8004cc2:	2b05      	cmp	r3, #5
 8004cc4:	d10c      	bne.n	8004ce0 <HAL_RCC_OscConfig+0x5c8>
 8004cc6:	4b6f      	ldr	r3, [pc, #444]	@ (8004e84 <HAL_RCC_OscConfig+0x76c>)
 8004cc8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004cca:	4a6e      	ldr	r2, [pc, #440]	@ (8004e84 <HAL_RCC_OscConfig+0x76c>)
 8004ccc:	f043 0304 	orr.w	r3, r3, #4
 8004cd0:	6713      	str	r3, [r2, #112]	@ 0x70
 8004cd2:	4b6c      	ldr	r3, [pc, #432]	@ (8004e84 <HAL_RCC_OscConfig+0x76c>)
 8004cd4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004cd6:	4a6b      	ldr	r2, [pc, #428]	@ (8004e84 <HAL_RCC_OscConfig+0x76c>)
 8004cd8:	f043 0301 	orr.w	r3, r3, #1
 8004cdc:	6713      	str	r3, [r2, #112]	@ 0x70
 8004cde:	e00b      	b.n	8004cf8 <HAL_RCC_OscConfig+0x5e0>
 8004ce0:	4b68      	ldr	r3, [pc, #416]	@ (8004e84 <HAL_RCC_OscConfig+0x76c>)
 8004ce2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ce4:	4a67      	ldr	r2, [pc, #412]	@ (8004e84 <HAL_RCC_OscConfig+0x76c>)
 8004ce6:	f023 0301 	bic.w	r3, r3, #1
 8004cea:	6713      	str	r3, [r2, #112]	@ 0x70
 8004cec:	4b65      	ldr	r3, [pc, #404]	@ (8004e84 <HAL_RCC_OscConfig+0x76c>)
 8004cee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004cf0:	4a64      	ldr	r2, [pc, #400]	@ (8004e84 <HAL_RCC_OscConfig+0x76c>)
 8004cf2:	f023 0304 	bic.w	r3, r3, #4
 8004cf6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	689b      	ldr	r3, [r3, #8]
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d015      	beq.n	8004d2c <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d00:	f7fc ff84 	bl	8001c0c <HAL_GetTick>
 8004d04:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004d06:	e00a      	b.n	8004d1e <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d08:	f7fc ff80 	bl	8001c0c <HAL_GetTick>
 8004d0c:	4602      	mov	r2, r0
 8004d0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d10:	1ad3      	subs	r3, r2, r3
 8004d12:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d16:	4293      	cmp	r3, r2
 8004d18:	d901      	bls.n	8004d1e <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8004d1a:	2303      	movs	r3, #3
 8004d1c:	e14e      	b.n	8004fbc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004d1e:	4b59      	ldr	r3, [pc, #356]	@ (8004e84 <HAL_RCC_OscConfig+0x76c>)
 8004d20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d22:	f003 0302 	and.w	r3, r3, #2
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d0ee      	beq.n	8004d08 <HAL_RCC_OscConfig+0x5f0>
 8004d2a:	e014      	b.n	8004d56 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d2c:	f7fc ff6e 	bl	8001c0c <HAL_GetTick>
 8004d30:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004d32:	e00a      	b.n	8004d4a <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d34:	f7fc ff6a 	bl	8001c0c <HAL_GetTick>
 8004d38:	4602      	mov	r2, r0
 8004d3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d3c:	1ad3      	subs	r3, r2, r3
 8004d3e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d42:	4293      	cmp	r3, r2
 8004d44:	d901      	bls.n	8004d4a <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8004d46:	2303      	movs	r3, #3
 8004d48:	e138      	b.n	8004fbc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004d4a:	4b4e      	ldr	r3, [pc, #312]	@ (8004e84 <HAL_RCC_OscConfig+0x76c>)
 8004d4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d4e:	f003 0302 	and.w	r3, r3, #2
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d1ee      	bne.n	8004d34 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	f000 812d 	beq.w	8004fba <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8004d60:	4b48      	ldr	r3, [pc, #288]	@ (8004e84 <HAL_RCC_OscConfig+0x76c>)
 8004d62:	691b      	ldr	r3, [r3, #16]
 8004d64:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004d68:	2b18      	cmp	r3, #24
 8004d6a:	f000 80bd 	beq.w	8004ee8 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d72:	2b02      	cmp	r3, #2
 8004d74:	f040 809e 	bne.w	8004eb4 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d78:	4b42      	ldr	r3, [pc, #264]	@ (8004e84 <HAL_RCC_OscConfig+0x76c>)
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	4a41      	ldr	r2, [pc, #260]	@ (8004e84 <HAL_RCC_OscConfig+0x76c>)
 8004d7e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004d82:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d84:	f7fc ff42 	bl	8001c0c <HAL_GetTick>
 8004d88:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004d8a:	e008      	b.n	8004d9e <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d8c:	f7fc ff3e 	bl	8001c0c <HAL_GetTick>
 8004d90:	4602      	mov	r2, r0
 8004d92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d94:	1ad3      	subs	r3, r2, r3
 8004d96:	2b02      	cmp	r3, #2
 8004d98:	d901      	bls.n	8004d9e <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8004d9a:	2303      	movs	r3, #3
 8004d9c:	e10e      	b.n	8004fbc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004d9e:	4b39      	ldr	r3, [pc, #228]	@ (8004e84 <HAL_RCC_OscConfig+0x76c>)
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d1f0      	bne.n	8004d8c <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004daa:	4b36      	ldr	r3, [pc, #216]	@ (8004e84 <HAL_RCC_OscConfig+0x76c>)
 8004dac:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004dae:	4b37      	ldr	r3, [pc, #220]	@ (8004e8c <HAL_RCC_OscConfig+0x774>)
 8004db0:	4013      	ands	r3, r2
 8004db2:	687a      	ldr	r2, [r7, #4]
 8004db4:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8004db6:	687a      	ldr	r2, [r7, #4]
 8004db8:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004dba:	0112      	lsls	r2, r2, #4
 8004dbc:	430a      	orrs	r2, r1
 8004dbe:	4931      	ldr	r1, [pc, #196]	@ (8004e84 <HAL_RCC_OscConfig+0x76c>)
 8004dc0:	4313      	orrs	r3, r2
 8004dc2:	628b      	str	r3, [r1, #40]	@ 0x28
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004dc8:	3b01      	subs	r3, #1
 8004dca:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004dd2:	3b01      	subs	r3, #1
 8004dd4:	025b      	lsls	r3, r3, #9
 8004dd6:	b29b      	uxth	r3, r3
 8004dd8:	431a      	orrs	r2, r3
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dde:	3b01      	subs	r3, #1
 8004de0:	041b      	lsls	r3, r3, #16
 8004de2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004de6:	431a      	orrs	r2, r3
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004dec:	3b01      	subs	r3, #1
 8004dee:	061b      	lsls	r3, r3, #24
 8004df0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004df4:	4923      	ldr	r1, [pc, #140]	@ (8004e84 <HAL_RCC_OscConfig+0x76c>)
 8004df6:	4313      	orrs	r3, r2
 8004df8:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8004dfa:	4b22      	ldr	r3, [pc, #136]	@ (8004e84 <HAL_RCC_OscConfig+0x76c>)
 8004dfc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dfe:	4a21      	ldr	r2, [pc, #132]	@ (8004e84 <HAL_RCC_OscConfig+0x76c>)
 8004e00:	f023 0301 	bic.w	r3, r3, #1
 8004e04:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8004e06:	4b1f      	ldr	r3, [pc, #124]	@ (8004e84 <HAL_RCC_OscConfig+0x76c>)
 8004e08:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004e0a:	4b21      	ldr	r3, [pc, #132]	@ (8004e90 <HAL_RCC_OscConfig+0x778>)
 8004e0c:	4013      	ands	r3, r2
 8004e0e:	687a      	ldr	r2, [r7, #4]
 8004e10:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004e12:	00d2      	lsls	r2, r2, #3
 8004e14:	491b      	ldr	r1, [pc, #108]	@ (8004e84 <HAL_RCC_OscConfig+0x76c>)
 8004e16:	4313      	orrs	r3, r2
 8004e18:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8004e1a:	4b1a      	ldr	r3, [pc, #104]	@ (8004e84 <HAL_RCC_OscConfig+0x76c>)
 8004e1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e1e:	f023 020c 	bic.w	r2, r3, #12
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e26:	4917      	ldr	r1, [pc, #92]	@ (8004e84 <HAL_RCC_OscConfig+0x76c>)
 8004e28:	4313      	orrs	r3, r2
 8004e2a:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8004e2c:	4b15      	ldr	r3, [pc, #84]	@ (8004e84 <HAL_RCC_OscConfig+0x76c>)
 8004e2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e30:	f023 0202 	bic.w	r2, r3, #2
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e38:	4912      	ldr	r1, [pc, #72]	@ (8004e84 <HAL_RCC_OscConfig+0x76c>)
 8004e3a:	4313      	orrs	r3, r2
 8004e3c:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8004e3e:	4b11      	ldr	r3, [pc, #68]	@ (8004e84 <HAL_RCC_OscConfig+0x76c>)
 8004e40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e42:	4a10      	ldr	r2, [pc, #64]	@ (8004e84 <HAL_RCC_OscConfig+0x76c>)
 8004e44:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004e48:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004e4a:	4b0e      	ldr	r3, [pc, #56]	@ (8004e84 <HAL_RCC_OscConfig+0x76c>)
 8004e4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e4e:	4a0d      	ldr	r2, [pc, #52]	@ (8004e84 <HAL_RCC_OscConfig+0x76c>)
 8004e50:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004e54:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8004e56:	4b0b      	ldr	r3, [pc, #44]	@ (8004e84 <HAL_RCC_OscConfig+0x76c>)
 8004e58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e5a:	4a0a      	ldr	r2, [pc, #40]	@ (8004e84 <HAL_RCC_OscConfig+0x76c>)
 8004e5c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004e60:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8004e62:	4b08      	ldr	r3, [pc, #32]	@ (8004e84 <HAL_RCC_OscConfig+0x76c>)
 8004e64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e66:	4a07      	ldr	r2, [pc, #28]	@ (8004e84 <HAL_RCC_OscConfig+0x76c>)
 8004e68:	f043 0301 	orr.w	r3, r3, #1
 8004e6c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004e6e:	4b05      	ldr	r3, [pc, #20]	@ (8004e84 <HAL_RCC_OscConfig+0x76c>)
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	4a04      	ldr	r2, [pc, #16]	@ (8004e84 <HAL_RCC_OscConfig+0x76c>)
 8004e74:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004e78:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e7a:	f7fc fec7 	bl	8001c0c <HAL_GetTick>
 8004e7e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004e80:	e011      	b.n	8004ea6 <HAL_RCC_OscConfig+0x78e>
 8004e82:	bf00      	nop
 8004e84:	58024400 	.word	0x58024400
 8004e88:	58024800 	.word	0x58024800
 8004e8c:	fffffc0c 	.word	0xfffffc0c
 8004e90:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e94:	f7fc feba 	bl	8001c0c <HAL_GetTick>
 8004e98:	4602      	mov	r2, r0
 8004e9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e9c:	1ad3      	subs	r3, r2, r3
 8004e9e:	2b02      	cmp	r3, #2
 8004ea0:	d901      	bls.n	8004ea6 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8004ea2:	2303      	movs	r3, #3
 8004ea4:	e08a      	b.n	8004fbc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004ea6:	4b47      	ldr	r3, [pc, #284]	@ (8004fc4 <HAL_RCC_OscConfig+0x8ac>)
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d0f0      	beq.n	8004e94 <HAL_RCC_OscConfig+0x77c>
 8004eb2:	e082      	b.n	8004fba <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004eb4:	4b43      	ldr	r3, [pc, #268]	@ (8004fc4 <HAL_RCC_OscConfig+0x8ac>)
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	4a42      	ldr	r2, [pc, #264]	@ (8004fc4 <HAL_RCC_OscConfig+0x8ac>)
 8004eba:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004ebe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ec0:	f7fc fea4 	bl	8001c0c <HAL_GetTick>
 8004ec4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004ec6:	e008      	b.n	8004eda <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ec8:	f7fc fea0 	bl	8001c0c <HAL_GetTick>
 8004ecc:	4602      	mov	r2, r0
 8004ece:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ed0:	1ad3      	subs	r3, r2, r3
 8004ed2:	2b02      	cmp	r3, #2
 8004ed4:	d901      	bls.n	8004eda <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8004ed6:	2303      	movs	r3, #3
 8004ed8:	e070      	b.n	8004fbc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004eda:	4b3a      	ldr	r3, [pc, #232]	@ (8004fc4 <HAL_RCC_OscConfig+0x8ac>)
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d1f0      	bne.n	8004ec8 <HAL_RCC_OscConfig+0x7b0>
 8004ee6:	e068      	b.n	8004fba <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8004ee8:	4b36      	ldr	r3, [pc, #216]	@ (8004fc4 <HAL_RCC_OscConfig+0x8ac>)
 8004eea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004eec:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8004eee:	4b35      	ldr	r3, [pc, #212]	@ (8004fc4 <HAL_RCC_OscConfig+0x8ac>)
 8004ef0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ef2:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ef8:	2b01      	cmp	r3, #1
 8004efa:	d031      	beq.n	8004f60 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004efc:	693b      	ldr	r3, [r7, #16]
 8004efe:	f003 0203 	and.w	r2, r3, #3
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004f06:	429a      	cmp	r2, r3
 8004f08:	d12a      	bne.n	8004f60 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8004f0a:	693b      	ldr	r3, [r7, #16]
 8004f0c:	091b      	lsrs	r3, r3, #4
 8004f0e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f16:	429a      	cmp	r2, r3
 8004f18:	d122      	bne.n	8004f60 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f24:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8004f26:	429a      	cmp	r2, r3
 8004f28:	d11a      	bne.n	8004f60 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	0a5b      	lsrs	r3, r3, #9
 8004f2e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f36:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004f38:	429a      	cmp	r2, r3
 8004f3a:	d111      	bne.n	8004f60 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	0c1b      	lsrs	r3, r3, #16
 8004f40:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f48:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004f4a:	429a      	cmp	r2, r3
 8004f4c:	d108      	bne.n	8004f60 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	0e1b      	lsrs	r3, r3, #24
 8004f52:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f5a:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004f5c:	429a      	cmp	r2, r3
 8004f5e:	d001      	beq.n	8004f64 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8004f60:	2301      	movs	r3, #1
 8004f62:	e02b      	b.n	8004fbc <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8004f64:	4b17      	ldr	r3, [pc, #92]	@ (8004fc4 <HAL_RCC_OscConfig+0x8ac>)
 8004f66:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f68:	08db      	lsrs	r3, r3, #3
 8004f6a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004f6e:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004f74:	693a      	ldr	r2, [r7, #16]
 8004f76:	429a      	cmp	r2, r3
 8004f78:	d01f      	beq.n	8004fba <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8004f7a:	4b12      	ldr	r3, [pc, #72]	@ (8004fc4 <HAL_RCC_OscConfig+0x8ac>)
 8004f7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f7e:	4a11      	ldr	r2, [pc, #68]	@ (8004fc4 <HAL_RCC_OscConfig+0x8ac>)
 8004f80:	f023 0301 	bic.w	r3, r3, #1
 8004f84:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004f86:	f7fc fe41 	bl	8001c0c <HAL_GetTick>
 8004f8a:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8004f8c:	bf00      	nop
 8004f8e:	f7fc fe3d 	bl	8001c0c <HAL_GetTick>
 8004f92:	4602      	mov	r2, r0
 8004f94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f96:	4293      	cmp	r3, r2
 8004f98:	d0f9      	beq.n	8004f8e <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8004f9a:	4b0a      	ldr	r3, [pc, #40]	@ (8004fc4 <HAL_RCC_OscConfig+0x8ac>)
 8004f9c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004f9e:	4b0a      	ldr	r3, [pc, #40]	@ (8004fc8 <HAL_RCC_OscConfig+0x8b0>)
 8004fa0:	4013      	ands	r3, r2
 8004fa2:	687a      	ldr	r2, [r7, #4]
 8004fa4:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004fa6:	00d2      	lsls	r2, r2, #3
 8004fa8:	4906      	ldr	r1, [pc, #24]	@ (8004fc4 <HAL_RCC_OscConfig+0x8ac>)
 8004faa:	4313      	orrs	r3, r2
 8004fac:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8004fae:	4b05      	ldr	r3, [pc, #20]	@ (8004fc4 <HAL_RCC_OscConfig+0x8ac>)
 8004fb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fb2:	4a04      	ldr	r2, [pc, #16]	@ (8004fc4 <HAL_RCC_OscConfig+0x8ac>)
 8004fb4:	f043 0301 	orr.w	r3, r3, #1
 8004fb8:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8004fba:	2300      	movs	r3, #0
}
 8004fbc:	4618      	mov	r0, r3
 8004fbe:	3730      	adds	r7, #48	@ 0x30
 8004fc0:	46bd      	mov	sp, r7
 8004fc2:	bd80      	pop	{r7, pc}
 8004fc4:	58024400 	.word	0x58024400
 8004fc8:	ffff0007 	.word	0xffff0007

08004fcc <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004fcc:	b580      	push	{r7, lr}
 8004fce:	b086      	sub	sp, #24
 8004fd0:	af00      	add	r7, sp, #0
 8004fd2:	6078      	str	r0, [r7, #4]
 8004fd4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d101      	bne.n	8004fe0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004fdc:	2301      	movs	r3, #1
 8004fde:	e19c      	b.n	800531a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004fe0:	4b8a      	ldr	r3, [pc, #552]	@ (800520c <HAL_RCC_ClockConfig+0x240>)
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	f003 030f 	and.w	r3, r3, #15
 8004fe8:	683a      	ldr	r2, [r7, #0]
 8004fea:	429a      	cmp	r2, r3
 8004fec:	d910      	bls.n	8005010 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004fee:	4b87      	ldr	r3, [pc, #540]	@ (800520c <HAL_RCC_ClockConfig+0x240>)
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	f023 020f 	bic.w	r2, r3, #15
 8004ff6:	4985      	ldr	r1, [pc, #532]	@ (800520c <HAL_RCC_ClockConfig+0x240>)
 8004ff8:	683b      	ldr	r3, [r7, #0]
 8004ffa:	4313      	orrs	r3, r2
 8004ffc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ffe:	4b83      	ldr	r3, [pc, #524]	@ (800520c <HAL_RCC_ClockConfig+0x240>)
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	f003 030f 	and.w	r3, r3, #15
 8005006:	683a      	ldr	r2, [r7, #0]
 8005008:	429a      	cmp	r2, r3
 800500a:	d001      	beq.n	8005010 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800500c:	2301      	movs	r3, #1
 800500e:	e184      	b.n	800531a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	f003 0304 	and.w	r3, r3, #4
 8005018:	2b00      	cmp	r3, #0
 800501a:	d010      	beq.n	800503e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	691a      	ldr	r2, [r3, #16]
 8005020:	4b7b      	ldr	r3, [pc, #492]	@ (8005210 <HAL_RCC_ClockConfig+0x244>)
 8005022:	699b      	ldr	r3, [r3, #24]
 8005024:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005028:	429a      	cmp	r2, r3
 800502a:	d908      	bls.n	800503e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800502c:	4b78      	ldr	r3, [pc, #480]	@ (8005210 <HAL_RCC_ClockConfig+0x244>)
 800502e:	699b      	ldr	r3, [r3, #24]
 8005030:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	691b      	ldr	r3, [r3, #16]
 8005038:	4975      	ldr	r1, [pc, #468]	@ (8005210 <HAL_RCC_ClockConfig+0x244>)
 800503a:	4313      	orrs	r3, r2
 800503c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	f003 0308 	and.w	r3, r3, #8
 8005046:	2b00      	cmp	r3, #0
 8005048:	d010      	beq.n	800506c <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	695a      	ldr	r2, [r3, #20]
 800504e:	4b70      	ldr	r3, [pc, #448]	@ (8005210 <HAL_RCC_ClockConfig+0x244>)
 8005050:	69db      	ldr	r3, [r3, #28]
 8005052:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005056:	429a      	cmp	r2, r3
 8005058:	d908      	bls.n	800506c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800505a:	4b6d      	ldr	r3, [pc, #436]	@ (8005210 <HAL_RCC_ClockConfig+0x244>)
 800505c:	69db      	ldr	r3, [r3, #28]
 800505e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	695b      	ldr	r3, [r3, #20]
 8005066:	496a      	ldr	r1, [pc, #424]	@ (8005210 <HAL_RCC_ClockConfig+0x244>)
 8005068:	4313      	orrs	r3, r2
 800506a:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	f003 0310 	and.w	r3, r3, #16
 8005074:	2b00      	cmp	r3, #0
 8005076:	d010      	beq.n	800509a <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	699a      	ldr	r2, [r3, #24]
 800507c:	4b64      	ldr	r3, [pc, #400]	@ (8005210 <HAL_RCC_ClockConfig+0x244>)
 800507e:	69db      	ldr	r3, [r3, #28]
 8005080:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005084:	429a      	cmp	r2, r3
 8005086:	d908      	bls.n	800509a <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8005088:	4b61      	ldr	r3, [pc, #388]	@ (8005210 <HAL_RCC_ClockConfig+0x244>)
 800508a:	69db      	ldr	r3, [r3, #28]
 800508c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	699b      	ldr	r3, [r3, #24]
 8005094:	495e      	ldr	r1, [pc, #376]	@ (8005210 <HAL_RCC_ClockConfig+0x244>)
 8005096:	4313      	orrs	r3, r2
 8005098:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	f003 0320 	and.w	r3, r3, #32
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d010      	beq.n	80050c8 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	69da      	ldr	r2, [r3, #28]
 80050aa:	4b59      	ldr	r3, [pc, #356]	@ (8005210 <HAL_RCC_ClockConfig+0x244>)
 80050ac:	6a1b      	ldr	r3, [r3, #32]
 80050ae:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80050b2:	429a      	cmp	r2, r3
 80050b4:	d908      	bls.n	80050c8 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80050b6:	4b56      	ldr	r3, [pc, #344]	@ (8005210 <HAL_RCC_ClockConfig+0x244>)
 80050b8:	6a1b      	ldr	r3, [r3, #32]
 80050ba:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	69db      	ldr	r3, [r3, #28]
 80050c2:	4953      	ldr	r1, [pc, #332]	@ (8005210 <HAL_RCC_ClockConfig+0x244>)
 80050c4:	4313      	orrs	r3, r2
 80050c6:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	f003 0302 	and.w	r3, r3, #2
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d010      	beq.n	80050f6 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	68da      	ldr	r2, [r3, #12]
 80050d8:	4b4d      	ldr	r3, [pc, #308]	@ (8005210 <HAL_RCC_ClockConfig+0x244>)
 80050da:	699b      	ldr	r3, [r3, #24]
 80050dc:	f003 030f 	and.w	r3, r3, #15
 80050e0:	429a      	cmp	r2, r3
 80050e2:	d908      	bls.n	80050f6 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80050e4:	4b4a      	ldr	r3, [pc, #296]	@ (8005210 <HAL_RCC_ClockConfig+0x244>)
 80050e6:	699b      	ldr	r3, [r3, #24]
 80050e8:	f023 020f 	bic.w	r2, r3, #15
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	68db      	ldr	r3, [r3, #12]
 80050f0:	4947      	ldr	r1, [pc, #284]	@ (8005210 <HAL_RCC_ClockConfig+0x244>)
 80050f2:	4313      	orrs	r3, r2
 80050f4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	f003 0301 	and.w	r3, r3, #1
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d055      	beq.n	80051ae <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8005102:	4b43      	ldr	r3, [pc, #268]	@ (8005210 <HAL_RCC_ClockConfig+0x244>)
 8005104:	699b      	ldr	r3, [r3, #24]
 8005106:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	689b      	ldr	r3, [r3, #8]
 800510e:	4940      	ldr	r1, [pc, #256]	@ (8005210 <HAL_RCC_ClockConfig+0x244>)
 8005110:	4313      	orrs	r3, r2
 8005112:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	685b      	ldr	r3, [r3, #4]
 8005118:	2b02      	cmp	r3, #2
 800511a:	d107      	bne.n	800512c <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800511c:	4b3c      	ldr	r3, [pc, #240]	@ (8005210 <HAL_RCC_ClockConfig+0x244>)
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005124:	2b00      	cmp	r3, #0
 8005126:	d121      	bne.n	800516c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005128:	2301      	movs	r3, #1
 800512a:	e0f6      	b.n	800531a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	685b      	ldr	r3, [r3, #4]
 8005130:	2b03      	cmp	r3, #3
 8005132:	d107      	bne.n	8005144 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005134:	4b36      	ldr	r3, [pc, #216]	@ (8005210 <HAL_RCC_ClockConfig+0x244>)
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800513c:	2b00      	cmp	r3, #0
 800513e:	d115      	bne.n	800516c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005140:	2301      	movs	r3, #1
 8005142:	e0ea      	b.n	800531a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	685b      	ldr	r3, [r3, #4]
 8005148:	2b01      	cmp	r3, #1
 800514a:	d107      	bne.n	800515c <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800514c:	4b30      	ldr	r3, [pc, #192]	@ (8005210 <HAL_RCC_ClockConfig+0x244>)
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005154:	2b00      	cmp	r3, #0
 8005156:	d109      	bne.n	800516c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005158:	2301      	movs	r3, #1
 800515a:	e0de      	b.n	800531a <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800515c:	4b2c      	ldr	r3, [pc, #176]	@ (8005210 <HAL_RCC_ClockConfig+0x244>)
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	f003 0304 	and.w	r3, r3, #4
 8005164:	2b00      	cmp	r3, #0
 8005166:	d101      	bne.n	800516c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005168:	2301      	movs	r3, #1
 800516a:	e0d6      	b.n	800531a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800516c:	4b28      	ldr	r3, [pc, #160]	@ (8005210 <HAL_RCC_ClockConfig+0x244>)
 800516e:	691b      	ldr	r3, [r3, #16]
 8005170:	f023 0207 	bic.w	r2, r3, #7
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	685b      	ldr	r3, [r3, #4]
 8005178:	4925      	ldr	r1, [pc, #148]	@ (8005210 <HAL_RCC_ClockConfig+0x244>)
 800517a:	4313      	orrs	r3, r2
 800517c:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800517e:	f7fc fd45 	bl	8001c0c <HAL_GetTick>
 8005182:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005184:	e00a      	b.n	800519c <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005186:	f7fc fd41 	bl	8001c0c <HAL_GetTick>
 800518a:	4602      	mov	r2, r0
 800518c:	697b      	ldr	r3, [r7, #20]
 800518e:	1ad3      	subs	r3, r2, r3
 8005190:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005194:	4293      	cmp	r3, r2
 8005196:	d901      	bls.n	800519c <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8005198:	2303      	movs	r3, #3
 800519a:	e0be      	b.n	800531a <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800519c:	4b1c      	ldr	r3, [pc, #112]	@ (8005210 <HAL_RCC_ClockConfig+0x244>)
 800519e:	691b      	ldr	r3, [r3, #16]
 80051a0:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	685b      	ldr	r3, [r3, #4]
 80051a8:	00db      	lsls	r3, r3, #3
 80051aa:	429a      	cmp	r2, r3
 80051ac:	d1eb      	bne.n	8005186 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	f003 0302 	and.w	r3, r3, #2
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d010      	beq.n	80051dc <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	68da      	ldr	r2, [r3, #12]
 80051be:	4b14      	ldr	r3, [pc, #80]	@ (8005210 <HAL_RCC_ClockConfig+0x244>)
 80051c0:	699b      	ldr	r3, [r3, #24]
 80051c2:	f003 030f 	and.w	r3, r3, #15
 80051c6:	429a      	cmp	r2, r3
 80051c8:	d208      	bcs.n	80051dc <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80051ca:	4b11      	ldr	r3, [pc, #68]	@ (8005210 <HAL_RCC_ClockConfig+0x244>)
 80051cc:	699b      	ldr	r3, [r3, #24]
 80051ce:	f023 020f 	bic.w	r2, r3, #15
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	68db      	ldr	r3, [r3, #12]
 80051d6:	490e      	ldr	r1, [pc, #56]	@ (8005210 <HAL_RCC_ClockConfig+0x244>)
 80051d8:	4313      	orrs	r3, r2
 80051da:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80051dc:	4b0b      	ldr	r3, [pc, #44]	@ (800520c <HAL_RCC_ClockConfig+0x240>)
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	f003 030f 	and.w	r3, r3, #15
 80051e4:	683a      	ldr	r2, [r7, #0]
 80051e6:	429a      	cmp	r2, r3
 80051e8:	d214      	bcs.n	8005214 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80051ea:	4b08      	ldr	r3, [pc, #32]	@ (800520c <HAL_RCC_ClockConfig+0x240>)
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	f023 020f 	bic.w	r2, r3, #15
 80051f2:	4906      	ldr	r1, [pc, #24]	@ (800520c <HAL_RCC_ClockConfig+0x240>)
 80051f4:	683b      	ldr	r3, [r7, #0]
 80051f6:	4313      	orrs	r3, r2
 80051f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80051fa:	4b04      	ldr	r3, [pc, #16]	@ (800520c <HAL_RCC_ClockConfig+0x240>)
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	f003 030f 	and.w	r3, r3, #15
 8005202:	683a      	ldr	r2, [r7, #0]
 8005204:	429a      	cmp	r2, r3
 8005206:	d005      	beq.n	8005214 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8005208:	2301      	movs	r3, #1
 800520a:	e086      	b.n	800531a <HAL_RCC_ClockConfig+0x34e>
 800520c:	52002000 	.word	0x52002000
 8005210:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	f003 0304 	and.w	r3, r3, #4
 800521c:	2b00      	cmp	r3, #0
 800521e:	d010      	beq.n	8005242 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	691a      	ldr	r2, [r3, #16]
 8005224:	4b3f      	ldr	r3, [pc, #252]	@ (8005324 <HAL_RCC_ClockConfig+0x358>)
 8005226:	699b      	ldr	r3, [r3, #24]
 8005228:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800522c:	429a      	cmp	r2, r3
 800522e:	d208      	bcs.n	8005242 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8005230:	4b3c      	ldr	r3, [pc, #240]	@ (8005324 <HAL_RCC_ClockConfig+0x358>)
 8005232:	699b      	ldr	r3, [r3, #24]
 8005234:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	691b      	ldr	r3, [r3, #16]
 800523c:	4939      	ldr	r1, [pc, #228]	@ (8005324 <HAL_RCC_ClockConfig+0x358>)
 800523e:	4313      	orrs	r3, r2
 8005240:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	f003 0308 	and.w	r3, r3, #8
 800524a:	2b00      	cmp	r3, #0
 800524c:	d010      	beq.n	8005270 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	695a      	ldr	r2, [r3, #20]
 8005252:	4b34      	ldr	r3, [pc, #208]	@ (8005324 <HAL_RCC_ClockConfig+0x358>)
 8005254:	69db      	ldr	r3, [r3, #28]
 8005256:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800525a:	429a      	cmp	r2, r3
 800525c:	d208      	bcs.n	8005270 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800525e:	4b31      	ldr	r3, [pc, #196]	@ (8005324 <HAL_RCC_ClockConfig+0x358>)
 8005260:	69db      	ldr	r3, [r3, #28]
 8005262:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	695b      	ldr	r3, [r3, #20]
 800526a:	492e      	ldr	r1, [pc, #184]	@ (8005324 <HAL_RCC_ClockConfig+0x358>)
 800526c:	4313      	orrs	r3, r2
 800526e:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	f003 0310 	and.w	r3, r3, #16
 8005278:	2b00      	cmp	r3, #0
 800527a:	d010      	beq.n	800529e <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	699a      	ldr	r2, [r3, #24]
 8005280:	4b28      	ldr	r3, [pc, #160]	@ (8005324 <HAL_RCC_ClockConfig+0x358>)
 8005282:	69db      	ldr	r3, [r3, #28]
 8005284:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005288:	429a      	cmp	r2, r3
 800528a:	d208      	bcs.n	800529e <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800528c:	4b25      	ldr	r3, [pc, #148]	@ (8005324 <HAL_RCC_ClockConfig+0x358>)
 800528e:	69db      	ldr	r3, [r3, #28]
 8005290:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	699b      	ldr	r3, [r3, #24]
 8005298:	4922      	ldr	r1, [pc, #136]	@ (8005324 <HAL_RCC_ClockConfig+0x358>)
 800529a:	4313      	orrs	r3, r2
 800529c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	f003 0320 	and.w	r3, r3, #32
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d010      	beq.n	80052cc <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	69da      	ldr	r2, [r3, #28]
 80052ae:	4b1d      	ldr	r3, [pc, #116]	@ (8005324 <HAL_RCC_ClockConfig+0x358>)
 80052b0:	6a1b      	ldr	r3, [r3, #32]
 80052b2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80052b6:	429a      	cmp	r2, r3
 80052b8:	d208      	bcs.n	80052cc <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80052ba:	4b1a      	ldr	r3, [pc, #104]	@ (8005324 <HAL_RCC_ClockConfig+0x358>)
 80052bc:	6a1b      	ldr	r3, [r3, #32]
 80052be:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	69db      	ldr	r3, [r3, #28]
 80052c6:	4917      	ldr	r1, [pc, #92]	@ (8005324 <HAL_RCC_ClockConfig+0x358>)
 80052c8:	4313      	orrs	r3, r2
 80052ca:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80052cc:	f000 f834 	bl	8005338 <HAL_RCC_GetSysClockFreq>
 80052d0:	4602      	mov	r2, r0
 80052d2:	4b14      	ldr	r3, [pc, #80]	@ (8005324 <HAL_RCC_ClockConfig+0x358>)
 80052d4:	699b      	ldr	r3, [r3, #24]
 80052d6:	0a1b      	lsrs	r3, r3, #8
 80052d8:	f003 030f 	and.w	r3, r3, #15
 80052dc:	4912      	ldr	r1, [pc, #72]	@ (8005328 <HAL_RCC_ClockConfig+0x35c>)
 80052de:	5ccb      	ldrb	r3, [r1, r3]
 80052e0:	f003 031f 	and.w	r3, r3, #31
 80052e4:	fa22 f303 	lsr.w	r3, r2, r3
 80052e8:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80052ea:	4b0e      	ldr	r3, [pc, #56]	@ (8005324 <HAL_RCC_ClockConfig+0x358>)
 80052ec:	699b      	ldr	r3, [r3, #24]
 80052ee:	f003 030f 	and.w	r3, r3, #15
 80052f2:	4a0d      	ldr	r2, [pc, #52]	@ (8005328 <HAL_RCC_ClockConfig+0x35c>)
 80052f4:	5cd3      	ldrb	r3, [r2, r3]
 80052f6:	f003 031f 	and.w	r3, r3, #31
 80052fa:	693a      	ldr	r2, [r7, #16]
 80052fc:	fa22 f303 	lsr.w	r3, r2, r3
 8005300:	4a0a      	ldr	r2, [pc, #40]	@ (800532c <HAL_RCC_ClockConfig+0x360>)
 8005302:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005304:	4a0a      	ldr	r2, [pc, #40]	@ (8005330 <HAL_RCC_ClockConfig+0x364>)
 8005306:	693b      	ldr	r3, [r7, #16]
 8005308:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800530a:	4b0a      	ldr	r3, [pc, #40]	@ (8005334 <HAL_RCC_ClockConfig+0x368>)
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	4618      	mov	r0, r3
 8005310:	f7fc f9e6 	bl	80016e0 <HAL_InitTick>
 8005314:	4603      	mov	r3, r0
 8005316:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8005318:	7bfb      	ldrb	r3, [r7, #15]
}
 800531a:	4618      	mov	r0, r3
 800531c:	3718      	adds	r7, #24
 800531e:	46bd      	mov	sp, r7
 8005320:	bd80      	pop	{r7, pc}
 8005322:	bf00      	nop
 8005324:	58024400 	.word	0x58024400
 8005328:	0800e2cc 	.word	0x0800e2cc
 800532c:	24000004 	.word	0x24000004
 8005330:	24000000 	.word	0x24000000
 8005334:	24000010 	.word	0x24000010

08005338 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005338:	b480      	push	{r7}
 800533a:	b089      	sub	sp, #36	@ 0x24
 800533c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800533e:	4bb3      	ldr	r3, [pc, #716]	@ (800560c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005340:	691b      	ldr	r3, [r3, #16]
 8005342:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005346:	2b18      	cmp	r3, #24
 8005348:	f200 8155 	bhi.w	80055f6 <HAL_RCC_GetSysClockFreq+0x2be>
 800534c:	a201      	add	r2, pc, #4	@ (adr r2, 8005354 <HAL_RCC_GetSysClockFreq+0x1c>)
 800534e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005352:	bf00      	nop
 8005354:	080053b9 	.word	0x080053b9
 8005358:	080055f7 	.word	0x080055f7
 800535c:	080055f7 	.word	0x080055f7
 8005360:	080055f7 	.word	0x080055f7
 8005364:	080055f7 	.word	0x080055f7
 8005368:	080055f7 	.word	0x080055f7
 800536c:	080055f7 	.word	0x080055f7
 8005370:	080055f7 	.word	0x080055f7
 8005374:	080053df 	.word	0x080053df
 8005378:	080055f7 	.word	0x080055f7
 800537c:	080055f7 	.word	0x080055f7
 8005380:	080055f7 	.word	0x080055f7
 8005384:	080055f7 	.word	0x080055f7
 8005388:	080055f7 	.word	0x080055f7
 800538c:	080055f7 	.word	0x080055f7
 8005390:	080055f7 	.word	0x080055f7
 8005394:	080053e5 	.word	0x080053e5
 8005398:	080055f7 	.word	0x080055f7
 800539c:	080055f7 	.word	0x080055f7
 80053a0:	080055f7 	.word	0x080055f7
 80053a4:	080055f7 	.word	0x080055f7
 80053a8:	080055f7 	.word	0x080055f7
 80053ac:	080055f7 	.word	0x080055f7
 80053b0:	080055f7 	.word	0x080055f7
 80053b4:	080053eb 	.word	0x080053eb
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80053b8:	4b94      	ldr	r3, [pc, #592]	@ (800560c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	f003 0320 	and.w	r3, r3, #32
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d009      	beq.n	80053d8 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80053c4:	4b91      	ldr	r3, [pc, #580]	@ (800560c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	08db      	lsrs	r3, r3, #3
 80053ca:	f003 0303 	and.w	r3, r3, #3
 80053ce:	4a90      	ldr	r2, [pc, #576]	@ (8005610 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80053d0:	fa22 f303 	lsr.w	r3, r2, r3
 80053d4:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80053d6:	e111      	b.n	80055fc <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80053d8:	4b8d      	ldr	r3, [pc, #564]	@ (8005610 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80053da:	61bb      	str	r3, [r7, #24]
      break;
 80053dc:	e10e      	b.n	80055fc <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 80053de:	4b8d      	ldr	r3, [pc, #564]	@ (8005614 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80053e0:	61bb      	str	r3, [r7, #24]
      break;
 80053e2:	e10b      	b.n	80055fc <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 80053e4:	4b8c      	ldr	r3, [pc, #560]	@ (8005618 <HAL_RCC_GetSysClockFreq+0x2e0>)
 80053e6:	61bb      	str	r3, [r7, #24]
      break;
 80053e8:	e108      	b.n	80055fc <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80053ea:	4b88      	ldr	r3, [pc, #544]	@ (800560c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80053ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053ee:	f003 0303 	and.w	r3, r3, #3
 80053f2:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80053f4:	4b85      	ldr	r3, [pc, #532]	@ (800560c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80053f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053f8:	091b      	lsrs	r3, r3, #4
 80053fa:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80053fe:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8005400:	4b82      	ldr	r3, [pc, #520]	@ (800560c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005402:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005404:	f003 0301 	and.w	r3, r3, #1
 8005408:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800540a:	4b80      	ldr	r3, [pc, #512]	@ (800560c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800540c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800540e:	08db      	lsrs	r3, r3, #3
 8005410:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005414:	68fa      	ldr	r2, [r7, #12]
 8005416:	fb02 f303 	mul.w	r3, r2, r3
 800541a:	ee07 3a90 	vmov	s15, r3
 800541e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005422:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8005426:	693b      	ldr	r3, [r7, #16]
 8005428:	2b00      	cmp	r3, #0
 800542a:	f000 80e1 	beq.w	80055f0 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800542e:	697b      	ldr	r3, [r7, #20]
 8005430:	2b02      	cmp	r3, #2
 8005432:	f000 8083 	beq.w	800553c <HAL_RCC_GetSysClockFreq+0x204>
 8005436:	697b      	ldr	r3, [r7, #20]
 8005438:	2b02      	cmp	r3, #2
 800543a:	f200 80a1 	bhi.w	8005580 <HAL_RCC_GetSysClockFreq+0x248>
 800543e:	697b      	ldr	r3, [r7, #20]
 8005440:	2b00      	cmp	r3, #0
 8005442:	d003      	beq.n	800544c <HAL_RCC_GetSysClockFreq+0x114>
 8005444:	697b      	ldr	r3, [r7, #20]
 8005446:	2b01      	cmp	r3, #1
 8005448:	d056      	beq.n	80054f8 <HAL_RCC_GetSysClockFreq+0x1c0>
 800544a:	e099      	b.n	8005580 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800544c:	4b6f      	ldr	r3, [pc, #444]	@ (800560c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	f003 0320 	and.w	r3, r3, #32
 8005454:	2b00      	cmp	r3, #0
 8005456:	d02d      	beq.n	80054b4 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005458:	4b6c      	ldr	r3, [pc, #432]	@ (800560c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	08db      	lsrs	r3, r3, #3
 800545e:	f003 0303 	and.w	r3, r3, #3
 8005462:	4a6b      	ldr	r2, [pc, #428]	@ (8005610 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005464:	fa22 f303 	lsr.w	r3, r2, r3
 8005468:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	ee07 3a90 	vmov	s15, r3
 8005470:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005474:	693b      	ldr	r3, [r7, #16]
 8005476:	ee07 3a90 	vmov	s15, r3
 800547a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800547e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005482:	4b62      	ldr	r3, [pc, #392]	@ (800560c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005484:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005486:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800548a:	ee07 3a90 	vmov	s15, r3
 800548e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005492:	ed97 6a02 	vldr	s12, [r7, #8]
 8005496:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800561c <HAL_RCC_GetSysClockFreq+0x2e4>
 800549a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800549e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80054a2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80054a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80054aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80054ae:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80054b2:	e087      	b.n	80055c4 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80054b4:	693b      	ldr	r3, [r7, #16]
 80054b6:	ee07 3a90 	vmov	s15, r3
 80054ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80054be:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8005620 <HAL_RCC_GetSysClockFreq+0x2e8>
 80054c2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80054c6:	4b51      	ldr	r3, [pc, #324]	@ (800560c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80054c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80054ce:	ee07 3a90 	vmov	s15, r3
 80054d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80054d6:	ed97 6a02 	vldr	s12, [r7, #8]
 80054da:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800561c <HAL_RCC_GetSysClockFreq+0x2e4>
 80054de:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80054e2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80054e6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80054ea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80054ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80054f2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80054f6:	e065      	b.n	80055c4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80054f8:	693b      	ldr	r3, [r7, #16]
 80054fa:	ee07 3a90 	vmov	s15, r3
 80054fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005502:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8005624 <HAL_RCC_GetSysClockFreq+0x2ec>
 8005506:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800550a:	4b40      	ldr	r3, [pc, #256]	@ (800560c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800550c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800550e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005512:	ee07 3a90 	vmov	s15, r3
 8005516:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800551a:	ed97 6a02 	vldr	s12, [r7, #8]
 800551e:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800561c <HAL_RCC_GetSysClockFreq+0x2e4>
 8005522:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005526:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800552a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800552e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005532:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005536:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800553a:	e043      	b.n	80055c4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800553c:	693b      	ldr	r3, [r7, #16]
 800553e:	ee07 3a90 	vmov	s15, r3
 8005542:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005546:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8005628 <HAL_RCC_GetSysClockFreq+0x2f0>
 800554a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800554e:	4b2f      	ldr	r3, [pc, #188]	@ (800560c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005550:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005552:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005556:	ee07 3a90 	vmov	s15, r3
 800555a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800555e:	ed97 6a02 	vldr	s12, [r7, #8]
 8005562:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800561c <HAL_RCC_GetSysClockFreq+0x2e4>
 8005566:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800556a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800556e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005572:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005576:	ee67 7a27 	vmul.f32	s15, s14, s15
 800557a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800557e:	e021      	b.n	80055c4 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005580:	693b      	ldr	r3, [r7, #16]
 8005582:	ee07 3a90 	vmov	s15, r3
 8005586:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800558a:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8005624 <HAL_RCC_GetSysClockFreq+0x2ec>
 800558e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005592:	4b1e      	ldr	r3, [pc, #120]	@ (800560c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005594:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005596:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800559a:	ee07 3a90 	vmov	s15, r3
 800559e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80055a2:	ed97 6a02 	vldr	s12, [r7, #8]
 80055a6:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800561c <HAL_RCC_GetSysClockFreq+0x2e4>
 80055aa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80055ae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80055b2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80055b6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80055ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80055be:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80055c2:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80055c4:	4b11      	ldr	r3, [pc, #68]	@ (800560c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80055c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055c8:	0a5b      	lsrs	r3, r3, #9
 80055ca:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80055ce:	3301      	adds	r3, #1
 80055d0:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80055d2:	683b      	ldr	r3, [r7, #0]
 80055d4:	ee07 3a90 	vmov	s15, r3
 80055d8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80055dc:	edd7 6a07 	vldr	s13, [r7, #28]
 80055e0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80055e4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80055e8:	ee17 3a90 	vmov	r3, s15
 80055ec:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 80055ee:	e005      	b.n	80055fc <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 80055f0:	2300      	movs	r3, #0
 80055f2:	61bb      	str	r3, [r7, #24]
      break;
 80055f4:	e002      	b.n	80055fc <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 80055f6:	4b07      	ldr	r3, [pc, #28]	@ (8005614 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80055f8:	61bb      	str	r3, [r7, #24]
      break;
 80055fa:	bf00      	nop
  }

  return sysclockfreq;
 80055fc:	69bb      	ldr	r3, [r7, #24]
}
 80055fe:	4618      	mov	r0, r3
 8005600:	3724      	adds	r7, #36	@ 0x24
 8005602:	46bd      	mov	sp, r7
 8005604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005608:	4770      	bx	lr
 800560a:	bf00      	nop
 800560c:	58024400 	.word	0x58024400
 8005610:	03d09000 	.word	0x03d09000
 8005614:	003d0900 	.word	0x003d0900
 8005618:	017d7840 	.word	0x017d7840
 800561c:	46000000 	.word	0x46000000
 8005620:	4c742400 	.word	0x4c742400
 8005624:	4a742400 	.word	0x4a742400
 8005628:	4bbebc20 	.word	0x4bbebc20

0800562c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800562c:	b580      	push	{r7, lr}
 800562e:	b082      	sub	sp, #8
 8005630:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8005632:	f7ff fe81 	bl	8005338 <HAL_RCC_GetSysClockFreq>
 8005636:	4602      	mov	r2, r0
 8005638:	4b10      	ldr	r3, [pc, #64]	@ (800567c <HAL_RCC_GetHCLKFreq+0x50>)
 800563a:	699b      	ldr	r3, [r3, #24]
 800563c:	0a1b      	lsrs	r3, r3, #8
 800563e:	f003 030f 	and.w	r3, r3, #15
 8005642:	490f      	ldr	r1, [pc, #60]	@ (8005680 <HAL_RCC_GetHCLKFreq+0x54>)
 8005644:	5ccb      	ldrb	r3, [r1, r3]
 8005646:	f003 031f 	and.w	r3, r3, #31
 800564a:	fa22 f303 	lsr.w	r3, r2, r3
 800564e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005650:	4b0a      	ldr	r3, [pc, #40]	@ (800567c <HAL_RCC_GetHCLKFreq+0x50>)
 8005652:	699b      	ldr	r3, [r3, #24]
 8005654:	f003 030f 	and.w	r3, r3, #15
 8005658:	4a09      	ldr	r2, [pc, #36]	@ (8005680 <HAL_RCC_GetHCLKFreq+0x54>)
 800565a:	5cd3      	ldrb	r3, [r2, r3]
 800565c:	f003 031f 	and.w	r3, r3, #31
 8005660:	687a      	ldr	r2, [r7, #4]
 8005662:	fa22 f303 	lsr.w	r3, r2, r3
 8005666:	4a07      	ldr	r2, [pc, #28]	@ (8005684 <HAL_RCC_GetHCLKFreq+0x58>)
 8005668:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800566a:	4a07      	ldr	r2, [pc, #28]	@ (8005688 <HAL_RCC_GetHCLKFreq+0x5c>)
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8005670:	4b04      	ldr	r3, [pc, #16]	@ (8005684 <HAL_RCC_GetHCLKFreq+0x58>)
 8005672:	681b      	ldr	r3, [r3, #0]
}
 8005674:	4618      	mov	r0, r3
 8005676:	3708      	adds	r7, #8
 8005678:	46bd      	mov	sp, r7
 800567a:	bd80      	pop	{r7, pc}
 800567c:	58024400 	.word	0x58024400
 8005680:	0800e2cc 	.word	0x0800e2cc
 8005684:	24000004 	.word	0x24000004
 8005688:	24000000 	.word	0x24000000

0800568c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800568c:	b580      	push	{r7, lr}
 800568e:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8005690:	f7ff ffcc 	bl	800562c <HAL_RCC_GetHCLKFreq>
 8005694:	4602      	mov	r2, r0
 8005696:	4b06      	ldr	r3, [pc, #24]	@ (80056b0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005698:	69db      	ldr	r3, [r3, #28]
 800569a:	091b      	lsrs	r3, r3, #4
 800569c:	f003 0307 	and.w	r3, r3, #7
 80056a0:	4904      	ldr	r1, [pc, #16]	@ (80056b4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80056a2:	5ccb      	ldrb	r3, [r1, r3]
 80056a4:	f003 031f 	and.w	r3, r3, #31
 80056a8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80056ac:	4618      	mov	r0, r3
 80056ae:	bd80      	pop	{r7, pc}
 80056b0:	58024400 	.word	0x58024400
 80056b4:	0800e2cc 	.word	0x0800e2cc

080056b8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80056b8:	b580      	push	{r7, lr}
 80056ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80056bc:	f7ff ffb6 	bl	800562c <HAL_RCC_GetHCLKFreq>
 80056c0:	4602      	mov	r2, r0
 80056c2:	4b06      	ldr	r3, [pc, #24]	@ (80056dc <HAL_RCC_GetPCLK2Freq+0x24>)
 80056c4:	69db      	ldr	r3, [r3, #28]
 80056c6:	0a1b      	lsrs	r3, r3, #8
 80056c8:	f003 0307 	and.w	r3, r3, #7
 80056cc:	4904      	ldr	r1, [pc, #16]	@ (80056e0 <HAL_RCC_GetPCLK2Freq+0x28>)
 80056ce:	5ccb      	ldrb	r3, [r1, r3]
 80056d0:	f003 031f 	and.w	r3, r3, #31
 80056d4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80056d8:	4618      	mov	r0, r3
 80056da:	bd80      	pop	{r7, pc}
 80056dc:	58024400 	.word	0x58024400
 80056e0:	0800e2cc 	.word	0x0800e2cc

080056e4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80056e4:	b480      	push	{r7}
 80056e6:	b083      	sub	sp, #12
 80056e8:	af00      	add	r7, sp, #0
 80056ea:	6078      	str	r0, [r7, #4]
 80056ec:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	223f      	movs	r2, #63	@ 0x3f
 80056f2:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80056f4:	4b1a      	ldr	r3, [pc, #104]	@ (8005760 <HAL_RCC_GetClockConfig+0x7c>)
 80056f6:	691b      	ldr	r3, [r3, #16]
 80056f8:	f003 0207 	and.w	r2, r3, #7
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 8005700:	4b17      	ldr	r3, [pc, #92]	@ (8005760 <HAL_RCC_GetClockConfig+0x7c>)
 8005702:	699b      	ldr	r3, [r3, #24]
 8005704:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 800570c:	4b14      	ldr	r3, [pc, #80]	@ (8005760 <HAL_RCC_GetClockConfig+0x7c>)
 800570e:	699b      	ldr	r3, [r3, #24]
 8005710:	f003 020f 	and.w	r2, r3, #15
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 8005718:	4b11      	ldr	r3, [pc, #68]	@ (8005760 <HAL_RCC_GetClockConfig+0x7c>)
 800571a:	699b      	ldr	r3, [r3, #24]
 800571c:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 8005724:	4b0e      	ldr	r3, [pc, #56]	@ (8005760 <HAL_RCC_GetClockConfig+0x7c>)
 8005726:	69db      	ldr	r3, [r3, #28]
 8005728:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 8005730:	4b0b      	ldr	r3, [pc, #44]	@ (8005760 <HAL_RCC_GetClockConfig+0x7c>)
 8005732:	69db      	ldr	r3, [r3, #28]
 8005734:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 800573c:	4b08      	ldr	r3, [pc, #32]	@ (8005760 <HAL_RCC_GetClockConfig+0x7c>)
 800573e:	6a1b      	ldr	r3, [r3, #32]
 8005740:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005748:	4b06      	ldr	r3, [pc, #24]	@ (8005764 <HAL_RCC_GetClockConfig+0x80>)
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	f003 020f 	and.w	r2, r3, #15
 8005750:	683b      	ldr	r3, [r7, #0]
 8005752:	601a      	str	r2, [r3, #0]
}
 8005754:	bf00      	nop
 8005756:	370c      	adds	r7, #12
 8005758:	46bd      	mov	sp, r7
 800575a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800575e:	4770      	bx	lr
 8005760:	58024400 	.word	0x58024400
 8005764:	52002000 	.word	0x52002000

08005768 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005768:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800576c:	b0ca      	sub	sp, #296	@ 0x128
 800576e:	af00      	add	r7, sp, #0
 8005770:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005774:	2300      	movs	r3, #0
 8005776:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800577a:	2300      	movs	r3, #0
 800577c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005780:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005784:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005788:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 800578c:	2500      	movs	r5, #0
 800578e:	ea54 0305 	orrs.w	r3, r4, r5
 8005792:	d049      	beq.n	8005828 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8005794:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005798:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800579a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800579e:	d02f      	beq.n	8005800 <HAL_RCCEx_PeriphCLKConfig+0x98>
 80057a0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80057a4:	d828      	bhi.n	80057f8 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80057a6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80057aa:	d01a      	beq.n	80057e2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80057ac:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80057b0:	d822      	bhi.n	80057f8 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d003      	beq.n	80057be <HAL_RCCEx_PeriphCLKConfig+0x56>
 80057b6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80057ba:	d007      	beq.n	80057cc <HAL_RCCEx_PeriphCLKConfig+0x64>
 80057bc:	e01c      	b.n	80057f8 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80057be:	4bb8      	ldr	r3, [pc, #736]	@ (8005aa0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80057c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057c2:	4ab7      	ldr	r2, [pc, #732]	@ (8005aa0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80057c4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80057c8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80057ca:	e01a      	b.n	8005802 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80057cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057d0:	3308      	adds	r3, #8
 80057d2:	2102      	movs	r1, #2
 80057d4:	4618      	mov	r0, r3
 80057d6:	f002 fb61 	bl	8007e9c <RCCEx_PLL2_Config>
 80057da:	4603      	mov	r3, r0
 80057dc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80057e0:	e00f      	b.n	8005802 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80057e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057e6:	3328      	adds	r3, #40	@ 0x28
 80057e8:	2102      	movs	r1, #2
 80057ea:	4618      	mov	r0, r3
 80057ec:	f002 fc08 	bl	8008000 <RCCEx_PLL3_Config>
 80057f0:	4603      	mov	r3, r0
 80057f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80057f6:	e004      	b.n	8005802 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80057f8:	2301      	movs	r3, #1
 80057fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80057fe:	e000      	b.n	8005802 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8005800:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005802:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005806:	2b00      	cmp	r3, #0
 8005808:	d10a      	bne.n	8005820 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800580a:	4ba5      	ldr	r3, [pc, #660]	@ (8005aa0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800580c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800580e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8005812:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005816:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005818:	4aa1      	ldr	r2, [pc, #644]	@ (8005aa0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800581a:	430b      	orrs	r3, r1
 800581c:	6513      	str	r3, [r2, #80]	@ 0x50
 800581e:	e003      	b.n	8005828 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005820:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005824:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005828:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800582c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005830:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8005834:	f04f 0900 	mov.w	r9, #0
 8005838:	ea58 0309 	orrs.w	r3, r8, r9
 800583c:	d047      	beq.n	80058ce <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800583e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005842:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005844:	2b04      	cmp	r3, #4
 8005846:	d82a      	bhi.n	800589e <HAL_RCCEx_PeriphCLKConfig+0x136>
 8005848:	a201      	add	r2, pc, #4	@ (adr r2, 8005850 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800584a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800584e:	bf00      	nop
 8005850:	08005865 	.word	0x08005865
 8005854:	08005873 	.word	0x08005873
 8005858:	08005889 	.word	0x08005889
 800585c:	080058a7 	.word	0x080058a7
 8005860:	080058a7 	.word	0x080058a7
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005864:	4b8e      	ldr	r3, [pc, #568]	@ (8005aa0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005866:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005868:	4a8d      	ldr	r2, [pc, #564]	@ (8005aa0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800586a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800586e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005870:	e01a      	b.n	80058a8 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005872:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005876:	3308      	adds	r3, #8
 8005878:	2100      	movs	r1, #0
 800587a:	4618      	mov	r0, r3
 800587c:	f002 fb0e 	bl	8007e9c <RCCEx_PLL2_Config>
 8005880:	4603      	mov	r3, r0
 8005882:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005886:	e00f      	b.n	80058a8 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005888:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800588c:	3328      	adds	r3, #40	@ 0x28
 800588e:	2100      	movs	r1, #0
 8005890:	4618      	mov	r0, r3
 8005892:	f002 fbb5 	bl	8008000 <RCCEx_PLL3_Config>
 8005896:	4603      	mov	r3, r0
 8005898:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800589c:	e004      	b.n	80058a8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800589e:	2301      	movs	r3, #1
 80058a0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80058a4:	e000      	b.n	80058a8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 80058a6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80058a8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d10a      	bne.n	80058c6 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80058b0:	4b7b      	ldr	r3, [pc, #492]	@ (8005aa0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80058b2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80058b4:	f023 0107 	bic.w	r1, r3, #7
 80058b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80058be:	4a78      	ldr	r2, [pc, #480]	@ (8005aa0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80058c0:	430b      	orrs	r3, r1
 80058c2:	6513      	str	r3, [r2, #80]	@ 0x50
 80058c4:	e003      	b.n	80058ce <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80058c6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80058ca:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80058ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058d6:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 80058da:	f04f 0b00 	mov.w	fp, #0
 80058de:	ea5a 030b 	orrs.w	r3, sl, fp
 80058e2:	d04c      	beq.n	800597e <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 80058e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80058ea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80058ee:	d030      	beq.n	8005952 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 80058f0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80058f4:	d829      	bhi.n	800594a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80058f6:	2bc0      	cmp	r3, #192	@ 0xc0
 80058f8:	d02d      	beq.n	8005956 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80058fa:	2bc0      	cmp	r3, #192	@ 0xc0
 80058fc:	d825      	bhi.n	800594a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80058fe:	2b80      	cmp	r3, #128	@ 0x80
 8005900:	d018      	beq.n	8005934 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8005902:	2b80      	cmp	r3, #128	@ 0x80
 8005904:	d821      	bhi.n	800594a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8005906:	2b00      	cmp	r3, #0
 8005908:	d002      	beq.n	8005910 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800590a:	2b40      	cmp	r3, #64	@ 0x40
 800590c:	d007      	beq.n	800591e <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 800590e:	e01c      	b.n	800594a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005910:	4b63      	ldr	r3, [pc, #396]	@ (8005aa0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005912:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005914:	4a62      	ldr	r2, [pc, #392]	@ (8005aa0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005916:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800591a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800591c:	e01c      	b.n	8005958 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800591e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005922:	3308      	adds	r3, #8
 8005924:	2100      	movs	r1, #0
 8005926:	4618      	mov	r0, r3
 8005928:	f002 fab8 	bl	8007e9c <RCCEx_PLL2_Config>
 800592c:	4603      	mov	r3, r0
 800592e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8005932:	e011      	b.n	8005958 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005934:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005938:	3328      	adds	r3, #40	@ 0x28
 800593a:	2100      	movs	r1, #0
 800593c:	4618      	mov	r0, r3
 800593e:	f002 fb5f 	bl	8008000 <RCCEx_PLL3_Config>
 8005942:	4603      	mov	r3, r0
 8005944:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8005948:	e006      	b.n	8005958 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800594a:	2301      	movs	r3, #1
 800594c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005950:	e002      	b.n	8005958 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8005952:	bf00      	nop
 8005954:	e000      	b.n	8005958 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8005956:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005958:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800595c:	2b00      	cmp	r3, #0
 800595e:	d10a      	bne.n	8005976 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8005960:	4b4f      	ldr	r3, [pc, #316]	@ (8005aa0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005962:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005964:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8005968:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800596c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800596e:	4a4c      	ldr	r2, [pc, #304]	@ (8005aa0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005970:	430b      	orrs	r3, r1
 8005972:	6513      	str	r3, [r2, #80]	@ 0x50
 8005974:	e003      	b.n	800597e <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005976:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800597a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800597e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005982:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005986:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800598a:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800598e:	2300      	movs	r3, #0
 8005990:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8005994:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8005998:	460b      	mov	r3, r1
 800599a:	4313      	orrs	r3, r2
 800599c:	d053      	beq.n	8005a46 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800599e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059a2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80059a6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80059aa:	d035      	beq.n	8005a18 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 80059ac:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80059b0:	d82e      	bhi.n	8005a10 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80059b2:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80059b6:	d031      	beq.n	8005a1c <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 80059b8:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80059bc:	d828      	bhi.n	8005a10 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80059be:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80059c2:	d01a      	beq.n	80059fa <HAL_RCCEx_PeriphCLKConfig+0x292>
 80059c4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80059c8:	d822      	bhi.n	8005a10 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d003      	beq.n	80059d6 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 80059ce:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80059d2:	d007      	beq.n	80059e4 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 80059d4:	e01c      	b.n	8005a10 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80059d6:	4b32      	ldr	r3, [pc, #200]	@ (8005aa0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80059d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059da:	4a31      	ldr	r2, [pc, #196]	@ (8005aa0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80059dc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80059e0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80059e2:	e01c      	b.n	8005a1e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80059e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059e8:	3308      	adds	r3, #8
 80059ea:	2100      	movs	r1, #0
 80059ec:	4618      	mov	r0, r3
 80059ee:	f002 fa55 	bl	8007e9c <RCCEx_PLL2_Config>
 80059f2:	4603      	mov	r3, r0
 80059f4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80059f8:	e011      	b.n	8005a1e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80059fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059fe:	3328      	adds	r3, #40	@ 0x28
 8005a00:	2100      	movs	r1, #0
 8005a02:	4618      	mov	r0, r3
 8005a04:	f002 fafc 	bl	8008000 <RCCEx_PLL3_Config>
 8005a08:	4603      	mov	r3, r0
 8005a0a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005a0e:	e006      	b.n	8005a1e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8005a10:	2301      	movs	r3, #1
 8005a12:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005a16:	e002      	b.n	8005a1e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8005a18:	bf00      	nop
 8005a1a:	e000      	b.n	8005a1e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8005a1c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005a1e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d10b      	bne.n	8005a3e <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8005a26:	4b1e      	ldr	r3, [pc, #120]	@ (8005aa0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005a28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a2a:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8005a2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a32:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8005a36:	4a1a      	ldr	r2, [pc, #104]	@ (8005aa0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005a38:	430b      	orrs	r3, r1
 8005a3a:	6593      	str	r3, [r2, #88]	@ 0x58
 8005a3c:	e003      	b.n	8005a46 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a3e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005a42:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8005a46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a4e:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8005a52:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8005a56:	2300      	movs	r3, #0
 8005a58:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8005a5c:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8005a60:	460b      	mov	r3, r1
 8005a62:	4313      	orrs	r3, r2
 8005a64:	d056      	beq.n	8005b14 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8005a66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a6a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005a6e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005a72:	d038      	beq.n	8005ae6 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8005a74:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005a78:	d831      	bhi.n	8005ade <HAL_RCCEx_PeriphCLKConfig+0x376>
 8005a7a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005a7e:	d034      	beq.n	8005aea <HAL_RCCEx_PeriphCLKConfig+0x382>
 8005a80:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005a84:	d82b      	bhi.n	8005ade <HAL_RCCEx_PeriphCLKConfig+0x376>
 8005a86:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005a8a:	d01d      	beq.n	8005ac8 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8005a8c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005a90:	d825      	bhi.n	8005ade <HAL_RCCEx_PeriphCLKConfig+0x376>
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d006      	beq.n	8005aa4 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8005a96:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005a9a:	d00a      	beq.n	8005ab2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8005a9c:	e01f      	b.n	8005ade <HAL_RCCEx_PeriphCLKConfig+0x376>
 8005a9e:	bf00      	nop
 8005aa0:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005aa4:	4ba2      	ldr	r3, [pc, #648]	@ (8005d30 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005aa6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005aa8:	4aa1      	ldr	r2, [pc, #644]	@ (8005d30 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005aaa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005aae:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005ab0:	e01c      	b.n	8005aec <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005ab2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ab6:	3308      	adds	r3, #8
 8005ab8:	2100      	movs	r1, #0
 8005aba:	4618      	mov	r0, r3
 8005abc:	f002 f9ee 	bl	8007e9c <RCCEx_PLL2_Config>
 8005ac0:	4603      	mov	r3, r0
 8005ac2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8005ac6:	e011      	b.n	8005aec <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005ac8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005acc:	3328      	adds	r3, #40	@ 0x28
 8005ace:	2100      	movs	r1, #0
 8005ad0:	4618      	mov	r0, r3
 8005ad2:	f002 fa95 	bl	8008000 <RCCEx_PLL3_Config>
 8005ad6:	4603      	mov	r3, r0
 8005ad8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005adc:	e006      	b.n	8005aec <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8005ade:	2301      	movs	r3, #1
 8005ae0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005ae4:	e002      	b.n	8005aec <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8005ae6:	bf00      	nop
 8005ae8:	e000      	b.n	8005aec <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8005aea:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005aec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d10b      	bne.n	8005b0c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8005af4:	4b8e      	ldr	r3, [pc, #568]	@ (8005d30 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005af6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005af8:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8005afc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b00:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005b04:	4a8a      	ldr	r2, [pc, #552]	@ (8005d30 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005b06:	430b      	orrs	r3, r1
 8005b08:	6593      	str	r3, [r2, #88]	@ 0x58
 8005b0a:	e003      	b.n	8005b14 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b0c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005b10:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8005b14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b1c:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8005b20:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8005b24:	2300      	movs	r3, #0
 8005b26:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8005b2a:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8005b2e:	460b      	mov	r3, r1
 8005b30:	4313      	orrs	r3, r2
 8005b32:	d03a      	beq.n	8005baa <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8005b34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005b3a:	2b30      	cmp	r3, #48	@ 0x30
 8005b3c:	d01f      	beq.n	8005b7e <HAL_RCCEx_PeriphCLKConfig+0x416>
 8005b3e:	2b30      	cmp	r3, #48	@ 0x30
 8005b40:	d819      	bhi.n	8005b76 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8005b42:	2b20      	cmp	r3, #32
 8005b44:	d00c      	beq.n	8005b60 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8005b46:	2b20      	cmp	r3, #32
 8005b48:	d815      	bhi.n	8005b76 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d019      	beq.n	8005b82 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8005b4e:	2b10      	cmp	r3, #16
 8005b50:	d111      	bne.n	8005b76 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005b52:	4b77      	ldr	r3, [pc, #476]	@ (8005d30 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005b54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b56:	4a76      	ldr	r2, [pc, #472]	@ (8005d30 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005b58:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005b5c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8005b5e:	e011      	b.n	8005b84 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005b60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b64:	3308      	adds	r3, #8
 8005b66:	2102      	movs	r1, #2
 8005b68:	4618      	mov	r0, r3
 8005b6a:	f002 f997 	bl	8007e9c <RCCEx_PLL2_Config>
 8005b6e:	4603      	mov	r3, r0
 8005b70:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8005b74:	e006      	b.n	8005b84 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8005b76:	2301      	movs	r3, #1
 8005b78:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005b7c:	e002      	b.n	8005b84 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8005b7e:	bf00      	nop
 8005b80:	e000      	b.n	8005b84 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8005b82:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005b84:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d10a      	bne.n	8005ba2 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8005b8c:	4b68      	ldr	r3, [pc, #416]	@ (8005d30 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005b8e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005b90:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8005b94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005b9a:	4a65      	ldr	r2, [pc, #404]	@ (8005d30 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005b9c:	430b      	orrs	r3, r1
 8005b9e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005ba0:	e003      	b.n	8005baa <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ba2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005ba6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8005baa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bb2:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8005bb6:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8005bba:	2300      	movs	r3, #0
 8005bbc:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8005bc0:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8005bc4:	460b      	mov	r3, r1
 8005bc6:	4313      	orrs	r3, r2
 8005bc8:	d051      	beq.n	8005c6e <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8005bca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005bd0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005bd4:	d035      	beq.n	8005c42 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8005bd6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005bda:	d82e      	bhi.n	8005c3a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8005bdc:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005be0:	d031      	beq.n	8005c46 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8005be2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005be6:	d828      	bhi.n	8005c3a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8005be8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005bec:	d01a      	beq.n	8005c24 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8005bee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005bf2:	d822      	bhi.n	8005c3a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d003      	beq.n	8005c00 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8005bf8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005bfc:	d007      	beq.n	8005c0e <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8005bfe:	e01c      	b.n	8005c3a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005c00:	4b4b      	ldr	r3, [pc, #300]	@ (8005d30 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005c02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c04:	4a4a      	ldr	r2, [pc, #296]	@ (8005d30 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005c06:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005c0a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8005c0c:	e01c      	b.n	8005c48 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005c0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c12:	3308      	adds	r3, #8
 8005c14:	2100      	movs	r1, #0
 8005c16:	4618      	mov	r0, r3
 8005c18:	f002 f940 	bl	8007e9c <RCCEx_PLL2_Config>
 8005c1c:	4603      	mov	r3, r0
 8005c1e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8005c22:	e011      	b.n	8005c48 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005c24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c28:	3328      	adds	r3, #40	@ 0x28
 8005c2a:	2100      	movs	r1, #0
 8005c2c:	4618      	mov	r0, r3
 8005c2e:	f002 f9e7 	bl	8008000 <RCCEx_PLL3_Config>
 8005c32:	4603      	mov	r3, r0
 8005c34:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8005c38:	e006      	b.n	8005c48 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005c3a:	2301      	movs	r3, #1
 8005c3c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005c40:	e002      	b.n	8005c48 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8005c42:	bf00      	nop
 8005c44:	e000      	b.n	8005c48 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8005c46:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005c48:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d10a      	bne.n	8005c66 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8005c50:	4b37      	ldr	r3, [pc, #220]	@ (8005d30 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005c52:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c54:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8005c58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c5c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005c5e:	4a34      	ldr	r2, [pc, #208]	@ (8005d30 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005c60:	430b      	orrs	r3, r1
 8005c62:	6513      	str	r3, [r2, #80]	@ 0x50
 8005c64:	e003      	b.n	8005c6e <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c66:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005c6a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8005c6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c76:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8005c7a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005c7e:	2300      	movs	r3, #0
 8005c80:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8005c84:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8005c88:	460b      	mov	r3, r1
 8005c8a:	4313      	orrs	r3, r2
 8005c8c:	d056      	beq.n	8005d3c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8005c8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c92:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005c94:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005c98:	d033      	beq.n	8005d02 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8005c9a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005c9e:	d82c      	bhi.n	8005cfa <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005ca0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005ca4:	d02f      	beq.n	8005d06 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8005ca6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005caa:	d826      	bhi.n	8005cfa <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005cac:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005cb0:	d02b      	beq.n	8005d0a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8005cb2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005cb6:	d820      	bhi.n	8005cfa <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005cb8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005cbc:	d012      	beq.n	8005ce4 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8005cbe:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005cc2:	d81a      	bhi.n	8005cfa <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d022      	beq.n	8005d0e <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8005cc8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005ccc:	d115      	bne.n	8005cfa <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005cce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cd2:	3308      	adds	r3, #8
 8005cd4:	2101      	movs	r1, #1
 8005cd6:	4618      	mov	r0, r3
 8005cd8:	f002 f8e0 	bl	8007e9c <RCCEx_PLL2_Config>
 8005cdc:	4603      	mov	r3, r0
 8005cde:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8005ce2:	e015      	b.n	8005d10 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005ce4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ce8:	3328      	adds	r3, #40	@ 0x28
 8005cea:	2101      	movs	r1, #1
 8005cec:	4618      	mov	r0, r3
 8005cee:	f002 f987 	bl	8008000 <RCCEx_PLL3_Config>
 8005cf2:	4603      	mov	r3, r0
 8005cf4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8005cf8:	e00a      	b.n	8005d10 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005cfa:	2301      	movs	r3, #1
 8005cfc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005d00:	e006      	b.n	8005d10 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8005d02:	bf00      	nop
 8005d04:	e004      	b.n	8005d10 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8005d06:	bf00      	nop
 8005d08:	e002      	b.n	8005d10 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8005d0a:	bf00      	nop
 8005d0c:	e000      	b.n	8005d10 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8005d0e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005d10:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d10d      	bne.n	8005d34 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8005d18:	4b05      	ldr	r3, [pc, #20]	@ (8005d30 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005d1a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005d1c:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8005d20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d24:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005d26:	4a02      	ldr	r2, [pc, #8]	@ (8005d30 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005d28:	430b      	orrs	r3, r1
 8005d2a:	6513      	str	r3, [r2, #80]	@ 0x50
 8005d2c:	e006      	b.n	8005d3c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8005d2e:	bf00      	nop
 8005d30:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d34:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d38:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8005d3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d44:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8005d48:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005d4c:	2300      	movs	r3, #0
 8005d4e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005d52:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8005d56:	460b      	mov	r3, r1
 8005d58:	4313      	orrs	r3, r2
 8005d5a:	d055      	beq.n	8005e08 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8005d5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d60:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005d64:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005d68:	d033      	beq.n	8005dd2 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8005d6a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005d6e:	d82c      	bhi.n	8005dca <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005d70:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005d74:	d02f      	beq.n	8005dd6 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8005d76:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005d7a:	d826      	bhi.n	8005dca <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005d7c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005d80:	d02b      	beq.n	8005dda <HAL_RCCEx_PeriphCLKConfig+0x672>
 8005d82:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005d86:	d820      	bhi.n	8005dca <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005d88:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005d8c:	d012      	beq.n	8005db4 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8005d8e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005d92:	d81a      	bhi.n	8005dca <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d022      	beq.n	8005dde <HAL_RCCEx_PeriphCLKConfig+0x676>
 8005d98:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005d9c:	d115      	bne.n	8005dca <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005d9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005da2:	3308      	adds	r3, #8
 8005da4:	2101      	movs	r1, #1
 8005da6:	4618      	mov	r0, r3
 8005da8:	f002 f878 	bl	8007e9c <RCCEx_PLL2_Config>
 8005dac:	4603      	mov	r3, r0
 8005dae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8005db2:	e015      	b.n	8005de0 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005db4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005db8:	3328      	adds	r3, #40	@ 0x28
 8005dba:	2101      	movs	r1, #1
 8005dbc:	4618      	mov	r0, r3
 8005dbe:	f002 f91f 	bl	8008000 <RCCEx_PLL3_Config>
 8005dc2:	4603      	mov	r3, r0
 8005dc4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8005dc8:	e00a      	b.n	8005de0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8005dca:	2301      	movs	r3, #1
 8005dcc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005dd0:	e006      	b.n	8005de0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8005dd2:	bf00      	nop
 8005dd4:	e004      	b.n	8005de0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8005dd6:	bf00      	nop
 8005dd8:	e002      	b.n	8005de0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8005dda:	bf00      	nop
 8005ddc:	e000      	b.n	8005de0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8005dde:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005de0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d10b      	bne.n	8005e00 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8005de8:	4ba3      	ldr	r3, [pc, #652]	@ (8006078 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005dea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005dec:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8005df0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005df4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005df8:	4a9f      	ldr	r2, [pc, #636]	@ (8006078 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005dfa:	430b      	orrs	r3, r1
 8005dfc:	6593      	str	r3, [r2, #88]	@ 0x58
 8005dfe:	e003      	b.n	8005e08 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e00:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005e04:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005e08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e10:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8005e14:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005e18:	2300      	movs	r3, #0
 8005e1a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8005e1e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005e22:	460b      	mov	r3, r1
 8005e24:	4313      	orrs	r3, r2
 8005e26:	d037      	beq.n	8005e98 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8005e28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005e2e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005e32:	d00e      	beq.n	8005e52 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8005e34:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005e38:	d816      	bhi.n	8005e68 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d018      	beq.n	8005e70 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8005e3e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005e42:	d111      	bne.n	8005e68 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005e44:	4b8c      	ldr	r3, [pc, #560]	@ (8006078 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005e46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e48:	4a8b      	ldr	r2, [pc, #556]	@ (8006078 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005e4a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005e4e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8005e50:	e00f      	b.n	8005e72 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005e52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e56:	3308      	adds	r3, #8
 8005e58:	2101      	movs	r1, #1
 8005e5a:	4618      	mov	r0, r3
 8005e5c:	f002 f81e 	bl	8007e9c <RCCEx_PLL2_Config>
 8005e60:	4603      	mov	r3, r0
 8005e62:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8005e66:	e004      	b.n	8005e72 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005e68:	2301      	movs	r3, #1
 8005e6a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005e6e:	e000      	b.n	8005e72 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8005e70:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005e72:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d10a      	bne.n	8005e90 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005e7a:	4b7f      	ldr	r3, [pc, #508]	@ (8006078 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005e7c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005e7e:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8005e82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e86:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005e88:	4a7b      	ldr	r2, [pc, #492]	@ (8006078 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005e8a:	430b      	orrs	r3, r1
 8005e8c:	6513      	str	r3, [r2, #80]	@ 0x50
 8005e8e:	e003      	b.n	8005e98 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e90:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005e94:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8005e98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ea0:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8005ea4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005ea8:	2300      	movs	r3, #0
 8005eaa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8005eae:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8005eb2:	460b      	mov	r3, r1
 8005eb4:	4313      	orrs	r3, r2
 8005eb6:	d039      	beq.n	8005f2c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8005eb8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ebc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005ebe:	2b03      	cmp	r3, #3
 8005ec0:	d81c      	bhi.n	8005efc <HAL_RCCEx_PeriphCLKConfig+0x794>
 8005ec2:	a201      	add	r2, pc, #4	@ (adr r2, 8005ec8 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8005ec4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ec8:	08005f05 	.word	0x08005f05
 8005ecc:	08005ed9 	.word	0x08005ed9
 8005ed0:	08005ee7 	.word	0x08005ee7
 8005ed4:	08005f05 	.word	0x08005f05
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005ed8:	4b67      	ldr	r3, [pc, #412]	@ (8006078 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005eda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005edc:	4a66      	ldr	r2, [pc, #408]	@ (8006078 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005ede:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005ee2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8005ee4:	e00f      	b.n	8005f06 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005ee6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005eea:	3308      	adds	r3, #8
 8005eec:	2102      	movs	r1, #2
 8005eee:	4618      	mov	r0, r3
 8005ef0:	f001 ffd4 	bl	8007e9c <RCCEx_PLL2_Config>
 8005ef4:	4603      	mov	r3, r0
 8005ef6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8005efa:	e004      	b.n	8005f06 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8005efc:	2301      	movs	r3, #1
 8005efe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005f02:	e000      	b.n	8005f06 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8005f04:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005f06:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d10a      	bne.n	8005f24 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8005f0e:	4b5a      	ldr	r3, [pc, #360]	@ (8006078 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005f10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005f12:	f023 0103 	bic.w	r1, r3, #3
 8005f16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f1a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005f1c:	4a56      	ldr	r2, [pc, #344]	@ (8006078 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005f1e:	430b      	orrs	r3, r1
 8005f20:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005f22:	e003      	b.n	8005f2c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f24:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005f28:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005f2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f34:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8005f38:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005f3c:	2300      	movs	r3, #0
 8005f3e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005f42:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8005f46:	460b      	mov	r3, r1
 8005f48:	4313      	orrs	r3, r2
 8005f4a:	f000 809f 	beq.w	800608c <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005f4e:	4b4b      	ldr	r3, [pc, #300]	@ (800607c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	4a4a      	ldr	r2, [pc, #296]	@ (800607c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8005f54:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005f58:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005f5a:	f7fb fe57 	bl	8001c0c <HAL_GetTick>
 8005f5e:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005f62:	e00b      	b.n	8005f7c <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005f64:	f7fb fe52 	bl	8001c0c <HAL_GetTick>
 8005f68:	4602      	mov	r2, r0
 8005f6a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8005f6e:	1ad3      	subs	r3, r2, r3
 8005f70:	2b64      	cmp	r3, #100	@ 0x64
 8005f72:	d903      	bls.n	8005f7c <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8005f74:	2303      	movs	r3, #3
 8005f76:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005f7a:	e005      	b.n	8005f88 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005f7c:	4b3f      	ldr	r3, [pc, #252]	@ (800607c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d0ed      	beq.n	8005f64 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8005f88:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d179      	bne.n	8006084 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8005f90:	4b39      	ldr	r3, [pc, #228]	@ (8006078 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005f92:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005f94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f98:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005f9c:	4053      	eors	r3, r2
 8005f9e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d015      	beq.n	8005fd2 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005fa6:	4b34      	ldr	r3, [pc, #208]	@ (8006078 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005fa8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005faa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005fae:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005fb2:	4b31      	ldr	r3, [pc, #196]	@ (8006078 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005fb4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005fb6:	4a30      	ldr	r2, [pc, #192]	@ (8006078 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005fb8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005fbc:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005fbe:	4b2e      	ldr	r3, [pc, #184]	@ (8006078 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005fc0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005fc2:	4a2d      	ldr	r2, [pc, #180]	@ (8006078 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005fc4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005fc8:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8005fca:	4a2b      	ldr	r2, [pc, #172]	@ (8006078 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005fcc:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8005fd0:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8005fd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fd6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005fda:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005fde:	d118      	bne.n	8006012 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005fe0:	f7fb fe14 	bl	8001c0c <HAL_GetTick>
 8005fe4:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005fe8:	e00d      	b.n	8006006 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005fea:	f7fb fe0f 	bl	8001c0c <HAL_GetTick>
 8005fee:	4602      	mov	r2, r0
 8005ff0:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8005ff4:	1ad2      	subs	r2, r2, r3
 8005ff6:	f241 3388 	movw	r3, #5000	@ 0x1388
 8005ffa:	429a      	cmp	r2, r3
 8005ffc:	d903      	bls.n	8006006 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8005ffe:	2303      	movs	r3, #3
 8006000:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8006004:	e005      	b.n	8006012 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006006:	4b1c      	ldr	r3, [pc, #112]	@ (8006078 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006008:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800600a:	f003 0302 	and.w	r3, r3, #2
 800600e:	2b00      	cmp	r3, #0
 8006010:	d0eb      	beq.n	8005fea <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8006012:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006016:	2b00      	cmp	r3, #0
 8006018:	d129      	bne.n	800606e <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800601a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800601e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006022:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006026:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800602a:	d10e      	bne.n	800604a <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 800602c:	4b12      	ldr	r3, [pc, #72]	@ (8006078 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800602e:	691b      	ldr	r3, [r3, #16]
 8006030:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8006034:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006038:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800603c:	091a      	lsrs	r2, r3, #4
 800603e:	4b10      	ldr	r3, [pc, #64]	@ (8006080 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8006040:	4013      	ands	r3, r2
 8006042:	4a0d      	ldr	r2, [pc, #52]	@ (8006078 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006044:	430b      	orrs	r3, r1
 8006046:	6113      	str	r3, [r2, #16]
 8006048:	e005      	b.n	8006056 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800604a:	4b0b      	ldr	r3, [pc, #44]	@ (8006078 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800604c:	691b      	ldr	r3, [r3, #16]
 800604e:	4a0a      	ldr	r2, [pc, #40]	@ (8006078 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006050:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8006054:	6113      	str	r3, [r2, #16]
 8006056:	4b08      	ldr	r3, [pc, #32]	@ (8006078 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006058:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800605a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800605e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006062:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006066:	4a04      	ldr	r2, [pc, #16]	@ (8006078 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006068:	430b      	orrs	r3, r1
 800606a:	6713      	str	r3, [r2, #112]	@ 0x70
 800606c:	e00e      	b.n	800608c <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800606e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006072:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8006076:	e009      	b.n	800608c <HAL_RCCEx_PeriphCLKConfig+0x924>
 8006078:	58024400 	.word	0x58024400
 800607c:	58024800 	.word	0x58024800
 8006080:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006084:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006088:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800608c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006090:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006094:	f002 0301 	and.w	r3, r2, #1
 8006098:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800609c:	2300      	movs	r3, #0
 800609e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80060a2:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80060a6:	460b      	mov	r3, r1
 80060a8:	4313      	orrs	r3, r2
 80060aa:	f000 8089 	beq.w	80061c0 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 80060ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060b2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80060b4:	2b28      	cmp	r3, #40	@ 0x28
 80060b6:	d86b      	bhi.n	8006190 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 80060b8:	a201      	add	r2, pc, #4	@ (adr r2, 80060c0 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80060ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060be:	bf00      	nop
 80060c0:	08006199 	.word	0x08006199
 80060c4:	08006191 	.word	0x08006191
 80060c8:	08006191 	.word	0x08006191
 80060cc:	08006191 	.word	0x08006191
 80060d0:	08006191 	.word	0x08006191
 80060d4:	08006191 	.word	0x08006191
 80060d8:	08006191 	.word	0x08006191
 80060dc:	08006191 	.word	0x08006191
 80060e0:	08006165 	.word	0x08006165
 80060e4:	08006191 	.word	0x08006191
 80060e8:	08006191 	.word	0x08006191
 80060ec:	08006191 	.word	0x08006191
 80060f0:	08006191 	.word	0x08006191
 80060f4:	08006191 	.word	0x08006191
 80060f8:	08006191 	.word	0x08006191
 80060fc:	08006191 	.word	0x08006191
 8006100:	0800617b 	.word	0x0800617b
 8006104:	08006191 	.word	0x08006191
 8006108:	08006191 	.word	0x08006191
 800610c:	08006191 	.word	0x08006191
 8006110:	08006191 	.word	0x08006191
 8006114:	08006191 	.word	0x08006191
 8006118:	08006191 	.word	0x08006191
 800611c:	08006191 	.word	0x08006191
 8006120:	08006199 	.word	0x08006199
 8006124:	08006191 	.word	0x08006191
 8006128:	08006191 	.word	0x08006191
 800612c:	08006191 	.word	0x08006191
 8006130:	08006191 	.word	0x08006191
 8006134:	08006191 	.word	0x08006191
 8006138:	08006191 	.word	0x08006191
 800613c:	08006191 	.word	0x08006191
 8006140:	08006199 	.word	0x08006199
 8006144:	08006191 	.word	0x08006191
 8006148:	08006191 	.word	0x08006191
 800614c:	08006191 	.word	0x08006191
 8006150:	08006191 	.word	0x08006191
 8006154:	08006191 	.word	0x08006191
 8006158:	08006191 	.word	0x08006191
 800615c:	08006191 	.word	0x08006191
 8006160:	08006199 	.word	0x08006199
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006164:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006168:	3308      	adds	r3, #8
 800616a:	2101      	movs	r1, #1
 800616c:	4618      	mov	r0, r3
 800616e:	f001 fe95 	bl	8007e9c <RCCEx_PLL2_Config>
 8006172:	4603      	mov	r3, r0
 8006174:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8006178:	e00f      	b.n	800619a <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800617a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800617e:	3328      	adds	r3, #40	@ 0x28
 8006180:	2101      	movs	r1, #1
 8006182:	4618      	mov	r0, r3
 8006184:	f001 ff3c 	bl	8008000 <RCCEx_PLL3_Config>
 8006188:	4603      	mov	r3, r0
 800618a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800618e:	e004      	b.n	800619a <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006190:	2301      	movs	r3, #1
 8006192:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006196:	e000      	b.n	800619a <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8006198:	bf00      	nop
    }

    if (ret == HAL_OK)
 800619a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d10a      	bne.n	80061b8 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80061a2:	4bbf      	ldr	r3, [pc, #764]	@ (80064a0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80061a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80061a6:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80061aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80061ae:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80061b0:	4abb      	ldr	r2, [pc, #748]	@ (80064a0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80061b2:	430b      	orrs	r3, r1
 80061b4:	6553      	str	r3, [r2, #84]	@ 0x54
 80061b6:	e003      	b.n	80061c0 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80061b8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80061bc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80061c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80061c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061c8:	f002 0302 	and.w	r3, r2, #2
 80061cc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80061d0:	2300      	movs	r3, #0
 80061d2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80061d6:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80061da:	460b      	mov	r3, r1
 80061dc:	4313      	orrs	r3, r2
 80061de:	d041      	beq.n	8006264 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 80061e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80061e4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80061e6:	2b05      	cmp	r3, #5
 80061e8:	d824      	bhi.n	8006234 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 80061ea:	a201      	add	r2, pc, #4	@ (adr r2, 80061f0 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 80061ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061f0:	0800623d 	.word	0x0800623d
 80061f4:	08006209 	.word	0x08006209
 80061f8:	0800621f 	.word	0x0800621f
 80061fc:	0800623d 	.word	0x0800623d
 8006200:	0800623d 	.word	0x0800623d
 8006204:	0800623d 	.word	0x0800623d
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006208:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800620c:	3308      	adds	r3, #8
 800620e:	2101      	movs	r1, #1
 8006210:	4618      	mov	r0, r3
 8006212:	f001 fe43 	bl	8007e9c <RCCEx_PLL2_Config>
 8006216:	4603      	mov	r3, r0
 8006218:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800621c:	e00f      	b.n	800623e <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800621e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006222:	3328      	adds	r3, #40	@ 0x28
 8006224:	2101      	movs	r1, #1
 8006226:	4618      	mov	r0, r3
 8006228:	f001 feea 	bl	8008000 <RCCEx_PLL3_Config>
 800622c:	4603      	mov	r3, r0
 800622e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8006232:	e004      	b.n	800623e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006234:	2301      	movs	r3, #1
 8006236:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800623a:	e000      	b.n	800623e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 800623c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800623e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006242:	2b00      	cmp	r3, #0
 8006244:	d10a      	bne.n	800625c <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8006246:	4b96      	ldr	r3, [pc, #600]	@ (80064a0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006248:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800624a:	f023 0107 	bic.w	r1, r3, #7
 800624e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006252:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006254:	4a92      	ldr	r2, [pc, #584]	@ (80064a0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006256:	430b      	orrs	r3, r1
 8006258:	6553      	str	r3, [r2, #84]	@ 0x54
 800625a:	e003      	b.n	8006264 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800625c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006260:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006264:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006268:	e9d3 2300 	ldrd	r2, r3, [r3]
 800626c:	f002 0304 	and.w	r3, r2, #4
 8006270:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006274:	2300      	movs	r3, #0
 8006276:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800627a:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800627e:	460b      	mov	r3, r1
 8006280:	4313      	orrs	r3, r2
 8006282:	d044      	beq.n	800630e <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8006284:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006288:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800628c:	2b05      	cmp	r3, #5
 800628e:	d825      	bhi.n	80062dc <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8006290:	a201      	add	r2, pc, #4	@ (adr r2, 8006298 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8006292:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006296:	bf00      	nop
 8006298:	080062e5 	.word	0x080062e5
 800629c:	080062b1 	.word	0x080062b1
 80062a0:	080062c7 	.word	0x080062c7
 80062a4:	080062e5 	.word	0x080062e5
 80062a8:	080062e5 	.word	0x080062e5
 80062ac:	080062e5 	.word	0x080062e5
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80062b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80062b4:	3308      	adds	r3, #8
 80062b6:	2101      	movs	r1, #1
 80062b8:	4618      	mov	r0, r3
 80062ba:	f001 fdef 	bl	8007e9c <RCCEx_PLL2_Config>
 80062be:	4603      	mov	r3, r0
 80062c0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80062c4:	e00f      	b.n	80062e6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80062c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80062ca:	3328      	adds	r3, #40	@ 0x28
 80062cc:	2101      	movs	r1, #1
 80062ce:	4618      	mov	r0, r3
 80062d0:	f001 fe96 	bl	8008000 <RCCEx_PLL3_Config>
 80062d4:	4603      	mov	r3, r0
 80062d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80062da:	e004      	b.n	80062e6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80062dc:	2301      	movs	r3, #1
 80062de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80062e2:	e000      	b.n	80062e6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 80062e4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80062e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d10b      	bne.n	8006306 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80062ee:	4b6c      	ldr	r3, [pc, #432]	@ (80064a0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80062f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80062f2:	f023 0107 	bic.w	r1, r3, #7
 80062f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80062fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80062fe:	4a68      	ldr	r2, [pc, #416]	@ (80064a0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006300:	430b      	orrs	r3, r1
 8006302:	6593      	str	r3, [r2, #88]	@ 0x58
 8006304:	e003      	b.n	800630e <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006306:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800630a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800630e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006312:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006316:	f002 0320 	and.w	r3, r2, #32
 800631a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800631e:	2300      	movs	r3, #0
 8006320:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006324:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006328:	460b      	mov	r3, r1
 800632a:	4313      	orrs	r3, r2
 800632c:	d055      	beq.n	80063da <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800632e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006332:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006336:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800633a:	d033      	beq.n	80063a4 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 800633c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006340:	d82c      	bhi.n	800639c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8006342:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006346:	d02f      	beq.n	80063a8 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8006348:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800634c:	d826      	bhi.n	800639c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800634e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006352:	d02b      	beq.n	80063ac <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8006354:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006358:	d820      	bhi.n	800639c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800635a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800635e:	d012      	beq.n	8006386 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8006360:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006364:	d81a      	bhi.n	800639c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8006366:	2b00      	cmp	r3, #0
 8006368:	d022      	beq.n	80063b0 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800636a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800636e:	d115      	bne.n	800639c <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006370:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006374:	3308      	adds	r3, #8
 8006376:	2100      	movs	r1, #0
 8006378:	4618      	mov	r0, r3
 800637a:	f001 fd8f 	bl	8007e9c <RCCEx_PLL2_Config>
 800637e:	4603      	mov	r3, r0
 8006380:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8006384:	e015      	b.n	80063b2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006386:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800638a:	3328      	adds	r3, #40	@ 0x28
 800638c:	2102      	movs	r1, #2
 800638e:	4618      	mov	r0, r3
 8006390:	f001 fe36 	bl	8008000 <RCCEx_PLL3_Config>
 8006394:	4603      	mov	r3, r0
 8006396:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800639a:	e00a      	b.n	80063b2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800639c:	2301      	movs	r3, #1
 800639e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80063a2:	e006      	b.n	80063b2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80063a4:	bf00      	nop
 80063a6:	e004      	b.n	80063b2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80063a8:	bf00      	nop
 80063aa:	e002      	b.n	80063b2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80063ac:	bf00      	nop
 80063ae:	e000      	b.n	80063b2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80063b0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80063b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d10b      	bne.n	80063d2 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80063ba:	4b39      	ldr	r3, [pc, #228]	@ (80064a0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80063bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80063be:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80063c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80063c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80063ca:	4a35      	ldr	r2, [pc, #212]	@ (80064a0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80063cc:	430b      	orrs	r3, r1
 80063ce:	6553      	str	r3, [r2, #84]	@ 0x54
 80063d0:	e003      	b.n	80063da <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80063d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80063d6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80063da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80063de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063e2:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80063e6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80063ea:	2300      	movs	r3, #0
 80063ec:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80063f0:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80063f4:	460b      	mov	r3, r1
 80063f6:	4313      	orrs	r3, r2
 80063f8:	d058      	beq.n	80064ac <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80063fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80063fe:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006402:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8006406:	d033      	beq.n	8006470 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8006408:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800640c:	d82c      	bhi.n	8006468 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800640e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006412:	d02f      	beq.n	8006474 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8006414:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006418:	d826      	bhi.n	8006468 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800641a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800641e:	d02b      	beq.n	8006478 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8006420:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006424:	d820      	bhi.n	8006468 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8006426:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800642a:	d012      	beq.n	8006452 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 800642c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006430:	d81a      	bhi.n	8006468 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8006432:	2b00      	cmp	r3, #0
 8006434:	d022      	beq.n	800647c <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8006436:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800643a:	d115      	bne.n	8006468 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800643c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006440:	3308      	adds	r3, #8
 8006442:	2100      	movs	r1, #0
 8006444:	4618      	mov	r0, r3
 8006446:	f001 fd29 	bl	8007e9c <RCCEx_PLL2_Config>
 800644a:	4603      	mov	r3, r0
 800644c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8006450:	e015      	b.n	800647e <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006452:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006456:	3328      	adds	r3, #40	@ 0x28
 8006458:	2102      	movs	r1, #2
 800645a:	4618      	mov	r0, r3
 800645c:	f001 fdd0 	bl	8008000 <RCCEx_PLL3_Config>
 8006460:	4603      	mov	r3, r0
 8006462:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8006466:	e00a      	b.n	800647e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006468:	2301      	movs	r3, #1
 800646a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800646e:	e006      	b.n	800647e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8006470:	bf00      	nop
 8006472:	e004      	b.n	800647e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8006474:	bf00      	nop
 8006476:	e002      	b.n	800647e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8006478:	bf00      	nop
 800647a:	e000      	b.n	800647e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800647c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800647e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006482:	2b00      	cmp	r3, #0
 8006484:	d10e      	bne.n	80064a4 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006486:	4b06      	ldr	r3, [pc, #24]	@ (80064a0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006488:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800648a:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800648e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006492:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006496:	4a02      	ldr	r2, [pc, #8]	@ (80064a0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006498:	430b      	orrs	r3, r1
 800649a:	6593      	str	r3, [r2, #88]	@ 0x58
 800649c:	e006      	b.n	80064ac <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800649e:	bf00      	nop
 80064a0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80064a4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80064a8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80064ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80064b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064b4:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80064b8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80064bc:	2300      	movs	r3, #0
 80064be:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80064c2:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80064c6:	460b      	mov	r3, r1
 80064c8:	4313      	orrs	r3, r2
 80064ca:	d055      	beq.n	8006578 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80064cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80064d0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80064d4:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80064d8:	d033      	beq.n	8006542 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 80064da:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80064de:	d82c      	bhi.n	800653a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80064e0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80064e4:	d02f      	beq.n	8006546 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 80064e6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80064ea:	d826      	bhi.n	800653a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80064ec:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80064f0:	d02b      	beq.n	800654a <HAL_RCCEx_PeriphCLKConfig+0xde2>
 80064f2:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80064f6:	d820      	bhi.n	800653a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80064f8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80064fc:	d012      	beq.n	8006524 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 80064fe:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006502:	d81a      	bhi.n	800653a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8006504:	2b00      	cmp	r3, #0
 8006506:	d022      	beq.n	800654e <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8006508:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800650c:	d115      	bne.n	800653a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800650e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006512:	3308      	adds	r3, #8
 8006514:	2100      	movs	r1, #0
 8006516:	4618      	mov	r0, r3
 8006518:	f001 fcc0 	bl	8007e9c <RCCEx_PLL2_Config>
 800651c:	4603      	mov	r3, r0
 800651e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8006522:	e015      	b.n	8006550 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006524:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006528:	3328      	adds	r3, #40	@ 0x28
 800652a:	2102      	movs	r1, #2
 800652c:	4618      	mov	r0, r3
 800652e:	f001 fd67 	bl	8008000 <RCCEx_PLL3_Config>
 8006532:	4603      	mov	r3, r0
 8006534:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8006538:	e00a      	b.n	8006550 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800653a:	2301      	movs	r3, #1
 800653c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006540:	e006      	b.n	8006550 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8006542:	bf00      	nop
 8006544:	e004      	b.n	8006550 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8006546:	bf00      	nop
 8006548:	e002      	b.n	8006550 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800654a:	bf00      	nop
 800654c:	e000      	b.n	8006550 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800654e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006550:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006554:	2b00      	cmp	r3, #0
 8006556:	d10b      	bne.n	8006570 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8006558:	4ba1      	ldr	r3, [pc, #644]	@ (80067e0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800655a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800655c:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8006560:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006564:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006568:	4a9d      	ldr	r2, [pc, #628]	@ (80067e0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800656a:	430b      	orrs	r3, r1
 800656c:	6593      	str	r3, [r2, #88]	@ 0x58
 800656e:	e003      	b.n	8006578 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006570:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006574:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8006578:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800657c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006580:	f002 0308 	and.w	r3, r2, #8
 8006584:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006588:	2300      	movs	r3, #0
 800658a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800658e:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8006592:	460b      	mov	r3, r1
 8006594:	4313      	orrs	r3, r2
 8006596:	d01e      	beq.n	80065d6 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8006598:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800659c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80065a0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80065a4:	d10c      	bne.n	80065c0 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80065a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80065aa:	3328      	adds	r3, #40	@ 0x28
 80065ac:	2102      	movs	r1, #2
 80065ae:	4618      	mov	r0, r3
 80065b0:	f001 fd26 	bl	8008000 <RCCEx_PLL3_Config>
 80065b4:	4603      	mov	r3, r0
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d002      	beq.n	80065c0 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 80065ba:	2301      	movs	r3, #1
 80065bc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80065c0:	4b87      	ldr	r3, [pc, #540]	@ (80067e0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80065c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80065c4:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80065c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80065cc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80065d0:	4a83      	ldr	r2, [pc, #524]	@ (80067e0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80065d2:	430b      	orrs	r3, r1
 80065d4:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80065d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80065da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065de:	f002 0310 	and.w	r3, r2, #16
 80065e2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80065e6:	2300      	movs	r3, #0
 80065e8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80065ec:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80065f0:	460b      	mov	r3, r1
 80065f2:	4313      	orrs	r3, r2
 80065f4:	d01e      	beq.n	8006634 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80065f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80065fa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80065fe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006602:	d10c      	bne.n	800661e <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8006604:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006608:	3328      	adds	r3, #40	@ 0x28
 800660a:	2102      	movs	r1, #2
 800660c:	4618      	mov	r0, r3
 800660e:	f001 fcf7 	bl	8008000 <RCCEx_PLL3_Config>
 8006612:	4603      	mov	r3, r0
 8006614:	2b00      	cmp	r3, #0
 8006616:	d002      	beq.n	800661e <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8006618:	2301      	movs	r3, #1
 800661a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800661e:	4b70      	ldr	r3, [pc, #448]	@ (80067e0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006620:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006622:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8006626:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800662a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800662e:	4a6c      	ldr	r2, [pc, #432]	@ (80067e0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006630:	430b      	orrs	r3, r1
 8006632:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006634:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006638:	e9d3 2300 	ldrd	r2, r3, [r3]
 800663c:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8006640:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006644:	2300      	movs	r3, #0
 8006646:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800664a:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800664e:	460b      	mov	r3, r1
 8006650:	4313      	orrs	r3, r2
 8006652:	d03e      	beq.n	80066d2 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8006654:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006658:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800665c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006660:	d022      	beq.n	80066a8 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8006662:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006666:	d81b      	bhi.n	80066a0 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8006668:	2b00      	cmp	r3, #0
 800666a:	d003      	beq.n	8006674 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 800666c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006670:	d00b      	beq.n	800668a <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8006672:	e015      	b.n	80066a0 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006674:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006678:	3308      	adds	r3, #8
 800667a:	2100      	movs	r1, #0
 800667c:	4618      	mov	r0, r3
 800667e:	f001 fc0d 	bl	8007e9c <RCCEx_PLL2_Config>
 8006682:	4603      	mov	r3, r0
 8006684:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8006688:	e00f      	b.n	80066aa <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800668a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800668e:	3328      	adds	r3, #40	@ 0x28
 8006690:	2102      	movs	r1, #2
 8006692:	4618      	mov	r0, r3
 8006694:	f001 fcb4 	bl	8008000 <RCCEx_PLL3_Config>
 8006698:	4603      	mov	r3, r0
 800669a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800669e:	e004      	b.n	80066aa <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80066a0:	2301      	movs	r3, #1
 80066a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80066a6:	e000      	b.n	80066aa <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 80066a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80066aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d10b      	bne.n	80066ca <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80066b2:	4b4b      	ldr	r3, [pc, #300]	@ (80067e0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80066b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80066b6:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80066ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80066be:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80066c2:	4a47      	ldr	r2, [pc, #284]	@ (80067e0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80066c4:	430b      	orrs	r3, r1
 80066c6:	6593      	str	r3, [r2, #88]	@ 0x58
 80066c8:	e003      	b.n	80066d2 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80066ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80066ce:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80066d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80066d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066da:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80066de:	67bb      	str	r3, [r7, #120]	@ 0x78
 80066e0:	2300      	movs	r3, #0
 80066e2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80066e4:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80066e8:	460b      	mov	r3, r1
 80066ea:	4313      	orrs	r3, r2
 80066ec:	d03b      	beq.n	8006766 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80066ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80066f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80066f6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80066fa:	d01f      	beq.n	800673c <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 80066fc:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006700:	d818      	bhi.n	8006734 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8006702:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006706:	d003      	beq.n	8006710 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8006708:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800670c:	d007      	beq.n	800671e <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800670e:	e011      	b.n	8006734 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006710:	4b33      	ldr	r3, [pc, #204]	@ (80067e0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006712:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006714:	4a32      	ldr	r2, [pc, #200]	@ (80067e0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006716:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800671a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800671c:	e00f      	b.n	800673e <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800671e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006722:	3328      	adds	r3, #40	@ 0x28
 8006724:	2101      	movs	r1, #1
 8006726:	4618      	mov	r0, r3
 8006728:	f001 fc6a 	bl	8008000 <RCCEx_PLL3_Config>
 800672c:	4603      	mov	r3, r0
 800672e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8006732:	e004      	b.n	800673e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006734:	2301      	movs	r3, #1
 8006736:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800673a:	e000      	b.n	800673e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 800673c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800673e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006742:	2b00      	cmp	r3, #0
 8006744:	d10b      	bne.n	800675e <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006746:	4b26      	ldr	r3, [pc, #152]	@ (80067e0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006748:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800674a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800674e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006752:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006756:	4a22      	ldr	r2, [pc, #136]	@ (80067e0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006758:	430b      	orrs	r3, r1
 800675a:	6553      	str	r3, [r2, #84]	@ 0x54
 800675c:	e003      	b.n	8006766 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800675e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006762:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8006766:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800676a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800676e:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8006772:	673b      	str	r3, [r7, #112]	@ 0x70
 8006774:	2300      	movs	r3, #0
 8006776:	677b      	str	r3, [r7, #116]	@ 0x74
 8006778:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800677c:	460b      	mov	r3, r1
 800677e:	4313      	orrs	r3, r2
 8006780:	d034      	beq.n	80067ec <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8006782:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006786:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006788:	2b00      	cmp	r3, #0
 800678a:	d003      	beq.n	8006794 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 800678c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006790:	d007      	beq.n	80067a2 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8006792:	e011      	b.n	80067b8 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006794:	4b12      	ldr	r3, [pc, #72]	@ (80067e0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006796:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006798:	4a11      	ldr	r2, [pc, #68]	@ (80067e0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800679a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800679e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80067a0:	e00e      	b.n	80067c0 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80067a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80067a6:	3308      	adds	r3, #8
 80067a8:	2102      	movs	r1, #2
 80067aa:	4618      	mov	r0, r3
 80067ac:	f001 fb76 	bl	8007e9c <RCCEx_PLL2_Config>
 80067b0:	4603      	mov	r3, r0
 80067b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80067b6:	e003      	b.n	80067c0 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 80067b8:	2301      	movs	r3, #1
 80067ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80067be:	bf00      	nop
    }

    if (ret == HAL_OK)
 80067c0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d10d      	bne.n	80067e4 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80067c8:	4b05      	ldr	r3, [pc, #20]	@ (80067e0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80067ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80067cc:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80067d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80067d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80067d6:	4a02      	ldr	r2, [pc, #8]	@ (80067e0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80067d8:	430b      	orrs	r3, r1
 80067da:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80067dc:	e006      	b.n	80067ec <HAL_RCCEx_PeriphCLKConfig+0x1084>
 80067de:	bf00      	nop
 80067e0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80067e4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80067e8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80067ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80067f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067f4:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80067f8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80067fa:	2300      	movs	r3, #0
 80067fc:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80067fe:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8006802:	460b      	mov	r3, r1
 8006804:	4313      	orrs	r3, r2
 8006806:	d00c      	beq.n	8006822 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8006808:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800680c:	3328      	adds	r3, #40	@ 0x28
 800680e:	2102      	movs	r1, #2
 8006810:	4618      	mov	r0, r3
 8006812:	f001 fbf5 	bl	8008000 <RCCEx_PLL3_Config>
 8006816:	4603      	mov	r3, r0
 8006818:	2b00      	cmp	r3, #0
 800681a:	d002      	beq.n	8006822 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 800681c:	2301      	movs	r3, #1
 800681e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8006822:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006826:	e9d3 2300 	ldrd	r2, r3, [r3]
 800682a:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800682e:	663b      	str	r3, [r7, #96]	@ 0x60
 8006830:	2300      	movs	r3, #0
 8006832:	667b      	str	r3, [r7, #100]	@ 0x64
 8006834:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8006838:	460b      	mov	r3, r1
 800683a:	4313      	orrs	r3, r2
 800683c:	d038      	beq.n	80068b0 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800683e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006842:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006846:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800684a:	d018      	beq.n	800687e <HAL_RCCEx_PeriphCLKConfig+0x1116>
 800684c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006850:	d811      	bhi.n	8006876 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8006852:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006856:	d014      	beq.n	8006882 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8006858:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800685c:	d80b      	bhi.n	8006876 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800685e:	2b00      	cmp	r3, #0
 8006860:	d011      	beq.n	8006886 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8006862:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006866:	d106      	bne.n	8006876 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006868:	4bc3      	ldr	r3, [pc, #780]	@ (8006b78 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800686a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800686c:	4ac2      	ldr	r2, [pc, #776]	@ (8006b78 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800686e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006872:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8006874:	e008      	b.n	8006888 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006876:	2301      	movs	r3, #1
 8006878:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800687c:	e004      	b.n	8006888 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800687e:	bf00      	nop
 8006880:	e002      	b.n	8006888 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8006882:	bf00      	nop
 8006884:	e000      	b.n	8006888 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8006886:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006888:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800688c:	2b00      	cmp	r3, #0
 800688e:	d10b      	bne.n	80068a8 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006890:	4bb9      	ldr	r3, [pc, #740]	@ (8006b78 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006892:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006894:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8006898:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800689c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80068a0:	4ab5      	ldr	r2, [pc, #724]	@ (8006b78 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80068a2:	430b      	orrs	r3, r1
 80068a4:	6553      	str	r3, [r2, #84]	@ 0x54
 80068a6:	e003      	b.n	80068b0 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80068a8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80068ac:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80068b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068b8:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80068bc:	65bb      	str	r3, [r7, #88]	@ 0x58
 80068be:	2300      	movs	r3, #0
 80068c0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80068c2:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80068c6:	460b      	mov	r3, r1
 80068c8:	4313      	orrs	r3, r2
 80068ca:	d009      	beq.n	80068e0 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80068cc:	4baa      	ldr	r3, [pc, #680]	@ (8006b78 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80068ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80068d0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80068d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80068da:	4aa7      	ldr	r2, [pc, #668]	@ (8006b78 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80068dc:	430b      	orrs	r3, r1
 80068de:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80068e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068e8:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 80068ec:	653b      	str	r3, [r7, #80]	@ 0x50
 80068ee:	2300      	movs	r3, #0
 80068f0:	657b      	str	r3, [r7, #84]	@ 0x54
 80068f2:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80068f6:	460b      	mov	r3, r1
 80068f8:	4313      	orrs	r3, r2
 80068fa:	d00a      	beq.n	8006912 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80068fc:	4b9e      	ldr	r3, [pc, #632]	@ (8006b78 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80068fe:	691b      	ldr	r3, [r3, #16]
 8006900:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8006904:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006908:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800690c:	4a9a      	ldr	r2, [pc, #616]	@ (8006b78 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800690e:	430b      	orrs	r3, r1
 8006910:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006912:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006916:	e9d3 2300 	ldrd	r2, r3, [r3]
 800691a:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800691e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006920:	2300      	movs	r3, #0
 8006922:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006924:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8006928:	460b      	mov	r3, r1
 800692a:	4313      	orrs	r3, r2
 800692c:	d009      	beq.n	8006942 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800692e:	4b92      	ldr	r3, [pc, #584]	@ (8006b78 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006930:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006932:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8006936:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800693a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800693c:	4a8e      	ldr	r2, [pc, #568]	@ (8006b78 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800693e:	430b      	orrs	r3, r1
 8006940:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8006942:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006946:	e9d3 2300 	ldrd	r2, r3, [r3]
 800694a:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800694e:	643b      	str	r3, [r7, #64]	@ 0x40
 8006950:	2300      	movs	r3, #0
 8006952:	647b      	str	r3, [r7, #68]	@ 0x44
 8006954:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8006958:	460b      	mov	r3, r1
 800695a:	4313      	orrs	r3, r2
 800695c:	d00e      	beq.n	800697c <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800695e:	4b86      	ldr	r3, [pc, #536]	@ (8006b78 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006960:	691b      	ldr	r3, [r3, #16]
 8006962:	4a85      	ldr	r2, [pc, #532]	@ (8006b78 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006964:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006968:	6113      	str	r3, [r2, #16]
 800696a:	4b83      	ldr	r3, [pc, #524]	@ (8006b78 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800696c:	6919      	ldr	r1, [r3, #16]
 800696e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006972:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8006976:	4a80      	ldr	r2, [pc, #512]	@ (8006b78 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006978:	430b      	orrs	r3, r1
 800697a:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800697c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006980:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006984:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8006988:	63bb      	str	r3, [r7, #56]	@ 0x38
 800698a:	2300      	movs	r3, #0
 800698c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800698e:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8006992:	460b      	mov	r3, r1
 8006994:	4313      	orrs	r3, r2
 8006996:	d009      	beq.n	80069ac <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8006998:	4b77      	ldr	r3, [pc, #476]	@ (8006b78 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800699a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800699c:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80069a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80069a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80069a6:	4a74      	ldr	r2, [pc, #464]	@ (8006b78 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80069a8:	430b      	orrs	r3, r1
 80069aa:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80069ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80069b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069b4:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80069b8:	633b      	str	r3, [r7, #48]	@ 0x30
 80069ba:	2300      	movs	r3, #0
 80069bc:	637b      	str	r3, [r7, #52]	@ 0x34
 80069be:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80069c2:	460b      	mov	r3, r1
 80069c4:	4313      	orrs	r3, r2
 80069c6:	d00a      	beq.n	80069de <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80069c8:	4b6b      	ldr	r3, [pc, #428]	@ (8006b78 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80069ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80069cc:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80069d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80069d4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80069d8:	4a67      	ldr	r2, [pc, #412]	@ (8006b78 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80069da:	430b      	orrs	r3, r1
 80069dc:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80069de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80069e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069e6:	2100      	movs	r1, #0
 80069e8:	62b9      	str	r1, [r7, #40]	@ 0x28
 80069ea:	f003 0301 	and.w	r3, r3, #1
 80069ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80069f0:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80069f4:	460b      	mov	r3, r1
 80069f6:	4313      	orrs	r3, r2
 80069f8:	d011      	beq.n	8006a1e <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80069fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80069fe:	3308      	adds	r3, #8
 8006a00:	2100      	movs	r1, #0
 8006a02:	4618      	mov	r0, r3
 8006a04:	f001 fa4a 	bl	8007e9c <RCCEx_PLL2_Config>
 8006a08:	4603      	mov	r3, r0
 8006a0a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006a0e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d003      	beq.n	8006a1e <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a16:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006a1a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8006a1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a26:	2100      	movs	r1, #0
 8006a28:	6239      	str	r1, [r7, #32]
 8006a2a:	f003 0302 	and.w	r3, r3, #2
 8006a2e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006a30:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8006a34:	460b      	mov	r3, r1
 8006a36:	4313      	orrs	r3, r2
 8006a38:	d011      	beq.n	8006a5e <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006a3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a3e:	3308      	adds	r3, #8
 8006a40:	2101      	movs	r1, #1
 8006a42:	4618      	mov	r0, r3
 8006a44:	f001 fa2a 	bl	8007e9c <RCCEx_PLL2_Config>
 8006a48:	4603      	mov	r3, r0
 8006a4a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006a4e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d003      	beq.n	8006a5e <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a56:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006a5a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8006a5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a66:	2100      	movs	r1, #0
 8006a68:	61b9      	str	r1, [r7, #24]
 8006a6a:	f003 0304 	and.w	r3, r3, #4
 8006a6e:	61fb      	str	r3, [r7, #28]
 8006a70:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8006a74:	460b      	mov	r3, r1
 8006a76:	4313      	orrs	r3, r2
 8006a78:	d011      	beq.n	8006a9e <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006a7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a7e:	3308      	adds	r3, #8
 8006a80:	2102      	movs	r1, #2
 8006a82:	4618      	mov	r0, r3
 8006a84:	f001 fa0a 	bl	8007e9c <RCCEx_PLL2_Config>
 8006a88:	4603      	mov	r3, r0
 8006a8a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006a8e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d003      	beq.n	8006a9e <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a96:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006a9a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8006a9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006aa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006aa6:	2100      	movs	r1, #0
 8006aa8:	6139      	str	r1, [r7, #16]
 8006aaa:	f003 0308 	and.w	r3, r3, #8
 8006aae:	617b      	str	r3, [r7, #20]
 8006ab0:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8006ab4:	460b      	mov	r3, r1
 8006ab6:	4313      	orrs	r3, r2
 8006ab8:	d011      	beq.n	8006ade <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006aba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006abe:	3328      	adds	r3, #40	@ 0x28
 8006ac0:	2100      	movs	r1, #0
 8006ac2:	4618      	mov	r0, r3
 8006ac4:	f001 fa9c 	bl	8008000 <RCCEx_PLL3_Config>
 8006ac8:	4603      	mov	r3, r0
 8006aca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8006ace:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d003      	beq.n	8006ade <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006ad6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006ada:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8006ade:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ae2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ae6:	2100      	movs	r1, #0
 8006ae8:	60b9      	str	r1, [r7, #8]
 8006aea:	f003 0310 	and.w	r3, r3, #16
 8006aee:	60fb      	str	r3, [r7, #12]
 8006af0:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8006af4:	460b      	mov	r3, r1
 8006af6:	4313      	orrs	r3, r2
 8006af8:	d011      	beq.n	8006b1e <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006afa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006afe:	3328      	adds	r3, #40	@ 0x28
 8006b00:	2101      	movs	r1, #1
 8006b02:	4618      	mov	r0, r3
 8006b04:	f001 fa7c 	bl	8008000 <RCCEx_PLL3_Config>
 8006b08:	4603      	mov	r3, r0
 8006b0a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006b0e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d003      	beq.n	8006b1e <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006b16:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006b1a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8006b1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b26:	2100      	movs	r1, #0
 8006b28:	6039      	str	r1, [r7, #0]
 8006b2a:	f003 0320 	and.w	r3, r3, #32
 8006b2e:	607b      	str	r3, [r7, #4]
 8006b30:	e9d7 1200 	ldrd	r1, r2, [r7]
 8006b34:	460b      	mov	r3, r1
 8006b36:	4313      	orrs	r3, r2
 8006b38:	d011      	beq.n	8006b5e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006b3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b3e:	3328      	adds	r3, #40	@ 0x28
 8006b40:	2102      	movs	r1, #2
 8006b42:	4618      	mov	r0, r3
 8006b44:	f001 fa5c 	bl	8008000 <RCCEx_PLL3_Config>
 8006b48:	4603      	mov	r3, r0
 8006b4a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006b4e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d003      	beq.n	8006b5e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006b56:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006b5a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8006b5e:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d101      	bne.n	8006b6a <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8006b66:	2300      	movs	r3, #0
 8006b68:	e000      	b.n	8006b6c <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8006b6a:	2301      	movs	r3, #1
}
 8006b6c:	4618      	mov	r0, r3
 8006b6e:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8006b72:	46bd      	mov	sp, r7
 8006b74:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006b78:	58024400 	.word	0x58024400

08006b7c <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8006b7c:	b580      	push	{r7, lr}
 8006b7e:	b090      	sub	sp, #64	@ 0x40
 8006b80:	af00      	add	r7, sp, #0
 8006b82:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8006b86:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006b8a:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 8006b8e:	430b      	orrs	r3, r1
 8006b90:	f040 8094 	bne.w	8006cbc <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8006b94:	4b9e      	ldr	r3, [pc, #632]	@ (8006e10 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006b96:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006b98:	f003 0307 	and.w	r3, r3, #7
 8006b9c:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8006b9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ba0:	2b04      	cmp	r3, #4
 8006ba2:	f200 8087 	bhi.w	8006cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 8006ba6:	a201      	add	r2, pc, #4	@ (adr r2, 8006bac <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8006ba8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bac:	08006bc1 	.word	0x08006bc1
 8006bb0:	08006be9 	.word	0x08006be9
 8006bb4:	08006c11 	.word	0x08006c11
 8006bb8:	08006cad 	.word	0x08006cad
 8006bbc:	08006c39 	.word	0x08006c39
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006bc0:	4b93      	ldr	r3, [pc, #588]	@ (8006e10 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006bc8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006bcc:	d108      	bne.n	8006be0 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006bce:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006bd2:	4618      	mov	r0, r3
 8006bd4:	f001 f810 	bl	8007bf8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006bd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bda:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006bdc:	f000 bd45 	b.w	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006be0:	2300      	movs	r3, #0
 8006be2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006be4:	f000 bd41 	b.w	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006be8:	4b89      	ldr	r3, [pc, #548]	@ (8006e10 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006bf0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006bf4:	d108      	bne.n	8006c08 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006bf6:	f107 0318 	add.w	r3, r7, #24
 8006bfa:	4618      	mov	r0, r3
 8006bfc:	f000 fd54 	bl	80076a8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006c00:	69bb      	ldr	r3, [r7, #24]
 8006c02:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006c04:	f000 bd31 	b.w	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006c08:	2300      	movs	r3, #0
 8006c0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006c0c:	f000 bd2d 	b.w	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006c10:	4b7f      	ldr	r3, [pc, #508]	@ (8006e10 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006c18:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006c1c:	d108      	bne.n	8006c30 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006c1e:	f107 030c 	add.w	r3, r7, #12
 8006c22:	4618      	mov	r0, r3
 8006c24:	f000 fe94 	bl	8007950 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006c2c:	f000 bd1d 	b.w	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006c30:	2300      	movs	r3, #0
 8006c32:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006c34:	f000 bd19 	b.w	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006c38:	4b75      	ldr	r3, [pc, #468]	@ (8006e10 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006c3a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006c3c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006c40:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006c42:	4b73      	ldr	r3, [pc, #460]	@ (8006e10 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	f003 0304 	and.w	r3, r3, #4
 8006c4a:	2b04      	cmp	r3, #4
 8006c4c:	d10c      	bne.n	8006c68 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8006c4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d109      	bne.n	8006c68 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006c54:	4b6e      	ldr	r3, [pc, #440]	@ (8006e10 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	08db      	lsrs	r3, r3, #3
 8006c5a:	f003 0303 	and.w	r3, r3, #3
 8006c5e:	4a6d      	ldr	r2, [pc, #436]	@ (8006e14 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8006c60:	fa22 f303 	lsr.w	r3, r2, r3
 8006c64:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006c66:	e01f      	b.n	8006ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006c68:	4b69      	ldr	r3, [pc, #420]	@ (8006e10 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006c70:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006c74:	d106      	bne.n	8006c84 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 8006c76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006c78:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006c7c:	d102      	bne.n	8006c84 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8006c7e:	4b66      	ldr	r3, [pc, #408]	@ (8006e18 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8006c80:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006c82:	e011      	b.n	8006ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006c84:	4b62      	ldr	r3, [pc, #392]	@ (8006e10 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006c8c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006c90:	d106      	bne.n	8006ca0 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 8006c92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006c94:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006c98:	d102      	bne.n	8006ca0 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8006c9a:	4b60      	ldr	r3, [pc, #384]	@ (8006e1c <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8006c9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006c9e:	e003      	b.n	8006ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8006ca0:	2300      	movs	r3, #0
 8006ca2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8006ca4:	f000 bce1 	b.w	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006ca8:	f000 bcdf 	b.w	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8006cac:	4b5c      	ldr	r3, [pc, #368]	@ (8006e20 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8006cae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006cb0:	f000 bcdb 	b.w	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8006cb4:	2300      	movs	r3, #0
 8006cb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006cb8:	f000 bcd7 	b.w	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8006cbc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006cc0:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 8006cc4:	430b      	orrs	r3, r1
 8006cc6:	f040 80ad 	bne.w	8006e24 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 8006cca:	4b51      	ldr	r3, [pc, #324]	@ (8006e10 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006ccc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006cce:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8006cd2:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8006cd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cd6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006cda:	d056      	beq.n	8006d8a <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 8006cdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cde:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006ce2:	f200 8090 	bhi.w	8006e06 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8006ce6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ce8:	2bc0      	cmp	r3, #192	@ 0xc0
 8006cea:	f000 8088 	beq.w	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 8006cee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cf0:	2bc0      	cmp	r3, #192	@ 0xc0
 8006cf2:	f200 8088 	bhi.w	8006e06 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8006cf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cf8:	2b80      	cmp	r3, #128	@ 0x80
 8006cfa:	d032      	beq.n	8006d62 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8006cfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cfe:	2b80      	cmp	r3, #128	@ 0x80
 8006d00:	f200 8081 	bhi.w	8006e06 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8006d04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d003      	beq.n	8006d12 <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 8006d0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d0c:	2b40      	cmp	r3, #64	@ 0x40
 8006d0e:	d014      	beq.n	8006d3a <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 8006d10:	e079      	b.n	8006e06 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006d12:	4b3f      	ldr	r3, [pc, #252]	@ (8006e10 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006d1a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006d1e:	d108      	bne.n	8006d32 <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006d20:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006d24:	4618      	mov	r0, r3
 8006d26:	f000 ff67 	bl	8007bf8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006d2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006d2e:	f000 bc9c 	b.w	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006d32:	2300      	movs	r3, #0
 8006d34:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006d36:	f000 bc98 	b.w	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006d3a:	4b35      	ldr	r3, [pc, #212]	@ (8006e10 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006d42:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006d46:	d108      	bne.n	8006d5a <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006d48:	f107 0318 	add.w	r3, r7, #24
 8006d4c:	4618      	mov	r0, r3
 8006d4e:	f000 fcab 	bl	80076a8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006d52:	69bb      	ldr	r3, [r7, #24]
 8006d54:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006d56:	f000 bc88 	b.w	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006d5a:	2300      	movs	r3, #0
 8006d5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006d5e:	f000 bc84 	b.w	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006d62:	4b2b      	ldr	r3, [pc, #172]	@ (8006e10 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006d6a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006d6e:	d108      	bne.n	8006d82 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006d70:	f107 030c 	add.w	r3, r7, #12
 8006d74:	4618      	mov	r0, r3
 8006d76:	f000 fdeb 	bl	8007950 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006d7e:	f000 bc74 	b.w	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006d82:	2300      	movs	r3, #0
 8006d84:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006d86:	f000 bc70 	b.w	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006d8a:	4b21      	ldr	r3, [pc, #132]	@ (8006e10 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006d8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006d8e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006d92:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006d94:	4b1e      	ldr	r3, [pc, #120]	@ (8006e10 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	f003 0304 	and.w	r3, r3, #4
 8006d9c:	2b04      	cmp	r3, #4
 8006d9e:	d10c      	bne.n	8006dba <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 8006da0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d109      	bne.n	8006dba <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006da6:	4b1a      	ldr	r3, [pc, #104]	@ (8006e10 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	08db      	lsrs	r3, r3, #3
 8006dac:	f003 0303 	and.w	r3, r3, #3
 8006db0:	4a18      	ldr	r2, [pc, #96]	@ (8006e14 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8006db2:	fa22 f303 	lsr.w	r3, r2, r3
 8006db6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006db8:	e01f      	b.n	8006dfa <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006dba:	4b15      	ldr	r3, [pc, #84]	@ (8006e10 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006dc2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006dc6:	d106      	bne.n	8006dd6 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 8006dc8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006dca:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006dce:	d102      	bne.n	8006dd6 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8006dd0:	4b11      	ldr	r3, [pc, #68]	@ (8006e18 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8006dd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006dd4:	e011      	b.n	8006dfa <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006dd6:	4b0e      	ldr	r3, [pc, #56]	@ (8006e10 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006dde:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006de2:	d106      	bne.n	8006df2 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 8006de4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006de6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006dea:	d102      	bne.n	8006df2 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8006dec:	4b0b      	ldr	r3, [pc, #44]	@ (8006e1c <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8006dee:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006df0:	e003      	b.n	8006dfa <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8006df2:	2300      	movs	r3, #0
 8006df4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8006df6:	f000 bc38 	b.w	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006dfa:	f000 bc36 	b.w	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8006dfe:	4b08      	ldr	r3, [pc, #32]	@ (8006e20 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8006e00:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006e02:	f000 bc32 	b.w	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8006e06:	2300      	movs	r3, #0
 8006e08:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006e0a:	f000 bc2e 	b.w	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006e0e:	bf00      	nop
 8006e10:	58024400 	.word	0x58024400
 8006e14:	03d09000 	.word	0x03d09000
 8006e18:	003d0900 	.word	0x003d0900
 8006e1c:	017d7840 	.word	0x017d7840
 8006e20:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8006e24:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006e28:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8006e2c:	430b      	orrs	r3, r1
 8006e2e:	f040 809c 	bne.w	8006f6a <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 8006e32:	4b9e      	ldr	r3, [pc, #632]	@ (80070ac <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006e34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e36:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 8006e3a:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8006e3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e3e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006e42:	d054      	beq.n	8006eee <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 8006e44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e46:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006e4a:	f200 808b 	bhi.w	8006f64 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8006e4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e50:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006e54:	f000 8083 	beq.w	8006f5e <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 8006e58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e5a:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006e5e:	f200 8081 	bhi.w	8006f64 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8006e62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e64:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006e68:	d02f      	beq.n	8006eca <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 8006e6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e6c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006e70:	d878      	bhi.n	8006f64 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8006e72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d004      	beq.n	8006e82 <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 8006e78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e7a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006e7e:	d012      	beq.n	8006ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 8006e80:	e070      	b.n	8006f64 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006e82:	4b8a      	ldr	r3, [pc, #552]	@ (80070ac <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006e8a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006e8e:	d107      	bne.n	8006ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006e90:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006e94:	4618      	mov	r0, r3
 8006e96:	f000 feaf 	bl	8007bf8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006e9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006e9e:	e3e4      	b.n	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006ea0:	2300      	movs	r3, #0
 8006ea2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006ea4:	e3e1      	b.n	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006ea6:	4b81      	ldr	r3, [pc, #516]	@ (80070ac <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006eae:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006eb2:	d107      	bne.n	8006ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006eb4:	f107 0318 	add.w	r3, r7, #24
 8006eb8:	4618      	mov	r0, r3
 8006eba:	f000 fbf5 	bl	80076a8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006ebe:	69bb      	ldr	r3, [r7, #24]
 8006ec0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006ec2:	e3d2      	b.n	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006ec4:	2300      	movs	r3, #0
 8006ec6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006ec8:	e3cf      	b.n	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006eca:	4b78      	ldr	r3, [pc, #480]	@ (80070ac <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006ed2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006ed6:	d107      	bne.n	8006ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006ed8:	f107 030c 	add.w	r3, r7, #12
 8006edc:	4618      	mov	r0, r3
 8006ede:	f000 fd37 	bl	8007950 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006ee6:	e3c0      	b.n	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006ee8:	2300      	movs	r3, #0
 8006eea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006eec:	e3bd      	b.n	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006eee:	4b6f      	ldr	r3, [pc, #444]	@ (80070ac <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006ef0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006ef2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006ef6:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006ef8:	4b6c      	ldr	r3, [pc, #432]	@ (80070ac <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	f003 0304 	and.w	r3, r3, #4
 8006f00:	2b04      	cmp	r3, #4
 8006f02:	d10c      	bne.n	8006f1e <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 8006f04:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d109      	bne.n	8006f1e <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006f0a:	4b68      	ldr	r3, [pc, #416]	@ (80070ac <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	08db      	lsrs	r3, r3, #3
 8006f10:	f003 0303 	and.w	r3, r3, #3
 8006f14:	4a66      	ldr	r2, [pc, #408]	@ (80070b0 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8006f16:	fa22 f303 	lsr.w	r3, r2, r3
 8006f1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006f1c:	e01e      	b.n	8006f5c <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006f1e:	4b63      	ldr	r3, [pc, #396]	@ (80070ac <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f26:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006f2a:	d106      	bne.n	8006f3a <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 8006f2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f2e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006f32:	d102      	bne.n	8006f3a <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8006f34:	4b5f      	ldr	r3, [pc, #380]	@ (80070b4 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8006f36:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006f38:	e010      	b.n	8006f5c <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006f3a:	4b5c      	ldr	r3, [pc, #368]	@ (80070ac <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006f42:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006f46:	d106      	bne.n	8006f56 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 8006f48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f4a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006f4e:	d102      	bne.n	8006f56 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8006f50:	4b59      	ldr	r3, [pc, #356]	@ (80070b8 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8006f52:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006f54:	e002      	b.n	8006f5c <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8006f56:	2300      	movs	r3, #0
 8006f58:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8006f5a:	e386      	b.n	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006f5c:	e385      	b.n	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8006f5e:	4b57      	ldr	r3, [pc, #348]	@ (80070bc <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8006f60:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006f62:	e382      	b.n	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8006f64:	2300      	movs	r3, #0
 8006f66:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006f68:	e37f      	b.n	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8006f6a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006f6e:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8006f72:	430b      	orrs	r3, r1
 8006f74:	f040 80a7 	bne.w	80070c6 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 8006f78:	4b4c      	ldr	r3, [pc, #304]	@ (80070ac <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006f7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f7c:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8006f80:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8006f82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f84:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006f88:	d055      	beq.n	8007036 <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 8006f8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f8c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006f90:	f200 8096 	bhi.w	80070c0 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8006f94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f96:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006f9a:	f000 8084 	beq.w	80070a6 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 8006f9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fa0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006fa4:	f200 808c 	bhi.w	80070c0 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8006fa8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006faa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006fae:	d030      	beq.n	8007012 <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 8006fb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fb2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006fb6:	f200 8083 	bhi.w	80070c0 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8006fba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d004      	beq.n	8006fca <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 8006fc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fc2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006fc6:	d012      	beq.n	8006fee <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 8006fc8:	e07a      	b.n	80070c0 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006fca:	4b38      	ldr	r3, [pc, #224]	@ (80070ac <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006fd2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006fd6:	d107      	bne.n	8006fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006fd8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006fdc:	4618      	mov	r0, r3
 8006fde:	f000 fe0b 	bl	8007bf8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006fe2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006fe4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006fe6:	e340      	b.n	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006fe8:	2300      	movs	r3, #0
 8006fea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006fec:	e33d      	b.n	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006fee:	4b2f      	ldr	r3, [pc, #188]	@ (80070ac <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006ff6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006ffa:	d107      	bne.n	800700c <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006ffc:	f107 0318 	add.w	r3, r7, #24
 8007000:	4618      	mov	r0, r3
 8007002:	f000 fb51 	bl	80076a8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8007006:	69bb      	ldr	r3, [r7, #24]
 8007008:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800700a:	e32e      	b.n	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800700c:	2300      	movs	r3, #0
 800700e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007010:	e32b      	b.n	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007012:	4b26      	ldr	r3, [pc, #152]	@ (80070ac <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800701a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800701e:	d107      	bne.n	8007030 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007020:	f107 030c 	add.w	r3, r7, #12
 8007024:	4618      	mov	r0, r3
 8007026:	f000 fc93 	bl	8007950 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800702e:	e31c      	b.n	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007030:	2300      	movs	r3, #0
 8007032:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007034:	e319      	b.n	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007036:	4b1d      	ldr	r3, [pc, #116]	@ (80070ac <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007038:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800703a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800703e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007040:	4b1a      	ldr	r3, [pc, #104]	@ (80070ac <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	f003 0304 	and.w	r3, r3, #4
 8007048:	2b04      	cmp	r3, #4
 800704a:	d10c      	bne.n	8007066 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 800704c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800704e:	2b00      	cmp	r3, #0
 8007050:	d109      	bne.n	8007066 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007052:	4b16      	ldr	r3, [pc, #88]	@ (80070ac <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	08db      	lsrs	r3, r3, #3
 8007058:	f003 0303 	and.w	r3, r3, #3
 800705c:	4a14      	ldr	r2, [pc, #80]	@ (80070b0 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800705e:	fa22 f303 	lsr.w	r3, r2, r3
 8007062:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007064:	e01e      	b.n	80070a4 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007066:	4b11      	ldr	r3, [pc, #68]	@ (80070ac <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800706e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007072:	d106      	bne.n	8007082 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 8007074:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007076:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800707a:	d102      	bne.n	8007082 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800707c:	4b0d      	ldr	r3, [pc, #52]	@ (80070b4 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800707e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007080:	e010      	b.n	80070a4 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007082:	4b0a      	ldr	r3, [pc, #40]	@ (80070ac <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800708a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800708e:	d106      	bne.n	800709e <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 8007090:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007092:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007096:	d102      	bne.n	800709e <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8007098:	4b07      	ldr	r3, [pc, #28]	@ (80070b8 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800709a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800709c:	e002      	b.n	80070a4 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800709e:	2300      	movs	r3, #0
 80070a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80070a2:	e2e2      	b.n	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80070a4:	e2e1      	b.n	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80070a6:	4b05      	ldr	r3, [pc, #20]	@ (80070bc <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 80070a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80070aa:	e2de      	b.n	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80070ac:	58024400 	.word	0x58024400
 80070b0:	03d09000 	.word	0x03d09000
 80070b4:	003d0900 	.word	0x003d0900
 80070b8:	017d7840 	.word	0x017d7840
 80070bc:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 80070c0:	2300      	movs	r3, #0
 80070c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80070c4:	e2d1      	b.n	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 80070c6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80070ca:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 80070ce:	430b      	orrs	r3, r1
 80070d0:	f040 809c 	bne.w	800720c <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 80070d4:	4b93      	ldr	r3, [pc, #588]	@ (8007324 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80070d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80070d8:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 80070dc:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80070de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070e0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80070e4:	d054      	beq.n	8007190 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 80070e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070e8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80070ec:	f200 808b 	bhi.w	8007206 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 80070f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070f2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80070f6:	f000 8083 	beq.w	8007200 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 80070fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070fc:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007100:	f200 8081 	bhi.w	8007206 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8007104:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007106:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800710a:	d02f      	beq.n	800716c <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 800710c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800710e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007112:	d878      	bhi.n	8007206 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8007114:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007116:	2b00      	cmp	r3, #0
 8007118:	d004      	beq.n	8007124 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 800711a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800711c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007120:	d012      	beq.n	8007148 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 8007122:	e070      	b.n	8007206 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007124:	4b7f      	ldr	r3, [pc, #508]	@ (8007324 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800712c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007130:	d107      	bne.n	8007142 <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007132:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007136:	4618      	mov	r0, r3
 8007138:	f000 fd5e 	bl	8007bf8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800713c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800713e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007140:	e293      	b.n	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007142:	2300      	movs	r3, #0
 8007144:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007146:	e290      	b.n	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007148:	4b76      	ldr	r3, [pc, #472]	@ (8007324 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007150:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007154:	d107      	bne.n	8007166 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007156:	f107 0318 	add.w	r3, r7, #24
 800715a:	4618      	mov	r0, r3
 800715c:	f000 faa4 	bl	80076a8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8007160:	69bb      	ldr	r3, [r7, #24]
 8007162:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007164:	e281      	b.n	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007166:	2300      	movs	r3, #0
 8007168:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800716a:	e27e      	b.n	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800716c:	4b6d      	ldr	r3, [pc, #436]	@ (8007324 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007174:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007178:	d107      	bne.n	800718a <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800717a:	f107 030c 	add.w	r3, r7, #12
 800717e:	4618      	mov	r0, r3
 8007180:	f000 fbe6 	bl	8007950 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007188:	e26f      	b.n	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800718a:	2300      	movs	r3, #0
 800718c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800718e:	e26c      	b.n	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007190:	4b64      	ldr	r3, [pc, #400]	@ (8007324 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8007192:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007194:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8007198:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800719a:	4b62      	ldr	r3, [pc, #392]	@ (8007324 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	f003 0304 	and.w	r3, r3, #4
 80071a2:	2b04      	cmp	r3, #4
 80071a4:	d10c      	bne.n	80071c0 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 80071a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d109      	bne.n	80071c0 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80071ac:	4b5d      	ldr	r3, [pc, #372]	@ (8007324 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	08db      	lsrs	r3, r3, #3
 80071b2:	f003 0303 	and.w	r3, r3, #3
 80071b6:	4a5c      	ldr	r2, [pc, #368]	@ (8007328 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 80071b8:	fa22 f303 	lsr.w	r3, r2, r3
 80071bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80071be:	e01e      	b.n	80071fe <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80071c0:	4b58      	ldr	r3, [pc, #352]	@ (8007324 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80071c8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80071cc:	d106      	bne.n	80071dc <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 80071ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80071d0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80071d4:	d102      	bne.n	80071dc <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80071d6:	4b55      	ldr	r3, [pc, #340]	@ (800732c <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 80071d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80071da:	e010      	b.n	80071fe <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80071dc:	4b51      	ldr	r3, [pc, #324]	@ (8007324 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80071e4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80071e8:	d106      	bne.n	80071f8 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 80071ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80071ec:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80071f0:	d102      	bne.n	80071f8 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80071f2:	4b4f      	ldr	r3, [pc, #316]	@ (8007330 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 80071f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80071f6:	e002      	b.n	80071fe <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80071f8:	2300      	movs	r3, #0
 80071fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80071fc:	e235      	b.n	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80071fe:	e234      	b.n	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8007200:	4b4c      	ldr	r3, [pc, #304]	@ (8007334 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 8007202:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007204:	e231      	b.n	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8007206:	2300      	movs	r3, #0
 8007208:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800720a:	e22e      	b.n	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800720c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007210:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8007214:	430b      	orrs	r3, r1
 8007216:	f040 808f 	bne.w	8007338 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800721a:	4b42      	ldr	r3, [pc, #264]	@ (8007324 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800721c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800721e:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8007222:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 8007224:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007226:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800722a:	d06b      	beq.n	8007304 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 800722c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800722e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007232:	d874      	bhi.n	800731e <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8007234:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007236:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800723a:	d056      	beq.n	80072ea <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 800723c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800723e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007242:	d86c      	bhi.n	800731e <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8007244:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007246:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800724a:	d03b      	beq.n	80072c4 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 800724c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800724e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007252:	d864      	bhi.n	800731e <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8007254:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007256:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800725a:	d021      	beq.n	80072a0 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 800725c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800725e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007262:	d85c      	bhi.n	800731e <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8007264:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007266:	2b00      	cmp	r3, #0
 8007268:	d004      	beq.n	8007274 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 800726a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800726c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007270:	d004      	beq.n	800727c <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 8007272:	e054      	b.n	800731e <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 8007274:	f7fe fa0a 	bl	800568c <HAL_RCC_GetPCLK1Freq>
 8007278:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800727a:	e1f6      	b.n	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800727c:	4b29      	ldr	r3, [pc, #164]	@ (8007324 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007284:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007288:	d107      	bne.n	800729a <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800728a:	f107 0318 	add.w	r3, r7, #24
 800728e:	4618      	mov	r0, r3
 8007290:	f000 fa0a 	bl	80076a8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007294:	69fb      	ldr	r3, [r7, #28]
 8007296:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007298:	e1e7      	b.n	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800729a:	2300      	movs	r3, #0
 800729c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800729e:	e1e4      	b.n	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80072a0:	4b20      	ldr	r3, [pc, #128]	@ (8007324 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80072a8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80072ac:	d107      	bne.n	80072be <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80072ae:	f107 030c 	add.w	r3, r7, #12
 80072b2:	4618      	mov	r0, r3
 80072b4:	f000 fb4c 	bl	8007950 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80072b8:	693b      	ldr	r3, [r7, #16]
 80072ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80072bc:	e1d5      	b.n	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80072be:	2300      	movs	r3, #0
 80072c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80072c2:	e1d2      	b.n	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80072c4:	4b17      	ldr	r3, [pc, #92]	@ (8007324 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	f003 0304 	and.w	r3, r3, #4
 80072cc:	2b04      	cmp	r3, #4
 80072ce:	d109      	bne.n	80072e4 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80072d0:	4b14      	ldr	r3, [pc, #80]	@ (8007324 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	08db      	lsrs	r3, r3, #3
 80072d6:	f003 0303 	and.w	r3, r3, #3
 80072da:	4a13      	ldr	r2, [pc, #76]	@ (8007328 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 80072dc:	fa22 f303 	lsr.w	r3, r2, r3
 80072e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80072e2:	e1c2      	b.n	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80072e4:	2300      	movs	r3, #0
 80072e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80072e8:	e1bf      	b.n	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 80072ea:	4b0e      	ldr	r3, [pc, #56]	@ (8007324 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80072f2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80072f6:	d102      	bne.n	80072fe <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 80072f8:	4b0c      	ldr	r3, [pc, #48]	@ (800732c <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 80072fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80072fc:	e1b5      	b.n	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80072fe:	2300      	movs	r3, #0
 8007300:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007302:	e1b2      	b.n	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8007304:	4b07      	ldr	r3, [pc, #28]	@ (8007324 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800730c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007310:	d102      	bne.n	8007318 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 8007312:	4b07      	ldr	r3, [pc, #28]	@ (8007330 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8007314:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007316:	e1a8      	b.n	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007318:	2300      	movs	r3, #0
 800731a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800731c:	e1a5      	b.n	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800731e:	2300      	movs	r3, #0
 8007320:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007322:	e1a2      	b.n	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8007324:	58024400 	.word	0x58024400
 8007328:	03d09000 	.word	0x03d09000
 800732c:	003d0900 	.word	0x003d0900
 8007330:	017d7840 	.word	0x017d7840
 8007334:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8007338:	e9d7 2300 	ldrd	r2, r3, [r7]
 800733c:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8007340:	430b      	orrs	r3, r1
 8007342:	d173      	bne.n	800742c <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8007344:	4b9c      	ldr	r3, [pc, #624]	@ (80075b8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007346:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007348:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800734c:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800734e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007350:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007354:	d02f      	beq.n	80073b6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 8007356:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007358:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800735c:	d863      	bhi.n	8007426 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 800735e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007360:	2b00      	cmp	r3, #0
 8007362:	d004      	beq.n	800736e <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 8007364:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007366:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800736a:	d012      	beq.n	8007392 <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 800736c:	e05b      	b.n	8007426 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800736e:	4b92      	ldr	r3, [pc, #584]	@ (80075b8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007376:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800737a:	d107      	bne.n	800738c <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800737c:	f107 0318 	add.w	r3, r7, #24
 8007380:	4618      	mov	r0, r3
 8007382:	f000 f991 	bl	80076a8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8007386:	69bb      	ldr	r3, [r7, #24]
 8007388:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800738a:	e16e      	b.n	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800738c:	2300      	movs	r3, #0
 800738e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007390:	e16b      	b.n	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007392:	4b89      	ldr	r3, [pc, #548]	@ (80075b8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800739a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800739e:	d107      	bne.n	80073b0 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80073a0:	f107 030c 	add.w	r3, r7, #12
 80073a4:	4618      	mov	r0, r3
 80073a6:	f000 fad3 	bl	8007950 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 80073aa:	697b      	ldr	r3, [r7, #20]
 80073ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80073ae:	e15c      	b.n	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80073b0:	2300      	movs	r3, #0
 80073b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80073b4:	e159      	b.n	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80073b6:	4b80      	ldr	r3, [pc, #512]	@ (80075b8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80073b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80073ba:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80073be:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80073c0:	4b7d      	ldr	r3, [pc, #500]	@ (80075b8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	f003 0304 	and.w	r3, r3, #4
 80073c8:	2b04      	cmp	r3, #4
 80073ca:	d10c      	bne.n	80073e6 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 80073cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d109      	bne.n	80073e6 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80073d2:	4b79      	ldr	r3, [pc, #484]	@ (80075b8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	08db      	lsrs	r3, r3, #3
 80073d8:	f003 0303 	and.w	r3, r3, #3
 80073dc:	4a77      	ldr	r2, [pc, #476]	@ (80075bc <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 80073de:	fa22 f303 	lsr.w	r3, r2, r3
 80073e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80073e4:	e01e      	b.n	8007424 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80073e6:	4b74      	ldr	r3, [pc, #464]	@ (80075b8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80073ee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80073f2:	d106      	bne.n	8007402 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 80073f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80073f6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80073fa:	d102      	bne.n	8007402 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80073fc:	4b70      	ldr	r3, [pc, #448]	@ (80075c0 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 80073fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007400:	e010      	b.n	8007424 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007402:	4b6d      	ldr	r3, [pc, #436]	@ (80075b8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800740a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800740e:	d106      	bne.n	800741e <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 8007410:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007412:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007416:	d102      	bne.n	800741e <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8007418:	4b6a      	ldr	r3, [pc, #424]	@ (80075c4 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800741a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800741c:	e002      	b.n	8007424 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800741e:	2300      	movs	r3, #0
 8007420:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8007422:	e122      	b.n	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8007424:	e121      	b.n	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8007426:	2300      	movs	r3, #0
 8007428:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800742a:	e11e      	b.n	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800742c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007430:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8007434:	430b      	orrs	r3, r1
 8007436:	d133      	bne.n	80074a0 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8007438:	4b5f      	ldr	r3, [pc, #380]	@ (80075b8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800743a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800743c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007440:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8007442:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007444:	2b00      	cmp	r3, #0
 8007446:	d004      	beq.n	8007452 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8007448:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800744a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800744e:	d012      	beq.n	8007476 <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 8007450:	e023      	b.n	800749a <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007452:	4b59      	ldr	r3, [pc, #356]	@ (80075b8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800745a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800745e:	d107      	bne.n	8007470 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007460:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007464:	4618      	mov	r0, r3
 8007466:	f000 fbc7 	bl	8007bf8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800746a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800746c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800746e:	e0fc      	b.n	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007470:	2300      	movs	r3, #0
 8007472:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007474:	e0f9      	b.n	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007476:	4b50      	ldr	r3, [pc, #320]	@ (80075b8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800747e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007482:	d107      	bne.n	8007494 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007484:	f107 0318 	add.w	r3, r7, #24
 8007488:	4618      	mov	r0, r3
 800748a:	f000 f90d 	bl	80076a8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800748e:	6a3b      	ldr	r3, [r7, #32]
 8007490:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007492:	e0ea      	b.n	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007494:	2300      	movs	r3, #0
 8007496:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007498:	e0e7      	b.n	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800749a:	2300      	movs	r3, #0
 800749c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800749e:	e0e4      	b.n	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 80074a0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80074a4:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 80074a8:	430b      	orrs	r3, r1
 80074aa:	f040 808d 	bne.w	80075c8 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 80074ae:	4b42      	ldr	r3, [pc, #264]	@ (80075b8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80074b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80074b2:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 80074b6:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80074b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074ba:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80074be:	d06b      	beq.n	8007598 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 80074c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074c2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80074c6:	d874      	bhi.n	80075b2 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 80074c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80074ce:	d056      	beq.n	800757e <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 80074d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80074d6:	d86c      	bhi.n	80075b2 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 80074d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074da:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80074de:	d03b      	beq.n	8007558 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 80074e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074e2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80074e6:	d864      	bhi.n	80075b2 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 80074e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074ea:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80074ee:	d021      	beq.n	8007534 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 80074f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074f2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80074f6:	d85c      	bhi.n	80075b2 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 80074f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d004      	beq.n	8007508 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 80074fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007500:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007504:	d004      	beq.n	8007510 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 8007506:	e054      	b.n	80075b2 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8007508:	f000 f8b8 	bl	800767c <HAL_RCCEx_GetD3PCLK1Freq>
 800750c:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800750e:	e0ac      	b.n	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007510:	4b29      	ldr	r3, [pc, #164]	@ (80075b8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007518:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800751c:	d107      	bne.n	800752e <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800751e:	f107 0318 	add.w	r3, r7, #24
 8007522:	4618      	mov	r0, r3
 8007524:	f000 f8c0 	bl	80076a8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007528:	69fb      	ldr	r3, [r7, #28]
 800752a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800752c:	e09d      	b.n	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800752e:	2300      	movs	r3, #0
 8007530:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007532:	e09a      	b.n	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007534:	4b20      	ldr	r3, [pc, #128]	@ (80075b8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800753c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007540:	d107      	bne.n	8007552 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007542:	f107 030c 	add.w	r3, r7, #12
 8007546:	4618      	mov	r0, r3
 8007548:	f000 fa02 	bl	8007950 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800754c:	693b      	ldr	r3, [r7, #16]
 800754e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007550:	e08b      	b.n	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007552:	2300      	movs	r3, #0
 8007554:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007556:	e088      	b.n	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007558:	4b17      	ldr	r3, [pc, #92]	@ (80075b8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	f003 0304 	and.w	r3, r3, #4
 8007560:	2b04      	cmp	r3, #4
 8007562:	d109      	bne.n	8007578 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007564:	4b14      	ldr	r3, [pc, #80]	@ (80075b8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	08db      	lsrs	r3, r3, #3
 800756a:	f003 0303 	and.w	r3, r3, #3
 800756e:	4a13      	ldr	r2, [pc, #76]	@ (80075bc <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8007570:	fa22 f303 	lsr.w	r3, r2, r3
 8007574:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007576:	e078      	b.n	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007578:	2300      	movs	r3, #0
 800757a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800757c:	e075      	b.n	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800757e:	4b0e      	ldr	r3, [pc, #56]	@ (80075b8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007586:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800758a:	d102      	bne.n	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 800758c:	4b0c      	ldr	r3, [pc, #48]	@ (80075c0 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800758e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007590:	e06b      	b.n	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007592:	2300      	movs	r3, #0
 8007594:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007596:	e068      	b.n	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8007598:	4b07      	ldr	r3, [pc, #28]	@ (80075b8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80075a0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80075a4:	d102      	bne.n	80075ac <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 80075a6:	4b07      	ldr	r3, [pc, #28]	@ (80075c4 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 80075a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80075aa:	e05e      	b.n	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80075ac:	2300      	movs	r3, #0
 80075ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80075b0:	e05b      	b.n	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 80075b2:	2300      	movs	r3, #0
 80075b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80075b6:	e058      	b.n	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80075b8:	58024400 	.word	0x58024400
 80075bc:	03d09000 	.word	0x03d09000
 80075c0:	003d0900 	.word	0x003d0900
 80075c4:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 80075c8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80075cc:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 80075d0:	430b      	orrs	r3, r1
 80075d2:	d148      	bne.n	8007666 <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 80075d4:	4b27      	ldr	r3, [pc, #156]	@ (8007674 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 80075d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80075d8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80075dc:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80075de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075e0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80075e4:	d02a      	beq.n	800763c <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 80075e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075e8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80075ec:	d838      	bhi.n	8007660 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 80075ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d004      	beq.n	80075fe <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 80075f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075f6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80075fa:	d00d      	beq.n	8007618 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 80075fc:	e030      	b.n	8007660 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80075fe:	4b1d      	ldr	r3, [pc, #116]	@ (8007674 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007606:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800760a:	d102      	bne.n	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 800760c:	4b1a      	ldr	r3, [pc, #104]	@ (8007678 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 800760e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007610:	e02b      	b.n	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007612:	2300      	movs	r3, #0
 8007614:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007616:	e028      	b.n	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007618:	4b16      	ldr	r3, [pc, #88]	@ (8007674 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007620:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007624:	d107      	bne.n	8007636 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007626:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800762a:	4618      	mov	r0, r3
 800762c:	f000 fae4 	bl	8007bf8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007630:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007632:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007634:	e019      	b.n	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007636:	2300      	movs	r3, #0
 8007638:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800763a:	e016      	b.n	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800763c:	4b0d      	ldr	r3, [pc, #52]	@ (8007674 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007644:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007648:	d107      	bne.n	800765a <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800764a:	f107 0318 	add.w	r3, r7, #24
 800764e:	4618      	mov	r0, r3
 8007650:	f000 f82a 	bl	80076a8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007654:	69fb      	ldr	r3, [r7, #28]
 8007656:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007658:	e007      	b.n	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800765a:	2300      	movs	r3, #0
 800765c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800765e:	e004      	b.n	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8007660:	2300      	movs	r3, #0
 8007662:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007664:	e001      	b.n	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 8007666:	2300      	movs	r3, #0
 8007668:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 800766a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800766c:	4618      	mov	r0, r3
 800766e:	3740      	adds	r7, #64	@ 0x40
 8007670:	46bd      	mov	sp, r7
 8007672:	bd80      	pop	{r7, pc}
 8007674:	58024400 	.word	0x58024400
 8007678:	017d7840 	.word	0x017d7840

0800767c <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800767c:	b580      	push	{r7, lr}
 800767e:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8007680:	f7fd ffd4 	bl	800562c <HAL_RCC_GetHCLKFreq>
 8007684:	4602      	mov	r2, r0
 8007686:	4b06      	ldr	r3, [pc, #24]	@ (80076a0 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8007688:	6a1b      	ldr	r3, [r3, #32]
 800768a:	091b      	lsrs	r3, r3, #4
 800768c:	f003 0307 	and.w	r3, r3, #7
 8007690:	4904      	ldr	r1, [pc, #16]	@ (80076a4 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8007692:	5ccb      	ldrb	r3, [r1, r3]
 8007694:	f003 031f 	and.w	r3, r3, #31
 8007698:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800769c:	4618      	mov	r0, r3
 800769e:	bd80      	pop	{r7, pc}
 80076a0:	58024400 	.word	0x58024400
 80076a4:	0800e2cc 	.word	0x0800e2cc

080076a8 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 80076a8:	b480      	push	{r7}
 80076aa:	b089      	sub	sp, #36	@ 0x24
 80076ac:	af00      	add	r7, sp, #0
 80076ae:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80076b0:	4ba1      	ldr	r3, [pc, #644]	@ (8007938 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80076b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076b4:	f003 0303 	and.w	r3, r3, #3
 80076b8:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 80076ba:	4b9f      	ldr	r3, [pc, #636]	@ (8007938 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80076bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076be:	0b1b      	lsrs	r3, r3, #12
 80076c0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80076c4:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80076c6:	4b9c      	ldr	r3, [pc, #624]	@ (8007938 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80076c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076ca:	091b      	lsrs	r3, r3, #4
 80076cc:	f003 0301 	and.w	r3, r3, #1
 80076d0:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 80076d2:	4b99      	ldr	r3, [pc, #612]	@ (8007938 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80076d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80076d6:	08db      	lsrs	r3, r3, #3
 80076d8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80076dc:	693a      	ldr	r2, [r7, #16]
 80076de:	fb02 f303 	mul.w	r3, r2, r3
 80076e2:	ee07 3a90 	vmov	s15, r3
 80076e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80076ea:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80076ee:	697b      	ldr	r3, [r7, #20]
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	f000 8111 	beq.w	8007918 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80076f6:	69bb      	ldr	r3, [r7, #24]
 80076f8:	2b02      	cmp	r3, #2
 80076fa:	f000 8083 	beq.w	8007804 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80076fe:	69bb      	ldr	r3, [r7, #24]
 8007700:	2b02      	cmp	r3, #2
 8007702:	f200 80a1 	bhi.w	8007848 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8007706:	69bb      	ldr	r3, [r7, #24]
 8007708:	2b00      	cmp	r3, #0
 800770a:	d003      	beq.n	8007714 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800770c:	69bb      	ldr	r3, [r7, #24]
 800770e:	2b01      	cmp	r3, #1
 8007710:	d056      	beq.n	80077c0 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8007712:	e099      	b.n	8007848 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007714:	4b88      	ldr	r3, [pc, #544]	@ (8007938 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	f003 0320 	and.w	r3, r3, #32
 800771c:	2b00      	cmp	r3, #0
 800771e:	d02d      	beq.n	800777c <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007720:	4b85      	ldr	r3, [pc, #532]	@ (8007938 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	08db      	lsrs	r3, r3, #3
 8007726:	f003 0303 	and.w	r3, r3, #3
 800772a:	4a84      	ldr	r2, [pc, #528]	@ (800793c <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800772c:	fa22 f303 	lsr.w	r3, r2, r3
 8007730:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007732:	68bb      	ldr	r3, [r7, #8]
 8007734:	ee07 3a90 	vmov	s15, r3
 8007738:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800773c:	697b      	ldr	r3, [r7, #20]
 800773e:	ee07 3a90 	vmov	s15, r3
 8007742:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007746:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800774a:	4b7b      	ldr	r3, [pc, #492]	@ (8007938 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800774c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800774e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007752:	ee07 3a90 	vmov	s15, r3
 8007756:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800775a:	ed97 6a03 	vldr	s12, [r7, #12]
 800775e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8007940 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007762:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007766:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800776a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800776e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007772:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007776:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800777a:	e087      	b.n	800788c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800777c:	697b      	ldr	r3, [r7, #20]
 800777e:	ee07 3a90 	vmov	s15, r3
 8007782:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007786:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8007944 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800778a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800778e:	4b6a      	ldr	r3, [pc, #424]	@ (8007938 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007790:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007792:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007796:	ee07 3a90 	vmov	s15, r3
 800779a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800779e:	ed97 6a03 	vldr	s12, [r7, #12]
 80077a2:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8007940 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80077a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80077aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80077ae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80077b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80077b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80077ba:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80077be:	e065      	b.n	800788c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80077c0:	697b      	ldr	r3, [r7, #20]
 80077c2:	ee07 3a90 	vmov	s15, r3
 80077c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80077ca:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8007948 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80077ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80077d2:	4b59      	ldr	r3, [pc, #356]	@ (8007938 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80077d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80077da:	ee07 3a90 	vmov	s15, r3
 80077de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80077e2:	ed97 6a03 	vldr	s12, [r7, #12]
 80077e6:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8007940 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80077ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80077ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80077f2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80077f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80077fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80077fe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007802:	e043      	b.n	800788c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007804:	697b      	ldr	r3, [r7, #20]
 8007806:	ee07 3a90 	vmov	s15, r3
 800780a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800780e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800794c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8007812:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007816:	4b48      	ldr	r3, [pc, #288]	@ (8007938 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007818:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800781a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800781e:	ee07 3a90 	vmov	s15, r3
 8007822:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007826:	ed97 6a03 	vldr	s12, [r7, #12]
 800782a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8007940 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800782e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007832:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007836:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800783a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800783e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007842:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007846:	e021      	b.n	800788c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007848:	697b      	ldr	r3, [r7, #20]
 800784a:	ee07 3a90 	vmov	s15, r3
 800784e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007852:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8007948 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8007856:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800785a:	4b37      	ldr	r3, [pc, #220]	@ (8007938 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800785c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800785e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007862:	ee07 3a90 	vmov	s15, r3
 8007866:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800786a:	ed97 6a03 	vldr	s12, [r7, #12]
 800786e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8007940 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007872:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007876:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800787a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800787e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007882:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007886:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800788a:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800788c:	4b2a      	ldr	r3, [pc, #168]	@ (8007938 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800788e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007890:	0a5b      	lsrs	r3, r3, #9
 8007892:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007896:	ee07 3a90 	vmov	s15, r3
 800789a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800789e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80078a2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80078a6:	edd7 6a07 	vldr	s13, [r7, #28]
 80078aa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80078ae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80078b2:	ee17 2a90 	vmov	r2, s15
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 80078ba:	4b1f      	ldr	r3, [pc, #124]	@ (8007938 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80078bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078be:	0c1b      	lsrs	r3, r3, #16
 80078c0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80078c4:	ee07 3a90 	vmov	s15, r3
 80078c8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80078cc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80078d0:	ee37 7a87 	vadd.f32	s14, s15, s14
 80078d4:	edd7 6a07 	vldr	s13, [r7, #28]
 80078d8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80078dc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80078e0:	ee17 2a90 	vmov	r2, s15
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 80078e8:	4b13      	ldr	r3, [pc, #76]	@ (8007938 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80078ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078ec:	0e1b      	lsrs	r3, r3, #24
 80078ee:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80078f2:	ee07 3a90 	vmov	s15, r3
 80078f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80078fa:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80078fe:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007902:	edd7 6a07 	vldr	s13, [r7, #28]
 8007906:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800790a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800790e:	ee17 2a90 	vmov	r2, s15
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8007916:	e008      	b.n	800792a <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	2200      	movs	r2, #0
 800791c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	2200      	movs	r2, #0
 8007922:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	2200      	movs	r2, #0
 8007928:	609a      	str	r2, [r3, #8]
}
 800792a:	bf00      	nop
 800792c:	3724      	adds	r7, #36	@ 0x24
 800792e:	46bd      	mov	sp, r7
 8007930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007934:	4770      	bx	lr
 8007936:	bf00      	nop
 8007938:	58024400 	.word	0x58024400
 800793c:	03d09000 	.word	0x03d09000
 8007940:	46000000 	.word	0x46000000
 8007944:	4c742400 	.word	0x4c742400
 8007948:	4a742400 	.word	0x4a742400
 800794c:	4bbebc20 	.word	0x4bbebc20

08007950 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8007950:	b480      	push	{r7}
 8007952:	b089      	sub	sp, #36	@ 0x24
 8007954:	af00      	add	r7, sp, #0
 8007956:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007958:	4ba1      	ldr	r3, [pc, #644]	@ (8007be0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800795a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800795c:	f003 0303 	and.w	r3, r3, #3
 8007960:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8007962:	4b9f      	ldr	r3, [pc, #636]	@ (8007be0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007964:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007966:	0d1b      	lsrs	r3, r3, #20
 8007968:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800796c:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800796e:	4b9c      	ldr	r3, [pc, #624]	@ (8007be0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007970:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007972:	0a1b      	lsrs	r3, r3, #8
 8007974:	f003 0301 	and.w	r3, r3, #1
 8007978:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800797a:	4b99      	ldr	r3, [pc, #612]	@ (8007be0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800797c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800797e:	08db      	lsrs	r3, r3, #3
 8007980:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007984:	693a      	ldr	r2, [r7, #16]
 8007986:	fb02 f303 	mul.w	r3, r2, r3
 800798a:	ee07 3a90 	vmov	s15, r3
 800798e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007992:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8007996:	697b      	ldr	r3, [r7, #20]
 8007998:	2b00      	cmp	r3, #0
 800799a:	f000 8111 	beq.w	8007bc0 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800799e:	69bb      	ldr	r3, [r7, #24]
 80079a0:	2b02      	cmp	r3, #2
 80079a2:	f000 8083 	beq.w	8007aac <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 80079a6:	69bb      	ldr	r3, [r7, #24]
 80079a8:	2b02      	cmp	r3, #2
 80079aa:	f200 80a1 	bhi.w	8007af0 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 80079ae:	69bb      	ldr	r3, [r7, #24]
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d003      	beq.n	80079bc <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 80079b4:	69bb      	ldr	r3, [r7, #24]
 80079b6:	2b01      	cmp	r3, #1
 80079b8:	d056      	beq.n	8007a68 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 80079ba:	e099      	b.n	8007af0 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80079bc:	4b88      	ldr	r3, [pc, #544]	@ (8007be0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	f003 0320 	and.w	r3, r3, #32
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d02d      	beq.n	8007a24 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80079c8:	4b85      	ldr	r3, [pc, #532]	@ (8007be0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	08db      	lsrs	r3, r3, #3
 80079ce:	f003 0303 	and.w	r3, r3, #3
 80079d2:	4a84      	ldr	r2, [pc, #528]	@ (8007be4 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 80079d4:	fa22 f303 	lsr.w	r3, r2, r3
 80079d8:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80079da:	68bb      	ldr	r3, [r7, #8]
 80079dc:	ee07 3a90 	vmov	s15, r3
 80079e0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80079e4:	697b      	ldr	r3, [r7, #20]
 80079e6:	ee07 3a90 	vmov	s15, r3
 80079ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80079ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80079f2:	4b7b      	ldr	r3, [pc, #492]	@ (8007be0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80079f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80079fa:	ee07 3a90 	vmov	s15, r3
 80079fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007a02:	ed97 6a03 	vldr	s12, [r7, #12]
 8007a06:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8007be8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007a0a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007a0e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007a12:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007a16:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007a1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007a1e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8007a22:	e087      	b.n	8007b34 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007a24:	697b      	ldr	r3, [r7, #20]
 8007a26:	ee07 3a90 	vmov	s15, r3
 8007a2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007a2e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8007bec <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8007a32:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007a36:	4b6a      	ldr	r3, [pc, #424]	@ (8007be0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007a38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a3a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007a3e:	ee07 3a90 	vmov	s15, r3
 8007a42:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007a46:	ed97 6a03 	vldr	s12, [r7, #12]
 8007a4a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8007be8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007a4e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007a52:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007a56:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007a5a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007a5e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007a62:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007a66:	e065      	b.n	8007b34 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007a68:	697b      	ldr	r3, [r7, #20]
 8007a6a:	ee07 3a90 	vmov	s15, r3
 8007a6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007a72:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8007bf0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8007a76:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007a7a:	4b59      	ldr	r3, [pc, #356]	@ (8007be0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007a7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a7e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007a82:	ee07 3a90 	vmov	s15, r3
 8007a86:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007a8a:	ed97 6a03 	vldr	s12, [r7, #12]
 8007a8e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8007be8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007a92:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007a96:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007a9a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007a9e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007aa2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007aa6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007aaa:	e043      	b.n	8007b34 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007aac:	697b      	ldr	r3, [r7, #20]
 8007aae:	ee07 3a90 	vmov	s15, r3
 8007ab2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ab6:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8007bf4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8007aba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007abe:	4b48      	ldr	r3, [pc, #288]	@ (8007be0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007ac0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ac2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007ac6:	ee07 3a90 	vmov	s15, r3
 8007aca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007ace:	ed97 6a03 	vldr	s12, [r7, #12]
 8007ad2:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8007be8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007ad6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007ada:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007ade:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007ae2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007ae6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007aea:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007aee:	e021      	b.n	8007b34 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007af0:	697b      	ldr	r3, [r7, #20]
 8007af2:	ee07 3a90 	vmov	s15, r3
 8007af6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007afa:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8007bf0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8007afe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007b02:	4b37      	ldr	r3, [pc, #220]	@ (8007be0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007b04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b06:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007b0a:	ee07 3a90 	vmov	s15, r3
 8007b0e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007b12:	ed97 6a03 	vldr	s12, [r7, #12]
 8007b16:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8007be8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007b1a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007b1e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007b22:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007b26:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007b2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007b2e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007b32:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8007b34:	4b2a      	ldr	r3, [pc, #168]	@ (8007be0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007b36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b38:	0a5b      	lsrs	r3, r3, #9
 8007b3a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007b3e:	ee07 3a90 	vmov	s15, r3
 8007b42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007b46:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007b4a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007b4e:	edd7 6a07 	vldr	s13, [r7, #28]
 8007b52:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007b56:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007b5a:	ee17 2a90 	vmov	r2, s15
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8007b62:	4b1f      	ldr	r3, [pc, #124]	@ (8007be0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007b64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b66:	0c1b      	lsrs	r3, r3, #16
 8007b68:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007b6c:	ee07 3a90 	vmov	s15, r3
 8007b70:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007b74:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007b78:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007b7c:	edd7 6a07 	vldr	s13, [r7, #28]
 8007b80:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007b84:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007b88:	ee17 2a90 	vmov	r2, s15
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8007b90:	4b13      	ldr	r3, [pc, #76]	@ (8007be0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007b92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b94:	0e1b      	lsrs	r3, r3, #24
 8007b96:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007b9a:	ee07 3a90 	vmov	s15, r3
 8007b9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ba2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007ba6:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007baa:	edd7 6a07 	vldr	s13, [r7, #28]
 8007bae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007bb2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007bb6:	ee17 2a90 	vmov	r2, s15
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8007bbe:	e008      	b.n	8007bd2 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	2200      	movs	r2, #0
 8007bc4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	2200      	movs	r2, #0
 8007bca:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	2200      	movs	r2, #0
 8007bd0:	609a      	str	r2, [r3, #8]
}
 8007bd2:	bf00      	nop
 8007bd4:	3724      	adds	r7, #36	@ 0x24
 8007bd6:	46bd      	mov	sp, r7
 8007bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bdc:	4770      	bx	lr
 8007bde:	bf00      	nop
 8007be0:	58024400 	.word	0x58024400
 8007be4:	03d09000 	.word	0x03d09000
 8007be8:	46000000 	.word	0x46000000
 8007bec:	4c742400 	.word	0x4c742400
 8007bf0:	4a742400 	.word	0x4a742400
 8007bf4:	4bbebc20 	.word	0x4bbebc20

08007bf8 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8007bf8:	b480      	push	{r7}
 8007bfa:	b089      	sub	sp, #36	@ 0x24
 8007bfc:	af00      	add	r7, sp, #0
 8007bfe:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007c00:	4ba0      	ldr	r3, [pc, #640]	@ (8007e84 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007c02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c04:	f003 0303 	and.w	r3, r3, #3
 8007c08:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8007c0a:	4b9e      	ldr	r3, [pc, #632]	@ (8007e84 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007c0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c0e:	091b      	lsrs	r3, r3, #4
 8007c10:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007c14:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8007c16:	4b9b      	ldr	r3, [pc, #620]	@ (8007e84 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007c18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c1a:	f003 0301 	and.w	r3, r3, #1
 8007c1e:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8007c20:	4b98      	ldr	r3, [pc, #608]	@ (8007e84 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007c22:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007c24:	08db      	lsrs	r3, r3, #3
 8007c26:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007c2a:	693a      	ldr	r2, [r7, #16]
 8007c2c:	fb02 f303 	mul.w	r3, r2, r3
 8007c30:	ee07 3a90 	vmov	s15, r3
 8007c34:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c38:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8007c3c:	697b      	ldr	r3, [r7, #20]
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	f000 8111 	beq.w	8007e66 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8007c44:	69bb      	ldr	r3, [r7, #24]
 8007c46:	2b02      	cmp	r3, #2
 8007c48:	f000 8083 	beq.w	8007d52 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8007c4c:	69bb      	ldr	r3, [r7, #24]
 8007c4e:	2b02      	cmp	r3, #2
 8007c50:	f200 80a1 	bhi.w	8007d96 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8007c54:	69bb      	ldr	r3, [r7, #24]
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d003      	beq.n	8007c62 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8007c5a:	69bb      	ldr	r3, [r7, #24]
 8007c5c:	2b01      	cmp	r3, #1
 8007c5e:	d056      	beq.n	8007d0e <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8007c60:	e099      	b.n	8007d96 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007c62:	4b88      	ldr	r3, [pc, #544]	@ (8007e84 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	f003 0320 	and.w	r3, r3, #32
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d02d      	beq.n	8007cca <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007c6e:	4b85      	ldr	r3, [pc, #532]	@ (8007e84 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	08db      	lsrs	r3, r3, #3
 8007c74:	f003 0303 	and.w	r3, r3, #3
 8007c78:	4a83      	ldr	r2, [pc, #524]	@ (8007e88 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8007c7a:	fa22 f303 	lsr.w	r3, r2, r3
 8007c7e:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007c80:	68bb      	ldr	r3, [r7, #8]
 8007c82:	ee07 3a90 	vmov	s15, r3
 8007c86:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007c8a:	697b      	ldr	r3, [r7, #20]
 8007c8c:	ee07 3a90 	vmov	s15, r3
 8007c90:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c94:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007c98:	4b7a      	ldr	r3, [pc, #488]	@ (8007e84 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007c9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c9c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007ca0:	ee07 3a90 	vmov	s15, r3
 8007ca4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007ca8:	ed97 6a03 	vldr	s12, [r7, #12]
 8007cac:	eddf 5a77 	vldr	s11, [pc, #476]	@ 8007e8c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007cb0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007cb4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007cb8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007cbc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007cc0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007cc4:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8007cc8:	e087      	b.n	8007dda <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007cca:	697b      	ldr	r3, [r7, #20]
 8007ccc:	ee07 3a90 	vmov	s15, r3
 8007cd0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007cd4:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 8007e90 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8007cd8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007cdc:	4b69      	ldr	r3, [pc, #420]	@ (8007e84 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007cde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ce0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007ce4:	ee07 3a90 	vmov	s15, r3
 8007ce8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007cec:	ed97 6a03 	vldr	s12, [r7, #12]
 8007cf0:	eddf 5a66 	vldr	s11, [pc, #408]	@ 8007e8c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007cf4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007cf8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007cfc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007d00:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007d04:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007d08:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007d0c:	e065      	b.n	8007dda <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007d0e:	697b      	ldr	r3, [r7, #20]
 8007d10:	ee07 3a90 	vmov	s15, r3
 8007d14:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d18:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 8007e94 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8007d1c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007d20:	4b58      	ldr	r3, [pc, #352]	@ (8007e84 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007d22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d24:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007d28:	ee07 3a90 	vmov	s15, r3
 8007d2c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007d30:	ed97 6a03 	vldr	s12, [r7, #12]
 8007d34:	eddf 5a55 	vldr	s11, [pc, #340]	@ 8007e8c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007d38:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007d3c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007d40:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007d44:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007d48:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007d4c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007d50:	e043      	b.n	8007dda <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007d52:	697b      	ldr	r3, [r7, #20]
 8007d54:	ee07 3a90 	vmov	s15, r3
 8007d58:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d5c:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 8007e98 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8007d60:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007d64:	4b47      	ldr	r3, [pc, #284]	@ (8007e84 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007d66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d68:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007d6c:	ee07 3a90 	vmov	s15, r3
 8007d70:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007d74:	ed97 6a03 	vldr	s12, [r7, #12]
 8007d78:	eddf 5a44 	vldr	s11, [pc, #272]	@ 8007e8c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007d7c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007d80:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007d84:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007d88:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007d8c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007d90:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007d94:	e021      	b.n	8007dda <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007d96:	697b      	ldr	r3, [r7, #20]
 8007d98:	ee07 3a90 	vmov	s15, r3
 8007d9c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007da0:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8007e90 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8007da4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007da8:	4b36      	ldr	r3, [pc, #216]	@ (8007e84 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007daa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007dac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007db0:	ee07 3a90 	vmov	s15, r3
 8007db4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007db8:	ed97 6a03 	vldr	s12, [r7, #12]
 8007dbc:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8007e8c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007dc0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007dc4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007dc8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007dcc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007dd0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007dd4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007dd8:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 8007dda:	4b2a      	ldr	r3, [pc, #168]	@ (8007e84 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007ddc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007dde:	0a5b      	lsrs	r3, r3, #9
 8007de0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007de4:	ee07 3a90 	vmov	s15, r3
 8007de8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007dec:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007df0:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007df4:	edd7 6a07 	vldr	s13, [r7, #28]
 8007df8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007dfc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007e00:	ee17 2a90 	vmov	r2, s15
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8007e08:	4b1e      	ldr	r3, [pc, #120]	@ (8007e84 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007e0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e0c:	0c1b      	lsrs	r3, r3, #16
 8007e0e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007e12:	ee07 3a90 	vmov	s15, r3
 8007e16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007e1a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007e1e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007e22:	edd7 6a07 	vldr	s13, [r7, #28]
 8007e26:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007e2a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007e2e:	ee17 2a90 	vmov	r2, s15
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 8007e36:	4b13      	ldr	r3, [pc, #76]	@ (8007e84 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007e38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e3a:	0e1b      	lsrs	r3, r3, #24
 8007e3c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007e40:	ee07 3a90 	vmov	s15, r3
 8007e44:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007e48:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007e4c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007e50:	edd7 6a07 	vldr	s13, [r7, #28]
 8007e54:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007e58:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007e5c:	ee17 2a90 	vmov	r2, s15
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8007e64:	e008      	b.n	8007e78 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	2200      	movs	r2, #0
 8007e6a:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	2200      	movs	r2, #0
 8007e70:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	2200      	movs	r2, #0
 8007e76:	609a      	str	r2, [r3, #8]
}
 8007e78:	bf00      	nop
 8007e7a:	3724      	adds	r7, #36	@ 0x24
 8007e7c:	46bd      	mov	sp, r7
 8007e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e82:	4770      	bx	lr
 8007e84:	58024400 	.word	0x58024400
 8007e88:	03d09000 	.word	0x03d09000
 8007e8c:	46000000 	.word	0x46000000
 8007e90:	4c742400 	.word	0x4c742400
 8007e94:	4a742400 	.word	0x4a742400
 8007e98:	4bbebc20 	.word	0x4bbebc20

08007e9c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8007e9c:	b580      	push	{r7, lr}
 8007e9e:	b084      	sub	sp, #16
 8007ea0:	af00      	add	r7, sp, #0
 8007ea2:	6078      	str	r0, [r7, #4]
 8007ea4:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007ea6:	2300      	movs	r3, #0
 8007ea8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007eaa:	4b53      	ldr	r3, [pc, #332]	@ (8007ff8 <RCCEx_PLL2_Config+0x15c>)
 8007eac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007eae:	f003 0303 	and.w	r3, r3, #3
 8007eb2:	2b03      	cmp	r3, #3
 8007eb4:	d101      	bne.n	8007eba <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8007eb6:	2301      	movs	r3, #1
 8007eb8:	e099      	b.n	8007fee <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8007eba:	4b4f      	ldr	r3, [pc, #316]	@ (8007ff8 <RCCEx_PLL2_Config+0x15c>)
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	4a4e      	ldr	r2, [pc, #312]	@ (8007ff8 <RCCEx_PLL2_Config+0x15c>)
 8007ec0:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007ec4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007ec6:	f7f9 fea1 	bl	8001c0c <HAL_GetTick>
 8007eca:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007ecc:	e008      	b.n	8007ee0 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8007ece:	f7f9 fe9d 	bl	8001c0c <HAL_GetTick>
 8007ed2:	4602      	mov	r2, r0
 8007ed4:	68bb      	ldr	r3, [r7, #8]
 8007ed6:	1ad3      	subs	r3, r2, r3
 8007ed8:	2b02      	cmp	r3, #2
 8007eda:	d901      	bls.n	8007ee0 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8007edc:	2303      	movs	r3, #3
 8007ede:	e086      	b.n	8007fee <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007ee0:	4b45      	ldr	r3, [pc, #276]	@ (8007ff8 <RCCEx_PLL2_Config+0x15c>)
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d1f0      	bne.n	8007ece <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8007eec:	4b42      	ldr	r3, [pc, #264]	@ (8007ff8 <RCCEx_PLL2_Config+0x15c>)
 8007eee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ef0:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	031b      	lsls	r3, r3, #12
 8007efa:	493f      	ldr	r1, [pc, #252]	@ (8007ff8 <RCCEx_PLL2_Config+0x15c>)
 8007efc:	4313      	orrs	r3, r2
 8007efe:	628b      	str	r3, [r1, #40]	@ 0x28
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	685b      	ldr	r3, [r3, #4]
 8007f04:	3b01      	subs	r3, #1
 8007f06:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	689b      	ldr	r3, [r3, #8]
 8007f0e:	3b01      	subs	r3, #1
 8007f10:	025b      	lsls	r3, r3, #9
 8007f12:	b29b      	uxth	r3, r3
 8007f14:	431a      	orrs	r2, r3
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	68db      	ldr	r3, [r3, #12]
 8007f1a:	3b01      	subs	r3, #1
 8007f1c:	041b      	lsls	r3, r3, #16
 8007f1e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8007f22:	431a      	orrs	r2, r3
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	691b      	ldr	r3, [r3, #16]
 8007f28:	3b01      	subs	r3, #1
 8007f2a:	061b      	lsls	r3, r3, #24
 8007f2c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8007f30:	4931      	ldr	r1, [pc, #196]	@ (8007ff8 <RCCEx_PLL2_Config+0x15c>)
 8007f32:	4313      	orrs	r3, r2
 8007f34:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8007f36:	4b30      	ldr	r3, [pc, #192]	@ (8007ff8 <RCCEx_PLL2_Config+0x15c>)
 8007f38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f3a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	695b      	ldr	r3, [r3, #20]
 8007f42:	492d      	ldr	r1, [pc, #180]	@ (8007ff8 <RCCEx_PLL2_Config+0x15c>)
 8007f44:	4313      	orrs	r3, r2
 8007f46:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8007f48:	4b2b      	ldr	r3, [pc, #172]	@ (8007ff8 <RCCEx_PLL2_Config+0x15c>)
 8007f4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f4c:	f023 0220 	bic.w	r2, r3, #32
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	699b      	ldr	r3, [r3, #24]
 8007f54:	4928      	ldr	r1, [pc, #160]	@ (8007ff8 <RCCEx_PLL2_Config+0x15c>)
 8007f56:	4313      	orrs	r3, r2
 8007f58:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8007f5a:	4b27      	ldr	r3, [pc, #156]	@ (8007ff8 <RCCEx_PLL2_Config+0x15c>)
 8007f5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f5e:	4a26      	ldr	r2, [pc, #152]	@ (8007ff8 <RCCEx_PLL2_Config+0x15c>)
 8007f60:	f023 0310 	bic.w	r3, r3, #16
 8007f64:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8007f66:	4b24      	ldr	r3, [pc, #144]	@ (8007ff8 <RCCEx_PLL2_Config+0x15c>)
 8007f68:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007f6a:	4b24      	ldr	r3, [pc, #144]	@ (8007ffc <RCCEx_PLL2_Config+0x160>)
 8007f6c:	4013      	ands	r3, r2
 8007f6e:	687a      	ldr	r2, [r7, #4]
 8007f70:	69d2      	ldr	r2, [r2, #28]
 8007f72:	00d2      	lsls	r2, r2, #3
 8007f74:	4920      	ldr	r1, [pc, #128]	@ (8007ff8 <RCCEx_PLL2_Config+0x15c>)
 8007f76:	4313      	orrs	r3, r2
 8007f78:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8007f7a:	4b1f      	ldr	r3, [pc, #124]	@ (8007ff8 <RCCEx_PLL2_Config+0x15c>)
 8007f7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f7e:	4a1e      	ldr	r2, [pc, #120]	@ (8007ff8 <RCCEx_PLL2_Config+0x15c>)
 8007f80:	f043 0310 	orr.w	r3, r3, #16
 8007f84:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8007f86:	683b      	ldr	r3, [r7, #0]
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d106      	bne.n	8007f9a <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8007f8c:	4b1a      	ldr	r3, [pc, #104]	@ (8007ff8 <RCCEx_PLL2_Config+0x15c>)
 8007f8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f90:	4a19      	ldr	r2, [pc, #100]	@ (8007ff8 <RCCEx_PLL2_Config+0x15c>)
 8007f92:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007f96:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007f98:	e00f      	b.n	8007fba <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8007f9a:	683b      	ldr	r3, [r7, #0]
 8007f9c:	2b01      	cmp	r3, #1
 8007f9e:	d106      	bne.n	8007fae <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8007fa0:	4b15      	ldr	r3, [pc, #84]	@ (8007ff8 <RCCEx_PLL2_Config+0x15c>)
 8007fa2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fa4:	4a14      	ldr	r2, [pc, #80]	@ (8007ff8 <RCCEx_PLL2_Config+0x15c>)
 8007fa6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007faa:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007fac:	e005      	b.n	8007fba <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8007fae:	4b12      	ldr	r3, [pc, #72]	@ (8007ff8 <RCCEx_PLL2_Config+0x15c>)
 8007fb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fb2:	4a11      	ldr	r2, [pc, #68]	@ (8007ff8 <RCCEx_PLL2_Config+0x15c>)
 8007fb4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007fb8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8007fba:	4b0f      	ldr	r3, [pc, #60]	@ (8007ff8 <RCCEx_PLL2_Config+0x15c>)
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	4a0e      	ldr	r2, [pc, #56]	@ (8007ff8 <RCCEx_PLL2_Config+0x15c>)
 8007fc0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007fc4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007fc6:	f7f9 fe21 	bl	8001c0c <HAL_GetTick>
 8007fca:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007fcc:	e008      	b.n	8007fe0 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8007fce:	f7f9 fe1d 	bl	8001c0c <HAL_GetTick>
 8007fd2:	4602      	mov	r2, r0
 8007fd4:	68bb      	ldr	r3, [r7, #8]
 8007fd6:	1ad3      	subs	r3, r2, r3
 8007fd8:	2b02      	cmp	r3, #2
 8007fda:	d901      	bls.n	8007fe0 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8007fdc:	2303      	movs	r3, #3
 8007fde:	e006      	b.n	8007fee <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007fe0:	4b05      	ldr	r3, [pc, #20]	@ (8007ff8 <RCCEx_PLL2_Config+0x15c>)
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d0f0      	beq.n	8007fce <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8007fec:	7bfb      	ldrb	r3, [r7, #15]
}
 8007fee:	4618      	mov	r0, r3
 8007ff0:	3710      	adds	r7, #16
 8007ff2:	46bd      	mov	sp, r7
 8007ff4:	bd80      	pop	{r7, pc}
 8007ff6:	bf00      	nop
 8007ff8:	58024400 	.word	0x58024400
 8007ffc:	ffff0007 	.word	0xffff0007

08008000 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8008000:	b580      	push	{r7, lr}
 8008002:	b084      	sub	sp, #16
 8008004:	af00      	add	r7, sp, #0
 8008006:	6078      	str	r0, [r7, #4]
 8008008:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800800a:	2300      	movs	r3, #0
 800800c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800800e:	4b53      	ldr	r3, [pc, #332]	@ (800815c <RCCEx_PLL3_Config+0x15c>)
 8008010:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008012:	f003 0303 	and.w	r3, r3, #3
 8008016:	2b03      	cmp	r3, #3
 8008018:	d101      	bne.n	800801e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800801a:	2301      	movs	r3, #1
 800801c:	e099      	b.n	8008152 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800801e:	4b4f      	ldr	r3, [pc, #316]	@ (800815c <RCCEx_PLL3_Config+0x15c>)
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	4a4e      	ldr	r2, [pc, #312]	@ (800815c <RCCEx_PLL3_Config+0x15c>)
 8008024:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008028:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800802a:	f7f9 fdef 	bl	8001c0c <HAL_GetTick>
 800802e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008030:	e008      	b.n	8008044 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8008032:	f7f9 fdeb 	bl	8001c0c <HAL_GetTick>
 8008036:	4602      	mov	r2, r0
 8008038:	68bb      	ldr	r3, [r7, #8]
 800803a:	1ad3      	subs	r3, r2, r3
 800803c:	2b02      	cmp	r3, #2
 800803e:	d901      	bls.n	8008044 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8008040:	2303      	movs	r3, #3
 8008042:	e086      	b.n	8008152 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008044:	4b45      	ldr	r3, [pc, #276]	@ (800815c <RCCEx_PLL3_Config+0x15c>)
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800804c:	2b00      	cmp	r3, #0
 800804e:	d1f0      	bne.n	8008032 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8008050:	4b42      	ldr	r3, [pc, #264]	@ (800815c <RCCEx_PLL3_Config+0x15c>)
 8008052:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008054:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	051b      	lsls	r3, r3, #20
 800805e:	493f      	ldr	r1, [pc, #252]	@ (800815c <RCCEx_PLL3_Config+0x15c>)
 8008060:	4313      	orrs	r3, r2
 8008062:	628b      	str	r3, [r1, #40]	@ 0x28
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	685b      	ldr	r3, [r3, #4]
 8008068:	3b01      	subs	r3, #1
 800806a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	689b      	ldr	r3, [r3, #8]
 8008072:	3b01      	subs	r3, #1
 8008074:	025b      	lsls	r3, r3, #9
 8008076:	b29b      	uxth	r3, r3
 8008078:	431a      	orrs	r2, r3
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	68db      	ldr	r3, [r3, #12]
 800807e:	3b01      	subs	r3, #1
 8008080:	041b      	lsls	r3, r3, #16
 8008082:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8008086:	431a      	orrs	r2, r3
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	691b      	ldr	r3, [r3, #16]
 800808c:	3b01      	subs	r3, #1
 800808e:	061b      	lsls	r3, r3, #24
 8008090:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8008094:	4931      	ldr	r1, [pc, #196]	@ (800815c <RCCEx_PLL3_Config+0x15c>)
 8008096:	4313      	orrs	r3, r2
 8008098:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800809a:	4b30      	ldr	r3, [pc, #192]	@ (800815c <RCCEx_PLL3_Config+0x15c>)
 800809c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800809e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	695b      	ldr	r3, [r3, #20]
 80080a6:	492d      	ldr	r1, [pc, #180]	@ (800815c <RCCEx_PLL3_Config+0x15c>)
 80080a8:	4313      	orrs	r3, r2
 80080aa:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80080ac:	4b2b      	ldr	r3, [pc, #172]	@ (800815c <RCCEx_PLL3_Config+0x15c>)
 80080ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080b0:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	699b      	ldr	r3, [r3, #24]
 80080b8:	4928      	ldr	r1, [pc, #160]	@ (800815c <RCCEx_PLL3_Config+0x15c>)
 80080ba:	4313      	orrs	r3, r2
 80080bc:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80080be:	4b27      	ldr	r3, [pc, #156]	@ (800815c <RCCEx_PLL3_Config+0x15c>)
 80080c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080c2:	4a26      	ldr	r2, [pc, #152]	@ (800815c <RCCEx_PLL3_Config+0x15c>)
 80080c4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80080c8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80080ca:	4b24      	ldr	r3, [pc, #144]	@ (800815c <RCCEx_PLL3_Config+0x15c>)
 80080cc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80080ce:	4b24      	ldr	r3, [pc, #144]	@ (8008160 <RCCEx_PLL3_Config+0x160>)
 80080d0:	4013      	ands	r3, r2
 80080d2:	687a      	ldr	r2, [r7, #4]
 80080d4:	69d2      	ldr	r2, [r2, #28]
 80080d6:	00d2      	lsls	r2, r2, #3
 80080d8:	4920      	ldr	r1, [pc, #128]	@ (800815c <RCCEx_PLL3_Config+0x15c>)
 80080da:	4313      	orrs	r3, r2
 80080dc:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80080de:	4b1f      	ldr	r3, [pc, #124]	@ (800815c <RCCEx_PLL3_Config+0x15c>)
 80080e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080e2:	4a1e      	ldr	r2, [pc, #120]	@ (800815c <RCCEx_PLL3_Config+0x15c>)
 80080e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80080e8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80080ea:	683b      	ldr	r3, [r7, #0]
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	d106      	bne.n	80080fe <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80080f0:	4b1a      	ldr	r3, [pc, #104]	@ (800815c <RCCEx_PLL3_Config+0x15c>)
 80080f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080f4:	4a19      	ldr	r2, [pc, #100]	@ (800815c <RCCEx_PLL3_Config+0x15c>)
 80080f6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80080fa:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80080fc:	e00f      	b.n	800811e <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80080fe:	683b      	ldr	r3, [r7, #0]
 8008100:	2b01      	cmp	r3, #1
 8008102:	d106      	bne.n	8008112 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8008104:	4b15      	ldr	r3, [pc, #84]	@ (800815c <RCCEx_PLL3_Config+0x15c>)
 8008106:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008108:	4a14      	ldr	r2, [pc, #80]	@ (800815c <RCCEx_PLL3_Config+0x15c>)
 800810a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800810e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008110:	e005      	b.n	800811e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8008112:	4b12      	ldr	r3, [pc, #72]	@ (800815c <RCCEx_PLL3_Config+0x15c>)
 8008114:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008116:	4a11      	ldr	r2, [pc, #68]	@ (800815c <RCCEx_PLL3_Config+0x15c>)
 8008118:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800811c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800811e:	4b0f      	ldr	r3, [pc, #60]	@ (800815c <RCCEx_PLL3_Config+0x15c>)
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	4a0e      	ldr	r2, [pc, #56]	@ (800815c <RCCEx_PLL3_Config+0x15c>)
 8008124:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008128:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800812a:	f7f9 fd6f 	bl	8001c0c <HAL_GetTick>
 800812e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008130:	e008      	b.n	8008144 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8008132:	f7f9 fd6b 	bl	8001c0c <HAL_GetTick>
 8008136:	4602      	mov	r2, r0
 8008138:	68bb      	ldr	r3, [r7, #8]
 800813a:	1ad3      	subs	r3, r2, r3
 800813c:	2b02      	cmp	r3, #2
 800813e:	d901      	bls.n	8008144 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8008140:	2303      	movs	r3, #3
 8008142:	e006      	b.n	8008152 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008144:	4b05      	ldr	r3, [pc, #20]	@ (800815c <RCCEx_PLL3_Config+0x15c>)
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800814c:	2b00      	cmp	r3, #0
 800814e:	d0f0      	beq.n	8008132 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8008150:	7bfb      	ldrb	r3, [r7, #15]
}
 8008152:	4618      	mov	r0, r3
 8008154:	3710      	adds	r7, #16
 8008156:	46bd      	mov	sp, r7
 8008158:	bd80      	pop	{r7, pc}
 800815a:	bf00      	nop
 800815c:	58024400 	.word	0x58024400
 8008160:	ffff0007 	.word	0xffff0007

08008164 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008164:	b580      	push	{r7, lr}
 8008166:	b082      	sub	sp, #8
 8008168:	af00      	add	r7, sp, #0
 800816a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	2b00      	cmp	r3, #0
 8008170:	d101      	bne.n	8008176 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008172:	2301      	movs	r3, #1
 8008174:	e049      	b.n	800820a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800817c:	b2db      	uxtb	r3, r3
 800817e:	2b00      	cmp	r3, #0
 8008180:	d106      	bne.n	8008190 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	2200      	movs	r2, #0
 8008186:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800818a:	6878      	ldr	r0, [r7, #4]
 800818c:	f000 f841 	bl	8008212 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	2202      	movs	r2, #2
 8008194:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	681a      	ldr	r2, [r3, #0]
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	3304      	adds	r3, #4
 80081a0:	4619      	mov	r1, r3
 80081a2:	4610      	mov	r0, r2
 80081a4:	f000 f9e8 	bl	8008578 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	2201      	movs	r2, #1
 80081ac:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	2201      	movs	r2, #1
 80081b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	2201      	movs	r2, #1
 80081bc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	2201      	movs	r2, #1
 80081c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	2201      	movs	r2, #1
 80081cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	2201      	movs	r2, #1
 80081d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	2201      	movs	r2, #1
 80081dc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	2201      	movs	r2, #1
 80081e4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	2201      	movs	r2, #1
 80081ec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	2201      	movs	r2, #1
 80081f4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	2201      	movs	r2, #1
 80081fc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	2201      	movs	r2, #1
 8008204:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008208:	2300      	movs	r3, #0
}
 800820a:	4618      	mov	r0, r3
 800820c:	3708      	adds	r7, #8
 800820e:	46bd      	mov	sp, r7
 8008210:	bd80      	pop	{r7, pc}

08008212 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8008212:	b480      	push	{r7}
 8008214:	b083      	sub	sp, #12
 8008216:	af00      	add	r7, sp, #0
 8008218:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800821a:	bf00      	nop
 800821c:	370c      	adds	r7, #12
 800821e:	46bd      	mov	sp, r7
 8008220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008224:	4770      	bx	lr
	...

08008228 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008228:	b480      	push	{r7}
 800822a:	b085      	sub	sp, #20
 800822c:	af00      	add	r7, sp, #0
 800822e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008236:	b2db      	uxtb	r3, r3
 8008238:	2b01      	cmp	r3, #1
 800823a:	d001      	beq.n	8008240 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800823c:	2301      	movs	r3, #1
 800823e:	e054      	b.n	80082ea <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	2202      	movs	r2, #2
 8008244:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	68da      	ldr	r2, [r3, #12]
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	f042 0201 	orr.w	r2, r2, #1
 8008256:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	4a26      	ldr	r2, [pc, #152]	@ (80082f8 <HAL_TIM_Base_Start_IT+0xd0>)
 800825e:	4293      	cmp	r3, r2
 8008260:	d022      	beq.n	80082a8 <HAL_TIM_Base_Start_IT+0x80>
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800826a:	d01d      	beq.n	80082a8 <HAL_TIM_Base_Start_IT+0x80>
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	4a22      	ldr	r2, [pc, #136]	@ (80082fc <HAL_TIM_Base_Start_IT+0xd4>)
 8008272:	4293      	cmp	r3, r2
 8008274:	d018      	beq.n	80082a8 <HAL_TIM_Base_Start_IT+0x80>
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	4a21      	ldr	r2, [pc, #132]	@ (8008300 <HAL_TIM_Base_Start_IT+0xd8>)
 800827c:	4293      	cmp	r3, r2
 800827e:	d013      	beq.n	80082a8 <HAL_TIM_Base_Start_IT+0x80>
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	4a1f      	ldr	r2, [pc, #124]	@ (8008304 <HAL_TIM_Base_Start_IT+0xdc>)
 8008286:	4293      	cmp	r3, r2
 8008288:	d00e      	beq.n	80082a8 <HAL_TIM_Base_Start_IT+0x80>
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	4a1e      	ldr	r2, [pc, #120]	@ (8008308 <HAL_TIM_Base_Start_IT+0xe0>)
 8008290:	4293      	cmp	r3, r2
 8008292:	d009      	beq.n	80082a8 <HAL_TIM_Base_Start_IT+0x80>
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	4a1c      	ldr	r2, [pc, #112]	@ (800830c <HAL_TIM_Base_Start_IT+0xe4>)
 800829a:	4293      	cmp	r3, r2
 800829c:	d004      	beq.n	80082a8 <HAL_TIM_Base_Start_IT+0x80>
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	4a1b      	ldr	r2, [pc, #108]	@ (8008310 <HAL_TIM_Base_Start_IT+0xe8>)
 80082a4:	4293      	cmp	r3, r2
 80082a6:	d115      	bne.n	80082d4 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	689a      	ldr	r2, [r3, #8]
 80082ae:	4b19      	ldr	r3, [pc, #100]	@ (8008314 <HAL_TIM_Base_Start_IT+0xec>)
 80082b0:	4013      	ands	r3, r2
 80082b2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	2b06      	cmp	r3, #6
 80082b8:	d015      	beq.n	80082e6 <HAL_TIM_Base_Start_IT+0xbe>
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80082c0:	d011      	beq.n	80082e6 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	681a      	ldr	r2, [r3, #0]
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	f042 0201 	orr.w	r2, r2, #1
 80082d0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80082d2:	e008      	b.n	80082e6 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	681a      	ldr	r2, [r3, #0]
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	f042 0201 	orr.w	r2, r2, #1
 80082e2:	601a      	str	r2, [r3, #0]
 80082e4:	e000      	b.n	80082e8 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80082e6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80082e8:	2300      	movs	r3, #0
}
 80082ea:	4618      	mov	r0, r3
 80082ec:	3714      	adds	r7, #20
 80082ee:	46bd      	mov	sp, r7
 80082f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082f4:	4770      	bx	lr
 80082f6:	bf00      	nop
 80082f8:	40010000 	.word	0x40010000
 80082fc:	40000400 	.word	0x40000400
 8008300:	40000800 	.word	0x40000800
 8008304:	40000c00 	.word	0x40000c00
 8008308:	40010400 	.word	0x40010400
 800830c:	40001800 	.word	0x40001800
 8008310:	40014000 	.word	0x40014000
 8008314:	00010007 	.word	0x00010007

08008318 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008318:	b580      	push	{r7, lr}
 800831a:	b084      	sub	sp, #16
 800831c:	af00      	add	r7, sp, #0
 800831e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	68db      	ldr	r3, [r3, #12]
 8008326:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	691b      	ldr	r3, [r3, #16]
 800832e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008330:	68bb      	ldr	r3, [r7, #8]
 8008332:	f003 0302 	and.w	r3, r3, #2
 8008336:	2b00      	cmp	r3, #0
 8008338:	d020      	beq.n	800837c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	f003 0302 	and.w	r3, r3, #2
 8008340:	2b00      	cmp	r3, #0
 8008342:	d01b      	beq.n	800837c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	f06f 0202 	mvn.w	r2, #2
 800834c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	2201      	movs	r2, #1
 8008352:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	699b      	ldr	r3, [r3, #24]
 800835a:	f003 0303 	and.w	r3, r3, #3
 800835e:	2b00      	cmp	r3, #0
 8008360:	d003      	beq.n	800836a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008362:	6878      	ldr	r0, [r7, #4]
 8008364:	f000 f8e9 	bl	800853a <HAL_TIM_IC_CaptureCallback>
 8008368:	e005      	b.n	8008376 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800836a:	6878      	ldr	r0, [r7, #4]
 800836c:	f000 f8db 	bl	8008526 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008370:	6878      	ldr	r0, [r7, #4]
 8008372:	f000 f8ec 	bl	800854e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	2200      	movs	r2, #0
 800837a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800837c:	68bb      	ldr	r3, [r7, #8]
 800837e:	f003 0304 	and.w	r3, r3, #4
 8008382:	2b00      	cmp	r3, #0
 8008384:	d020      	beq.n	80083c8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	f003 0304 	and.w	r3, r3, #4
 800838c:	2b00      	cmp	r3, #0
 800838e:	d01b      	beq.n	80083c8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	f06f 0204 	mvn.w	r2, #4
 8008398:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	2202      	movs	r2, #2
 800839e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	699b      	ldr	r3, [r3, #24]
 80083a6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	d003      	beq.n	80083b6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80083ae:	6878      	ldr	r0, [r7, #4]
 80083b0:	f000 f8c3 	bl	800853a <HAL_TIM_IC_CaptureCallback>
 80083b4:	e005      	b.n	80083c2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80083b6:	6878      	ldr	r0, [r7, #4]
 80083b8:	f000 f8b5 	bl	8008526 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80083bc:	6878      	ldr	r0, [r7, #4]
 80083be:	f000 f8c6 	bl	800854e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	2200      	movs	r2, #0
 80083c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80083c8:	68bb      	ldr	r3, [r7, #8]
 80083ca:	f003 0308 	and.w	r3, r3, #8
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d020      	beq.n	8008414 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	f003 0308 	and.w	r3, r3, #8
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d01b      	beq.n	8008414 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	f06f 0208 	mvn.w	r2, #8
 80083e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	2204      	movs	r2, #4
 80083ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	69db      	ldr	r3, [r3, #28]
 80083f2:	f003 0303 	and.w	r3, r3, #3
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d003      	beq.n	8008402 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80083fa:	6878      	ldr	r0, [r7, #4]
 80083fc:	f000 f89d 	bl	800853a <HAL_TIM_IC_CaptureCallback>
 8008400:	e005      	b.n	800840e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008402:	6878      	ldr	r0, [r7, #4]
 8008404:	f000 f88f 	bl	8008526 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008408:	6878      	ldr	r0, [r7, #4]
 800840a:	f000 f8a0 	bl	800854e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	2200      	movs	r2, #0
 8008412:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008414:	68bb      	ldr	r3, [r7, #8]
 8008416:	f003 0310 	and.w	r3, r3, #16
 800841a:	2b00      	cmp	r3, #0
 800841c:	d020      	beq.n	8008460 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	f003 0310 	and.w	r3, r3, #16
 8008424:	2b00      	cmp	r3, #0
 8008426:	d01b      	beq.n	8008460 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	f06f 0210 	mvn.w	r2, #16
 8008430:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	2208      	movs	r2, #8
 8008436:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	69db      	ldr	r3, [r3, #28]
 800843e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008442:	2b00      	cmp	r3, #0
 8008444:	d003      	beq.n	800844e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008446:	6878      	ldr	r0, [r7, #4]
 8008448:	f000 f877 	bl	800853a <HAL_TIM_IC_CaptureCallback>
 800844c:	e005      	b.n	800845a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800844e:	6878      	ldr	r0, [r7, #4]
 8008450:	f000 f869 	bl	8008526 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008454:	6878      	ldr	r0, [r7, #4]
 8008456:	f000 f87a 	bl	800854e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	2200      	movs	r2, #0
 800845e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008460:	68bb      	ldr	r3, [r7, #8]
 8008462:	f003 0301 	and.w	r3, r3, #1
 8008466:	2b00      	cmp	r3, #0
 8008468:	d00c      	beq.n	8008484 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	f003 0301 	and.w	r3, r3, #1
 8008470:	2b00      	cmp	r3, #0
 8008472:	d007      	beq.n	8008484 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	f06f 0201 	mvn.w	r2, #1
 800847c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800847e:	6878      	ldr	r0, [r7, #4]
 8008480:	f7f9 f8e4 	bl	800164c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008484:	68bb      	ldr	r3, [r7, #8]
 8008486:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800848a:	2b00      	cmp	r3, #0
 800848c:	d104      	bne.n	8008498 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800848e:	68bb      	ldr	r3, [r7, #8]
 8008490:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008494:	2b00      	cmp	r3, #0
 8008496:	d00c      	beq.n	80084b2 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800849e:	2b00      	cmp	r3, #0
 80084a0:	d007      	beq.n	80084b2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80084aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80084ac:	6878      	ldr	r0, [r7, #4]
 80084ae:	f000 f90d 	bl	80086cc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80084b2:	68bb      	ldr	r3, [r7, #8]
 80084b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d00c      	beq.n	80084d6 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80084bc:	68fb      	ldr	r3, [r7, #12]
 80084be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80084c2:	2b00      	cmp	r3, #0
 80084c4:	d007      	beq.n	80084d6 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80084ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80084d0:	6878      	ldr	r0, [r7, #4]
 80084d2:	f000 f905 	bl	80086e0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80084d6:	68bb      	ldr	r3, [r7, #8]
 80084d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d00c      	beq.n	80084fa <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d007      	beq.n	80084fa <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80084f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80084f4:	6878      	ldr	r0, [r7, #4]
 80084f6:	f000 f834 	bl	8008562 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80084fa:	68bb      	ldr	r3, [r7, #8]
 80084fc:	f003 0320 	and.w	r3, r3, #32
 8008500:	2b00      	cmp	r3, #0
 8008502:	d00c      	beq.n	800851e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008504:	68fb      	ldr	r3, [r7, #12]
 8008506:	f003 0320 	and.w	r3, r3, #32
 800850a:	2b00      	cmp	r3, #0
 800850c:	d007      	beq.n	800851e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	f06f 0220 	mvn.w	r2, #32
 8008516:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008518:	6878      	ldr	r0, [r7, #4]
 800851a:	f000 f8cd 	bl	80086b8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800851e:	bf00      	nop
 8008520:	3710      	adds	r7, #16
 8008522:	46bd      	mov	sp, r7
 8008524:	bd80      	pop	{r7, pc}

08008526 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008526:	b480      	push	{r7}
 8008528:	b083      	sub	sp, #12
 800852a:	af00      	add	r7, sp, #0
 800852c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800852e:	bf00      	nop
 8008530:	370c      	adds	r7, #12
 8008532:	46bd      	mov	sp, r7
 8008534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008538:	4770      	bx	lr

0800853a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800853a:	b480      	push	{r7}
 800853c:	b083      	sub	sp, #12
 800853e:	af00      	add	r7, sp, #0
 8008540:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008542:	bf00      	nop
 8008544:	370c      	adds	r7, #12
 8008546:	46bd      	mov	sp, r7
 8008548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800854c:	4770      	bx	lr

0800854e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800854e:	b480      	push	{r7}
 8008550:	b083      	sub	sp, #12
 8008552:	af00      	add	r7, sp, #0
 8008554:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008556:	bf00      	nop
 8008558:	370c      	adds	r7, #12
 800855a:	46bd      	mov	sp, r7
 800855c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008560:	4770      	bx	lr

08008562 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008562:	b480      	push	{r7}
 8008564:	b083      	sub	sp, #12
 8008566:	af00      	add	r7, sp, #0
 8008568:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800856a:	bf00      	nop
 800856c:	370c      	adds	r7, #12
 800856e:	46bd      	mov	sp, r7
 8008570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008574:	4770      	bx	lr
	...

08008578 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008578:	b480      	push	{r7}
 800857a:	b085      	sub	sp, #20
 800857c:	af00      	add	r7, sp, #0
 800857e:	6078      	str	r0, [r7, #4]
 8008580:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	4a43      	ldr	r2, [pc, #268]	@ (8008698 <TIM_Base_SetConfig+0x120>)
 800858c:	4293      	cmp	r3, r2
 800858e:	d013      	beq.n	80085b8 <TIM_Base_SetConfig+0x40>
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008596:	d00f      	beq.n	80085b8 <TIM_Base_SetConfig+0x40>
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	4a40      	ldr	r2, [pc, #256]	@ (800869c <TIM_Base_SetConfig+0x124>)
 800859c:	4293      	cmp	r3, r2
 800859e:	d00b      	beq.n	80085b8 <TIM_Base_SetConfig+0x40>
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	4a3f      	ldr	r2, [pc, #252]	@ (80086a0 <TIM_Base_SetConfig+0x128>)
 80085a4:	4293      	cmp	r3, r2
 80085a6:	d007      	beq.n	80085b8 <TIM_Base_SetConfig+0x40>
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	4a3e      	ldr	r2, [pc, #248]	@ (80086a4 <TIM_Base_SetConfig+0x12c>)
 80085ac:	4293      	cmp	r3, r2
 80085ae:	d003      	beq.n	80085b8 <TIM_Base_SetConfig+0x40>
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	4a3d      	ldr	r2, [pc, #244]	@ (80086a8 <TIM_Base_SetConfig+0x130>)
 80085b4:	4293      	cmp	r3, r2
 80085b6:	d108      	bne.n	80085ca <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80085be:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80085c0:	683b      	ldr	r3, [r7, #0]
 80085c2:	685b      	ldr	r3, [r3, #4]
 80085c4:	68fa      	ldr	r2, [r7, #12]
 80085c6:	4313      	orrs	r3, r2
 80085c8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	4a32      	ldr	r2, [pc, #200]	@ (8008698 <TIM_Base_SetConfig+0x120>)
 80085ce:	4293      	cmp	r3, r2
 80085d0:	d01f      	beq.n	8008612 <TIM_Base_SetConfig+0x9a>
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80085d8:	d01b      	beq.n	8008612 <TIM_Base_SetConfig+0x9a>
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	4a2f      	ldr	r2, [pc, #188]	@ (800869c <TIM_Base_SetConfig+0x124>)
 80085de:	4293      	cmp	r3, r2
 80085e0:	d017      	beq.n	8008612 <TIM_Base_SetConfig+0x9a>
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	4a2e      	ldr	r2, [pc, #184]	@ (80086a0 <TIM_Base_SetConfig+0x128>)
 80085e6:	4293      	cmp	r3, r2
 80085e8:	d013      	beq.n	8008612 <TIM_Base_SetConfig+0x9a>
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	4a2d      	ldr	r2, [pc, #180]	@ (80086a4 <TIM_Base_SetConfig+0x12c>)
 80085ee:	4293      	cmp	r3, r2
 80085f0:	d00f      	beq.n	8008612 <TIM_Base_SetConfig+0x9a>
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	4a2c      	ldr	r2, [pc, #176]	@ (80086a8 <TIM_Base_SetConfig+0x130>)
 80085f6:	4293      	cmp	r3, r2
 80085f8:	d00b      	beq.n	8008612 <TIM_Base_SetConfig+0x9a>
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	4a2b      	ldr	r2, [pc, #172]	@ (80086ac <TIM_Base_SetConfig+0x134>)
 80085fe:	4293      	cmp	r3, r2
 8008600:	d007      	beq.n	8008612 <TIM_Base_SetConfig+0x9a>
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	4a2a      	ldr	r2, [pc, #168]	@ (80086b0 <TIM_Base_SetConfig+0x138>)
 8008606:	4293      	cmp	r3, r2
 8008608:	d003      	beq.n	8008612 <TIM_Base_SetConfig+0x9a>
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	4a29      	ldr	r2, [pc, #164]	@ (80086b4 <TIM_Base_SetConfig+0x13c>)
 800860e:	4293      	cmp	r3, r2
 8008610:	d108      	bne.n	8008624 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008618:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800861a:	683b      	ldr	r3, [r7, #0]
 800861c:	68db      	ldr	r3, [r3, #12]
 800861e:	68fa      	ldr	r2, [r7, #12]
 8008620:	4313      	orrs	r3, r2
 8008622:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800862a:	683b      	ldr	r3, [r7, #0]
 800862c:	695b      	ldr	r3, [r3, #20]
 800862e:	4313      	orrs	r3, r2
 8008630:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008632:	683b      	ldr	r3, [r7, #0]
 8008634:	689a      	ldr	r2, [r3, #8]
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800863a:	683b      	ldr	r3, [r7, #0]
 800863c:	681a      	ldr	r2, [r3, #0]
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	4a14      	ldr	r2, [pc, #80]	@ (8008698 <TIM_Base_SetConfig+0x120>)
 8008646:	4293      	cmp	r3, r2
 8008648:	d00f      	beq.n	800866a <TIM_Base_SetConfig+0xf2>
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	4a16      	ldr	r2, [pc, #88]	@ (80086a8 <TIM_Base_SetConfig+0x130>)
 800864e:	4293      	cmp	r3, r2
 8008650:	d00b      	beq.n	800866a <TIM_Base_SetConfig+0xf2>
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	4a15      	ldr	r2, [pc, #84]	@ (80086ac <TIM_Base_SetConfig+0x134>)
 8008656:	4293      	cmp	r3, r2
 8008658:	d007      	beq.n	800866a <TIM_Base_SetConfig+0xf2>
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	4a14      	ldr	r2, [pc, #80]	@ (80086b0 <TIM_Base_SetConfig+0x138>)
 800865e:	4293      	cmp	r3, r2
 8008660:	d003      	beq.n	800866a <TIM_Base_SetConfig+0xf2>
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	4a13      	ldr	r2, [pc, #76]	@ (80086b4 <TIM_Base_SetConfig+0x13c>)
 8008666:	4293      	cmp	r3, r2
 8008668:	d103      	bne.n	8008672 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800866a:	683b      	ldr	r3, [r7, #0]
 800866c:	691a      	ldr	r2, [r3, #16]
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	f043 0204 	orr.w	r2, r3, #4
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	2201      	movs	r2, #1
 8008682:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	68fa      	ldr	r2, [r7, #12]
 8008688:	601a      	str	r2, [r3, #0]
}
 800868a:	bf00      	nop
 800868c:	3714      	adds	r7, #20
 800868e:	46bd      	mov	sp, r7
 8008690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008694:	4770      	bx	lr
 8008696:	bf00      	nop
 8008698:	40010000 	.word	0x40010000
 800869c:	40000400 	.word	0x40000400
 80086a0:	40000800 	.word	0x40000800
 80086a4:	40000c00 	.word	0x40000c00
 80086a8:	40010400 	.word	0x40010400
 80086ac:	40014000 	.word	0x40014000
 80086b0:	40014400 	.word	0x40014400
 80086b4:	40014800 	.word	0x40014800

080086b8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80086b8:	b480      	push	{r7}
 80086ba:	b083      	sub	sp, #12
 80086bc:	af00      	add	r7, sp, #0
 80086be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80086c0:	bf00      	nop
 80086c2:	370c      	adds	r7, #12
 80086c4:	46bd      	mov	sp, r7
 80086c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ca:	4770      	bx	lr

080086cc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80086cc:	b480      	push	{r7}
 80086ce:	b083      	sub	sp, #12
 80086d0:	af00      	add	r7, sp, #0
 80086d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80086d4:	bf00      	nop
 80086d6:	370c      	adds	r7, #12
 80086d8:	46bd      	mov	sp, r7
 80086da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086de:	4770      	bx	lr

080086e0 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80086e0:	b480      	push	{r7}
 80086e2:	b083      	sub	sp, #12
 80086e4:	af00      	add	r7, sp, #0
 80086e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80086e8:	bf00      	nop
 80086ea:	370c      	adds	r7, #12
 80086ec:	46bd      	mov	sp, r7
 80086ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086f2:	4770      	bx	lr

080086f4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80086f4:	b580      	push	{r7, lr}
 80086f6:	b082      	sub	sp, #8
 80086f8:	af00      	add	r7, sp, #0
 80086fa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d101      	bne.n	8008706 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008702:	2301      	movs	r3, #1
 8008704:	e042      	b.n	800878c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800870c:	2b00      	cmp	r3, #0
 800870e:	d106      	bne.n	800871e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	2200      	movs	r2, #0
 8008714:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008718:	6878      	ldr	r0, [r7, #4]
 800871a:	f7f9 f915 	bl	8001948 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	2224      	movs	r2, #36	@ 0x24
 8008722:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	681a      	ldr	r2, [r3, #0]
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	f022 0201 	bic.w	r2, r2, #1
 8008734:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800873a:	2b00      	cmp	r3, #0
 800873c:	d002      	beq.n	8008744 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800873e:	6878      	ldr	r0, [r7, #4]
 8008740:	f001 faf4 	bl	8009d2c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008744:	6878      	ldr	r0, [r7, #4]
 8008746:	f000 fd89 	bl	800925c <UART_SetConfig>
 800874a:	4603      	mov	r3, r0
 800874c:	2b01      	cmp	r3, #1
 800874e:	d101      	bne.n	8008754 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8008750:	2301      	movs	r3, #1
 8008752:	e01b      	b.n	800878c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	685a      	ldr	r2, [r3, #4]
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008762:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	689a      	ldr	r2, [r3, #8]
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008772:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	681a      	ldr	r2, [r3, #0]
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	f042 0201 	orr.w	r2, r2, #1
 8008782:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008784:	6878      	ldr	r0, [r7, #4]
 8008786:	f001 fb73 	bl	8009e70 <UART_CheckIdleState>
 800878a:	4603      	mov	r3, r0
}
 800878c:	4618      	mov	r0, r3
 800878e:	3708      	adds	r7, #8
 8008790:	46bd      	mov	sp, r7
 8008792:	bd80      	pop	{r7, pc}

08008794 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008794:	b580      	push	{r7, lr}
 8008796:	b08a      	sub	sp, #40	@ 0x28
 8008798:	af02      	add	r7, sp, #8
 800879a:	60f8      	str	r0, [r7, #12]
 800879c:	60b9      	str	r1, [r7, #8]
 800879e:	603b      	str	r3, [r7, #0]
 80087a0:	4613      	mov	r3, r2
 80087a2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80087aa:	2b20      	cmp	r3, #32
 80087ac:	d17b      	bne.n	80088a6 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80087ae:	68bb      	ldr	r3, [r7, #8]
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	d002      	beq.n	80087ba <HAL_UART_Transmit+0x26>
 80087b4:	88fb      	ldrh	r3, [r7, #6]
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	d101      	bne.n	80087be <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80087ba:	2301      	movs	r3, #1
 80087bc:	e074      	b.n	80088a8 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	2200      	movs	r2, #0
 80087c2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80087c6:	68fb      	ldr	r3, [r7, #12]
 80087c8:	2221      	movs	r2, #33	@ 0x21
 80087ca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80087ce:	f7f9 fa1d 	bl	8001c0c <HAL_GetTick>
 80087d2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	88fa      	ldrh	r2, [r7, #6]
 80087d8:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80087dc:	68fb      	ldr	r3, [r7, #12]
 80087de:	88fa      	ldrh	r2, [r7, #6]
 80087e0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	689b      	ldr	r3, [r3, #8]
 80087e8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80087ec:	d108      	bne.n	8008800 <HAL_UART_Transmit+0x6c>
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	691b      	ldr	r3, [r3, #16]
 80087f2:	2b00      	cmp	r3, #0
 80087f4:	d104      	bne.n	8008800 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80087f6:	2300      	movs	r3, #0
 80087f8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80087fa:	68bb      	ldr	r3, [r7, #8]
 80087fc:	61bb      	str	r3, [r7, #24]
 80087fe:	e003      	b.n	8008808 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008800:	68bb      	ldr	r3, [r7, #8]
 8008802:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008804:	2300      	movs	r3, #0
 8008806:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008808:	e030      	b.n	800886c <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800880a:	683b      	ldr	r3, [r7, #0]
 800880c:	9300      	str	r3, [sp, #0]
 800880e:	697b      	ldr	r3, [r7, #20]
 8008810:	2200      	movs	r2, #0
 8008812:	2180      	movs	r1, #128	@ 0x80
 8008814:	68f8      	ldr	r0, [r7, #12]
 8008816:	f001 fbd5 	bl	8009fc4 <UART_WaitOnFlagUntilTimeout>
 800881a:	4603      	mov	r3, r0
 800881c:	2b00      	cmp	r3, #0
 800881e:	d005      	beq.n	800882c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	2220      	movs	r2, #32
 8008824:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8008828:	2303      	movs	r3, #3
 800882a:	e03d      	b.n	80088a8 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800882c:	69fb      	ldr	r3, [r7, #28]
 800882e:	2b00      	cmp	r3, #0
 8008830:	d10b      	bne.n	800884a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008832:	69bb      	ldr	r3, [r7, #24]
 8008834:	881b      	ldrh	r3, [r3, #0]
 8008836:	461a      	mov	r2, r3
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008840:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8008842:	69bb      	ldr	r3, [r7, #24]
 8008844:	3302      	adds	r3, #2
 8008846:	61bb      	str	r3, [r7, #24]
 8008848:	e007      	b.n	800885a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800884a:	69fb      	ldr	r3, [r7, #28]
 800884c:	781a      	ldrb	r2, [r3, #0]
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8008854:	69fb      	ldr	r3, [r7, #28]
 8008856:	3301      	adds	r3, #1
 8008858:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800885a:	68fb      	ldr	r3, [r7, #12]
 800885c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008860:	b29b      	uxth	r3, r3
 8008862:	3b01      	subs	r3, #1
 8008864:	b29a      	uxth	r2, r3
 8008866:	68fb      	ldr	r3, [r7, #12]
 8008868:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008872:	b29b      	uxth	r3, r3
 8008874:	2b00      	cmp	r3, #0
 8008876:	d1c8      	bne.n	800880a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008878:	683b      	ldr	r3, [r7, #0]
 800887a:	9300      	str	r3, [sp, #0]
 800887c:	697b      	ldr	r3, [r7, #20]
 800887e:	2200      	movs	r2, #0
 8008880:	2140      	movs	r1, #64	@ 0x40
 8008882:	68f8      	ldr	r0, [r7, #12]
 8008884:	f001 fb9e 	bl	8009fc4 <UART_WaitOnFlagUntilTimeout>
 8008888:	4603      	mov	r3, r0
 800888a:	2b00      	cmp	r3, #0
 800888c:	d005      	beq.n	800889a <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800888e:	68fb      	ldr	r3, [r7, #12]
 8008890:	2220      	movs	r2, #32
 8008892:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8008896:	2303      	movs	r3, #3
 8008898:	e006      	b.n	80088a8 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	2220      	movs	r2, #32
 800889e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80088a2:	2300      	movs	r3, #0
 80088a4:	e000      	b.n	80088a8 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80088a6:	2302      	movs	r3, #2
  }
}
 80088a8:	4618      	mov	r0, r3
 80088aa:	3720      	adds	r7, #32
 80088ac:	46bd      	mov	sp, r7
 80088ae:	bd80      	pop	{r7, pc}

080088b0 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80088b0:	b480      	push	{r7}
 80088b2:	b091      	sub	sp, #68	@ 0x44
 80088b4:	af00      	add	r7, sp, #0
 80088b6:	60f8      	str	r0, [r7, #12]
 80088b8:	60b9      	str	r1, [r7, #8]
 80088ba:	4613      	mov	r3, r2
 80088bc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80088be:	68fb      	ldr	r3, [r7, #12]
 80088c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80088c4:	2b20      	cmp	r3, #32
 80088c6:	d178      	bne.n	80089ba <HAL_UART_Transmit_IT+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 80088c8:	68bb      	ldr	r3, [r7, #8]
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d002      	beq.n	80088d4 <HAL_UART_Transmit_IT+0x24>
 80088ce:	88fb      	ldrh	r3, [r7, #6]
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	d101      	bne.n	80088d8 <HAL_UART_Transmit_IT+0x28>
    {
      return HAL_ERROR;
 80088d4:	2301      	movs	r3, #1
 80088d6:	e071      	b.n	80089bc <HAL_UART_Transmit_IT+0x10c>
    }

    huart->pTxBuffPtr  = pData;
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	68ba      	ldr	r2, [r7, #8]
 80088dc:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 80088de:	68fb      	ldr	r3, [r7, #12]
 80088e0:	88fa      	ldrh	r2, [r7, #6]
 80088e2:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	88fa      	ldrh	r2, [r7, #6]
 80088ea:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    huart->TxISR       = NULL;
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	2200      	movs	r2, #0
 80088f2:	679a      	str	r2, [r3, #120]	@ 0x78

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	2200      	movs	r2, #0
 80088f8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	2221      	movs	r2, #33	@ 0x21
 8008900:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Configure Tx interrupt processing */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008908:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800890c:	d12a      	bne.n	8008964 <HAL_UART_Transmit_IT+0xb4>
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	689b      	ldr	r3, [r3, #8]
 8008912:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008916:	d107      	bne.n	8008928 <HAL_UART_Transmit_IT+0x78>
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	691b      	ldr	r3, [r3, #16]
 800891c:	2b00      	cmp	r3, #0
 800891e:	d103      	bne.n	8008928 <HAL_UART_Transmit_IT+0x78>
      {
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	4a29      	ldr	r2, [pc, #164]	@ (80089c8 <HAL_UART_Transmit_IT+0x118>)
 8008924:	679a      	str	r2, [r3, #120]	@ 0x78
 8008926:	e002      	b.n	800892e <HAL_UART_Transmit_IT+0x7e>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	4a28      	ldr	r2, [pc, #160]	@ (80089cc <HAL_UART_Transmit_IT+0x11c>)
 800892c:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the TX FIFO threshold interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	3308      	adds	r3, #8
 8008934:	62bb      	str	r3, [r7, #40]	@ 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008936:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008938:	e853 3f00 	ldrex	r3, [r3]
 800893c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800893e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008940:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8008944:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	3308      	adds	r3, #8
 800894c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800894e:	637a      	str	r2, [r7, #52]	@ 0x34
 8008950:	633b      	str	r3, [r7, #48]	@ 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008952:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008954:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008956:	e841 2300 	strex	r3, r2, [r1]
 800895a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800895c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800895e:	2b00      	cmp	r3, #0
 8008960:	d1e5      	bne.n	800892e <HAL_UART_Transmit_IT+0x7e>
 8008962:	e028      	b.n	80089b6 <HAL_UART_Transmit_IT+0x106>
    }
    else
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	689b      	ldr	r3, [r3, #8]
 8008968:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800896c:	d107      	bne.n	800897e <HAL_UART_Transmit_IT+0xce>
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	691b      	ldr	r3, [r3, #16]
 8008972:	2b00      	cmp	r3, #0
 8008974:	d103      	bne.n	800897e <HAL_UART_Transmit_IT+0xce>
      {
        huart->TxISR = UART_TxISR_16BIT;
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	4a15      	ldr	r2, [pc, #84]	@ (80089d0 <HAL_UART_Transmit_IT+0x120>)
 800897a:	679a      	str	r2, [r3, #120]	@ 0x78
 800897c:	e002      	b.n	8008984 <HAL_UART_Transmit_IT+0xd4>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT;
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	4a14      	ldr	r2, [pc, #80]	@ (80089d4 <HAL_UART_Transmit_IT+0x124>)
 8008982:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800898a:	697b      	ldr	r3, [r7, #20]
 800898c:	e853 3f00 	ldrex	r3, [r3]
 8008990:	613b      	str	r3, [r7, #16]
   return(result);
 8008992:	693b      	ldr	r3, [r7, #16]
 8008994:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008998:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	461a      	mov	r2, r3
 80089a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80089a2:	623b      	str	r3, [r7, #32]
 80089a4:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089a6:	69f9      	ldr	r1, [r7, #28]
 80089a8:	6a3a      	ldr	r2, [r7, #32]
 80089aa:	e841 2300 	strex	r3, r2, [r1]
 80089ae:	61bb      	str	r3, [r7, #24]
   return(result);
 80089b0:	69bb      	ldr	r3, [r7, #24]
 80089b2:	2b00      	cmp	r3, #0
 80089b4:	d1e6      	bne.n	8008984 <HAL_UART_Transmit_IT+0xd4>
    }

    return HAL_OK;
 80089b6:	2300      	movs	r3, #0
 80089b8:	e000      	b.n	80089bc <HAL_UART_Transmit_IT+0x10c>
  }
  else
  {
    return HAL_BUSY;
 80089ba:	2302      	movs	r3, #2
  }
}
 80089bc:	4618      	mov	r0, r3
 80089be:	3744      	adds	r7, #68	@ 0x44
 80089c0:	46bd      	mov	sp, r7
 80089c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089c6:	4770      	bx	lr
 80089c8:	0800a62f 	.word	0x0800a62f
 80089cc:	0800a54f 	.word	0x0800a54f
 80089d0:	0800a48d 	.word	0x0800a48d
 80089d4:	0800a3d5 	.word	0x0800a3d5

080089d8 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80089d8:	b580      	push	{r7, lr}
 80089da:	b08a      	sub	sp, #40	@ 0x28
 80089dc:	af00      	add	r7, sp, #0
 80089de:	60f8      	str	r0, [r7, #12]
 80089e0:	60b9      	str	r1, [r7, #8]
 80089e2:	4613      	mov	r3, r2
 80089e4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80089ec:	2b20      	cmp	r3, #32
 80089ee:	d137      	bne.n	8008a60 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 80089f0:	68bb      	ldr	r3, [r7, #8]
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	d002      	beq.n	80089fc <HAL_UART_Receive_IT+0x24>
 80089f6:	88fb      	ldrh	r3, [r7, #6]
 80089f8:	2b00      	cmp	r3, #0
 80089fa:	d101      	bne.n	8008a00 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80089fc:	2301      	movs	r3, #1
 80089fe:	e030      	b.n	8008a62 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a00:	68fb      	ldr	r3, [r7, #12]
 8008a02:	2200      	movs	r2, #0
 8008a04:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	4a18      	ldr	r2, [pc, #96]	@ (8008a6c <HAL_UART_Receive_IT+0x94>)
 8008a0c:	4293      	cmp	r3, r2
 8008a0e:	d01f      	beq.n	8008a50 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	685b      	ldr	r3, [r3, #4]
 8008a16:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d018      	beq.n	8008a50 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a24:	697b      	ldr	r3, [r7, #20]
 8008a26:	e853 3f00 	ldrex	r3, [r3]
 8008a2a:	613b      	str	r3, [r7, #16]
   return(result);
 8008a2c:	693b      	ldr	r3, [r7, #16]
 8008a2e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8008a32:	627b      	str	r3, [r7, #36]	@ 0x24
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	461a      	mov	r2, r3
 8008a3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a3c:	623b      	str	r3, [r7, #32]
 8008a3e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a40:	69f9      	ldr	r1, [r7, #28]
 8008a42:	6a3a      	ldr	r2, [r7, #32]
 8008a44:	e841 2300 	strex	r3, r2, [r1]
 8008a48:	61bb      	str	r3, [r7, #24]
   return(result);
 8008a4a:	69bb      	ldr	r3, [r7, #24]
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	d1e6      	bne.n	8008a1e <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8008a50:	88fb      	ldrh	r3, [r7, #6]
 8008a52:	461a      	mov	r2, r3
 8008a54:	68b9      	ldr	r1, [r7, #8]
 8008a56:	68f8      	ldr	r0, [r7, #12]
 8008a58:	f001 fb22 	bl	800a0a0 <UART_Start_Receive_IT>
 8008a5c:	4603      	mov	r3, r0
 8008a5e:	e000      	b.n	8008a62 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8008a60:	2302      	movs	r3, #2
  }
}
 8008a62:	4618      	mov	r0, r3
 8008a64:	3728      	adds	r7, #40	@ 0x28
 8008a66:	46bd      	mov	sp, r7
 8008a68:	bd80      	pop	{r7, pc}
 8008a6a:	bf00      	nop
 8008a6c:	58000c00 	.word	0x58000c00

08008a70 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008a70:	b580      	push	{r7, lr}
 8008a72:	b0ba      	sub	sp, #232	@ 0xe8
 8008a74:	af00      	add	r7, sp, #0
 8008a76:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	69db      	ldr	r3, [r3, #28]
 8008a7e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	689b      	ldr	r3, [r3, #8]
 8008a92:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8008a96:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8008a9a:	f640 030f 	movw	r3, #2063	@ 0x80f
 8008a9e:	4013      	ands	r3, r2
 8008aa0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8008aa4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	d11b      	bne.n	8008ae4 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008aac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008ab0:	f003 0320 	and.w	r3, r3, #32
 8008ab4:	2b00      	cmp	r3, #0
 8008ab6:	d015      	beq.n	8008ae4 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008ab8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008abc:	f003 0320 	and.w	r3, r3, #32
 8008ac0:	2b00      	cmp	r3, #0
 8008ac2:	d105      	bne.n	8008ad0 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008ac4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008ac8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	d009      	beq.n	8008ae4 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008ad4:	2b00      	cmp	r3, #0
 8008ad6:	f000 8393 	beq.w	8009200 <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008ade:	6878      	ldr	r0, [r7, #4]
 8008ae0:	4798      	blx	r3
      }
      return;
 8008ae2:	e38d      	b.n	8009200 <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8008ae4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	f000 8123 	beq.w	8008d34 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8008aee:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8008af2:	4b8d      	ldr	r3, [pc, #564]	@ (8008d28 <HAL_UART_IRQHandler+0x2b8>)
 8008af4:	4013      	ands	r3, r2
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	d106      	bne.n	8008b08 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8008afa:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8008afe:	4b8b      	ldr	r3, [pc, #556]	@ (8008d2c <HAL_UART_IRQHandler+0x2bc>)
 8008b00:	4013      	ands	r3, r2
 8008b02:	2b00      	cmp	r3, #0
 8008b04:	f000 8116 	beq.w	8008d34 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008b08:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008b0c:	f003 0301 	and.w	r3, r3, #1
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d011      	beq.n	8008b38 <HAL_UART_IRQHandler+0xc8>
 8008b14:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008b18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	d00b      	beq.n	8008b38 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	2201      	movs	r2, #1
 8008b26:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008b2e:	f043 0201 	orr.w	r2, r3, #1
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008b38:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008b3c:	f003 0302 	and.w	r3, r3, #2
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	d011      	beq.n	8008b68 <HAL_UART_IRQHandler+0xf8>
 8008b44:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008b48:	f003 0301 	and.w	r3, r3, #1
 8008b4c:	2b00      	cmp	r3, #0
 8008b4e:	d00b      	beq.n	8008b68 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	2202      	movs	r2, #2
 8008b56:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008b5e:	f043 0204 	orr.w	r2, r3, #4
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008b68:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008b6c:	f003 0304 	and.w	r3, r3, #4
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	d011      	beq.n	8008b98 <HAL_UART_IRQHandler+0x128>
 8008b74:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008b78:	f003 0301 	and.w	r3, r3, #1
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	d00b      	beq.n	8008b98 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	2204      	movs	r2, #4
 8008b86:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008b8e:	f043 0202 	orr.w	r2, r3, #2
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008b98:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008b9c:	f003 0308 	and.w	r3, r3, #8
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	d017      	beq.n	8008bd4 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008ba4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008ba8:	f003 0320 	and.w	r3, r3, #32
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	d105      	bne.n	8008bbc <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8008bb0:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8008bb4:	4b5c      	ldr	r3, [pc, #368]	@ (8008d28 <HAL_UART_IRQHandler+0x2b8>)
 8008bb6:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008bb8:	2b00      	cmp	r3, #0
 8008bba:	d00b      	beq.n	8008bd4 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	2208      	movs	r2, #8
 8008bc2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008bca:	f043 0208 	orr.w	r2, r3, #8
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008bd4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008bd8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008bdc:	2b00      	cmp	r3, #0
 8008bde:	d012      	beq.n	8008c06 <HAL_UART_IRQHandler+0x196>
 8008be0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008be4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	d00c      	beq.n	8008c06 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008bf4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008bfc:	f043 0220 	orr.w	r2, r3, #32
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008c0c:	2b00      	cmp	r3, #0
 8008c0e:	f000 82f9 	beq.w	8009204 <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008c12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008c16:	f003 0320 	and.w	r3, r3, #32
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d013      	beq.n	8008c46 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008c1e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008c22:	f003 0320 	and.w	r3, r3, #32
 8008c26:	2b00      	cmp	r3, #0
 8008c28:	d105      	bne.n	8008c36 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008c2a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008c2e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d007      	beq.n	8008c46 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008c3a:	2b00      	cmp	r3, #0
 8008c3c:	d003      	beq.n	8008c46 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008c42:	6878      	ldr	r0, [r7, #4]
 8008c44:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008c4c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	689b      	ldr	r3, [r3, #8]
 8008c56:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c5a:	2b40      	cmp	r3, #64	@ 0x40
 8008c5c:	d005      	beq.n	8008c6a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008c5e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008c62:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008c66:	2b00      	cmp	r3, #0
 8008c68:	d054      	beq.n	8008d14 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008c6a:	6878      	ldr	r0, [r7, #4]
 8008c6c:	f001 fb3a 	bl	800a2e4 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	689b      	ldr	r3, [r3, #8]
 8008c76:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c7a:	2b40      	cmp	r3, #64	@ 0x40
 8008c7c:	d146      	bne.n	8008d0c <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	3308      	adds	r3, #8
 8008c84:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c88:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008c8c:	e853 3f00 	ldrex	r3, [r3]
 8008c90:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008c94:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008c98:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008c9c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	3308      	adds	r3, #8
 8008ca6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008caa:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008cae:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cb2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008cb6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008cba:	e841 2300 	strex	r3, r2, [r1]
 8008cbe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008cc2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d1d9      	bne.n	8008c7e <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	d017      	beq.n	8008d04 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008cda:	4a15      	ldr	r2, [pc, #84]	@ (8008d30 <HAL_UART_IRQHandler+0x2c0>)
 8008cdc:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008ce4:	4618      	mov	r0, r3
 8008ce6:	f7fa fc2b 	bl	8003540 <HAL_DMA_Abort_IT>
 8008cea:	4603      	mov	r3, r0
 8008cec:	2b00      	cmp	r3, #0
 8008cee:	d019      	beq.n	8008d24 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008cf6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008cf8:	687a      	ldr	r2, [r7, #4]
 8008cfa:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8008cfe:	4610      	mov	r0, r2
 8008d00:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008d02:	e00f      	b.n	8008d24 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008d04:	6878      	ldr	r0, [r7, #4]
 8008d06:	f000 fa93 	bl	8009230 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008d0a:	e00b      	b.n	8008d24 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008d0c:	6878      	ldr	r0, [r7, #4]
 8008d0e:	f000 fa8f 	bl	8009230 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008d12:	e007      	b.n	8008d24 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008d14:	6878      	ldr	r0, [r7, #4]
 8008d16:	f000 fa8b 	bl	8009230 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	2200      	movs	r2, #0
 8008d1e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8008d22:	e26f      	b.n	8009204 <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008d24:	bf00      	nop
    return;
 8008d26:	e26d      	b.n	8009204 <HAL_UART_IRQHandler+0x794>
 8008d28:	10000001 	.word	0x10000001
 8008d2c:	04000120 	.word	0x04000120
 8008d30:	0800a3b1 	.word	0x0800a3b1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008d38:	2b01      	cmp	r3, #1
 8008d3a:	f040 8203 	bne.w	8009144 <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8008d3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008d42:	f003 0310 	and.w	r3, r3, #16
 8008d46:	2b00      	cmp	r3, #0
 8008d48:	f000 81fc 	beq.w	8009144 <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008d4c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008d50:	f003 0310 	and.w	r3, r3, #16
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	f000 81f5 	beq.w	8009144 <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	2210      	movs	r2, #16
 8008d60:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	689b      	ldr	r3, [r3, #8]
 8008d68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d6c:	2b40      	cmp	r3, #64	@ 0x40
 8008d6e:	f040 816d 	bne.w	800904c <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	4aa4      	ldr	r2, [pc, #656]	@ (800900c <HAL_UART_IRQHandler+0x59c>)
 8008d7c:	4293      	cmp	r3, r2
 8008d7e:	d068      	beq.n	8008e52 <HAL_UART_IRQHandler+0x3e2>
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	4aa1      	ldr	r2, [pc, #644]	@ (8009010 <HAL_UART_IRQHandler+0x5a0>)
 8008d8a:	4293      	cmp	r3, r2
 8008d8c:	d061      	beq.n	8008e52 <HAL_UART_IRQHandler+0x3e2>
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	4a9f      	ldr	r2, [pc, #636]	@ (8009014 <HAL_UART_IRQHandler+0x5a4>)
 8008d98:	4293      	cmp	r3, r2
 8008d9a:	d05a      	beq.n	8008e52 <HAL_UART_IRQHandler+0x3e2>
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	4a9c      	ldr	r2, [pc, #624]	@ (8009018 <HAL_UART_IRQHandler+0x5a8>)
 8008da6:	4293      	cmp	r3, r2
 8008da8:	d053      	beq.n	8008e52 <HAL_UART_IRQHandler+0x3e2>
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	4a9a      	ldr	r2, [pc, #616]	@ (800901c <HAL_UART_IRQHandler+0x5ac>)
 8008db4:	4293      	cmp	r3, r2
 8008db6:	d04c      	beq.n	8008e52 <HAL_UART_IRQHandler+0x3e2>
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	4a97      	ldr	r2, [pc, #604]	@ (8009020 <HAL_UART_IRQHandler+0x5b0>)
 8008dc2:	4293      	cmp	r3, r2
 8008dc4:	d045      	beq.n	8008e52 <HAL_UART_IRQHandler+0x3e2>
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	4a95      	ldr	r2, [pc, #596]	@ (8009024 <HAL_UART_IRQHandler+0x5b4>)
 8008dd0:	4293      	cmp	r3, r2
 8008dd2:	d03e      	beq.n	8008e52 <HAL_UART_IRQHandler+0x3e2>
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	4a92      	ldr	r2, [pc, #584]	@ (8009028 <HAL_UART_IRQHandler+0x5b8>)
 8008dde:	4293      	cmp	r3, r2
 8008de0:	d037      	beq.n	8008e52 <HAL_UART_IRQHandler+0x3e2>
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	4a90      	ldr	r2, [pc, #576]	@ (800902c <HAL_UART_IRQHandler+0x5bc>)
 8008dec:	4293      	cmp	r3, r2
 8008dee:	d030      	beq.n	8008e52 <HAL_UART_IRQHandler+0x3e2>
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	4a8d      	ldr	r2, [pc, #564]	@ (8009030 <HAL_UART_IRQHandler+0x5c0>)
 8008dfa:	4293      	cmp	r3, r2
 8008dfc:	d029      	beq.n	8008e52 <HAL_UART_IRQHandler+0x3e2>
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	4a8b      	ldr	r2, [pc, #556]	@ (8009034 <HAL_UART_IRQHandler+0x5c4>)
 8008e08:	4293      	cmp	r3, r2
 8008e0a:	d022      	beq.n	8008e52 <HAL_UART_IRQHandler+0x3e2>
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	4a88      	ldr	r2, [pc, #544]	@ (8009038 <HAL_UART_IRQHandler+0x5c8>)
 8008e16:	4293      	cmp	r3, r2
 8008e18:	d01b      	beq.n	8008e52 <HAL_UART_IRQHandler+0x3e2>
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	4a86      	ldr	r2, [pc, #536]	@ (800903c <HAL_UART_IRQHandler+0x5cc>)
 8008e24:	4293      	cmp	r3, r2
 8008e26:	d014      	beq.n	8008e52 <HAL_UART_IRQHandler+0x3e2>
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	4a83      	ldr	r2, [pc, #524]	@ (8009040 <HAL_UART_IRQHandler+0x5d0>)
 8008e32:	4293      	cmp	r3, r2
 8008e34:	d00d      	beq.n	8008e52 <HAL_UART_IRQHandler+0x3e2>
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	4a81      	ldr	r2, [pc, #516]	@ (8009044 <HAL_UART_IRQHandler+0x5d4>)
 8008e40:	4293      	cmp	r3, r2
 8008e42:	d006      	beq.n	8008e52 <HAL_UART_IRQHandler+0x3e2>
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	4a7e      	ldr	r2, [pc, #504]	@ (8009048 <HAL_UART_IRQHandler+0x5d8>)
 8008e4e:	4293      	cmp	r3, r2
 8008e50:	d106      	bne.n	8008e60 <HAL_UART_IRQHandler+0x3f0>
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	685b      	ldr	r3, [r3, #4]
 8008e5c:	b29b      	uxth	r3, r3
 8008e5e:	e005      	b.n	8008e6c <HAL_UART_IRQHandler+0x3fc>
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	685b      	ldr	r3, [r3, #4]
 8008e6a:	b29b      	uxth	r3, r3
 8008e6c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008e70:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008e74:	2b00      	cmp	r3, #0
 8008e76:	f000 80ad 	beq.w	8008fd4 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008e80:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008e84:	429a      	cmp	r2, r3
 8008e86:	f080 80a5 	bcs.w	8008fd4 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008e90:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008e9a:	69db      	ldr	r3, [r3, #28]
 8008e9c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008ea0:	f000 8087 	beq.w	8008fb2 <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008eac:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008eb0:	e853 3f00 	ldrex	r3, [r3]
 8008eb4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008eb8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008ebc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008ec0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	461a      	mov	r2, r3
 8008eca:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008ece:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008ed2:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ed6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008eda:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008ede:	e841 2300 	strex	r3, r2, [r1]
 8008ee2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008ee6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	d1da      	bne.n	8008ea4 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	3308      	adds	r3, #8
 8008ef4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ef6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008ef8:	e853 3f00 	ldrex	r3, [r3]
 8008efc:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008efe:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008f00:	f023 0301 	bic.w	r3, r3, #1
 8008f04:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	3308      	adds	r3, #8
 8008f0e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008f12:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008f16:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f18:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008f1a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008f1e:	e841 2300 	strex	r3, r2, [r1]
 8008f22:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008f24:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008f26:	2b00      	cmp	r3, #0
 8008f28:	d1e1      	bne.n	8008eee <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	3308      	adds	r3, #8
 8008f30:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f32:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008f34:	e853 3f00 	ldrex	r3, [r3]
 8008f38:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008f3a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008f3c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008f40:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	3308      	adds	r3, #8
 8008f4a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008f4e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008f50:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f52:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008f54:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008f56:	e841 2300 	strex	r3, r2, [r1]
 8008f5a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008f5c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	d1e3      	bne.n	8008f2a <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	2220      	movs	r2, #32
 8008f66:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	2200      	movs	r2, #0
 8008f6e:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f76:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008f78:	e853 3f00 	ldrex	r3, [r3]
 8008f7c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008f7e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008f80:	f023 0310 	bic.w	r3, r3, #16
 8008f84:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	461a      	mov	r2, r3
 8008f8e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008f92:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008f94:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f96:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008f98:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008f9a:	e841 2300 	strex	r3, r2, [r1]
 8008f9e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008fa0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	d1e4      	bne.n	8008f70 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008fac:	4618      	mov	r0, r3
 8008fae:	f7f9 ffa9 	bl	8002f04 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	2202      	movs	r2, #2
 8008fb6:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008fc4:	b29b      	uxth	r3, r3
 8008fc6:	1ad3      	subs	r3, r2, r3
 8008fc8:	b29b      	uxth	r3, r3
 8008fca:	4619      	mov	r1, r3
 8008fcc:	6878      	ldr	r0, [r7, #4]
 8008fce:	f000 f939 	bl	8009244 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8008fd2:	e119      	b.n	8009208 <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008fda:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008fde:	429a      	cmp	r2, r3
 8008fe0:	f040 8112 	bne.w	8009208 <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008fea:	69db      	ldr	r3, [r3, #28]
 8008fec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008ff0:	f040 810a 	bne.w	8009208 <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	2202      	movs	r2, #2
 8008ff8:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009000:	4619      	mov	r1, r3
 8009002:	6878      	ldr	r0, [r7, #4]
 8009004:	f000 f91e 	bl	8009244 <HAL_UARTEx_RxEventCallback>
      return;
 8009008:	e0fe      	b.n	8009208 <HAL_UART_IRQHandler+0x798>
 800900a:	bf00      	nop
 800900c:	40020010 	.word	0x40020010
 8009010:	40020028 	.word	0x40020028
 8009014:	40020040 	.word	0x40020040
 8009018:	40020058 	.word	0x40020058
 800901c:	40020070 	.word	0x40020070
 8009020:	40020088 	.word	0x40020088
 8009024:	400200a0 	.word	0x400200a0
 8009028:	400200b8 	.word	0x400200b8
 800902c:	40020410 	.word	0x40020410
 8009030:	40020428 	.word	0x40020428
 8009034:	40020440 	.word	0x40020440
 8009038:	40020458 	.word	0x40020458
 800903c:	40020470 	.word	0x40020470
 8009040:	40020488 	.word	0x40020488
 8009044:	400204a0 	.word	0x400204a0
 8009048:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009058:	b29b      	uxth	r3, r3
 800905a:	1ad3      	subs	r3, r2, r3
 800905c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009066:	b29b      	uxth	r3, r3
 8009068:	2b00      	cmp	r3, #0
 800906a:	f000 80cf 	beq.w	800920c <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 800906e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009072:	2b00      	cmp	r3, #0
 8009074:	f000 80ca 	beq.w	800920c <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800907e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009080:	e853 3f00 	ldrex	r3, [r3]
 8009084:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009086:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009088:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800908c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	461a      	mov	r2, r3
 8009096:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800909a:	647b      	str	r3, [r7, #68]	@ 0x44
 800909c:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800909e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80090a0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80090a2:	e841 2300 	strex	r3, r2, [r1]
 80090a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80090a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d1e4      	bne.n	8009078 <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	3308      	adds	r3, #8
 80090b4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090b8:	e853 3f00 	ldrex	r3, [r3]
 80090bc:	623b      	str	r3, [r7, #32]
   return(result);
 80090be:	6a3a      	ldr	r2, [r7, #32]
 80090c0:	4b55      	ldr	r3, [pc, #340]	@ (8009218 <HAL_UART_IRQHandler+0x7a8>)
 80090c2:	4013      	ands	r3, r2
 80090c4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	681b      	ldr	r3, [r3, #0]
 80090cc:	3308      	adds	r3, #8
 80090ce:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80090d2:	633a      	str	r2, [r7, #48]	@ 0x30
 80090d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090d6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80090d8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80090da:	e841 2300 	strex	r3, r2, [r1]
 80090de:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80090e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	d1e3      	bne.n	80090ae <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	2220      	movs	r2, #32
 80090ea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	2200      	movs	r2, #0
 80090f2:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	2200      	movs	r2, #0
 80090f8:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009100:	693b      	ldr	r3, [r7, #16]
 8009102:	e853 3f00 	ldrex	r3, [r3]
 8009106:	60fb      	str	r3, [r7, #12]
   return(result);
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	f023 0310 	bic.w	r3, r3, #16
 800910e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	461a      	mov	r2, r3
 8009118:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800911c:	61fb      	str	r3, [r7, #28]
 800911e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009120:	69b9      	ldr	r1, [r7, #24]
 8009122:	69fa      	ldr	r2, [r7, #28]
 8009124:	e841 2300 	strex	r3, r2, [r1]
 8009128:	617b      	str	r3, [r7, #20]
   return(result);
 800912a:	697b      	ldr	r3, [r7, #20]
 800912c:	2b00      	cmp	r3, #0
 800912e:	d1e4      	bne.n	80090fa <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	2202      	movs	r2, #2
 8009134:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009136:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800913a:	4619      	mov	r1, r3
 800913c:	6878      	ldr	r0, [r7, #4]
 800913e:	f000 f881 	bl	8009244 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009142:	e063      	b.n	800920c <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8009144:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009148:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800914c:	2b00      	cmp	r3, #0
 800914e:	d00e      	beq.n	800916e <HAL_UART_IRQHandler+0x6fe>
 8009150:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009154:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009158:	2b00      	cmp	r3, #0
 800915a:	d008      	beq.n	800916e <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8009164:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8009166:	6878      	ldr	r0, [r7, #4]
 8009168:	f002 f822 	bl	800b1b0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800916c:	e051      	b.n	8009212 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800916e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009172:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009176:	2b00      	cmp	r3, #0
 8009178:	d014      	beq.n	80091a4 <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800917a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800917e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009182:	2b00      	cmp	r3, #0
 8009184:	d105      	bne.n	8009192 <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8009186:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800918a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800918e:	2b00      	cmp	r3, #0
 8009190:	d008      	beq.n	80091a4 <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009196:	2b00      	cmp	r3, #0
 8009198:	d03a      	beq.n	8009210 <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800919e:	6878      	ldr	r0, [r7, #4]
 80091a0:	4798      	blx	r3
    }
    return;
 80091a2:	e035      	b.n	8009210 <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80091a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80091a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	d009      	beq.n	80091c4 <HAL_UART_IRQHandler+0x754>
 80091b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80091b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80091b8:	2b00      	cmp	r3, #0
 80091ba:	d003      	beq.n	80091c4 <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 80091bc:	6878      	ldr	r0, [r7, #4]
 80091be:	f001 faab 	bl	800a718 <UART_EndTransmit_IT>
    return;
 80091c2:	e026      	b.n	8009212 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80091c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80091c8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	d009      	beq.n	80091e4 <HAL_UART_IRQHandler+0x774>
 80091d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80091d4:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80091d8:	2b00      	cmp	r3, #0
 80091da:	d003      	beq.n	80091e4 <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80091dc:	6878      	ldr	r0, [r7, #4]
 80091de:	f001 fffb 	bl	800b1d8 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80091e2:	e016      	b.n	8009212 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80091e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80091e8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80091ec:	2b00      	cmp	r3, #0
 80091ee:	d010      	beq.n	8009212 <HAL_UART_IRQHandler+0x7a2>
 80091f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80091f4:	2b00      	cmp	r3, #0
 80091f6:	da0c      	bge.n	8009212 <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80091f8:	6878      	ldr	r0, [r7, #4]
 80091fa:	f001 ffe3 	bl	800b1c4 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80091fe:	e008      	b.n	8009212 <HAL_UART_IRQHandler+0x7a2>
      return;
 8009200:	bf00      	nop
 8009202:	e006      	b.n	8009212 <HAL_UART_IRQHandler+0x7a2>
    return;
 8009204:	bf00      	nop
 8009206:	e004      	b.n	8009212 <HAL_UART_IRQHandler+0x7a2>
      return;
 8009208:	bf00      	nop
 800920a:	e002      	b.n	8009212 <HAL_UART_IRQHandler+0x7a2>
      return;
 800920c:	bf00      	nop
 800920e:	e000      	b.n	8009212 <HAL_UART_IRQHandler+0x7a2>
    return;
 8009210:	bf00      	nop
  }
}
 8009212:	37e8      	adds	r7, #232	@ 0xe8
 8009214:	46bd      	mov	sp, r7
 8009216:	bd80      	pop	{r7, pc}
 8009218:	effffffe 	.word	0xeffffffe

0800921c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800921c:	b480      	push	{r7}
 800921e:	b083      	sub	sp, #12
 8009220:	af00      	add	r7, sp, #0
 8009222:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8009224:	bf00      	nop
 8009226:	370c      	adds	r7, #12
 8009228:	46bd      	mov	sp, r7
 800922a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800922e:	4770      	bx	lr

08009230 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009230:	b480      	push	{r7}
 8009232:	b083      	sub	sp, #12
 8009234:	af00      	add	r7, sp, #0
 8009236:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8009238:	bf00      	nop
 800923a:	370c      	adds	r7, #12
 800923c:	46bd      	mov	sp, r7
 800923e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009242:	4770      	bx	lr

08009244 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009244:	b480      	push	{r7}
 8009246:	b083      	sub	sp, #12
 8009248:	af00      	add	r7, sp, #0
 800924a:	6078      	str	r0, [r7, #4]
 800924c:	460b      	mov	r3, r1
 800924e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009250:	bf00      	nop
 8009252:	370c      	adds	r7, #12
 8009254:	46bd      	mov	sp, r7
 8009256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800925a:	4770      	bx	lr

0800925c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800925c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009260:	b092      	sub	sp, #72	@ 0x48
 8009262:	af00      	add	r7, sp, #0
 8009264:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009266:	2300      	movs	r3, #0
 8009268:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800926c:	697b      	ldr	r3, [r7, #20]
 800926e:	689a      	ldr	r2, [r3, #8]
 8009270:	697b      	ldr	r3, [r7, #20]
 8009272:	691b      	ldr	r3, [r3, #16]
 8009274:	431a      	orrs	r2, r3
 8009276:	697b      	ldr	r3, [r7, #20]
 8009278:	695b      	ldr	r3, [r3, #20]
 800927a:	431a      	orrs	r2, r3
 800927c:	697b      	ldr	r3, [r7, #20]
 800927e:	69db      	ldr	r3, [r3, #28]
 8009280:	4313      	orrs	r3, r2
 8009282:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009284:	697b      	ldr	r3, [r7, #20]
 8009286:	681b      	ldr	r3, [r3, #0]
 8009288:	681a      	ldr	r2, [r3, #0]
 800928a:	4bbe      	ldr	r3, [pc, #760]	@ (8009584 <UART_SetConfig+0x328>)
 800928c:	4013      	ands	r3, r2
 800928e:	697a      	ldr	r2, [r7, #20]
 8009290:	6812      	ldr	r2, [r2, #0]
 8009292:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8009294:	430b      	orrs	r3, r1
 8009296:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009298:	697b      	ldr	r3, [r7, #20]
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	685b      	ldr	r3, [r3, #4]
 800929e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80092a2:	697b      	ldr	r3, [r7, #20]
 80092a4:	68da      	ldr	r2, [r3, #12]
 80092a6:	697b      	ldr	r3, [r7, #20]
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	430a      	orrs	r2, r1
 80092ac:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80092ae:	697b      	ldr	r3, [r7, #20]
 80092b0:	699b      	ldr	r3, [r3, #24]
 80092b2:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80092b4:	697b      	ldr	r3, [r7, #20]
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	4ab3      	ldr	r2, [pc, #716]	@ (8009588 <UART_SetConfig+0x32c>)
 80092ba:	4293      	cmp	r3, r2
 80092bc:	d004      	beq.n	80092c8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80092be:	697b      	ldr	r3, [r7, #20]
 80092c0:	6a1b      	ldr	r3, [r3, #32]
 80092c2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80092c4:	4313      	orrs	r3, r2
 80092c6:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80092c8:	697b      	ldr	r3, [r7, #20]
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	689a      	ldr	r2, [r3, #8]
 80092ce:	4baf      	ldr	r3, [pc, #700]	@ (800958c <UART_SetConfig+0x330>)
 80092d0:	4013      	ands	r3, r2
 80092d2:	697a      	ldr	r2, [r7, #20]
 80092d4:	6812      	ldr	r2, [r2, #0]
 80092d6:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80092d8:	430b      	orrs	r3, r1
 80092da:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80092dc:	697b      	ldr	r3, [r7, #20]
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80092e2:	f023 010f 	bic.w	r1, r3, #15
 80092e6:	697b      	ldr	r3, [r7, #20]
 80092e8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80092ea:	697b      	ldr	r3, [r7, #20]
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	430a      	orrs	r2, r1
 80092f0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80092f2:	697b      	ldr	r3, [r7, #20]
 80092f4:	681b      	ldr	r3, [r3, #0]
 80092f6:	4aa6      	ldr	r2, [pc, #664]	@ (8009590 <UART_SetConfig+0x334>)
 80092f8:	4293      	cmp	r3, r2
 80092fa:	d177      	bne.n	80093ec <UART_SetConfig+0x190>
 80092fc:	4ba5      	ldr	r3, [pc, #660]	@ (8009594 <UART_SetConfig+0x338>)
 80092fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009300:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009304:	2b28      	cmp	r3, #40	@ 0x28
 8009306:	d86d      	bhi.n	80093e4 <UART_SetConfig+0x188>
 8009308:	a201      	add	r2, pc, #4	@ (adr r2, 8009310 <UART_SetConfig+0xb4>)
 800930a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800930e:	bf00      	nop
 8009310:	080093b5 	.word	0x080093b5
 8009314:	080093e5 	.word	0x080093e5
 8009318:	080093e5 	.word	0x080093e5
 800931c:	080093e5 	.word	0x080093e5
 8009320:	080093e5 	.word	0x080093e5
 8009324:	080093e5 	.word	0x080093e5
 8009328:	080093e5 	.word	0x080093e5
 800932c:	080093e5 	.word	0x080093e5
 8009330:	080093bd 	.word	0x080093bd
 8009334:	080093e5 	.word	0x080093e5
 8009338:	080093e5 	.word	0x080093e5
 800933c:	080093e5 	.word	0x080093e5
 8009340:	080093e5 	.word	0x080093e5
 8009344:	080093e5 	.word	0x080093e5
 8009348:	080093e5 	.word	0x080093e5
 800934c:	080093e5 	.word	0x080093e5
 8009350:	080093c5 	.word	0x080093c5
 8009354:	080093e5 	.word	0x080093e5
 8009358:	080093e5 	.word	0x080093e5
 800935c:	080093e5 	.word	0x080093e5
 8009360:	080093e5 	.word	0x080093e5
 8009364:	080093e5 	.word	0x080093e5
 8009368:	080093e5 	.word	0x080093e5
 800936c:	080093e5 	.word	0x080093e5
 8009370:	080093cd 	.word	0x080093cd
 8009374:	080093e5 	.word	0x080093e5
 8009378:	080093e5 	.word	0x080093e5
 800937c:	080093e5 	.word	0x080093e5
 8009380:	080093e5 	.word	0x080093e5
 8009384:	080093e5 	.word	0x080093e5
 8009388:	080093e5 	.word	0x080093e5
 800938c:	080093e5 	.word	0x080093e5
 8009390:	080093d5 	.word	0x080093d5
 8009394:	080093e5 	.word	0x080093e5
 8009398:	080093e5 	.word	0x080093e5
 800939c:	080093e5 	.word	0x080093e5
 80093a0:	080093e5 	.word	0x080093e5
 80093a4:	080093e5 	.word	0x080093e5
 80093a8:	080093e5 	.word	0x080093e5
 80093ac:	080093e5 	.word	0x080093e5
 80093b0:	080093dd 	.word	0x080093dd
 80093b4:	2301      	movs	r3, #1
 80093b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80093ba:	e222      	b.n	8009802 <UART_SetConfig+0x5a6>
 80093bc:	2304      	movs	r3, #4
 80093be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80093c2:	e21e      	b.n	8009802 <UART_SetConfig+0x5a6>
 80093c4:	2308      	movs	r3, #8
 80093c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80093ca:	e21a      	b.n	8009802 <UART_SetConfig+0x5a6>
 80093cc:	2310      	movs	r3, #16
 80093ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80093d2:	e216      	b.n	8009802 <UART_SetConfig+0x5a6>
 80093d4:	2320      	movs	r3, #32
 80093d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80093da:	e212      	b.n	8009802 <UART_SetConfig+0x5a6>
 80093dc:	2340      	movs	r3, #64	@ 0x40
 80093de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80093e2:	e20e      	b.n	8009802 <UART_SetConfig+0x5a6>
 80093e4:	2380      	movs	r3, #128	@ 0x80
 80093e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80093ea:	e20a      	b.n	8009802 <UART_SetConfig+0x5a6>
 80093ec:	697b      	ldr	r3, [r7, #20]
 80093ee:	681b      	ldr	r3, [r3, #0]
 80093f0:	4a69      	ldr	r2, [pc, #420]	@ (8009598 <UART_SetConfig+0x33c>)
 80093f2:	4293      	cmp	r3, r2
 80093f4:	d130      	bne.n	8009458 <UART_SetConfig+0x1fc>
 80093f6:	4b67      	ldr	r3, [pc, #412]	@ (8009594 <UART_SetConfig+0x338>)
 80093f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80093fa:	f003 0307 	and.w	r3, r3, #7
 80093fe:	2b05      	cmp	r3, #5
 8009400:	d826      	bhi.n	8009450 <UART_SetConfig+0x1f4>
 8009402:	a201      	add	r2, pc, #4	@ (adr r2, 8009408 <UART_SetConfig+0x1ac>)
 8009404:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009408:	08009421 	.word	0x08009421
 800940c:	08009429 	.word	0x08009429
 8009410:	08009431 	.word	0x08009431
 8009414:	08009439 	.word	0x08009439
 8009418:	08009441 	.word	0x08009441
 800941c:	08009449 	.word	0x08009449
 8009420:	2300      	movs	r3, #0
 8009422:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009426:	e1ec      	b.n	8009802 <UART_SetConfig+0x5a6>
 8009428:	2304      	movs	r3, #4
 800942a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800942e:	e1e8      	b.n	8009802 <UART_SetConfig+0x5a6>
 8009430:	2308      	movs	r3, #8
 8009432:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009436:	e1e4      	b.n	8009802 <UART_SetConfig+0x5a6>
 8009438:	2310      	movs	r3, #16
 800943a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800943e:	e1e0      	b.n	8009802 <UART_SetConfig+0x5a6>
 8009440:	2320      	movs	r3, #32
 8009442:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009446:	e1dc      	b.n	8009802 <UART_SetConfig+0x5a6>
 8009448:	2340      	movs	r3, #64	@ 0x40
 800944a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800944e:	e1d8      	b.n	8009802 <UART_SetConfig+0x5a6>
 8009450:	2380      	movs	r3, #128	@ 0x80
 8009452:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009456:	e1d4      	b.n	8009802 <UART_SetConfig+0x5a6>
 8009458:	697b      	ldr	r3, [r7, #20]
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	4a4f      	ldr	r2, [pc, #316]	@ (800959c <UART_SetConfig+0x340>)
 800945e:	4293      	cmp	r3, r2
 8009460:	d130      	bne.n	80094c4 <UART_SetConfig+0x268>
 8009462:	4b4c      	ldr	r3, [pc, #304]	@ (8009594 <UART_SetConfig+0x338>)
 8009464:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009466:	f003 0307 	and.w	r3, r3, #7
 800946a:	2b05      	cmp	r3, #5
 800946c:	d826      	bhi.n	80094bc <UART_SetConfig+0x260>
 800946e:	a201      	add	r2, pc, #4	@ (adr r2, 8009474 <UART_SetConfig+0x218>)
 8009470:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009474:	0800948d 	.word	0x0800948d
 8009478:	08009495 	.word	0x08009495
 800947c:	0800949d 	.word	0x0800949d
 8009480:	080094a5 	.word	0x080094a5
 8009484:	080094ad 	.word	0x080094ad
 8009488:	080094b5 	.word	0x080094b5
 800948c:	2300      	movs	r3, #0
 800948e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009492:	e1b6      	b.n	8009802 <UART_SetConfig+0x5a6>
 8009494:	2304      	movs	r3, #4
 8009496:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800949a:	e1b2      	b.n	8009802 <UART_SetConfig+0x5a6>
 800949c:	2308      	movs	r3, #8
 800949e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80094a2:	e1ae      	b.n	8009802 <UART_SetConfig+0x5a6>
 80094a4:	2310      	movs	r3, #16
 80094a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80094aa:	e1aa      	b.n	8009802 <UART_SetConfig+0x5a6>
 80094ac:	2320      	movs	r3, #32
 80094ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80094b2:	e1a6      	b.n	8009802 <UART_SetConfig+0x5a6>
 80094b4:	2340      	movs	r3, #64	@ 0x40
 80094b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80094ba:	e1a2      	b.n	8009802 <UART_SetConfig+0x5a6>
 80094bc:	2380      	movs	r3, #128	@ 0x80
 80094be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80094c2:	e19e      	b.n	8009802 <UART_SetConfig+0x5a6>
 80094c4:	697b      	ldr	r3, [r7, #20]
 80094c6:	681b      	ldr	r3, [r3, #0]
 80094c8:	4a35      	ldr	r2, [pc, #212]	@ (80095a0 <UART_SetConfig+0x344>)
 80094ca:	4293      	cmp	r3, r2
 80094cc:	d130      	bne.n	8009530 <UART_SetConfig+0x2d4>
 80094ce:	4b31      	ldr	r3, [pc, #196]	@ (8009594 <UART_SetConfig+0x338>)
 80094d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80094d2:	f003 0307 	and.w	r3, r3, #7
 80094d6:	2b05      	cmp	r3, #5
 80094d8:	d826      	bhi.n	8009528 <UART_SetConfig+0x2cc>
 80094da:	a201      	add	r2, pc, #4	@ (adr r2, 80094e0 <UART_SetConfig+0x284>)
 80094dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80094e0:	080094f9 	.word	0x080094f9
 80094e4:	08009501 	.word	0x08009501
 80094e8:	08009509 	.word	0x08009509
 80094ec:	08009511 	.word	0x08009511
 80094f0:	08009519 	.word	0x08009519
 80094f4:	08009521 	.word	0x08009521
 80094f8:	2300      	movs	r3, #0
 80094fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80094fe:	e180      	b.n	8009802 <UART_SetConfig+0x5a6>
 8009500:	2304      	movs	r3, #4
 8009502:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009506:	e17c      	b.n	8009802 <UART_SetConfig+0x5a6>
 8009508:	2308      	movs	r3, #8
 800950a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800950e:	e178      	b.n	8009802 <UART_SetConfig+0x5a6>
 8009510:	2310      	movs	r3, #16
 8009512:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009516:	e174      	b.n	8009802 <UART_SetConfig+0x5a6>
 8009518:	2320      	movs	r3, #32
 800951a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800951e:	e170      	b.n	8009802 <UART_SetConfig+0x5a6>
 8009520:	2340      	movs	r3, #64	@ 0x40
 8009522:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009526:	e16c      	b.n	8009802 <UART_SetConfig+0x5a6>
 8009528:	2380      	movs	r3, #128	@ 0x80
 800952a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800952e:	e168      	b.n	8009802 <UART_SetConfig+0x5a6>
 8009530:	697b      	ldr	r3, [r7, #20]
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	4a1b      	ldr	r2, [pc, #108]	@ (80095a4 <UART_SetConfig+0x348>)
 8009536:	4293      	cmp	r3, r2
 8009538:	d142      	bne.n	80095c0 <UART_SetConfig+0x364>
 800953a:	4b16      	ldr	r3, [pc, #88]	@ (8009594 <UART_SetConfig+0x338>)
 800953c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800953e:	f003 0307 	and.w	r3, r3, #7
 8009542:	2b05      	cmp	r3, #5
 8009544:	d838      	bhi.n	80095b8 <UART_SetConfig+0x35c>
 8009546:	a201      	add	r2, pc, #4	@ (adr r2, 800954c <UART_SetConfig+0x2f0>)
 8009548:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800954c:	08009565 	.word	0x08009565
 8009550:	0800956d 	.word	0x0800956d
 8009554:	08009575 	.word	0x08009575
 8009558:	0800957d 	.word	0x0800957d
 800955c:	080095a9 	.word	0x080095a9
 8009560:	080095b1 	.word	0x080095b1
 8009564:	2300      	movs	r3, #0
 8009566:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800956a:	e14a      	b.n	8009802 <UART_SetConfig+0x5a6>
 800956c:	2304      	movs	r3, #4
 800956e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009572:	e146      	b.n	8009802 <UART_SetConfig+0x5a6>
 8009574:	2308      	movs	r3, #8
 8009576:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800957a:	e142      	b.n	8009802 <UART_SetConfig+0x5a6>
 800957c:	2310      	movs	r3, #16
 800957e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009582:	e13e      	b.n	8009802 <UART_SetConfig+0x5a6>
 8009584:	cfff69f3 	.word	0xcfff69f3
 8009588:	58000c00 	.word	0x58000c00
 800958c:	11fff4ff 	.word	0x11fff4ff
 8009590:	40011000 	.word	0x40011000
 8009594:	58024400 	.word	0x58024400
 8009598:	40004400 	.word	0x40004400
 800959c:	40004800 	.word	0x40004800
 80095a0:	40004c00 	.word	0x40004c00
 80095a4:	40005000 	.word	0x40005000
 80095a8:	2320      	movs	r3, #32
 80095aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80095ae:	e128      	b.n	8009802 <UART_SetConfig+0x5a6>
 80095b0:	2340      	movs	r3, #64	@ 0x40
 80095b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80095b6:	e124      	b.n	8009802 <UART_SetConfig+0x5a6>
 80095b8:	2380      	movs	r3, #128	@ 0x80
 80095ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80095be:	e120      	b.n	8009802 <UART_SetConfig+0x5a6>
 80095c0:	697b      	ldr	r3, [r7, #20]
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	4acb      	ldr	r2, [pc, #812]	@ (80098f4 <UART_SetConfig+0x698>)
 80095c6:	4293      	cmp	r3, r2
 80095c8:	d176      	bne.n	80096b8 <UART_SetConfig+0x45c>
 80095ca:	4bcb      	ldr	r3, [pc, #812]	@ (80098f8 <UART_SetConfig+0x69c>)
 80095cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80095ce:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80095d2:	2b28      	cmp	r3, #40	@ 0x28
 80095d4:	d86c      	bhi.n	80096b0 <UART_SetConfig+0x454>
 80095d6:	a201      	add	r2, pc, #4	@ (adr r2, 80095dc <UART_SetConfig+0x380>)
 80095d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80095dc:	08009681 	.word	0x08009681
 80095e0:	080096b1 	.word	0x080096b1
 80095e4:	080096b1 	.word	0x080096b1
 80095e8:	080096b1 	.word	0x080096b1
 80095ec:	080096b1 	.word	0x080096b1
 80095f0:	080096b1 	.word	0x080096b1
 80095f4:	080096b1 	.word	0x080096b1
 80095f8:	080096b1 	.word	0x080096b1
 80095fc:	08009689 	.word	0x08009689
 8009600:	080096b1 	.word	0x080096b1
 8009604:	080096b1 	.word	0x080096b1
 8009608:	080096b1 	.word	0x080096b1
 800960c:	080096b1 	.word	0x080096b1
 8009610:	080096b1 	.word	0x080096b1
 8009614:	080096b1 	.word	0x080096b1
 8009618:	080096b1 	.word	0x080096b1
 800961c:	08009691 	.word	0x08009691
 8009620:	080096b1 	.word	0x080096b1
 8009624:	080096b1 	.word	0x080096b1
 8009628:	080096b1 	.word	0x080096b1
 800962c:	080096b1 	.word	0x080096b1
 8009630:	080096b1 	.word	0x080096b1
 8009634:	080096b1 	.word	0x080096b1
 8009638:	080096b1 	.word	0x080096b1
 800963c:	08009699 	.word	0x08009699
 8009640:	080096b1 	.word	0x080096b1
 8009644:	080096b1 	.word	0x080096b1
 8009648:	080096b1 	.word	0x080096b1
 800964c:	080096b1 	.word	0x080096b1
 8009650:	080096b1 	.word	0x080096b1
 8009654:	080096b1 	.word	0x080096b1
 8009658:	080096b1 	.word	0x080096b1
 800965c:	080096a1 	.word	0x080096a1
 8009660:	080096b1 	.word	0x080096b1
 8009664:	080096b1 	.word	0x080096b1
 8009668:	080096b1 	.word	0x080096b1
 800966c:	080096b1 	.word	0x080096b1
 8009670:	080096b1 	.word	0x080096b1
 8009674:	080096b1 	.word	0x080096b1
 8009678:	080096b1 	.word	0x080096b1
 800967c:	080096a9 	.word	0x080096a9
 8009680:	2301      	movs	r3, #1
 8009682:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009686:	e0bc      	b.n	8009802 <UART_SetConfig+0x5a6>
 8009688:	2304      	movs	r3, #4
 800968a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800968e:	e0b8      	b.n	8009802 <UART_SetConfig+0x5a6>
 8009690:	2308      	movs	r3, #8
 8009692:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009696:	e0b4      	b.n	8009802 <UART_SetConfig+0x5a6>
 8009698:	2310      	movs	r3, #16
 800969a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800969e:	e0b0      	b.n	8009802 <UART_SetConfig+0x5a6>
 80096a0:	2320      	movs	r3, #32
 80096a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80096a6:	e0ac      	b.n	8009802 <UART_SetConfig+0x5a6>
 80096a8:	2340      	movs	r3, #64	@ 0x40
 80096aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80096ae:	e0a8      	b.n	8009802 <UART_SetConfig+0x5a6>
 80096b0:	2380      	movs	r3, #128	@ 0x80
 80096b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80096b6:	e0a4      	b.n	8009802 <UART_SetConfig+0x5a6>
 80096b8:	697b      	ldr	r3, [r7, #20]
 80096ba:	681b      	ldr	r3, [r3, #0]
 80096bc:	4a8f      	ldr	r2, [pc, #572]	@ (80098fc <UART_SetConfig+0x6a0>)
 80096be:	4293      	cmp	r3, r2
 80096c0:	d130      	bne.n	8009724 <UART_SetConfig+0x4c8>
 80096c2:	4b8d      	ldr	r3, [pc, #564]	@ (80098f8 <UART_SetConfig+0x69c>)
 80096c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80096c6:	f003 0307 	and.w	r3, r3, #7
 80096ca:	2b05      	cmp	r3, #5
 80096cc:	d826      	bhi.n	800971c <UART_SetConfig+0x4c0>
 80096ce:	a201      	add	r2, pc, #4	@ (adr r2, 80096d4 <UART_SetConfig+0x478>)
 80096d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80096d4:	080096ed 	.word	0x080096ed
 80096d8:	080096f5 	.word	0x080096f5
 80096dc:	080096fd 	.word	0x080096fd
 80096e0:	08009705 	.word	0x08009705
 80096e4:	0800970d 	.word	0x0800970d
 80096e8:	08009715 	.word	0x08009715
 80096ec:	2300      	movs	r3, #0
 80096ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80096f2:	e086      	b.n	8009802 <UART_SetConfig+0x5a6>
 80096f4:	2304      	movs	r3, #4
 80096f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80096fa:	e082      	b.n	8009802 <UART_SetConfig+0x5a6>
 80096fc:	2308      	movs	r3, #8
 80096fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009702:	e07e      	b.n	8009802 <UART_SetConfig+0x5a6>
 8009704:	2310      	movs	r3, #16
 8009706:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800970a:	e07a      	b.n	8009802 <UART_SetConfig+0x5a6>
 800970c:	2320      	movs	r3, #32
 800970e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009712:	e076      	b.n	8009802 <UART_SetConfig+0x5a6>
 8009714:	2340      	movs	r3, #64	@ 0x40
 8009716:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800971a:	e072      	b.n	8009802 <UART_SetConfig+0x5a6>
 800971c:	2380      	movs	r3, #128	@ 0x80
 800971e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009722:	e06e      	b.n	8009802 <UART_SetConfig+0x5a6>
 8009724:	697b      	ldr	r3, [r7, #20]
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	4a75      	ldr	r2, [pc, #468]	@ (8009900 <UART_SetConfig+0x6a4>)
 800972a:	4293      	cmp	r3, r2
 800972c:	d130      	bne.n	8009790 <UART_SetConfig+0x534>
 800972e:	4b72      	ldr	r3, [pc, #456]	@ (80098f8 <UART_SetConfig+0x69c>)
 8009730:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009732:	f003 0307 	and.w	r3, r3, #7
 8009736:	2b05      	cmp	r3, #5
 8009738:	d826      	bhi.n	8009788 <UART_SetConfig+0x52c>
 800973a:	a201      	add	r2, pc, #4	@ (adr r2, 8009740 <UART_SetConfig+0x4e4>)
 800973c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009740:	08009759 	.word	0x08009759
 8009744:	08009761 	.word	0x08009761
 8009748:	08009769 	.word	0x08009769
 800974c:	08009771 	.word	0x08009771
 8009750:	08009779 	.word	0x08009779
 8009754:	08009781 	.word	0x08009781
 8009758:	2300      	movs	r3, #0
 800975a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800975e:	e050      	b.n	8009802 <UART_SetConfig+0x5a6>
 8009760:	2304      	movs	r3, #4
 8009762:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009766:	e04c      	b.n	8009802 <UART_SetConfig+0x5a6>
 8009768:	2308      	movs	r3, #8
 800976a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800976e:	e048      	b.n	8009802 <UART_SetConfig+0x5a6>
 8009770:	2310      	movs	r3, #16
 8009772:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009776:	e044      	b.n	8009802 <UART_SetConfig+0x5a6>
 8009778:	2320      	movs	r3, #32
 800977a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800977e:	e040      	b.n	8009802 <UART_SetConfig+0x5a6>
 8009780:	2340      	movs	r3, #64	@ 0x40
 8009782:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009786:	e03c      	b.n	8009802 <UART_SetConfig+0x5a6>
 8009788:	2380      	movs	r3, #128	@ 0x80
 800978a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800978e:	e038      	b.n	8009802 <UART_SetConfig+0x5a6>
 8009790:	697b      	ldr	r3, [r7, #20]
 8009792:	681b      	ldr	r3, [r3, #0]
 8009794:	4a5b      	ldr	r2, [pc, #364]	@ (8009904 <UART_SetConfig+0x6a8>)
 8009796:	4293      	cmp	r3, r2
 8009798:	d130      	bne.n	80097fc <UART_SetConfig+0x5a0>
 800979a:	4b57      	ldr	r3, [pc, #348]	@ (80098f8 <UART_SetConfig+0x69c>)
 800979c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800979e:	f003 0307 	and.w	r3, r3, #7
 80097a2:	2b05      	cmp	r3, #5
 80097a4:	d826      	bhi.n	80097f4 <UART_SetConfig+0x598>
 80097a6:	a201      	add	r2, pc, #4	@ (adr r2, 80097ac <UART_SetConfig+0x550>)
 80097a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80097ac:	080097c5 	.word	0x080097c5
 80097b0:	080097cd 	.word	0x080097cd
 80097b4:	080097d5 	.word	0x080097d5
 80097b8:	080097dd 	.word	0x080097dd
 80097bc:	080097e5 	.word	0x080097e5
 80097c0:	080097ed 	.word	0x080097ed
 80097c4:	2302      	movs	r3, #2
 80097c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80097ca:	e01a      	b.n	8009802 <UART_SetConfig+0x5a6>
 80097cc:	2304      	movs	r3, #4
 80097ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80097d2:	e016      	b.n	8009802 <UART_SetConfig+0x5a6>
 80097d4:	2308      	movs	r3, #8
 80097d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80097da:	e012      	b.n	8009802 <UART_SetConfig+0x5a6>
 80097dc:	2310      	movs	r3, #16
 80097de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80097e2:	e00e      	b.n	8009802 <UART_SetConfig+0x5a6>
 80097e4:	2320      	movs	r3, #32
 80097e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80097ea:	e00a      	b.n	8009802 <UART_SetConfig+0x5a6>
 80097ec:	2340      	movs	r3, #64	@ 0x40
 80097ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80097f2:	e006      	b.n	8009802 <UART_SetConfig+0x5a6>
 80097f4:	2380      	movs	r3, #128	@ 0x80
 80097f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80097fa:	e002      	b.n	8009802 <UART_SetConfig+0x5a6>
 80097fc:	2380      	movs	r3, #128	@ 0x80
 80097fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009802:	697b      	ldr	r3, [r7, #20]
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	4a3f      	ldr	r2, [pc, #252]	@ (8009904 <UART_SetConfig+0x6a8>)
 8009808:	4293      	cmp	r3, r2
 800980a:	f040 80f8 	bne.w	80099fe <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800980e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8009812:	2b20      	cmp	r3, #32
 8009814:	dc46      	bgt.n	80098a4 <UART_SetConfig+0x648>
 8009816:	2b02      	cmp	r3, #2
 8009818:	f2c0 8082 	blt.w	8009920 <UART_SetConfig+0x6c4>
 800981c:	3b02      	subs	r3, #2
 800981e:	2b1e      	cmp	r3, #30
 8009820:	d87e      	bhi.n	8009920 <UART_SetConfig+0x6c4>
 8009822:	a201      	add	r2, pc, #4	@ (adr r2, 8009828 <UART_SetConfig+0x5cc>)
 8009824:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009828:	080098ab 	.word	0x080098ab
 800982c:	08009921 	.word	0x08009921
 8009830:	080098b3 	.word	0x080098b3
 8009834:	08009921 	.word	0x08009921
 8009838:	08009921 	.word	0x08009921
 800983c:	08009921 	.word	0x08009921
 8009840:	080098c3 	.word	0x080098c3
 8009844:	08009921 	.word	0x08009921
 8009848:	08009921 	.word	0x08009921
 800984c:	08009921 	.word	0x08009921
 8009850:	08009921 	.word	0x08009921
 8009854:	08009921 	.word	0x08009921
 8009858:	08009921 	.word	0x08009921
 800985c:	08009921 	.word	0x08009921
 8009860:	080098d3 	.word	0x080098d3
 8009864:	08009921 	.word	0x08009921
 8009868:	08009921 	.word	0x08009921
 800986c:	08009921 	.word	0x08009921
 8009870:	08009921 	.word	0x08009921
 8009874:	08009921 	.word	0x08009921
 8009878:	08009921 	.word	0x08009921
 800987c:	08009921 	.word	0x08009921
 8009880:	08009921 	.word	0x08009921
 8009884:	08009921 	.word	0x08009921
 8009888:	08009921 	.word	0x08009921
 800988c:	08009921 	.word	0x08009921
 8009890:	08009921 	.word	0x08009921
 8009894:	08009921 	.word	0x08009921
 8009898:	08009921 	.word	0x08009921
 800989c:	08009921 	.word	0x08009921
 80098a0:	08009913 	.word	0x08009913
 80098a4:	2b40      	cmp	r3, #64	@ 0x40
 80098a6:	d037      	beq.n	8009918 <UART_SetConfig+0x6bc>
 80098a8:	e03a      	b.n	8009920 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80098aa:	f7fd fee7 	bl	800767c <HAL_RCCEx_GetD3PCLK1Freq>
 80098ae:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80098b0:	e03c      	b.n	800992c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80098b2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80098b6:	4618      	mov	r0, r3
 80098b8:	f7fd fef6 	bl	80076a8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80098bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80098c0:	e034      	b.n	800992c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80098c2:	f107 0318 	add.w	r3, r7, #24
 80098c6:	4618      	mov	r0, r3
 80098c8:	f7fe f842 	bl	8007950 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80098cc:	69fb      	ldr	r3, [r7, #28]
 80098ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80098d0:	e02c      	b.n	800992c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80098d2:	4b09      	ldr	r3, [pc, #36]	@ (80098f8 <UART_SetConfig+0x69c>)
 80098d4:	681b      	ldr	r3, [r3, #0]
 80098d6:	f003 0320 	and.w	r3, r3, #32
 80098da:	2b00      	cmp	r3, #0
 80098dc:	d016      	beq.n	800990c <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80098de:	4b06      	ldr	r3, [pc, #24]	@ (80098f8 <UART_SetConfig+0x69c>)
 80098e0:	681b      	ldr	r3, [r3, #0]
 80098e2:	08db      	lsrs	r3, r3, #3
 80098e4:	f003 0303 	and.w	r3, r3, #3
 80098e8:	4a07      	ldr	r2, [pc, #28]	@ (8009908 <UART_SetConfig+0x6ac>)
 80098ea:	fa22 f303 	lsr.w	r3, r2, r3
 80098ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80098f0:	e01c      	b.n	800992c <UART_SetConfig+0x6d0>
 80098f2:	bf00      	nop
 80098f4:	40011400 	.word	0x40011400
 80098f8:	58024400 	.word	0x58024400
 80098fc:	40007800 	.word	0x40007800
 8009900:	40007c00 	.word	0x40007c00
 8009904:	58000c00 	.word	0x58000c00
 8009908:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800990c:	4b9d      	ldr	r3, [pc, #628]	@ (8009b84 <UART_SetConfig+0x928>)
 800990e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009910:	e00c      	b.n	800992c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8009912:	4b9d      	ldr	r3, [pc, #628]	@ (8009b88 <UART_SetConfig+0x92c>)
 8009914:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009916:	e009      	b.n	800992c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009918:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800991c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800991e:	e005      	b.n	800992c <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8009920:	2300      	movs	r3, #0
 8009922:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8009924:	2301      	movs	r3, #1
 8009926:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800992a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800992c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800992e:	2b00      	cmp	r3, #0
 8009930:	f000 81de 	beq.w	8009cf0 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009934:	697b      	ldr	r3, [r7, #20]
 8009936:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009938:	4a94      	ldr	r2, [pc, #592]	@ (8009b8c <UART_SetConfig+0x930>)
 800993a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800993e:	461a      	mov	r2, r3
 8009940:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009942:	fbb3 f3f2 	udiv	r3, r3, r2
 8009946:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009948:	697b      	ldr	r3, [r7, #20]
 800994a:	685a      	ldr	r2, [r3, #4]
 800994c:	4613      	mov	r3, r2
 800994e:	005b      	lsls	r3, r3, #1
 8009950:	4413      	add	r3, r2
 8009952:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009954:	429a      	cmp	r2, r3
 8009956:	d305      	bcc.n	8009964 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8009958:	697b      	ldr	r3, [r7, #20]
 800995a:	685b      	ldr	r3, [r3, #4]
 800995c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800995e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009960:	429a      	cmp	r2, r3
 8009962:	d903      	bls.n	800996c <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8009964:	2301      	movs	r3, #1
 8009966:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800996a:	e1c1      	b.n	8009cf0 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800996c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800996e:	2200      	movs	r2, #0
 8009970:	60bb      	str	r3, [r7, #8]
 8009972:	60fa      	str	r2, [r7, #12]
 8009974:	697b      	ldr	r3, [r7, #20]
 8009976:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009978:	4a84      	ldr	r2, [pc, #528]	@ (8009b8c <UART_SetConfig+0x930>)
 800997a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800997e:	b29b      	uxth	r3, r3
 8009980:	2200      	movs	r2, #0
 8009982:	603b      	str	r3, [r7, #0]
 8009984:	607a      	str	r2, [r7, #4]
 8009986:	e9d7 2300 	ldrd	r2, r3, [r7]
 800998a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800998e:	f7f6 fcaf 	bl	80002f0 <__aeabi_uldivmod>
 8009992:	4602      	mov	r2, r0
 8009994:	460b      	mov	r3, r1
 8009996:	4610      	mov	r0, r2
 8009998:	4619      	mov	r1, r3
 800999a:	f04f 0200 	mov.w	r2, #0
 800999e:	f04f 0300 	mov.w	r3, #0
 80099a2:	020b      	lsls	r3, r1, #8
 80099a4:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80099a8:	0202      	lsls	r2, r0, #8
 80099aa:	6979      	ldr	r1, [r7, #20]
 80099ac:	6849      	ldr	r1, [r1, #4]
 80099ae:	0849      	lsrs	r1, r1, #1
 80099b0:	2000      	movs	r0, #0
 80099b2:	460c      	mov	r4, r1
 80099b4:	4605      	mov	r5, r0
 80099b6:	eb12 0804 	adds.w	r8, r2, r4
 80099ba:	eb43 0905 	adc.w	r9, r3, r5
 80099be:	697b      	ldr	r3, [r7, #20]
 80099c0:	685b      	ldr	r3, [r3, #4]
 80099c2:	2200      	movs	r2, #0
 80099c4:	469a      	mov	sl, r3
 80099c6:	4693      	mov	fp, r2
 80099c8:	4652      	mov	r2, sl
 80099ca:	465b      	mov	r3, fp
 80099cc:	4640      	mov	r0, r8
 80099ce:	4649      	mov	r1, r9
 80099d0:	f7f6 fc8e 	bl	80002f0 <__aeabi_uldivmod>
 80099d4:	4602      	mov	r2, r0
 80099d6:	460b      	mov	r3, r1
 80099d8:	4613      	mov	r3, r2
 80099da:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80099dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80099de:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80099e2:	d308      	bcc.n	80099f6 <UART_SetConfig+0x79a>
 80099e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80099e6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80099ea:	d204      	bcs.n	80099f6 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 80099ec:	697b      	ldr	r3, [r7, #20]
 80099ee:	681b      	ldr	r3, [r3, #0]
 80099f0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80099f2:	60da      	str	r2, [r3, #12]
 80099f4:	e17c      	b.n	8009cf0 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 80099f6:	2301      	movs	r3, #1
 80099f8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80099fc:	e178      	b.n	8009cf0 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80099fe:	697b      	ldr	r3, [r7, #20]
 8009a00:	69db      	ldr	r3, [r3, #28]
 8009a02:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009a06:	f040 80c5 	bne.w	8009b94 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8009a0a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8009a0e:	2b20      	cmp	r3, #32
 8009a10:	dc48      	bgt.n	8009aa4 <UART_SetConfig+0x848>
 8009a12:	2b00      	cmp	r3, #0
 8009a14:	db7b      	blt.n	8009b0e <UART_SetConfig+0x8b2>
 8009a16:	2b20      	cmp	r3, #32
 8009a18:	d879      	bhi.n	8009b0e <UART_SetConfig+0x8b2>
 8009a1a:	a201      	add	r2, pc, #4	@ (adr r2, 8009a20 <UART_SetConfig+0x7c4>)
 8009a1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a20:	08009aab 	.word	0x08009aab
 8009a24:	08009ab3 	.word	0x08009ab3
 8009a28:	08009b0f 	.word	0x08009b0f
 8009a2c:	08009b0f 	.word	0x08009b0f
 8009a30:	08009abb 	.word	0x08009abb
 8009a34:	08009b0f 	.word	0x08009b0f
 8009a38:	08009b0f 	.word	0x08009b0f
 8009a3c:	08009b0f 	.word	0x08009b0f
 8009a40:	08009acb 	.word	0x08009acb
 8009a44:	08009b0f 	.word	0x08009b0f
 8009a48:	08009b0f 	.word	0x08009b0f
 8009a4c:	08009b0f 	.word	0x08009b0f
 8009a50:	08009b0f 	.word	0x08009b0f
 8009a54:	08009b0f 	.word	0x08009b0f
 8009a58:	08009b0f 	.word	0x08009b0f
 8009a5c:	08009b0f 	.word	0x08009b0f
 8009a60:	08009adb 	.word	0x08009adb
 8009a64:	08009b0f 	.word	0x08009b0f
 8009a68:	08009b0f 	.word	0x08009b0f
 8009a6c:	08009b0f 	.word	0x08009b0f
 8009a70:	08009b0f 	.word	0x08009b0f
 8009a74:	08009b0f 	.word	0x08009b0f
 8009a78:	08009b0f 	.word	0x08009b0f
 8009a7c:	08009b0f 	.word	0x08009b0f
 8009a80:	08009b0f 	.word	0x08009b0f
 8009a84:	08009b0f 	.word	0x08009b0f
 8009a88:	08009b0f 	.word	0x08009b0f
 8009a8c:	08009b0f 	.word	0x08009b0f
 8009a90:	08009b0f 	.word	0x08009b0f
 8009a94:	08009b0f 	.word	0x08009b0f
 8009a98:	08009b0f 	.word	0x08009b0f
 8009a9c:	08009b0f 	.word	0x08009b0f
 8009aa0:	08009b01 	.word	0x08009b01
 8009aa4:	2b40      	cmp	r3, #64	@ 0x40
 8009aa6:	d02e      	beq.n	8009b06 <UART_SetConfig+0x8aa>
 8009aa8:	e031      	b.n	8009b0e <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009aaa:	f7fb fdef 	bl	800568c <HAL_RCC_GetPCLK1Freq>
 8009aae:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009ab0:	e033      	b.n	8009b1a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009ab2:	f7fb fe01 	bl	80056b8 <HAL_RCC_GetPCLK2Freq>
 8009ab6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009ab8:	e02f      	b.n	8009b1a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009aba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009abe:	4618      	mov	r0, r3
 8009ac0:	f7fd fdf2 	bl	80076a8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009ac4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ac6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009ac8:	e027      	b.n	8009b1a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009aca:	f107 0318 	add.w	r3, r7, #24
 8009ace:	4618      	mov	r0, r3
 8009ad0:	f7fd ff3e 	bl	8007950 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009ad4:	69fb      	ldr	r3, [r7, #28]
 8009ad6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009ad8:	e01f      	b.n	8009b1a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009ada:	4b2d      	ldr	r3, [pc, #180]	@ (8009b90 <UART_SetConfig+0x934>)
 8009adc:	681b      	ldr	r3, [r3, #0]
 8009ade:	f003 0320 	and.w	r3, r3, #32
 8009ae2:	2b00      	cmp	r3, #0
 8009ae4:	d009      	beq.n	8009afa <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8009ae6:	4b2a      	ldr	r3, [pc, #168]	@ (8009b90 <UART_SetConfig+0x934>)
 8009ae8:	681b      	ldr	r3, [r3, #0]
 8009aea:	08db      	lsrs	r3, r3, #3
 8009aec:	f003 0303 	and.w	r3, r3, #3
 8009af0:	4a24      	ldr	r2, [pc, #144]	@ (8009b84 <UART_SetConfig+0x928>)
 8009af2:	fa22 f303 	lsr.w	r3, r2, r3
 8009af6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009af8:	e00f      	b.n	8009b1a <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8009afa:	4b22      	ldr	r3, [pc, #136]	@ (8009b84 <UART_SetConfig+0x928>)
 8009afc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009afe:	e00c      	b.n	8009b1a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8009b00:	4b21      	ldr	r3, [pc, #132]	@ (8009b88 <UART_SetConfig+0x92c>)
 8009b02:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009b04:	e009      	b.n	8009b1a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009b06:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009b0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009b0c:	e005      	b.n	8009b1a <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8009b0e:	2300      	movs	r3, #0
 8009b10:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8009b12:	2301      	movs	r3, #1
 8009b14:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8009b18:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009b1a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	f000 80e7 	beq.w	8009cf0 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009b22:	697b      	ldr	r3, [r7, #20]
 8009b24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009b26:	4a19      	ldr	r2, [pc, #100]	@ (8009b8c <UART_SetConfig+0x930>)
 8009b28:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009b2c:	461a      	mov	r2, r3
 8009b2e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009b30:	fbb3 f3f2 	udiv	r3, r3, r2
 8009b34:	005a      	lsls	r2, r3, #1
 8009b36:	697b      	ldr	r3, [r7, #20]
 8009b38:	685b      	ldr	r3, [r3, #4]
 8009b3a:	085b      	lsrs	r3, r3, #1
 8009b3c:	441a      	add	r2, r3
 8009b3e:	697b      	ldr	r3, [r7, #20]
 8009b40:	685b      	ldr	r3, [r3, #4]
 8009b42:	fbb2 f3f3 	udiv	r3, r2, r3
 8009b46:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009b48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b4a:	2b0f      	cmp	r3, #15
 8009b4c:	d916      	bls.n	8009b7c <UART_SetConfig+0x920>
 8009b4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b50:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009b54:	d212      	bcs.n	8009b7c <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009b56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b58:	b29b      	uxth	r3, r3
 8009b5a:	f023 030f 	bic.w	r3, r3, #15
 8009b5e:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009b60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b62:	085b      	lsrs	r3, r3, #1
 8009b64:	b29b      	uxth	r3, r3
 8009b66:	f003 0307 	and.w	r3, r3, #7
 8009b6a:	b29a      	uxth	r2, r3
 8009b6c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8009b6e:	4313      	orrs	r3, r2
 8009b70:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8009b72:	697b      	ldr	r3, [r7, #20]
 8009b74:	681b      	ldr	r3, [r3, #0]
 8009b76:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8009b78:	60da      	str	r2, [r3, #12]
 8009b7a:	e0b9      	b.n	8009cf0 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8009b7c:	2301      	movs	r3, #1
 8009b7e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8009b82:	e0b5      	b.n	8009cf0 <UART_SetConfig+0xa94>
 8009b84:	03d09000 	.word	0x03d09000
 8009b88:	003d0900 	.word	0x003d0900
 8009b8c:	0800e358 	.word	0x0800e358
 8009b90:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8009b94:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8009b98:	2b20      	cmp	r3, #32
 8009b9a:	dc49      	bgt.n	8009c30 <UART_SetConfig+0x9d4>
 8009b9c:	2b00      	cmp	r3, #0
 8009b9e:	db7c      	blt.n	8009c9a <UART_SetConfig+0xa3e>
 8009ba0:	2b20      	cmp	r3, #32
 8009ba2:	d87a      	bhi.n	8009c9a <UART_SetConfig+0xa3e>
 8009ba4:	a201      	add	r2, pc, #4	@ (adr r2, 8009bac <UART_SetConfig+0x950>)
 8009ba6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009baa:	bf00      	nop
 8009bac:	08009c37 	.word	0x08009c37
 8009bb0:	08009c3f 	.word	0x08009c3f
 8009bb4:	08009c9b 	.word	0x08009c9b
 8009bb8:	08009c9b 	.word	0x08009c9b
 8009bbc:	08009c47 	.word	0x08009c47
 8009bc0:	08009c9b 	.word	0x08009c9b
 8009bc4:	08009c9b 	.word	0x08009c9b
 8009bc8:	08009c9b 	.word	0x08009c9b
 8009bcc:	08009c57 	.word	0x08009c57
 8009bd0:	08009c9b 	.word	0x08009c9b
 8009bd4:	08009c9b 	.word	0x08009c9b
 8009bd8:	08009c9b 	.word	0x08009c9b
 8009bdc:	08009c9b 	.word	0x08009c9b
 8009be0:	08009c9b 	.word	0x08009c9b
 8009be4:	08009c9b 	.word	0x08009c9b
 8009be8:	08009c9b 	.word	0x08009c9b
 8009bec:	08009c67 	.word	0x08009c67
 8009bf0:	08009c9b 	.word	0x08009c9b
 8009bf4:	08009c9b 	.word	0x08009c9b
 8009bf8:	08009c9b 	.word	0x08009c9b
 8009bfc:	08009c9b 	.word	0x08009c9b
 8009c00:	08009c9b 	.word	0x08009c9b
 8009c04:	08009c9b 	.word	0x08009c9b
 8009c08:	08009c9b 	.word	0x08009c9b
 8009c0c:	08009c9b 	.word	0x08009c9b
 8009c10:	08009c9b 	.word	0x08009c9b
 8009c14:	08009c9b 	.word	0x08009c9b
 8009c18:	08009c9b 	.word	0x08009c9b
 8009c1c:	08009c9b 	.word	0x08009c9b
 8009c20:	08009c9b 	.word	0x08009c9b
 8009c24:	08009c9b 	.word	0x08009c9b
 8009c28:	08009c9b 	.word	0x08009c9b
 8009c2c:	08009c8d 	.word	0x08009c8d
 8009c30:	2b40      	cmp	r3, #64	@ 0x40
 8009c32:	d02e      	beq.n	8009c92 <UART_SetConfig+0xa36>
 8009c34:	e031      	b.n	8009c9a <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009c36:	f7fb fd29 	bl	800568c <HAL_RCC_GetPCLK1Freq>
 8009c3a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009c3c:	e033      	b.n	8009ca6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009c3e:	f7fb fd3b 	bl	80056b8 <HAL_RCC_GetPCLK2Freq>
 8009c42:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009c44:	e02f      	b.n	8009ca6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009c46:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009c4a:	4618      	mov	r0, r3
 8009c4c:	f7fd fd2c 	bl	80076a8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009c50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c52:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009c54:	e027      	b.n	8009ca6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009c56:	f107 0318 	add.w	r3, r7, #24
 8009c5a:	4618      	mov	r0, r3
 8009c5c:	f7fd fe78 	bl	8007950 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009c60:	69fb      	ldr	r3, [r7, #28]
 8009c62:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009c64:	e01f      	b.n	8009ca6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009c66:	4b2d      	ldr	r3, [pc, #180]	@ (8009d1c <UART_SetConfig+0xac0>)
 8009c68:	681b      	ldr	r3, [r3, #0]
 8009c6a:	f003 0320 	and.w	r3, r3, #32
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	d009      	beq.n	8009c86 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8009c72:	4b2a      	ldr	r3, [pc, #168]	@ (8009d1c <UART_SetConfig+0xac0>)
 8009c74:	681b      	ldr	r3, [r3, #0]
 8009c76:	08db      	lsrs	r3, r3, #3
 8009c78:	f003 0303 	and.w	r3, r3, #3
 8009c7c:	4a28      	ldr	r2, [pc, #160]	@ (8009d20 <UART_SetConfig+0xac4>)
 8009c7e:	fa22 f303 	lsr.w	r3, r2, r3
 8009c82:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009c84:	e00f      	b.n	8009ca6 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8009c86:	4b26      	ldr	r3, [pc, #152]	@ (8009d20 <UART_SetConfig+0xac4>)
 8009c88:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009c8a:	e00c      	b.n	8009ca6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8009c8c:	4b25      	ldr	r3, [pc, #148]	@ (8009d24 <UART_SetConfig+0xac8>)
 8009c8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009c90:	e009      	b.n	8009ca6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009c92:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009c96:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009c98:	e005      	b.n	8009ca6 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8009c9a:	2300      	movs	r3, #0
 8009c9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8009c9e:	2301      	movs	r3, #1
 8009ca0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8009ca4:	bf00      	nop
    }

    if (pclk != 0U)
 8009ca6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009ca8:	2b00      	cmp	r3, #0
 8009caa:	d021      	beq.n	8009cf0 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009cac:	697b      	ldr	r3, [r7, #20]
 8009cae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009cb0:	4a1d      	ldr	r2, [pc, #116]	@ (8009d28 <UART_SetConfig+0xacc>)
 8009cb2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009cb6:	461a      	mov	r2, r3
 8009cb8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009cba:	fbb3 f2f2 	udiv	r2, r3, r2
 8009cbe:	697b      	ldr	r3, [r7, #20]
 8009cc0:	685b      	ldr	r3, [r3, #4]
 8009cc2:	085b      	lsrs	r3, r3, #1
 8009cc4:	441a      	add	r2, r3
 8009cc6:	697b      	ldr	r3, [r7, #20]
 8009cc8:	685b      	ldr	r3, [r3, #4]
 8009cca:	fbb2 f3f3 	udiv	r3, r2, r3
 8009cce:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009cd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009cd2:	2b0f      	cmp	r3, #15
 8009cd4:	d909      	bls.n	8009cea <UART_SetConfig+0xa8e>
 8009cd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009cd8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009cdc:	d205      	bcs.n	8009cea <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009cde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ce0:	b29a      	uxth	r2, r3
 8009ce2:	697b      	ldr	r3, [r7, #20]
 8009ce4:	681b      	ldr	r3, [r3, #0]
 8009ce6:	60da      	str	r2, [r3, #12]
 8009ce8:	e002      	b.n	8009cf0 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8009cea:	2301      	movs	r3, #1
 8009cec:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009cf0:	697b      	ldr	r3, [r7, #20]
 8009cf2:	2201      	movs	r2, #1
 8009cf4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8009cf8:	697b      	ldr	r3, [r7, #20]
 8009cfa:	2201      	movs	r2, #1
 8009cfc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009d00:	697b      	ldr	r3, [r7, #20]
 8009d02:	2200      	movs	r2, #0
 8009d04:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8009d06:	697b      	ldr	r3, [r7, #20]
 8009d08:	2200      	movs	r2, #0
 8009d0a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8009d0c:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8009d10:	4618      	mov	r0, r3
 8009d12:	3748      	adds	r7, #72	@ 0x48
 8009d14:	46bd      	mov	sp, r7
 8009d16:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009d1a:	bf00      	nop
 8009d1c:	58024400 	.word	0x58024400
 8009d20:	03d09000 	.word	0x03d09000
 8009d24:	003d0900 	.word	0x003d0900
 8009d28:	0800e358 	.word	0x0800e358

08009d2c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009d2c:	b480      	push	{r7}
 8009d2e:	b083      	sub	sp, #12
 8009d30:	af00      	add	r7, sp, #0
 8009d32:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d38:	f003 0308 	and.w	r3, r3, #8
 8009d3c:	2b00      	cmp	r3, #0
 8009d3e:	d00a      	beq.n	8009d56 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	681b      	ldr	r3, [r3, #0]
 8009d44:	685b      	ldr	r3, [r3, #4]
 8009d46:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	681b      	ldr	r3, [r3, #0]
 8009d52:	430a      	orrs	r2, r1
 8009d54:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d5a:	f003 0301 	and.w	r3, r3, #1
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	d00a      	beq.n	8009d78 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	681b      	ldr	r3, [r3, #0]
 8009d66:	685b      	ldr	r3, [r3, #4]
 8009d68:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	681b      	ldr	r3, [r3, #0]
 8009d74:	430a      	orrs	r2, r1
 8009d76:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d7c:	f003 0302 	and.w	r3, r3, #2
 8009d80:	2b00      	cmp	r3, #0
 8009d82:	d00a      	beq.n	8009d9a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	681b      	ldr	r3, [r3, #0]
 8009d88:	685b      	ldr	r3, [r3, #4]
 8009d8a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	430a      	orrs	r2, r1
 8009d98:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d9e:	f003 0304 	and.w	r3, r3, #4
 8009da2:	2b00      	cmp	r3, #0
 8009da4:	d00a      	beq.n	8009dbc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	681b      	ldr	r3, [r3, #0]
 8009daa:	685b      	ldr	r3, [r3, #4]
 8009dac:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	681b      	ldr	r3, [r3, #0]
 8009db8:	430a      	orrs	r2, r1
 8009dba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009dc0:	f003 0310 	and.w	r3, r3, #16
 8009dc4:	2b00      	cmp	r3, #0
 8009dc6:	d00a      	beq.n	8009dde <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	689b      	ldr	r3, [r3, #8]
 8009dce:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	681b      	ldr	r3, [r3, #0]
 8009dda:	430a      	orrs	r2, r1
 8009ddc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009de2:	f003 0320 	and.w	r3, r3, #32
 8009de6:	2b00      	cmp	r3, #0
 8009de8:	d00a      	beq.n	8009e00 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	681b      	ldr	r3, [r3, #0]
 8009dee:	689b      	ldr	r3, [r3, #8]
 8009df0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	681b      	ldr	r3, [r3, #0]
 8009dfc:	430a      	orrs	r2, r1
 8009dfe:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009e04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009e08:	2b00      	cmp	r3, #0
 8009e0a:	d01a      	beq.n	8009e42 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	681b      	ldr	r3, [r3, #0]
 8009e10:	685b      	ldr	r3, [r3, #4]
 8009e12:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	681b      	ldr	r3, [r3, #0]
 8009e1e:	430a      	orrs	r2, r1
 8009e20:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009e26:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009e2a:	d10a      	bne.n	8009e42 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	681b      	ldr	r3, [r3, #0]
 8009e30:	685b      	ldr	r3, [r3, #4]
 8009e32:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	681b      	ldr	r3, [r3, #0]
 8009e3e:	430a      	orrs	r2, r1
 8009e40:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009e46:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009e4a:	2b00      	cmp	r3, #0
 8009e4c:	d00a      	beq.n	8009e64 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	681b      	ldr	r3, [r3, #0]
 8009e52:	685b      	ldr	r3, [r3, #4]
 8009e54:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	681b      	ldr	r3, [r3, #0]
 8009e60:	430a      	orrs	r2, r1
 8009e62:	605a      	str	r2, [r3, #4]
  }
}
 8009e64:	bf00      	nop
 8009e66:	370c      	adds	r7, #12
 8009e68:	46bd      	mov	sp, r7
 8009e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e6e:	4770      	bx	lr

08009e70 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009e70:	b580      	push	{r7, lr}
 8009e72:	b098      	sub	sp, #96	@ 0x60
 8009e74:	af02      	add	r7, sp, #8
 8009e76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	2200      	movs	r2, #0
 8009e7c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009e80:	f7f7 fec4 	bl	8001c0c <HAL_GetTick>
 8009e84:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	681b      	ldr	r3, [r3, #0]
 8009e8a:	681b      	ldr	r3, [r3, #0]
 8009e8c:	f003 0308 	and.w	r3, r3, #8
 8009e90:	2b08      	cmp	r3, #8
 8009e92:	d12f      	bne.n	8009ef4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009e94:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009e98:	9300      	str	r3, [sp, #0]
 8009e9a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009e9c:	2200      	movs	r2, #0
 8009e9e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8009ea2:	6878      	ldr	r0, [r7, #4]
 8009ea4:	f000 f88e 	bl	8009fc4 <UART_WaitOnFlagUntilTimeout>
 8009ea8:	4603      	mov	r3, r0
 8009eaa:	2b00      	cmp	r3, #0
 8009eac:	d022      	beq.n	8009ef4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	681b      	ldr	r3, [r3, #0]
 8009eb2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009eb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009eb6:	e853 3f00 	ldrex	r3, [r3]
 8009eba:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009ebc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009ebe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009ec2:	653b      	str	r3, [r7, #80]	@ 0x50
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	681b      	ldr	r3, [r3, #0]
 8009ec8:	461a      	mov	r2, r3
 8009eca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009ecc:	647b      	str	r3, [r7, #68]	@ 0x44
 8009ece:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ed0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009ed2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009ed4:	e841 2300 	strex	r3, r2, [r1]
 8009ed8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009eda:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009edc:	2b00      	cmp	r3, #0
 8009ede:	d1e6      	bne.n	8009eae <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	2220      	movs	r2, #32
 8009ee4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	2200      	movs	r2, #0
 8009eec:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009ef0:	2303      	movs	r3, #3
 8009ef2:	e063      	b.n	8009fbc <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	681b      	ldr	r3, [r3, #0]
 8009ef8:	681b      	ldr	r3, [r3, #0]
 8009efa:	f003 0304 	and.w	r3, r3, #4
 8009efe:	2b04      	cmp	r3, #4
 8009f00:	d149      	bne.n	8009f96 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009f02:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009f06:	9300      	str	r3, [sp, #0]
 8009f08:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009f0a:	2200      	movs	r2, #0
 8009f0c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8009f10:	6878      	ldr	r0, [r7, #4]
 8009f12:	f000 f857 	bl	8009fc4 <UART_WaitOnFlagUntilTimeout>
 8009f16:	4603      	mov	r3, r0
 8009f18:	2b00      	cmp	r3, #0
 8009f1a:	d03c      	beq.n	8009f96 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	681b      	ldr	r3, [r3, #0]
 8009f20:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f24:	e853 3f00 	ldrex	r3, [r3]
 8009f28:	623b      	str	r3, [r7, #32]
   return(result);
 8009f2a:	6a3b      	ldr	r3, [r7, #32]
 8009f2c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009f30:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	681b      	ldr	r3, [r3, #0]
 8009f36:	461a      	mov	r2, r3
 8009f38:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009f3a:	633b      	str	r3, [r7, #48]	@ 0x30
 8009f3c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f3e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009f40:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009f42:	e841 2300 	strex	r3, r2, [r1]
 8009f46:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009f48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f4a:	2b00      	cmp	r3, #0
 8009f4c:	d1e6      	bne.n	8009f1c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	681b      	ldr	r3, [r3, #0]
 8009f52:	3308      	adds	r3, #8
 8009f54:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f56:	693b      	ldr	r3, [r7, #16]
 8009f58:	e853 3f00 	ldrex	r3, [r3]
 8009f5c:	60fb      	str	r3, [r7, #12]
   return(result);
 8009f5e:	68fb      	ldr	r3, [r7, #12]
 8009f60:	f023 0301 	bic.w	r3, r3, #1
 8009f64:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	681b      	ldr	r3, [r3, #0]
 8009f6a:	3308      	adds	r3, #8
 8009f6c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009f6e:	61fa      	str	r2, [r7, #28]
 8009f70:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f72:	69b9      	ldr	r1, [r7, #24]
 8009f74:	69fa      	ldr	r2, [r7, #28]
 8009f76:	e841 2300 	strex	r3, r2, [r1]
 8009f7a:	617b      	str	r3, [r7, #20]
   return(result);
 8009f7c:	697b      	ldr	r3, [r7, #20]
 8009f7e:	2b00      	cmp	r3, #0
 8009f80:	d1e5      	bne.n	8009f4e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	2220      	movs	r2, #32
 8009f86:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	2200      	movs	r2, #0
 8009f8e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009f92:	2303      	movs	r3, #3
 8009f94:	e012      	b.n	8009fbc <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	2220      	movs	r2, #32
 8009f9a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	2220      	movs	r2, #32
 8009fa2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	2200      	movs	r2, #0
 8009faa:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	2200      	movs	r2, #0
 8009fb0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	2200      	movs	r2, #0
 8009fb6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009fba:	2300      	movs	r3, #0
}
 8009fbc:	4618      	mov	r0, r3
 8009fbe:	3758      	adds	r7, #88	@ 0x58
 8009fc0:	46bd      	mov	sp, r7
 8009fc2:	bd80      	pop	{r7, pc}

08009fc4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009fc4:	b580      	push	{r7, lr}
 8009fc6:	b084      	sub	sp, #16
 8009fc8:	af00      	add	r7, sp, #0
 8009fca:	60f8      	str	r0, [r7, #12]
 8009fcc:	60b9      	str	r1, [r7, #8]
 8009fce:	603b      	str	r3, [r7, #0]
 8009fd0:	4613      	mov	r3, r2
 8009fd2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009fd4:	e04f      	b.n	800a076 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009fd6:	69bb      	ldr	r3, [r7, #24]
 8009fd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009fdc:	d04b      	beq.n	800a076 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009fde:	f7f7 fe15 	bl	8001c0c <HAL_GetTick>
 8009fe2:	4602      	mov	r2, r0
 8009fe4:	683b      	ldr	r3, [r7, #0]
 8009fe6:	1ad3      	subs	r3, r2, r3
 8009fe8:	69ba      	ldr	r2, [r7, #24]
 8009fea:	429a      	cmp	r2, r3
 8009fec:	d302      	bcc.n	8009ff4 <UART_WaitOnFlagUntilTimeout+0x30>
 8009fee:	69bb      	ldr	r3, [r7, #24]
 8009ff0:	2b00      	cmp	r3, #0
 8009ff2:	d101      	bne.n	8009ff8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009ff4:	2303      	movs	r3, #3
 8009ff6:	e04e      	b.n	800a096 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009ff8:	68fb      	ldr	r3, [r7, #12]
 8009ffa:	681b      	ldr	r3, [r3, #0]
 8009ffc:	681b      	ldr	r3, [r3, #0]
 8009ffe:	f003 0304 	and.w	r3, r3, #4
 800a002:	2b00      	cmp	r3, #0
 800a004:	d037      	beq.n	800a076 <UART_WaitOnFlagUntilTimeout+0xb2>
 800a006:	68bb      	ldr	r3, [r7, #8]
 800a008:	2b80      	cmp	r3, #128	@ 0x80
 800a00a:	d034      	beq.n	800a076 <UART_WaitOnFlagUntilTimeout+0xb2>
 800a00c:	68bb      	ldr	r3, [r7, #8]
 800a00e:	2b40      	cmp	r3, #64	@ 0x40
 800a010:	d031      	beq.n	800a076 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a012:	68fb      	ldr	r3, [r7, #12]
 800a014:	681b      	ldr	r3, [r3, #0]
 800a016:	69db      	ldr	r3, [r3, #28]
 800a018:	f003 0308 	and.w	r3, r3, #8
 800a01c:	2b08      	cmp	r3, #8
 800a01e:	d110      	bne.n	800a042 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a020:	68fb      	ldr	r3, [r7, #12]
 800a022:	681b      	ldr	r3, [r3, #0]
 800a024:	2208      	movs	r2, #8
 800a026:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a028:	68f8      	ldr	r0, [r7, #12]
 800a02a:	f000 f95b 	bl	800a2e4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a02e:	68fb      	ldr	r3, [r7, #12]
 800a030:	2208      	movs	r2, #8
 800a032:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a036:	68fb      	ldr	r3, [r7, #12]
 800a038:	2200      	movs	r2, #0
 800a03a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800a03e:	2301      	movs	r3, #1
 800a040:	e029      	b.n	800a096 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a042:	68fb      	ldr	r3, [r7, #12]
 800a044:	681b      	ldr	r3, [r3, #0]
 800a046:	69db      	ldr	r3, [r3, #28]
 800a048:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a04c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a050:	d111      	bne.n	800a076 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a052:	68fb      	ldr	r3, [r7, #12]
 800a054:	681b      	ldr	r3, [r3, #0]
 800a056:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a05a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a05c:	68f8      	ldr	r0, [r7, #12]
 800a05e:	f000 f941 	bl	800a2e4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a062:	68fb      	ldr	r3, [r7, #12]
 800a064:	2220      	movs	r2, #32
 800a066:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a06a:	68fb      	ldr	r3, [r7, #12]
 800a06c:	2200      	movs	r2, #0
 800a06e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800a072:	2303      	movs	r3, #3
 800a074:	e00f      	b.n	800a096 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a076:	68fb      	ldr	r3, [r7, #12]
 800a078:	681b      	ldr	r3, [r3, #0]
 800a07a:	69da      	ldr	r2, [r3, #28]
 800a07c:	68bb      	ldr	r3, [r7, #8]
 800a07e:	4013      	ands	r3, r2
 800a080:	68ba      	ldr	r2, [r7, #8]
 800a082:	429a      	cmp	r2, r3
 800a084:	bf0c      	ite	eq
 800a086:	2301      	moveq	r3, #1
 800a088:	2300      	movne	r3, #0
 800a08a:	b2db      	uxtb	r3, r3
 800a08c:	461a      	mov	r2, r3
 800a08e:	79fb      	ldrb	r3, [r7, #7]
 800a090:	429a      	cmp	r2, r3
 800a092:	d0a0      	beq.n	8009fd6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a094:	2300      	movs	r3, #0
}
 800a096:	4618      	mov	r0, r3
 800a098:	3710      	adds	r7, #16
 800a09a:	46bd      	mov	sp, r7
 800a09c:	bd80      	pop	{r7, pc}
	...

0800a0a0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a0a0:	b480      	push	{r7}
 800a0a2:	b0a3      	sub	sp, #140	@ 0x8c
 800a0a4:	af00      	add	r7, sp, #0
 800a0a6:	60f8      	str	r0, [r7, #12]
 800a0a8:	60b9      	str	r1, [r7, #8]
 800a0aa:	4613      	mov	r3, r2
 800a0ac:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800a0ae:	68fb      	ldr	r3, [r7, #12]
 800a0b0:	68ba      	ldr	r2, [r7, #8]
 800a0b2:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 800a0b4:	68fb      	ldr	r3, [r7, #12]
 800a0b6:	88fa      	ldrh	r2, [r7, #6]
 800a0b8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 800a0bc:	68fb      	ldr	r3, [r7, #12]
 800a0be:	88fa      	ldrh	r2, [r7, #6]
 800a0c0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 800a0c4:	68fb      	ldr	r3, [r7, #12]
 800a0c6:	2200      	movs	r2, #0
 800a0c8:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800a0ca:	68fb      	ldr	r3, [r7, #12]
 800a0cc:	689b      	ldr	r3, [r3, #8]
 800a0ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a0d2:	d10e      	bne.n	800a0f2 <UART_Start_Receive_IT+0x52>
 800a0d4:	68fb      	ldr	r3, [r7, #12]
 800a0d6:	691b      	ldr	r3, [r3, #16]
 800a0d8:	2b00      	cmp	r3, #0
 800a0da:	d105      	bne.n	800a0e8 <UART_Start_Receive_IT+0x48>
 800a0dc:	68fb      	ldr	r3, [r7, #12]
 800a0de:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800a0e2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a0e6:	e02d      	b.n	800a144 <UART_Start_Receive_IT+0xa4>
 800a0e8:	68fb      	ldr	r3, [r7, #12]
 800a0ea:	22ff      	movs	r2, #255	@ 0xff
 800a0ec:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a0f0:	e028      	b.n	800a144 <UART_Start_Receive_IT+0xa4>
 800a0f2:	68fb      	ldr	r3, [r7, #12]
 800a0f4:	689b      	ldr	r3, [r3, #8]
 800a0f6:	2b00      	cmp	r3, #0
 800a0f8:	d10d      	bne.n	800a116 <UART_Start_Receive_IT+0x76>
 800a0fa:	68fb      	ldr	r3, [r7, #12]
 800a0fc:	691b      	ldr	r3, [r3, #16]
 800a0fe:	2b00      	cmp	r3, #0
 800a100:	d104      	bne.n	800a10c <UART_Start_Receive_IT+0x6c>
 800a102:	68fb      	ldr	r3, [r7, #12]
 800a104:	22ff      	movs	r2, #255	@ 0xff
 800a106:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a10a:	e01b      	b.n	800a144 <UART_Start_Receive_IT+0xa4>
 800a10c:	68fb      	ldr	r3, [r7, #12]
 800a10e:	227f      	movs	r2, #127	@ 0x7f
 800a110:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a114:	e016      	b.n	800a144 <UART_Start_Receive_IT+0xa4>
 800a116:	68fb      	ldr	r3, [r7, #12]
 800a118:	689b      	ldr	r3, [r3, #8]
 800a11a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a11e:	d10d      	bne.n	800a13c <UART_Start_Receive_IT+0x9c>
 800a120:	68fb      	ldr	r3, [r7, #12]
 800a122:	691b      	ldr	r3, [r3, #16]
 800a124:	2b00      	cmp	r3, #0
 800a126:	d104      	bne.n	800a132 <UART_Start_Receive_IT+0x92>
 800a128:	68fb      	ldr	r3, [r7, #12]
 800a12a:	227f      	movs	r2, #127	@ 0x7f
 800a12c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a130:	e008      	b.n	800a144 <UART_Start_Receive_IT+0xa4>
 800a132:	68fb      	ldr	r3, [r7, #12]
 800a134:	223f      	movs	r2, #63	@ 0x3f
 800a136:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a13a:	e003      	b.n	800a144 <UART_Start_Receive_IT+0xa4>
 800a13c:	68fb      	ldr	r3, [r7, #12]
 800a13e:	2200      	movs	r2, #0
 800a140:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a144:	68fb      	ldr	r3, [r7, #12]
 800a146:	2200      	movs	r2, #0
 800a148:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a14c:	68fb      	ldr	r3, [r7, #12]
 800a14e:	2222      	movs	r2, #34	@ 0x22
 800a150:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a154:	68fb      	ldr	r3, [r7, #12]
 800a156:	681b      	ldr	r3, [r3, #0]
 800a158:	3308      	adds	r3, #8
 800a15a:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a15c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a15e:	e853 3f00 	ldrex	r3, [r3]
 800a162:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800a164:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a166:	f043 0301 	orr.w	r3, r3, #1
 800a16a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a16e:	68fb      	ldr	r3, [r7, #12]
 800a170:	681b      	ldr	r3, [r3, #0]
 800a172:	3308      	adds	r3, #8
 800a174:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800a178:	673a      	str	r2, [r7, #112]	@ 0x70
 800a17a:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a17c:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800a17e:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800a180:	e841 2300 	strex	r3, r2, [r1]
 800a184:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 800a186:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a188:	2b00      	cmp	r3, #0
 800a18a:	d1e3      	bne.n	800a154 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800a18c:	68fb      	ldr	r3, [r7, #12]
 800a18e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a190:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a194:	d14f      	bne.n	800a236 <UART_Start_Receive_IT+0x196>
 800a196:	68fb      	ldr	r3, [r7, #12]
 800a198:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800a19c:	88fa      	ldrh	r2, [r7, #6]
 800a19e:	429a      	cmp	r2, r3
 800a1a0:	d349      	bcc.n	800a236 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a1a2:	68fb      	ldr	r3, [r7, #12]
 800a1a4:	689b      	ldr	r3, [r3, #8]
 800a1a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a1aa:	d107      	bne.n	800a1bc <UART_Start_Receive_IT+0x11c>
 800a1ac:	68fb      	ldr	r3, [r7, #12]
 800a1ae:	691b      	ldr	r3, [r3, #16]
 800a1b0:	2b00      	cmp	r3, #0
 800a1b2:	d103      	bne.n	800a1bc <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800a1b4:	68fb      	ldr	r3, [r7, #12]
 800a1b6:	4a47      	ldr	r2, [pc, #284]	@ (800a2d4 <UART_Start_Receive_IT+0x234>)
 800a1b8:	675a      	str	r2, [r3, #116]	@ 0x74
 800a1ba:	e002      	b.n	800a1c2 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800a1bc:	68fb      	ldr	r3, [r7, #12]
 800a1be:	4a46      	ldr	r2, [pc, #280]	@ (800a2d8 <UART_Start_Receive_IT+0x238>)
 800a1c0:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800a1c2:	68fb      	ldr	r3, [r7, #12]
 800a1c4:	691b      	ldr	r3, [r3, #16]
 800a1c6:	2b00      	cmp	r3, #0
 800a1c8:	d01a      	beq.n	800a200 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a1ca:	68fb      	ldr	r3, [r7, #12]
 800a1cc:	681b      	ldr	r3, [r3, #0]
 800a1ce:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1d0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a1d2:	e853 3f00 	ldrex	r3, [r3]
 800a1d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800a1d8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a1da:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a1de:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a1e2:	68fb      	ldr	r3, [r7, #12]
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	461a      	mov	r2, r3
 800a1e8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800a1ec:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a1ee:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1f0:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800a1f2:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800a1f4:	e841 2300 	strex	r3, r2, [r1]
 800a1f8:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800a1fa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a1fc:	2b00      	cmp	r3, #0
 800a1fe:	d1e4      	bne.n	800a1ca <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800a200:	68fb      	ldr	r3, [r7, #12]
 800a202:	681b      	ldr	r3, [r3, #0]
 800a204:	3308      	adds	r3, #8
 800a206:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a208:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a20a:	e853 3f00 	ldrex	r3, [r3]
 800a20e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a210:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a212:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a216:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800a218:	68fb      	ldr	r3, [r7, #12]
 800a21a:	681b      	ldr	r3, [r3, #0]
 800a21c:	3308      	adds	r3, #8
 800a21e:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800a220:	64ba      	str	r2, [r7, #72]	@ 0x48
 800a222:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a224:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800a226:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a228:	e841 2300 	strex	r3, r2, [r1]
 800a22c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800a22e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a230:	2b00      	cmp	r3, #0
 800a232:	d1e5      	bne.n	800a200 <UART_Start_Receive_IT+0x160>
 800a234:	e046      	b.n	800a2c4 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a236:	68fb      	ldr	r3, [r7, #12]
 800a238:	689b      	ldr	r3, [r3, #8]
 800a23a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a23e:	d107      	bne.n	800a250 <UART_Start_Receive_IT+0x1b0>
 800a240:	68fb      	ldr	r3, [r7, #12]
 800a242:	691b      	ldr	r3, [r3, #16]
 800a244:	2b00      	cmp	r3, #0
 800a246:	d103      	bne.n	800a250 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800a248:	68fb      	ldr	r3, [r7, #12]
 800a24a:	4a24      	ldr	r2, [pc, #144]	@ (800a2dc <UART_Start_Receive_IT+0x23c>)
 800a24c:	675a      	str	r2, [r3, #116]	@ 0x74
 800a24e:	e002      	b.n	800a256 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800a250:	68fb      	ldr	r3, [r7, #12]
 800a252:	4a23      	ldr	r2, [pc, #140]	@ (800a2e0 <UART_Start_Receive_IT+0x240>)
 800a254:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800a256:	68fb      	ldr	r3, [r7, #12]
 800a258:	691b      	ldr	r3, [r3, #16]
 800a25a:	2b00      	cmp	r3, #0
 800a25c:	d019      	beq.n	800a292 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800a25e:	68fb      	ldr	r3, [r7, #12]
 800a260:	681b      	ldr	r3, [r3, #0]
 800a262:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a264:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a266:	e853 3f00 	ldrex	r3, [r3]
 800a26a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a26c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a26e:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800a272:	677b      	str	r3, [r7, #116]	@ 0x74
 800a274:	68fb      	ldr	r3, [r7, #12]
 800a276:	681b      	ldr	r3, [r3, #0]
 800a278:	461a      	mov	r2, r3
 800a27a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a27c:	637b      	str	r3, [r7, #52]	@ 0x34
 800a27e:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a280:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800a282:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a284:	e841 2300 	strex	r3, r2, [r1]
 800a288:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800a28a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a28c:	2b00      	cmp	r3, #0
 800a28e:	d1e6      	bne.n	800a25e <UART_Start_Receive_IT+0x1be>
 800a290:	e018      	b.n	800a2c4 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800a292:	68fb      	ldr	r3, [r7, #12]
 800a294:	681b      	ldr	r3, [r3, #0]
 800a296:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a298:	697b      	ldr	r3, [r7, #20]
 800a29a:	e853 3f00 	ldrex	r3, [r3]
 800a29e:	613b      	str	r3, [r7, #16]
   return(result);
 800a2a0:	693b      	ldr	r3, [r7, #16]
 800a2a2:	f043 0320 	orr.w	r3, r3, #32
 800a2a6:	67bb      	str	r3, [r7, #120]	@ 0x78
 800a2a8:	68fb      	ldr	r3, [r7, #12]
 800a2aa:	681b      	ldr	r3, [r3, #0]
 800a2ac:	461a      	mov	r2, r3
 800a2ae:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a2b0:	623b      	str	r3, [r7, #32]
 800a2b2:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a2b4:	69f9      	ldr	r1, [r7, #28]
 800a2b6:	6a3a      	ldr	r2, [r7, #32]
 800a2b8:	e841 2300 	strex	r3, r2, [r1]
 800a2bc:	61bb      	str	r3, [r7, #24]
   return(result);
 800a2be:	69bb      	ldr	r3, [r7, #24]
 800a2c0:	2b00      	cmp	r3, #0
 800a2c2:	d1e6      	bne.n	800a292 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 800a2c4:	2300      	movs	r3, #0
}
 800a2c6:	4618      	mov	r0, r3
 800a2c8:	378c      	adds	r7, #140	@ 0x8c
 800a2ca:	46bd      	mov	sp, r7
 800a2cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2d0:	4770      	bx	lr
 800a2d2:	bf00      	nop
 800a2d4:	0800ae45 	.word	0x0800ae45
 800a2d8:	0800aae1 	.word	0x0800aae1
 800a2dc:	0800a929 	.word	0x0800a929
 800a2e0:	0800a771 	.word	0x0800a771

0800a2e4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a2e4:	b480      	push	{r7}
 800a2e6:	b095      	sub	sp, #84	@ 0x54
 800a2e8:	af00      	add	r7, sp, #0
 800a2ea:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	681b      	ldr	r3, [r3, #0]
 800a2f0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a2f4:	e853 3f00 	ldrex	r3, [r3]
 800a2f8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a2fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a2fc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a300:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	681b      	ldr	r3, [r3, #0]
 800a306:	461a      	mov	r2, r3
 800a308:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a30a:	643b      	str	r3, [r7, #64]	@ 0x40
 800a30c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a30e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a310:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a312:	e841 2300 	strex	r3, r2, [r1]
 800a316:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a318:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a31a:	2b00      	cmp	r3, #0
 800a31c:	d1e6      	bne.n	800a2ec <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	681b      	ldr	r3, [r3, #0]
 800a322:	3308      	adds	r3, #8
 800a324:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a326:	6a3b      	ldr	r3, [r7, #32]
 800a328:	e853 3f00 	ldrex	r3, [r3]
 800a32c:	61fb      	str	r3, [r7, #28]
   return(result);
 800a32e:	69fa      	ldr	r2, [r7, #28]
 800a330:	4b1e      	ldr	r3, [pc, #120]	@ (800a3ac <UART_EndRxTransfer+0xc8>)
 800a332:	4013      	ands	r3, r2
 800a334:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	681b      	ldr	r3, [r3, #0]
 800a33a:	3308      	adds	r3, #8
 800a33c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a33e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a340:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a342:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a344:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a346:	e841 2300 	strex	r3, r2, [r1]
 800a34a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a34c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a34e:	2b00      	cmp	r3, #0
 800a350:	d1e5      	bne.n	800a31e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a356:	2b01      	cmp	r3, #1
 800a358:	d118      	bne.n	800a38c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	681b      	ldr	r3, [r3, #0]
 800a35e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a360:	68fb      	ldr	r3, [r7, #12]
 800a362:	e853 3f00 	ldrex	r3, [r3]
 800a366:	60bb      	str	r3, [r7, #8]
   return(result);
 800a368:	68bb      	ldr	r3, [r7, #8]
 800a36a:	f023 0310 	bic.w	r3, r3, #16
 800a36e:	647b      	str	r3, [r7, #68]	@ 0x44
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	681b      	ldr	r3, [r3, #0]
 800a374:	461a      	mov	r2, r3
 800a376:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a378:	61bb      	str	r3, [r7, #24]
 800a37a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a37c:	6979      	ldr	r1, [r7, #20]
 800a37e:	69ba      	ldr	r2, [r7, #24]
 800a380:	e841 2300 	strex	r3, r2, [r1]
 800a384:	613b      	str	r3, [r7, #16]
   return(result);
 800a386:	693b      	ldr	r3, [r7, #16]
 800a388:	2b00      	cmp	r3, #0
 800a38a:	d1e6      	bne.n	800a35a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	2220      	movs	r2, #32
 800a390:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	2200      	movs	r2, #0
 800a398:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	2200      	movs	r2, #0
 800a39e:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800a3a0:	bf00      	nop
 800a3a2:	3754      	adds	r7, #84	@ 0x54
 800a3a4:	46bd      	mov	sp, r7
 800a3a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3aa:	4770      	bx	lr
 800a3ac:	effffffe 	.word	0xeffffffe

0800a3b0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a3b0:	b580      	push	{r7, lr}
 800a3b2:	b084      	sub	sp, #16
 800a3b4:	af00      	add	r7, sp, #0
 800a3b6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a3bc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800a3be:	68fb      	ldr	r3, [r7, #12]
 800a3c0:	2200      	movs	r2, #0
 800a3c2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a3c6:	68f8      	ldr	r0, [r7, #12]
 800a3c8:	f7fe ff32 	bl	8009230 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a3cc:	bf00      	nop
 800a3ce:	3710      	adds	r7, #16
 800a3d0:	46bd      	mov	sp, r7
 800a3d2:	bd80      	pop	{r7, pc}

0800a3d4 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 800a3d4:	b480      	push	{r7}
 800a3d6:	b08f      	sub	sp, #60	@ 0x3c
 800a3d8:	af00      	add	r7, sp, #0
 800a3da:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a3e2:	2b21      	cmp	r3, #33	@ 0x21
 800a3e4:	d14c      	bne.n	800a480 <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a3ec:	b29b      	uxth	r3, r3
 800a3ee:	2b00      	cmp	r3, #0
 800a3f0:	d132      	bne.n	800a458 <UART_TxISR_8BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	681b      	ldr	r3, [r3, #0]
 800a3f6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3f8:	6a3b      	ldr	r3, [r7, #32]
 800a3fa:	e853 3f00 	ldrex	r3, [r3]
 800a3fe:	61fb      	str	r3, [r7, #28]
   return(result);
 800a400:	69fb      	ldr	r3, [r7, #28]
 800a402:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a406:	637b      	str	r3, [r7, #52]	@ 0x34
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	681b      	ldr	r3, [r3, #0]
 800a40c:	461a      	mov	r2, r3
 800a40e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a410:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a412:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a414:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a416:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a418:	e841 2300 	strex	r3, r2, [r1]
 800a41c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a41e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a420:	2b00      	cmp	r3, #0
 800a422:	d1e6      	bne.n	800a3f2 <UART_TxISR_8BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	681b      	ldr	r3, [r3, #0]
 800a428:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a42a:	68fb      	ldr	r3, [r7, #12]
 800a42c:	e853 3f00 	ldrex	r3, [r3]
 800a430:	60bb      	str	r3, [r7, #8]
   return(result);
 800a432:	68bb      	ldr	r3, [r7, #8]
 800a434:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a438:	633b      	str	r3, [r7, #48]	@ 0x30
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	681b      	ldr	r3, [r3, #0]
 800a43e:	461a      	mov	r2, r3
 800a440:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a442:	61bb      	str	r3, [r7, #24]
 800a444:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a446:	6979      	ldr	r1, [r7, #20]
 800a448:	69ba      	ldr	r2, [r7, #24]
 800a44a:	e841 2300 	strex	r3, r2, [r1]
 800a44e:	613b      	str	r3, [r7, #16]
   return(result);
 800a450:	693b      	ldr	r3, [r7, #16]
 800a452:	2b00      	cmp	r3, #0
 800a454:	d1e6      	bne.n	800a424 <UART_TxISR_8BIT+0x50>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 800a456:	e013      	b.n	800a480 <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a45c:	781a      	ldrb	r2, [r3, #0]
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	681b      	ldr	r3, [r3, #0]
 800a462:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a468:	1c5a      	adds	r2, r3, #1
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a474:	b29b      	uxth	r3, r3
 800a476:	3b01      	subs	r3, #1
 800a478:	b29a      	uxth	r2, r3
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 800a480:	bf00      	nop
 800a482:	373c      	adds	r7, #60	@ 0x3c
 800a484:	46bd      	mov	sp, r7
 800a486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a48a:	4770      	bx	lr

0800a48c <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 800a48c:	b480      	push	{r7}
 800a48e:	b091      	sub	sp, #68	@ 0x44
 800a490:	af00      	add	r7, sp, #0
 800a492:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a49a:	2b21      	cmp	r3, #33	@ 0x21
 800a49c:	d151      	bne.n	800a542 <UART_TxISR_16BIT+0xb6>
  {
    if (huart->TxXferCount == 0U)
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a4a4:	b29b      	uxth	r3, r3
 800a4a6:	2b00      	cmp	r3, #0
 800a4a8:	d132      	bne.n	800a510 <UART_TxISR_16BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	681b      	ldr	r3, [r3, #0]
 800a4ae:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4b2:	e853 3f00 	ldrex	r3, [r3]
 800a4b6:	623b      	str	r3, [r7, #32]
   return(result);
 800a4b8:	6a3b      	ldr	r3, [r7, #32]
 800a4ba:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a4be:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	681b      	ldr	r3, [r3, #0]
 800a4c4:	461a      	mov	r2, r3
 800a4c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a4c8:	633b      	str	r3, [r7, #48]	@ 0x30
 800a4ca:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4cc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a4ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a4d0:	e841 2300 	strex	r3, r2, [r1]
 800a4d4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a4d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4d8:	2b00      	cmp	r3, #0
 800a4da:	d1e6      	bne.n	800a4aa <UART_TxISR_16BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	681b      	ldr	r3, [r3, #0]
 800a4e0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4e2:	693b      	ldr	r3, [r7, #16]
 800a4e4:	e853 3f00 	ldrex	r3, [r3]
 800a4e8:	60fb      	str	r3, [r7, #12]
   return(result);
 800a4ea:	68fb      	ldr	r3, [r7, #12]
 800a4ec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a4f0:	637b      	str	r3, [r7, #52]	@ 0x34
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	681b      	ldr	r3, [r3, #0]
 800a4f6:	461a      	mov	r2, r3
 800a4f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a4fa:	61fb      	str	r3, [r7, #28]
 800a4fc:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4fe:	69b9      	ldr	r1, [r7, #24]
 800a500:	69fa      	ldr	r2, [r7, #28]
 800a502:	e841 2300 	strex	r3, r2, [r1]
 800a506:	617b      	str	r3, [r7, #20]
   return(result);
 800a508:	697b      	ldr	r3, [r7, #20]
 800a50a:	2b00      	cmp	r3, #0
 800a50c:	d1e6      	bne.n	800a4dc <UART_TxISR_16BIT+0x50>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 800a50e:	e018      	b.n	800a542 <UART_TxISR_16BIT+0xb6>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a514:	63fb      	str	r3, [r7, #60]	@ 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800a516:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a518:	881b      	ldrh	r3, [r3, #0]
 800a51a:	461a      	mov	r2, r3
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	681b      	ldr	r3, [r3, #0]
 800a520:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a524:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a52a:	1c9a      	adds	r2, r3, #2
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a536:	b29b      	uxth	r3, r3
 800a538:	3b01      	subs	r3, #1
 800a53a:	b29a      	uxth	r2, r3
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 800a542:	bf00      	nop
 800a544:	3744      	adds	r7, #68	@ 0x44
 800a546:	46bd      	mov	sp, r7
 800a548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a54c:	4770      	bx	lr

0800a54e <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800a54e:	b480      	push	{r7}
 800a550:	b091      	sub	sp, #68	@ 0x44
 800a552:	af00      	add	r7, sp, #0
 800a554:	6078      	str	r0, [r7, #4]
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a55c:	2b21      	cmp	r3, #33	@ 0x21
 800a55e:	d160      	bne.n	800a622 <UART_TxISR_8BIT_FIFOEN+0xd4>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a566:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800a568:	e057      	b.n	800a61a <UART_TxISR_8BIT_FIFOEN+0xcc>
    {
      if (huart->TxXferCount == 0U)
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a570:	b29b      	uxth	r3, r3
 800a572:	2b00      	cmp	r3, #0
 800a574:	d133      	bne.n	800a5de <UART_TxISR_8BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	681b      	ldr	r3, [r3, #0]
 800a57a:	3308      	adds	r3, #8
 800a57c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a57e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a580:	e853 3f00 	ldrex	r3, [r3]
 800a584:	623b      	str	r3, [r7, #32]
   return(result);
 800a586:	6a3b      	ldr	r3, [r7, #32]
 800a588:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800a58c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	681b      	ldr	r3, [r3, #0]
 800a592:	3308      	adds	r3, #8
 800a594:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a596:	633a      	str	r2, [r7, #48]	@ 0x30
 800a598:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a59a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a59c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a59e:	e841 2300 	strex	r3, r2, [r1]
 800a5a2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a5a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5a6:	2b00      	cmp	r3, #0
 800a5a8:	d1e5      	bne.n	800a576 <UART_TxISR_8BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	681b      	ldr	r3, [r3, #0]
 800a5ae:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a5b0:	693b      	ldr	r3, [r7, #16]
 800a5b2:	e853 3f00 	ldrex	r3, [r3]
 800a5b6:	60fb      	str	r3, [r7, #12]
   return(result);
 800a5b8:	68fb      	ldr	r3, [r7, #12]
 800a5ba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a5be:	637b      	str	r3, [r7, #52]	@ 0x34
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	681b      	ldr	r3, [r3, #0]
 800a5c4:	461a      	mov	r2, r3
 800a5c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a5c8:	61fb      	str	r3, [r7, #28]
 800a5ca:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a5cc:	69b9      	ldr	r1, [r7, #24]
 800a5ce:	69fa      	ldr	r2, [r7, #28]
 800a5d0:	e841 2300 	strex	r3, r2, [r1]
 800a5d4:	617b      	str	r3, [r7, #20]
   return(result);
 800a5d6:	697b      	ldr	r3, [r7, #20]
 800a5d8:	2b00      	cmp	r3, #0
 800a5da:	d1e6      	bne.n	800a5aa <UART_TxISR_8BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 800a5dc:	e021      	b.n	800a622 <UART_TxISR_8BIT_FIFOEN+0xd4>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	681b      	ldr	r3, [r3, #0]
 800a5e2:	69db      	ldr	r3, [r3, #28]
 800a5e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a5e8:	2b00      	cmp	r3, #0
 800a5ea:	d013      	beq.n	800a614 <UART_TxISR_8BIT_FIFOEN+0xc6>
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a5f0:	781a      	ldrb	r2, [r3, #0]
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	681b      	ldr	r3, [r3, #0]
 800a5f6:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr++;
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a5fc:	1c5a      	adds	r2, r3, #1
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a608:	b29b      	uxth	r3, r3
 800a60a:	3b01      	subs	r3, #1
 800a60c:	b29a      	uxth	r2, r3
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800a614:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800a616:	3b01      	subs	r3, #1
 800a618:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800a61a:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800a61c:	2b00      	cmp	r3, #0
 800a61e:	d1a4      	bne.n	800a56a <UART_TxISR_8BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 800a620:	e7ff      	b.n	800a622 <UART_TxISR_8BIT_FIFOEN+0xd4>
 800a622:	bf00      	nop
 800a624:	3744      	adds	r7, #68	@ 0x44
 800a626:	46bd      	mov	sp, r7
 800a628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a62c:	4770      	bx	lr

0800a62e <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800a62e:	b480      	push	{r7}
 800a630:	b091      	sub	sp, #68	@ 0x44
 800a632:	af00      	add	r7, sp, #0
 800a634:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a63c:	2b21      	cmp	r3, #33	@ 0x21
 800a63e:	d165      	bne.n	800a70c <UART_TxISR_16BIT_FIFOEN+0xde>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a646:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800a648:	e05c      	b.n	800a704 <UART_TxISR_16BIT_FIFOEN+0xd6>
    {
      if (huart->TxXferCount == 0U)
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a650:	b29b      	uxth	r3, r3
 800a652:	2b00      	cmp	r3, #0
 800a654:	d133      	bne.n	800a6be <UART_TxISR_16BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	681b      	ldr	r3, [r3, #0]
 800a65a:	3308      	adds	r3, #8
 800a65c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a65e:	6a3b      	ldr	r3, [r7, #32]
 800a660:	e853 3f00 	ldrex	r3, [r3]
 800a664:	61fb      	str	r3, [r7, #28]
   return(result);
 800a666:	69fb      	ldr	r3, [r7, #28]
 800a668:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800a66c:	637b      	str	r3, [r7, #52]	@ 0x34
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	681b      	ldr	r3, [r3, #0]
 800a672:	3308      	adds	r3, #8
 800a674:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a676:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a678:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a67a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a67c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a67e:	e841 2300 	strex	r3, r2, [r1]
 800a682:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a684:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a686:	2b00      	cmp	r3, #0
 800a688:	d1e5      	bne.n	800a656 <UART_TxISR_16BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	681b      	ldr	r3, [r3, #0]
 800a68e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a690:	68fb      	ldr	r3, [r7, #12]
 800a692:	e853 3f00 	ldrex	r3, [r3]
 800a696:	60bb      	str	r3, [r7, #8]
   return(result);
 800a698:	68bb      	ldr	r3, [r7, #8]
 800a69a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a69e:	633b      	str	r3, [r7, #48]	@ 0x30
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	681b      	ldr	r3, [r3, #0]
 800a6a4:	461a      	mov	r2, r3
 800a6a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6a8:	61bb      	str	r3, [r7, #24]
 800a6aa:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a6ac:	6979      	ldr	r1, [r7, #20]
 800a6ae:	69ba      	ldr	r2, [r7, #24]
 800a6b0:	e841 2300 	strex	r3, r2, [r1]
 800a6b4:	613b      	str	r3, [r7, #16]
   return(result);
 800a6b6:	693b      	ldr	r3, [r7, #16]
 800a6b8:	2b00      	cmp	r3, #0
 800a6ba:	d1e6      	bne.n	800a68a <UART_TxISR_16BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 800a6bc:	e026      	b.n	800a70c <UART_TxISR_16BIT_FIFOEN+0xde>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	681b      	ldr	r3, [r3, #0]
 800a6c2:	69db      	ldr	r3, [r3, #28]
 800a6c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a6c8:	2b00      	cmp	r3, #0
 800a6ca:	d018      	beq.n	800a6fe <UART_TxISR_16BIT_FIFOEN+0xd0>
      {
        tmp = (const uint16_t *) huart->pTxBuffPtr;
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a6d0:	63bb      	str	r3, [r7, #56]	@ 0x38
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800a6d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a6d4:	881b      	ldrh	r3, [r3, #0]
 800a6d6:	461a      	mov	r2, r3
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	681b      	ldr	r3, [r3, #0]
 800a6dc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a6e0:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr += 2U;
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a6e6:	1c9a      	adds	r2, r3, #2
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a6f2:	b29b      	uxth	r3, r3
 800a6f4:	3b01      	subs	r3, #1
 800a6f6:	b29a      	uxth	r2, r3
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800a6fe:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800a700:	3b01      	subs	r3, #1
 800a702:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800a704:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800a706:	2b00      	cmp	r3, #0
 800a708:	d19f      	bne.n	800a64a <UART_TxISR_16BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 800a70a:	e7ff      	b.n	800a70c <UART_TxISR_16BIT_FIFOEN+0xde>
 800a70c:	bf00      	nop
 800a70e:	3744      	adds	r7, #68	@ 0x44
 800a710:	46bd      	mov	sp, r7
 800a712:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a716:	4770      	bx	lr

0800a718 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a718:	b580      	push	{r7, lr}
 800a71a:	b088      	sub	sp, #32
 800a71c:	af00      	add	r7, sp, #0
 800a71e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	681b      	ldr	r3, [r3, #0]
 800a724:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a726:	68fb      	ldr	r3, [r7, #12]
 800a728:	e853 3f00 	ldrex	r3, [r3]
 800a72c:	60bb      	str	r3, [r7, #8]
   return(result);
 800a72e:	68bb      	ldr	r3, [r7, #8]
 800a730:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a734:	61fb      	str	r3, [r7, #28]
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	681b      	ldr	r3, [r3, #0]
 800a73a:	461a      	mov	r2, r3
 800a73c:	69fb      	ldr	r3, [r7, #28]
 800a73e:	61bb      	str	r3, [r7, #24]
 800a740:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a742:	6979      	ldr	r1, [r7, #20]
 800a744:	69ba      	ldr	r2, [r7, #24]
 800a746:	e841 2300 	strex	r3, r2, [r1]
 800a74a:	613b      	str	r3, [r7, #16]
   return(result);
 800a74c:	693b      	ldr	r3, [r7, #16]
 800a74e:	2b00      	cmp	r3, #0
 800a750:	d1e6      	bne.n	800a720 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	2220      	movs	r2, #32
 800a756:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	2200      	movs	r2, #0
 800a75e:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a760:	6878      	ldr	r0, [r7, #4]
 800a762:	f7fe fd5b 	bl	800921c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a766:	bf00      	nop
 800a768:	3720      	adds	r7, #32
 800a76a:	46bd      	mov	sp, r7
 800a76c:	bd80      	pop	{r7, pc}
	...

0800a770 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800a770:	b580      	push	{r7, lr}
 800a772:	b09c      	sub	sp, #112	@ 0x70
 800a774:	af00      	add	r7, sp, #0
 800a776:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800a77e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a788:	2b22      	cmp	r3, #34	@ 0x22
 800a78a:	f040 80be 	bne.w	800a90a <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	681b      	ldr	r3, [r3, #0]
 800a792:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a794:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800a798:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800a79c:	b2d9      	uxtb	r1, r3
 800a79e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800a7a2:	b2da      	uxtb	r2, r3
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a7a8:	400a      	ands	r2, r1
 800a7aa:	b2d2      	uxtb	r2, r2
 800a7ac:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a7b2:	1c5a      	adds	r2, r3, #1
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a7be:	b29b      	uxth	r3, r3
 800a7c0:	3b01      	subs	r3, #1
 800a7c2:	b29a      	uxth	r2, r3
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a7d0:	b29b      	uxth	r3, r3
 800a7d2:	2b00      	cmp	r3, #0
 800a7d4:	f040 80a1 	bne.w	800a91a <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	681b      	ldr	r3, [r3, #0]
 800a7dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a7de:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a7e0:	e853 3f00 	ldrex	r3, [r3]
 800a7e4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800a7e6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a7e8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a7ec:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	681b      	ldr	r3, [r3, #0]
 800a7f2:	461a      	mov	r2, r3
 800a7f4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a7f6:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a7f8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a7fa:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a7fc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a7fe:	e841 2300 	strex	r3, r2, [r1]
 800a802:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800a804:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a806:	2b00      	cmp	r3, #0
 800a808:	d1e6      	bne.n	800a7d8 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	681b      	ldr	r3, [r3, #0]
 800a80e:	3308      	adds	r3, #8
 800a810:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a812:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a814:	e853 3f00 	ldrex	r3, [r3]
 800a818:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a81a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a81c:	f023 0301 	bic.w	r3, r3, #1
 800a820:	667b      	str	r3, [r7, #100]	@ 0x64
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	681b      	ldr	r3, [r3, #0]
 800a826:	3308      	adds	r3, #8
 800a828:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800a82a:	647a      	str	r2, [r7, #68]	@ 0x44
 800a82c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a82e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a830:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a832:	e841 2300 	strex	r3, r2, [r1]
 800a836:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a838:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a83a:	2b00      	cmp	r3, #0
 800a83c:	d1e5      	bne.n	800a80a <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	2220      	movs	r2, #32
 800a842:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	2200      	movs	r2, #0
 800a84a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	2200      	movs	r2, #0
 800a850:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	681b      	ldr	r3, [r3, #0]
 800a856:	4a33      	ldr	r2, [pc, #204]	@ (800a924 <UART_RxISR_8BIT+0x1b4>)
 800a858:	4293      	cmp	r3, r2
 800a85a:	d01f      	beq.n	800a89c <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	681b      	ldr	r3, [r3, #0]
 800a860:	685b      	ldr	r3, [r3, #4]
 800a862:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a866:	2b00      	cmp	r3, #0
 800a868:	d018      	beq.n	800a89c <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	681b      	ldr	r3, [r3, #0]
 800a86e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a870:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a872:	e853 3f00 	ldrex	r3, [r3]
 800a876:	623b      	str	r3, [r7, #32]
   return(result);
 800a878:	6a3b      	ldr	r3, [r7, #32]
 800a87a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800a87e:	663b      	str	r3, [r7, #96]	@ 0x60
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	681b      	ldr	r3, [r3, #0]
 800a884:	461a      	mov	r2, r3
 800a886:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a888:	633b      	str	r3, [r7, #48]	@ 0x30
 800a88a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a88c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a88e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a890:	e841 2300 	strex	r3, r2, [r1]
 800a894:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a896:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a898:	2b00      	cmp	r3, #0
 800a89a:	d1e6      	bne.n	800a86a <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a8a0:	2b01      	cmp	r3, #1
 800a8a2:	d12e      	bne.n	800a902 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a8a4:	687b      	ldr	r3, [r7, #4]
 800a8a6:	2200      	movs	r2, #0
 800a8a8:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	681b      	ldr	r3, [r3, #0]
 800a8ae:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a8b0:	693b      	ldr	r3, [r7, #16]
 800a8b2:	e853 3f00 	ldrex	r3, [r3]
 800a8b6:	60fb      	str	r3, [r7, #12]
   return(result);
 800a8b8:	68fb      	ldr	r3, [r7, #12]
 800a8ba:	f023 0310 	bic.w	r3, r3, #16
 800a8be:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	681b      	ldr	r3, [r3, #0]
 800a8c4:	461a      	mov	r2, r3
 800a8c6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a8c8:	61fb      	str	r3, [r7, #28]
 800a8ca:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a8cc:	69b9      	ldr	r1, [r7, #24]
 800a8ce:	69fa      	ldr	r2, [r7, #28]
 800a8d0:	e841 2300 	strex	r3, r2, [r1]
 800a8d4:	617b      	str	r3, [r7, #20]
   return(result);
 800a8d6:	697b      	ldr	r3, [r7, #20]
 800a8d8:	2b00      	cmp	r3, #0
 800a8da:	d1e6      	bne.n	800a8aa <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	69db      	ldr	r3, [r3, #28]
 800a8e2:	f003 0310 	and.w	r3, r3, #16
 800a8e6:	2b10      	cmp	r3, #16
 800a8e8:	d103      	bne.n	800a8f2 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	681b      	ldr	r3, [r3, #0]
 800a8ee:	2210      	movs	r2, #16
 800a8f0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a8f8:	4619      	mov	r1, r3
 800a8fa:	6878      	ldr	r0, [r7, #4]
 800a8fc:	f7fe fca2 	bl	8009244 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800a900:	e00b      	b.n	800a91a <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800a902:	6878      	ldr	r0, [r7, #4]
 800a904:	f7f6 fd2a 	bl	800135c <HAL_UART_RxCpltCallback>
}
 800a908:	e007      	b.n	800a91a <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	681b      	ldr	r3, [r3, #0]
 800a90e:	699a      	ldr	r2, [r3, #24]
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	681b      	ldr	r3, [r3, #0]
 800a914:	f042 0208 	orr.w	r2, r2, #8
 800a918:	619a      	str	r2, [r3, #24]
}
 800a91a:	bf00      	nop
 800a91c:	3770      	adds	r7, #112	@ 0x70
 800a91e:	46bd      	mov	sp, r7
 800a920:	bd80      	pop	{r7, pc}
 800a922:	bf00      	nop
 800a924:	58000c00 	.word	0x58000c00

0800a928 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800a928:	b580      	push	{r7, lr}
 800a92a:	b09c      	sub	sp, #112	@ 0x70
 800a92c:	af00      	add	r7, sp, #0
 800a92e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800a936:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a940:	2b22      	cmp	r3, #34	@ 0x22
 800a942:	f040 80be 	bne.w	800aac2 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	681b      	ldr	r3, [r3, #0]
 800a94a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a94c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a954:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800a956:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800a95a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800a95e:	4013      	ands	r3, r2
 800a960:	b29a      	uxth	r2, r3
 800a962:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a964:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a96a:	1c9a      	adds	r2, r3, #2
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a976:	b29b      	uxth	r3, r3
 800a978:	3b01      	subs	r3, #1
 800a97a:	b29a      	uxth	r2, r3
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a988:	b29b      	uxth	r3, r3
 800a98a:	2b00      	cmp	r3, #0
 800a98c:	f040 80a1 	bne.w	800aad2 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	681b      	ldr	r3, [r3, #0]
 800a994:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a996:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a998:	e853 3f00 	ldrex	r3, [r3]
 800a99c:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800a99e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a9a0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a9a4:	667b      	str	r3, [r7, #100]	@ 0x64
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	681b      	ldr	r3, [r3, #0]
 800a9aa:	461a      	mov	r2, r3
 800a9ac:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a9ae:	657b      	str	r3, [r7, #84]	@ 0x54
 800a9b0:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a9b2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800a9b4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a9b6:	e841 2300 	strex	r3, r2, [r1]
 800a9ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800a9bc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a9be:	2b00      	cmp	r3, #0
 800a9c0:	d1e6      	bne.n	800a990 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	681b      	ldr	r3, [r3, #0]
 800a9c6:	3308      	adds	r3, #8
 800a9c8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a9ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a9cc:	e853 3f00 	ldrex	r3, [r3]
 800a9d0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a9d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a9d4:	f023 0301 	bic.w	r3, r3, #1
 800a9d8:	663b      	str	r3, [r7, #96]	@ 0x60
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	681b      	ldr	r3, [r3, #0]
 800a9de:	3308      	adds	r3, #8
 800a9e0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800a9e2:	643a      	str	r2, [r7, #64]	@ 0x40
 800a9e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a9e6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a9e8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a9ea:	e841 2300 	strex	r3, r2, [r1]
 800a9ee:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a9f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9f2:	2b00      	cmp	r3, #0
 800a9f4:	d1e5      	bne.n	800a9c2 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	2220      	movs	r2, #32
 800a9fa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	2200      	movs	r2, #0
 800aa02:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	2200      	movs	r2, #0
 800aa08:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	681b      	ldr	r3, [r3, #0]
 800aa0e:	4a33      	ldr	r2, [pc, #204]	@ (800aadc <UART_RxISR_16BIT+0x1b4>)
 800aa10:	4293      	cmp	r3, r2
 800aa12:	d01f      	beq.n	800aa54 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	681b      	ldr	r3, [r3, #0]
 800aa18:	685b      	ldr	r3, [r3, #4]
 800aa1a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800aa1e:	2b00      	cmp	r3, #0
 800aa20:	d018      	beq.n	800aa54 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	681b      	ldr	r3, [r3, #0]
 800aa26:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa28:	6a3b      	ldr	r3, [r7, #32]
 800aa2a:	e853 3f00 	ldrex	r3, [r3]
 800aa2e:	61fb      	str	r3, [r7, #28]
   return(result);
 800aa30:	69fb      	ldr	r3, [r7, #28]
 800aa32:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800aa36:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	681b      	ldr	r3, [r3, #0]
 800aa3c:	461a      	mov	r2, r3
 800aa3e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800aa40:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800aa42:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa44:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800aa46:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800aa48:	e841 2300 	strex	r3, r2, [r1]
 800aa4c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800aa4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa50:	2b00      	cmp	r3, #0
 800aa52:	d1e6      	bne.n	800aa22 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800aa58:	2b01      	cmp	r3, #1
 800aa5a:	d12e      	bne.n	800aaba <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	2200      	movs	r2, #0
 800aa60:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa68:	68fb      	ldr	r3, [r7, #12]
 800aa6a:	e853 3f00 	ldrex	r3, [r3]
 800aa6e:	60bb      	str	r3, [r7, #8]
   return(result);
 800aa70:	68bb      	ldr	r3, [r7, #8]
 800aa72:	f023 0310 	bic.w	r3, r3, #16
 800aa76:	65bb      	str	r3, [r7, #88]	@ 0x58
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	681b      	ldr	r3, [r3, #0]
 800aa7c:	461a      	mov	r2, r3
 800aa7e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800aa80:	61bb      	str	r3, [r7, #24]
 800aa82:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa84:	6979      	ldr	r1, [r7, #20]
 800aa86:	69ba      	ldr	r2, [r7, #24]
 800aa88:	e841 2300 	strex	r3, r2, [r1]
 800aa8c:	613b      	str	r3, [r7, #16]
   return(result);
 800aa8e:	693b      	ldr	r3, [r7, #16]
 800aa90:	2b00      	cmp	r3, #0
 800aa92:	d1e6      	bne.n	800aa62 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	681b      	ldr	r3, [r3, #0]
 800aa98:	69db      	ldr	r3, [r3, #28]
 800aa9a:	f003 0310 	and.w	r3, r3, #16
 800aa9e:	2b10      	cmp	r3, #16
 800aaa0:	d103      	bne.n	800aaaa <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	681b      	ldr	r3, [r3, #0]
 800aaa6:	2210      	movs	r2, #16
 800aaa8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800aaaa:	687b      	ldr	r3, [r7, #4]
 800aaac:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800aab0:	4619      	mov	r1, r3
 800aab2:	6878      	ldr	r0, [r7, #4]
 800aab4:	f7fe fbc6 	bl	8009244 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800aab8:	e00b      	b.n	800aad2 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800aaba:	6878      	ldr	r0, [r7, #4]
 800aabc:	f7f6 fc4e 	bl	800135c <HAL_UART_RxCpltCallback>
}
 800aac0:	e007      	b.n	800aad2 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	681b      	ldr	r3, [r3, #0]
 800aac6:	699a      	ldr	r2, [r3, #24]
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	681b      	ldr	r3, [r3, #0]
 800aacc:	f042 0208 	orr.w	r2, r2, #8
 800aad0:	619a      	str	r2, [r3, #24]
}
 800aad2:	bf00      	nop
 800aad4:	3770      	adds	r7, #112	@ 0x70
 800aad6:	46bd      	mov	sp, r7
 800aad8:	bd80      	pop	{r7, pc}
 800aada:	bf00      	nop
 800aadc:	58000c00 	.word	0x58000c00

0800aae0 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800aae0:	b580      	push	{r7, lr}
 800aae2:	b0ac      	sub	sp, #176	@ 0xb0
 800aae4:	af00      	add	r7, sp, #0
 800aae6:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800aae8:	687b      	ldr	r3, [r7, #4]
 800aaea:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800aaee:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800aaf2:	687b      	ldr	r3, [r7, #4]
 800aaf4:	681b      	ldr	r3, [r3, #0]
 800aaf6:	69db      	ldr	r3, [r3, #28]
 800aaf8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	681b      	ldr	r3, [r3, #0]
 800ab00:	681b      	ldr	r3, [r3, #0]
 800ab02:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	681b      	ldr	r3, [r3, #0]
 800ab0a:	689b      	ldr	r3, [r3, #8]
 800ab0c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800ab10:	687b      	ldr	r3, [r7, #4]
 800ab12:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ab16:	2b22      	cmp	r3, #34	@ 0x22
 800ab18:	f040 8181 	bne.w	800ae1e <UART_RxISR_8BIT_FIFOEN+0x33e>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800ab22:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800ab26:	e124      	b.n	800ad72 <UART_RxISR_8BIT_FIFOEN+0x292>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800ab28:	687b      	ldr	r3, [r7, #4]
 800ab2a:	681b      	ldr	r3, [r3, #0]
 800ab2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab2e:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800ab32:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800ab36:	b2d9      	uxtb	r1, r3
 800ab38:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800ab3c:	b2da      	uxtb	r2, r3
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ab42:	400a      	ands	r2, r1
 800ab44:	b2d2      	uxtb	r2, r2
 800ab46:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ab4c:	1c5a      	adds	r2, r3, #1
 800ab4e:	687b      	ldr	r3, [r7, #4]
 800ab50:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ab58:	b29b      	uxth	r3, r3
 800ab5a:	3b01      	subs	r3, #1
 800ab5c:	b29a      	uxth	r2, r3
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	681b      	ldr	r3, [r3, #0]
 800ab68:	69db      	ldr	r3, [r3, #28]
 800ab6a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800ab6e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ab72:	f003 0307 	and.w	r3, r3, #7
 800ab76:	2b00      	cmp	r3, #0
 800ab78:	d053      	beq.n	800ac22 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800ab7a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ab7e:	f003 0301 	and.w	r3, r3, #1
 800ab82:	2b00      	cmp	r3, #0
 800ab84:	d011      	beq.n	800abaa <UART_RxISR_8BIT_FIFOEN+0xca>
 800ab86:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800ab8a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ab8e:	2b00      	cmp	r3, #0
 800ab90:	d00b      	beq.n	800abaa <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	681b      	ldr	r3, [r3, #0]
 800ab96:	2201      	movs	r2, #1
 800ab98:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800aba0:	f043 0201 	orr.w	r2, r3, #1
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800abaa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800abae:	f003 0302 	and.w	r3, r3, #2
 800abb2:	2b00      	cmp	r3, #0
 800abb4:	d011      	beq.n	800abda <UART_RxISR_8BIT_FIFOEN+0xfa>
 800abb6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800abba:	f003 0301 	and.w	r3, r3, #1
 800abbe:	2b00      	cmp	r3, #0
 800abc0:	d00b      	beq.n	800abda <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	681b      	ldr	r3, [r3, #0]
 800abc6:	2202      	movs	r2, #2
 800abc8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800abd0:	f043 0204 	orr.w	r2, r3, #4
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800abda:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800abde:	f003 0304 	and.w	r3, r3, #4
 800abe2:	2b00      	cmp	r3, #0
 800abe4:	d011      	beq.n	800ac0a <UART_RxISR_8BIT_FIFOEN+0x12a>
 800abe6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800abea:	f003 0301 	and.w	r3, r3, #1
 800abee:	2b00      	cmp	r3, #0
 800abf0:	d00b      	beq.n	800ac0a <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	681b      	ldr	r3, [r3, #0]
 800abf6:	2204      	movs	r2, #4
 800abf8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800abfa:	687b      	ldr	r3, [r7, #4]
 800abfc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ac00:	f043 0202 	orr.w	r2, r3, #2
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ac10:	2b00      	cmp	r3, #0
 800ac12:	d006      	beq.n	800ac22 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800ac14:	6878      	ldr	r0, [r7, #4]
 800ac16:	f7fe fb0b 	bl	8009230 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	2200      	movs	r2, #0
 800ac1e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ac28:	b29b      	uxth	r3, r3
 800ac2a:	2b00      	cmp	r3, #0
 800ac2c:	f040 80a1 	bne.w	800ad72 <UART_RxISR_8BIT_FIFOEN+0x292>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	681b      	ldr	r3, [r3, #0]
 800ac34:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac36:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ac38:	e853 3f00 	ldrex	r3, [r3]
 800ac3c:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800ac3e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ac40:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ac44:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	681b      	ldr	r3, [r3, #0]
 800ac4c:	461a      	mov	r2, r3
 800ac4e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800ac52:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800ac54:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac56:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800ac58:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800ac5a:	e841 2300 	strex	r3, r2, [r1]
 800ac5e:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800ac60:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ac62:	2b00      	cmp	r3, #0
 800ac64:	d1e4      	bne.n	800ac30 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	681b      	ldr	r3, [r3, #0]
 800ac6a:	3308      	adds	r3, #8
 800ac6c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac6e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ac70:	e853 3f00 	ldrex	r3, [r3]
 800ac74:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800ac76:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800ac78:	4b6f      	ldr	r3, [pc, #444]	@ (800ae38 <UART_RxISR_8BIT_FIFOEN+0x358>)
 800ac7a:	4013      	ands	r3, r2
 800ac7c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800ac80:	687b      	ldr	r3, [r7, #4]
 800ac82:	681b      	ldr	r3, [r3, #0]
 800ac84:	3308      	adds	r3, #8
 800ac86:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800ac8a:	66ba      	str	r2, [r7, #104]	@ 0x68
 800ac8c:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac8e:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800ac90:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800ac92:	e841 2300 	strex	r3, r2, [r1]
 800ac96:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800ac98:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ac9a:	2b00      	cmp	r3, #0
 800ac9c:	d1e3      	bne.n	800ac66 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	2220      	movs	r2, #32
 800aca2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	2200      	movs	r2, #0
 800acaa:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	2200      	movs	r2, #0
 800acb0:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	681b      	ldr	r3, [r3, #0]
 800acb6:	4a61      	ldr	r2, [pc, #388]	@ (800ae3c <UART_RxISR_8BIT_FIFOEN+0x35c>)
 800acb8:	4293      	cmp	r3, r2
 800acba:	d021      	beq.n	800ad00 <UART_RxISR_8BIT_FIFOEN+0x220>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	681b      	ldr	r3, [r3, #0]
 800acc0:	685b      	ldr	r3, [r3, #4]
 800acc2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800acc6:	2b00      	cmp	r3, #0
 800acc8:	d01a      	beq.n	800ad00 <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	681b      	ldr	r3, [r3, #0]
 800acce:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800acd0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800acd2:	e853 3f00 	ldrex	r3, [r3]
 800acd6:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800acd8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800acda:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800acde:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800ace2:	687b      	ldr	r3, [r7, #4]
 800ace4:	681b      	ldr	r3, [r3, #0]
 800ace6:	461a      	mov	r2, r3
 800ace8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800acec:	657b      	str	r3, [r7, #84]	@ 0x54
 800acee:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800acf0:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800acf2:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800acf4:	e841 2300 	strex	r3, r2, [r1]
 800acf8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800acfa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800acfc:	2b00      	cmp	r3, #0
 800acfe:	d1e4      	bne.n	800acca <UART_RxISR_8BIT_FIFOEN+0x1ea>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ad04:	2b01      	cmp	r3, #1
 800ad06:	d130      	bne.n	800ad6a <UART_RxISR_8BIT_FIFOEN+0x28a>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	2200      	movs	r2, #0
 800ad0c:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	681b      	ldr	r3, [r3, #0]
 800ad12:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ad16:	e853 3f00 	ldrex	r3, [r3]
 800ad1a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800ad1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ad1e:	f023 0310 	bic.w	r3, r3, #16
 800ad22:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	681b      	ldr	r3, [r3, #0]
 800ad2a:	461a      	mov	r2, r3
 800ad2c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ad30:	643b      	str	r3, [r7, #64]	@ 0x40
 800ad32:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad34:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800ad36:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800ad38:	e841 2300 	strex	r3, r2, [r1]
 800ad3c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800ad3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad40:	2b00      	cmp	r3, #0
 800ad42:	d1e4      	bne.n	800ad0e <UART_RxISR_8BIT_FIFOEN+0x22e>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	681b      	ldr	r3, [r3, #0]
 800ad48:	69db      	ldr	r3, [r3, #28]
 800ad4a:	f003 0310 	and.w	r3, r3, #16
 800ad4e:	2b10      	cmp	r3, #16
 800ad50:	d103      	bne.n	800ad5a <UART_RxISR_8BIT_FIFOEN+0x27a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	681b      	ldr	r3, [r3, #0]
 800ad56:	2210      	movs	r2, #16
 800ad58:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ad60:	4619      	mov	r1, r3
 800ad62:	6878      	ldr	r0, [r7, #4]
 800ad64:	f7fe fa6e 	bl	8009244 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800ad68:	e00e      	b.n	800ad88 <UART_RxISR_8BIT_FIFOEN+0x2a8>
          HAL_UART_RxCpltCallback(huart);
 800ad6a:	6878      	ldr	r0, [r7, #4]
 800ad6c:	f7f6 faf6 	bl	800135c <HAL_UART_RxCpltCallback>
        break;
 800ad70:	e00a      	b.n	800ad88 <UART_RxISR_8BIT_FIFOEN+0x2a8>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800ad72:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800ad76:	2b00      	cmp	r3, #0
 800ad78:	d006      	beq.n	800ad88 <UART_RxISR_8BIT_FIFOEN+0x2a8>
 800ad7a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ad7e:	f003 0320 	and.w	r3, r3, #32
 800ad82:	2b00      	cmp	r3, #0
 800ad84:	f47f aed0 	bne.w	800ab28 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ad8e:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800ad92:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800ad96:	2b00      	cmp	r3, #0
 800ad98:	d049      	beq.n	800ae2e <UART_RxISR_8BIT_FIFOEN+0x34e>
 800ad9a:	687b      	ldr	r3, [r7, #4]
 800ad9c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800ada0:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800ada4:	429a      	cmp	r2, r3
 800ada6:	d242      	bcs.n	800ae2e <UART_RxISR_8BIT_FIFOEN+0x34e>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	681b      	ldr	r3, [r3, #0]
 800adac:	3308      	adds	r3, #8
 800adae:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800adb0:	6a3b      	ldr	r3, [r7, #32]
 800adb2:	e853 3f00 	ldrex	r3, [r3]
 800adb6:	61fb      	str	r3, [r7, #28]
   return(result);
 800adb8:	69fb      	ldr	r3, [r7, #28]
 800adba:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800adbe:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	681b      	ldr	r3, [r3, #0]
 800adc6:	3308      	adds	r3, #8
 800adc8:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800adcc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800adce:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800add0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800add2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800add4:	e841 2300 	strex	r3, r2, [r1]
 800add8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800adda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800addc:	2b00      	cmp	r3, #0
 800adde:	d1e3      	bne.n	800ada8 <UART_RxISR_8BIT_FIFOEN+0x2c8>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	4a17      	ldr	r2, [pc, #92]	@ (800ae40 <UART_RxISR_8BIT_FIFOEN+0x360>)
 800ade4:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	681b      	ldr	r3, [r3, #0]
 800adea:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800adec:	68fb      	ldr	r3, [r7, #12]
 800adee:	e853 3f00 	ldrex	r3, [r3]
 800adf2:	60bb      	str	r3, [r7, #8]
   return(result);
 800adf4:	68bb      	ldr	r3, [r7, #8]
 800adf6:	f043 0320 	orr.w	r3, r3, #32
 800adfa:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	681b      	ldr	r3, [r3, #0]
 800ae02:	461a      	mov	r2, r3
 800ae04:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800ae08:	61bb      	str	r3, [r7, #24]
 800ae0a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae0c:	6979      	ldr	r1, [r7, #20]
 800ae0e:	69ba      	ldr	r2, [r7, #24]
 800ae10:	e841 2300 	strex	r3, r2, [r1]
 800ae14:	613b      	str	r3, [r7, #16]
   return(result);
 800ae16:	693b      	ldr	r3, [r7, #16]
 800ae18:	2b00      	cmp	r3, #0
 800ae1a:	d1e4      	bne.n	800ade6 <UART_RxISR_8BIT_FIFOEN+0x306>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800ae1c:	e007      	b.n	800ae2e <UART_RxISR_8BIT_FIFOEN+0x34e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800ae1e:	687b      	ldr	r3, [r7, #4]
 800ae20:	681b      	ldr	r3, [r3, #0]
 800ae22:	699a      	ldr	r2, [r3, #24]
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	681b      	ldr	r3, [r3, #0]
 800ae28:	f042 0208 	orr.w	r2, r2, #8
 800ae2c:	619a      	str	r2, [r3, #24]
}
 800ae2e:	bf00      	nop
 800ae30:	37b0      	adds	r7, #176	@ 0xb0
 800ae32:	46bd      	mov	sp, r7
 800ae34:	bd80      	pop	{r7, pc}
 800ae36:	bf00      	nop
 800ae38:	effffffe 	.word	0xeffffffe
 800ae3c:	58000c00 	.word	0x58000c00
 800ae40:	0800a771 	.word	0x0800a771

0800ae44 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800ae44:	b580      	push	{r7, lr}
 800ae46:	b0ae      	sub	sp, #184	@ 0xb8
 800ae48:	af00      	add	r7, sp, #0
 800ae4a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800ae52:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800ae56:	687b      	ldr	r3, [r7, #4]
 800ae58:	681b      	ldr	r3, [r3, #0]
 800ae5a:	69db      	ldr	r3, [r3, #28]
 800ae5c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	681b      	ldr	r3, [r3, #0]
 800ae64:	681b      	ldr	r3, [r3, #0]
 800ae66:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	681b      	ldr	r3, [r3, #0]
 800ae6e:	689b      	ldr	r3, [r3, #8]
 800ae70:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ae7a:	2b22      	cmp	r3, #34	@ 0x22
 800ae7c:	f040 8185 	bne.w	800b18a <UART_RxISR_16BIT_FIFOEN+0x346>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800ae86:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800ae8a:	e128      	b.n	800b0de <UART_RxISR_16BIT_FIFOEN+0x29a>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	681b      	ldr	r3, [r3, #0]
 800ae90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ae92:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ae9a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800ae9e:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800aea2:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800aea6:	4013      	ands	r3, r2
 800aea8:	b29a      	uxth	r2, r3
 800aeaa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800aeae:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800aeb4:	1c9a      	adds	r2, r3, #2
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800aeba:	687b      	ldr	r3, [r7, #4]
 800aebc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800aec0:	b29b      	uxth	r3, r3
 800aec2:	3b01      	subs	r3, #1
 800aec4:	b29a      	uxth	r2, r3
 800aec6:	687b      	ldr	r3, [r7, #4]
 800aec8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	681b      	ldr	r3, [r3, #0]
 800aed0:	69db      	ldr	r3, [r3, #28]
 800aed2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800aed6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800aeda:	f003 0307 	and.w	r3, r3, #7
 800aede:	2b00      	cmp	r3, #0
 800aee0:	d053      	beq.n	800af8a <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800aee2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800aee6:	f003 0301 	and.w	r3, r3, #1
 800aeea:	2b00      	cmp	r3, #0
 800aeec:	d011      	beq.n	800af12 <UART_RxISR_16BIT_FIFOEN+0xce>
 800aeee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800aef2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800aef6:	2b00      	cmp	r3, #0
 800aef8:	d00b      	beq.n	800af12 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800aefa:	687b      	ldr	r3, [r7, #4]
 800aefc:	681b      	ldr	r3, [r3, #0]
 800aefe:	2201      	movs	r2, #1
 800af00:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800af08:	f043 0201 	orr.w	r2, r3, #1
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800af12:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800af16:	f003 0302 	and.w	r3, r3, #2
 800af1a:	2b00      	cmp	r3, #0
 800af1c:	d011      	beq.n	800af42 <UART_RxISR_16BIT_FIFOEN+0xfe>
 800af1e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800af22:	f003 0301 	and.w	r3, r3, #1
 800af26:	2b00      	cmp	r3, #0
 800af28:	d00b      	beq.n	800af42 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800af2a:	687b      	ldr	r3, [r7, #4]
 800af2c:	681b      	ldr	r3, [r3, #0]
 800af2e:	2202      	movs	r2, #2
 800af30:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800af38:	f043 0204 	orr.w	r2, r3, #4
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800af42:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800af46:	f003 0304 	and.w	r3, r3, #4
 800af4a:	2b00      	cmp	r3, #0
 800af4c:	d011      	beq.n	800af72 <UART_RxISR_16BIT_FIFOEN+0x12e>
 800af4e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800af52:	f003 0301 	and.w	r3, r3, #1
 800af56:	2b00      	cmp	r3, #0
 800af58:	d00b      	beq.n	800af72 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	681b      	ldr	r3, [r3, #0]
 800af5e:	2204      	movs	r2, #4
 800af60:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800af62:	687b      	ldr	r3, [r7, #4]
 800af64:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800af68:	f043 0202 	orr.w	r2, r3, #2
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800af78:	2b00      	cmp	r3, #0
 800af7a:	d006      	beq.n	800af8a <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800af7c:	6878      	ldr	r0, [r7, #4]
 800af7e:	f7fe f957 	bl	8009230 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	2200      	movs	r2, #0
 800af86:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800af90:	b29b      	uxth	r3, r3
 800af92:	2b00      	cmp	r3, #0
 800af94:	f040 80a3 	bne.w	800b0de <UART_RxISR_16BIT_FIFOEN+0x29a>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800af98:	687b      	ldr	r3, [r7, #4]
 800af9a:	681b      	ldr	r3, [r3, #0]
 800af9c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af9e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800afa0:	e853 3f00 	ldrex	r3, [r3]
 800afa4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800afa6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800afa8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800afac:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	681b      	ldr	r3, [r3, #0]
 800afb4:	461a      	mov	r2, r3
 800afb6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800afba:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800afbe:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800afc0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800afc2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800afc6:	e841 2300 	strex	r3, r2, [r1]
 800afca:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800afcc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800afce:	2b00      	cmp	r3, #0
 800afd0:	d1e2      	bne.n	800af98 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	681b      	ldr	r3, [r3, #0]
 800afd6:	3308      	adds	r3, #8
 800afd8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800afda:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800afdc:	e853 3f00 	ldrex	r3, [r3]
 800afe0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800afe2:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800afe4:	4b6f      	ldr	r3, [pc, #444]	@ (800b1a4 <UART_RxISR_16BIT_FIFOEN+0x360>)
 800afe6:	4013      	ands	r3, r2
 800afe8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	681b      	ldr	r3, [r3, #0]
 800aff0:	3308      	adds	r3, #8
 800aff2:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800aff6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800aff8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800affa:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800affc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800affe:	e841 2300 	strex	r3, r2, [r1]
 800b002:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800b004:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b006:	2b00      	cmp	r3, #0
 800b008:	d1e3      	bne.n	800afd2 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	2220      	movs	r2, #32
 800b00e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800b012:	687b      	ldr	r3, [r7, #4]
 800b014:	2200      	movs	r2, #0
 800b016:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	2200      	movs	r2, #0
 800b01c:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800b01e:	687b      	ldr	r3, [r7, #4]
 800b020:	681b      	ldr	r3, [r3, #0]
 800b022:	4a61      	ldr	r2, [pc, #388]	@ (800b1a8 <UART_RxISR_16BIT_FIFOEN+0x364>)
 800b024:	4293      	cmp	r3, r2
 800b026:	d021      	beq.n	800b06c <UART_RxISR_16BIT_FIFOEN+0x228>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	681b      	ldr	r3, [r3, #0]
 800b02c:	685b      	ldr	r3, [r3, #4]
 800b02e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b032:	2b00      	cmp	r3, #0
 800b034:	d01a      	beq.n	800b06c <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800b036:	687b      	ldr	r3, [r7, #4]
 800b038:	681b      	ldr	r3, [r3, #0]
 800b03a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b03c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b03e:	e853 3f00 	ldrex	r3, [r3]
 800b042:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800b044:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b046:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800b04a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	681b      	ldr	r3, [r3, #0]
 800b052:	461a      	mov	r2, r3
 800b054:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800b058:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b05a:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b05c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b05e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b060:	e841 2300 	strex	r3, r2, [r1]
 800b064:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800b066:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b068:	2b00      	cmp	r3, #0
 800b06a:	d1e4      	bne.n	800b036 <UART_RxISR_16BIT_FIFOEN+0x1f2>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b070:	2b01      	cmp	r3, #1
 800b072:	d130      	bne.n	800b0d6 <UART_RxISR_16BIT_FIFOEN+0x292>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	2200      	movs	r2, #0
 800b078:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	681b      	ldr	r3, [r3, #0]
 800b07e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b080:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b082:	e853 3f00 	ldrex	r3, [r3]
 800b086:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b088:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b08a:	f023 0310 	bic.w	r3, r3, #16
 800b08e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	681b      	ldr	r3, [r3, #0]
 800b096:	461a      	mov	r2, r3
 800b098:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800b09c:	647b      	str	r3, [r7, #68]	@ 0x44
 800b09e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b0a0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b0a2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b0a4:	e841 2300 	strex	r3, r2, [r1]
 800b0a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b0aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b0ac:	2b00      	cmp	r3, #0
 800b0ae:	d1e4      	bne.n	800b07a <UART_RxISR_16BIT_FIFOEN+0x236>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	681b      	ldr	r3, [r3, #0]
 800b0b4:	69db      	ldr	r3, [r3, #28]
 800b0b6:	f003 0310 	and.w	r3, r3, #16
 800b0ba:	2b10      	cmp	r3, #16
 800b0bc:	d103      	bne.n	800b0c6 <UART_RxISR_16BIT_FIFOEN+0x282>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800b0be:	687b      	ldr	r3, [r7, #4]
 800b0c0:	681b      	ldr	r3, [r3, #0]
 800b0c2:	2210      	movs	r2, #16
 800b0c4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b0c6:	687b      	ldr	r3, [r7, #4]
 800b0c8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b0cc:	4619      	mov	r1, r3
 800b0ce:	6878      	ldr	r0, [r7, #4]
 800b0d0:	f7fe f8b8 	bl	8009244 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800b0d4:	e00e      	b.n	800b0f4 <UART_RxISR_16BIT_FIFOEN+0x2b0>
          HAL_UART_RxCpltCallback(huart);
 800b0d6:	6878      	ldr	r0, [r7, #4]
 800b0d8:	f7f6 f940 	bl	800135c <HAL_UART_RxCpltCallback>
        break;
 800b0dc:	e00a      	b.n	800b0f4 <UART_RxISR_16BIT_FIFOEN+0x2b0>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800b0de:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800b0e2:	2b00      	cmp	r3, #0
 800b0e4:	d006      	beq.n	800b0f4 <UART_RxISR_16BIT_FIFOEN+0x2b0>
 800b0e6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b0ea:	f003 0320 	and.w	r3, r3, #32
 800b0ee:	2b00      	cmp	r3, #0
 800b0f0:	f47f aecc 	bne.w	800ae8c <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800b0f4:	687b      	ldr	r3, [r7, #4]
 800b0f6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b0fa:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800b0fe:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800b102:	2b00      	cmp	r3, #0
 800b104:	d049      	beq.n	800b19a <UART_RxISR_16BIT_FIFOEN+0x356>
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800b10c:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800b110:	429a      	cmp	r2, r3
 800b112:	d242      	bcs.n	800b19a <UART_RxISR_16BIT_FIFOEN+0x356>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	681b      	ldr	r3, [r3, #0]
 800b118:	3308      	adds	r3, #8
 800b11a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b11c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b11e:	e853 3f00 	ldrex	r3, [r3]
 800b122:	623b      	str	r3, [r7, #32]
   return(result);
 800b124:	6a3b      	ldr	r3, [r7, #32]
 800b126:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b12a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	681b      	ldr	r3, [r3, #0]
 800b132:	3308      	adds	r3, #8
 800b134:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800b138:	633a      	str	r2, [r7, #48]	@ 0x30
 800b13a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b13c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b13e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b140:	e841 2300 	strex	r3, r2, [r1]
 800b144:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b146:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b148:	2b00      	cmp	r3, #0
 800b14a:	d1e3      	bne.n	800b114 <UART_RxISR_16BIT_FIFOEN+0x2d0>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800b14c:	687b      	ldr	r3, [r7, #4]
 800b14e:	4a17      	ldr	r2, [pc, #92]	@ (800b1ac <UART_RxISR_16BIT_FIFOEN+0x368>)
 800b150:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800b152:	687b      	ldr	r3, [r7, #4]
 800b154:	681b      	ldr	r3, [r3, #0]
 800b156:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b158:	693b      	ldr	r3, [r7, #16]
 800b15a:	e853 3f00 	ldrex	r3, [r3]
 800b15e:	60fb      	str	r3, [r7, #12]
   return(result);
 800b160:	68fb      	ldr	r3, [r7, #12]
 800b162:	f043 0320 	orr.w	r3, r3, #32
 800b166:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b16a:	687b      	ldr	r3, [r7, #4]
 800b16c:	681b      	ldr	r3, [r3, #0]
 800b16e:	461a      	mov	r2, r3
 800b170:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b174:	61fb      	str	r3, [r7, #28]
 800b176:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b178:	69b9      	ldr	r1, [r7, #24]
 800b17a:	69fa      	ldr	r2, [r7, #28]
 800b17c:	e841 2300 	strex	r3, r2, [r1]
 800b180:	617b      	str	r3, [r7, #20]
   return(result);
 800b182:	697b      	ldr	r3, [r7, #20]
 800b184:	2b00      	cmp	r3, #0
 800b186:	d1e4      	bne.n	800b152 <UART_RxISR_16BIT_FIFOEN+0x30e>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800b188:	e007      	b.n	800b19a <UART_RxISR_16BIT_FIFOEN+0x356>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	681b      	ldr	r3, [r3, #0]
 800b18e:	699a      	ldr	r2, [r3, #24]
 800b190:	687b      	ldr	r3, [r7, #4]
 800b192:	681b      	ldr	r3, [r3, #0]
 800b194:	f042 0208 	orr.w	r2, r2, #8
 800b198:	619a      	str	r2, [r3, #24]
}
 800b19a:	bf00      	nop
 800b19c:	37b8      	adds	r7, #184	@ 0xb8
 800b19e:	46bd      	mov	sp, r7
 800b1a0:	bd80      	pop	{r7, pc}
 800b1a2:	bf00      	nop
 800b1a4:	effffffe 	.word	0xeffffffe
 800b1a8:	58000c00 	.word	0x58000c00
 800b1ac:	0800a929 	.word	0x0800a929

0800b1b0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800b1b0:	b480      	push	{r7}
 800b1b2:	b083      	sub	sp, #12
 800b1b4:	af00      	add	r7, sp, #0
 800b1b6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800b1b8:	bf00      	nop
 800b1ba:	370c      	adds	r7, #12
 800b1bc:	46bd      	mov	sp, r7
 800b1be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1c2:	4770      	bx	lr

0800b1c4 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800b1c4:	b480      	push	{r7}
 800b1c6:	b083      	sub	sp, #12
 800b1c8:	af00      	add	r7, sp, #0
 800b1ca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800b1cc:	bf00      	nop
 800b1ce:	370c      	adds	r7, #12
 800b1d0:	46bd      	mov	sp, r7
 800b1d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1d6:	4770      	bx	lr

0800b1d8 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800b1d8:	b480      	push	{r7}
 800b1da:	b083      	sub	sp, #12
 800b1dc:	af00      	add	r7, sp, #0
 800b1de:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800b1e0:	bf00      	nop
 800b1e2:	370c      	adds	r7, #12
 800b1e4:	46bd      	mov	sp, r7
 800b1e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1ea:	4770      	bx	lr

0800b1ec <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800b1ec:	b480      	push	{r7}
 800b1ee:	b085      	sub	sp, #20
 800b1f0:	af00      	add	r7, sp, #0
 800b1f2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b1fa:	2b01      	cmp	r3, #1
 800b1fc:	d101      	bne.n	800b202 <HAL_UARTEx_DisableFifoMode+0x16>
 800b1fe:	2302      	movs	r3, #2
 800b200:	e027      	b.n	800b252 <HAL_UARTEx_DisableFifoMode+0x66>
 800b202:	687b      	ldr	r3, [r7, #4]
 800b204:	2201      	movs	r2, #1
 800b206:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b20a:	687b      	ldr	r3, [r7, #4]
 800b20c:	2224      	movs	r2, #36	@ 0x24
 800b20e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	681b      	ldr	r3, [r3, #0]
 800b216:	681b      	ldr	r3, [r3, #0]
 800b218:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	681b      	ldr	r3, [r3, #0]
 800b21e:	681a      	ldr	r2, [r3, #0]
 800b220:	687b      	ldr	r3, [r7, #4]
 800b222:	681b      	ldr	r3, [r3, #0]
 800b224:	f022 0201 	bic.w	r2, r2, #1
 800b228:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800b22a:	68fb      	ldr	r3, [r7, #12]
 800b22c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800b230:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800b232:	687b      	ldr	r3, [r7, #4]
 800b234:	2200      	movs	r2, #0
 800b236:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	681b      	ldr	r3, [r3, #0]
 800b23c:	68fa      	ldr	r2, [r7, #12]
 800b23e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b240:	687b      	ldr	r3, [r7, #4]
 800b242:	2220      	movs	r2, #32
 800b244:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b248:	687b      	ldr	r3, [r7, #4]
 800b24a:	2200      	movs	r2, #0
 800b24c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b250:	2300      	movs	r3, #0
}
 800b252:	4618      	mov	r0, r3
 800b254:	3714      	adds	r7, #20
 800b256:	46bd      	mov	sp, r7
 800b258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b25c:	4770      	bx	lr

0800b25e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b25e:	b580      	push	{r7, lr}
 800b260:	b084      	sub	sp, #16
 800b262:	af00      	add	r7, sp, #0
 800b264:	6078      	str	r0, [r7, #4]
 800b266:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b26e:	2b01      	cmp	r3, #1
 800b270:	d101      	bne.n	800b276 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800b272:	2302      	movs	r3, #2
 800b274:	e02d      	b.n	800b2d2 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	2201      	movs	r2, #1
 800b27a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b27e:	687b      	ldr	r3, [r7, #4]
 800b280:	2224      	movs	r2, #36	@ 0x24
 800b282:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	681b      	ldr	r3, [r3, #0]
 800b28a:	681b      	ldr	r3, [r3, #0]
 800b28c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	681b      	ldr	r3, [r3, #0]
 800b292:	681a      	ldr	r2, [r3, #0]
 800b294:	687b      	ldr	r3, [r7, #4]
 800b296:	681b      	ldr	r3, [r3, #0]
 800b298:	f022 0201 	bic.w	r2, r2, #1
 800b29c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800b29e:	687b      	ldr	r3, [r7, #4]
 800b2a0:	681b      	ldr	r3, [r3, #0]
 800b2a2:	689b      	ldr	r3, [r3, #8]
 800b2a4:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800b2a8:	687b      	ldr	r3, [r7, #4]
 800b2aa:	681b      	ldr	r3, [r3, #0]
 800b2ac:	683a      	ldr	r2, [r7, #0]
 800b2ae:	430a      	orrs	r2, r1
 800b2b0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b2b2:	6878      	ldr	r0, [r7, #4]
 800b2b4:	f000 f850 	bl	800b358 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b2b8:	687b      	ldr	r3, [r7, #4]
 800b2ba:	681b      	ldr	r3, [r3, #0]
 800b2bc:	68fa      	ldr	r2, [r7, #12]
 800b2be:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	2220      	movs	r2, #32
 800b2c4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b2c8:	687b      	ldr	r3, [r7, #4]
 800b2ca:	2200      	movs	r2, #0
 800b2cc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b2d0:	2300      	movs	r3, #0
}
 800b2d2:	4618      	mov	r0, r3
 800b2d4:	3710      	adds	r7, #16
 800b2d6:	46bd      	mov	sp, r7
 800b2d8:	bd80      	pop	{r7, pc}

0800b2da <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b2da:	b580      	push	{r7, lr}
 800b2dc:	b084      	sub	sp, #16
 800b2de:	af00      	add	r7, sp, #0
 800b2e0:	6078      	str	r0, [r7, #4]
 800b2e2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b2ea:	2b01      	cmp	r3, #1
 800b2ec:	d101      	bne.n	800b2f2 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800b2ee:	2302      	movs	r3, #2
 800b2f0:	e02d      	b.n	800b34e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	2201      	movs	r2, #1
 800b2f6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b2fa:	687b      	ldr	r3, [r7, #4]
 800b2fc:	2224      	movs	r2, #36	@ 0x24
 800b2fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	681b      	ldr	r3, [r3, #0]
 800b306:	681b      	ldr	r3, [r3, #0]
 800b308:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b30a:	687b      	ldr	r3, [r7, #4]
 800b30c:	681b      	ldr	r3, [r3, #0]
 800b30e:	681a      	ldr	r2, [r3, #0]
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	681b      	ldr	r3, [r3, #0]
 800b314:	f022 0201 	bic.w	r2, r2, #1
 800b318:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800b31a:	687b      	ldr	r3, [r7, #4]
 800b31c:	681b      	ldr	r3, [r3, #0]
 800b31e:	689b      	ldr	r3, [r3, #8]
 800b320:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	681b      	ldr	r3, [r3, #0]
 800b328:	683a      	ldr	r2, [r7, #0]
 800b32a:	430a      	orrs	r2, r1
 800b32c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b32e:	6878      	ldr	r0, [r7, #4]
 800b330:	f000 f812 	bl	800b358 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	681b      	ldr	r3, [r3, #0]
 800b338:	68fa      	ldr	r2, [r7, #12]
 800b33a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b33c:	687b      	ldr	r3, [r7, #4]
 800b33e:	2220      	movs	r2, #32
 800b340:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b344:	687b      	ldr	r3, [r7, #4]
 800b346:	2200      	movs	r2, #0
 800b348:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b34c:	2300      	movs	r3, #0
}
 800b34e:	4618      	mov	r0, r3
 800b350:	3710      	adds	r7, #16
 800b352:	46bd      	mov	sp, r7
 800b354:	bd80      	pop	{r7, pc}
	...

0800b358 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800b358:	b480      	push	{r7}
 800b35a:	b085      	sub	sp, #20
 800b35c:	af00      	add	r7, sp, #0
 800b35e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b364:	2b00      	cmp	r3, #0
 800b366:	d108      	bne.n	800b37a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	2201      	movs	r2, #1
 800b36c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	2201      	movs	r2, #1
 800b374:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800b378:	e031      	b.n	800b3de <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800b37a:	2310      	movs	r3, #16
 800b37c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800b37e:	2310      	movs	r3, #16
 800b380:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	681b      	ldr	r3, [r3, #0]
 800b386:	689b      	ldr	r3, [r3, #8]
 800b388:	0e5b      	lsrs	r3, r3, #25
 800b38a:	b2db      	uxtb	r3, r3
 800b38c:	f003 0307 	and.w	r3, r3, #7
 800b390:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	681b      	ldr	r3, [r3, #0]
 800b396:	689b      	ldr	r3, [r3, #8]
 800b398:	0f5b      	lsrs	r3, r3, #29
 800b39a:	b2db      	uxtb	r3, r3
 800b39c:	f003 0307 	and.w	r3, r3, #7
 800b3a0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b3a2:	7bbb      	ldrb	r3, [r7, #14]
 800b3a4:	7b3a      	ldrb	r2, [r7, #12]
 800b3a6:	4911      	ldr	r1, [pc, #68]	@ (800b3ec <UARTEx_SetNbDataToProcess+0x94>)
 800b3a8:	5c8a      	ldrb	r2, [r1, r2]
 800b3aa:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800b3ae:	7b3a      	ldrb	r2, [r7, #12]
 800b3b0:	490f      	ldr	r1, [pc, #60]	@ (800b3f0 <UARTEx_SetNbDataToProcess+0x98>)
 800b3b2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b3b4:	fb93 f3f2 	sdiv	r3, r3, r2
 800b3b8:	b29a      	uxth	r2, r3
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b3c0:	7bfb      	ldrb	r3, [r7, #15]
 800b3c2:	7b7a      	ldrb	r2, [r7, #13]
 800b3c4:	4909      	ldr	r1, [pc, #36]	@ (800b3ec <UARTEx_SetNbDataToProcess+0x94>)
 800b3c6:	5c8a      	ldrb	r2, [r1, r2]
 800b3c8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800b3cc:	7b7a      	ldrb	r2, [r7, #13]
 800b3ce:	4908      	ldr	r1, [pc, #32]	@ (800b3f0 <UARTEx_SetNbDataToProcess+0x98>)
 800b3d0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b3d2:	fb93 f3f2 	sdiv	r3, r3, r2
 800b3d6:	b29a      	uxth	r2, r3
 800b3d8:	687b      	ldr	r3, [r7, #4]
 800b3da:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800b3de:	bf00      	nop
 800b3e0:	3714      	adds	r7, #20
 800b3e2:	46bd      	mov	sp, r7
 800b3e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3e8:	4770      	bx	lr
 800b3ea:	bf00      	nop
 800b3ec:	0800e370 	.word	0x0800e370
 800b3f0:	0800e378 	.word	0x0800e378

0800b3f4 <__NVIC_SetPriority>:
{
 800b3f4:	b480      	push	{r7}
 800b3f6:	b083      	sub	sp, #12
 800b3f8:	af00      	add	r7, sp, #0
 800b3fa:	4603      	mov	r3, r0
 800b3fc:	6039      	str	r1, [r7, #0]
 800b3fe:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800b400:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800b404:	2b00      	cmp	r3, #0
 800b406:	db0a      	blt.n	800b41e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b408:	683b      	ldr	r3, [r7, #0]
 800b40a:	b2da      	uxtb	r2, r3
 800b40c:	490c      	ldr	r1, [pc, #48]	@ (800b440 <__NVIC_SetPriority+0x4c>)
 800b40e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800b412:	0112      	lsls	r2, r2, #4
 800b414:	b2d2      	uxtb	r2, r2
 800b416:	440b      	add	r3, r1
 800b418:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800b41c:	e00a      	b.n	800b434 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b41e:	683b      	ldr	r3, [r7, #0]
 800b420:	b2da      	uxtb	r2, r3
 800b422:	4908      	ldr	r1, [pc, #32]	@ (800b444 <__NVIC_SetPriority+0x50>)
 800b424:	88fb      	ldrh	r3, [r7, #6]
 800b426:	f003 030f 	and.w	r3, r3, #15
 800b42a:	3b04      	subs	r3, #4
 800b42c:	0112      	lsls	r2, r2, #4
 800b42e:	b2d2      	uxtb	r2, r2
 800b430:	440b      	add	r3, r1
 800b432:	761a      	strb	r2, [r3, #24]
}
 800b434:	bf00      	nop
 800b436:	370c      	adds	r7, #12
 800b438:	46bd      	mov	sp, r7
 800b43a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b43e:	4770      	bx	lr
 800b440:	e000e100 	.word	0xe000e100
 800b444:	e000ed00 	.word	0xe000ed00

0800b448 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800b448:	b580      	push	{r7, lr}
 800b44a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800b44c:	4b05      	ldr	r3, [pc, #20]	@ (800b464 <SysTick_Handler+0x1c>)
 800b44e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800b450:	f002 f986 	bl	800d760 <xTaskGetSchedulerState>
 800b454:	4603      	mov	r3, r0
 800b456:	2b01      	cmp	r3, #1
 800b458:	d001      	beq.n	800b45e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800b45a:	f000 fd9d 	bl	800bf98 <xPortSysTickHandler>
  }
}
 800b45e:	bf00      	nop
 800b460:	bd80      	pop	{r7, pc}
 800b462:	bf00      	nop
 800b464:	e000e010 	.word	0xe000e010

0800b468 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800b468:	b580      	push	{r7, lr}
 800b46a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800b46c:	2100      	movs	r1, #0
 800b46e:	f06f 0004 	mvn.w	r0, #4
 800b472:	f7ff ffbf 	bl	800b3f4 <__NVIC_SetPriority>
#endif
}
 800b476:	bf00      	nop
 800b478:	bd80      	pop	{r7, pc}
	...

0800b47c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800b47c:	b480      	push	{r7}
 800b47e:	b083      	sub	sp, #12
 800b480:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b482:	f3ef 8305 	mrs	r3, IPSR
 800b486:	603b      	str	r3, [r7, #0]
  return(result);
 800b488:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b48a:	2b00      	cmp	r3, #0
 800b48c:	d003      	beq.n	800b496 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800b48e:	f06f 0305 	mvn.w	r3, #5
 800b492:	607b      	str	r3, [r7, #4]
 800b494:	e00c      	b.n	800b4b0 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800b496:	4b0a      	ldr	r3, [pc, #40]	@ (800b4c0 <osKernelInitialize+0x44>)
 800b498:	681b      	ldr	r3, [r3, #0]
 800b49a:	2b00      	cmp	r3, #0
 800b49c:	d105      	bne.n	800b4aa <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800b49e:	4b08      	ldr	r3, [pc, #32]	@ (800b4c0 <osKernelInitialize+0x44>)
 800b4a0:	2201      	movs	r2, #1
 800b4a2:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800b4a4:	2300      	movs	r3, #0
 800b4a6:	607b      	str	r3, [r7, #4]
 800b4a8:	e002      	b.n	800b4b0 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800b4aa:	f04f 33ff 	mov.w	r3, #4294967295
 800b4ae:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800b4b0:	687b      	ldr	r3, [r7, #4]
}
 800b4b2:	4618      	mov	r0, r3
 800b4b4:	370c      	adds	r7, #12
 800b4b6:	46bd      	mov	sp, r7
 800b4b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4bc:	4770      	bx	lr
 800b4be:	bf00      	nop
 800b4c0:	2400040c 	.word	0x2400040c

0800b4c4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800b4c4:	b580      	push	{r7, lr}
 800b4c6:	b082      	sub	sp, #8
 800b4c8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b4ca:	f3ef 8305 	mrs	r3, IPSR
 800b4ce:	603b      	str	r3, [r7, #0]
  return(result);
 800b4d0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b4d2:	2b00      	cmp	r3, #0
 800b4d4:	d003      	beq.n	800b4de <osKernelStart+0x1a>
    stat = osErrorISR;
 800b4d6:	f06f 0305 	mvn.w	r3, #5
 800b4da:	607b      	str	r3, [r7, #4]
 800b4dc:	e010      	b.n	800b500 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800b4de:	4b0b      	ldr	r3, [pc, #44]	@ (800b50c <osKernelStart+0x48>)
 800b4e0:	681b      	ldr	r3, [r3, #0]
 800b4e2:	2b01      	cmp	r3, #1
 800b4e4:	d109      	bne.n	800b4fa <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800b4e6:	f7ff ffbf 	bl	800b468 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800b4ea:	4b08      	ldr	r3, [pc, #32]	@ (800b50c <osKernelStart+0x48>)
 800b4ec:	2202      	movs	r2, #2
 800b4ee:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800b4f0:	f001 fcd2 	bl	800ce98 <vTaskStartScheduler>
      stat = osOK;
 800b4f4:	2300      	movs	r3, #0
 800b4f6:	607b      	str	r3, [r7, #4]
 800b4f8:	e002      	b.n	800b500 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800b4fa:	f04f 33ff 	mov.w	r3, #4294967295
 800b4fe:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800b500:	687b      	ldr	r3, [r7, #4]
}
 800b502:	4618      	mov	r0, r3
 800b504:	3708      	adds	r7, #8
 800b506:	46bd      	mov	sp, r7
 800b508:	bd80      	pop	{r7, pc}
 800b50a:	bf00      	nop
 800b50c:	2400040c 	.word	0x2400040c

0800b510 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800b510:	b580      	push	{r7, lr}
 800b512:	b08e      	sub	sp, #56	@ 0x38
 800b514:	af04      	add	r7, sp, #16
 800b516:	60f8      	str	r0, [r7, #12]
 800b518:	60b9      	str	r1, [r7, #8]
 800b51a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800b51c:	2300      	movs	r3, #0
 800b51e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b520:	f3ef 8305 	mrs	r3, IPSR
 800b524:	617b      	str	r3, [r7, #20]
  return(result);
 800b526:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800b528:	2b00      	cmp	r3, #0
 800b52a:	d17e      	bne.n	800b62a <osThreadNew+0x11a>
 800b52c:	68fb      	ldr	r3, [r7, #12]
 800b52e:	2b00      	cmp	r3, #0
 800b530:	d07b      	beq.n	800b62a <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800b532:	2380      	movs	r3, #128	@ 0x80
 800b534:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800b536:	2318      	movs	r3, #24
 800b538:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800b53a:	2300      	movs	r3, #0
 800b53c:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800b53e:	f04f 33ff 	mov.w	r3, #4294967295
 800b542:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800b544:	687b      	ldr	r3, [r7, #4]
 800b546:	2b00      	cmp	r3, #0
 800b548:	d045      	beq.n	800b5d6 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800b54a:	687b      	ldr	r3, [r7, #4]
 800b54c:	681b      	ldr	r3, [r3, #0]
 800b54e:	2b00      	cmp	r3, #0
 800b550:	d002      	beq.n	800b558 <osThreadNew+0x48>
        name = attr->name;
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	681b      	ldr	r3, [r3, #0]
 800b556:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800b558:	687b      	ldr	r3, [r7, #4]
 800b55a:	699b      	ldr	r3, [r3, #24]
 800b55c:	2b00      	cmp	r3, #0
 800b55e:	d002      	beq.n	800b566 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	699b      	ldr	r3, [r3, #24]
 800b564:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800b566:	69fb      	ldr	r3, [r7, #28]
 800b568:	2b00      	cmp	r3, #0
 800b56a:	d008      	beq.n	800b57e <osThreadNew+0x6e>
 800b56c:	69fb      	ldr	r3, [r7, #28]
 800b56e:	2b38      	cmp	r3, #56	@ 0x38
 800b570:	d805      	bhi.n	800b57e <osThreadNew+0x6e>
 800b572:	687b      	ldr	r3, [r7, #4]
 800b574:	685b      	ldr	r3, [r3, #4]
 800b576:	f003 0301 	and.w	r3, r3, #1
 800b57a:	2b00      	cmp	r3, #0
 800b57c:	d001      	beq.n	800b582 <osThreadNew+0x72>
        return (NULL);
 800b57e:	2300      	movs	r3, #0
 800b580:	e054      	b.n	800b62c <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	695b      	ldr	r3, [r3, #20]
 800b586:	2b00      	cmp	r3, #0
 800b588:	d003      	beq.n	800b592 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800b58a:	687b      	ldr	r3, [r7, #4]
 800b58c:	695b      	ldr	r3, [r3, #20]
 800b58e:	089b      	lsrs	r3, r3, #2
 800b590:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	689b      	ldr	r3, [r3, #8]
 800b596:	2b00      	cmp	r3, #0
 800b598:	d00e      	beq.n	800b5b8 <osThreadNew+0xa8>
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	68db      	ldr	r3, [r3, #12]
 800b59e:	2ba7      	cmp	r3, #167	@ 0xa7
 800b5a0:	d90a      	bls.n	800b5b8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800b5a6:	2b00      	cmp	r3, #0
 800b5a8:	d006      	beq.n	800b5b8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	695b      	ldr	r3, [r3, #20]
 800b5ae:	2b00      	cmp	r3, #0
 800b5b0:	d002      	beq.n	800b5b8 <osThreadNew+0xa8>
        mem = 1;
 800b5b2:	2301      	movs	r3, #1
 800b5b4:	61bb      	str	r3, [r7, #24]
 800b5b6:	e010      	b.n	800b5da <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800b5b8:	687b      	ldr	r3, [r7, #4]
 800b5ba:	689b      	ldr	r3, [r3, #8]
 800b5bc:	2b00      	cmp	r3, #0
 800b5be:	d10c      	bne.n	800b5da <osThreadNew+0xca>
 800b5c0:	687b      	ldr	r3, [r7, #4]
 800b5c2:	68db      	ldr	r3, [r3, #12]
 800b5c4:	2b00      	cmp	r3, #0
 800b5c6:	d108      	bne.n	800b5da <osThreadNew+0xca>
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	691b      	ldr	r3, [r3, #16]
 800b5cc:	2b00      	cmp	r3, #0
 800b5ce:	d104      	bne.n	800b5da <osThreadNew+0xca>
          mem = 0;
 800b5d0:	2300      	movs	r3, #0
 800b5d2:	61bb      	str	r3, [r7, #24]
 800b5d4:	e001      	b.n	800b5da <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800b5d6:	2300      	movs	r3, #0
 800b5d8:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800b5da:	69bb      	ldr	r3, [r7, #24]
 800b5dc:	2b01      	cmp	r3, #1
 800b5de:	d110      	bne.n	800b602 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800b5e4:	687a      	ldr	r2, [r7, #4]
 800b5e6:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800b5e8:	9202      	str	r2, [sp, #8]
 800b5ea:	9301      	str	r3, [sp, #4]
 800b5ec:	69fb      	ldr	r3, [r7, #28]
 800b5ee:	9300      	str	r3, [sp, #0]
 800b5f0:	68bb      	ldr	r3, [r7, #8]
 800b5f2:	6a3a      	ldr	r2, [r7, #32]
 800b5f4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800b5f6:	68f8      	ldr	r0, [r7, #12]
 800b5f8:	f001 fa5a 	bl	800cab0 <xTaskCreateStatic>
 800b5fc:	4603      	mov	r3, r0
 800b5fe:	613b      	str	r3, [r7, #16]
 800b600:	e013      	b.n	800b62a <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800b602:	69bb      	ldr	r3, [r7, #24]
 800b604:	2b00      	cmp	r3, #0
 800b606:	d110      	bne.n	800b62a <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800b608:	6a3b      	ldr	r3, [r7, #32]
 800b60a:	b29a      	uxth	r2, r3
 800b60c:	f107 0310 	add.w	r3, r7, #16
 800b610:	9301      	str	r3, [sp, #4]
 800b612:	69fb      	ldr	r3, [r7, #28]
 800b614:	9300      	str	r3, [sp, #0]
 800b616:	68bb      	ldr	r3, [r7, #8]
 800b618:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800b61a:	68f8      	ldr	r0, [r7, #12]
 800b61c:	f001 faa8 	bl	800cb70 <xTaskCreate>
 800b620:	4603      	mov	r3, r0
 800b622:	2b01      	cmp	r3, #1
 800b624:	d001      	beq.n	800b62a <osThreadNew+0x11a>
            hTask = NULL;
 800b626:	2300      	movs	r3, #0
 800b628:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800b62a:	693b      	ldr	r3, [r7, #16]
}
 800b62c:	4618      	mov	r0, r3
 800b62e:	3728      	adds	r7, #40	@ 0x28
 800b630:	46bd      	mov	sp, r7
 800b632:	bd80      	pop	{r7, pc}

0800b634 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800b634:	b580      	push	{r7, lr}
 800b636:	b084      	sub	sp, #16
 800b638:	af00      	add	r7, sp, #0
 800b63a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b63c:	f3ef 8305 	mrs	r3, IPSR
 800b640:	60bb      	str	r3, [r7, #8]
  return(result);
 800b642:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b644:	2b00      	cmp	r3, #0
 800b646:	d003      	beq.n	800b650 <osDelay+0x1c>
    stat = osErrorISR;
 800b648:	f06f 0305 	mvn.w	r3, #5
 800b64c:	60fb      	str	r3, [r7, #12]
 800b64e:	e007      	b.n	800b660 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800b650:	2300      	movs	r3, #0
 800b652:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800b654:	687b      	ldr	r3, [r7, #4]
 800b656:	2b00      	cmp	r3, #0
 800b658:	d002      	beq.n	800b660 <osDelay+0x2c>
      vTaskDelay(ticks);
 800b65a:	6878      	ldr	r0, [r7, #4]
 800b65c:	f001 fbe6 	bl	800ce2c <vTaskDelay>
    }
  }

  return (stat);
 800b660:	68fb      	ldr	r3, [r7, #12]
}
 800b662:	4618      	mov	r0, r3
 800b664:	3710      	adds	r7, #16
 800b666:	46bd      	mov	sp, r7
 800b668:	bd80      	pop	{r7, pc}
	...

0800b66c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800b66c:	b480      	push	{r7}
 800b66e:	b085      	sub	sp, #20
 800b670:	af00      	add	r7, sp, #0
 800b672:	60f8      	str	r0, [r7, #12]
 800b674:	60b9      	str	r1, [r7, #8]
 800b676:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800b678:	68fb      	ldr	r3, [r7, #12]
 800b67a:	4a07      	ldr	r2, [pc, #28]	@ (800b698 <vApplicationGetIdleTaskMemory+0x2c>)
 800b67c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800b67e:	68bb      	ldr	r3, [r7, #8]
 800b680:	4a06      	ldr	r2, [pc, #24]	@ (800b69c <vApplicationGetIdleTaskMemory+0x30>)
 800b682:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800b684:	687b      	ldr	r3, [r7, #4]
 800b686:	2280      	movs	r2, #128	@ 0x80
 800b688:	601a      	str	r2, [r3, #0]
}
 800b68a:	bf00      	nop
 800b68c:	3714      	adds	r7, #20
 800b68e:	46bd      	mov	sp, r7
 800b690:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b694:	4770      	bx	lr
 800b696:	bf00      	nop
 800b698:	24000410 	.word	0x24000410
 800b69c:	240004b8 	.word	0x240004b8

0800b6a0 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800b6a0:	b480      	push	{r7}
 800b6a2:	b085      	sub	sp, #20
 800b6a4:	af00      	add	r7, sp, #0
 800b6a6:	60f8      	str	r0, [r7, #12]
 800b6a8:	60b9      	str	r1, [r7, #8]
 800b6aa:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800b6ac:	68fb      	ldr	r3, [r7, #12]
 800b6ae:	4a07      	ldr	r2, [pc, #28]	@ (800b6cc <vApplicationGetTimerTaskMemory+0x2c>)
 800b6b0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800b6b2:	68bb      	ldr	r3, [r7, #8]
 800b6b4:	4a06      	ldr	r2, [pc, #24]	@ (800b6d0 <vApplicationGetTimerTaskMemory+0x30>)
 800b6b6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800b6b8:	687b      	ldr	r3, [r7, #4]
 800b6ba:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800b6be:	601a      	str	r2, [r3, #0]
}
 800b6c0:	bf00      	nop
 800b6c2:	3714      	adds	r7, #20
 800b6c4:	46bd      	mov	sp, r7
 800b6c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6ca:	4770      	bx	lr
 800b6cc:	240006b8 	.word	0x240006b8
 800b6d0:	24000760 	.word	0x24000760

0800b6d4 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800b6d4:	b580      	push	{r7, lr}
 800b6d6:	b08a      	sub	sp, #40	@ 0x28
 800b6d8:	af00      	add	r7, sp, #0
 800b6da:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800b6dc:	2300      	movs	r3, #0
 800b6de:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800b6e0:	f001 fc4a 	bl	800cf78 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800b6e4:	4b5c      	ldr	r3, [pc, #368]	@ (800b858 <pvPortMalloc+0x184>)
 800b6e6:	681b      	ldr	r3, [r3, #0]
 800b6e8:	2b00      	cmp	r3, #0
 800b6ea:	d101      	bne.n	800b6f0 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800b6ec:	f000 f924 	bl	800b938 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800b6f0:	4b5a      	ldr	r3, [pc, #360]	@ (800b85c <pvPortMalloc+0x188>)
 800b6f2:	681a      	ldr	r2, [r3, #0]
 800b6f4:	687b      	ldr	r3, [r7, #4]
 800b6f6:	4013      	ands	r3, r2
 800b6f8:	2b00      	cmp	r3, #0
 800b6fa:	f040 8095 	bne.w	800b828 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800b6fe:	687b      	ldr	r3, [r7, #4]
 800b700:	2b00      	cmp	r3, #0
 800b702:	d01e      	beq.n	800b742 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800b704:	2208      	movs	r2, #8
 800b706:	687b      	ldr	r3, [r7, #4]
 800b708:	4413      	add	r3, r2
 800b70a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	f003 0307 	and.w	r3, r3, #7
 800b712:	2b00      	cmp	r3, #0
 800b714:	d015      	beq.n	800b742 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	f023 0307 	bic.w	r3, r3, #7
 800b71c:	3308      	adds	r3, #8
 800b71e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	f003 0307 	and.w	r3, r3, #7
 800b726:	2b00      	cmp	r3, #0
 800b728:	d00b      	beq.n	800b742 <pvPortMalloc+0x6e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800b72a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b72e:	f383 8811 	msr	BASEPRI, r3
 800b732:	f3bf 8f6f 	isb	sy
 800b736:	f3bf 8f4f 	dsb	sy
 800b73a:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800b73c:	bf00      	nop
 800b73e:	bf00      	nop
 800b740:	e7fd      	b.n	800b73e <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	2b00      	cmp	r3, #0
 800b746:	d06f      	beq.n	800b828 <pvPortMalloc+0x154>
 800b748:	4b45      	ldr	r3, [pc, #276]	@ (800b860 <pvPortMalloc+0x18c>)
 800b74a:	681b      	ldr	r3, [r3, #0]
 800b74c:	687a      	ldr	r2, [r7, #4]
 800b74e:	429a      	cmp	r2, r3
 800b750:	d86a      	bhi.n	800b828 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800b752:	4b44      	ldr	r3, [pc, #272]	@ (800b864 <pvPortMalloc+0x190>)
 800b754:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800b756:	4b43      	ldr	r3, [pc, #268]	@ (800b864 <pvPortMalloc+0x190>)
 800b758:	681b      	ldr	r3, [r3, #0]
 800b75a:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b75c:	e004      	b.n	800b768 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800b75e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b760:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800b762:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b764:	681b      	ldr	r3, [r3, #0]
 800b766:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b768:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b76a:	685b      	ldr	r3, [r3, #4]
 800b76c:	687a      	ldr	r2, [r7, #4]
 800b76e:	429a      	cmp	r2, r3
 800b770:	d903      	bls.n	800b77a <pvPortMalloc+0xa6>
 800b772:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b774:	681b      	ldr	r3, [r3, #0]
 800b776:	2b00      	cmp	r3, #0
 800b778:	d1f1      	bne.n	800b75e <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800b77a:	4b37      	ldr	r3, [pc, #220]	@ (800b858 <pvPortMalloc+0x184>)
 800b77c:	681b      	ldr	r3, [r3, #0]
 800b77e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b780:	429a      	cmp	r2, r3
 800b782:	d051      	beq.n	800b828 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800b784:	6a3b      	ldr	r3, [r7, #32]
 800b786:	681b      	ldr	r3, [r3, #0]
 800b788:	2208      	movs	r2, #8
 800b78a:	4413      	add	r3, r2
 800b78c:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800b78e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b790:	681a      	ldr	r2, [r3, #0]
 800b792:	6a3b      	ldr	r3, [r7, #32]
 800b794:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800b796:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b798:	685a      	ldr	r2, [r3, #4]
 800b79a:	687b      	ldr	r3, [r7, #4]
 800b79c:	1ad2      	subs	r2, r2, r3
 800b79e:	2308      	movs	r3, #8
 800b7a0:	005b      	lsls	r3, r3, #1
 800b7a2:	429a      	cmp	r2, r3
 800b7a4:	d920      	bls.n	800b7e8 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800b7a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b7a8:	687b      	ldr	r3, [r7, #4]
 800b7aa:	4413      	add	r3, r2
 800b7ac:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b7ae:	69bb      	ldr	r3, [r7, #24]
 800b7b0:	f003 0307 	and.w	r3, r3, #7
 800b7b4:	2b00      	cmp	r3, #0
 800b7b6:	d00b      	beq.n	800b7d0 <pvPortMalloc+0xfc>
	__asm volatile
 800b7b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b7bc:	f383 8811 	msr	BASEPRI, r3
 800b7c0:	f3bf 8f6f 	isb	sy
 800b7c4:	f3bf 8f4f 	dsb	sy
 800b7c8:	613b      	str	r3, [r7, #16]
}
 800b7ca:	bf00      	nop
 800b7cc:	bf00      	nop
 800b7ce:	e7fd      	b.n	800b7cc <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800b7d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b7d2:	685a      	ldr	r2, [r3, #4]
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	1ad2      	subs	r2, r2, r3
 800b7d8:	69bb      	ldr	r3, [r7, #24]
 800b7da:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800b7dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b7de:	687a      	ldr	r2, [r7, #4]
 800b7e0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800b7e2:	69b8      	ldr	r0, [r7, #24]
 800b7e4:	f000 f90a 	bl	800b9fc <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800b7e8:	4b1d      	ldr	r3, [pc, #116]	@ (800b860 <pvPortMalloc+0x18c>)
 800b7ea:	681a      	ldr	r2, [r3, #0]
 800b7ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b7ee:	685b      	ldr	r3, [r3, #4]
 800b7f0:	1ad3      	subs	r3, r2, r3
 800b7f2:	4a1b      	ldr	r2, [pc, #108]	@ (800b860 <pvPortMalloc+0x18c>)
 800b7f4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800b7f6:	4b1a      	ldr	r3, [pc, #104]	@ (800b860 <pvPortMalloc+0x18c>)
 800b7f8:	681a      	ldr	r2, [r3, #0]
 800b7fa:	4b1b      	ldr	r3, [pc, #108]	@ (800b868 <pvPortMalloc+0x194>)
 800b7fc:	681b      	ldr	r3, [r3, #0]
 800b7fe:	429a      	cmp	r2, r3
 800b800:	d203      	bcs.n	800b80a <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800b802:	4b17      	ldr	r3, [pc, #92]	@ (800b860 <pvPortMalloc+0x18c>)
 800b804:	681b      	ldr	r3, [r3, #0]
 800b806:	4a18      	ldr	r2, [pc, #96]	@ (800b868 <pvPortMalloc+0x194>)
 800b808:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800b80a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b80c:	685a      	ldr	r2, [r3, #4]
 800b80e:	4b13      	ldr	r3, [pc, #76]	@ (800b85c <pvPortMalloc+0x188>)
 800b810:	681b      	ldr	r3, [r3, #0]
 800b812:	431a      	orrs	r2, r3
 800b814:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b816:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800b818:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b81a:	2200      	movs	r2, #0
 800b81c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800b81e:	4b13      	ldr	r3, [pc, #76]	@ (800b86c <pvPortMalloc+0x198>)
 800b820:	681b      	ldr	r3, [r3, #0]
 800b822:	3301      	adds	r3, #1
 800b824:	4a11      	ldr	r2, [pc, #68]	@ (800b86c <pvPortMalloc+0x198>)
 800b826:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800b828:	f001 fbb4 	bl	800cf94 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800b82c:	69fb      	ldr	r3, [r7, #28]
 800b82e:	f003 0307 	and.w	r3, r3, #7
 800b832:	2b00      	cmp	r3, #0
 800b834:	d00b      	beq.n	800b84e <pvPortMalloc+0x17a>
	__asm volatile
 800b836:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b83a:	f383 8811 	msr	BASEPRI, r3
 800b83e:	f3bf 8f6f 	isb	sy
 800b842:	f3bf 8f4f 	dsb	sy
 800b846:	60fb      	str	r3, [r7, #12]
}
 800b848:	bf00      	nop
 800b84a:	bf00      	nop
 800b84c:	e7fd      	b.n	800b84a <pvPortMalloc+0x176>
	return pvReturn;
 800b84e:	69fb      	ldr	r3, [r7, #28]
}
 800b850:	4618      	mov	r0, r3
 800b852:	3728      	adds	r7, #40	@ 0x28
 800b854:	46bd      	mov	sp, r7
 800b856:	bd80      	pop	{r7, pc}
 800b858:	24004768 	.word	0x24004768
 800b85c:	2400477c 	.word	0x2400477c
 800b860:	2400476c 	.word	0x2400476c
 800b864:	24004760 	.word	0x24004760
 800b868:	24004770 	.word	0x24004770
 800b86c:	24004774 	.word	0x24004774

0800b870 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800b870:	b580      	push	{r7, lr}
 800b872:	b086      	sub	sp, #24
 800b874:	af00      	add	r7, sp, #0
 800b876:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800b878:	687b      	ldr	r3, [r7, #4]
 800b87a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	2b00      	cmp	r3, #0
 800b880:	d04f      	beq.n	800b922 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800b882:	2308      	movs	r3, #8
 800b884:	425b      	negs	r3, r3
 800b886:	697a      	ldr	r2, [r7, #20]
 800b888:	4413      	add	r3, r2
 800b88a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800b88c:	697b      	ldr	r3, [r7, #20]
 800b88e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800b890:	693b      	ldr	r3, [r7, #16]
 800b892:	685a      	ldr	r2, [r3, #4]
 800b894:	4b25      	ldr	r3, [pc, #148]	@ (800b92c <vPortFree+0xbc>)
 800b896:	681b      	ldr	r3, [r3, #0]
 800b898:	4013      	ands	r3, r2
 800b89a:	2b00      	cmp	r3, #0
 800b89c:	d10b      	bne.n	800b8b6 <vPortFree+0x46>
	__asm volatile
 800b89e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b8a2:	f383 8811 	msr	BASEPRI, r3
 800b8a6:	f3bf 8f6f 	isb	sy
 800b8aa:	f3bf 8f4f 	dsb	sy
 800b8ae:	60fb      	str	r3, [r7, #12]
}
 800b8b0:	bf00      	nop
 800b8b2:	bf00      	nop
 800b8b4:	e7fd      	b.n	800b8b2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800b8b6:	693b      	ldr	r3, [r7, #16]
 800b8b8:	681b      	ldr	r3, [r3, #0]
 800b8ba:	2b00      	cmp	r3, #0
 800b8bc:	d00b      	beq.n	800b8d6 <vPortFree+0x66>
	__asm volatile
 800b8be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b8c2:	f383 8811 	msr	BASEPRI, r3
 800b8c6:	f3bf 8f6f 	isb	sy
 800b8ca:	f3bf 8f4f 	dsb	sy
 800b8ce:	60bb      	str	r3, [r7, #8]
}
 800b8d0:	bf00      	nop
 800b8d2:	bf00      	nop
 800b8d4:	e7fd      	b.n	800b8d2 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800b8d6:	693b      	ldr	r3, [r7, #16]
 800b8d8:	685a      	ldr	r2, [r3, #4]
 800b8da:	4b14      	ldr	r3, [pc, #80]	@ (800b92c <vPortFree+0xbc>)
 800b8dc:	681b      	ldr	r3, [r3, #0]
 800b8de:	4013      	ands	r3, r2
 800b8e0:	2b00      	cmp	r3, #0
 800b8e2:	d01e      	beq.n	800b922 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800b8e4:	693b      	ldr	r3, [r7, #16]
 800b8e6:	681b      	ldr	r3, [r3, #0]
 800b8e8:	2b00      	cmp	r3, #0
 800b8ea:	d11a      	bne.n	800b922 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800b8ec:	693b      	ldr	r3, [r7, #16]
 800b8ee:	685a      	ldr	r2, [r3, #4]
 800b8f0:	4b0e      	ldr	r3, [pc, #56]	@ (800b92c <vPortFree+0xbc>)
 800b8f2:	681b      	ldr	r3, [r3, #0]
 800b8f4:	43db      	mvns	r3, r3
 800b8f6:	401a      	ands	r2, r3
 800b8f8:	693b      	ldr	r3, [r7, #16]
 800b8fa:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800b8fc:	f001 fb3c 	bl	800cf78 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800b900:	693b      	ldr	r3, [r7, #16]
 800b902:	685a      	ldr	r2, [r3, #4]
 800b904:	4b0a      	ldr	r3, [pc, #40]	@ (800b930 <vPortFree+0xc0>)
 800b906:	681b      	ldr	r3, [r3, #0]
 800b908:	4413      	add	r3, r2
 800b90a:	4a09      	ldr	r2, [pc, #36]	@ (800b930 <vPortFree+0xc0>)
 800b90c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800b90e:	6938      	ldr	r0, [r7, #16]
 800b910:	f000 f874 	bl	800b9fc <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800b914:	4b07      	ldr	r3, [pc, #28]	@ (800b934 <vPortFree+0xc4>)
 800b916:	681b      	ldr	r3, [r3, #0]
 800b918:	3301      	adds	r3, #1
 800b91a:	4a06      	ldr	r2, [pc, #24]	@ (800b934 <vPortFree+0xc4>)
 800b91c:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800b91e:	f001 fb39 	bl	800cf94 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800b922:	bf00      	nop
 800b924:	3718      	adds	r7, #24
 800b926:	46bd      	mov	sp, r7
 800b928:	bd80      	pop	{r7, pc}
 800b92a:	bf00      	nop
 800b92c:	2400477c 	.word	0x2400477c
 800b930:	2400476c 	.word	0x2400476c
 800b934:	24004778 	.word	0x24004778

0800b938 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800b938:	b480      	push	{r7}
 800b93a:	b085      	sub	sp, #20
 800b93c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800b93e:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800b942:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800b944:	4b27      	ldr	r3, [pc, #156]	@ (800b9e4 <prvHeapInit+0xac>)
 800b946:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800b948:	68fb      	ldr	r3, [r7, #12]
 800b94a:	f003 0307 	and.w	r3, r3, #7
 800b94e:	2b00      	cmp	r3, #0
 800b950:	d00c      	beq.n	800b96c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800b952:	68fb      	ldr	r3, [r7, #12]
 800b954:	3307      	adds	r3, #7
 800b956:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b958:	68fb      	ldr	r3, [r7, #12]
 800b95a:	f023 0307 	bic.w	r3, r3, #7
 800b95e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800b960:	68ba      	ldr	r2, [r7, #8]
 800b962:	68fb      	ldr	r3, [r7, #12]
 800b964:	1ad3      	subs	r3, r2, r3
 800b966:	4a1f      	ldr	r2, [pc, #124]	@ (800b9e4 <prvHeapInit+0xac>)
 800b968:	4413      	add	r3, r2
 800b96a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800b96c:	68fb      	ldr	r3, [r7, #12]
 800b96e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800b970:	4a1d      	ldr	r2, [pc, #116]	@ (800b9e8 <prvHeapInit+0xb0>)
 800b972:	687b      	ldr	r3, [r7, #4]
 800b974:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800b976:	4b1c      	ldr	r3, [pc, #112]	@ (800b9e8 <prvHeapInit+0xb0>)
 800b978:	2200      	movs	r2, #0
 800b97a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800b97c:	687b      	ldr	r3, [r7, #4]
 800b97e:	68ba      	ldr	r2, [r7, #8]
 800b980:	4413      	add	r3, r2
 800b982:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800b984:	2208      	movs	r2, #8
 800b986:	68fb      	ldr	r3, [r7, #12]
 800b988:	1a9b      	subs	r3, r3, r2
 800b98a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b98c:	68fb      	ldr	r3, [r7, #12]
 800b98e:	f023 0307 	bic.w	r3, r3, #7
 800b992:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800b994:	68fb      	ldr	r3, [r7, #12]
 800b996:	4a15      	ldr	r2, [pc, #84]	@ (800b9ec <prvHeapInit+0xb4>)
 800b998:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800b99a:	4b14      	ldr	r3, [pc, #80]	@ (800b9ec <prvHeapInit+0xb4>)
 800b99c:	681b      	ldr	r3, [r3, #0]
 800b99e:	2200      	movs	r2, #0
 800b9a0:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800b9a2:	4b12      	ldr	r3, [pc, #72]	@ (800b9ec <prvHeapInit+0xb4>)
 800b9a4:	681b      	ldr	r3, [r3, #0]
 800b9a6:	2200      	movs	r2, #0
 800b9a8:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800b9aa:	687b      	ldr	r3, [r7, #4]
 800b9ac:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800b9ae:	683b      	ldr	r3, [r7, #0]
 800b9b0:	68fa      	ldr	r2, [r7, #12]
 800b9b2:	1ad2      	subs	r2, r2, r3
 800b9b4:	683b      	ldr	r3, [r7, #0]
 800b9b6:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800b9b8:	4b0c      	ldr	r3, [pc, #48]	@ (800b9ec <prvHeapInit+0xb4>)
 800b9ba:	681a      	ldr	r2, [r3, #0]
 800b9bc:	683b      	ldr	r3, [r7, #0]
 800b9be:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b9c0:	683b      	ldr	r3, [r7, #0]
 800b9c2:	685b      	ldr	r3, [r3, #4]
 800b9c4:	4a0a      	ldr	r2, [pc, #40]	@ (800b9f0 <prvHeapInit+0xb8>)
 800b9c6:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b9c8:	683b      	ldr	r3, [r7, #0]
 800b9ca:	685b      	ldr	r3, [r3, #4]
 800b9cc:	4a09      	ldr	r2, [pc, #36]	@ (800b9f4 <prvHeapInit+0xbc>)
 800b9ce:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800b9d0:	4b09      	ldr	r3, [pc, #36]	@ (800b9f8 <prvHeapInit+0xc0>)
 800b9d2:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800b9d6:	601a      	str	r2, [r3, #0]
}
 800b9d8:	bf00      	nop
 800b9da:	3714      	adds	r7, #20
 800b9dc:	46bd      	mov	sp, r7
 800b9de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9e2:	4770      	bx	lr
 800b9e4:	24000b60 	.word	0x24000b60
 800b9e8:	24004760 	.word	0x24004760
 800b9ec:	24004768 	.word	0x24004768
 800b9f0:	24004770 	.word	0x24004770
 800b9f4:	2400476c 	.word	0x2400476c
 800b9f8:	2400477c 	.word	0x2400477c

0800b9fc <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800b9fc:	b480      	push	{r7}
 800b9fe:	b085      	sub	sp, #20
 800ba00:	af00      	add	r7, sp, #0
 800ba02:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800ba04:	4b28      	ldr	r3, [pc, #160]	@ (800baa8 <prvInsertBlockIntoFreeList+0xac>)
 800ba06:	60fb      	str	r3, [r7, #12]
 800ba08:	e002      	b.n	800ba10 <prvInsertBlockIntoFreeList+0x14>
 800ba0a:	68fb      	ldr	r3, [r7, #12]
 800ba0c:	681b      	ldr	r3, [r3, #0]
 800ba0e:	60fb      	str	r3, [r7, #12]
 800ba10:	68fb      	ldr	r3, [r7, #12]
 800ba12:	681b      	ldr	r3, [r3, #0]
 800ba14:	687a      	ldr	r2, [r7, #4]
 800ba16:	429a      	cmp	r2, r3
 800ba18:	d8f7      	bhi.n	800ba0a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800ba1a:	68fb      	ldr	r3, [r7, #12]
 800ba1c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800ba1e:	68fb      	ldr	r3, [r7, #12]
 800ba20:	685b      	ldr	r3, [r3, #4]
 800ba22:	68ba      	ldr	r2, [r7, #8]
 800ba24:	4413      	add	r3, r2
 800ba26:	687a      	ldr	r2, [r7, #4]
 800ba28:	429a      	cmp	r2, r3
 800ba2a:	d108      	bne.n	800ba3e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800ba2c:	68fb      	ldr	r3, [r7, #12]
 800ba2e:	685a      	ldr	r2, [r3, #4]
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	685b      	ldr	r3, [r3, #4]
 800ba34:	441a      	add	r2, r3
 800ba36:	68fb      	ldr	r3, [r7, #12]
 800ba38:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800ba3a:	68fb      	ldr	r3, [r7, #12]
 800ba3c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	685b      	ldr	r3, [r3, #4]
 800ba46:	68ba      	ldr	r2, [r7, #8]
 800ba48:	441a      	add	r2, r3
 800ba4a:	68fb      	ldr	r3, [r7, #12]
 800ba4c:	681b      	ldr	r3, [r3, #0]
 800ba4e:	429a      	cmp	r2, r3
 800ba50:	d118      	bne.n	800ba84 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800ba52:	68fb      	ldr	r3, [r7, #12]
 800ba54:	681a      	ldr	r2, [r3, #0]
 800ba56:	4b15      	ldr	r3, [pc, #84]	@ (800baac <prvInsertBlockIntoFreeList+0xb0>)
 800ba58:	681b      	ldr	r3, [r3, #0]
 800ba5a:	429a      	cmp	r2, r3
 800ba5c:	d00d      	beq.n	800ba7a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800ba5e:	687b      	ldr	r3, [r7, #4]
 800ba60:	685a      	ldr	r2, [r3, #4]
 800ba62:	68fb      	ldr	r3, [r7, #12]
 800ba64:	681b      	ldr	r3, [r3, #0]
 800ba66:	685b      	ldr	r3, [r3, #4]
 800ba68:	441a      	add	r2, r3
 800ba6a:	687b      	ldr	r3, [r7, #4]
 800ba6c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800ba6e:	68fb      	ldr	r3, [r7, #12]
 800ba70:	681b      	ldr	r3, [r3, #0]
 800ba72:	681a      	ldr	r2, [r3, #0]
 800ba74:	687b      	ldr	r3, [r7, #4]
 800ba76:	601a      	str	r2, [r3, #0]
 800ba78:	e008      	b.n	800ba8c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800ba7a:	4b0c      	ldr	r3, [pc, #48]	@ (800baac <prvInsertBlockIntoFreeList+0xb0>)
 800ba7c:	681a      	ldr	r2, [r3, #0]
 800ba7e:	687b      	ldr	r3, [r7, #4]
 800ba80:	601a      	str	r2, [r3, #0]
 800ba82:	e003      	b.n	800ba8c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800ba84:	68fb      	ldr	r3, [r7, #12]
 800ba86:	681a      	ldr	r2, [r3, #0]
 800ba88:	687b      	ldr	r3, [r7, #4]
 800ba8a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800ba8c:	68fa      	ldr	r2, [r7, #12]
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	429a      	cmp	r2, r3
 800ba92:	d002      	beq.n	800ba9a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800ba94:	68fb      	ldr	r3, [r7, #12]
 800ba96:	687a      	ldr	r2, [r7, #4]
 800ba98:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ba9a:	bf00      	nop
 800ba9c:	3714      	adds	r7, #20
 800ba9e:	46bd      	mov	sp, r7
 800baa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baa4:	4770      	bx	lr
 800baa6:	bf00      	nop
 800baa8:	24004760 	.word	0x24004760
 800baac:	24004768 	.word	0x24004768

0800bab0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800bab0:	b480      	push	{r7}
 800bab2:	b083      	sub	sp, #12
 800bab4:	af00      	add	r7, sp, #0
 800bab6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800bab8:	687b      	ldr	r3, [r7, #4]
 800baba:	f103 0208 	add.w	r2, r3, #8
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800bac2:	687b      	ldr	r3, [r7, #4]
 800bac4:	f04f 32ff 	mov.w	r2, #4294967295
 800bac8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800baca:	687b      	ldr	r3, [r7, #4]
 800bacc:	f103 0208 	add.w	r2, r3, #8
 800bad0:	687b      	ldr	r3, [r7, #4]
 800bad2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800bad4:	687b      	ldr	r3, [r7, #4]
 800bad6:	f103 0208 	add.w	r2, r3, #8
 800bada:	687b      	ldr	r3, [r7, #4]
 800badc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800bade:	687b      	ldr	r3, [r7, #4]
 800bae0:	2200      	movs	r2, #0
 800bae2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800bae4:	bf00      	nop
 800bae6:	370c      	adds	r7, #12
 800bae8:	46bd      	mov	sp, r7
 800baea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baee:	4770      	bx	lr

0800baf0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800baf0:	b480      	push	{r7}
 800baf2:	b083      	sub	sp, #12
 800baf4:	af00      	add	r7, sp, #0
 800baf6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800baf8:	687b      	ldr	r3, [r7, #4]
 800bafa:	2200      	movs	r2, #0
 800bafc:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800bafe:	bf00      	nop
 800bb00:	370c      	adds	r7, #12
 800bb02:	46bd      	mov	sp, r7
 800bb04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb08:	4770      	bx	lr

0800bb0a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800bb0a:	b480      	push	{r7}
 800bb0c:	b085      	sub	sp, #20
 800bb0e:	af00      	add	r7, sp, #0
 800bb10:	6078      	str	r0, [r7, #4]
 800bb12:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800bb14:	687b      	ldr	r3, [r7, #4]
 800bb16:	685b      	ldr	r3, [r3, #4]
 800bb18:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800bb1a:	683b      	ldr	r3, [r7, #0]
 800bb1c:	68fa      	ldr	r2, [r7, #12]
 800bb1e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800bb20:	68fb      	ldr	r3, [r7, #12]
 800bb22:	689a      	ldr	r2, [r3, #8]
 800bb24:	683b      	ldr	r3, [r7, #0]
 800bb26:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800bb28:	68fb      	ldr	r3, [r7, #12]
 800bb2a:	689b      	ldr	r3, [r3, #8]
 800bb2c:	683a      	ldr	r2, [r7, #0]
 800bb2e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800bb30:	68fb      	ldr	r3, [r7, #12]
 800bb32:	683a      	ldr	r2, [r7, #0]
 800bb34:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800bb36:	683b      	ldr	r3, [r7, #0]
 800bb38:	687a      	ldr	r2, [r7, #4]
 800bb3a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800bb3c:	687b      	ldr	r3, [r7, #4]
 800bb3e:	681b      	ldr	r3, [r3, #0]
 800bb40:	1c5a      	adds	r2, r3, #1
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	601a      	str	r2, [r3, #0]
}
 800bb46:	bf00      	nop
 800bb48:	3714      	adds	r7, #20
 800bb4a:	46bd      	mov	sp, r7
 800bb4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb50:	4770      	bx	lr

0800bb52 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800bb52:	b480      	push	{r7}
 800bb54:	b085      	sub	sp, #20
 800bb56:	af00      	add	r7, sp, #0
 800bb58:	6078      	str	r0, [r7, #4]
 800bb5a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800bb5c:	683b      	ldr	r3, [r7, #0]
 800bb5e:	681b      	ldr	r3, [r3, #0]
 800bb60:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800bb62:	68bb      	ldr	r3, [r7, #8]
 800bb64:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bb68:	d103      	bne.n	800bb72 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800bb6a:	687b      	ldr	r3, [r7, #4]
 800bb6c:	691b      	ldr	r3, [r3, #16]
 800bb6e:	60fb      	str	r3, [r7, #12]
 800bb70:	e00c      	b.n	800bb8c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800bb72:	687b      	ldr	r3, [r7, #4]
 800bb74:	3308      	adds	r3, #8
 800bb76:	60fb      	str	r3, [r7, #12]
 800bb78:	e002      	b.n	800bb80 <vListInsert+0x2e>
 800bb7a:	68fb      	ldr	r3, [r7, #12]
 800bb7c:	685b      	ldr	r3, [r3, #4]
 800bb7e:	60fb      	str	r3, [r7, #12]
 800bb80:	68fb      	ldr	r3, [r7, #12]
 800bb82:	685b      	ldr	r3, [r3, #4]
 800bb84:	681b      	ldr	r3, [r3, #0]
 800bb86:	68ba      	ldr	r2, [r7, #8]
 800bb88:	429a      	cmp	r2, r3
 800bb8a:	d2f6      	bcs.n	800bb7a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800bb8c:	68fb      	ldr	r3, [r7, #12]
 800bb8e:	685a      	ldr	r2, [r3, #4]
 800bb90:	683b      	ldr	r3, [r7, #0]
 800bb92:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800bb94:	683b      	ldr	r3, [r7, #0]
 800bb96:	685b      	ldr	r3, [r3, #4]
 800bb98:	683a      	ldr	r2, [r7, #0]
 800bb9a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800bb9c:	683b      	ldr	r3, [r7, #0]
 800bb9e:	68fa      	ldr	r2, [r7, #12]
 800bba0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800bba2:	68fb      	ldr	r3, [r7, #12]
 800bba4:	683a      	ldr	r2, [r7, #0]
 800bba6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800bba8:	683b      	ldr	r3, [r7, #0]
 800bbaa:	687a      	ldr	r2, [r7, #4]
 800bbac:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800bbae:	687b      	ldr	r3, [r7, #4]
 800bbb0:	681b      	ldr	r3, [r3, #0]
 800bbb2:	1c5a      	adds	r2, r3, #1
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	601a      	str	r2, [r3, #0]
}
 800bbb8:	bf00      	nop
 800bbba:	3714      	adds	r7, #20
 800bbbc:	46bd      	mov	sp, r7
 800bbbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbc2:	4770      	bx	lr

0800bbc4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800bbc4:	b480      	push	{r7}
 800bbc6:	b085      	sub	sp, #20
 800bbc8:	af00      	add	r7, sp, #0
 800bbca:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800bbcc:	687b      	ldr	r3, [r7, #4]
 800bbce:	691b      	ldr	r3, [r3, #16]
 800bbd0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800bbd2:	687b      	ldr	r3, [r7, #4]
 800bbd4:	685b      	ldr	r3, [r3, #4]
 800bbd6:	687a      	ldr	r2, [r7, #4]
 800bbd8:	6892      	ldr	r2, [r2, #8]
 800bbda:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	689b      	ldr	r3, [r3, #8]
 800bbe0:	687a      	ldr	r2, [r7, #4]
 800bbe2:	6852      	ldr	r2, [r2, #4]
 800bbe4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800bbe6:	68fb      	ldr	r3, [r7, #12]
 800bbe8:	685b      	ldr	r3, [r3, #4]
 800bbea:	687a      	ldr	r2, [r7, #4]
 800bbec:	429a      	cmp	r2, r3
 800bbee:	d103      	bne.n	800bbf8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800bbf0:	687b      	ldr	r3, [r7, #4]
 800bbf2:	689a      	ldr	r2, [r3, #8]
 800bbf4:	68fb      	ldr	r3, [r7, #12]
 800bbf6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800bbf8:	687b      	ldr	r3, [r7, #4]
 800bbfa:	2200      	movs	r2, #0
 800bbfc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800bbfe:	68fb      	ldr	r3, [r7, #12]
 800bc00:	681b      	ldr	r3, [r3, #0]
 800bc02:	1e5a      	subs	r2, r3, #1
 800bc04:	68fb      	ldr	r3, [r7, #12]
 800bc06:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800bc08:	68fb      	ldr	r3, [r7, #12]
 800bc0a:	681b      	ldr	r3, [r3, #0]
}
 800bc0c:	4618      	mov	r0, r3
 800bc0e:	3714      	adds	r7, #20
 800bc10:	46bd      	mov	sp, r7
 800bc12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc16:	4770      	bx	lr

0800bc18 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800bc18:	b480      	push	{r7}
 800bc1a:	b085      	sub	sp, #20
 800bc1c:	af00      	add	r7, sp, #0
 800bc1e:	60f8      	str	r0, [r7, #12]
 800bc20:	60b9      	str	r1, [r7, #8]
 800bc22:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800bc24:	68fb      	ldr	r3, [r7, #12]
 800bc26:	3b04      	subs	r3, #4
 800bc28:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800bc2a:	68fb      	ldr	r3, [r7, #12]
 800bc2c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800bc30:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800bc32:	68fb      	ldr	r3, [r7, #12]
 800bc34:	3b04      	subs	r3, #4
 800bc36:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800bc38:	68bb      	ldr	r3, [r7, #8]
 800bc3a:	f023 0201 	bic.w	r2, r3, #1
 800bc3e:	68fb      	ldr	r3, [r7, #12]
 800bc40:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800bc42:	68fb      	ldr	r3, [r7, #12]
 800bc44:	3b04      	subs	r3, #4
 800bc46:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800bc48:	4a0c      	ldr	r2, [pc, #48]	@ (800bc7c <pxPortInitialiseStack+0x64>)
 800bc4a:	68fb      	ldr	r3, [r7, #12]
 800bc4c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800bc4e:	68fb      	ldr	r3, [r7, #12]
 800bc50:	3b14      	subs	r3, #20
 800bc52:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800bc54:	687a      	ldr	r2, [r7, #4]
 800bc56:	68fb      	ldr	r3, [r7, #12]
 800bc58:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800bc5a:	68fb      	ldr	r3, [r7, #12]
 800bc5c:	3b04      	subs	r3, #4
 800bc5e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800bc60:	68fb      	ldr	r3, [r7, #12]
 800bc62:	f06f 0202 	mvn.w	r2, #2
 800bc66:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800bc68:	68fb      	ldr	r3, [r7, #12]
 800bc6a:	3b20      	subs	r3, #32
 800bc6c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800bc6e:	68fb      	ldr	r3, [r7, #12]
}
 800bc70:	4618      	mov	r0, r3
 800bc72:	3714      	adds	r7, #20
 800bc74:	46bd      	mov	sp, r7
 800bc76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc7a:	4770      	bx	lr
 800bc7c:	0800bc81 	.word	0x0800bc81

0800bc80 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800bc80:	b480      	push	{r7}
 800bc82:	b085      	sub	sp, #20
 800bc84:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800bc86:	2300      	movs	r3, #0
 800bc88:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800bc8a:	4b13      	ldr	r3, [pc, #76]	@ (800bcd8 <prvTaskExitError+0x58>)
 800bc8c:	681b      	ldr	r3, [r3, #0]
 800bc8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bc92:	d00b      	beq.n	800bcac <prvTaskExitError+0x2c>
	__asm volatile
 800bc94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bc98:	f383 8811 	msr	BASEPRI, r3
 800bc9c:	f3bf 8f6f 	isb	sy
 800bca0:	f3bf 8f4f 	dsb	sy
 800bca4:	60fb      	str	r3, [r7, #12]
}
 800bca6:	bf00      	nop
 800bca8:	bf00      	nop
 800bcaa:	e7fd      	b.n	800bca8 <prvTaskExitError+0x28>
	__asm volatile
 800bcac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bcb0:	f383 8811 	msr	BASEPRI, r3
 800bcb4:	f3bf 8f6f 	isb	sy
 800bcb8:	f3bf 8f4f 	dsb	sy
 800bcbc:	60bb      	str	r3, [r7, #8]
}
 800bcbe:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800bcc0:	bf00      	nop
 800bcc2:	687b      	ldr	r3, [r7, #4]
 800bcc4:	2b00      	cmp	r3, #0
 800bcc6:	d0fc      	beq.n	800bcc2 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800bcc8:	bf00      	nop
 800bcca:	bf00      	nop
 800bccc:	3714      	adds	r7, #20
 800bcce:	46bd      	mov	sp, r7
 800bcd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcd4:	4770      	bx	lr
 800bcd6:	bf00      	nop
 800bcd8:	24000018 	.word	0x24000018
 800bcdc:	00000000 	.word	0x00000000

0800bce0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800bce0:	4b07      	ldr	r3, [pc, #28]	@ (800bd00 <pxCurrentTCBConst2>)
 800bce2:	6819      	ldr	r1, [r3, #0]
 800bce4:	6808      	ldr	r0, [r1, #0]
 800bce6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bcea:	f380 8809 	msr	PSP, r0
 800bcee:	f3bf 8f6f 	isb	sy
 800bcf2:	f04f 0000 	mov.w	r0, #0
 800bcf6:	f380 8811 	msr	BASEPRI, r0
 800bcfa:	4770      	bx	lr
 800bcfc:	f3af 8000 	nop.w

0800bd00 <pxCurrentTCBConst2>:
 800bd00:	240047c8 	.word	0x240047c8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800bd04:	bf00      	nop
 800bd06:	bf00      	nop

0800bd08 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800bd08:	4808      	ldr	r0, [pc, #32]	@ (800bd2c <prvPortStartFirstTask+0x24>)
 800bd0a:	6800      	ldr	r0, [r0, #0]
 800bd0c:	6800      	ldr	r0, [r0, #0]
 800bd0e:	f380 8808 	msr	MSP, r0
 800bd12:	f04f 0000 	mov.w	r0, #0
 800bd16:	f380 8814 	msr	CONTROL, r0
 800bd1a:	b662      	cpsie	i
 800bd1c:	b661      	cpsie	f
 800bd1e:	f3bf 8f4f 	dsb	sy
 800bd22:	f3bf 8f6f 	isb	sy
 800bd26:	df00      	svc	0
 800bd28:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800bd2a:	bf00      	nop
 800bd2c:	e000ed08 	.word	0xe000ed08

0800bd30 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800bd30:	b580      	push	{r7, lr}
 800bd32:	b086      	sub	sp, #24
 800bd34:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800bd36:	4b47      	ldr	r3, [pc, #284]	@ (800be54 <xPortStartScheduler+0x124>)
 800bd38:	681b      	ldr	r3, [r3, #0]
 800bd3a:	4a47      	ldr	r2, [pc, #284]	@ (800be58 <xPortStartScheduler+0x128>)
 800bd3c:	4293      	cmp	r3, r2
 800bd3e:	d10b      	bne.n	800bd58 <xPortStartScheduler+0x28>
	__asm volatile
 800bd40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bd44:	f383 8811 	msr	BASEPRI, r3
 800bd48:	f3bf 8f6f 	isb	sy
 800bd4c:	f3bf 8f4f 	dsb	sy
 800bd50:	60fb      	str	r3, [r7, #12]
}
 800bd52:	bf00      	nop
 800bd54:	bf00      	nop
 800bd56:	e7fd      	b.n	800bd54 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800bd58:	4b3e      	ldr	r3, [pc, #248]	@ (800be54 <xPortStartScheduler+0x124>)
 800bd5a:	681b      	ldr	r3, [r3, #0]
 800bd5c:	4a3f      	ldr	r2, [pc, #252]	@ (800be5c <xPortStartScheduler+0x12c>)
 800bd5e:	4293      	cmp	r3, r2
 800bd60:	d10b      	bne.n	800bd7a <xPortStartScheduler+0x4a>
	__asm volatile
 800bd62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bd66:	f383 8811 	msr	BASEPRI, r3
 800bd6a:	f3bf 8f6f 	isb	sy
 800bd6e:	f3bf 8f4f 	dsb	sy
 800bd72:	613b      	str	r3, [r7, #16]
}
 800bd74:	bf00      	nop
 800bd76:	bf00      	nop
 800bd78:	e7fd      	b.n	800bd76 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800bd7a:	4b39      	ldr	r3, [pc, #228]	@ (800be60 <xPortStartScheduler+0x130>)
 800bd7c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800bd7e:	697b      	ldr	r3, [r7, #20]
 800bd80:	781b      	ldrb	r3, [r3, #0]
 800bd82:	b2db      	uxtb	r3, r3
 800bd84:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800bd86:	697b      	ldr	r3, [r7, #20]
 800bd88:	22ff      	movs	r2, #255	@ 0xff
 800bd8a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800bd8c:	697b      	ldr	r3, [r7, #20]
 800bd8e:	781b      	ldrb	r3, [r3, #0]
 800bd90:	b2db      	uxtb	r3, r3
 800bd92:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800bd94:	78fb      	ldrb	r3, [r7, #3]
 800bd96:	b2db      	uxtb	r3, r3
 800bd98:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800bd9c:	b2da      	uxtb	r2, r3
 800bd9e:	4b31      	ldr	r3, [pc, #196]	@ (800be64 <xPortStartScheduler+0x134>)
 800bda0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800bda2:	4b31      	ldr	r3, [pc, #196]	@ (800be68 <xPortStartScheduler+0x138>)
 800bda4:	2207      	movs	r2, #7
 800bda6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800bda8:	e009      	b.n	800bdbe <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800bdaa:	4b2f      	ldr	r3, [pc, #188]	@ (800be68 <xPortStartScheduler+0x138>)
 800bdac:	681b      	ldr	r3, [r3, #0]
 800bdae:	3b01      	subs	r3, #1
 800bdb0:	4a2d      	ldr	r2, [pc, #180]	@ (800be68 <xPortStartScheduler+0x138>)
 800bdb2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800bdb4:	78fb      	ldrb	r3, [r7, #3]
 800bdb6:	b2db      	uxtb	r3, r3
 800bdb8:	005b      	lsls	r3, r3, #1
 800bdba:	b2db      	uxtb	r3, r3
 800bdbc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800bdbe:	78fb      	ldrb	r3, [r7, #3]
 800bdc0:	b2db      	uxtb	r3, r3
 800bdc2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bdc6:	2b80      	cmp	r3, #128	@ 0x80
 800bdc8:	d0ef      	beq.n	800bdaa <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800bdca:	4b27      	ldr	r3, [pc, #156]	@ (800be68 <xPortStartScheduler+0x138>)
 800bdcc:	681b      	ldr	r3, [r3, #0]
 800bdce:	f1c3 0307 	rsb	r3, r3, #7
 800bdd2:	2b04      	cmp	r3, #4
 800bdd4:	d00b      	beq.n	800bdee <xPortStartScheduler+0xbe>
	__asm volatile
 800bdd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bdda:	f383 8811 	msr	BASEPRI, r3
 800bdde:	f3bf 8f6f 	isb	sy
 800bde2:	f3bf 8f4f 	dsb	sy
 800bde6:	60bb      	str	r3, [r7, #8]
}
 800bde8:	bf00      	nop
 800bdea:	bf00      	nop
 800bdec:	e7fd      	b.n	800bdea <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800bdee:	4b1e      	ldr	r3, [pc, #120]	@ (800be68 <xPortStartScheduler+0x138>)
 800bdf0:	681b      	ldr	r3, [r3, #0]
 800bdf2:	021b      	lsls	r3, r3, #8
 800bdf4:	4a1c      	ldr	r2, [pc, #112]	@ (800be68 <xPortStartScheduler+0x138>)
 800bdf6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800bdf8:	4b1b      	ldr	r3, [pc, #108]	@ (800be68 <xPortStartScheduler+0x138>)
 800bdfa:	681b      	ldr	r3, [r3, #0]
 800bdfc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800be00:	4a19      	ldr	r2, [pc, #100]	@ (800be68 <xPortStartScheduler+0x138>)
 800be02:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800be04:	687b      	ldr	r3, [r7, #4]
 800be06:	b2da      	uxtb	r2, r3
 800be08:	697b      	ldr	r3, [r7, #20]
 800be0a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800be0c:	4b17      	ldr	r3, [pc, #92]	@ (800be6c <xPortStartScheduler+0x13c>)
 800be0e:	681b      	ldr	r3, [r3, #0]
 800be10:	4a16      	ldr	r2, [pc, #88]	@ (800be6c <xPortStartScheduler+0x13c>)
 800be12:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800be16:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800be18:	4b14      	ldr	r3, [pc, #80]	@ (800be6c <xPortStartScheduler+0x13c>)
 800be1a:	681b      	ldr	r3, [r3, #0]
 800be1c:	4a13      	ldr	r2, [pc, #76]	@ (800be6c <xPortStartScheduler+0x13c>)
 800be1e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800be22:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800be24:	f000 f8da 	bl	800bfdc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800be28:	4b11      	ldr	r3, [pc, #68]	@ (800be70 <xPortStartScheduler+0x140>)
 800be2a:	2200      	movs	r2, #0
 800be2c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800be2e:	f000 f8f9 	bl	800c024 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800be32:	4b10      	ldr	r3, [pc, #64]	@ (800be74 <xPortStartScheduler+0x144>)
 800be34:	681b      	ldr	r3, [r3, #0]
 800be36:	4a0f      	ldr	r2, [pc, #60]	@ (800be74 <xPortStartScheduler+0x144>)
 800be38:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800be3c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800be3e:	f7ff ff63 	bl	800bd08 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800be42:	f001 fa0f 	bl	800d264 <vTaskSwitchContext>
	prvTaskExitError();
 800be46:	f7ff ff1b 	bl	800bc80 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800be4a:	2300      	movs	r3, #0
}
 800be4c:	4618      	mov	r0, r3
 800be4e:	3718      	adds	r7, #24
 800be50:	46bd      	mov	sp, r7
 800be52:	bd80      	pop	{r7, pc}
 800be54:	e000ed00 	.word	0xe000ed00
 800be58:	410fc271 	.word	0x410fc271
 800be5c:	410fc270 	.word	0x410fc270
 800be60:	e000e400 	.word	0xe000e400
 800be64:	24004780 	.word	0x24004780
 800be68:	24004784 	.word	0x24004784
 800be6c:	e000ed20 	.word	0xe000ed20
 800be70:	24000018 	.word	0x24000018
 800be74:	e000ef34 	.word	0xe000ef34

0800be78 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800be78:	b480      	push	{r7}
 800be7a:	b083      	sub	sp, #12
 800be7c:	af00      	add	r7, sp, #0
	__asm volatile
 800be7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800be82:	f383 8811 	msr	BASEPRI, r3
 800be86:	f3bf 8f6f 	isb	sy
 800be8a:	f3bf 8f4f 	dsb	sy
 800be8e:	607b      	str	r3, [r7, #4]
}
 800be90:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800be92:	4b10      	ldr	r3, [pc, #64]	@ (800bed4 <vPortEnterCritical+0x5c>)
 800be94:	681b      	ldr	r3, [r3, #0]
 800be96:	3301      	adds	r3, #1
 800be98:	4a0e      	ldr	r2, [pc, #56]	@ (800bed4 <vPortEnterCritical+0x5c>)
 800be9a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800be9c:	4b0d      	ldr	r3, [pc, #52]	@ (800bed4 <vPortEnterCritical+0x5c>)
 800be9e:	681b      	ldr	r3, [r3, #0]
 800bea0:	2b01      	cmp	r3, #1
 800bea2:	d110      	bne.n	800bec6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800bea4:	4b0c      	ldr	r3, [pc, #48]	@ (800bed8 <vPortEnterCritical+0x60>)
 800bea6:	681b      	ldr	r3, [r3, #0]
 800bea8:	b2db      	uxtb	r3, r3
 800beaa:	2b00      	cmp	r3, #0
 800beac:	d00b      	beq.n	800bec6 <vPortEnterCritical+0x4e>
	__asm volatile
 800beae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800beb2:	f383 8811 	msr	BASEPRI, r3
 800beb6:	f3bf 8f6f 	isb	sy
 800beba:	f3bf 8f4f 	dsb	sy
 800bebe:	603b      	str	r3, [r7, #0]
}
 800bec0:	bf00      	nop
 800bec2:	bf00      	nop
 800bec4:	e7fd      	b.n	800bec2 <vPortEnterCritical+0x4a>
	}
}
 800bec6:	bf00      	nop
 800bec8:	370c      	adds	r7, #12
 800beca:	46bd      	mov	sp, r7
 800becc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bed0:	4770      	bx	lr
 800bed2:	bf00      	nop
 800bed4:	24000018 	.word	0x24000018
 800bed8:	e000ed04 	.word	0xe000ed04

0800bedc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800bedc:	b480      	push	{r7}
 800bede:	b083      	sub	sp, #12
 800bee0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800bee2:	4b12      	ldr	r3, [pc, #72]	@ (800bf2c <vPortExitCritical+0x50>)
 800bee4:	681b      	ldr	r3, [r3, #0]
 800bee6:	2b00      	cmp	r3, #0
 800bee8:	d10b      	bne.n	800bf02 <vPortExitCritical+0x26>
	__asm volatile
 800beea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800beee:	f383 8811 	msr	BASEPRI, r3
 800bef2:	f3bf 8f6f 	isb	sy
 800bef6:	f3bf 8f4f 	dsb	sy
 800befa:	607b      	str	r3, [r7, #4]
}
 800befc:	bf00      	nop
 800befe:	bf00      	nop
 800bf00:	e7fd      	b.n	800befe <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800bf02:	4b0a      	ldr	r3, [pc, #40]	@ (800bf2c <vPortExitCritical+0x50>)
 800bf04:	681b      	ldr	r3, [r3, #0]
 800bf06:	3b01      	subs	r3, #1
 800bf08:	4a08      	ldr	r2, [pc, #32]	@ (800bf2c <vPortExitCritical+0x50>)
 800bf0a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800bf0c:	4b07      	ldr	r3, [pc, #28]	@ (800bf2c <vPortExitCritical+0x50>)
 800bf0e:	681b      	ldr	r3, [r3, #0]
 800bf10:	2b00      	cmp	r3, #0
 800bf12:	d105      	bne.n	800bf20 <vPortExitCritical+0x44>
 800bf14:	2300      	movs	r3, #0
 800bf16:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800bf18:	683b      	ldr	r3, [r7, #0]
 800bf1a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800bf1e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800bf20:	bf00      	nop
 800bf22:	370c      	adds	r7, #12
 800bf24:	46bd      	mov	sp, r7
 800bf26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf2a:	4770      	bx	lr
 800bf2c:	24000018 	.word	0x24000018

0800bf30 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800bf30:	f3ef 8009 	mrs	r0, PSP
 800bf34:	f3bf 8f6f 	isb	sy
 800bf38:	4b15      	ldr	r3, [pc, #84]	@ (800bf90 <pxCurrentTCBConst>)
 800bf3a:	681a      	ldr	r2, [r3, #0]
 800bf3c:	f01e 0f10 	tst.w	lr, #16
 800bf40:	bf08      	it	eq
 800bf42:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800bf46:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf4a:	6010      	str	r0, [r2, #0]
 800bf4c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800bf50:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800bf54:	f380 8811 	msr	BASEPRI, r0
 800bf58:	f3bf 8f4f 	dsb	sy
 800bf5c:	f3bf 8f6f 	isb	sy
 800bf60:	f001 f980 	bl	800d264 <vTaskSwitchContext>
 800bf64:	f04f 0000 	mov.w	r0, #0
 800bf68:	f380 8811 	msr	BASEPRI, r0
 800bf6c:	bc09      	pop	{r0, r3}
 800bf6e:	6819      	ldr	r1, [r3, #0]
 800bf70:	6808      	ldr	r0, [r1, #0]
 800bf72:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf76:	f01e 0f10 	tst.w	lr, #16
 800bf7a:	bf08      	it	eq
 800bf7c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800bf80:	f380 8809 	msr	PSP, r0
 800bf84:	f3bf 8f6f 	isb	sy
 800bf88:	4770      	bx	lr
 800bf8a:	bf00      	nop
 800bf8c:	f3af 8000 	nop.w

0800bf90 <pxCurrentTCBConst>:
 800bf90:	240047c8 	.word	0x240047c8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800bf94:	bf00      	nop
 800bf96:	bf00      	nop

0800bf98 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800bf98:	b580      	push	{r7, lr}
 800bf9a:	b082      	sub	sp, #8
 800bf9c:	af00      	add	r7, sp, #0
	__asm volatile
 800bf9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bfa2:	f383 8811 	msr	BASEPRI, r3
 800bfa6:	f3bf 8f6f 	isb	sy
 800bfaa:	f3bf 8f4f 	dsb	sy
 800bfae:	607b      	str	r3, [r7, #4]
}
 800bfb0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800bfb2:	f001 f89d 	bl	800d0f0 <xTaskIncrementTick>
 800bfb6:	4603      	mov	r3, r0
 800bfb8:	2b00      	cmp	r3, #0
 800bfba:	d003      	beq.n	800bfc4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800bfbc:	4b06      	ldr	r3, [pc, #24]	@ (800bfd8 <xPortSysTickHandler+0x40>)
 800bfbe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bfc2:	601a      	str	r2, [r3, #0]
 800bfc4:	2300      	movs	r3, #0
 800bfc6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800bfc8:	683b      	ldr	r3, [r7, #0]
 800bfca:	f383 8811 	msr	BASEPRI, r3
}
 800bfce:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800bfd0:	bf00      	nop
 800bfd2:	3708      	adds	r7, #8
 800bfd4:	46bd      	mov	sp, r7
 800bfd6:	bd80      	pop	{r7, pc}
 800bfd8:	e000ed04 	.word	0xe000ed04

0800bfdc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800bfdc:	b480      	push	{r7}
 800bfde:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800bfe0:	4b0b      	ldr	r3, [pc, #44]	@ (800c010 <vPortSetupTimerInterrupt+0x34>)
 800bfe2:	2200      	movs	r2, #0
 800bfe4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800bfe6:	4b0b      	ldr	r3, [pc, #44]	@ (800c014 <vPortSetupTimerInterrupt+0x38>)
 800bfe8:	2200      	movs	r2, #0
 800bfea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800bfec:	4b0a      	ldr	r3, [pc, #40]	@ (800c018 <vPortSetupTimerInterrupt+0x3c>)
 800bfee:	681b      	ldr	r3, [r3, #0]
 800bff0:	4a0a      	ldr	r2, [pc, #40]	@ (800c01c <vPortSetupTimerInterrupt+0x40>)
 800bff2:	fba2 2303 	umull	r2, r3, r2, r3
 800bff6:	099b      	lsrs	r3, r3, #6
 800bff8:	4a09      	ldr	r2, [pc, #36]	@ (800c020 <vPortSetupTimerInterrupt+0x44>)
 800bffa:	3b01      	subs	r3, #1
 800bffc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800bffe:	4b04      	ldr	r3, [pc, #16]	@ (800c010 <vPortSetupTimerInterrupt+0x34>)
 800c000:	2207      	movs	r2, #7
 800c002:	601a      	str	r2, [r3, #0]
}
 800c004:	bf00      	nop
 800c006:	46bd      	mov	sp, r7
 800c008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c00c:	4770      	bx	lr
 800c00e:	bf00      	nop
 800c010:	e000e010 	.word	0xe000e010
 800c014:	e000e018 	.word	0xe000e018
 800c018:	24000000 	.word	0x24000000
 800c01c:	10624dd3 	.word	0x10624dd3
 800c020:	e000e014 	.word	0xe000e014

0800c024 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800c024:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800c034 <vPortEnableVFP+0x10>
 800c028:	6801      	ldr	r1, [r0, #0]
 800c02a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800c02e:	6001      	str	r1, [r0, #0]
 800c030:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800c032:	bf00      	nop
 800c034:	e000ed88 	.word	0xe000ed88

0800c038 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800c038:	b480      	push	{r7}
 800c03a:	b085      	sub	sp, #20
 800c03c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800c03e:	f3ef 8305 	mrs	r3, IPSR
 800c042:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800c044:	68fb      	ldr	r3, [r7, #12]
 800c046:	2b0f      	cmp	r3, #15
 800c048:	d915      	bls.n	800c076 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800c04a:	4a18      	ldr	r2, [pc, #96]	@ (800c0ac <vPortValidateInterruptPriority+0x74>)
 800c04c:	68fb      	ldr	r3, [r7, #12]
 800c04e:	4413      	add	r3, r2
 800c050:	781b      	ldrb	r3, [r3, #0]
 800c052:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800c054:	4b16      	ldr	r3, [pc, #88]	@ (800c0b0 <vPortValidateInterruptPriority+0x78>)
 800c056:	781b      	ldrb	r3, [r3, #0]
 800c058:	7afa      	ldrb	r2, [r7, #11]
 800c05a:	429a      	cmp	r2, r3
 800c05c:	d20b      	bcs.n	800c076 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800c05e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c062:	f383 8811 	msr	BASEPRI, r3
 800c066:	f3bf 8f6f 	isb	sy
 800c06a:	f3bf 8f4f 	dsb	sy
 800c06e:	607b      	str	r3, [r7, #4]
}
 800c070:	bf00      	nop
 800c072:	bf00      	nop
 800c074:	e7fd      	b.n	800c072 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800c076:	4b0f      	ldr	r3, [pc, #60]	@ (800c0b4 <vPortValidateInterruptPriority+0x7c>)
 800c078:	681b      	ldr	r3, [r3, #0]
 800c07a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800c07e:	4b0e      	ldr	r3, [pc, #56]	@ (800c0b8 <vPortValidateInterruptPriority+0x80>)
 800c080:	681b      	ldr	r3, [r3, #0]
 800c082:	429a      	cmp	r2, r3
 800c084:	d90b      	bls.n	800c09e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800c086:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c08a:	f383 8811 	msr	BASEPRI, r3
 800c08e:	f3bf 8f6f 	isb	sy
 800c092:	f3bf 8f4f 	dsb	sy
 800c096:	603b      	str	r3, [r7, #0]
}
 800c098:	bf00      	nop
 800c09a:	bf00      	nop
 800c09c:	e7fd      	b.n	800c09a <vPortValidateInterruptPriority+0x62>
	}
 800c09e:	bf00      	nop
 800c0a0:	3714      	adds	r7, #20
 800c0a2:	46bd      	mov	sp, r7
 800c0a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0a8:	4770      	bx	lr
 800c0aa:	bf00      	nop
 800c0ac:	e000e3f0 	.word	0xe000e3f0
 800c0b0:	24004780 	.word	0x24004780
 800c0b4:	e000ed0c 	.word	0xe000ed0c
 800c0b8:	24004784 	.word	0x24004784

0800c0bc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800c0bc:	b580      	push	{r7, lr}
 800c0be:	b084      	sub	sp, #16
 800c0c0:	af00      	add	r7, sp, #0
 800c0c2:	6078      	str	r0, [r7, #4]
 800c0c4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800c0c6:	687b      	ldr	r3, [r7, #4]
 800c0c8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800c0ca:	68fb      	ldr	r3, [r7, #12]
 800c0cc:	2b00      	cmp	r3, #0
 800c0ce:	d10b      	bne.n	800c0e8 <xQueueGenericReset+0x2c>
	__asm volatile
 800c0d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c0d4:	f383 8811 	msr	BASEPRI, r3
 800c0d8:	f3bf 8f6f 	isb	sy
 800c0dc:	f3bf 8f4f 	dsb	sy
 800c0e0:	60bb      	str	r3, [r7, #8]
}
 800c0e2:	bf00      	nop
 800c0e4:	bf00      	nop
 800c0e6:	e7fd      	b.n	800c0e4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800c0e8:	f7ff fec6 	bl	800be78 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800c0ec:	68fb      	ldr	r3, [r7, #12]
 800c0ee:	681a      	ldr	r2, [r3, #0]
 800c0f0:	68fb      	ldr	r3, [r7, #12]
 800c0f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c0f4:	68f9      	ldr	r1, [r7, #12]
 800c0f6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800c0f8:	fb01 f303 	mul.w	r3, r1, r3
 800c0fc:	441a      	add	r2, r3
 800c0fe:	68fb      	ldr	r3, [r7, #12]
 800c100:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800c102:	68fb      	ldr	r3, [r7, #12]
 800c104:	2200      	movs	r2, #0
 800c106:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800c108:	68fb      	ldr	r3, [r7, #12]
 800c10a:	681a      	ldr	r2, [r3, #0]
 800c10c:	68fb      	ldr	r3, [r7, #12]
 800c10e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800c110:	68fb      	ldr	r3, [r7, #12]
 800c112:	681a      	ldr	r2, [r3, #0]
 800c114:	68fb      	ldr	r3, [r7, #12]
 800c116:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c118:	3b01      	subs	r3, #1
 800c11a:	68f9      	ldr	r1, [r7, #12]
 800c11c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800c11e:	fb01 f303 	mul.w	r3, r1, r3
 800c122:	441a      	add	r2, r3
 800c124:	68fb      	ldr	r3, [r7, #12]
 800c126:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800c128:	68fb      	ldr	r3, [r7, #12]
 800c12a:	22ff      	movs	r2, #255	@ 0xff
 800c12c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800c130:	68fb      	ldr	r3, [r7, #12]
 800c132:	22ff      	movs	r2, #255	@ 0xff
 800c134:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800c138:	683b      	ldr	r3, [r7, #0]
 800c13a:	2b00      	cmp	r3, #0
 800c13c:	d114      	bne.n	800c168 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c13e:	68fb      	ldr	r3, [r7, #12]
 800c140:	691b      	ldr	r3, [r3, #16]
 800c142:	2b00      	cmp	r3, #0
 800c144:	d01a      	beq.n	800c17c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c146:	68fb      	ldr	r3, [r7, #12]
 800c148:	3310      	adds	r3, #16
 800c14a:	4618      	mov	r0, r3
 800c14c:	f001 f942 	bl	800d3d4 <xTaskRemoveFromEventList>
 800c150:	4603      	mov	r3, r0
 800c152:	2b00      	cmp	r3, #0
 800c154:	d012      	beq.n	800c17c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800c156:	4b0d      	ldr	r3, [pc, #52]	@ (800c18c <xQueueGenericReset+0xd0>)
 800c158:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c15c:	601a      	str	r2, [r3, #0]
 800c15e:	f3bf 8f4f 	dsb	sy
 800c162:	f3bf 8f6f 	isb	sy
 800c166:	e009      	b.n	800c17c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800c168:	68fb      	ldr	r3, [r7, #12]
 800c16a:	3310      	adds	r3, #16
 800c16c:	4618      	mov	r0, r3
 800c16e:	f7ff fc9f 	bl	800bab0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800c172:	68fb      	ldr	r3, [r7, #12]
 800c174:	3324      	adds	r3, #36	@ 0x24
 800c176:	4618      	mov	r0, r3
 800c178:	f7ff fc9a 	bl	800bab0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800c17c:	f7ff feae 	bl	800bedc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800c180:	2301      	movs	r3, #1
}
 800c182:	4618      	mov	r0, r3
 800c184:	3710      	adds	r7, #16
 800c186:	46bd      	mov	sp, r7
 800c188:	bd80      	pop	{r7, pc}
 800c18a:	bf00      	nop
 800c18c:	e000ed04 	.word	0xe000ed04

0800c190 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800c190:	b580      	push	{r7, lr}
 800c192:	b08e      	sub	sp, #56	@ 0x38
 800c194:	af02      	add	r7, sp, #8
 800c196:	60f8      	str	r0, [r7, #12]
 800c198:	60b9      	str	r1, [r7, #8]
 800c19a:	607a      	str	r2, [r7, #4]
 800c19c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800c19e:	68fb      	ldr	r3, [r7, #12]
 800c1a0:	2b00      	cmp	r3, #0
 800c1a2:	d10b      	bne.n	800c1bc <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800c1a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c1a8:	f383 8811 	msr	BASEPRI, r3
 800c1ac:	f3bf 8f6f 	isb	sy
 800c1b0:	f3bf 8f4f 	dsb	sy
 800c1b4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800c1b6:	bf00      	nop
 800c1b8:	bf00      	nop
 800c1ba:	e7fd      	b.n	800c1b8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800c1bc:	683b      	ldr	r3, [r7, #0]
 800c1be:	2b00      	cmp	r3, #0
 800c1c0:	d10b      	bne.n	800c1da <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800c1c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c1c6:	f383 8811 	msr	BASEPRI, r3
 800c1ca:	f3bf 8f6f 	isb	sy
 800c1ce:	f3bf 8f4f 	dsb	sy
 800c1d2:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800c1d4:	bf00      	nop
 800c1d6:	bf00      	nop
 800c1d8:	e7fd      	b.n	800c1d6 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800c1da:	687b      	ldr	r3, [r7, #4]
 800c1dc:	2b00      	cmp	r3, #0
 800c1de:	d002      	beq.n	800c1e6 <xQueueGenericCreateStatic+0x56>
 800c1e0:	68bb      	ldr	r3, [r7, #8]
 800c1e2:	2b00      	cmp	r3, #0
 800c1e4:	d001      	beq.n	800c1ea <xQueueGenericCreateStatic+0x5a>
 800c1e6:	2301      	movs	r3, #1
 800c1e8:	e000      	b.n	800c1ec <xQueueGenericCreateStatic+0x5c>
 800c1ea:	2300      	movs	r3, #0
 800c1ec:	2b00      	cmp	r3, #0
 800c1ee:	d10b      	bne.n	800c208 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800c1f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c1f4:	f383 8811 	msr	BASEPRI, r3
 800c1f8:	f3bf 8f6f 	isb	sy
 800c1fc:	f3bf 8f4f 	dsb	sy
 800c200:	623b      	str	r3, [r7, #32]
}
 800c202:	bf00      	nop
 800c204:	bf00      	nop
 800c206:	e7fd      	b.n	800c204 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800c208:	687b      	ldr	r3, [r7, #4]
 800c20a:	2b00      	cmp	r3, #0
 800c20c:	d102      	bne.n	800c214 <xQueueGenericCreateStatic+0x84>
 800c20e:	68bb      	ldr	r3, [r7, #8]
 800c210:	2b00      	cmp	r3, #0
 800c212:	d101      	bne.n	800c218 <xQueueGenericCreateStatic+0x88>
 800c214:	2301      	movs	r3, #1
 800c216:	e000      	b.n	800c21a <xQueueGenericCreateStatic+0x8a>
 800c218:	2300      	movs	r3, #0
 800c21a:	2b00      	cmp	r3, #0
 800c21c:	d10b      	bne.n	800c236 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800c21e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c222:	f383 8811 	msr	BASEPRI, r3
 800c226:	f3bf 8f6f 	isb	sy
 800c22a:	f3bf 8f4f 	dsb	sy
 800c22e:	61fb      	str	r3, [r7, #28]
}
 800c230:	bf00      	nop
 800c232:	bf00      	nop
 800c234:	e7fd      	b.n	800c232 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800c236:	2350      	movs	r3, #80	@ 0x50
 800c238:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800c23a:	697b      	ldr	r3, [r7, #20]
 800c23c:	2b50      	cmp	r3, #80	@ 0x50
 800c23e:	d00b      	beq.n	800c258 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800c240:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c244:	f383 8811 	msr	BASEPRI, r3
 800c248:	f3bf 8f6f 	isb	sy
 800c24c:	f3bf 8f4f 	dsb	sy
 800c250:	61bb      	str	r3, [r7, #24]
}
 800c252:	bf00      	nop
 800c254:	bf00      	nop
 800c256:	e7fd      	b.n	800c254 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800c258:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800c25a:	683b      	ldr	r3, [r7, #0]
 800c25c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800c25e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c260:	2b00      	cmp	r3, #0
 800c262:	d00d      	beq.n	800c280 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800c264:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c266:	2201      	movs	r2, #1
 800c268:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800c26c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800c270:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c272:	9300      	str	r3, [sp, #0]
 800c274:	4613      	mov	r3, r2
 800c276:	687a      	ldr	r2, [r7, #4]
 800c278:	68b9      	ldr	r1, [r7, #8]
 800c27a:	68f8      	ldr	r0, [r7, #12]
 800c27c:	f000 f805 	bl	800c28a <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800c280:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800c282:	4618      	mov	r0, r3
 800c284:	3730      	adds	r7, #48	@ 0x30
 800c286:	46bd      	mov	sp, r7
 800c288:	bd80      	pop	{r7, pc}

0800c28a <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800c28a:	b580      	push	{r7, lr}
 800c28c:	b084      	sub	sp, #16
 800c28e:	af00      	add	r7, sp, #0
 800c290:	60f8      	str	r0, [r7, #12]
 800c292:	60b9      	str	r1, [r7, #8]
 800c294:	607a      	str	r2, [r7, #4]
 800c296:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800c298:	68bb      	ldr	r3, [r7, #8]
 800c29a:	2b00      	cmp	r3, #0
 800c29c:	d103      	bne.n	800c2a6 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800c29e:	69bb      	ldr	r3, [r7, #24]
 800c2a0:	69ba      	ldr	r2, [r7, #24]
 800c2a2:	601a      	str	r2, [r3, #0]
 800c2a4:	e002      	b.n	800c2ac <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800c2a6:	69bb      	ldr	r3, [r7, #24]
 800c2a8:	687a      	ldr	r2, [r7, #4]
 800c2aa:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800c2ac:	69bb      	ldr	r3, [r7, #24]
 800c2ae:	68fa      	ldr	r2, [r7, #12]
 800c2b0:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800c2b2:	69bb      	ldr	r3, [r7, #24]
 800c2b4:	68ba      	ldr	r2, [r7, #8]
 800c2b6:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800c2b8:	2101      	movs	r1, #1
 800c2ba:	69b8      	ldr	r0, [r7, #24]
 800c2bc:	f7ff fefe 	bl	800c0bc <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800c2c0:	69bb      	ldr	r3, [r7, #24]
 800c2c2:	78fa      	ldrb	r2, [r7, #3]
 800c2c4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800c2c8:	bf00      	nop
 800c2ca:	3710      	adds	r7, #16
 800c2cc:	46bd      	mov	sp, r7
 800c2ce:	bd80      	pop	{r7, pc}

0800c2d0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800c2d0:	b580      	push	{r7, lr}
 800c2d2:	b08e      	sub	sp, #56	@ 0x38
 800c2d4:	af00      	add	r7, sp, #0
 800c2d6:	60f8      	str	r0, [r7, #12]
 800c2d8:	60b9      	str	r1, [r7, #8]
 800c2da:	607a      	str	r2, [r7, #4]
 800c2dc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800c2de:	2300      	movs	r3, #0
 800c2e0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800c2e2:	68fb      	ldr	r3, [r7, #12]
 800c2e4:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800c2e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c2e8:	2b00      	cmp	r3, #0
 800c2ea:	d10b      	bne.n	800c304 <xQueueGenericSend+0x34>
	__asm volatile
 800c2ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c2f0:	f383 8811 	msr	BASEPRI, r3
 800c2f4:	f3bf 8f6f 	isb	sy
 800c2f8:	f3bf 8f4f 	dsb	sy
 800c2fc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800c2fe:	bf00      	nop
 800c300:	bf00      	nop
 800c302:	e7fd      	b.n	800c300 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c304:	68bb      	ldr	r3, [r7, #8]
 800c306:	2b00      	cmp	r3, #0
 800c308:	d103      	bne.n	800c312 <xQueueGenericSend+0x42>
 800c30a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c30c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c30e:	2b00      	cmp	r3, #0
 800c310:	d101      	bne.n	800c316 <xQueueGenericSend+0x46>
 800c312:	2301      	movs	r3, #1
 800c314:	e000      	b.n	800c318 <xQueueGenericSend+0x48>
 800c316:	2300      	movs	r3, #0
 800c318:	2b00      	cmp	r3, #0
 800c31a:	d10b      	bne.n	800c334 <xQueueGenericSend+0x64>
	__asm volatile
 800c31c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c320:	f383 8811 	msr	BASEPRI, r3
 800c324:	f3bf 8f6f 	isb	sy
 800c328:	f3bf 8f4f 	dsb	sy
 800c32c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800c32e:	bf00      	nop
 800c330:	bf00      	nop
 800c332:	e7fd      	b.n	800c330 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800c334:	683b      	ldr	r3, [r7, #0]
 800c336:	2b02      	cmp	r3, #2
 800c338:	d103      	bne.n	800c342 <xQueueGenericSend+0x72>
 800c33a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c33c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c33e:	2b01      	cmp	r3, #1
 800c340:	d101      	bne.n	800c346 <xQueueGenericSend+0x76>
 800c342:	2301      	movs	r3, #1
 800c344:	e000      	b.n	800c348 <xQueueGenericSend+0x78>
 800c346:	2300      	movs	r3, #0
 800c348:	2b00      	cmp	r3, #0
 800c34a:	d10b      	bne.n	800c364 <xQueueGenericSend+0x94>
	__asm volatile
 800c34c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c350:	f383 8811 	msr	BASEPRI, r3
 800c354:	f3bf 8f6f 	isb	sy
 800c358:	f3bf 8f4f 	dsb	sy
 800c35c:	623b      	str	r3, [r7, #32]
}
 800c35e:	bf00      	nop
 800c360:	bf00      	nop
 800c362:	e7fd      	b.n	800c360 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800c364:	f001 f9fc 	bl	800d760 <xTaskGetSchedulerState>
 800c368:	4603      	mov	r3, r0
 800c36a:	2b00      	cmp	r3, #0
 800c36c:	d102      	bne.n	800c374 <xQueueGenericSend+0xa4>
 800c36e:	687b      	ldr	r3, [r7, #4]
 800c370:	2b00      	cmp	r3, #0
 800c372:	d101      	bne.n	800c378 <xQueueGenericSend+0xa8>
 800c374:	2301      	movs	r3, #1
 800c376:	e000      	b.n	800c37a <xQueueGenericSend+0xaa>
 800c378:	2300      	movs	r3, #0
 800c37a:	2b00      	cmp	r3, #0
 800c37c:	d10b      	bne.n	800c396 <xQueueGenericSend+0xc6>
	__asm volatile
 800c37e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c382:	f383 8811 	msr	BASEPRI, r3
 800c386:	f3bf 8f6f 	isb	sy
 800c38a:	f3bf 8f4f 	dsb	sy
 800c38e:	61fb      	str	r3, [r7, #28]
}
 800c390:	bf00      	nop
 800c392:	bf00      	nop
 800c394:	e7fd      	b.n	800c392 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800c396:	f7ff fd6f 	bl	800be78 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800c39a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c39c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c39e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c3a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c3a2:	429a      	cmp	r2, r3
 800c3a4:	d302      	bcc.n	800c3ac <xQueueGenericSend+0xdc>
 800c3a6:	683b      	ldr	r3, [r7, #0]
 800c3a8:	2b02      	cmp	r3, #2
 800c3aa:	d129      	bne.n	800c400 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800c3ac:	683a      	ldr	r2, [r7, #0]
 800c3ae:	68b9      	ldr	r1, [r7, #8]
 800c3b0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c3b2:	f000 fa0f 	bl	800c7d4 <prvCopyDataToQueue>
 800c3b6:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c3b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c3ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c3bc:	2b00      	cmp	r3, #0
 800c3be:	d010      	beq.n	800c3e2 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c3c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c3c2:	3324      	adds	r3, #36	@ 0x24
 800c3c4:	4618      	mov	r0, r3
 800c3c6:	f001 f805 	bl	800d3d4 <xTaskRemoveFromEventList>
 800c3ca:	4603      	mov	r3, r0
 800c3cc:	2b00      	cmp	r3, #0
 800c3ce:	d013      	beq.n	800c3f8 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800c3d0:	4b3f      	ldr	r3, [pc, #252]	@ (800c4d0 <xQueueGenericSend+0x200>)
 800c3d2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c3d6:	601a      	str	r2, [r3, #0]
 800c3d8:	f3bf 8f4f 	dsb	sy
 800c3dc:	f3bf 8f6f 	isb	sy
 800c3e0:	e00a      	b.n	800c3f8 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800c3e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c3e4:	2b00      	cmp	r3, #0
 800c3e6:	d007      	beq.n	800c3f8 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800c3e8:	4b39      	ldr	r3, [pc, #228]	@ (800c4d0 <xQueueGenericSend+0x200>)
 800c3ea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c3ee:	601a      	str	r2, [r3, #0]
 800c3f0:	f3bf 8f4f 	dsb	sy
 800c3f4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800c3f8:	f7ff fd70 	bl	800bedc <vPortExitCritical>
				return pdPASS;
 800c3fc:	2301      	movs	r3, #1
 800c3fe:	e063      	b.n	800c4c8 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800c400:	687b      	ldr	r3, [r7, #4]
 800c402:	2b00      	cmp	r3, #0
 800c404:	d103      	bne.n	800c40e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800c406:	f7ff fd69 	bl	800bedc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800c40a:	2300      	movs	r3, #0
 800c40c:	e05c      	b.n	800c4c8 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800c40e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c410:	2b00      	cmp	r3, #0
 800c412:	d106      	bne.n	800c422 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800c414:	f107 0314 	add.w	r3, r7, #20
 800c418:	4618      	mov	r0, r3
 800c41a:	f001 f83f 	bl	800d49c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800c41e:	2301      	movs	r3, #1
 800c420:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800c422:	f7ff fd5b 	bl	800bedc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800c426:	f000 fda7 	bl	800cf78 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c42a:	f7ff fd25 	bl	800be78 <vPortEnterCritical>
 800c42e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c430:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800c434:	b25b      	sxtb	r3, r3
 800c436:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c43a:	d103      	bne.n	800c444 <xQueueGenericSend+0x174>
 800c43c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c43e:	2200      	movs	r2, #0
 800c440:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c444:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c446:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c44a:	b25b      	sxtb	r3, r3
 800c44c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c450:	d103      	bne.n	800c45a <xQueueGenericSend+0x18a>
 800c452:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c454:	2200      	movs	r2, #0
 800c456:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800c45a:	f7ff fd3f 	bl	800bedc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c45e:	1d3a      	adds	r2, r7, #4
 800c460:	f107 0314 	add.w	r3, r7, #20
 800c464:	4611      	mov	r1, r2
 800c466:	4618      	mov	r0, r3
 800c468:	f001 f82e 	bl	800d4c8 <xTaskCheckForTimeOut>
 800c46c:	4603      	mov	r3, r0
 800c46e:	2b00      	cmp	r3, #0
 800c470:	d124      	bne.n	800c4bc <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800c472:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c474:	f000 faa6 	bl	800c9c4 <prvIsQueueFull>
 800c478:	4603      	mov	r3, r0
 800c47a:	2b00      	cmp	r3, #0
 800c47c:	d018      	beq.n	800c4b0 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800c47e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c480:	3310      	adds	r3, #16
 800c482:	687a      	ldr	r2, [r7, #4]
 800c484:	4611      	mov	r1, r2
 800c486:	4618      	mov	r0, r3
 800c488:	f000 ff52 	bl	800d330 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800c48c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c48e:	f000 fa31 	bl	800c8f4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800c492:	f000 fd7f 	bl	800cf94 <xTaskResumeAll>
 800c496:	4603      	mov	r3, r0
 800c498:	2b00      	cmp	r3, #0
 800c49a:	f47f af7c 	bne.w	800c396 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800c49e:	4b0c      	ldr	r3, [pc, #48]	@ (800c4d0 <xQueueGenericSend+0x200>)
 800c4a0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c4a4:	601a      	str	r2, [r3, #0]
 800c4a6:	f3bf 8f4f 	dsb	sy
 800c4aa:	f3bf 8f6f 	isb	sy
 800c4ae:	e772      	b.n	800c396 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800c4b0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c4b2:	f000 fa1f 	bl	800c8f4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c4b6:	f000 fd6d 	bl	800cf94 <xTaskResumeAll>
 800c4ba:	e76c      	b.n	800c396 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800c4bc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c4be:	f000 fa19 	bl	800c8f4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c4c2:	f000 fd67 	bl	800cf94 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800c4c6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800c4c8:	4618      	mov	r0, r3
 800c4ca:	3738      	adds	r7, #56	@ 0x38
 800c4cc:	46bd      	mov	sp, r7
 800c4ce:	bd80      	pop	{r7, pc}
 800c4d0:	e000ed04 	.word	0xe000ed04

0800c4d4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800c4d4:	b580      	push	{r7, lr}
 800c4d6:	b090      	sub	sp, #64	@ 0x40
 800c4d8:	af00      	add	r7, sp, #0
 800c4da:	60f8      	str	r0, [r7, #12]
 800c4dc:	60b9      	str	r1, [r7, #8]
 800c4de:	607a      	str	r2, [r7, #4]
 800c4e0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800c4e2:	68fb      	ldr	r3, [r7, #12]
 800c4e4:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800c4e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c4e8:	2b00      	cmp	r3, #0
 800c4ea:	d10b      	bne.n	800c504 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800c4ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c4f0:	f383 8811 	msr	BASEPRI, r3
 800c4f4:	f3bf 8f6f 	isb	sy
 800c4f8:	f3bf 8f4f 	dsb	sy
 800c4fc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800c4fe:	bf00      	nop
 800c500:	bf00      	nop
 800c502:	e7fd      	b.n	800c500 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c504:	68bb      	ldr	r3, [r7, #8]
 800c506:	2b00      	cmp	r3, #0
 800c508:	d103      	bne.n	800c512 <xQueueGenericSendFromISR+0x3e>
 800c50a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c50c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c50e:	2b00      	cmp	r3, #0
 800c510:	d101      	bne.n	800c516 <xQueueGenericSendFromISR+0x42>
 800c512:	2301      	movs	r3, #1
 800c514:	e000      	b.n	800c518 <xQueueGenericSendFromISR+0x44>
 800c516:	2300      	movs	r3, #0
 800c518:	2b00      	cmp	r3, #0
 800c51a:	d10b      	bne.n	800c534 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800c51c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c520:	f383 8811 	msr	BASEPRI, r3
 800c524:	f3bf 8f6f 	isb	sy
 800c528:	f3bf 8f4f 	dsb	sy
 800c52c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800c52e:	bf00      	nop
 800c530:	bf00      	nop
 800c532:	e7fd      	b.n	800c530 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800c534:	683b      	ldr	r3, [r7, #0]
 800c536:	2b02      	cmp	r3, #2
 800c538:	d103      	bne.n	800c542 <xQueueGenericSendFromISR+0x6e>
 800c53a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c53c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c53e:	2b01      	cmp	r3, #1
 800c540:	d101      	bne.n	800c546 <xQueueGenericSendFromISR+0x72>
 800c542:	2301      	movs	r3, #1
 800c544:	e000      	b.n	800c548 <xQueueGenericSendFromISR+0x74>
 800c546:	2300      	movs	r3, #0
 800c548:	2b00      	cmp	r3, #0
 800c54a:	d10b      	bne.n	800c564 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800c54c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c550:	f383 8811 	msr	BASEPRI, r3
 800c554:	f3bf 8f6f 	isb	sy
 800c558:	f3bf 8f4f 	dsb	sy
 800c55c:	623b      	str	r3, [r7, #32]
}
 800c55e:	bf00      	nop
 800c560:	bf00      	nop
 800c562:	e7fd      	b.n	800c560 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800c564:	f7ff fd68 	bl	800c038 <vPortValidateInterruptPriority>
	__asm volatile
 800c568:	f3ef 8211 	mrs	r2, BASEPRI
 800c56c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c570:	f383 8811 	msr	BASEPRI, r3
 800c574:	f3bf 8f6f 	isb	sy
 800c578:	f3bf 8f4f 	dsb	sy
 800c57c:	61fa      	str	r2, [r7, #28]
 800c57e:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 800c580:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800c582:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800c584:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c586:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c588:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c58a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c58c:	429a      	cmp	r2, r3
 800c58e:	d302      	bcc.n	800c596 <xQueueGenericSendFromISR+0xc2>
 800c590:	683b      	ldr	r3, [r7, #0]
 800c592:	2b02      	cmp	r3, #2
 800c594:	d12f      	bne.n	800c5f6 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800c596:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c598:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c59c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c5a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c5a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c5a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800c5a6:	683a      	ldr	r2, [r7, #0]
 800c5a8:	68b9      	ldr	r1, [r7, #8]
 800c5aa:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800c5ac:	f000 f912 	bl	800c7d4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800c5b0:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800c5b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c5b8:	d112      	bne.n	800c5e0 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c5ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c5bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c5be:	2b00      	cmp	r3, #0
 800c5c0:	d016      	beq.n	800c5f0 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c5c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c5c4:	3324      	adds	r3, #36	@ 0x24
 800c5c6:	4618      	mov	r0, r3
 800c5c8:	f000 ff04 	bl	800d3d4 <xTaskRemoveFromEventList>
 800c5cc:	4603      	mov	r3, r0
 800c5ce:	2b00      	cmp	r3, #0
 800c5d0:	d00e      	beq.n	800c5f0 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800c5d2:	687b      	ldr	r3, [r7, #4]
 800c5d4:	2b00      	cmp	r3, #0
 800c5d6:	d00b      	beq.n	800c5f0 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800c5d8:	687b      	ldr	r3, [r7, #4]
 800c5da:	2201      	movs	r2, #1
 800c5dc:	601a      	str	r2, [r3, #0]
 800c5de:	e007      	b.n	800c5f0 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800c5e0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800c5e4:	3301      	adds	r3, #1
 800c5e6:	b2db      	uxtb	r3, r3
 800c5e8:	b25a      	sxtb	r2, r3
 800c5ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c5ec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800c5f0:	2301      	movs	r3, #1
 800c5f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800c5f4:	e001      	b.n	800c5fa <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800c5f6:	2300      	movs	r3, #0
 800c5f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c5fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c5fc:	617b      	str	r3, [r7, #20]
	__asm volatile
 800c5fe:	697b      	ldr	r3, [r7, #20]
 800c600:	f383 8811 	msr	BASEPRI, r3
}
 800c604:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800c606:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800c608:	4618      	mov	r0, r3
 800c60a:	3740      	adds	r7, #64	@ 0x40
 800c60c:	46bd      	mov	sp, r7
 800c60e:	bd80      	pop	{r7, pc}

0800c610 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800c610:	b580      	push	{r7, lr}
 800c612:	b08c      	sub	sp, #48	@ 0x30
 800c614:	af00      	add	r7, sp, #0
 800c616:	60f8      	str	r0, [r7, #12]
 800c618:	60b9      	str	r1, [r7, #8]
 800c61a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800c61c:	2300      	movs	r3, #0
 800c61e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800c620:	68fb      	ldr	r3, [r7, #12]
 800c622:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800c624:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c626:	2b00      	cmp	r3, #0
 800c628:	d10b      	bne.n	800c642 <xQueueReceive+0x32>
	__asm volatile
 800c62a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c62e:	f383 8811 	msr	BASEPRI, r3
 800c632:	f3bf 8f6f 	isb	sy
 800c636:	f3bf 8f4f 	dsb	sy
 800c63a:	623b      	str	r3, [r7, #32]
}
 800c63c:	bf00      	nop
 800c63e:	bf00      	nop
 800c640:	e7fd      	b.n	800c63e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c642:	68bb      	ldr	r3, [r7, #8]
 800c644:	2b00      	cmp	r3, #0
 800c646:	d103      	bne.n	800c650 <xQueueReceive+0x40>
 800c648:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c64a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c64c:	2b00      	cmp	r3, #0
 800c64e:	d101      	bne.n	800c654 <xQueueReceive+0x44>
 800c650:	2301      	movs	r3, #1
 800c652:	e000      	b.n	800c656 <xQueueReceive+0x46>
 800c654:	2300      	movs	r3, #0
 800c656:	2b00      	cmp	r3, #0
 800c658:	d10b      	bne.n	800c672 <xQueueReceive+0x62>
	__asm volatile
 800c65a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c65e:	f383 8811 	msr	BASEPRI, r3
 800c662:	f3bf 8f6f 	isb	sy
 800c666:	f3bf 8f4f 	dsb	sy
 800c66a:	61fb      	str	r3, [r7, #28]
}
 800c66c:	bf00      	nop
 800c66e:	bf00      	nop
 800c670:	e7fd      	b.n	800c66e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800c672:	f001 f875 	bl	800d760 <xTaskGetSchedulerState>
 800c676:	4603      	mov	r3, r0
 800c678:	2b00      	cmp	r3, #0
 800c67a:	d102      	bne.n	800c682 <xQueueReceive+0x72>
 800c67c:	687b      	ldr	r3, [r7, #4]
 800c67e:	2b00      	cmp	r3, #0
 800c680:	d101      	bne.n	800c686 <xQueueReceive+0x76>
 800c682:	2301      	movs	r3, #1
 800c684:	e000      	b.n	800c688 <xQueueReceive+0x78>
 800c686:	2300      	movs	r3, #0
 800c688:	2b00      	cmp	r3, #0
 800c68a:	d10b      	bne.n	800c6a4 <xQueueReceive+0x94>
	__asm volatile
 800c68c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c690:	f383 8811 	msr	BASEPRI, r3
 800c694:	f3bf 8f6f 	isb	sy
 800c698:	f3bf 8f4f 	dsb	sy
 800c69c:	61bb      	str	r3, [r7, #24]
}
 800c69e:	bf00      	nop
 800c6a0:	bf00      	nop
 800c6a2:	e7fd      	b.n	800c6a0 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800c6a4:	f7ff fbe8 	bl	800be78 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c6a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c6aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c6ac:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c6ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6b0:	2b00      	cmp	r3, #0
 800c6b2:	d01f      	beq.n	800c6f4 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800c6b4:	68b9      	ldr	r1, [r7, #8]
 800c6b6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c6b8:	f000 f8f6 	bl	800c8a8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800c6bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6be:	1e5a      	subs	r2, r3, #1
 800c6c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c6c2:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c6c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c6c6:	691b      	ldr	r3, [r3, #16]
 800c6c8:	2b00      	cmp	r3, #0
 800c6ca:	d00f      	beq.n	800c6ec <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c6cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c6ce:	3310      	adds	r3, #16
 800c6d0:	4618      	mov	r0, r3
 800c6d2:	f000 fe7f 	bl	800d3d4 <xTaskRemoveFromEventList>
 800c6d6:	4603      	mov	r3, r0
 800c6d8:	2b00      	cmp	r3, #0
 800c6da:	d007      	beq.n	800c6ec <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800c6dc:	4b3c      	ldr	r3, [pc, #240]	@ (800c7d0 <xQueueReceive+0x1c0>)
 800c6de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c6e2:	601a      	str	r2, [r3, #0]
 800c6e4:	f3bf 8f4f 	dsb	sy
 800c6e8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800c6ec:	f7ff fbf6 	bl	800bedc <vPortExitCritical>
				return pdPASS;
 800c6f0:	2301      	movs	r3, #1
 800c6f2:	e069      	b.n	800c7c8 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800c6f4:	687b      	ldr	r3, [r7, #4]
 800c6f6:	2b00      	cmp	r3, #0
 800c6f8:	d103      	bne.n	800c702 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800c6fa:	f7ff fbef 	bl	800bedc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800c6fe:	2300      	movs	r3, #0
 800c700:	e062      	b.n	800c7c8 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800c702:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c704:	2b00      	cmp	r3, #0
 800c706:	d106      	bne.n	800c716 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800c708:	f107 0310 	add.w	r3, r7, #16
 800c70c:	4618      	mov	r0, r3
 800c70e:	f000 fec5 	bl	800d49c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800c712:	2301      	movs	r3, #1
 800c714:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800c716:	f7ff fbe1 	bl	800bedc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800c71a:	f000 fc2d 	bl	800cf78 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c71e:	f7ff fbab 	bl	800be78 <vPortEnterCritical>
 800c722:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c724:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800c728:	b25b      	sxtb	r3, r3
 800c72a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c72e:	d103      	bne.n	800c738 <xQueueReceive+0x128>
 800c730:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c732:	2200      	movs	r2, #0
 800c734:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c738:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c73a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c73e:	b25b      	sxtb	r3, r3
 800c740:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c744:	d103      	bne.n	800c74e <xQueueReceive+0x13e>
 800c746:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c748:	2200      	movs	r2, #0
 800c74a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800c74e:	f7ff fbc5 	bl	800bedc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c752:	1d3a      	adds	r2, r7, #4
 800c754:	f107 0310 	add.w	r3, r7, #16
 800c758:	4611      	mov	r1, r2
 800c75a:	4618      	mov	r0, r3
 800c75c:	f000 feb4 	bl	800d4c8 <xTaskCheckForTimeOut>
 800c760:	4603      	mov	r3, r0
 800c762:	2b00      	cmp	r3, #0
 800c764:	d123      	bne.n	800c7ae <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c766:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c768:	f000 f916 	bl	800c998 <prvIsQueueEmpty>
 800c76c:	4603      	mov	r3, r0
 800c76e:	2b00      	cmp	r3, #0
 800c770:	d017      	beq.n	800c7a2 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800c772:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c774:	3324      	adds	r3, #36	@ 0x24
 800c776:	687a      	ldr	r2, [r7, #4]
 800c778:	4611      	mov	r1, r2
 800c77a:	4618      	mov	r0, r3
 800c77c:	f000 fdd8 	bl	800d330 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800c780:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c782:	f000 f8b7 	bl	800c8f4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800c786:	f000 fc05 	bl	800cf94 <xTaskResumeAll>
 800c78a:	4603      	mov	r3, r0
 800c78c:	2b00      	cmp	r3, #0
 800c78e:	d189      	bne.n	800c6a4 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800c790:	4b0f      	ldr	r3, [pc, #60]	@ (800c7d0 <xQueueReceive+0x1c0>)
 800c792:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c796:	601a      	str	r2, [r3, #0]
 800c798:	f3bf 8f4f 	dsb	sy
 800c79c:	f3bf 8f6f 	isb	sy
 800c7a0:	e780      	b.n	800c6a4 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800c7a2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c7a4:	f000 f8a6 	bl	800c8f4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c7a8:	f000 fbf4 	bl	800cf94 <xTaskResumeAll>
 800c7ac:	e77a      	b.n	800c6a4 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800c7ae:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c7b0:	f000 f8a0 	bl	800c8f4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c7b4:	f000 fbee 	bl	800cf94 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c7b8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c7ba:	f000 f8ed 	bl	800c998 <prvIsQueueEmpty>
 800c7be:	4603      	mov	r3, r0
 800c7c0:	2b00      	cmp	r3, #0
 800c7c2:	f43f af6f 	beq.w	800c6a4 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800c7c6:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800c7c8:	4618      	mov	r0, r3
 800c7ca:	3730      	adds	r7, #48	@ 0x30
 800c7cc:	46bd      	mov	sp, r7
 800c7ce:	bd80      	pop	{r7, pc}
 800c7d0:	e000ed04 	.word	0xe000ed04

0800c7d4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800c7d4:	b580      	push	{r7, lr}
 800c7d6:	b086      	sub	sp, #24
 800c7d8:	af00      	add	r7, sp, #0
 800c7da:	60f8      	str	r0, [r7, #12]
 800c7dc:	60b9      	str	r1, [r7, #8]
 800c7de:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800c7e0:	2300      	movs	r3, #0
 800c7e2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c7e4:	68fb      	ldr	r3, [r7, #12]
 800c7e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c7e8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800c7ea:	68fb      	ldr	r3, [r7, #12]
 800c7ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c7ee:	2b00      	cmp	r3, #0
 800c7f0:	d10d      	bne.n	800c80e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c7f2:	68fb      	ldr	r3, [r7, #12]
 800c7f4:	681b      	ldr	r3, [r3, #0]
 800c7f6:	2b00      	cmp	r3, #0
 800c7f8:	d14d      	bne.n	800c896 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800c7fa:	68fb      	ldr	r3, [r7, #12]
 800c7fc:	689b      	ldr	r3, [r3, #8]
 800c7fe:	4618      	mov	r0, r3
 800c800:	f000 ffcc 	bl	800d79c <xTaskPriorityDisinherit>
 800c804:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800c806:	68fb      	ldr	r3, [r7, #12]
 800c808:	2200      	movs	r2, #0
 800c80a:	609a      	str	r2, [r3, #8]
 800c80c:	e043      	b.n	800c896 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800c80e:	687b      	ldr	r3, [r7, #4]
 800c810:	2b00      	cmp	r3, #0
 800c812:	d119      	bne.n	800c848 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800c814:	68fb      	ldr	r3, [r7, #12]
 800c816:	6858      	ldr	r0, [r3, #4]
 800c818:	68fb      	ldr	r3, [r7, #12]
 800c81a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c81c:	461a      	mov	r2, r3
 800c81e:	68b9      	ldr	r1, [r7, #8]
 800c820:	f001 fc72 	bl	800e108 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800c824:	68fb      	ldr	r3, [r7, #12]
 800c826:	685a      	ldr	r2, [r3, #4]
 800c828:	68fb      	ldr	r3, [r7, #12]
 800c82a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c82c:	441a      	add	r2, r3
 800c82e:	68fb      	ldr	r3, [r7, #12]
 800c830:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c832:	68fb      	ldr	r3, [r7, #12]
 800c834:	685a      	ldr	r2, [r3, #4]
 800c836:	68fb      	ldr	r3, [r7, #12]
 800c838:	689b      	ldr	r3, [r3, #8]
 800c83a:	429a      	cmp	r2, r3
 800c83c:	d32b      	bcc.n	800c896 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800c83e:	68fb      	ldr	r3, [r7, #12]
 800c840:	681a      	ldr	r2, [r3, #0]
 800c842:	68fb      	ldr	r3, [r7, #12]
 800c844:	605a      	str	r2, [r3, #4]
 800c846:	e026      	b.n	800c896 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800c848:	68fb      	ldr	r3, [r7, #12]
 800c84a:	68d8      	ldr	r0, [r3, #12]
 800c84c:	68fb      	ldr	r3, [r7, #12]
 800c84e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c850:	461a      	mov	r2, r3
 800c852:	68b9      	ldr	r1, [r7, #8]
 800c854:	f001 fc58 	bl	800e108 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800c858:	68fb      	ldr	r3, [r7, #12]
 800c85a:	68da      	ldr	r2, [r3, #12]
 800c85c:	68fb      	ldr	r3, [r7, #12]
 800c85e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c860:	425b      	negs	r3, r3
 800c862:	441a      	add	r2, r3
 800c864:	68fb      	ldr	r3, [r7, #12]
 800c866:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c868:	68fb      	ldr	r3, [r7, #12]
 800c86a:	68da      	ldr	r2, [r3, #12]
 800c86c:	68fb      	ldr	r3, [r7, #12]
 800c86e:	681b      	ldr	r3, [r3, #0]
 800c870:	429a      	cmp	r2, r3
 800c872:	d207      	bcs.n	800c884 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800c874:	68fb      	ldr	r3, [r7, #12]
 800c876:	689a      	ldr	r2, [r3, #8]
 800c878:	68fb      	ldr	r3, [r7, #12]
 800c87a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c87c:	425b      	negs	r3, r3
 800c87e:	441a      	add	r2, r3
 800c880:	68fb      	ldr	r3, [r7, #12]
 800c882:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800c884:	687b      	ldr	r3, [r7, #4]
 800c886:	2b02      	cmp	r3, #2
 800c888:	d105      	bne.n	800c896 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c88a:	693b      	ldr	r3, [r7, #16]
 800c88c:	2b00      	cmp	r3, #0
 800c88e:	d002      	beq.n	800c896 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800c890:	693b      	ldr	r3, [r7, #16]
 800c892:	3b01      	subs	r3, #1
 800c894:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800c896:	693b      	ldr	r3, [r7, #16]
 800c898:	1c5a      	adds	r2, r3, #1
 800c89a:	68fb      	ldr	r3, [r7, #12]
 800c89c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800c89e:	697b      	ldr	r3, [r7, #20]
}
 800c8a0:	4618      	mov	r0, r3
 800c8a2:	3718      	adds	r7, #24
 800c8a4:	46bd      	mov	sp, r7
 800c8a6:	bd80      	pop	{r7, pc}

0800c8a8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800c8a8:	b580      	push	{r7, lr}
 800c8aa:	b082      	sub	sp, #8
 800c8ac:	af00      	add	r7, sp, #0
 800c8ae:	6078      	str	r0, [r7, #4]
 800c8b0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800c8b2:	687b      	ldr	r3, [r7, #4]
 800c8b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c8b6:	2b00      	cmp	r3, #0
 800c8b8:	d018      	beq.n	800c8ec <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800c8ba:	687b      	ldr	r3, [r7, #4]
 800c8bc:	68da      	ldr	r2, [r3, #12]
 800c8be:	687b      	ldr	r3, [r7, #4]
 800c8c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c8c2:	441a      	add	r2, r3
 800c8c4:	687b      	ldr	r3, [r7, #4]
 800c8c6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800c8c8:	687b      	ldr	r3, [r7, #4]
 800c8ca:	68da      	ldr	r2, [r3, #12]
 800c8cc:	687b      	ldr	r3, [r7, #4]
 800c8ce:	689b      	ldr	r3, [r3, #8]
 800c8d0:	429a      	cmp	r2, r3
 800c8d2:	d303      	bcc.n	800c8dc <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800c8d4:	687b      	ldr	r3, [r7, #4]
 800c8d6:	681a      	ldr	r2, [r3, #0]
 800c8d8:	687b      	ldr	r3, [r7, #4]
 800c8da:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800c8dc:	687b      	ldr	r3, [r7, #4]
 800c8de:	68d9      	ldr	r1, [r3, #12]
 800c8e0:	687b      	ldr	r3, [r7, #4]
 800c8e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c8e4:	461a      	mov	r2, r3
 800c8e6:	6838      	ldr	r0, [r7, #0]
 800c8e8:	f001 fc0e 	bl	800e108 <memcpy>
	}
}
 800c8ec:	bf00      	nop
 800c8ee:	3708      	adds	r7, #8
 800c8f0:	46bd      	mov	sp, r7
 800c8f2:	bd80      	pop	{r7, pc}

0800c8f4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800c8f4:	b580      	push	{r7, lr}
 800c8f6:	b084      	sub	sp, #16
 800c8f8:	af00      	add	r7, sp, #0
 800c8fa:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800c8fc:	f7ff fabc 	bl	800be78 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800c900:	687b      	ldr	r3, [r7, #4]
 800c902:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c906:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c908:	e011      	b.n	800c92e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c90a:	687b      	ldr	r3, [r7, #4]
 800c90c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c90e:	2b00      	cmp	r3, #0
 800c910:	d012      	beq.n	800c938 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c912:	687b      	ldr	r3, [r7, #4]
 800c914:	3324      	adds	r3, #36	@ 0x24
 800c916:	4618      	mov	r0, r3
 800c918:	f000 fd5c 	bl	800d3d4 <xTaskRemoveFromEventList>
 800c91c:	4603      	mov	r3, r0
 800c91e:	2b00      	cmp	r3, #0
 800c920:	d001      	beq.n	800c926 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800c922:	f000 fe35 	bl	800d590 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800c926:	7bfb      	ldrb	r3, [r7, #15]
 800c928:	3b01      	subs	r3, #1
 800c92a:	b2db      	uxtb	r3, r3
 800c92c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c92e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c932:	2b00      	cmp	r3, #0
 800c934:	dce9      	bgt.n	800c90a <prvUnlockQueue+0x16>
 800c936:	e000      	b.n	800c93a <prvUnlockQueue+0x46>
					break;
 800c938:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800c93a:	687b      	ldr	r3, [r7, #4]
 800c93c:	22ff      	movs	r2, #255	@ 0xff
 800c93e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800c942:	f7ff facb 	bl	800bedc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800c946:	f7ff fa97 	bl	800be78 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800c94a:	687b      	ldr	r3, [r7, #4]
 800c94c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800c950:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c952:	e011      	b.n	800c978 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c954:	687b      	ldr	r3, [r7, #4]
 800c956:	691b      	ldr	r3, [r3, #16]
 800c958:	2b00      	cmp	r3, #0
 800c95a:	d012      	beq.n	800c982 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c95c:	687b      	ldr	r3, [r7, #4]
 800c95e:	3310      	adds	r3, #16
 800c960:	4618      	mov	r0, r3
 800c962:	f000 fd37 	bl	800d3d4 <xTaskRemoveFromEventList>
 800c966:	4603      	mov	r3, r0
 800c968:	2b00      	cmp	r3, #0
 800c96a:	d001      	beq.n	800c970 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800c96c:	f000 fe10 	bl	800d590 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800c970:	7bbb      	ldrb	r3, [r7, #14]
 800c972:	3b01      	subs	r3, #1
 800c974:	b2db      	uxtb	r3, r3
 800c976:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c978:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c97c:	2b00      	cmp	r3, #0
 800c97e:	dce9      	bgt.n	800c954 <prvUnlockQueue+0x60>
 800c980:	e000      	b.n	800c984 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800c982:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800c984:	687b      	ldr	r3, [r7, #4]
 800c986:	22ff      	movs	r2, #255	@ 0xff
 800c988:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800c98c:	f7ff faa6 	bl	800bedc <vPortExitCritical>
}
 800c990:	bf00      	nop
 800c992:	3710      	adds	r7, #16
 800c994:	46bd      	mov	sp, r7
 800c996:	bd80      	pop	{r7, pc}

0800c998 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800c998:	b580      	push	{r7, lr}
 800c99a:	b084      	sub	sp, #16
 800c99c:	af00      	add	r7, sp, #0
 800c99e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800c9a0:	f7ff fa6a 	bl	800be78 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800c9a4:	687b      	ldr	r3, [r7, #4]
 800c9a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c9a8:	2b00      	cmp	r3, #0
 800c9aa:	d102      	bne.n	800c9b2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800c9ac:	2301      	movs	r3, #1
 800c9ae:	60fb      	str	r3, [r7, #12]
 800c9b0:	e001      	b.n	800c9b6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800c9b2:	2300      	movs	r3, #0
 800c9b4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800c9b6:	f7ff fa91 	bl	800bedc <vPortExitCritical>

	return xReturn;
 800c9ba:	68fb      	ldr	r3, [r7, #12]
}
 800c9bc:	4618      	mov	r0, r3
 800c9be:	3710      	adds	r7, #16
 800c9c0:	46bd      	mov	sp, r7
 800c9c2:	bd80      	pop	{r7, pc}

0800c9c4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800c9c4:	b580      	push	{r7, lr}
 800c9c6:	b084      	sub	sp, #16
 800c9c8:	af00      	add	r7, sp, #0
 800c9ca:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800c9cc:	f7ff fa54 	bl	800be78 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800c9d0:	687b      	ldr	r3, [r7, #4]
 800c9d2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c9d4:	687b      	ldr	r3, [r7, #4]
 800c9d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c9d8:	429a      	cmp	r2, r3
 800c9da:	d102      	bne.n	800c9e2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800c9dc:	2301      	movs	r3, #1
 800c9de:	60fb      	str	r3, [r7, #12]
 800c9e0:	e001      	b.n	800c9e6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800c9e2:	2300      	movs	r3, #0
 800c9e4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800c9e6:	f7ff fa79 	bl	800bedc <vPortExitCritical>

	return xReturn;
 800c9ea:	68fb      	ldr	r3, [r7, #12]
}
 800c9ec:	4618      	mov	r0, r3
 800c9ee:	3710      	adds	r7, #16
 800c9f0:	46bd      	mov	sp, r7
 800c9f2:	bd80      	pop	{r7, pc}

0800c9f4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800c9f4:	b480      	push	{r7}
 800c9f6:	b085      	sub	sp, #20
 800c9f8:	af00      	add	r7, sp, #0
 800c9fa:	6078      	str	r0, [r7, #4]
 800c9fc:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800c9fe:	2300      	movs	r3, #0
 800ca00:	60fb      	str	r3, [r7, #12]
 800ca02:	e014      	b.n	800ca2e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800ca04:	4a0f      	ldr	r2, [pc, #60]	@ (800ca44 <vQueueAddToRegistry+0x50>)
 800ca06:	68fb      	ldr	r3, [r7, #12]
 800ca08:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800ca0c:	2b00      	cmp	r3, #0
 800ca0e:	d10b      	bne.n	800ca28 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800ca10:	490c      	ldr	r1, [pc, #48]	@ (800ca44 <vQueueAddToRegistry+0x50>)
 800ca12:	68fb      	ldr	r3, [r7, #12]
 800ca14:	683a      	ldr	r2, [r7, #0]
 800ca16:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800ca1a:	4a0a      	ldr	r2, [pc, #40]	@ (800ca44 <vQueueAddToRegistry+0x50>)
 800ca1c:	68fb      	ldr	r3, [r7, #12]
 800ca1e:	00db      	lsls	r3, r3, #3
 800ca20:	4413      	add	r3, r2
 800ca22:	687a      	ldr	r2, [r7, #4]
 800ca24:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800ca26:	e006      	b.n	800ca36 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800ca28:	68fb      	ldr	r3, [r7, #12]
 800ca2a:	3301      	adds	r3, #1
 800ca2c:	60fb      	str	r3, [r7, #12]
 800ca2e:	68fb      	ldr	r3, [r7, #12]
 800ca30:	2b07      	cmp	r3, #7
 800ca32:	d9e7      	bls.n	800ca04 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800ca34:	bf00      	nop
 800ca36:	bf00      	nop
 800ca38:	3714      	adds	r7, #20
 800ca3a:	46bd      	mov	sp, r7
 800ca3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca40:	4770      	bx	lr
 800ca42:	bf00      	nop
 800ca44:	24004788 	.word	0x24004788

0800ca48 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800ca48:	b580      	push	{r7, lr}
 800ca4a:	b086      	sub	sp, #24
 800ca4c:	af00      	add	r7, sp, #0
 800ca4e:	60f8      	str	r0, [r7, #12]
 800ca50:	60b9      	str	r1, [r7, #8]
 800ca52:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800ca54:	68fb      	ldr	r3, [r7, #12]
 800ca56:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800ca58:	f7ff fa0e 	bl	800be78 <vPortEnterCritical>
 800ca5c:	697b      	ldr	r3, [r7, #20]
 800ca5e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800ca62:	b25b      	sxtb	r3, r3
 800ca64:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ca68:	d103      	bne.n	800ca72 <vQueueWaitForMessageRestricted+0x2a>
 800ca6a:	697b      	ldr	r3, [r7, #20]
 800ca6c:	2200      	movs	r2, #0
 800ca6e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ca72:	697b      	ldr	r3, [r7, #20]
 800ca74:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ca78:	b25b      	sxtb	r3, r3
 800ca7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ca7e:	d103      	bne.n	800ca88 <vQueueWaitForMessageRestricted+0x40>
 800ca80:	697b      	ldr	r3, [r7, #20]
 800ca82:	2200      	movs	r2, #0
 800ca84:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ca88:	f7ff fa28 	bl	800bedc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800ca8c:	697b      	ldr	r3, [r7, #20]
 800ca8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ca90:	2b00      	cmp	r3, #0
 800ca92:	d106      	bne.n	800caa2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800ca94:	697b      	ldr	r3, [r7, #20]
 800ca96:	3324      	adds	r3, #36	@ 0x24
 800ca98:	687a      	ldr	r2, [r7, #4]
 800ca9a:	68b9      	ldr	r1, [r7, #8]
 800ca9c:	4618      	mov	r0, r3
 800ca9e:	f000 fc6d 	bl	800d37c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800caa2:	6978      	ldr	r0, [r7, #20]
 800caa4:	f7ff ff26 	bl	800c8f4 <prvUnlockQueue>
	}
 800caa8:	bf00      	nop
 800caaa:	3718      	adds	r7, #24
 800caac:	46bd      	mov	sp, r7
 800caae:	bd80      	pop	{r7, pc}

0800cab0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800cab0:	b580      	push	{r7, lr}
 800cab2:	b08e      	sub	sp, #56	@ 0x38
 800cab4:	af04      	add	r7, sp, #16
 800cab6:	60f8      	str	r0, [r7, #12]
 800cab8:	60b9      	str	r1, [r7, #8]
 800caba:	607a      	str	r2, [r7, #4]
 800cabc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800cabe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cac0:	2b00      	cmp	r3, #0
 800cac2:	d10b      	bne.n	800cadc <xTaskCreateStatic+0x2c>
	__asm volatile
 800cac4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cac8:	f383 8811 	msr	BASEPRI, r3
 800cacc:	f3bf 8f6f 	isb	sy
 800cad0:	f3bf 8f4f 	dsb	sy
 800cad4:	623b      	str	r3, [r7, #32]
}
 800cad6:	bf00      	nop
 800cad8:	bf00      	nop
 800cada:	e7fd      	b.n	800cad8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800cadc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cade:	2b00      	cmp	r3, #0
 800cae0:	d10b      	bne.n	800cafa <xTaskCreateStatic+0x4a>
	__asm volatile
 800cae2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cae6:	f383 8811 	msr	BASEPRI, r3
 800caea:	f3bf 8f6f 	isb	sy
 800caee:	f3bf 8f4f 	dsb	sy
 800caf2:	61fb      	str	r3, [r7, #28]
}
 800caf4:	bf00      	nop
 800caf6:	bf00      	nop
 800caf8:	e7fd      	b.n	800caf6 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800cafa:	23a8      	movs	r3, #168	@ 0xa8
 800cafc:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800cafe:	693b      	ldr	r3, [r7, #16]
 800cb00:	2ba8      	cmp	r3, #168	@ 0xa8
 800cb02:	d00b      	beq.n	800cb1c <xTaskCreateStatic+0x6c>
	__asm volatile
 800cb04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cb08:	f383 8811 	msr	BASEPRI, r3
 800cb0c:	f3bf 8f6f 	isb	sy
 800cb10:	f3bf 8f4f 	dsb	sy
 800cb14:	61bb      	str	r3, [r7, #24]
}
 800cb16:	bf00      	nop
 800cb18:	bf00      	nop
 800cb1a:	e7fd      	b.n	800cb18 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800cb1c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800cb1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cb20:	2b00      	cmp	r3, #0
 800cb22:	d01e      	beq.n	800cb62 <xTaskCreateStatic+0xb2>
 800cb24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cb26:	2b00      	cmp	r3, #0
 800cb28:	d01b      	beq.n	800cb62 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800cb2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cb2c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800cb2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb30:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800cb32:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800cb34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb36:	2202      	movs	r2, #2
 800cb38:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800cb3c:	2300      	movs	r3, #0
 800cb3e:	9303      	str	r3, [sp, #12]
 800cb40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb42:	9302      	str	r3, [sp, #8]
 800cb44:	f107 0314 	add.w	r3, r7, #20
 800cb48:	9301      	str	r3, [sp, #4]
 800cb4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cb4c:	9300      	str	r3, [sp, #0]
 800cb4e:	683b      	ldr	r3, [r7, #0]
 800cb50:	687a      	ldr	r2, [r7, #4]
 800cb52:	68b9      	ldr	r1, [r7, #8]
 800cb54:	68f8      	ldr	r0, [r7, #12]
 800cb56:	f000 f851 	bl	800cbfc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800cb5a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800cb5c:	f000 f8f6 	bl	800cd4c <prvAddNewTaskToReadyList>
 800cb60:	e001      	b.n	800cb66 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800cb62:	2300      	movs	r3, #0
 800cb64:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800cb66:	697b      	ldr	r3, [r7, #20]
	}
 800cb68:	4618      	mov	r0, r3
 800cb6a:	3728      	adds	r7, #40	@ 0x28
 800cb6c:	46bd      	mov	sp, r7
 800cb6e:	bd80      	pop	{r7, pc}

0800cb70 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800cb70:	b580      	push	{r7, lr}
 800cb72:	b08c      	sub	sp, #48	@ 0x30
 800cb74:	af04      	add	r7, sp, #16
 800cb76:	60f8      	str	r0, [r7, #12]
 800cb78:	60b9      	str	r1, [r7, #8]
 800cb7a:	603b      	str	r3, [r7, #0]
 800cb7c:	4613      	mov	r3, r2
 800cb7e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800cb80:	88fb      	ldrh	r3, [r7, #6]
 800cb82:	009b      	lsls	r3, r3, #2
 800cb84:	4618      	mov	r0, r3
 800cb86:	f7fe fda5 	bl	800b6d4 <pvPortMalloc>
 800cb8a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800cb8c:	697b      	ldr	r3, [r7, #20]
 800cb8e:	2b00      	cmp	r3, #0
 800cb90:	d00e      	beq.n	800cbb0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800cb92:	20a8      	movs	r0, #168	@ 0xa8
 800cb94:	f7fe fd9e 	bl	800b6d4 <pvPortMalloc>
 800cb98:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800cb9a:	69fb      	ldr	r3, [r7, #28]
 800cb9c:	2b00      	cmp	r3, #0
 800cb9e:	d003      	beq.n	800cba8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800cba0:	69fb      	ldr	r3, [r7, #28]
 800cba2:	697a      	ldr	r2, [r7, #20]
 800cba4:	631a      	str	r2, [r3, #48]	@ 0x30
 800cba6:	e005      	b.n	800cbb4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800cba8:	6978      	ldr	r0, [r7, #20]
 800cbaa:	f7fe fe61 	bl	800b870 <vPortFree>
 800cbae:	e001      	b.n	800cbb4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800cbb0:	2300      	movs	r3, #0
 800cbb2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800cbb4:	69fb      	ldr	r3, [r7, #28]
 800cbb6:	2b00      	cmp	r3, #0
 800cbb8:	d017      	beq.n	800cbea <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800cbba:	69fb      	ldr	r3, [r7, #28]
 800cbbc:	2200      	movs	r2, #0
 800cbbe:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800cbc2:	88fa      	ldrh	r2, [r7, #6]
 800cbc4:	2300      	movs	r3, #0
 800cbc6:	9303      	str	r3, [sp, #12]
 800cbc8:	69fb      	ldr	r3, [r7, #28]
 800cbca:	9302      	str	r3, [sp, #8]
 800cbcc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cbce:	9301      	str	r3, [sp, #4]
 800cbd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cbd2:	9300      	str	r3, [sp, #0]
 800cbd4:	683b      	ldr	r3, [r7, #0]
 800cbd6:	68b9      	ldr	r1, [r7, #8]
 800cbd8:	68f8      	ldr	r0, [r7, #12]
 800cbda:	f000 f80f 	bl	800cbfc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800cbde:	69f8      	ldr	r0, [r7, #28]
 800cbe0:	f000 f8b4 	bl	800cd4c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800cbe4:	2301      	movs	r3, #1
 800cbe6:	61bb      	str	r3, [r7, #24]
 800cbe8:	e002      	b.n	800cbf0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800cbea:	f04f 33ff 	mov.w	r3, #4294967295
 800cbee:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800cbf0:	69bb      	ldr	r3, [r7, #24]
	}
 800cbf2:	4618      	mov	r0, r3
 800cbf4:	3720      	adds	r7, #32
 800cbf6:	46bd      	mov	sp, r7
 800cbf8:	bd80      	pop	{r7, pc}
	...

0800cbfc <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800cbfc:	b580      	push	{r7, lr}
 800cbfe:	b088      	sub	sp, #32
 800cc00:	af00      	add	r7, sp, #0
 800cc02:	60f8      	str	r0, [r7, #12]
 800cc04:	60b9      	str	r1, [r7, #8]
 800cc06:	607a      	str	r2, [r7, #4]
 800cc08:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800cc0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cc0c:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800cc0e:	687b      	ldr	r3, [r7, #4]
 800cc10:	009b      	lsls	r3, r3, #2
 800cc12:	461a      	mov	r2, r3
 800cc14:	21a5      	movs	r1, #165	@ 0xa5
 800cc16:	f001 f9eb 	bl	800dff0 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800cc1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cc1c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800cc1e:	6879      	ldr	r1, [r7, #4]
 800cc20:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 800cc24:	440b      	add	r3, r1
 800cc26:	009b      	lsls	r3, r3, #2
 800cc28:	4413      	add	r3, r2
 800cc2a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800cc2c:	69bb      	ldr	r3, [r7, #24]
 800cc2e:	f023 0307 	bic.w	r3, r3, #7
 800cc32:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800cc34:	69bb      	ldr	r3, [r7, #24]
 800cc36:	f003 0307 	and.w	r3, r3, #7
 800cc3a:	2b00      	cmp	r3, #0
 800cc3c:	d00b      	beq.n	800cc56 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800cc3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cc42:	f383 8811 	msr	BASEPRI, r3
 800cc46:	f3bf 8f6f 	isb	sy
 800cc4a:	f3bf 8f4f 	dsb	sy
 800cc4e:	617b      	str	r3, [r7, #20]
}
 800cc50:	bf00      	nop
 800cc52:	bf00      	nop
 800cc54:	e7fd      	b.n	800cc52 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800cc56:	68bb      	ldr	r3, [r7, #8]
 800cc58:	2b00      	cmp	r3, #0
 800cc5a:	d01f      	beq.n	800cc9c <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800cc5c:	2300      	movs	r3, #0
 800cc5e:	61fb      	str	r3, [r7, #28]
 800cc60:	e012      	b.n	800cc88 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800cc62:	68ba      	ldr	r2, [r7, #8]
 800cc64:	69fb      	ldr	r3, [r7, #28]
 800cc66:	4413      	add	r3, r2
 800cc68:	7819      	ldrb	r1, [r3, #0]
 800cc6a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cc6c:	69fb      	ldr	r3, [r7, #28]
 800cc6e:	4413      	add	r3, r2
 800cc70:	3334      	adds	r3, #52	@ 0x34
 800cc72:	460a      	mov	r2, r1
 800cc74:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800cc76:	68ba      	ldr	r2, [r7, #8]
 800cc78:	69fb      	ldr	r3, [r7, #28]
 800cc7a:	4413      	add	r3, r2
 800cc7c:	781b      	ldrb	r3, [r3, #0]
 800cc7e:	2b00      	cmp	r3, #0
 800cc80:	d006      	beq.n	800cc90 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800cc82:	69fb      	ldr	r3, [r7, #28]
 800cc84:	3301      	adds	r3, #1
 800cc86:	61fb      	str	r3, [r7, #28]
 800cc88:	69fb      	ldr	r3, [r7, #28]
 800cc8a:	2b0f      	cmp	r3, #15
 800cc8c:	d9e9      	bls.n	800cc62 <prvInitialiseNewTask+0x66>
 800cc8e:	e000      	b.n	800cc92 <prvInitialiseNewTask+0x96>
			{
				break;
 800cc90:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800cc92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cc94:	2200      	movs	r2, #0
 800cc96:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800cc9a:	e003      	b.n	800cca4 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800cc9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cc9e:	2200      	movs	r2, #0
 800cca0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800cca4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cca6:	2b37      	cmp	r3, #55	@ 0x37
 800cca8:	d901      	bls.n	800ccae <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800ccaa:	2337      	movs	r3, #55	@ 0x37
 800ccac:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800ccae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ccb0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ccb2:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800ccb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ccb6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ccb8:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800ccba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ccbc:	2200      	movs	r2, #0
 800ccbe:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800ccc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ccc2:	3304      	adds	r3, #4
 800ccc4:	4618      	mov	r0, r3
 800ccc6:	f7fe ff13 	bl	800baf0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800ccca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cccc:	3318      	adds	r3, #24
 800ccce:	4618      	mov	r0, r3
 800ccd0:	f7fe ff0e 	bl	800baf0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800ccd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ccd6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ccd8:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ccda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ccdc:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800cce0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cce2:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800cce4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cce6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cce8:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800ccea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ccec:	2200      	movs	r2, #0
 800ccee:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800ccf2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ccf4:	2200      	movs	r2, #0
 800ccf6:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800ccfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ccfc:	3354      	adds	r3, #84	@ 0x54
 800ccfe:	224c      	movs	r2, #76	@ 0x4c
 800cd00:	2100      	movs	r1, #0
 800cd02:	4618      	mov	r0, r3
 800cd04:	f001 f974 	bl	800dff0 <memset>
 800cd08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd0a:	4a0d      	ldr	r2, [pc, #52]	@ (800cd40 <prvInitialiseNewTask+0x144>)
 800cd0c:	659a      	str	r2, [r3, #88]	@ 0x58
 800cd0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd10:	4a0c      	ldr	r2, [pc, #48]	@ (800cd44 <prvInitialiseNewTask+0x148>)
 800cd12:	65da      	str	r2, [r3, #92]	@ 0x5c
 800cd14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd16:	4a0c      	ldr	r2, [pc, #48]	@ (800cd48 <prvInitialiseNewTask+0x14c>)
 800cd18:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800cd1a:	683a      	ldr	r2, [r7, #0]
 800cd1c:	68f9      	ldr	r1, [r7, #12]
 800cd1e:	69b8      	ldr	r0, [r7, #24]
 800cd20:	f7fe ff7a 	bl	800bc18 <pxPortInitialiseStack>
 800cd24:	4602      	mov	r2, r0
 800cd26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd28:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800cd2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cd2c:	2b00      	cmp	r3, #0
 800cd2e:	d002      	beq.n	800cd36 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800cd30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cd32:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cd34:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800cd36:	bf00      	nop
 800cd38:	3720      	adds	r7, #32
 800cd3a:	46bd      	mov	sp, r7
 800cd3c:	bd80      	pop	{r7, pc}
 800cd3e:	bf00      	nop
 800cd40:	24004df8 	.word	0x24004df8
 800cd44:	24004e60 	.word	0x24004e60
 800cd48:	24004ec8 	.word	0x24004ec8

0800cd4c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800cd4c:	b580      	push	{r7, lr}
 800cd4e:	b082      	sub	sp, #8
 800cd50:	af00      	add	r7, sp, #0
 800cd52:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800cd54:	f7ff f890 	bl	800be78 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800cd58:	4b2d      	ldr	r3, [pc, #180]	@ (800ce10 <prvAddNewTaskToReadyList+0xc4>)
 800cd5a:	681b      	ldr	r3, [r3, #0]
 800cd5c:	3301      	adds	r3, #1
 800cd5e:	4a2c      	ldr	r2, [pc, #176]	@ (800ce10 <prvAddNewTaskToReadyList+0xc4>)
 800cd60:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800cd62:	4b2c      	ldr	r3, [pc, #176]	@ (800ce14 <prvAddNewTaskToReadyList+0xc8>)
 800cd64:	681b      	ldr	r3, [r3, #0]
 800cd66:	2b00      	cmp	r3, #0
 800cd68:	d109      	bne.n	800cd7e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800cd6a:	4a2a      	ldr	r2, [pc, #168]	@ (800ce14 <prvAddNewTaskToReadyList+0xc8>)
 800cd6c:	687b      	ldr	r3, [r7, #4]
 800cd6e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800cd70:	4b27      	ldr	r3, [pc, #156]	@ (800ce10 <prvAddNewTaskToReadyList+0xc4>)
 800cd72:	681b      	ldr	r3, [r3, #0]
 800cd74:	2b01      	cmp	r3, #1
 800cd76:	d110      	bne.n	800cd9a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800cd78:	f000 fc2e 	bl	800d5d8 <prvInitialiseTaskLists>
 800cd7c:	e00d      	b.n	800cd9a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800cd7e:	4b26      	ldr	r3, [pc, #152]	@ (800ce18 <prvAddNewTaskToReadyList+0xcc>)
 800cd80:	681b      	ldr	r3, [r3, #0]
 800cd82:	2b00      	cmp	r3, #0
 800cd84:	d109      	bne.n	800cd9a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800cd86:	4b23      	ldr	r3, [pc, #140]	@ (800ce14 <prvAddNewTaskToReadyList+0xc8>)
 800cd88:	681b      	ldr	r3, [r3, #0]
 800cd8a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cd8c:	687b      	ldr	r3, [r7, #4]
 800cd8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cd90:	429a      	cmp	r2, r3
 800cd92:	d802      	bhi.n	800cd9a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800cd94:	4a1f      	ldr	r2, [pc, #124]	@ (800ce14 <prvAddNewTaskToReadyList+0xc8>)
 800cd96:	687b      	ldr	r3, [r7, #4]
 800cd98:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800cd9a:	4b20      	ldr	r3, [pc, #128]	@ (800ce1c <prvAddNewTaskToReadyList+0xd0>)
 800cd9c:	681b      	ldr	r3, [r3, #0]
 800cd9e:	3301      	adds	r3, #1
 800cda0:	4a1e      	ldr	r2, [pc, #120]	@ (800ce1c <prvAddNewTaskToReadyList+0xd0>)
 800cda2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800cda4:	4b1d      	ldr	r3, [pc, #116]	@ (800ce1c <prvAddNewTaskToReadyList+0xd0>)
 800cda6:	681a      	ldr	r2, [r3, #0]
 800cda8:	687b      	ldr	r3, [r7, #4]
 800cdaa:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800cdac:	687b      	ldr	r3, [r7, #4]
 800cdae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cdb0:	4b1b      	ldr	r3, [pc, #108]	@ (800ce20 <prvAddNewTaskToReadyList+0xd4>)
 800cdb2:	681b      	ldr	r3, [r3, #0]
 800cdb4:	429a      	cmp	r2, r3
 800cdb6:	d903      	bls.n	800cdc0 <prvAddNewTaskToReadyList+0x74>
 800cdb8:	687b      	ldr	r3, [r7, #4]
 800cdba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cdbc:	4a18      	ldr	r2, [pc, #96]	@ (800ce20 <prvAddNewTaskToReadyList+0xd4>)
 800cdbe:	6013      	str	r3, [r2, #0]
 800cdc0:	687b      	ldr	r3, [r7, #4]
 800cdc2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cdc4:	4613      	mov	r3, r2
 800cdc6:	009b      	lsls	r3, r3, #2
 800cdc8:	4413      	add	r3, r2
 800cdca:	009b      	lsls	r3, r3, #2
 800cdcc:	4a15      	ldr	r2, [pc, #84]	@ (800ce24 <prvAddNewTaskToReadyList+0xd8>)
 800cdce:	441a      	add	r2, r3
 800cdd0:	687b      	ldr	r3, [r7, #4]
 800cdd2:	3304      	adds	r3, #4
 800cdd4:	4619      	mov	r1, r3
 800cdd6:	4610      	mov	r0, r2
 800cdd8:	f7fe fe97 	bl	800bb0a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800cddc:	f7ff f87e 	bl	800bedc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800cde0:	4b0d      	ldr	r3, [pc, #52]	@ (800ce18 <prvAddNewTaskToReadyList+0xcc>)
 800cde2:	681b      	ldr	r3, [r3, #0]
 800cde4:	2b00      	cmp	r3, #0
 800cde6:	d00e      	beq.n	800ce06 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800cde8:	4b0a      	ldr	r3, [pc, #40]	@ (800ce14 <prvAddNewTaskToReadyList+0xc8>)
 800cdea:	681b      	ldr	r3, [r3, #0]
 800cdec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cdee:	687b      	ldr	r3, [r7, #4]
 800cdf0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cdf2:	429a      	cmp	r2, r3
 800cdf4:	d207      	bcs.n	800ce06 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800cdf6:	4b0c      	ldr	r3, [pc, #48]	@ (800ce28 <prvAddNewTaskToReadyList+0xdc>)
 800cdf8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cdfc:	601a      	str	r2, [r3, #0]
 800cdfe:	f3bf 8f4f 	dsb	sy
 800ce02:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ce06:	bf00      	nop
 800ce08:	3708      	adds	r7, #8
 800ce0a:	46bd      	mov	sp, r7
 800ce0c:	bd80      	pop	{r7, pc}
 800ce0e:	bf00      	nop
 800ce10:	24004c9c 	.word	0x24004c9c
 800ce14:	240047c8 	.word	0x240047c8
 800ce18:	24004ca8 	.word	0x24004ca8
 800ce1c:	24004cb8 	.word	0x24004cb8
 800ce20:	24004ca4 	.word	0x24004ca4
 800ce24:	240047cc 	.word	0x240047cc
 800ce28:	e000ed04 	.word	0xe000ed04

0800ce2c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800ce2c:	b580      	push	{r7, lr}
 800ce2e:	b084      	sub	sp, #16
 800ce30:	af00      	add	r7, sp, #0
 800ce32:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800ce34:	2300      	movs	r3, #0
 800ce36:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800ce38:	687b      	ldr	r3, [r7, #4]
 800ce3a:	2b00      	cmp	r3, #0
 800ce3c:	d018      	beq.n	800ce70 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800ce3e:	4b14      	ldr	r3, [pc, #80]	@ (800ce90 <vTaskDelay+0x64>)
 800ce40:	681b      	ldr	r3, [r3, #0]
 800ce42:	2b00      	cmp	r3, #0
 800ce44:	d00b      	beq.n	800ce5e <vTaskDelay+0x32>
	__asm volatile
 800ce46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ce4a:	f383 8811 	msr	BASEPRI, r3
 800ce4e:	f3bf 8f6f 	isb	sy
 800ce52:	f3bf 8f4f 	dsb	sy
 800ce56:	60bb      	str	r3, [r7, #8]
}
 800ce58:	bf00      	nop
 800ce5a:	bf00      	nop
 800ce5c:	e7fd      	b.n	800ce5a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800ce5e:	f000 f88b 	bl	800cf78 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800ce62:	2100      	movs	r1, #0
 800ce64:	6878      	ldr	r0, [r7, #4]
 800ce66:	f000 fd09 	bl	800d87c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800ce6a:	f000 f893 	bl	800cf94 <xTaskResumeAll>
 800ce6e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800ce70:	68fb      	ldr	r3, [r7, #12]
 800ce72:	2b00      	cmp	r3, #0
 800ce74:	d107      	bne.n	800ce86 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800ce76:	4b07      	ldr	r3, [pc, #28]	@ (800ce94 <vTaskDelay+0x68>)
 800ce78:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ce7c:	601a      	str	r2, [r3, #0]
 800ce7e:	f3bf 8f4f 	dsb	sy
 800ce82:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800ce86:	bf00      	nop
 800ce88:	3710      	adds	r7, #16
 800ce8a:	46bd      	mov	sp, r7
 800ce8c:	bd80      	pop	{r7, pc}
 800ce8e:	bf00      	nop
 800ce90:	24004cc4 	.word	0x24004cc4
 800ce94:	e000ed04 	.word	0xe000ed04

0800ce98 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800ce98:	b580      	push	{r7, lr}
 800ce9a:	b08a      	sub	sp, #40	@ 0x28
 800ce9c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800ce9e:	2300      	movs	r3, #0
 800cea0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800cea2:	2300      	movs	r3, #0
 800cea4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800cea6:	463a      	mov	r2, r7
 800cea8:	1d39      	adds	r1, r7, #4
 800ceaa:	f107 0308 	add.w	r3, r7, #8
 800ceae:	4618      	mov	r0, r3
 800ceb0:	f7fe fbdc 	bl	800b66c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800ceb4:	6839      	ldr	r1, [r7, #0]
 800ceb6:	687b      	ldr	r3, [r7, #4]
 800ceb8:	68ba      	ldr	r2, [r7, #8]
 800ceba:	9202      	str	r2, [sp, #8]
 800cebc:	9301      	str	r3, [sp, #4]
 800cebe:	2300      	movs	r3, #0
 800cec0:	9300      	str	r3, [sp, #0]
 800cec2:	2300      	movs	r3, #0
 800cec4:	460a      	mov	r2, r1
 800cec6:	4924      	ldr	r1, [pc, #144]	@ (800cf58 <vTaskStartScheduler+0xc0>)
 800cec8:	4824      	ldr	r0, [pc, #144]	@ (800cf5c <vTaskStartScheduler+0xc4>)
 800ceca:	f7ff fdf1 	bl	800cab0 <xTaskCreateStatic>
 800cece:	4603      	mov	r3, r0
 800ced0:	4a23      	ldr	r2, [pc, #140]	@ (800cf60 <vTaskStartScheduler+0xc8>)
 800ced2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800ced4:	4b22      	ldr	r3, [pc, #136]	@ (800cf60 <vTaskStartScheduler+0xc8>)
 800ced6:	681b      	ldr	r3, [r3, #0]
 800ced8:	2b00      	cmp	r3, #0
 800ceda:	d002      	beq.n	800cee2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800cedc:	2301      	movs	r3, #1
 800cede:	617b      	str	r3, [r7, #20]
 800cee0:	e001      	b.n	800cee6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800cee2:	2300      	movs	r3, #0
 800cee4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800cee6:	697b      	ldr	r3, [r7, #20]
 800cee8:	2b01      	cmp	r3, #1
 800ceea:	d102      	bne.n	800cef2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800ceec:	f000 fd1a 	bl	800d924 <xTimerCreateTimerTask>
 800cef0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800cef2:	697b      	ldr	r3, [r7, #20]
 800cef4:	2b01      	cmp	r3, #1
 800cef6:	d11b      	bne.n	800cf30 <vTaskStartScheduler+0x98>
	__asm volatile
 800cef8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cefc:	f383 8811 	msr	BASEPRI, r3
 800cf00:	f3bf 8f6f 	isb	sy
 800cf04:	f3bf 8f4f 	dsb	sy
 800cf08:	613b      	str	r3, [r7, #16]
}
 800cf0a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800cf0c:	4b15      	ldr	r3, [pc, #84]	@ (800cf64 <vTaskStartScheduler+0xcc>)
 800cf0e:	681b      	ldr	r3, [r3, #0]
 800cf10:	3354      	adds	r3, #84	@ 0x54
 800cf12:	4a15      	ldr	r2, [pc, #84]	@ (800cf68 <vTaskStartScheduler+0xd0>)
 800cf14:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800cf16:	4b15      	ldr	r3, [pc, #84]	@ (800cf6c <vTaskStartScheduler+0xd4>)
 800cf18:	f04f 32ff 	mov.w	r2, #4294967295
 800cf1c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800cf1e:	4b14      	ldr	r3, [pc, #80]	@ (800cf70 <vTaskStartScheduler+0xd8>)
 800cf20:	2201      	movs	r2, #1
 800cf22:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800cf24:	4b13      	ldr	r3, [pc, #76]	@ (800cf74 <vTaskStartScheduler+0xdc>)
 800cf26:	2200      	movs	r2, #0
 800cf28:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800cf2a:	f7fe ff01 	bl	800bd30 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800cf2e:	e00f      	b.n	800cf50 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800cf30:	697b      	ldr	r3, [r7, #20]
 800cf32:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cf36:	d10b      	bne.n	800cf50 <vTaskStartScheduler+0xb8>
	__asm volatile
 800cf38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cf3c:	f383 8811 	msr	BASEPRI, r3
 800cf40:	f3bf 8f6f 	isb	sy
 800cf44:	f3bf 8f4f 	dsb	sy
 800cf48:	60fb      	str	r3, [r7, #12]
}
 800cf4a:	bf00      	nop
 800cf4c:	bf00      	nop
 800cf4e:	e7fd      	b.n	800cf4c <vTaskStartScheduler+0xb4>
}
 800cf50:	bf00      	nop
 800cf52:	3718      	adds	r7, #24
 800cf54:	46bd      	mov	sp, r7
 800cf56:	bd80      	pop	{r7, pc}
 800cf58:	0800e2b4 	.word	0x0800e2b4
 800cf5c:	0800d5a9 	.word	0x0800d5a9
 800cf60:	24004cc0 	.word	0x24004cc0
 800cf64:	240047c8 	.word	0x240047c8
 800cf68:	2400001c 	.word	0x2400001c
 800cf6c:	24004cbc 	.word	0x24004cbc
 800cf70:	24004ca8 	.word	0x24004ca8
 800cf74:	24004ca0 	.word	0x24004ca0

0800cf78 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800cf78:	b480      	push	{r7}
 800cf7a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800cf7c:	4b04      	ldr	r3, [pc, #16]	@ (800cf90 <vTaskSuspendAll+0x18>)
 800cf7e:	681b      	ldr	r3, [r3, #0]
 800cf80:	3301      	adds	r3, #1
 800cf82:	4a03      	ldr	r2, [pc, #12]	@ (800cf90 <vTaskSuspendAll+0x18>)
 800cf84:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800cf86:	bf00      	nop
 800cf88:	46bd      	mov	sp, r7
 800cf8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf8e:	4770      	bx	lr
 800cf90:	24004cc4 	.word	0x24004cc4

0800cf94 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800cf94:	b580      	push	{r7, lr}
 800cf96:	b084      	sub	sp, #16
 800cf98:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800cf9a:	2300      	movs	r3, #0
 800cf9c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800cf9e:	2300      	movs	r3, #0
 800cfa0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800cfa2:	4b42      	ldr	r3, [pc, #264]	@ (800d0ac <xTaskResumeAll+0x118>)
 800cfa4:	681b      	ldr	r3, [r3, #0]
 800cfa6:	2b00      	cmp	r3, #0
 800cfa8:	d10b      	bne.n	800cfc2 <xTaskResumeAll+0x2e>
	__asm volatile
 800cfaa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cfae:	f383 8811 	msr	BASEPRI, r3
 800cfb2:	f3bf 8f6f 	isb	sy
 800cfb6:	f3bf 8f4f 	dsb	sy
 800cfba:	603b      	str	r3, [r7, #0]
}
 800cfbc:	bf00      	nop
 800cfbe:	bf00      	nop
 800cfc0:	e7fd      	b.n	800cfbe <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800cfc2:	f7fe ff59 	bl	800be78 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800cfc6:	4b39      	ldr	r3, [pc, #228]	@ (800d0ac <xTaskResumeAll+0x118>)
 800cfc8:	681b      	ldr	r3, [r3, #0]
 800cfca:	3b01      	subs	r3, #1
 800cfcc:	4a37      	ldr	r2, [pc, #220]	@ (800d0ac <xTaskResumeAll+0x118>)
 800cfce:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800cfd0:	4b36      	ldr	r3, [pc, #216]	@ (800d0ac <xTaskResumeAll+0x118>)
 800cfd2:	681b      	ldr	r3, [r3, #0]
 800cfd4:	2b00      	cmp	r3, #0
 800cfd6:	d162      	bne.n	800d09e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800cfd8:	4b35      	ldr	r3, [pc, #212]	@ (800d0b0 <xTaskResumeAll+0x11c>)
 800cfda:	681b      	ldr	r3, [r3, #0]
 800cfdc:	2b00      	cmp	r3, #0
 800cfde:	d05e      	beq.n	800d09e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800cfe0:	e02f      	b.n	800d042 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cfe2:	4b34      	ldr	r3, [pc, #208]	@ (800d0b4 <xTaskResumeAll+0x120>)
 800cfe4:	68db      	ldr	r3, [r3, #12]
 800cfe6:	68db      	ldr	r3, [r3, #12]
 800cfe8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800cfea:	68fb      	ldr	r3, [r7, #12]
 800cfec:	3318      	adds	r3, #24
 800cfee:	4618      	mov	r0, r3
 800cff0:	f7fe fde8 	bl	800bbc4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800cff4:	68fb      	ldr	r3, [r7, #12]
 800cff6:	3304      	adds	r3, #4
 800cff8:	4618      	mov	r0, r3
 800cffa:	f7fe fde3 	bl	800bbc4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800cffe:	68fb      	ldr	r3, [r7, #12]
 800d000:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d002:	4b2d      	ldr	r3, [pc, #180]	@ (800d0b8 <xTaskResumeAll+0x124>)
 800d004:	681b      	ldr	r3, [r3, #0]
 800d006:	429a      	cmp	r2, r3
 800d008:	d903      	bls.n	800d012 <xTaskResumeAll+0x7e>
 800d00a:	68fb      	ldr	r3, [r7, #12]
 800d00c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d00e:	4a2a      	ldr	r2, [pc, #168]	@ (800d0b8 <xTaskResumeAll+0x124>)
 800d010:	6013      	str	r3, [r2, #0]
 800d012:	68fb      	ldr	r3, [r7, #12]
 800d014:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d016:	4613      	mov	r3, r2
 800d018:	009b      	lsls	r3, r3, #2
 800d01a:	4413      	add	r3, r2
 800d01c:	009b      	lsls	r3, r3, #2
 800d01e:	4a27      	ldr	r2, [pc, #156]	@ (800d0bc <xTaskResumeAll+0x128>)
 800d020:	441a      	add	r2, r3
 800d022:	68fb      	ldr	r3, [r7, #12]
 800d024:	3304      	adds	r3, #4
 800d026:	4619      	mov	r1, r3
 800d028:	4610      	mov	r0, r2
 800d02a:	f7fe fd6e 	bl	800bb0a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800d02e:	68fb      	ldr	r3, [r7, #12]
 800d030:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d032:	4b23      	ldr	r3, [pc, #140]	@ (800d0c0 <xTaskResumeAll+0x12c>)
 800d034:	681b      	ldr	r3, [r3, #0]
 800d036:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d038:	429a      	cmp	r2, r3
 800d03a:	d302      	bcc.n	800d042 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800d03c:	4b21      	ldr	r3, [pc, #132]	@ (800d0c4 <xTaskResumeAll+0x130>)
 800d03e:	2201      	movs	r2, #1
 800d040:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800d042:	4b1c      	ldr	r3, [pc, #112]	@ (800d0b4 <xTaskResumeAll+0x120>)
 800d044:	681b      	ldr	r3, [r3, #0]
 800d046:	2b00      	cmp	r3, #0
 800d048:	d1cb      	bne.n	800cfe2 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800d04a:	68fb      	ldr	r3, [r7, #12]
 800d04c:	2b00      	cmp	r3, #0
 800d04e:	d001      	beq.n	800d054 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800d050:	f000 fb66 	bl	800d720 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800d054:	4b1c      	ldr	r3, [pc, #112]	@ (800d0c8 <xTaskResumeAll+0x134>)
 800d056:	681b      	ldr	r3, [r3, #0]
 800d058:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800d05a:	687b      	ldr	r3, [r7, #4]
 800d05c:	2b00      	cmp	r3, #0
 800d05e:	d010      	beq.n	800d082 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800d060:	f000 f846 	bl	800d0f0 <xTaskIncrementTick>
 800d064:	4603      	mov	r3, r0
 800d066:	2b00      	cmp	r3, #0
 800d068:	d002      	beq.n	800d070 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800d06a:	4b16      	ldr	r3, [pc, #88]	@ (800d0c4 <xTaskResumeAll+0x130>)
 800d06c:	2201      	movs	r2, #1
 800d06e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800d070:	687b      	ldr	r3, [r7, #4]
 800d072:	3b01      	subs	r3, #1
 800d074:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800d076:	687b      	ldr	r3, [r7, #4]
 800d078:	2b00      	cmp	r3, #0
 800d07a:	d1f1      	bne.n	800d060 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800d07c:	4b12      	ldr	r3, [pc, #72]	@ (800d0c8 <xTaskResumeAll+0x134>)
 800d07e:	2200      	movs	r2, #0
 800d080:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800d082:	4b10      	ldr	r3, [pc, #64]	@ (800d0c4 <xTaskResumeAll+0x130>)
 800d084:	681b      	ldr	r3, [r3, #0]
 800d086:	2b00      	cmp	r3, #0
 800d088:	d009      	beq.n	800d09e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800d08a:	2301      	movs	r3, #1
 800d08c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800d08e:	4b0f      	ldr	r3, [pc, #60]	@ (800d0cc <xTaskResumeAll+0x138>)
 800d090:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d094:	601a      	str	r2, [r3, #0]
 800d096:	f3bf 8f4f 	dsb	sy
 800d09a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800d09e:	f7fe ff1d 	bl	800bedc <vPortExitCritical>

	return xAlreadyYielded;
 800d0a2:	68bb      	ldr	r3, [r7, #8]
}
 800d0a4:	4618      	mov	r0, r3
 800d0a6:	3710      	adds	r7, #16
 800d0a8:	46bd      	mov	sp, r7
 800d0aa:	bd80      	pop	{r7, pc}
 800d0ac:	24004cc4 	.word	0x24004cc4
 800d0b0:	24004c9c 	.word	0x24004c9c
 800d0b4:	24004c5c 	.word	0x24004c5c
 800d0b8:	24004ca4 	.word	0x24004ca4
 800d0bc:	240047cc 	.word	0x240047cc
 800d0c0:	240047c8 	.word	0x240047c8
 800d0c4:	24004cb0 	.word	0x24004cb0
 800d0c8:	24004cac 	.word	0x24004cac
 800d0cc:	e000ed04 	.word	0xe000ed04

0800d0d0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800d0d0:	b480      	push	{r7}
 800d0d2:	b083      	sub	sp, #12
 800d0d4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800d0d6:	4b05      	ldr	r3, [pc, #20]	@ (800d0ec <xTaskGetTickCount+0x1c>)
 800d0d8:	681b      	ldr	r3, [r3, #0]
 800d0da:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800d0dc:	687b      	ldr	r3, [r7, #4]
}
 800d0de:	4618      	mov	r0, r3
 800d0e0:	370c      	adds	r7, #12
 800d0e2:	46bd      	mov	sp, r7
 800d0e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0e8:	4770      	bx	lr
 800d0ea:	bf00      	nop
 800d0ec:	24004ca0 	.word	0x24004ca0

0800d0f0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800d0f0:	b580      	push	{r7, lr}
 800d0f2:	b086      	sub	sp, #24
 800d0f4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800d0f6:	2300      	movs	r3, #0
 800d0f8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d0fa:	4b4f      	ldr	r3, [pc, #316]	@ (800d238 <xTaskIncrementTick+0x148>)
 800d0fc:	681b      	ldr	r3, [r3, #0]
 800d0fe:	2b00      	cmp	r3, #0
 800d100:	f040 8090 	bne.w	800d224 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800d104:	4b4d      	ldr	r3, [pc, #308]	@ (800d23c <xTaskIncrementTick+0x14c>)
 800d106:	681b      	ldr	r3, [r3, #0]
 800d108:	3301      	adds	r3, #1
 800d10a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800d10c:	4a4b      	ldr	r2, [pc, #300]	@ (800d23c <xTaskIncrementTick+0x14c>)
 800d10e:	693b      	ldr	r3, [r7, #16]
 800d110:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800d112:	693b      	ldr	r3, [r7, #16]
 800d114:	2b00      	cmp	r3, #0
 800d116:	d121      	bne.n	800d15c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800d118:	4b49      	ldr	r3, [pc, #292]	@ (800d240 <xTaskIncrementTick+0x150>)
 800d11a:	681b      	ldr	r3, [r3, #0]
 800d11c:	681b      	ldr	r3, [r3, #0]
 800d11e:	2b00      	cmp	r3, #0
 800d120:	d00b      	beq.n	800d13a <xTaskIncrementTick+0x4a>
	__asm volatile
 800d122:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d126:	f383 8811 	msr	BASEPRI, r3
 800d12a:	f3bf 8f6f 	isb	sy
 800d12e:	f3bf 8f4f 	dsb	sy
 800d132:	603b      	str	r3, [r7, #0]
}
 800d134:	bf00      	nop
 800d136:	bf00      	nop
 800d138:	e7fd      	b.n	800d136 <xTaskIncrementTick+0x46>
 800d13a:	4b41      	ldr	r3, [pc, #260]	@ (800d240 <xTaskIncrementTick+0x150>)
 800d13c:	681b      	ldr	r3, [r3, #0]
 800d13e:	60fb      	str	r3, [r7, #12]
 800d140:	4b40      	ldr	r3, [pc, #256]	@ (800d244 <xTaskIncrementTick+0x154>)
 800d142:	681b      	ldr	r3, [r3, #0]
 800d144:	4a3e      	ldr	r2, [pc, #248]	@ (800d240 <xTaskIncrementTick+0x150>)
 800d146:	6013      	str	r3, [r2, #0]
 800d148:	4a3e      	ldr	r2, [pc, #248]	@ (800d244 <xTaskIncrementTick+0x154>)
 800d14a:	68fb      	ldr	r3, [r7, #12]
 800d14c:	6013      	str	r3, [r2, #0]
 800d14e:	4b3e      	ldr	r3, [pc, #248]	@ (800d248 <xTaskIncrementTick+0x158>)
 800d150:	681b      	ldr	r3, [r3, #0]
 800d152:	3301      	adds	r3, #1
 800d154:	4a3c      	ldr	r2, [pc, #240]	@ (800d248 <xTaskIncrementTick+0x158>)
 800d156:	6013      	str	r3, [r2, #0]
 800d158:	f000 fae2 	bl	800d720 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800d15c:	4b3b      	ldr	r3, [pc, #236]	@ (800d24c <xTaskIncrementTick+0x15c>)
 800d15e:	681b      	ldr	r3, [r3, #0]
 800d160:	693a      	ldr	r2, [r7, #16]
 800d162:	429a      	cmp	r2, r3
 800d164:	d349      	bcc.n	800d1fa <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d166:	4b36      	ldr	r3, [pc, #216]	@ (800d240 <xTaskIncrementTick+0x150>)
 800d168:	681b      	ldr	r3, [r3, #0]
 800d16a:	681b      	ldr	r3, [r3, #0]
 800d16c:	2b00      	cmp	r3, #0
 800d16e:	d104      	bne.n	800d17a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d170:	4b36      	ldr	r3, [pc, #216]	@ (800d24c <xTaskIncrementTick+0x15c>)
 800d172:	f04f 32ff 	mov.w	r2, #4294967295
 800d176:	601a      	str	r2, [r3, #0]
					break;
 800d178:	e03f      	b.n	800d1fa <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d17a:	4b31      	ldr	r3, [pc, #196]	@ (800d240 <xTaskIncrementTick+0x150>)
 800d17c:	681b      	ldr	r3, [r3, #0]
 800d17e:	68db      	ldr	r3, [r3, #12]
 800d180:	68db      	ldr	r3, [r3, #12]
 800d182:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800d184:	68bb      	ldr	r3, [r7, #8]
 800d186:	685b      	ldr	r3, [r3, #4]
 800d188:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800d18a:	693a      	ldr	r2, [r7, #16]
 800d18c:	687b      	ldr	r3, [r7, #4]
 800d18e:	429a      	cmp	r2, r3
 800d190:	d203      	bcs.n	800d19a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800d192:	4a2e      	ldr	r2, [pc, #184]	@ (800d24c <xTaskIncrementTick+0x15c>)
 800d194:	687b      	ldr	r3, [r7, #4]
 800d196:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800d198:	e02f      	b.n	800d1fa <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d19a:	68bb      	ldr	r3, [r7, #8]
 800d19c:	3304      	adds	r3, #4
 800d19e:	4618      	mov	r0, r3
 800d1a0:	f7fe fd10 	bl	800bbc4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800d1a4:	68bb      	ldr	r3, [r7, #8]
 800d1a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d1a8:	2b00      	cmp	r3, #0
 800d1aa:	d004      	beq.n	800d1b6 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800d1ac:	68bb      	ldr	r3, [r7, #8]
 800d1ae:	3318      	adds	r3, #24
 800d1b0:	4618      	mov	r0, r3
 800d1b2:	f7fe fd07 	bl	800bbc4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800d1b6:	68bb      	ldr	r3, [r7, #8]
 800d1b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d1ba:	4b25      	ldr	r3, [pc, #148]	@ (800d250 <xTaskIncrementTick+0x160>)
 800d1bc:	681b      	ldr	r3, [r3, #0]
 800d1be:	429a      	cmp	r2, r3
 800d1c0:	d903      	bls.n	800d1ca <xTaskIncrementTick+0xda>
 800d1c2:	68bb      	ldr	r3, [r7, #8]
 800d1c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d1c6:	4a22      	ldr	r2, [pc, #136]	@ (800d250 <xTaskIncrementTick+0x160>)
 800d1c8:	6013      	str	r3, [r2, #0]
 800d1ca:	68bb      	ldr	r3, [r7, #8]
 800d1cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d1ce:	4613      	mov	r3, r2
 800d1d0:	009b      	lsls	r3, r3, #2
 800d1d2:	4413      	add	r3, r2
 800d1d4:	009b      	lsls	r3, r3, #2
 800d1d6:	4a1f      	ldr	r2, [pc, #124]	@ (800d254 <xTaskIncrementTick+0x164>)
 800d1d8:	441a      	add	r2, r3
 800d1da:	68bb      	ldr	r3, [r7, #8]
 800d1dc:	3304      	adds	r3, #4
 800d1de:	4619      	mov	r1, r3
 800d1e0:	4610      	mov	r0, r2
 800d1e2:	f7fe fc92 	bl	800bb0a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800d1e6:	68bb      	ldr	r3, [r7, #8]
 800d1e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d1ea:	4b1b      	ldr	r3, [pc, #108]	@ (800d258 <xTaskIncrementTick+0x168>)
 800d1ec:	681b      	ldr	r3, [r3, #0]
 800d1ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d1f0:	429a      	cmp	r2, r3
 800d1f2:	d3b8      	bcc.n	800d166 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800d1f4:	2301      	movs	r3, #1
 800d1f6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d1f8:	e7b5      	b.n	800d166 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800d1fa:	4b17      	ldr	r3, [pc, #92]	@ (800d258 <xTaskIncrementTick+0x168>)
 800d1fc:	681b      	ldr	r3, [r3, #0]
 800d1fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d200:	4914      	ldr	r1, [pc, #80]	@ (800d254 <xTaskIncrementTick+0x164>)
 800d202:	4613      	mov	r3, r2
 800d204:	009b      	lsls	r3, r3, #2
 800d206:	4413      	add	r3, r2
 800d208:	009b      	lsls	r3, r3, #2
 800d20a:	440b      	add	r3, r1
 800d20c:	681b      	ldr	r3, [r3, #0]
 800d20e:	2b01      	cmp	r3, #1
 800d210:	d901      	bls.n	800d216 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800d212:	2301      	movs	r3, #1
 800d214:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800d216:	4b11      	ldr	r3, [pc, #68]	@ (800d25c <xTaskIncrementTick+0x16c>)
 800d218:	681b      	ldr	r3, [r3, #0]
 800d21a:	2b00      	cmp	r3, #0
 800d21c:	d007      	beq.n	800d22e <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800d21e:	2301      	movs	r3, #1
 800d220:	617b      	str	r3, [r7, #20]
 800d222:	e004      	b.n	800d22e <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800d224:	4b0e      	ldr	r3, [pc, #56]	@ (800d260 <xTaskIncrementTick+0x170>)
 800d226:	681b      	ldr	r3, [r3, #0]
 800d228:	3301      	adds	r3, #1
 800d22a:	4a0d      	ldr	r2, [pc, #52]	@ (800d260 <xTaskIncrementTick+0x170>)
 800d22c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800d22e:	697b      	ldr	r3, [r7, #20]
}
 800d230:	4618      	mov	r0, r3
 800d232:	3718      	adds	r7, #24
 800d234:	46bd      	mov	sp, r7
 800d236:	bd80      	pop	{r7, pc}
 800d238:	24004cc4 	.word	0x24004cc4
 800d23c:	24004ca0 	.word	0x24004ca0
 800d240:	24004c54 	.word	0x24004c54
 800d244:	24004c58 	.word	0x24004c58
 800d248:	24004cb4 	.word	0x24004cb4
 800d24c:	24004cbc 	.word	0x24004cbc
 800d250:	24004ca4 	.word	0x24004ca4
 800d254:	240047cc 	.word	0x240047cc
 800d258:	240047c8 	.word	0x240047c8
 800d25c:	24004cb0 	.word	0x24004cb0
 800d260:	24004cac 	.word	0x24004cac

0800d264 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800d264:	b480      	push	{r7}
 800d266:	b085      	sub	sp, #20
 800d268:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800d26a:	4b2b      	ldr	r3, [pc, #172]	@ (800d318 <vTaskSwitchContext+0xb4>)
 800d26c:	681b      	ldr	r3, [r3, #0]
 800d26e:	2b00      	cmp	r3, #0
 800d270:	d003      	beq.n	800d27a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800d272:	4b2a      	ldr	r3, [pc, #168]	@ (800d31c <vTaskSwitchContext+0xb8>)
 800d274:	2201      	movs	r2, #1
 800d276:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800d278:	e047      	b.n	800d30a <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800d27a:	4b28      	ldr	r3, [pc, #160]	@ (800d31c <vTaskSwitchContext+0xb8>)
 800d27c:	2200      	movs	r2, #0
 800d27e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d280:	4b27      	ldr	r3, [pc, #156]	@ (800d320 <vTaskSwitchContext+0xbc>)
 800d282:	681b      	ldr	r3, [r3, #0]
 800d284:	60fb      	str	r3, [r7, #12]
 800d286:	e011      	b.n	800d2ac <vTaskSwitchContext+0x48>
 800d288:	68fb      	ldr	r3, [r7, #12]
 800d28a:	2b00      	cmp	r3, #0
 800d28c:	d10b      	bne.n	800d2a6 <vTaskSwitchContext+0x42>
	__asm volatile
 800d28e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d292:	f383 8811 	msr	BASEPRI, r3
 800d296:	f3bf 8f6f 	isb	sy
 800d29a:	f3bf 8f4f 	dsb	sy
 800d29e:	607b      	str	r3, [r7, #4]
}
 800d2a0:	bf00      	nop
 800d2a2:	bf00      	nop
 800d2a4:	e7fd      	b.n	800d2a2 <vTaskSwitchContext+0x3e>
 800d2a6:	68fb      	ldr	r3, [r7, #12]
 800d2a8:	3b01      	subs	r3, #1
 800d2aa:	60fb      	str	r3, [r7, #12]
 800d2ac:	491d      	ldr	r1, [pc, #116]	@ (800d324 <vTaskSwitchContext+0xc0>)
 800d2ae:	68fa      	ldr	r2, [r7, #12]
 800d2b0:	4613      	mov	r3, r2
 800d2b2:	009b      	lsls	r3, r3, #2
 800d2b4:	4413      	add	r3, r2
 800d2b6:	009b      	lsls	r3, r3, #2
 800d2b8:	440b      	add	r3, r1
 800d2ba:	681b      	ldr	r3, [r3, #0]
 800d2bc:	2b00      	cmp	r3, #0
 800d2be:	d0e3      	beq.n	800d288 <vTaskSwitchContext+0x24>
 800d2c0:	68fa      	ldr	r2, [r7, #12]
 800d2c2:	4613      	mov	r3, r2
 800d2c4:	009b      	lsls	r3, r3, #2
 800d2c6:	4413      	add	r3, r2
 800d2c8:	009b      	lsls	r3, r3, #2
 800d2ca:	4a16      	ldr	r2, [pc, #88]	@ (800d324 <vTaskSwitchContext+0xc0>)
 800d2cc:	4413      	add	r3, r2
 800d2ce:	60bb      	str	r3, [r7, #8]
 800d2d0:	68bb      	ldr	r3, [r7, #8]
 800d2d2:	685b      	ldr	r3, [r3, #4]
 800d2d4:	685a      	ldr	r2, [r3, #4]
 800d2d6:	68bb      	ldr	r3, [r7, #8]
 800d2d8:	605a      	str	r2, [r3, #4]
 800d2da:	68bb      	ldr	r3, [r7, #8]
 800d2dc:	685a      	ldr	r2, [r3, #4]
 800d2de:	68bb      	ldr	r3, [r7, #8]
 800d2e0:	3308      	adds	r3, #8
 800d2e2:	429a      	cmp	r2, r3
 800d2e4:	d104      	bne.n	800d2f0 <vTaskSwitchContext+0x8c>
 800d2e6:	68bb      	ldr	r3, [r7, #8]
 800d2e8:	685b      	ldr	r3, [r3, #4]
 800d2ea:	685a      	ldr	r2, [r3, #4]
 800d2ec:	68bb      	ldr	r3, [r7, #8]
 800d2ee:	605a      	str	r2, [r3, #4]
 800d2f0:	68bb      	ldr	r3, [r7, #8]
 800d2f2:	685b      	ldr	r3, [r3, #4]
 800d2f4:	68db      	ldr	r3, [r3, #12]
 800d2f6:	4a0c      	ldr	r2, [pc, #48]	@ (800d328 <vTaskSwitchContext+0xc4>)
 800d2f8:	6013      	str	r3, [r2, #0]
 800d2fa:	4a09      	ldr	r2, [pc, #36]	@ (800d320 <vTaskSwitchContext+0xbc>)
 800d2fc:	68fb      	ldr	r3, [r7, #12]
 800d2fe:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800d300:	4b09      	ldr	r3, [pc, #36]	@ (800d328 <vTaskSwitchContext+0xc4>)
 800d302:	681b      	ldr	r3, [r3, #0]
 800d304:	3354      	adds	r3, #84	@ 0x54
 800d306:	4a09      	ldr	r2, [pc, #36]	@ (800d32c <vTaskSwitchContext+0xc8>)
 800d308:	6013      	str	r3, [r2, #0]
}
 800d30a:	bf00      	nop
 800d30c:	3714      	adds	r7, #20
 800d30e:	46bd      	mov	sp, r7
 800d310:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d314:	4770      	bx	lr
 800d316:	bf00      	nop
 800d318:	24004cc4 	.word	0x24004cc4
 800d31c:	24004cb0 	.word	0x24004cb0
 800d320:	24004ca4 	.word	0x24004ca4
 800d324:	240047cc 	.word	0x240047cc
 800d328:	240047c8 	.word	0x240047c8
 800d32c:	2400001c 	.word	0x2400001c

0800d330 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800d330:	b580      	push	{r7, lr}
 800d332:	b084      	sub	sp, #16
 800d334:	af00      	add	r7, sp, #0
 800d336:	6078      	str	r0, [r7, #4]
 800d338:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800d33a:	687b      	ldr	r3, [r7, #4]
 800d33c:	2b00      	cmp	r3, #0
 800d33e:	d10b      	bne.n	800d358 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800d340:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d344:	f383 8811 	msr	BASEPRI, r3
 800d348:	f3bf 8f6f 	isb	sy
 800d34c:	f3bf 8f4f 	dsb	sy
 800d350:	60fb      	str	r3, [r7, #12]
}
 800d352:	bf00      	nop
 800d354:	bf00      	nop
 800d356:	e7fd      	b.n	800d354 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800d358:	4b07      	ldr	r3, [pc, #28]	@ (800d378 <vTaskPlaceOnEventList+0x48>)
 800d35a:	681b      	ldr	r3, [r3, #0]
 800d35c:	3318      	adds	r3, #24
 800d35e:	4619      	mov	r1, r3
 800d360:	6878      	ldr	r0, [r7, #4]
 800d362:	f7fe fbf6 	bl	800bb52 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800d366:	2101      	movs	r1, #1
 800d368:	6838      	ldr	r0, [r7, #0]
 800d36a:	f000 fa87 	bl	800d87c <prvAddCurrentTaskToDelayedList>
}
 800d36e:	bf00      	nop
 800d370:	3710      	adds	r7, #16
 800d372:	46bd      	mov	sp, r7
 800d374:	bd80      	pop	{r7, pc}
 800d376:	bf00      	nop
 800d378:	240047c8 	.word	0x240047c8

0800d37c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800d37c:	b580      	push	{r7, lr}
 800d37e:	b086      	sub	sp, #24
 800d380:	af00      	add	r7, sp, #0
 800d382:	60f8      	str	r0, [r7, #12]
 800d384:	60b9      	str	r1, [r7, #8]
 800d386:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800d388:	68fb      	ldr	r3, [r7, #12]
 800d38a:	2b00      	cmp	r3, #0
 800d38c:	d10b      	bne.n	800d3a6 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800d38e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d392:	f383 8811 	msr	BASEPRI, r3
 800d396:	f3bf 8f6f 	isb	sy
 800d39a:	f3bf 8f4f 	dsb	sy
 800d39e:	617b      	str	r3, [r7, #20]
}
 800d3a0:	bf00      	nop
 800d3a2:	bf00      	nop
 800d3a4:	e7fd      	b.n	800d3a2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800d3a6:	4b0a      	ldr	r3, [pc, #40]	@ (800d3d0 <vTaskPlaceOnEventListRestricted+0x54>)
 800d3a8:	681b      	ldr	r3, [r3, #0]
 800d3aa:	3318      	adds	r3, #24
 800d3ac:	4619      	mov	r1, r3
 800d3ae:	68f8      	ldr	r0, [r7, #12]
 800d3b0:	f7fe fbab 	bl	800bb0a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800d3b4:	687b      	ldr	r3, [r7, #4]
 800d3b6:	2b00      	cmp	r3, #0
 800d3b8:	d002      	beq.n	800d3c0 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800d3ba:	f04f 33ff 	mov.w	r3, #4294967295
 800d3be:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800d3c0:	6879      	ldr	r1, [r7, #4]
 800d3c2:	68b8      	ldr	r0, [r7, #8]
 800d3c4:	f000 fa5a 	bl	800d87c <prvAddCurrentTaskToDelayedList>
	}
 800d3c8:	bf00      	nop
 800d3ca:	3718      	adds	r7, #24
 800d3cc:	46bd      	mov	sp, r7
 800d3ce:	bd80      	pop	{r7, pc}
 800d3d0:	240047c8 	.word	0x240047c8

0800d3d4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800d3d4:	b580      	push	{r7, lr}
 800d3d6:	b086      	sub	sp, #24
 800d3d8:	af00      	add	r7, sp, #0
 800d3da:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d3dc:	687b      	ldr	r3, [r7, #4]
 800d3de:	68db      	ldr	r3, [r3, #12]
 800d3e0:	68db      	ldr	r3, [r3, #12]
 800d3e2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800d3e4:	693b      	ldr	r3, [r7, #16]
 800d3e6:	2b00      	cmp	r3, #0
 800d3e8:	d10b      	bne.n	800d402 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800d3ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d3ee:	f383 8811 	msr	BASEPRI, r3
 800d3f2:	f3bf 8f6f 	isb	sy
 800d3f6:	f3bf 8f4f 	dsb	sy
 800d3fa:	60fb      	str	r3, [r7, #12]
}
 800d3fc:	bf00      	nop
 800d3fe:	bf00      	nop
 800d400:	e7fd      	b.n	800d3fe <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800d402:	693b      	ldr	r3, [r7, #16]
 800d404:	3318      	adds	r3, #24
 800d406:	4618      	mov	r0, r3
 800d408:	f7fe fbdc 	bl	800bbc4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d40c:	4b1d      	ldr	r3, [pc, #116]	@ (800d484 <xTaskRemoveFromEventList+0xb0>)
 800d40e:	681b      	ldr	r3, [r3, #0]
 800d410:	2b00      	cmp	r3, #0
 800d412:	d11d      	bne.n	800d450 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800d414:	693b      	ldr	r3, [r7, #16]
 800d416:	3304      	adds	r3, #4
 800d418:	4618      	mov	r0, r3
 800d41a:	f7fe fbd3 	bl	800bbc4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800d41e:	693b      	ldr	r3, [r7, #16]
 800d420:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d422:	4b19      	ldr	r3, [pc, #100]	@ (800d488 <xTaskRemoveFromEventList+0xb4>)
 800d424:	681b      	ldr	r3, [r3, #0]
 800d426:	429a      	cmp	r2, r3
 800d428:	d903      	bls.n	800d432 <xTaskRemoveFromEventList+0x5e>
 800d42a:	693b      	ldr	r3, [r7, #16]
 800d42c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d42e:	4a16      	ldr	r2, [pc, #88]	@ (800d488 <xTaskRemoveFromEventList+0xb4>)
 800d430:	6013      	str	r3, [r2, #0]
 800d432:	693b      	ldr	r3, [r7, #16]
 800d434:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d436:	4613      	mov	r3, r2
 800d438:	009b      	lsls	r3, r3, #2
 800d43a:	4413      	add	r3, r2
 800d43c:	009b      	lsls	r3, r3, #2
 800d43e:	4a13      	ldr	r2, [pc, #76]	@ (800d48c <xTaskRemoveFromEventList+0xb8>)
 800d440:	441a      	add	r2, r3
 800d442:	693b      	ldr	r3, [r7, #16]
 800d444:	3304      	adds	r3, #4
 800d446:	4619      	mov	r1, r3
 800d448:	4610      	mov	r0, r2
 800d44a:	f7fe fb5e 	bl	800bb0a <vListInsertEnd>
 800d44e:	e005      	b.n	800d45c <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800d450:	693b      	ldr	r3, [r7, #16]
 800d452:	3318      	adds	r3, #24
 800d454:	4619      	mov	r1, r3
 800d456:	480e      	ldr	r0, [pc, #56]	@ (800d490 <xTaskRemoveFromEventList+0xbc>)
 800d458:	f7fe fb57 	bl	800bb0a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800d45c:	693b      	ldr	r3, [r7, #16]
 800d45e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d460:	4b0c      	ldr	r3, [pc, #48]	@ (800d494 <xTaskRemoveFromEventList+0xc0>)
 800d462:	681b      	ldr	r3, [r3, #0]
 800d464:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d466:	429a      	cmp	r2, r3
 800d468:	d905      	bls.n	800d476 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800d46a:	2301      	movs	r3, #1
 800d46c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800d46e:	4b0a      	ldr	r3, [pc, #40]	@ (800d498 <xTaskRemoveFromEventList+0xc4>)
 800d470:	2201      	movs	r2, #1
 800d472:	601a      	str	r2, [r3, #0]
 800d474:	e001      	b.n	800d47a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800d476:	2300      	movs	r3, #0
 800d478:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800d47a:	697b      	ldr	r3, [r7, #20]
}
 800d47c:	4618      	mov	r0, r3
 800d47e:	3718      	adds	r7, #24
 800d480:	46bd      	mov	sp, r7
 800d482:	bd80      	pop	{r7, pc}
 800d484:	24004cc4 	.word	0x24004cc4
 800d488:	24004ca4 	.word	0x24004ca4
 800d48c:	240047cc 	.word	0x240047cc
 800d490:	24004c5c 	.word	0x24004c5c
 800d494:	240047c8 	.word	0x240047c8
 800d498:	24004cb0 	.word	0x24004cb0

0800d49c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800d49c:	b480      	push	{r7}
 800d49e:	b083      	sub	sp, #12
 800d4a0:	af00      	add	r7, sp, #0
 800d4a2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800d4a4:	4b06      	ldr	r3, [pc, #24]	@ (800d4c0 <vTaskInternalSetTimeOutState+0x24>)
 800d4a6:	681a      	ldr	r2, [r3, #0]
 800d4a8:	687b      	ldr	r3, [r7, #4]
 800d4aa:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800d4ac:	4b05      	ldr	r3, [pc, #20]	@ (800d4c4 <vTaskInternalSetTimeOutState+0x28>)
 800d4ae:	681a      	ldr	r2, [r3, #0]
 800d4b0:	687b      	ldr	r3, [r7, #4]
 800d4b2:	605a      	str	r2, [r3, #4]
}
 800d4b4:	bf00      	nop
 800d4b6:	370c      	adds	r7, #12
 800d4b8:	46bd      	mov	sp, r7
 800d4ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4be:	4770      	bx	lr
 800d4c0:	24004cb4 	.word	0x24004cb4
 800d4c4:	24004ca0 	.word	0x24004ca0

0800d4c8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800d4c8:	b580      	push	{r7, lr}
 800d4ca:	b088      	sub	sp, #32
 800d4cc:	af00      	add	r7, sp, #0
 800d4ce:	6078      	str	r0, [r7, #4]
 800d4d0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800d4d2:	687b      	ldr	r3, [r7, #4]
 800d4d4:	2b00      	cmp	r3, #0
 800d4d6:	d10b      	bne.n	800d4f0 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800d4d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d4dc:	f383 8811 	msr	BASEPRI, r3
 800d4e0:	f3bf 8f6f 	isb	sy
 800d4e4:	f3bf 8f4f 	dsb	sy
 800d4e8:	613b      	str	r3, [r7, #16]
}
 800d4ea:	bf00      	nop
 800d4ec:	bf00      	nop
 800d4ee:	e7fd      	b.n	800d4ec <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800d4f0:	683b      	ldr	r3, [r7, #0]
 800d4f2:	2b00      	cmp	r3, #0
 800d4f4:	d10b      	bne.n	800d50e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800d4f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d4fa:	f383 8811 	msr	BASEPRI, r3
 800d4fe:	f3bf 8f6f 	isb	sy
 800d502:	f3bf 8f4f 	dsb	sy
 800d506:	60fb      	str	r3, [r7, #12]
}
 800d508:	bf00      	nop
 800d50a:	bf00      	nop
 800d50c:	e7fd      	b.n	800d50a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800d50e:	f7fe fcb3 	bl	800be78 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800d512:	4b1d      	ldr	r3, [pc, #116]	@ (800d588 <xTaskCheckForTimeOut+0xc0>)
 800d514:	681b      	ldr	r3, [r3, #0]
 800d516:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800d518:	687b      	ldr	r3, [r7, #4]
 800d51a:	685b      	ldr	r3, [r3, #4]
 800d51c:	69ba      	ldr	r2, [r7, #24]
 800d51e:	1ad3      	subs	r3, r2, r3
 800d520:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800d522:	683b      	ldr	r3, [r7, #0]
 800d524:	681b      	ldr	r3, [r3, #0]
 800d526:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d52a:	d102      	bne.n	800d532 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800d52c:	2300      	movs	r3, #0
 800d52e:	61fb      	str	r3, [r7, #28]
 800d530:	e023      	b.n	800d57a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800d532:	687b      	ldr	r3, [r7, #4]
 800d534:	681a      	ldr	r2, [r3, #0]
 800d536:	4b15      	ldr	r3, [pc, #84]	@ (800d58c <xTaskCheckForTimeOut+0xc4>)
 800d538:	681b      	ldr	r3, [r3, #0]
 800d53a:	429a      	cmp	r2, r3
 800d53c:	d007      	beq.n	800d54e <xTaskCheckForTimeOut+0x86>
 800d53e:	687b      	ldr	r3, [r7, #4]
 800d540:	685b      	ldr	r3, [r3, #4]
 800d542:	69ba      	ldr	r2, [r7, #24]
 800d544:	429a      	cmp	r2, r3
 800d546:	d302      	bcc.n	800d54e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800d548:	2301      	movs	r3, #1
 800d54a:	61fb      	str	r3, [r7, #28]
 800d54c:	e015      	b.n	800d57a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800d54e:	683b      	ldr	r3, [r7, #0]
 800d550:	681b      	ldr	r3, [r3, #0]
 800d552:	697a      	ldr	r2, [r7, #20]
 800d554:	429a      	cmp	r2, r3
 800d556:	d20b      	bcs.n	800d570 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800d558:	683b      	ldr	r3, [r7, #0]
 800d55a:	681a      	ldr	r2, [r3, #0]
 800d55c:	697b      	ldr	r3, [r7, #20]
 800d55e:	1ad2      	subs	r2, r2, r3
 800d560:	683b      	ldr	r3, [r7, #0]
 800d562:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800d564:	6878      	ldr	r0, [r7, #4]
 800d566:	f7ff ff99 	bl	800d49c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800d56a:	2300      	movs	r3, #0
 800d56c:	61fb      	str	r3, [r7, #28]
 800d56e:	e004      	b.n	800d57a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800d570:	683b      	ldr	r3, [r7, #0]
 800d572:	2200      	movs	r2, #0
 800d574:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800d576:	2301      	movs	r3, #1
 800d578:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800d57a:	f7fe fcaf 	bl	800bedc <vPortExitCritical>

	return xReturn;
 800d57e:	69fb      	ldr	r3, [r7, #28]
}
 800d580:	4618      	mov	r0, r3
 800d582:	3720      	adds	r7, #32
 800d584:	46bd      	mov	sp, r7
 800d586:	bd80      	pop	{r7, pc}
 800d588:	24004ca0 	.word	0x24004ca0
 800d58c:	24004cb4 	.word	0x24004cb4

0800d590 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800d590:	b480      	push	{r7}
 800d592:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800d594:	4b03      	ldr	r3, [pc, #12]	@ (800d5a4 <vTaskMissedYield+0x14>)
 800d596:	2201      	movs	r2, #1
 800d598:	601a      	str	r2, [r3, #0]
}
 800d59a:	bf00      	nop
 800d59c:	46bd      	mov	sp, r7
 800d59e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5a2:	4770      	bx	lr
 800d5a4:	24004cb0 	.word	0x24004cb0

0800d5a8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800d5a8:	b580      	push	{r7, lr}
 800d5aa:	b082      	sub	sp, #8
 800d5ac:	af00      	add	r7, sp, #0
 800d5ae:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800d5b0:	f000 f852 	bl	800d658 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800d5b4:	4b06      	ldr	r3, [pc, #24]	@ (800d5d0 <prvIdleTask+0x28>)
 800d5b6:	681b      	ldr	r3, [r3, #0]
 800d5b8:	2b01      	cmp	r3, #1
 800d5ba:	d9f9      	bls.n	800d5b0 <prvIdleTask+0x8>
			{
				taskYIELD();
 800d5bc:	4b05      	ldr	r3, [pc, #20]	@ (800d5d4 <prvIdleTask+0x2c>)
 800d5be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d5c2:	601a      	str	r2, [r3, #0]
 800d5c4:	f3bf 8f4f 	dsb	sy
 800d5c8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800d5cc:	e7f0      	b.n	800d5b0 <prvIdleTask+0x8>
 800d5ce:	bf00      	nop
 800d5d0:	240047cc 	.word	0x240047cc
 800d5d4:	e000ed04 	.word	0xe000ed04

0800d5d8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800d5d8:	b580      	push	{r7, lr}
 800d5da:	b082      	sub	sp, #8
 800d5dc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800d5de:	2300      	movs	r3, #0
 800d5e0:	607b      	str	r3, [r7, #4]
 800d5e2:	e00c      	b.n	800d5fe <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800d5e4:	687a      	ldr	r2, [r7, #4]
 800d5e6:	4613      	mov	r3, r2
 800d5e8:	009b      	lsls	r3, r3, #2
 800d5ea:	4413      	add	r3, r2
 800d5ec:	009b      	lsls	r3, r3, #2
 800d5ee:	4a12      	ldr	r2, [pc, #72]	@ (800d638 <prvInitialiseTaskLists+0x60>)
 800d5f0:	4413      	add	r3, r2
 800d5f2:	4618      	mov	r0, r3
 800d5f4:	f7fe fa5c 	bl	800bab0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800d5f8:	687b      	ldr	r3, [r7, #4]
 800d5fa:	3301      	adds	r3, #1
 800d5fc:	607b      	str	r3, [r7, #4]
 800d5fe:	687b      	ldr	r3, [r7, #4]
 800d600:	2b37      	cmp	r3, #55	@ 0x37
 800d602:	d9ef      	bls.n	800d5e4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800d604:	480d      	ldr	r0, [pc, #52]	@ (800d63c <prvInitialiseTaskLists+0x64>)
 800d606:	f7fe fa53 	bl	800bab0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800d60a:	480d      	ldr	r0, [pc, #52]	@ (800d640 <prvInitialiseTaskLists+0x68>)
 800d60c:	f7fe fa50 	bl	800bab0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800d610:	480c      	ldr	r0, [pc, #48]	@ (800d644 <prvInitialiseTaskLists+0x6c>)
 800d612:	f7fe fa4d 	bl	800bab0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800d616:	480c      	ldr	r0, [pc, #48]	@ (800d648 <prvInitialiseTaskLists+0x70>)
 800d618:	f7fe fa4a 	bl	800bab0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800d61c:	480b      	ldr	r0, [pc, #44]	@ (800d64c <prvInitialiseTaskLists+0x74>)
 800d61e:	f7fe fa47 	bl	800bab0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800d622:	4b0b      	ldr	r3, [pc, #44]	@ (800d650 <prvInitialiseTaskLists+0x78>)
 800d624:	4a05      	ldr	r2, [pc, #20]	@ (800d63c <prvInitialiseTaskLists+0x64>)
 800d626:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800d628:	4b0a      	ldr	r3, [pc, #40]	@ (800d654 <prvInitialiseTaskLists+0x7c>)
 800d62a:	4a05      	ldr	r2, [pc, #20]	@ (800d640 <prvInitialiseTaskLists+0x68>)
 800d62c:	601a      	str	r2, [r3, #0]
}
 800d62e:	bf00      	nop
 800d630:	3708      	adds	r7, #8
 800d632:	46bd      	mov	sp, r7
 800d634:	bd80      	pop	{r7, pc}
 800d636:	bf00      	nop
 800d638:	240047cc 	.word	0x240047cc
 800d63c:	24004c2c 	.word	0x24004c2c
 800d640:	24004c40 	.word	0x24004c40
 800d644:	24004c5c 	.word	0x24004c5c
 800d648:	24004c70 	.word	0x24004c70
 800d64c:	24004c88 	.word	0x24004c88
 800d650:	24004c54 	.word	0x24004c54
 800d654:	24004c58 	.word	0x24004c58

0800d658 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800d658:	b580      	push	{r7, lr}
 800d65a:	b082      	sub	sp, #8
 800d65c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800d65e:	e019      	b.n	800d694 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800d660:	f7fe fc0a 	bl	800be78 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d664:	4b10      	ldr	r3, [pc, #64]	@ (800d6a8 <prvCheckTasksWaitingTermination+0x50>)
 800d666:	68db      	ldr	r3, [r3, #12]
 800d668:	68db      	ldr	r3, [r3, #12]
 800d66a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d66c:	687b      	ldr	r3, [r7, #4]
 800d66e:	3304      	adds	r3, #4
 800d670:	4618      	mov	r0, r3
 800d672:	f7fe faa7 	bl	800bbc4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800d676:	4b0d      	ldr	r3, [pc, #52]	@ (800d6ac <prvCheckTasksWaitingTermination+0x54>)
 800d678:	681b      	ldr	r3, [r3, #0]
 800d67a:	3b01      	subs	r3, #1
 800d67c:	4a0b      	ldr	r2, [pc, #44]	@ (800d6ac <prvCheckTasksWaitingTermination+0x54>)
 800d67e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800d680:	4b0b      	ldr	r3, [pc, #44]	@ (800d6b0 <prvCheckTasksWaitingTermination+0x58>)
 800d682:	681b      	ldr	r3, [r3, #0]
 800d684:	3b01      	subs	r3, #1
 800d686:	4a0a      	ldr	r2, [pc, #40]	@ (800d6b0 <prvCheckTasksWaitingTermination+0x58>)
 800d688:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800d68a:	f7fe fc27 	bl	800bedc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800d68e:	6878      	ldr	r0, [r7, #4]
 800d690:	f000 f810 	bl	800d6b4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800d694:	4b06      	ldr	r3, [pc, #24]	@ (800d6b0 <prvCheckTasksWaitingTermination+0x58>)
 800d696:	681b      	ldr	r3, [r3, #0]
 800d698:	2b00      	cmp	r3, #0
 800d69a:	d1e1      	bne.n	800d660 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800d69c:	bf00      	nop
 800d69e:	bf00      	nop
 800d6a0:	3708      	adds	r7, #8
 800d6a2:	46bd      	mov	sp, r7
 800d6a4:	bd80      	pop	{r7, pc}
 800d6a6:	bf00      	nop
 800d6a8:	24004c70 	.word	0x24004c70
 800d6ac:	24004c9c 	.word	0x24004c9c
 800d6b0:	24004c84 	.word	0x24004c84

0800d6b4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800d6b4:	b580      	push	{r7, lr}
 800d6b6:	b084      	sub	sp, #16
 800d6b8:	af00      	add	r7, sp, #0
 800d6ba:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800d6bc:	687b      	ldr	r3, [r7, #4]
 800d6be:	3354      	adds	r3, #84	@ 0x54
 800d6c0:	4618      	mov	r0, r3
 800d6c2:	f000 fc9d 	bl	800e000 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800d6c6:	687b      	ldr	r3, [r7, #4]
 800d6c8:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800d6cc:	2b00      	cmp	r3, #0
 800d6ce:	d108      	bne.n	800d6e2 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800d6d0:	687b      	ldr	r3, [r7, #4]
 800d6d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d6d4:	4618      	mov	r0, r3
 800d6d6:	f7fe f8cb 	bl	800b870 <vPortFree>
				vPortFree( pxTCB );
 800d6da:	6878      	ldr	r0, [r7, #4]
 800d6dc:	f7fe f8c8 	bl	800b870 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800d6e0:	e019      	b.n	800d716 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800d6e2:	687b      	ldr	r3, [r7, #4]
 800d6e4:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800d6e8:	2b01      	cmp	r3, #1
 800d6ea:	d103      	bne.n	800d6f4 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800d6ec:	6878      	ldr	r0, [r7, #4]
 800d6ee:	f7fe f8bf 	bl	800b870 <vPortFree>
	}
 800d6f2:	e010      	b.n	800d716 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800d6f4:	687b      	ldr	r3, [r7, #4]
 800d6f6:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800d6fa:	2b02      	cmp	r3, #2
 800d6fc:	d00b      	beq.n	800d716 <prvDeleteTCB+0x62>
	__asm volatile
 800d6fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d702:	f383 8811 	msr	BASEPRI, r3
 800d706:	f3bf 8f6f 	isb	sy
 800d70a:	f3bf 8f4f 	dsb	sy
 800d70e:	60fb      	str	r3, [r7, #12]
}
 800d710:	bf00      	nop
 800d712:	bf00      	nop
 800d714:	e7fd      	b.n	800d712 <prvDeleteTCB+0x5e>
	}
 800d716:	bf00      	nop
 800d718:	3710      	adds	r7, #16
 800d71a:	46bd      	mov	sp, r7
 800d71c:	bd80      	pop	{r7, pc}
	...

0800d720 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800d720:	b480      	push	{r7}
 800d722:	b083      	sub	sp, #12
 800d724:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d726:	4b0c      	ldr	r3, [pc, #48]	@ (800d758 <prvResetNextTaskUnblockTime+0x38>)
 800d728:	681b      	ldr	r3, [r3, #0]
 800d72a:	681b      	ldr	r3, [r3, #0]
 800d72c:	2b00      	cmp	r3, #0
 800d72e:	d104      	bne.n	800d73a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800d730:	4b0a      	ldr	r3, [pc, #40]	@ (800d75c <prvResetNextTaskUnblockTime+0x3c>)
 800d732:	f04f 32ff 	mov.w	r2, #4294967295
 800d736:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800d738:	e008      	b.n	800d74c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d73a:	4b07      	ldr	r3, [pc, #28]	@ (800d758 <prvResetNextTaskUnblockTime+0x38>)
 800d73c:	681b      	ldr	r3, [r3, #0]
 800d73e:	68db      	ldr	r3, [r3, #12]
 800d740:	68db      	ldr	r3, [r3, #12]
 800d742:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800d744:	687b      	ldr	r3, [r7, #4]
 800d746:	685b      	ldr	r3, [r3, #4]
 800d748:	4a04      	ldr	r2, [pc, #16]	@ (800d75c <prvResetNextTaskUnblockTime+0x3c>)
 800d74a:	6013      	str	r3, [r2, #0]
}
 800d74c:	bf00      	nop
 800d74e:	370c      	adds	r7, #12
 800d750:	46bd      	mov	sp, r7
 800d752:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d756:	4770      	bx	lr
 800d758:	24004c54 	.word	0x24004c54
 800d75c:	24004cbc 	.word	0x24004cbc

0800d760 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800d760:	b480      	push	{r7}
 800d762:	b083      	sub	sp, #12
 800d764:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800d766:	4b0b      	ldr	r3, [pc, #44]	@ (800d794 <xTaskGetSchedulerState+0x34>)
 800d768:	681b      	ldr	r3, [r3, #0]
 800d76a:	2b00      	cmp	r3, #0
 800d76c:	d102      	bne.n	800d774 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800d76e:	2301      	movs	r3, #1
 800d770:	607b      	str	r3, [r7, #4]
 800d772:	e008      	b.n	800d786 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d774:	4b08      	ldr	r3, [pc, #32]	@ (800d798 <xTaskGetSchedulerState+0x38>)
 800d776:	681b      	ldr	r3, [r3, #0]
 800d778:	2b00      	cmp	r3, #0
 800d77a:	d102      	bne.n	800d782 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800d77c:	2302      	movs	r3, #2
 800d77e:	607b      	str	r3, [r7, #4]
 800d780:	e001      	b.n	800d786 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800d782:	2300      	movs	r3, #0
 800d784:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800d786:	687b      	ldr	r3, [r7, #4]
	}
 800d788:	4618      	mov	r0, r3
 800d78a:	370c      	adds	r7, #12
 800d78c:	46bd      	mov	sp, r7
 800d78e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d792:	4770      	bx	lr
 800d794:	24004ca8 	.word	0x24004ca8
 800d798:	24004cc4 	.word	0x24004cc4

0800d79c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800d79c:	b580      	push	{r7, lr}
 800d79e:	b086      	sub	sp, #24
 800d7a0:	af00      	add	r7, sp, #0
 800d7a2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800d7a4:	687b      	ldr	r3, [r7, #4]
 800d7a6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800d7a8:	2300      	movs	r3, #0
 800d7aa:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800d7ac:	687b      	ldr	r3, [r7, #4]
 800d7ae:	2b00      	cmp	r3, #0
 800d7b0:	d058      	beq.n	800d864 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800d7b2:	4b2f      	ldr	r3, [pc, #188]	@ (800d870 <xTaskPriorityDisinherit+0xd4>)
 800d7b4:	681b      	ldr	r3, [r3, #0]
 800d7b6:	693a      	ldr	r2, [r7, #16]
 800d7b8:	429a      	cmp	r2, r3
 800d7ba:	d00b      	beq.n	800d7d4 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800d7bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d7c0:	f383 8811 	msr	BASEPRI, r3
 800d7c4:	f3bf 8f6f 	isb	sy
 800d7c8:	f3bf 8f4f 	dsb	sy
 800d7cc:	60fb      	str	r3, [r7, #12]
}
 800d7ce:	bf00      	nop
 800d7d0:	bf00      	nop
 800d7d2:	e7fd      	b.n	800d7d0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800d7d4:	693b      	ldr	r3, [r7, #16]
 800d7d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d7d8:	2b00      	cmp	r3, #0
 800d7da:	d10b      	bne.n	800d7f4 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800d7dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d7e0:	f383 8811 	msr	BASEPRI, r3
 800d7e4:	f3bf 8f6f 	isb	sy
 800d7e8:	f3bf 8f4f 	dsb	sy
 800d7ec:	60bb      	str	r3, [r7, #8]
}
 800d7ee:	bf00      	nop
 800d7f0:	bf00      	nop
 800d7f2:	e7fd      	b.n	800d7f0 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800d7f4:	693b      	ldr	r3, [r7, #16]
 800d7f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d7f8:	1e5a      	subs	r2, r3, #1
 800d7fa:	693b      	ldr	r3, [r7, #16]
 800d7fc:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800d7fe:	693b      	ldr	r3, [r7, #16]
 800d800:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d802:	693b      	ldr	r3, [r7, #16]
 800d804:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d806:	429a      	cmp	r2, r3
 800d808:	d02c      	beq.n	800d864 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800d80a:	693b      	ldr	r3, [r7, #16]
 800d80c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d80e:	2b00      	cmp	r3, #0
 800d810:	d128      	bne.n	800d864 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d812:	693b      	ldr	r3, [r7, #16]
 800d814:	3304      	adds	r3, #4
 800d816:	4618      	mov	r0, r3
 800d818:	f7fe f9d4 	bl	800bbc4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800d81c:	693b      	ldr	r3, [r7, #16]
 800d81e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800d820:	693b      	ldr	r3, [r7, #16]
 800d822:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d824:	693b      	ldr	r3, [r7, #16]
 800d826:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d828:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800d82c:	693b      	ldr	r3, [r7, #16]
 800d82e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800d830:	693b      	ldr	r3, [r7, #16]
 800d832:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d834:	4b0f      	ldr	r3, [pc, #60]	@ (800d874 <xTaskPriorityDisinherit+0xd8>)
 800d836:	681b      	ldr	r3, [r3, #0]
 800d838:	429a      	cmp	r2, r3
 800d83a:	d903      	bls.n	800d844 <xTaskPriorityDisinherit+0xa8>
 800d83c:	693b      	ldr	r3, [r7, #16]
 800d83e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d840:	4a0c      	ldr	r2, [pc, #48]	@ (800d874 <xTaskPriorityDisinherit+0xd8>)
 800d842:	6013      	str	r3, [r2, #0]
 800d844:	693b      	ldr	r3, [r7, #16]
 800d846:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d848:	4613      	mov	r3, r2
 800d84a:	009b      	lsls	r3, r3, #2
 800d84c:	4413      	add	r3, r2
 800d84e:	009b      	lsls	r3, r3, #2
 800d850:	4a09      	ldr	r2, [pc, #36]	@ (800d878 <xTaskPriorityDisinherit+0xdc>)
 800d852:	441a      	add	r2, r3
 800d854:	693b      	ldr	r3, [r7, #16]
 800d856:	3304      	adds	r3, #4
 800d858:	4619      	mov	r1, r3
 800d85a:	4610      	mov	r0, r2
 800d85c:	f7fe f955 	bl	800bb0a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800d860:	2301      	movs	r3, #1
 800d862:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800d864:	697b      	ldr	r3, [r7, #20]
	}
 800d866:	4618      	mov	r0, r3
 800d868:	3718      	adds	r7, #24
 800d86a:	46bd      	mov	sp, r7
 800d86c:	bd80      	pop	{r7, pc}
 800d86e:	bf00      	nop
 800d870:	240047c8 	.word	0x240047c8
 800d874:	24004ca4 	.word	0x24004ca4
 800d878:	240047cc 	.word	0x240047cc

0800d87c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800d87c:	b580      	push	{r7, lr}
 800d87e:	b084      	sub	sp, #16
 800d880:	af00      	add	r7, sp, #0
 800d882:	6078      	str	r0, [r7, #4]
 800d884:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800d886:	4b21      	ldr	r3, [pc, #132]	@ (800d90c <prvAddCurrentTaskToDelayedList+0x90>)
 800d888:	681b      	ldr	r3, [r3, #0]
 800d88a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d88c:	4b20      	ldr	r3, [pc, #128]	@ (800d910 <prvAddCurrentTaskToDelayedList+0x94>)
 800d88e:	681b      	ldr	r3, [r3, #0]
 800d890:	3304      	adds	r3, #4
 800d892:	4618      	mov	r0, r3
 800d894:	f7fe f996 	bl	800bbc4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800d898:	687b      	ldr	r3, [r7, #4]
 800d89a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d89e:	d10a      	bne.n	800d8b6 <prvAddCurrentTaskToDelayedList+0x3a>
 800d8a0:	683b      	ldr	r3, [r7, #0]
 800d8a2:	2b00      	cmp	r3, #0
 800d8a4:	d007      	beq.n	800d8b6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d8a6:	4b1a      	ldr	r3, [pc, #104]	@ (800d910 <prvAddCurrentTaskToDelayedList+0x94>)
 800d8a8:	681b      	ldr	r3, [r3, #0]
 800d8aa:	3304      	adds	r3, #4
 800d8ac:	4619      	mov	r1, r3
 800d8ae:	4819      	ldr	r0, [pc, #100]	@ (800d914 <prvAddCurrentTaskToDelayedList+0x98>)
 800d8b0:	f7fe f92b 	bl	800bb0a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800d8b4:	e026      	b.n	800d904 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800d8b6:	68fa      	ldr	r2, [r7, #12]
 800d8b8:	687b      	ldr	r3, [r7, #4]
 800d8ba:	4413      	add	r3, r2
 800d8bc:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800d8be:	4b14      	ldr	r3, [pc, #80]	@ (800d910 <prvAddCurrentTaskToDelayedList+0x94>)
 800d8c0:	681b      	ldr	r3, [r3, #0]
 800d8c2:	68ba      	ldr	r2, [r7, #8]
 800d8c4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800d8c6:	68ba      	ldr	r2, [r7, #8]
 800d8c8:	68fb      	ldr	r3, [r7, #12]
 800d8ca:	429a      	cmp	r2, r3
 800d8cc:	d209      	bcs.n	800d8e2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d8ce:	4b12      	ldr	r3, [pc, #72]	@ (800d918 <prvAddCurrentTaskToDelayedList+0x9c>)
 800d8d0:	681a      	ldr	r2, [r3, #0]
 800d8d2:	4b0f      	ldr	r3, [pc, #60]	@ (800d910 <prvAddCurrentTaskToDelayedList+0x94>)
 800d8d4:	681b      	ldr	r3, [r3, #0]
 800d8d6:	3304      	adds	r3, #4
 800d8d8:	4619      	mov	r1, r3
 800d8da:	4610      	mov	r0, r2
 800d8dc:	f7fe f939 	bl	800bb52 <vListInsert>
}
 800d8e0:	e010      	b.n	800d904 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d8e2:	4b0e      	ldr	r3, [pc, #56]	@ (800d91c <prvAddCurrentTaskToDelayedList+0xa0>)
 800d8e4:	681a      	ldr	r2, [r3, #0]
 800d8e6:	4b0a      	ldr	r3, [pc, #40]	@ (800d910 <prvAddCurrentTaskToDelayedList+0x94>)
 800d8e8:	681b      	ldr	r3, [r3, #0]
 800d8ea:	3304      	adds	r3, #4
 800d8ec:	4619      	mov	r1, r3
 800d8ee:	4610      	mov	r0, r2
 800d8f0:	f7fe f92f 	bl	800bb52 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800d8f4:	4b0a      	ldr	r3, [pc, #40]	@ (800d920 <prvAddCurrentTaskToDelayedList+0xa4>)
 800d8f6:	681b      	ldr	r3, [r3, #0]
 800d8f8:	68ba      	ldr	r2, [r7, #8]
 800d8fa:	429a      	cmp	r2, r3
 800d8fc:	d202      	bcs.n	800d904 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800d8fe:	4a08      	ldr	r2, [pc, #32]	@ (800d920 <prvAddCurrentTaskToDelayedList+0xa4>)
 800d900:	68bb      	ldr	r3, [r7, #8]
 800d902:	6013      	str	r3, [r2, #0]
}
 800d904:	bf00      	nop
 800d906:	3710      	adds	r7, #16
 800d908:	46bd      	mov	sp, r7
 800d90a:	bd80      	pop	{r7, pc}
 800d90c:	24004ca0 	.word	0x24004ca0
 800d910:	240047c8 	.word	0x240047c8
 800d914:	24004c88 	.word	0x24004c88
 800d918:	24004c58 	.word	0x24004c58
 800d91c:	24004c54 	.word	0x24004c54
 800d920:	24004cbc 	.word	0x24004cbc

0800d924 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800d924:	b580      	push	{r7, lr}
 800d926:	b08a      	sub	sp, #40	@ 0x28
 800d928:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800d92a:	2300      	movs	r3, #0
 800d92c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800d92e:	f000 fb13 	bl	800df58 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800d932:	4b1d      	ldr	r3, [pc, #116]	@ (800d9a8 <xTimerCreateTimerTask+0x84>)
 800d934:	681b      	ldr	r3, [r3, #0]
 800d936:	2b00      	cmp	r3, #0
 800d938:	d021      	beq.n	800d97e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800d93a:	2300      	movs	r3, #0
 800d93c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800d93e:	2300      	movs	r3, #0
 800d940:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800d942:	1d3a      	adds	r2, r7, #4
 800d944:	f107 0108 	add.w	r1, r7, #8
 800d948:	f107 030c 	add.w	r3, r7, #12
 800d94c:	4618      	mov	r0, r3
 800d94e:	f7fd fea7 	bl	800b6a0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800d952:	6879      	ldr	r1, [r7, #4]
 800d954:	68bb      	ldr	r3, [r7, #8]
 800d956:	68fa      	ldr	r2, [r7, #12]
 800d958:	9202      	str	r2, [sp, #8]
 800d95a:	9301      	str	r3, [sp, #4]
 800d95c:	2302      	movs	r3, #2
 800d95e:	9300      	str	r3, [sp, #0]
 800d960:	2300      	movs	r3, #0
 800d962:	460a      	mov	r2, r1
 800d964:	4911      	ldr	r1, [pc, #68]	@ (800d9ac <xTimerCreateTimerTask+0x88>)
 800d966:	4812      	ldr	r0, [pc, #72]	@ (800d9b0 <xTimerCreateTimerTask+0x8c>)
 800d968:	f7ff f8a2 	bl	800cab0 <xTaskCreateStatic>
 800d96c:	4603      	mov	r3, r0
 800d96e:	4a11      	ldr	r2, [pc, #68]	@ (800d9b4 <xTimerCreateTimerTask+0x90>)
 800d970:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800d972:	4b10      	ldr	r3, [pc, #64]	@ (800d9b4 <xTimerCreateTimerTask+0x90>)
 800d974:	681b      	ldr	r3, [r3, #0]
 800d976:	2b00      	cmp	r3, #0
 800d978:	d001      	beq.n	800d97e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800d97a:	2301      	movs	r3, #1
 800d97c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800d97e:	697b      	ldr	r3, [r7, #20]
 800d980:	2b00      	cmp	r3, #0
 800d982:	d10b      	bne.n	800d99c <xTimerCreateTimerTask+0x78>
	__asm volatile
 800d984:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d988:	f383 8811 	msr	BASEPRI, r3
 800d98c:	f3bf 8f6f 	isb	sy
 800d990:	f3bf 8f4f 	dsb	sy
 800d994:	613b      	str	r3, [r7, #16]
}
 800d996:	bf00      	nop
 800d998:	bf00      	nop
 800d99a:	e7fd      	b.n	800d998 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800d99c:	697b      	ldr	r3, [r7, #20]
}
 800d99e:	4618      	mov	r0, r3
 800d9a0:	3718      	adds	r7, #24
 800d9a2:	46bd      	mov	sp, r7
 800d9a4:	bd80      	pop	{r7, pc}
 800d9a6:	bf00      	nop
 800d9a8:	24004cf8 	.word	0x24004cf8
 800d9ac:	0800e2bc 	.word	0x0800e2bc
 800d9b0:	0800daf1 	.word	0x0800daf1
 800d9b4:	24004cfc 	.word	0x24004cfc

0800d9b8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800d9b8:	b580      	push	{r7, lr}
 800d9ba:	b08a      	sub	sp, #40	@ 0x28
 800d9bc:	af00      	add	r7, sp, #0
 800d9be:	60f8      	str	r0, [r7, #12]
 800d9c0:	60b9      	str	r1, [r7, #8]
 800d9c2:	607a      	str	r2, [r7, #4]
 800d9c4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800d9c6:	2300      	movs	r3, #0
 800d9c8:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800d9ca:	68fb      	ldr	r3, [r7, #12]
 800d9cc:	2b00      	cmp	r3, #0
 800d9ce:	d10b      	bne.n	800d9e8 <xTimerGenericCommand+0x30>
	__asm volatile
 800d9d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d9d4:	f383 8811 	msr	BASEPRI, r3
 800d9d8:	f3bf 8f6f 	isb	sy
 800d9dc:	f3bf 8f4f 	dsb	sy
 800d9e0:	623b      	str	r3, [r7, #32]
}
 800d9e2:	bf00      	nop
 800d9e4:	bf00      	nop
 800d9e6:	e7fd      	b.n	800d9e4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800d9e8:	4b19      	ldr	r3, [pc, #100]	@ (800da50 <xTimerGenericCommand+0x98>)
 800d9ea:	681b      	ldr	r3, [r3, #0]
 800d9ec:	2b00      	cmp	r3, #0
 800d9ee:	d02a      	beq.n	800da46 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800d9f0:	68bb      	ldr	r3, [r7, #8]
 800d9f2:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800d9f4:	687b      	ldr	r3, [r7, #4]
 800d9f6:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800d9f8:	68fb      	ldr	r3, [r7, #12]
 800d9fa:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800d9fc:	68bb      	ldr	r3, [r7, #8]
 800d9fe:	2b05      	cmp	r3, #5
 800da00:	dc18      	bgt.n	800da34 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800da02:	f7ff fead 	bl	800d760 <xTaskGetSchedulerState>
 800da06:	4603      	mov	r3, r0
 800da08:	2b02      	cmp	r3, #2
 800da0a:	d109      	bne.n	800da20 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800da0c:	4b10      	ldr	r3, [pc, #64]	@ (800da50 <xTimerGenericCommand+0x98>)
 800da0e:	6818      	ldr	r0, [r3, #0]
 800da10:	f107 0110 	add.w	r1, r7, #16
 800da14:	2300      	movs	r3, #0
 800da16:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800da18:	f7fe fc5a 	bl	800c2d0 <xQueueGenericSend>
 800da1c:	6278      	str	r0, [r7, #36]	@ 0x24
 800da1e:	e012      	b.n	800da46 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800da20:	4b0b      	ldr	r3, [pc, #44]	@ (800da50 <xTimerGenericCommand+0x98>)
 800da22:	6818      	ldr	r0, [r3, #0]
 800da24:	f107 0110 	add.w	r1, r7, #16
 800da28:	2300      	movs	r3, #0
 800da2a:	2200      	movs	r2, #0
 800da2c:	f7fe fc50 	bl	800c2d0 <xQueueGenericSend>
 800da30:	6278      	str	r0, [r7, #36]	@ 0x24
 800da32:	e008      	b.n	800da46 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800da34:	4b06      	ldr	r3, [pc, #24]	@ (800da50 <xTimerGenericCommand+0x98>)
 800da36:	6818      	ldr	r0, [r3, #0]
 800da38:	f107 0110 	add.w	r1, r7, #16
 800da3c:	2300      	movs	r3, #0
 800da3e:	683a      	ldr	r2, [r7, #0]
 800da40:	f7fe fd48 	bl	800c4d4 <xQueueGenericSendFromISR>
 800da44:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800da46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800da48:	4618      	mov	r0, r3
 800da4a:	3728      	adds	r7, #40	@ 0x28
 800da4c:	46bd      	mov	sp, r7
 800da4e:	bd80      	pop	{r7, pc}
 800da50:	24004cf8 	.word	0x24004cf8

0800da54 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800da54:	b580      	push	{r7, lr}
 800da56:	b088      	sub	sp, #32
 800da58:	af02      	add	r7, sp, #8
 800da5a:	6078      	str	r0, [r7, #4]
 800da5c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800da5e:	4b23      	ldr	r3, [pc, #140]	@ (800daec <prvProcessExpiredTimer+0x98>)
 800da60:	681b      	ldr	r3, [r3, #0]
 800da62:	68db      	ldr	r3, [r3, #12]
 800da64:	68db      	ldr	r3, [r3, #12]
 800da66:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800da68:	697b      	ldr	r3, [r7, #20]
 800da6a:	3304      	adds	r3, #4
 800da6c:	4618      	mov	r0, r3
 800da6e:	f7fe f8a9 	bl	800bbc4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800da72:	697b      	ldr	r3, [r7, #20]
 800da74:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800da78:	f003 0304 	and.w	r3, r3, #4
 800da7c:	2b00      	cmp	r3, #0
 800da7e:	d023      	beq.n	800dac8 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800da80:	697b      	ldr	r3, [r7, #20]
 800da82:	699a      	ldr	r2, [r3, #24]
 800da84:	687b      	ldr	r3, [r7, #4]
 800da86:	18d1      	adds	r1, r2, r3
 800da88:	687b      	ldr	r3, [r7, #4]
 800da8a:	683a      	ldr	r2, [r7, #0]
 800da8c:	6978      	ldr	r0, [r7, #20]
 800da8e:	f000 f8d5 	bl	800dc3c <prvInsertTimerInActiveList>
 800da92:	4603      	mov	r3, r0
 800da94:	2b00      	cmp	r3, #0
 800da96:	d020      	beq.n	800dada <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800da98:	2300      	movs	r3, #0
 800da9a:	9300      	str	r3, [sp, #0]
 800da9c:	2300      	movs	r3, #0
 800da9e:	687a      	ldr	r2, [r7, #4]
 800daa0:	2100      	movs	r1, #0
 800daa2:	6978      	ldr	r0, [r7, #20]
 800daa4:	f7ff ff88 	bl	800d9b8 <xTimerGenericCommand>
 800daa8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800daaa:	693b      	ldr	r3, [r7, #16]
 800daac:	2b00      	cmp	r3, #0
 800daae:	d114      	bne.n	800dada <prvProcessExpiredTimer+0x86>
	__asm volatile
 800dab0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dab4:	f383 8811 	msr	BASEPRI, r3
 800dab8:	f3bf 8f6f 	isb	sy
 800dabc:	f3bf 8f4f 	dsb	sy
 800dac0:	60fb      	str	r3, [r7, #12]
}
 800dac2:	bf00      	nop
 800dac4:	bf00      	nop
 800dac6:	e7fd      	b.n	800dac4 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800dac8:	697b      	ldr	r3, [r7, #20]
 800daca:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800dace:	f023 0301 	bic.w	r3, r3, #1
 800dad2:	b2da      	uxtb	r2, r3
 800dad4:	697b      	ldr	r3, [r7, #20]
 800dad6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800dada:	697b      	ldr	r3, [r7, #20]
 800dadc:	6a1b      	ldr	r3, [r3, #32]
 800dade:	6978      	ldr	r0, [r7, #20]
 800dae0:	4798      	blx	r3
}
 800dae2:	bf00      	nop
 800dae4:	3718      	adds	r7, #24
 800dae6:	46bd      	mov	sp, r7
 800dae8:	bd80      	pop	{r7, pc}
 800daea:	bf00      	nop
 800daec:	24004cf0 	.word	0x24004cf0

0800daf0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800daf0:	b580      	push	{r7, lr}
 800daf2:	b084      	sub	sp, #16
 800daf4:	af00      	add	r7, sp, #0
 800daf6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800daf8:	f107 0308 	add.w	r3, r7, #8
 800dafc:	4618      	mov	r0, r3
 800dafe:	f000 f859 	bl	800dbb4 <prvGetNextExpireTime>
 800db02:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800db04:	68bb      	ldr	r3, [r7, #8]
 800db06:	4619      	mov	r1, r3
 800db08:	68f8      	ldr	r0, [r7, #12]
 800db0a:	f000 f805 	bl	800db18 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800db0e:	f000 f8d7 	bl	800dcc0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800db12:	bf00      	nop
 800db14:	e7f0      	b.n	800daf8 <prvTimerTask+0x8>
	...

0800db18 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800db18:	b580      	push	{r7, lr}
 800db1a:	b084      	sub	sp, #16
 800db1c:	af00      	add	r7, sp, #0
 800db1e:	6078      	str	r0, [r7, #4]
 800db20:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800db22:	f7ff fa29 	bl	800cf78 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800db26:	f107 0308 	add.w	r3, r7, #8
 800db2a:	4618      	mov	r0, r3
 800db2c:	f000 f866 	bl	800dbfc <prvSampleTimeNow>
 800db30:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800db32:	68bb      	ldr	r3, [r7, #8]
 800db34:	2b00      	cmp	r3, #0
 800db36:	d130      	bne.n	800db9a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800db38:	683b      	ldr	r3, [r7, #0]
 800db3a:	2b00      	cmp	r3, #0
 800db3c:	d10a      	bne.n	800db54 <prvProcessTimerOrBlockTask+0x3c>
 800db3e:	687a      	ldr	r2, [r7, #4]
 800db40:	68fb      	ldr	r3, [r7, #12]
 800db42:	429a      	cmp	r2, r3
 800db44:	d806      	bhi.n	800db54 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800db46:	f7ff fa25 	bl	800cf94 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800db4a:	68f9      	ldr	r1, [r7, #12]
 800db4c:	6878      	ldr	r0, [r7, #4]
 800db4e:	f7ff ff81 	bl	800da54 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800db52:	e024      	b.n	800db9e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800db54:	683b      	ldr	r3, [r7, #0]
 800db56:	2b00      	cmp	r3, #0
 800db58:	d008      	beq.n	800db6c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800db5a:	4b13      	ldr	r3, [pc, #76]	@ (800dba8 <prvProcessTimerOrBlockTask+0x90>)
 800db5c:	681b      	ldr	r3, [r3, #0]
 800db5e:	681b      	ldr	r3, [r3, #0]
 800db60:	2b00      	cmp	r3, #0
 800db62:	d101      	bne.n	800db68 <prvProcessTimerOrBlockTask+0x50>
 800db64:	2301      	movs	r3, #1
 800db66:	e000      	b.n	800db6a <prvProcessTimerOrBlockTask+0x52>
 800db68:	2300      	movs	r3, #0
 800db6a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800db6c:	4b0f      	ldr	r3, [pc, #60]	@ (800dbac <prvProcessTimerOrBlockTask+0x94>)
 800db6e:	6818      	ldr	r0, [r3, #0]
 800db70:	687a      	ldr	r2, [r7, #4]
 800db72:	68fb      	ldr	r3, [r7, #12]
 800db74:	1ad3      	subs	r3, r2, r3
 800db76:	683a      	ldr	r2, [r7, #0]
 800db78:	4619      	mov	r1, r3
 800db7a:	f7fe ff65 	bl	800ca48 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800db7e:	f7ff fa09 	bl	800cf94 <xTaskResumeAll>
 800db82:	4603      	mov	r3, r0
 800db84:	2b00      	cmp	r3, #0
 800db86:	d10a      	bne.n	800db9e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800db88:	4b09      	ldr	r3, [pc, #36]	@ (800dbb0 <prvProcessTimerOrBlockTask+0x98>)
 800db8a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800db8e:	601a      	str	r2, [r3, #0]
 800db90:	f3bf 8f4f 	dsb	sy
 800db94:	f3bf 8f6f 	isb	sy
}
 800db98:	e001      	b.n	800db9e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800db9a:	f7ff f9fb 	bl	800cf94 <xTaskResumeAll>
}
 800db9e:	bf00      	nop
 800dba0:	3710      	adds	r7, #16
 800dba2:	46bd      	mov	sp, r7
 800dba4:	bd80      	pop	{r7, pc}
 800dba6:	bf00      	nop
 800dba8:	24004cf4 	.word	0x24004cf4
 800dbac:	24004cf8 	.word	0x24004cf8
 800dbb0:	e000ed04 	.word	0xe000ed04

0800dbb4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800dbb4:	b480      	push	{r7}
 800dbb6:	b085      	sub	sp, #20
 800dbb8:	af00      	add	r7, sp, #0
 800dbba:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800dbbc:	4b0e      	ldr	r3, [pc, #56]	@ (800dbf8 <prvGetNextExpireTime+0x44>)
 800dbbe:	681b      	ldr	r3, [r3, #0]
 800dbc0:	681b      	ldr	r3, [r3, #0]
 800dbc2:	2b00      	cmp	r3, #0
 800dbc4:	d101      	bne.n	800dbca <prvGetNextExpireTime+0x16>
 800dbc6:	2201      	movs	r2, #1
 800dbc8:	e000      	b.n	800dbcc <prvGetNextExpireTime+0x18>
 800dbca:	2200      	movs	r2, #0
 800dbcc:	687b      	ldr	r3, [r7, #4]
 800dbce:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800dbd0:	687b      	ldr	r3, [r7, #4]
 800dbd2:	681b      	ldr	r3, [r3, #0]
 800dbd4:	2b00      	cmp	r3, #0
 800dbd6:	d105      	bne.n	800dbe4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800dbd8:	4b07      	ldr	r3, [pc, #28]	@ (800dbf8 <prvGetNextExpireTime+0x44>)
 800dbda:	681b      	ldr	r3, [r3, #0]
 800dbdc:	68db      	ldr	r3, [r3, #12]
 800dbde:	681b      	ldr	r3, [r3, #0]
 800dbe0:	60fb      	str	r3, [r7, #12]
 800dbe2:	e001      	b.n	800dbe8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800dbe4:	2300      	movs	r3, #0
 800dbe6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800dbe8:	68fb      	ldr	r3, [r7, #12]
}
 800dbea:	4618      	mov	r0, r3
 800dbec:	3714      	adds	r7, #20
 800dbee:	46bd      	mov	sp, r7
 800dbf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbf4:	4770      	bx	lr
 800dbf6:	bf00      	nop
 800dbf8:	24004cf0 	.word	0x24004cf0

0800dbfc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800dbfc:	b580      	push	{r7, lr}
 800dbfe:	b084      	sub	sp, #16
 800dc00:	af00      	add	r7, sp, #0
 800dc02:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800dc04:	f7ff fa64 	bl	800d0d0 <xTaskGetTickCount>
 800dc08:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800dc0a:	4b0b      	ldr	r3, [pc, #44]	@ (800dc38 <prvSampleTimeNow+0x3c>)
 800dc0c:	681b      	ldr	r3, [r3, #0]
 800dc0e:	68fa      	ldr	r2, [r7, #12]
 800dc10:	429a      	cmp	r2, r3
 800dc12:	d205      	bcs.n	800dc20 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800dc14:	f000 f93a 	bl	800de8c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800dc18:	687b      	ldr	r3, [r7, #4]
 800dc1a:	2201      	movs	r2, #1
 800dc1c:	601a      	str	r2, [r3, #0]
 800dc1e:	e002      	b.n	800dc26 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800dc20:	687b      	ldr	r3, [r7, #4]
 800dc22:	2200      	movs	r2, #0
 800dc24:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800dc26:	4a04      	ldr	r2, [pc, #16]	@ (800dc38 <prvSampleTimeNow+0x3c>)
 800dc28:	68fb      	ldr	r3, [r7, #12]
 800dc2a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800dc2c:	68fb      	ldr	r3, [r7, #12]
}
 800dc2e:	4618      	mov	r0, r3
 800dc30:	3710      	adds	r7, #16
 800dc32:	46bd      	mov	sp, r7
 800dc34:	bd80      	pop	{r7, pc}
 800dc36:	bf00      	nop
 800dc38:	24004d00 	.word	0x24004d00

0800dc3c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800dc3c:	b580      	push	{r7, lr}
 800dc3e:	b086      	sub	sp, #24
 800dc40:	af00      	add	r7, sp, #0
 800dc42:	60f8      	str	r0, [r7, #12]
 800dc44:	60b9      	str	r1, [r7, #8]
 800dc46:	607a      	str	r2, [r7, #4]
 800dc48:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800dc4a:	2300      	movs	r3, #0
 800dc4c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800dc4e:	68fb      	ldr	r3, [r7, #12]
 800dc50:	68ba      	ldr	r2, [r7, #8]
 800dc52:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800dc54:	68fb      	ldr	r3, [r7, #12]
 800dc56:	68fa      	ldr	r2, [r7, #12]
 800dc58:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800dc5a:	68ba      	ldr	r2, [r7, #8]
 800dc5c:	687b      	ldr	r3, [r7, #4]
 800dc5e:	429a      	cmp	r2, r3
 800dc60:	d812      	bhi.n	800dc88 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800dc62:	687a      	ldr	r2, [r7, #4]
 800dc64:	683b      	ldr	r3, [r7, #0]
 800dc66:	1ad2      	subs	r2, r2, r3
 800dc68:	68fb      	ldr	r3, [r7, #12]
 800dc6a:	699b      	ldr	r3, [r3, #24]
 800dc6c:	429a      	cmp	r2, r3
 800dc6e:	d302      	bcc.n	800dc76 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800dc70:	2301      	movs	r3, #1
 800dc72:	617b      	str	r3, [r7, #20]
 800dc74:	e01b      	b.n	800dcae <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800dc76:	4b10      	ldr	r3, [pc, #64]	@ (800dcb8 <prvInsertTimerInActiveList+0x7c>)
 800dc78:	681a      	ldr	r2, [r3, #0]
 800dc7a:	68fb      	ldr	r3, [r7, #12]
 800dc7c:	3304      	adds	r3, #4
 800dc7e:	4619      	mov	r1, r3
 800dc80:	4610      	mov	r0, r2
 800dc82:	f7fd ff66 	bl	800bb52 <vListInsert>
 800dc86:	e012      	b.n	800dcae <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800dc88:	687a      	ldr	r2, [r7, #4]
 800dc8a:	683b      	ldr	r3, [r7, #0]
 800dc8c:	429a      	cmp	r2, r3
 800dc8e:	d206      	bcs.n	800dc9e <prvInsertTimerInActiveList+0x62>
 800dc90:	68ba      	ldr	r2, [r7, #8]
 800dc92:	683b      	ldr	r3, [r7, #0]
 800dc94:	429a      	cmp	r2, r3
 800dc96:	d302      	bcc.n	800dc9e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800dc98:	2301      	movs	r3, #1
 800dc9a:	617b      	str	r3, [r7, #20]
 800dc9c:	e007      	b.n	800dcae <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800dc9e:	4b07      	ldr	r3, [pc, #28]	@ (800dcbc <prvInsertTimerInActiveList+0x80>)
 800dca0:	681a      	ldr	r2, [r3, #0]
 800dca2:	68fb      	ldr	r3, [r7, #12]
 800dca4:	3304      	adds	r3, #4
 800dca6:	4619      	mov	r1, r3
 800dca8:	4610      	mov	r0, r2
 800dcaa:	f7fd ff52 	bl	800bb52 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800dcae:	697b      	ldr	r3, [r7, #20]
}
 800dcb0:	4618      	mov	r0, r3
 800dcb2:	3718      	adds	r7, #24
 800dcb4:	46bd      	mov	sp, r7
 800dcb6:	bd80      	pop	{r7, pc}
 800dcb8:	24004cf4 	.word	0x24004cf4
 800dcbc:	24004cf0 	.word	0x24004cf0

0800dcc0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800dcc0:	b580      	push	{r7, lr}
 800dcc2:	b08e      	sub	sp, #56	@ 0x38
 800dcc4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800dcc6:	e0ce      	b.n	800de66 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800dcc8:	687b      	ldr	r3, [r7, #4]
 800dcca:	2b00      	cmp	r3, #0
 800dccc:	da19      	bge.n	800dd02 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800dcce:	1d3b      	adds	r3, r7, #4
 800dcd0:	3304      	adds	r3, #4
 800dcd2:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800dcd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dcd6:	2b00      	cmp	r3, #0
 800dcd8:	d10b      	bne.n	800dcf2 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800dcda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dcde:	f383 8811 	msr	BASEPRI, r3
 800dce2:	f3bf 8f6f 	isb	sy
 800dce6:	f3bf 8f4f 	dsb	sy
 800dcea:	61fb      	str	r3, [r7, #28]
}
 800dcec:	bf00      	nop
 800dcee:	bf00      	nop
 800dcf0:	e7fd      	b.n	800dcee <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800dcf2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dcf4:	681b      	ldr	r3, [r3, #0]
 800dcf6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800dcf8:	6850      	ldr	r0, [r2, #4]
 800dcfa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800dcfc:	6892      	ldr	r2, [r2, #8]
 800dcfe:	4611      	mov	r1, r2
 800dd00:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800dd02:	687b      	ldr	r3, [r7, #4]
 800dd04:	2b00      	cmp	r3, #0
 800dd06:	f2c0 80ae 	blt.w	800de66 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800dd0a:	68fb      	ldr	r3, [r7, #12]
 800dd0c:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800dd0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dd10:	695b      	ldr	r3, [r3, #20]
 800dd12:	2b00      	cmp	r3, #0
 800dd14:	d004      	beq.n	800dd20 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800dd16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dd18:	3304      	adds	r3, #4
 800dd1a:	4618      	mov	r0, r3
 800dd1c:	f7fd ff52 	bl	800bbc4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800dd20:	463b      	mov	r3, r7
 800dd22:	4618      	mov	r0, r3
 800dd24:	f7ff ff6a 	bl	800dbfc <prvSampleTimeNow>
 800dd28:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800dd2a:	687b      	ldr	r3, [r7, #4]
 800dd2c:	2b09      	cmp	r3, #9
 800dd2e:	f200 8097 	bhi.w	800de60 <prvProcessReceivedCommands+0x1a0>
 800dd32:	a201      	add	r2, pc, #4	@ (adr r2, 800dd38 <prvProcessReceivedCommands+0x78>)
 800dd34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dd38:	0800dd61 	.word	0x0800dd61
 800dd3c:	0800dd61 	.word	0x0800dd61
 800dd40:	0800dd61 	.word	0x0800dd61
 800dd44:	0800ddd7 	.word	0x0800ddd7
 800dd48:	0800ddeb 	.word	0x0800ddeb
 800dd4c:	0800de37 	.word	0x0800de37
 800dd50:	0800dd61 	.word	0x0800dd61
 800dd54:	0800dd61 	.word	0x0800dd61
 800dd58:	0800ddd7 	.word	0x0800ddd7
 800dd5c:	0800ddeb 	.word	0x0800ddeb
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800dd60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dd62:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800dd66:	f043 0301 	orr.w	r3, r3, #1
 800dd6a:	b2da      	uxtb	r2, r3
 800dd6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dd6e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800dd72:	68ba      	ldr	r2, [r7, #8]
 800dd74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dd76:	699b      	ldr	r3, [r3, #24]
 800dd78:	18d1      	adds	r1, r2, r3
 800dd7a:	68bb      	ldr	r3, [r7, #8]
 800dd7c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800dd7e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800dd80:	f7ff ff5c 	bl	800dc3c <prvInsertTimerInActiveList>
 800dd84:	4603      	mov	r3, r0
 800dd86:	2b00      	cmp	r3, #0
 800dd88:	d06c      	beq.n	800de64 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800dd8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dd8c:	6a1b      	ldr	r3, [r3, #32]
 800dd8e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800dd90:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800dd92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dd94:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800dd98:	f003 0304 	and.w	r3, r3, #4
 800dd9c:	2b00      	cmp	r3, #0
 800dd9e:	d061      	beq.n	800de64 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800dda0:	68ba      	ldr	r2, [r7, #8]
 800dda2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dda4:	699b      	ldr	r3, [r3, #24]
 800dda6:	441a      	add	r2, r3
 800dda8:	2300      	movs	r3, #0
 800ddaa:	9300      	str	r3, [sp, #0]
 800ddac:	2300      	movs	r3, #0
 800ddae:	2100      	movs	r1, #0
 800ddb0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ddb2:	f7ff fe01 	bl	800d9b8 <xTimerGenericCommand>
 800ddb6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800ddb8:	6a3b      	ldr	r3, [r7, #32]
 800ddba:	2b00      	cmp	r3, #0
 800ddbc:	d152      	bne.n	800de64 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800ddbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ddc2:	f383 8811 	msr	BASEPRI, r3
 800ddc6:	f3bf 8f6f 	isb	sy
 800ddca:	f3bf 8f4f 	dsb	sy
 800ddce:	61bb      	str	r3, [r7, #24]
}
 800ddd0:	bf00      	nop
 800ddd2:	bf00      	nop
 800ddd4:	e7fd      	b.n	800ddd2 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ddd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ddd8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800dddc:	f023 0301 	bic.w	r3, r3, #1
 800dde0:	b2da      	uxtb	r2, r3
 800dde2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dde4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800dde8:	e03d      	b.n	800de66 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800ddea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ddec:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ddf0:	f043 0301 	orr.w	r3, r3, #1
 800ddf4:	b2da      	uxtb	r2, r3
 800ddf6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ddf8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800ddfc:	68ba      	ldr	r2, [r7, #8]
 800ddfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800de00:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800de02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800de04:	699b      	ldr	r3, [r3, #24]
 800de06:	2b00      	cmp	r3, #0
 800de08:	d10b      	bne.n	800de22 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800de0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800de0e:	f383 8811 	msr	BASEPRI, r3
 800de12:	f3bf 8f6f 	isb	sy
 800de16:	f3bf 8f4f 	dsb	sy
 800de1a:	617b      	str	r3, [r7, #20]
}
 800de1c:	bf00      	nop
 800de1e:	bf00      	nop
 800de20:	e7fd      	b.n	800de1e <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800de22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800de24:	699a      	ldr	r2, [r3, #24]
 800de26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de28:	18d1      	adds	r1, r2, r3
 800de2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de2c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800de2e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800de30:	f7ff ff04 	bl	800dc3c <prvInsertTimerInActiveList>
					break;
 800de34:	e017      	b.n	800de66 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800de36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800de38:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800de3c:	f003 0302 	and.w	r3, r3, #2
 800de40:	2b00      	cmp	r3, #0
 800de42:	d103      	bne.n	800de4c <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800de44:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800de46:	f7fd fd13 	bl	800b870 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800de4a:	e00c      	b.n	800de66 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800de4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800de4e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800de52:	f023 0301 	bic.w	r3, r3, #1
 800de56:	b2da      	uxtb	r2, r3
 800de58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800de5a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800de5e:	e002      	b.n	800de66 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800de60:	bf00      	nop
 800de62:	e000      	b.n	800de66 <prvProcessReceivedCommands+0x1a6>
					break;
 800de64:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800de66:	4b08      	ldr	r3, [pc, #32]	@ (800de88 <prvProcessReceivedCommands+0x1c8>)
 800de68:	681b      	ldr	r3, [r3, #0]
 800de6a:	1d39      	adds	r1, r7, #4
 800de6c:	2200      	movs	r2, #0
 800de6e:	4618      	mov	r0, r3
 800de70:	f7fe fbce 	bl	800c610 <xQueueReceive>
 800de74:	4603      	mov	r3, r0
 800de76:	2b00      	cmp	r3, #0
 800de78:	f47f af26 	bne.w	800dcc8 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800de7c:	bf00      	nop
 800de7e:	bf00      	nop
 800de80:	3730      	adds	r7, #48	@ 0x30
 800de82:	46bd      	mov	sp, r7
 800de84:	bd80      	pop	{r7, pc}
 800de86:	bf00      	nop
 800de88:	24004cf8 	.word	0x24004cf8

0800de8c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800de8c:	b580      	push	{r7, lr}
 800de8e:	b088      	sub	sp, #32
 800de90:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800de92:	e049      	b.n	800df28 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800de94:	4b2e      	ldr	r3, [pc, #184]	@ (800df50 <prvSwitchTimerLists+0xc4>)
 800de96:	681b      	ldr	r3, [r3, #0]
 800de98:	68db      	ldr	r3, [r3, #12]
 800de9a:	681b      	ldr	r3, [r3, #0]
 800de9c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800de9e:	4b2c      	ldr	r3, [pc, #176]	@ (800df50 <prvSwitchTimerLists+0xc4>)
 800dea0:	681b      	ldr	r3, [r3, #0]
 800dea2:	68db      	ldr	r3, [r3, #12]
 800dea4:	68db      	ldr	r3, [r3, #12]
 800dea6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800dea8:	68fb      	ldr	r3, [r7, #12]
 800deaa:	3304      	adds	r3, #4
 800deac:	4618      	mov	r0, r3
 800deae:	f7fd fe89 	bl	800bbc4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800deb2:	68fb      	ldr	r3, [r7, #12]
 800deb4:	6a1b      	ldr	r3, [r3, #32]
 800deb6:	68f8      	ldr	r0, [r7, #12]
 800deb8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800deba:	68fb      	ldr	r3, [r7, #12]
 800debc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800dec0:	f003 0304 	and.w	r3, r3, #4
 800dec4:	2b00      	cmp	r3, #0
 800dec6:	d02f      	beq.n	800df28 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800dec8:	68fb      	ldr	r3, [r7, #12]
 800deca:	699b      	ldr	r3, [r3, #24]
 800decc:	693a      	ldr	r2, [r7, #16]
 800dece:	4413      	add	r3, r2
 800ded0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800ded2:	68ba      	ldr	r2, [r7, #8]
 800ded4:	693b      	ldr	r3, [r7, #16]
 800ded6:	429a      	cmp	r2, r3
 800ded8:	d90e      	bls.n	800def8 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800deda:	68fb      	ldr	r3, [r7, #12]
 800dedc:	68ba      	ldr	r2, [r7, #8]
 800dede:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800dee0:	68fb      	ldr	r3, [r7, #12]
 800dee2:	68fa      	ldr	r2, [r7, #12]
 800dee4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800dee6:	4b1a      	ldr	r3, [pc, #104]	@ (800df50 <prvSwitchTimerLists+0xc4>)
 800dee8:	681a      	ldr	r2, [r3, #0]
 800deea:	68fb      	ldr	r3, [r7, #12]
 800deec:	3304      	adds	r3, #4
 800deee:	4619      	mov	r1, r3
 800def0:	4610      	mov	r0, r2
 800def2:	f7fd fe2e 	bl	800bb52 <vListInsert>
 800def6:	e017      	b.n	800df28 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800def8:	2300      	movs	r3, #0
 800defa:	9300      	str	r3, [sp, #0]
 800defc:	2300      	movs	r3, #0
 800defe:	693a      	ldr	r2, [r7, #16]
 800df00:	2100      	movs	r1, #0
 800df02:	68f8      	ldr	r0, [r7, #12]
 800df04:	f7ff fd58 	bl	800d9b8 <xTimerGenericCommand>
 800df08:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800df0a:	687b      	ldr	r3, [r7, #4]
 800df0c:	2b00      	cmp	r3, #0
 800df0e:	d10b      	bne.n	800df28 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800df10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800df14:	f383 8811 	msr	BASEPRI, r3
 800df18:	f3bf 8f6f 	isb	sy
 800df1c:	f3bf 8f4f 	dsb	sy
 800df20:	603b      	str	r3, [r7, #0]
}
 800df22:	bf00      	nop
 800df24:	bf00      	nop
 800df26:	e7fd      	b.n	800df24 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800df28:	4b09      	ldr	r3, [pc, #36]	@ (800df50 <prvSwitchTimerLists+0xc4>)
 800df2a:	681b      	ldr	r3, [r3, #0]
 800df2c:	681b      	ldr	r3, [r3, #0]
 800df2e:	2b00      	cmp	r3, #0
 800df30:	d1b0      	bne.n	800de94 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800df32:	4b07      	ldr	r3, [pc, #28]	@ (800df50 <prvSwitchTimerLists+0xc4>)
 800df34:	681b      	ldr	r3, [r3, #0]
 800df36:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800df38:	4b06      	ldr	r3, [pc, #24]	@ (800df54 <prvSwitchTimerLists+0xc8>)
 800df3a:	681b      	ldr	r3, [r3, #0]
 800df3c:	4a04      	ldr	r2, [pc, #16]	@ (800df50 <prvSwitchTimerLists+0xc4>)
 800df3e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800df40:	4a04      	ldr	r2, [pc, #16]	@ (800df54 <prvSwitchTimerLists+0xc8>)
 800df42:	697b      	ldr	r3, [r7, #20]
 800df44:	6013      	str	r3, [r2, #0]
}
 800df46:	bf00      	nop
 800df48:	3718      	adds	r7, #24
 800df4a:	46bd      	mov	sp, r7
 800df4c:	bd80      	pop	{r7, pc}
 800df4e:	bf00      	nop
 800df50:	24004cf0 	.word	0x24004cf0
 800df54:	24004cf4 	.word	0x24004cf4

0800df58 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800df58:	b580      	push	{r7, lr}
 800df5a:	b082      	sub	sp, #8
 800df5c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800df5e:	f7fd ff8b 	bl	800be78 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800df62:	4b15      	ldr	r3, [pc, #84]	@ (800dfb8 <prvCheckForValidListAndQueue+0x60>)
 800df64:	681b      	ldr	r3, [r3, #0]
 800df66:	2b00      	cmp	r3, #0
 800df68:	d120      	bne.n	800dfac <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800df6a:	4814      	ldr	r0, [pc, #80]	@ (800dfbc <prvCheckForValidListAndQueue+0x64>)
 800df6c:	f7fd fda0 	bl	800bab0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800df70:	4813      	ldr	r0, [pc, #76]	@ (800dfc0 <prvCheckForValidListAndQueue+0x68>)
 800df72:	f7fd fd9d 	bl	800bab0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800df76:	4b13      	ldr	r3, [pc, #76]	@ (800dfc4 <prvCheckForValidListAndQueue+0x6c>)
 800df78:	4a10      	ldr	r2, [pc, #64]	@ (800dfbc <prvCheckForValidListAndQueue+0x64>)
 800df7a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800df7c:	4b12      	ldr	r3, [pc, #72]	@ (800dfc8 <prvCheckForValidListAndQueue+0x70>)
 800df7e:	4a10      	ldr	r2, [pc, #64]	@ (800dfc0 <prvCheckForValidListAndQueue+0x68>)
 800df80:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800df82:	2300      	movs	r3, #0
 800df84:	9300      	str	r3, [sp, #0]
 800df86:	4b11      	ldr	r3, [pc, #68]	@ (800dfcc <prvCheckForValidListAndQueue+0x74>)
 800df88:	4a11      	ldr	r2, [pc, #68]	@ (800dfd0 <prvCheckForValidListAndQueue+0x78>)
 800df8a:	2110      	movs	r1, #16
 800df8c:	200a      	movs	r0, #10
 800df8e:	f7fe f8ff 	bl	800c190 <xQueueGenericCreateStatic>
 800df92:	4603      	mov	r3, r0
 800df94:	4a08      	ldr	r2, [pc, #32]	@ (800dfb8 <prvCheckForValidListAndQueue+0x60>)
 800df96:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800df98:	4b07      	ldr	r3, [pc, #28]	@ (800dfb8 <prvCheckForValidListAndQueue+0x60>)
 800df9a:	681b      	ldr	r3, [r3, #0]
 800df9c:	2b00      	cmp	r3, #0
 800df9e:	d005      	beq.n	800dfac <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800dfa0:	4b05      	ldr	r3, [pc, #20]	@ (800dfb8 <prvCheckForValidListAndQueue+0x60>)
 800dfa2:	681b      	ldr	r3, [r3, #0]
 800dfa4:	490b      	ldr	r1, [pc, #44]	@ (800dfd4 <prvCheckForValidListAndQueue+0x7c>)
 800dfa6:	4618      	mov	r0, r3
 800dfa8:	f7fe fd24 	bl	800c9f4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800dfac:	f7fd ff96 	bl	800bedc <vPortExitCritical>
}
 800dfb0:	bf00      	nop
 800dfb2:	46bd      	mov	sp, r7
 800dfb4:	bd80      	pop	{r7, pc}
 800dfb6:	bf00      	nop
 800dfb8:	24004cf8 	.word	0x24004cf8
 800dfbc:	24004cc8 	.word	0x24004cc8
 800dfc0:	24004cdc 	.word	0x24004cdc
 800dfc4:	24004cf0 	.word	0x24004cf0
 800dfc8:	24004cf4 	.word	0x24004cf4
 800dfcc:	24004da4 	.word	0x24004da4
 800dfd0:	24004d04 	.word	0x24004d04
 800dfd4:	0800e2c4 	.word	0x0800e2c4

0800dfd8 <__malloc_lock>:
 800dfd8:	4801      	ldr	r0, [pc, #4]	@ (800dfe0 <__malloc_lock+0x8>)
 800dfda:	f000 b893 	b.w	800e104 <__retarget_lock_acquire_recursive>
 800dfde:	bf00      	nop
 800dfe0:	24004f30 	.word	0x24004f30

0800dfe4 <__malloc_unlock>:
 800dfe4:	4801      	ldr	r0, [pc, #4]	@ (800dfec <__malloc_unlock+0x8>)
 800dfe6:	f000 b88e 	b.w	800e106 <__retarget_lock_release_recursive>
 800dfea:	bf00      	nop
 800dfec:	24004f30 	.word	0x24004f30

0800dff0 <memset>:
 800dff0:	4402      	add	r2, r0
 800dff2:	4603      	mov	r3, r0
 800dff4:	4293      	cmp	r3, r2
 800dff6:	d100      	bne.n	800dffa <memset+0xa>
 800dff8:	4770      	bx	lr
 800dffa:	f803 1b01 	strb.w	r1, [r3], #1
 800dffe:	e7f9      	b.n	800dff4 <memset+0x4>

0800e000 <_reclaim_reent>:
 800e000:	4b2d      	ldr	r3, [pc, #180]	@ (800e0b8 <_reclaim_reent+0xb8>)
 800e002:	681b      	ldr	r3, [r3, #0]
 800e004:	4283      	cmp	r3, r0
 800e006:	b570      	push	{r4, r5, r6, lr}
 800e008:	4604      	mov	r4, r0
 800e00a:	d053      	beq.n	800e0b4 <_reclaim_reent+0xb4>
 800e00c:	69c3      	ldr	r3, [r0, #28]
 800e00e:	b31b      	cbz	r3, 800e058 <_reclaim_reent+0x58>
 800e010:	68db      	ldr	r3, [r3, #12]
 800e012:	b163      	cbz	r3, 800e02e <_reclaim_reent+0x2e>
 800e014:	2500      	movs	r5, #0
 800e016:	69e3      	ldr	r3, [r4, #28]
 800e018:	68db      	ldr	r3, [r3, #12]
 800e01a:	5959      	ldr	r1, [r3, r5]
 800e01c:	b9b1      	cbnz	r1, 800e04c <_reclaim_reent+0x4c>
 800e01e:	3504      	adds	r5, #4
 800e020:	2d80      	cmp	r5, #128	@ 0x80
 800e022:	d1f8      	bne.n	800e016 <_reclaim_reent+0x16>
 800e024:	69e3      	ldr	r3, [r4, #28]
 800e026:	4620      	mov	r0, r4
 800e028:	68d9      	ldr	r1, [r3, #12]
 800e02a:	f000 f87b 	bl	800e124 <_free_r>
 800e02e:	69e3      	ldr	r3, [r4, #28]
 800e030:	6819      	ldr	r1, [r3, #0]
 800e032:	b111      	cbz	r1, 800e03a <_reclaim_reent+0x3a>
 800e034:	4620      	mov	r0, r4
 800e036:	f000 f875 	bl	800e124 <_free_r>
 800e03a:	69e3      	ldr	r3, [r4, #28]
 800e03c:	689d      	ldr	r5, [r3, #8]
 800e03e:	b15d      	cbz	r5, 800e058 <_reclaim_reent+0x58>
 800e040:	4629      	mov	r1, r5
 800e042:	4620      	mov	r0, r4
 800e044:	682d      	ldr	r5, [r5, #0]
 800e046:	f000 f86d 	bl	800e124 <_free_r>
 800e04a:	e7f8      	b.n	800e03e <_reclaim_reent+0x3e>
 800e04c:	680e      	ldr	r6, [r1, #0]
 800e04e:	4620      	mov	r0, r4
 800e050:	f000 f868 	bl	800e124 <_free_r>
 800e054:	4631      	mov	r1, r6
 800e056:	e7e1      	b.n	800e01c <_reclaim_reent+0x1c>
 800e058:	6961      	ldr	r1, [r4, #20]
 800e05a:	b111      	cbz	r1, 800e062 <_reclaim_reent+0x62>
 800e05c:	4620      	mov	r0, r4
 800e05e:	f000 f861 	bl	800e124 <_free_r>
 800e062:	69e1      	ldr	r1, [r4, #28]
 800e064:	b111      	cbz	r1, 800e06c <_reclaim_reent+0x6c>
 800e066:	4620      	mov	r0, r4
 800e068:	f000 f85c 	bl	800e124 <_free_r>
 800e06c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800e06e:	b111      	cbz	r1, 800e076 <_reclaim_reent+0x76>
 800e070:	4620      	mov	r0, r4
 800e072:	f000 f857 	bl	800e124 <_free_r>
 800e076:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e078:	b111      	cbz	r1, 800e080 <_reclaim_reent+0x80>
 800e07a:	4620      	mov	r0, r4
 800e07c:	f000 f852 	bl	800e124 <_free_r>
 800e080:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800e082:	b111      	cbz	r1, 800e08a <_reclaim_reent+0x8a>
 800e084:	4620      	mov	r0, r4
 800e086:	f000 f84d 	bl	800e124 <_free_r>
 800e08a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800e08c:	b111      	cbz	r1, 800e094 <_reclaim_reent+0x94>
 800e08e:	4620      	mov	r0, r4
 800e090:	f000 f848 	bl	800e124 <_free_r>
 800e094:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800e096:	b111      	cbz	r1, 800e09e <_reclaim_reent+0x9e>
 800e098:	4620      	mov	r0, r4
 800e09a:	f000 f843 	bl	800e124 <_free_r>
 800e09e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800e0a0:	b111      	cbz	r1, 800e0a8 <_reclaim_reent+0xa8>
 800e0a2:	4620      	mov	r0, r4
 800e0a4:	f000 f83e 	bl	800e124 <_free_r>
 800e0a8:	6a23      	ldr	r3, [r4, #32]
 800e0aa:	b11b      	cbz	r3, 800e0b4 <_reclaim_reent+0xb4>
 800e0ac:	4620      	mov	r0, r4
 800e0ae:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800e0b2:	4718      	bx	r3
 800e0b4:	bd70      	pop	{r4, r5, r6, pc}
 800e0b6:	bf00      	nop
 800e0b8:	2400001c 	.word	0x2400001c

0800e0bc <__libc_init_array>:
 800e0bc:	b570      	push	{r4, r5, r6, lr}
 800e0be:	4d0d      	ldr	r5, [pc, #52]	@ (800e0f4 <__libc_init_array+0x38>)
 800e0c0:	4c0d      	ldr	r4, [pc, #52]	@ (800e0f8 <__libc_init_array+0x3c>)
 800e0c2:	1b64      	subs	r4, r4, r5
 800e0c4:	10a4      	asrs	r4, r4, #2
 800e0c6:	2600      	movs	r6, #0
 800e0c8:	42a6      	cmp	r6, r4
 800e0ca:	d109      	bne.n	800e0e0 <__libc_init_array+0x24>
 800e0cc:	4d0b      	ldr	r5, [pc, #44]	@ (800e0fc <__libc_init_array+0x40>)
 800e0ce:	4c0c      	ldr	r4, [pc, #48]	@ (800e100 <__libc_init_array+0x44>)
 800e0d0:	f000 f872 	bl	800e1b8 <_init>
 800e0d4:	1b64      	subs	r4, r4, r5
 800e0d6:	10a4      	asrs	r4, r4, #2
 800e0d8:	2600      	movs	r6, #0
 800e0da:	42a6      	cmp	r6, r4
 800e0dc:	d105      	bne.n	800e0ea <__libc_init_array+0x2e>
 800e0de:	bd70      	pop	{r4, r5, r6, pc}
 800e0e0:	f855 3b04 	ldr.w	r3, [r5], #4
 800e0e4:	4798      	blx	r3
 800e0e6:	3601      	adds	r6, #1
 800e0e8:	e7ee      	b.n	800e0c8 <__libc_init_array+0xc>
 800e0ea:	f855 3b04 	ldr.w	r3, [r5], #4
 800e0ee:	4798      	blx	r3
 800e0f0:	3601      	adds	r6, #1
 800e0f2:	e7f2      	b.n	800e0da <__libc_init_array+0x1e>
 800e0f4:	0800e388 	.word	0x0800e388
 800e0f8:	0800e388 	.word	0x0800e388
 800e0fc:	0800e388 	.word	0x0800e388
 800e100:	0800e38c 	.word	0x0800e38c

0800e104 <__retarget_lock_acquire_recursive>:
 800e104:	4770      	bx	lr

0800e106 <__retarget_lock_release_recursive>:
 800e106:	4770      	bx	lr

0800e108 <memcpy>:
 800e108:	440a      	add	r2, r1
 800e10a:	4291      	cmp	r1, r2
 800e10c:	f100 33ff 	add.w	r3, r0, #4294967295
 800e110:	d100      	bne.n	800e114 <memcpy+0xc>
 800e112:	4770      	bx	lr
 800e114:	b510      	push	{r4, lr}
 800e116:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e11a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e11e:	4291      	cmp	r1, r2
 800e120:	d1f9      	bne.n	800e116 <memcpy+0xe>
 800e122:	bd10      	pop	{r4, pc}

0800e124 <_free_r>:
 800e124:	b538      	push	{r3, r4, r5, lr}
 800e126:	4605      	mov	r5, r0
 800e128:	2900      	cmp	r1, #0
 800e12a:	d041      	beq.n	800e1b0 <_free_r+0x8c>
 800e12c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e130:	1f0c      	subs	r4, r1, #4
 800e132:	2b00      	cmp	r3, #0
 800e134:	bfb8      	it	lt
 800e136:	18e4      	addlt	r4, r4, r3
 800e138:	f7ff ff4e 	bl	800dfd8 <__malloc_lock>
 800e13c:	4a1d      	ldr	r2, [pc, #116]	@ (800e1b4 <_free_r+0x90>)
 800e13e:	6813      	ldr	r3, [r2, #0]
 800e140:	b933      	cbnz	r3, 800e150 <_free_r+0x2c>
 800e142:	6063      	str	r3, [r4, #4]
 800e144:	6014      	str	r4, [r2, #0]
 800e146:	4628      	mov	r0, r5
 800e148:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e14c:	f7ff bf4a 	b.w	800dfe4 <__malloc_unlock>
 800e150:	42a3      	cmp	r3, r4
 800e152:	d908      	bls.n	800e166 <_free_r+0x42>
 800e154:	6820      	ldr	r0, [r4, #0]
 800e156:	1821      	adds	r1, r4, r0
 800e158:	428b      	cmp	r3, r1
 800e15a:	bf01      	itttt	eq
 800e15c:	6819      	ldreq	r1, [r3, #0]
 800e15e:	685b      	ldreq	r3, [r3, #4]
 800e160:	1809      	addeq	r1, r1, r0
 800e162:	6021      	streq	r1, [r4, #0]
 800e164:	e7ed      	b.n	800e142 <_free_r+0x1e>
 800e166:	461a      	mov	r2, r3
 800e168:	685b      	ldr	r3, [r3, #4]
 800e16a:	b10b      	cbz	r3, 800e170 <_free_r+0x4c>
 800e16c:	42a3      	cmp	r3, r4
 800e16e:	d9fa      	bls.n	800e166 <_free_r+0x42>
 800e170:	6811      	ldr	r1, [r2, #0]
 800e172:	1850      	adds	r0, r2, r1
 800e174:	42a0      	cmp	r0, r4
 800e176:	d10b      	bne.n	800e190 <_free_r+0x6c>
 800e178:	6820      	ldr	r0, [r4, #0]
 800e17a:	4401      	add	r1, r0
 800e17c:	1850      	adds	r0, r2, r1
 800e17e:	4283      	cmp	r3, r0
 800e180:	6011      	str	r1, [r2, #0]
 800e182:	d1e0      	bne.n	800e146 <_free_r+0x22>
 800e184:	6818      	ldr	r0, [r3, #0]
 800e186:	685b      	ldr	r3, [r3, #4]
 800e188:	6053      	str	r3, [r2, #4]
 800e18a:	4408      	add	r0, r1
 800e18c:	6010      	str	r0, [r2, #0]
 800e18e:	e7da      	b.n	800e146 <_free_r+0x22>
 800e190:	d902      	bls.n	800e198 <_free_r+0x74>
 800e192:	230c      	movs	r3, #12
 800e194:	602b      	str	r3, [r5, #0]
 800e196:	e7d6      	b.n	800e146 <_free_r+0x22>
 800e198:	6820      	ldr	r0, [r4, #0]
 800e19a:	1821      	adds	r1, r4, r0
 800e19c:	428b      	cmp	r3, r1
 800e19e:	bf04      	itt	eq
 800e1a0:	6819      	ldreq	r1, [r3, #0]
 800e1a2:	685b      	ldreq	r3, [r3, #4]
 800e1a4:	6063      	str	r3, [r4, #4]
 800e1a6:	bf04      	itt	eq
 800e1a8:	1809      	addeq	r1, r1, r0
 800e1aa:	6021      	streq	r1, [r4, #0]
 800e1ac:	6054      	str	r4, [r2, #4]
 800e1ae:	e7ca      	b.n	800e146 <_free_r+0x22>
 800e1b0:	bd38      	pop	{r3, r4, r5, pc}
 800e1b2:	bf00      	nop
 800e1b4:	24004df4 	.word	0x24004df4

0800e1b8 <_init>:
 800e1b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e1ba:	bf00      	nop
 800e1bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e1be:	bc08      	pop	{r3}
 800e1c0:	469e      	mov	lr, r3
 800e1c2:	4770      	bx	lr

0800e1c4 <_fini>:
 800e1c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e1c6:	bf00      	nop
 800e1c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e1ca:	bc08      	pop	{r3}
 800e1cc:	469e      	mov	lr, r3
 800e1ce:	4770      	bx	lr
