// Seed: 2901567946
`define pp_3 0
`celldefine `timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  output id_3;
  input id_2;
  inout id_1;
  logic id_3 = id_2;
endmodule
