Command: report datapath > datapath.log
============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Mar 03 2020  05:20:49 pm
  Module:                 INTER_2
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Inferred components

                      Operator   Signedness  Inputs  Outputs CellArea Line Col   Filename  
===========================================================================================
INTER_2
 gen_filter[0].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[0].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_2796
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[0].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_2667
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[0].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[0].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[0].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[0].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[10].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_3383
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[10].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_2792
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[10].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_2663
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[10].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_2793
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[10].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_2664
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[10].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_2
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[10].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_2
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[11].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_3382
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[11].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_2790
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[11].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_2661
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[11].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_2791
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[11].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_2662
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[11].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_3
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[11].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_3
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[12].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_3381
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[12].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_2788
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[12].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_2659
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[12].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_2789
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[12].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_2660
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[12].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_4
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[12].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_4
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[13].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_3380
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[13].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_2786
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[13].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_2657
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[13].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_2787
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[13].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_2658
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[13].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_5
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[13].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_5
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[14].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_3379
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[14].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_2784
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[14].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_2655
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[14].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_2785
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[14].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_2656
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[14].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_6
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[14].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_6
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[15].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_3378
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[15].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_2782
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[15].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_2653
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[15].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_2783
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[15].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_2654
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[15].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_7
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[15].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_7
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[16].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_3377
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[16].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_2780
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[16].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_2651
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[16].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_2781
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[16].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_2652
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[16].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_8
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[16].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_8
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[17].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_3376
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[17].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_2778
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[17].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_2649
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[17].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_2779
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[17].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_2650
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[17].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_9
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[17].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_9
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[18].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_3375
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[18].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_2776
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[18].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_2647
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[18].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_2777
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[18].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_2648
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[18].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_10
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[18].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_10
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[19].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_3374
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[19].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_2774
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[19].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_2645
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[19].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_2775
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[19].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_2646
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[19].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_11
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[19].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_11
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[1].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_3384
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[1].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_2794
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[1].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_2665
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[1].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_2795
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[1].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_2666
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[1].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_1
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[1].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_1
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[20].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_3372
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[20].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_2770
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[20].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_2641
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[20].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_2771
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[20].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_2642
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[20].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_13
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[20].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_13
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[21].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_3371
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[21].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_2768
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[21].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_2639
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[21].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_2769
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[21].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_2640
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[21].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_14
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[21].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_14
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[22].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_3370
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[22].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_2766
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[22].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_2637
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[22].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_2767
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[22].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_2638
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[22].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_15
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[22].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_15
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[23].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_3369
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[23].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_2764
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[23].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_2635
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[23].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_2765
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[23].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_2636
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[23].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_16
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[23].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_16
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[24].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_3368
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[24].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_2762
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[24].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_2633
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[24].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_2763
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[24].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_2634
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[24].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_17
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[24].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_17
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[25].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_3367
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[25].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_2760
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[25].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_2631
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[25].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_2761
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[25].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_2632
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[25].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_18
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[25].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_18
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[26].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_3366
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[26].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_2758
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[26].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_2629
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[26].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_2759
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[26].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_2630
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[26].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_19
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[26].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_19
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[27].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_3365
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[27].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_2756
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[27].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_2627
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[27].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_2757
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[27].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_2628
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[27].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_20
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[27].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_20
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[28].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_3364
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[28].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_2754
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[28].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_2625
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[28].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_2755
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[28].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_2626
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[28].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_21
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[28].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_21
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[29].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_3363
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[29].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_2752
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[29].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_2623
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[29].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_2753
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[29].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_2624
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[29].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_22
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[29].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_22
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[2].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_3373
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[2].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_2772
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[2].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_2643
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[2].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_2773
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[2].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_2644
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[2].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_12
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[2].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_12
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[30].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_3361
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[30].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_2748
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[30].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_2619
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[30].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_2749
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[30].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_2620
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[30].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_24
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[30].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_24
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[31].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_3360
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[31].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_2746
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[31].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_2617
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[31].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_2747
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[31].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_2618
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[31].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_25
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[31].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_25
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[32].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_3359
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[32].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_2744
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[32].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_2615
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[32].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_2745
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[32].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_2616
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[32].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_26
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[32].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_26
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[33].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_3358
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[33].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_2742
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[33].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_2613
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[33].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_2743
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[33].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_2614
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[33].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_27
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[33].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_27
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[34].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_3357
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[34].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_2740
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[34].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_2611
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[34].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_2741
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[34].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_2612
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[34].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_28
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[34].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_28
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[35].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_3356
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[35].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_2738
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[35].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_2609
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[35].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_2739
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[35].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_2610
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[35].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_29
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[35].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_29
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[36].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_3355
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[36].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_2736
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[36].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_2607
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[36].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_2737
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[36].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_2608
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[36].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_30
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[36].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_30
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[37].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_3354
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[37].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_2734
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[37].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_2605
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[37].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_2735
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[37].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_2606
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[37].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_31
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[37].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_31
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[38].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_3353
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[38].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_2732
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[38].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_2603
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[38].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_2733
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[38].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_2604
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[38].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_32
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[38].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_32
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[39].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_3352
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[39].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_2730
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[39].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_2601
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[39].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_2731
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[39].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_2602
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[39].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_33
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[39].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_33
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[3].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_3362
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[3].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_2750
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[3].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_2621
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[3].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_2751
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[3].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_2622
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[3].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_23
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[3].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_23
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[40].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_3350
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[40].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_2726
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[40].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_2597
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[40].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_2727
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[40].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_2598
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[40].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_35
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[40].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_35
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[41].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_3349
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[41].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_2724
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[41].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_2595
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[41].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_2725
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[41].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_2596
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[41].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_36
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[41].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_36
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[42].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_3348
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[42].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_2722
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[42].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_2593
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[42].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_2723
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[42].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_2594
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[42].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_37
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[42].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_37
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[43].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_3347
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[43].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_2720
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[43].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_2591
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[43].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_2721
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[43].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_2592
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[43].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_38
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[43].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_38
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[44].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_3346
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[44].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_2718
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[44].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_2589
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[44].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_2719
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[44].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_2590
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[44].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_39
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[44].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_39
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[45].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_3345
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[45].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_2716
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[45].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_2587
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[45].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_2717
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[45].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_2588
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[45].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_40
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[45].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_40
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[46].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_3344
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[46].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_2714
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[46].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_2585
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[46].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_2715
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[46].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_2586
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[46].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_41
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[46].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_41
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[47].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_3343
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[47].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_2712
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[47].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_2583
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[47].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_2713
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[47].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_2584
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[47].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_42
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[47].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_42
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[48].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_3342
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[48].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_2710
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[48].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_2581
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[48].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_2711
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[48].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_2582
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[48].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_43
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[48].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_43
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[49].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_3341
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[49].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_2708
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[49].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_2579
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[49].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_2709
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[49].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_2580
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[49].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_44
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[49].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_44
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[4].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_3351
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[4].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_2728
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[4].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_2599
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[4].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_2729
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[4].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_2600
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[4].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_34
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[4].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_34
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[50].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_3339
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[50].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_2704
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[50].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_2575
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[50].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_2705
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[50].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_2576
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[50].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_46
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[50].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_46
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[51].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_3338
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[51].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_2702
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[51].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_2573
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[51].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_2703
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[51].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_2574
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[51].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_47
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[51].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_47
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[52].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_3337
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[52].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_2700
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[52].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_2571
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[52].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_2701
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[52].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_2572
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[52].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_48
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[52].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_48
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[53].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_3336
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[53].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_2698
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[53].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_2569
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[53].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_2699
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[53].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_2570
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[53].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_49
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[53].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_49
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[54].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_3335
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[54].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_2696
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[54].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_2567
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[54].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_2697
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[54].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_2568
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[54].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_50
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[54].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_50
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[55].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_3334
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[55].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_2694
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[55].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_2565
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[55].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_2695
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[55].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_2566
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[55].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_51
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[55].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_51
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[56].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_3333
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[56].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_2692
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[56].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_2563
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[56].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_2693
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[56].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_2564
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[56].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_52
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[56].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_52
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[57].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_3332
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[57].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_2690
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[57].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_2561
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[57].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_2691
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[57].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_2562
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[57].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_53
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[57].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_53
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[58].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_3331
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[58].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_2688
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[58].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_2559
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[58].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_2689
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[58].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_2560
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[58].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_54
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[58].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_54
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[59].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_3330
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[59].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_2686
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[59].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_2557
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[59].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_2687
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[59].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_2558
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[59].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_55
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[59].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_55
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[5].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_3340
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[5].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_2706
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[5].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_2577
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[5].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_2707
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[5].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_2578
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[5].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_45
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[5].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_45
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[60].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_3328
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[60].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_2682
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[60].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_2553
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[60].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_2683
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[60].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_2554
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[60].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_57
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[60].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_57
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[61].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_3327
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[61].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_2680
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[61].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_2551
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[61].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_2681
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[61].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_2552
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[61].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_58
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[61].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_58
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[62].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_3326
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[62].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_2678
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[62].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_2549
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[62].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_2679
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[62].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_2550
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[62].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_59
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[62].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_59
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[63].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_3325
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[63].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_2676
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[63].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_2547
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[63].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_2677
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[63].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_2548
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[63].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_60
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[63].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_60
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[64].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_3324
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[64].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_2674
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[64].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_2545
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[64].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_2675
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[64].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_2546
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[64].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_61
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[64].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_61
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[6].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_3329
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[6].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_2684
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[6].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_2555
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[6].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_2685
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[6].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_2556
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[6].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_56
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[6].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_56
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[7].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_3323
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[7].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_2672
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[7].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_2543
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[7].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_2673
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[7].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_2544
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[7].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_62
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[7].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_62
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[8].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_3322
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[8].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_2670
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[8].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_2541
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[8].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_2671
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[8].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_2542
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[8].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_63
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[8].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_63
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[9].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_3321
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[9].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_2668
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[9].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_2539
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[9].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_2669
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[9].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_2540
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[9].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_64
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[9].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_64
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================

      Type        CellArea Percentage 
--------------------------------------
datapath modules 138309.60      81.10 
external muxes        0.00       0.00 
others            32231.16      18.90 
--------------------------------------
total            170540.76     100.00 

