# RISC_V
Basic single cycle RISC-V CPU implementation in Verilog.


### Block diagram:
![funtable](rsc/Blockdiagram.png)
