// Seed: 2825463540
module module_0 (
    input supply1 id_0,
    input wor id_1,
    output wor id_2,
    input tri1 id_3
    , id_15,
    input tri1 id_4,
    output supply0 id_5,
    input tri1 id_6,
    input wor id_7,
    input wire id_8,
    input uwire id_9,
    output supply0 id_10,
    input tri0 id_11,
    input tri0 id_12,
    input wire id_13
);
  initial assume (-1 || id_11);
endmodule
module module_1 #(
    parameter id_9 = 32'd26
) (
    input wor id_0,
    input wor id_1,
    input uwire id_2,
    input uwire id_3,
    input tri id_4,
    input wand id_5,
    input wire id_6,
    input wor id_7,
    input uwire id_8,
    input uwire _id_9,
    input uwire id_10,
    input supply0 id_11,
    input tri id_12,
    output tri id_13,
    output supply1 id_14,
    input wire id_15,
    input wire id_16,
    input tri1 id_17
);
  logic [1 : id_9] id_19;
  wire id_20;
  module_0 modCall_1 (
      id_3,
      id_10,
      id_13,
      id_4,
      id_1,
      id_14,
      id_3,
      id_8,
      id_2,
      id_2,
      id_14,
      id_17,
      id_10,
      id_5
  );
  assign modCall_1.id_1 = 0;
endmodule
