// Seed: 1381501723
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = 1;
  uwire id_7;
  assign id_7 = 1;
endmodule
module module_1 (
    output supply1 id_0,
    output wand id_1
);
  assign id_1 = id_3;
  supply1 id_4;
  wire id_5;
  assign id_4 = 1;
  module_0(
      id_4, id_4, id_5, id_4, id_4, id_5
  );
endmodule
module module_2 (
    input uwire id_0,
    input uwire id_1,
    input tri1  id_2,
    input wand  id_3
);
  wire id_5;
  id_6(
      .id_0(id_0 != id_1), .id_1(1), .id_2(id_2), .id_3(1)
  );
  wire id_7;
  assign id_7 = 1 ? id_1 : 1;
  module_0(
      id_5, id_5, id_5, id_5, id_5, id_5
  );
endmodule
