Cadence Genus(TM) Synthesis Solution.
Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 17.22-s017_1, built Sun Apr 01 2018
Options: -legacy_ui -files synth_script.tcl 
Date:    Mon Jan 02 14:49:59 2023
Host:    cadence6 (x86_64 w/Linux 3.10.0-1160.el7.x86_64) (4cores*4cpus*1physical cpu*Intel(R) Xeon(R) CPU E5-1607 v3 @ 3.10GHz 10240KB) (32685720KB)
OS:      Red Hat Enterprise Linux Server release 7.9 (Maipo)

Checking out license: Genus_Synthesis

Loading tool scripts...

Finished loading tool scripts (10 seconds elapsed).

#@ Processing -files option
@genus 1> source synth_script.tcl
  Setting attribute of root '/': 'init_lib_search_path' = /home/vlsi6/pdk/scl_pdk/stdlib/fs120/liberty/lib_flow_ss

Threads Configured:3
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'srlab4' (File /home/vlsi6/pdk/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib, Line 88858)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'srlab2' (File /home/vlsi6/pdk/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib, Line 128076)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'srlab1' (File /home/vlsi6/pdk/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib, Line 211354)

  Message Summary for Library tsl18fs120_scl_ss.lib:
  **************************************************
  Could not find an attribute in the library. [LBR-436]: 2
  Missing clock pin in the sequential cell. [LBR-525]: 3
  An unsupported construct was detected in this library. [LBR-40]: 1
  **************************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.620000, 125.000000) in library 'tsl18fs120_scl_ss.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).
Cell 'slbhb2' is avoided.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slbhb2' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
        : This library has a valid test_cell function, but its regular cell function is either missing or not completely understood (e.g. if the cell has a state_table construct).
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slchq4' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Cell 'slbhb1' is avoided.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slbhb1' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'adiode' must have an output pin.
        : Add the missing output pin(s), then reload the library. Otherwise, the library cell will be marked as unusable and as timing model.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'adiode' must have an output pin.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slclq2' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Cell 'slbhb4' is avoided.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slbhb4' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slclq1' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slnln4' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'cload1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'cload1' must have an output pin.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slchq1' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slchq2' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slnln2' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slnhn2' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slnln1' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slnhn4' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slnhn1' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slclq4' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
  Setting attribute of root '/': 'library' = tsl18fs120_scl_ss.lib
  Setting attribute of root '/': 'init_hdl_search_path' = /home/vlsi6/cpu
	initial begin
	      |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '/home/vlsi6/cpu/ALU.v' on line 157, column 8.
        : The following constructs will be ignored:
    - initial block
    - final block
    - program block
    - property block
    - sequence block
    - covergroup
    - checker block
    - gate drive strength
    - system task enable
    - reg declaration with initial value
    - specify block.
	initial begin
	      |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '/home/vlsi6/cpu/cpu.v' on line 19, column 8.
	initial begin
	      |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '/home/vlsi6/cpu/cpu.v' on line 142, column 8.
	initial begin
	      |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '/home/vlsi6/cpu/cpu.v' on line 239, column 8.
	initial begin
	      |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '/home/vlsi6/cpu/cpu.v' on line 262, column 8.
	initial begin
	      |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '/home/vlsi6/cpu/cpu.v' on line 289, column 8.
	initial begin
	      |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '/home/vlsi6/cpu/cpu.v' on line 321, column 8.
	initial begin
	      |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '/home/vlsi6/cpu/cpu.v' on line 382, column 8.
	initial begin
	      |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '/home/vlsi6/cpu/cpu.v' on line 422, column 8.
	initial begin
	      |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '/home/vlsi6/cpu/cpu.v' on line 486, column 8.
	initial begin
	      |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '/home/vlsi6/cpu/cpu.v' on line 554, column 8.
	initial begin
	      |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '/home/vlsi6/cpu/cpu.v' on line 618, column 8.
	initial begin
	      |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '/home/vlsi6/cpu/cpu.v' on line 651, column 8.
	initial begin
	      |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '/home/vlsi6/cpu/cpu.v' on line 710, column 8.
	initial begin
	      |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '/home/vlsi6/cpu/cpu.v' on line 837, column 8.
  Setting attribute of root '/': 'information_level' = 6
            Reading Verilog file '/home/vlsi6/cpu/cpu.v'
            Reading Verilog file '/home/vlsi6/cpu/opcodes.v'
            Reading Verilog file '/home/vlsi6/cpu/ALU.v'
module FullAdder_1bit (A, B, S, Cin, Cout);
                    |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'FullAdder_1bit' with Verilog module in file '/home/vlsi6/cpu/ALU.v' on line 5, column 21.
        : A Verilog description is replaced when a new description of the same name and same library is read again.
    Verilog descriptions are:
       module
       macromodule
    SystemVerilog adds the following descriptions:
       interface
       program
       package.
module FullAdder_4bit (A, B, S, Cin, Cout);
                    |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'FullAdder_4bit' with Verilog module in file '/home/vlsi6/cpu/ALU.v' on line 16, column 21.
module FullAdder_16bit (A, B, S, Cin, Cout);
                     |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'FullAdder_16bit' with Verilog module in file '/home/vlsi6/cpu/ALU.v' on line 31, column 22.
module Not_16bit (A, S);
               |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'Not_16bit' with Verilog module in file '/home/vlsi6/cpu/ALU.v' on line 46, column 16.
module And_16bit (A, B, S);
               |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'And_16bit' with Verilog module in file '/home/vlsi6/cpu/ALU.v' on line 55, column 16.
module Or_16bit (A, B, S);
              |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'Or_16bit' with Verilog module in file '/home/vlsi6/cpu/ALU.v' on line 65, column 15.
module ComplementOfTwo_16bit (A, S);
                           |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'ComplementOfTwo_16bit' with Verilog module in file '/home/vlsi6/cpu/ALU.v' on line 75, column 28.
module Lshift_16bit (A, S);
                  |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'Lshift_16bit' with Verilog module in file '/home/vlsi6/cpu/ALU.v' on line 85, column 19.
module ArithmeticRshift_16bit (A, S);
                            |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'ArithmeticRshift_16bit' with Verilog module in file '/home/vlsi6/cpu/ALU.v' on line 96, column 29.
module Subtract_16bit (A, B, S, Ov);
                    |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'Subtract_16bit' with Verilog module in file '/home/vlsi6/cpu/ALU.v' on line 107, column 21.
module ALU (A, B, FuncCode, C, BCond);
         |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'ALU' with Verilog module in file '/home/vlsi6/cpu/ALU.v' on line 120, column 10.
	initial begin
	      |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '/home/vlsi6/cpu/ALU.v' on line 157, column 8.
module Register(clk, rs1, rs2, rd, writeData, readData1, readData2, regWrite, reset_n);
              |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'Register' with Verilog module in file '/home/vlsi6/cpu/cpu.v' on line 6, column 15.
	initial begin
	      |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '/home/vlsi6/cpu/cpu.v' on line 19, column 8.
module ImmediateGenerator(instruction, immediate);
                        |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'ImmediateGenerator' with Verilog module in file '/home/vlsi6/cpu/cpu.v' on line 46, column 25.
module ImmExtender(PC, inputImmediate, outputImmediate);
                 |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'ImmExtender' with Verilog module in file '/home/vlsi6/cpu/cpu.v' on line 88, column 18.
module MUX2to1(input0, input1, selector, output0);
             |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'MUX2to1' with Verilog module in file '/home/vlsi6/cpu/cpu.v' on line 96, column 14.
module MUX4to1(input0, input1, input2, input3, selector, output0);
             |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'MUX4to1' with Verilog module in file '/home/vlsi6/cpu/cpu.v' on line 105, column 14.
module MUXPC(input0, input1, input2, selector, output0);
           |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'MUXPC' with Verilog module in file '/home/vlsi6/cpu/cpu.v' on line 121, column 12.
module PC(writePC, outputPC, clk, reset_n, writeFlag);
        |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'PC' with Verilog module in file '/home/vlsi6/cpu/cpu.v' on line 132, column 9.
	initial begin
	      |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '/home/vlsi6/cpu/cpu.v' on line 142, column 8.
module ALUControl(opCode, funcCode, ALUOp);
                |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'ALUControl' with Verilog module in file '/home/vlsi6/cpu/cpu.v' on line 158, column 17.
module IFControl(opCode, funcCode, rdSelector, writeFlag);
               |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'IFControl' with Verilog module in file '/home/vlsi6/cpu/cpu.v' on line 231, column 16.
	initial begin
	      |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '/home/vlsi6/cpu/cpu.v' on line 239, column 8.
module EXControl(opCode, funcCode, memRead, ALUSrc, writeFlag);
               |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'EXControl' with Verilog module in file '/home/vlsi6/cpu/cpu.v' on line 252, column 16.
	initial begin
	      |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '/home/vlsi6/cpu/cpu.v' on line 262, column 8.
module MEMControl(opCode, funcCode, memWrite, regWrite, writeFlag);
                |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'MEMControl' with Verilog module in file '/home/vlsi6/cpu/cpu.v' on line 279, column 17.
	initial begin
	      |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '/home/vlsi6/cpu/cpu.v' on line 289, column 8.
module WBControl(opCode, funcCode, dataSelector, regWrite, isHalt, isWWD, writeFlag);
               |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'WBControl' with Verilog module in file '/home/vlsi6/cpu/cpu.v' on line 306, column 16.
	initial begin
	      |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '/home/vlsi6/cpu/cpu.v' on line 321, column 8.
module GeneralPipeline(clk, inPC, inNumInst, inOpCode, inFuncCode, inRS1, inRS2, inRD, inWriteFlag,
                     |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'GeneralPipeline' with Verilog module in file '/home/vlsi6/cpu/cpu.v' on line 352, column 22.
	initial begin
	      |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '/home/vlsi6/cpu/cpu.v' on line 382, column 8.
module IDPipeline(clk, inInstruction, inPC, instruction, PC, rdSelector, writeFlag, flushFlag);
                |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'IDPipeline' with Verilog module in file '/home/vlsi6/cpu/cpu.v' on line 404, column 17.
	initial begin
	      |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '/home/vlsi6/cpu/cpu.v' on line 422, column 8.
module EXPipeline(clk, inPC, inNumInst, inOpCode, inFuncCode, inRS1, inRS2, inRD, inImm, inReadData1, inReadData2, inWriteFlag,
                |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'EXPipeline' with Verilog module in file '/home/vlsi6/cpu/cpu.v' on line 451, column 17.
	initial begin
	      |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '/home/vlsi6/cpu/cpu.v' on line 486, column 8.
module MEMPipeline(clk, inPC, inNumInst, inOpCode, inFuncCode, inRS1, inRS2, inRD, inImmExtend, inALUResult, inReadData1, inReadData2, inMemRead, inWriteFlag,
                 |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'MEMPipeline' with Verilog module in file '/home/vlsi6/cpu/cpu.v' on line 512, column 18.
	initial begin
	      |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '/home/vlsi6/cpu/cpu.v' on line 554, column 8.
module WBPipeline(clk, inPC, inNumInst, inOpCode, inFuncCode, inRS1, inRS2, inRD, inImmExtend, inALUResult, inReadData, inReadData1, inWriteFlag,
                |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'WBPipeline' with Verilog module in file '/home/vlsi6/cpu/cpu.v' on line 577, column 17.
	initial begin
	      |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '/home/vlsi6/cpu/cpu.v' on line 618, column 8.
module HazardUnit(reset_n, rs1ID, rs2ID, rdEX, memRead, PCWrite, IDWrite, IDFlushFlag, EXWrite, PCCtrl);
                |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'HazardUnit' with Verilog module in file '/home/vlsi6/cpu/cpu.v' on line 633, column 17.
	initial begin
	      |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '/home/vlsi6/cpu/cpu.v' on line 651, column 8.
module ForwardUnit(rs1EX, rs2EX, rdMEM, rdWB, opCode, funcCode, RegWriteMEM, RegWriteWB, forwardA, forwardB);
                 |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'ForwardUnit' with Verilog module in file '/home/vlsi6/cpu/cpu.v' on line 686, column 18.
	initial begin
	      |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '/home/vlsi6/cpu/cpu.v' on line 710, column 8.
module cpu(clk, reset_n, readM1, address1, data1, readM2, writeM2, address2, data2, num_inst, output_port, is_halted);
         |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'cpu' with Verilog module in file '/home/vlsi6/cpu/cpu.v' on line 732, column 10.
	initial begin
	      |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '/home/vlsi6/cpu/cpu.v' on line 837, column 8.
            Reading Verilog file '/home/vlsi6/cpu/ALU.v'
module FullAdder_1bit (A, B, S, Cin, Cout);
                    |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'FullAdder_1bit' with Verilog module in file '/home/vlsi6/cpu/ALU.v' on line 5, column 21.
module FullAdder_4bit (A, B, S, Cin, Cout);
                    |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'FullAdder_4bit' with Verilog module in file '/home/vlsi6/cpu/ALU.v' on line 16, column 21.
module FullAdder_16bit (A, B, S, Cin, Cout);
                     |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'FullAdder_16bit' with Verilog module in file '/home/vlsi6/cpu/ALU.v' on line 31, column 22.
module Not_16bit (A, S);
               |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'Not_16bit' with Verilog module in file '/home/vlsi6/cpu/ALU.v' on line 46, column 16.
module And_16bit (A, B, S);
               |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'And_16bit' with Verilog module in file '/home/vlsi6/cpu/ALU.v' on line 55, column 16.
module Or_16bit (A, B, S);
              |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'Or_16bit' with Verilog module in file '/home/vlsi6/cpu/ALU.v' on line 65, column 15.
module ComplementOfTwo_16bit (A, S);
                           |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'ComplementOfTwo_16bit' with Verilog module in file '/home/vlsi6/cpu/ALU.v' on line 75, column 28.
module Lshift_16bit (A, S);
                  |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'Lshift_16bit' with Verilog module in file '/home/vlsi6/cpu/ALU.v' on line 85, column 19.
module ArithmeticRshift_16bit (A, S);
                            |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'ArithmeticRshift_16bit' with Verilog module in file '/home/vlsi6/cpu/ALU.v' on line 96, column 29.
module Subtract_16bit (A, B, S, Ov);
                    |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'Subtract_16bit' with Verilog module in file '/home/vlsi6/cpu/ALU.v' on line 107, column 21.
module ALU (A, B, FuncCode, C, BCond);
         |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'ALU' with Verilog module in file '/home/vlsi6/cpu/ALU.v' on line 120, column 10.
	initial begin
	      |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '/home/vlsi6/cpu/ALU.v' on line 157, column 8.
Warning : Cannot open file. [VLOGPT-650]
        : File 'Memory.v.'.
        : The specified file could not be opened.  Check the value of the init_hdl_search_path attribute.
            Reading Verilog file '/home/vlsi6/cpu/opcodes.v'
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'FullAdder_1bit' in library 'default' with newly read Verilog module 'FullAdder_1bit' in the same library in file '/home/vlsi6/cpu/ALU.v' on line 5.
        : A newly read VHDL entity replaces any previously read Verilog module or VHDL entity in the same library if its name matches (case-insensitively) the existing module or entity.
    For instance:
        VHDL 'foo'                  replaces  VHDL {'FOO' or 'foo' or 'Foo' or ...} in the same library
        VHDL 'foo' (in any library) replaces  Verilog {'FOO' or 'foo' or 'Foo' or ...} in the same library
 
A newly read Verilog module replaces any previously read Verilog module if its name matches (case-sensitively) that module.  Further, it replaces any previously read VHDL entity in the same library if its name matches (case -insensitively) that entity.
    For instance:
        Verilog 'foo' replaces    VHDL {'FOO' or 'foo' or 'Foo' or ...} in the same library
        Verilog 'foo' replaces    Verilog 'foo' only
    In addition:
        Verilog 'foo' does not replace Verilog 'FOO' and the two remain as distinct modules.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'FullAdder_4bit' in library 'default' with newly read Verilog module 'FullAdder_4bit' in the same library in file '/home/vlsi6/cpu/ALU.v' on line 16.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'FullAdder_16bit' in library 'default' with newly read Verilog module 'FullAdder_16bit' in the same library in file '/home/vlsi6/cpu/ALU.v' on line 31.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'Not_16bit' in library 'default' with newly read Verilog module 'Not_16bit' in the same library in file '/home/vlsi6/cpu/ALU.v' on line 46.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'And_16bit' in library 'default' with newly read Verilog module 'And_16bit' in the same library in file '/home/vlsi6/cpu/ALU.v' on line 55.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'Or_16bit' in library 'default' with newly read Verilog module 'Or_16bit' in the same library in file '/home/vlsi6/cpu/ALU.v' on line 65.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'ComplementOfTwo_16bit' in library 'default' with newly read Verilog module 'ComplementOfTwo_16bit' in the same library in file '/home/vlsi6/cpu/ALU.v' on line 75.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'Lshift_16bit' in library 'default' with newly read Verilog module 'Lshift_16bit' in the same library in file '/home/vlsi6/cpu/ALU.v' on line 85.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'ArithmeticRshift_16bit' in library 'default' with newly read Verilog module 'ArithmeticRshift_16bit' in the same library in file '/home/vlsi6/cpu/ALU.v' on line 96.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'Subtract_16bit' in library 'default' with newly read Verilog module 'Subtract_16bit' in the same library in file '/home/vlsi6/cpu/ALU.v' on line 107.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'ALU' in library 'default' with newly read Verilog module 'ALU' in the same library in file '/home/vlsi6/cpu/ALU.v' on line 120.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'Register' in library 'default' with newly read Verilog module 'Register' in the same library in file '/home/vlsi6/cpu/cpu.v' on line 6.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'ImmediateGenerator' in library 'default' with newly read Verilog module 'ImmediateGenerator' in the same library in file '/home/vlsi6/cpu/cpu.v' on line 46.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'ImmExtender' in library 'default' with newly read Verilog module 'ImmExtender' in the same library in file '/home/vlsi6/cpu/cpu.v' on line 88.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'MUX2to1' in library 'default' with newly read Verilog module 'MUX2to1' in the same library in file '/home/vlsi6/cpu/cpu.v' on line 96.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'MUX4to1' in library 'default' with newly read Verilog module 'MUX4to1' in the same library in file '/home/vlsi6/cpu/cpu.v' on line 105.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'MUXPC' in library 'default' with newly read Verilog module 'MUXPC' in the same library in file '/home/vlsi6/cpu/cpu.v' on line 121.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'PC' in library 'default' with newly read Verilog module 'PC' in the same library in file '/home/vlsi6/cpu/cpu.v' on line 132.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'ALUControl' in library 'default' with newly read Verilog module 'ALUControl' in the same library in file '/home/vlsi6/cpu/cpu.v' on line 158.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'IFControl' in library 'default' with newly read Verilog module 'IFControl' in the same library in file '/home/vlsi6/cpu/cpu.v' on line 231.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'EXControl' in library 'default' with newly read Verilog module 'EXControl' in the same library in file '/home/vlsi6/cpu/cpu.v' on line 252.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'MEMControl' in library 'default' with newly read Verilog module 'MEMControl' in the same library in file '/home/vlsi6/cpu/cpu.v' on line 279.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'WBControl' in library 'default' with newly read Verilog module 'WBControl' in the same library in file '/home/vlsi6/cpu/cpu.v' on line 306.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'GeneralPipeline' in library 'default' with newly read Verilog module 'GeneralPipeline' in the same library in file '/home/vlsi6/cpu/cpu.v' on line 352.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'IDPipeline' in library 'default' with newly read Verilog module 'IDPipeline' in the same library in file '/home/vlsi6/cpu/cpu.v' on line 404.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'EXPipeline' in library 'default' with newly read Verilog module 'EXPipeline' in the same library in file '/home/vlsi6/cpu/cpu.v' on line 451.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'MEMPipeline' in library 'default' with newly read Verilog module 'MEMPipeline' in the same library in file '/home/vlsi6/cpu/cpu.v' on line 512.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'WBPipeline' in library 'default' with newly read Verilog module 'WBPipeline' in the same library in file '/home/vlsi6/cpu/cpu.v' on line 577.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'HazardUnit' in library 'default' with newly read Verilog module 'HazardUnit' in the same library in file '/home/vlsi6/cpu/cpu.v' on line 633.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'ForwardUnit' in library 'default' with newly read Verilog module 'ForwardUnit' in the same library in file '/home/vlsi6/cpu/cpu.v' on line 686.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'cpu' in library 'default' with newly read Verilog module 'cpu' in the same library in file '/home/vlsi6/cpu/cpu.v' on line 732.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A2' and 'ZN' in libcell 'xn02d2' is 'neg_unate', but unateness determined from function is 'non_unate'.
        : The 'timing_sense' attribute will be respected.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A2' and 'ZN' in libcell 'xn02d2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'ZN' in libcell 'xn02d2'.
        : Setting the 'timing_sense' to non_unate.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A1' and 'ZN' in libcell 'xn02d2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A1' and 'ZN' in libcell 'xn02d2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'ZN' in libcell 'xn02d2'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A2' and 'Z' in libcell 'xr02d1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A2' and 'Z' in libcell 'xr02d1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'xr02d1'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A1' and 'Z' in libcell 'xr02d1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A1' and 'Z' in libcell 'xr02d1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'xr02d1'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'SD' and 'Q' in libcell 'slbhb2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SD_Q_n90' between pins 'SD' and 'Q' in libcell 'slbhb2'.
        : The library cell is sequential and it has a combinational arc involving at least one pin that is only used in scan mode.  You can enable such arcs by setting root-level attribute "ignore_scan_combinational_arcs" to false, but that will deem the cell unusable.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'SC' and 'Q' in libcell 'slbhb2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SC_Q_n61' between pins 'SC' and 'Q' in libcell 'slbhb2'.
Info    : Setting the maximum print count of this message to 10 if information_level is less than 9. [LBR-161]
        : To print all the warning messages, set the information_level to 9.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'SC' and 'Q' in libcell 'slbhb2'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SC_Q_n92' between pins 'SC' and 'Q' in libcell 'slbhb2'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SD_QN_n61' between pins 'SD' and 'QN' in libcell 'slbhb2'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SC_QN_n63' between pins 'SC' and 'QN' in libcell 'slbhb2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'SC' and 'QN' in libcell 'slbhb2'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SC_QN_n94' between pins 'SC' and 'QN' in libcell 'slbhb2'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SD_Q_n90' between pins 'SD' and 'Q' in libcell 'slchq4'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SC_Q_n61' between pins 'SC' and 'Q' in libcell 'slchq4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'SC' and 'Q' in libcell 'slchq4'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SC_Q_n92' between pins 'SC' and 'Q' in libcell 'slchq4'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SD_Q_n90' between pins 'SD' and 'Q' in libcell 'slnlb2'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SC_Q_n61' between pins 'SC' and 'Q' in libcell 'slnlb2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'SC' and 'Q' in libcell 'slnlb2'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SC_Q_n92' between pins 'SC' and 'Q' in libcell 'slnlb2'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SD_QN_n61' between pins 'SD' and 'QN' in libcell 'slnlb2'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SC_QN_n63' between pins 'SC' and 'QN' in libcell 'slnlb2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'SC' and 'QN' in libcell 'slnlb2'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SC_QN_n94' between pins 'SC' and 'QN' in libcell 'slnlb2'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SD_Q_n90' between pins 'SD' and 'Q' in libcell 'slnlq2'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SC_Q_n61' between pins 'SC' and 'Q' in libcell 'slnlq2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'SC' and 'Q' in libcell 'slnlq2'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SC_Q_n92' between pins 'SC' and 'Q' in libcell 'slnlq2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'ZN' in libcell 'mi02d4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'su01d1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'su01d1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'su01d1'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SD_Q_n90' between pins 'SD' and 'Q' in libcell 'slnhq2'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SC_Q_n61' between pins 'SC' and 'Q' in libcell 'slnhq2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'SC' and 'Q' in libcell 'slnhq2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A3' and 'Z' in libcell 'xr03d2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'xr03d2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'xr03d2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ad01d1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ad01d1'.
Warning : Libcell will be treated as a timing model. [LBR-158]
        : Lib_pin 'bh01d1/I' has no incoming arcs.
        : Ensure that the relevant timing arcs are defined in the Liberty model of the libcell.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'cpu' from file '/home/vlsi6/cpu/cpu.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'HazardUnit' from file '/home/vlsi6/cpu/cpu.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ForwardUnit' from file '/home/vlsi6/cpu/cpu.v'.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'use_rs1' in module 'ForwardUnit' in file '/home/vlsi6/cpu/cpu.v' on line 715.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'use_rs2' in module 'ForwardUnit' in file '/home/vlsi6/cpu/cpu.v' on line 715.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'MUX4to1' from file '/home/vlsi6/cpu/cpu.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'PC' from file '/home/vlsi6/cpu/cpu.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'IDPipeline' from file '/home/vlsi6/cpu/cpu.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'MUXPC' from file '/home/vlsi6/cpu/cpu.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'Register' from file '/home/vlsi6/cpu/cpu.v'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'r' in module 'Register' in file '/home/vlsi6/cpu/cpu.v' on line 17.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'r' in module 'Register' in file '/home/vlsi6/cpu/cpu.v' on line 36.
Info    : Unused module input port. [CDFG-500]
        : Input port 'clk' is not used in module 'Register' in file '/home/vlsi6/cpu/cpu.v' on line 7.
        : The value of the input port is not used within the design.
Info    : Latch inferred.  [CDFG2G-616]
        : Latch inferred for variable 'r[0]' in file '/home/vlsi6/cpu/cpu.v' on line 36, column 21.
        : Use 'set_attribute hdl_error_on_latch true' to issue an error when a latch is inferred. Use 'set_attribute hdl_latch_keep_feedback true' to infer combinational logic rather than a latch when a variable is explicitly assigned to itself.
Info    : Latch inferred.  [CDFG2G-616]
        : Latch inferred for variable 'r[1]' in file '/home/vlsi6/cpu/cpu.v' on line 36, column 21.
Info    : Latch inferred.  [CDFG2G-616]
        : Latch inferred for variable 'r[2]' in file '/home/vlsi6/cpu/cpu.v' on line 36, column 21.
Info    : Latch inferred.  [CDFG2G-616]
        : Latch inferred for variable 'r[3]' in file '/home/vlsi6/cpu/cpu.v' on line 36, column 21.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ImmediateGenerator' from file '/home/vlsi6/cpu/cpu.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'EXPipeline' from file '/home/vlsi6/cpu/cpu.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'GeneralPipeline' from file '/home/vlsi6/cpu/cpu.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'EXControl' from file '/home/vlsi6/cpu/cpu.v'.
Info    : Signal is not referenced within the process or block, but is in the sensitivity list. [CDFG-361]
        : Signal 'funcCode' in module 'EXControl' in file '/home/vlsi6/cpu/cpu.v' on line 277.
        : Asynchronous logic, such as a latch or combinational logic, is inferred for this process or block. Signals that are not referenced can be removed from the sensitivity list. If the intent is to infer a flip-flop, ensure that the process or block is sensitive to the signal edge by adding 'posedge' or 'negedge' for Verilog designs or 'event' for VHDL designs.
Info    : Unused module input port. [CDFG-500]
        : Input port 'funcCode' is not used in module 'EXControl' in file '/home/vlsi6/cpu/cpu.v' on line 254.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ImmExtender' from file '/home/vlsi6/cpu/cpu.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'MUX2to1' from file '/home/vlsi6/cpu/cpu.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ALUControl' from file '/home/vlsi6/cpu/cpu.v'.
Info    : Latch inferred.  [CDFG2G-616]
        : Latch inferred for variable 'ALUOp' in file '/home/vlsi6/cpu/cpu.v' on line 164, column 20.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ALU' from file '/home/vlsi6/cpu/ALU.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'FullAdder_16bit' from file '/home/vlsi6/cpu/ALU.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'FullAdder_4bit' from file '/home/vlsi6/cpu/ALU.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'FullAdder_1bit' from file '/home/vlsi6/cpu/ALU.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'Subtract_16bit' from file '/home/vlsi6/cpu/ALU.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ComplementOfTwo_16bit' from file '/home/vlsi6/cpu/ALU.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'Not_16bit' from file '/home/vlsi6/cpu/ALU.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'And_16bit' from file '/home/vlsi6/cpu/ALU.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'Or_16bit' from file '/home/vlsi6/cpu/ALU.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'Lshift_16bit' from file '/home/vlsi6/cpu/ALU.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ArithmeticRshift_16bit' from file '/home/vlsi6/cpu/ALU.v'.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'adderSumOut' in module 'ALU' in file '/home/vlsi6/cpu/ALU.v' on line 162.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'subtractOutput' in module 'ALU' in file '/home/vlsi6/cpu/ALU.v' on line 162.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'notOutput' in module 'ALU' in file '/home/vlsi6/cpu/ALU.v' on line 162.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'andOutput' in module 'ALU' in file '/home/vlsi6/cpu/ALU.v' on line 162.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'orOutput' in module 'ALU' in file '/home/vlsi6/cpu/ALU.v' on line 162.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'LshiftOutput' in module 'ALU' in file '/home/vlsi6/cpu/ALU.v' on line 162.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'ArithmeticRshiftOutput' in module 'ALU' in file '/home/vlsi6/cpu/ALU.v' on line 162.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'complementOutput' in module 'ALU' in file '/home/vlsi6/cpu/ALU.v' on line 162.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'MEMPipeline' from file '/home/vlsi6/cpu/cpu.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'MEMControl' from file '/home/vlsi6/cpu/cpu.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'WBPipeline' from file '/home/vlsi6/cpu/cpu.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'WBControl' from file '/home/vlsi6/cpu/cpu.v'.
Info    : Signal is not referenced within the process or block, but is in the sensitivity list. [CDFG-361]
        : Signal 'WB_isWWD' in module 'cpu' in file '/home/vlsi6/cpu/cpu.v' on line 855.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'outputPC[0]' in module 'PC'.
        : This may cause simulation mismatches between the original and synthesized designs.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'outputPC[1]' in module 'PC'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'outputPC[2]' in module 'PC'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'outputPC[3]' in module 'PC'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'outputPC[4]' in module 'PC'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'outputPC[5]' in module 'PC'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'outputPC[6]' in module 'PC'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'outputPC[7]' in module 'PC'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'outputPC[8]' in module 'PC'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'outputPC[9]' in module 'PC'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'outputPC[10]' in module 'PC'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'outputPC[11]' in module 'PC'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'outputPC[12]' in module 'PC'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'outputPC[13]' in module 'PC'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'outputPC[14]' in module 'PC'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'outputPC[15]' in module 'PC'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[0][0]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[0][1]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[0][2]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[0][3]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[0][4]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[0][5]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[0][6]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[0][7]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[0][8]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[0][9]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[0][10]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[0][11]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[0][12]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[0][13]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[0][14]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[0][15]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[1][0]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[1][1]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[1][2]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[1][3]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[1][4]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[1][5]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[1][6]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[1][7]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[1][8]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[1][9]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[1][10]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[1][11]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[1][12]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[1][13]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[1][14]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[1][15]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[2][0]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[2][1]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[2][2]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[2][3]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[2][4]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[2][5]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[2][6]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[2][7]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[2][8]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[2][9]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[2][10]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[2][11]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[2][12]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[2][13]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[2][14]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[2][15]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[3][0]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[3][1]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[3][2]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[3][3]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[3][4]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[3][5]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[3][6]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[3][7]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[3][8]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[3][9]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[3][10]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[3][11]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[3][12]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[3][13]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[3][14]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[3][15]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'num_inst[0]' in module 'cpu'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'num_inst[1]' in module 'cpu'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'num_inst[2]' in module 'cpu'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'num_inst[3]' in module 'cpu'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'num_inst[4]' in module 'cpu'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'num_inst[5]' in module 'cpu'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'num_inst[6]' in module 'cpu'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'num_inst[7]' in module 'cpu'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'num_inst[8]' in module 'cpu'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'num_inst[9]' in module 'cpu'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'num_inst[10]' in module 'cpu'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'num_inst[11]' in module 'cpu'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'num_inst[12]' in module 'cpu'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'num_inst[13]' in module 'cpu'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'num_inst[14]' in module 'cpu'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'num_inst[15]' in module 'cpu'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'output_port[0]' in module 'cpu'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'output_port[1]' in module 'cpu'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'output_port[2]' in module 'cpu'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'output_port[3]' in module 'cpu'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'output_port[4]' in module 'cpu'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'output_port[5]' in module 'cpu'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'output_port[6]' in module 'cpu'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'output_port[7]' in module 'cpu'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'output_port[8]' in module 'cpu'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'output_port[9]' in module 'cpu'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'output_port[10]' in module 'cpu'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'output_port[11]' in module 'cpu'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'output_port[12]' in module 'cpu'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'output_port[13]' in module 'cpu'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'output_port[14]' in module 'cpu'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'output_port[15]' in module 'cpu'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'cpu'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
        Applying wireload models.
        Computing net loads.
  Checking the design.

 	 Check Design Report
	 -------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'cpu'

No empty modules in design 'cpu'

  Done Checking the design.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.22-s017_1
  Generated on:           Jan 02 2023  02:50:11 pm
  Module:                 cpu
  Technology library:     tsl18fs120_scl_ss 1
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

-------------------------------------------------------------------------------
Sequential data pins driven by a clock signal

The following sequential data pins are driven by a clock signal:                

/designs/cpu/instances_hier/Pipeline_EX/instances_hier/EXGeneralPipeline/instances_seq/numInst_reg/pins_in/d
/designs/cpu/instances_hier/Pipeline_EX/instances_hier/EXGeneralPipeline/instances_seq/writeFlag_reg/pins_in/d
/designs/cpu/instances_hier/Pipeline_ID/instances_seq/PC_reg[0]/pins_in/sena
  ... 83 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Sequential clock pins without clock waveform

The following sequential clock pins have no clock waveform driving them.  No    
timing constraints will be derived for paths leading to or from these pins.     

/designs/cpu/instances_hier/aluContol/instances_seq/ALUOp_reg[0]/pins_in/ena
/designs/cpu/instances_hier/aluContol/instances_seq/ALUOp_reg[1]/pins_in/ena
/designs/cpu/instances_hier/aluContol/instances_seq/ALUOp_reg[2]/pins_in/ena
  ... 81 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Nets with multiple drivers

The following nets have multiple drivers and at least one of the drivers is     
non-tristate:                                                                   

/designs/cpu/instances_hier/register/nets/r[0][0]
/designs/cpu/instances_hier/register/nets/r[0][10]
/designs/cpu/instances_hier/register/nets/r[0][11]
  ... 109 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Inputs without external driver/transition

The following primary inputs have no external driver or input transition set.   
As a result the transition on the ports will be assumed as zero. The            
'external_driver' attribute is used to add and external driver or the           
'fixed_slew' attribute to add an external transition.                           

/designs/cpu/ports_in/data1[0]
/designs/cpu/ports_in/data1[10]
/designs/cpu/ports_in/data1[11]
  ... 29 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without external load

The following primary outputs have no external load set. As a result the load   
on the ports will be assumed as zero. The 'external_pin_cap' attribute is used  
to add and external pin cap.                                                    

/designs/cpu/ports_out/address1[0]
/designs/cpu/ports_out/address1[10]
/designs/cpu/ports_out/address1[11]
  ... 81 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                   86
 Sequential clock pins without clock waveform                    84
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                     112
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           0
 Outputs without clocked external delays                          0
 Inputs without external driver/transition                       32
 Outputs without external load                                   84
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:        398

  Setting attribute of root '/': 'syn_generic_effort' = medium
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 4 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'Pipeline_ID/mux_PC_443_6', 'Pipeline_ID/mux_instruction_443_6', 
'Pipeline_ID/mux_rdSelector_443_6', 'Pipeline_MEM/mux_memRead_568_16'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'num_inst_reg[0]'.
        : To prevent this optimization, set the 'optimize_constant_1_flops' root attribute to 'false' or 'optimize_constant_1_seq' instance attribute to 'false'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'num_inst_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'num_inst_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'num_inst_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'num_inst_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'num_inst_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'num_inst_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'num_inst_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'num_inst_reg[8]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'num_inst_reg[9]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'num_inst_reg[10]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'num_inst_reg[11]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'num_inst_reg[12]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'num_inst_reg[13]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'num_inst_reg[14]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'num_inst_reg[15]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'output_port_reg[0]'.
        : To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'output_port_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'output_port_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'output_port_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'output_port_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'output_port_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'output_port_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'output_port_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'output_port_reg[8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'output_port_reg[9]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'output_port_reg[10]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'output_port_reg[11]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'output_port_reg[12]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'output_port_reg[13]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'output_port_reg[14]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'output_port_reg[15]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'pc/outputPC_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'pc/outputPC_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'pc/outputPC_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'pc/outputPC_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'pc/outputPC_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'pc/outputPC_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'pc/outputPC_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'pc/outputPC_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'pc/outputPC_reg[8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'pc/outputPC_reg[9]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'pc/outputPC_reg[10]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'pc/outputPC_reg[11]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'pc/outputPC_reg[12]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'pc/outputPC_reg[13]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'pc/outputPC_reg[14]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'pc/outputPC_reg[15]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[0][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[0][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[0][2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[0][3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[0][4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[0][5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[0][6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[0][7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[0][8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[0][9]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[0][10]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[0][11]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[0][12]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[0][13]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[0][14]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[0][15]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[1][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[1][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[1][2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[1][3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[1][4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[1][5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[1][6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[1][7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[1][8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[1][9]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[1][10]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[1][11]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[1][12]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[1][13]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[1][14]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[1][15]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[2][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[2][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[2][2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[2][3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[2][4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[2][5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[2][6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[2][7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[2][8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[2][9]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[2][10]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[2][11]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[2][12]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[2][13]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[2][14]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[2][15]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[3][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[3][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[3][2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[3][3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[3][4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[3][5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[3][6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[3][7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[3][8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[3][9]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[3][10]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[3][11]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[3][12]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[3][13]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[3][14]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[3][15]'.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 120 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'Pipeline_MEM/MEMGeneralPipeline/rs1_reg[0]', 
'Pipeline_MEM/MEMGeneralPipeline/rs1_reg[1]', 
'Pipeline_MEM/MEMGeneralPipeline/rs2_reg[0]', 
'Pipeline_MEM/MEMGeneralPipeline/rs2_reg[1]', 
'Pipeline_WB/WBGeneralPipeline/rs1_reg[0]', 
'Pipeline_WB/WBGeneralPipeline/rs1_reg[1]', 
'Pipeline_WB/WBGeneralPipeline/rs2_reg[0]', 
'Pipeline_WB/WBGeneralPipeline/rs2_reg[1]', 'num_inst_reg[0]', 
'num_inst_reg[1]', 'num_inst_reg[2]', 'num_inst_reg[3]', 'num_inst_reg[4]', 
'num_inst_reg[5]', 'num_inst_reg[6]', 'num_inst_reg[7]', 'num_inst_reg[8]', 
'num_inst_reg[9]', 'num_inst_reg[10]', 'num_inst_reg[11]', 
'num_inst_reg[12]', 'num_inst_reg[13]', 'num_inst_reg[14]', 
'num_inst_reg[15]', 'output_port_reg[0]', 'output_port_reg[1]', 
'output_port_reg[2]', 'output_port_reg[3]', 'output_port_reg[4]', 
'output_port_reg[5]', 'output_port_reg[6]', 'output_port_reg[7]', 
'output_port_reg[8]', 'output_port_reg[9]', 'output_port_reg[10]', 
'output_port_reg[11]', 'output_port_reg[12]', 'output_port_reg[13]', 
'output_port_reg[14]', 'output_port_reg[15]', 'pc/outputPC_reg[0]', 
'pc/outputPC_reg[1]', 'pc/outputPC_reg[2]', 'pc/outputPC_reg[3]', 
'pc/outputPC_reg[4]', 'pc/outputPC_reg[5]', 'pc/outputPC_reg[6]', 
'pc/outputPC_reg[7]', 'pc/outputPC_reg[8]', 'pc/outputPC_reg[9]', 
'pc/outputPC_reg[10]', 'pc/outputPC_reg[11]', 'pc/outputPC_reg[12]', 
'pc/outputPC_reg[13]', 'pc/outputPC_reg[14]', 'pc/outputPC_reg[15]', 
'register/r_reg[0][0]', 'register/r_reg[0][1]', 'register/r_reg[0][2]', 
'register/r_reg[0][3]', 'register/r_reg[0][4]', 'register/r_reg[0][5]', 
'register/r_reg[0][6]', 'register/r_reg[0][7]', 'register/r_reg[0][8]', 
'register/r_reg[0][9]', 'register/r_reg[0][10]', 'register/r_reg[0][11]', 
'register/r_reg[0][12]', 'register/r_reg[0][13]', 'register/r_reg[0][14]', 
'register/r_reg[0][15]', 'register/r_reg[1][0]', 'register/r_reg[1][1]', 
'register/r_reg[1][2]', 'register/r_reg[1][3]', 'register/r_reg[1][4]', 
'register/r_reg[1][5]', 'register/r_reg[1][6]', 'register/r_reg[1][7]', 
'register/r_reg[1][8]', 'register/r_reg[1][9]', 'register/r_reg[1][10]', 
'register/r_reg[1][11]', 'register/r_reg[1][12]', 'register/r_reg[1][13]', 
'register/r_reg[1][14]', 'register/r_reg[1][15]', 'register/r_reg[2][0]', 
'register/r_reg[2][1]', 'register/r_reg[2][2]', 'register/r_reg[2][3]', 
'register/r_reg[2][4]', 'register/r_reg[2][5]', 'register/r_reg[2][6]', 
'register/r_reg[2][7]', 'register/r_reg[2][8]', 'register/r_reg[2][9]', 
'register/r_reg[2][10]', 'register/r_reg[2][11]', 'register/r_reg[2][12]', 
'register/r_reg[2][13]', 'register/r_reg[2][14]', 'register/r_reg[2][15]', 
'register/r_reg[3][0]', 'register/r_reg[3][1]', 'register/r_reg[3][2]', 
'register/r_reg[3][3]', 'register/r_reg[3][4]', 'register/r_reg[3][5]', 
'register/r_reg[3][6]', 'register/r_reg[3][7]', 'register/r_reg[3][8]', 
'register/r_reg[3][9]', 'register/r_reg[3][10]', 'register/r_reg[3][11]', 
'register/r_reg[3][12]', 'register/r_reg[3][13]', 'register/r_reg[3][14]', 
'register/r_reg[3][15]'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted sequential, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 7 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'alu/arithmeticshifter', 'alu/complementer/adder/adder0/adder0', 
'alu/complementer/notA', 'alu/lshifter', 'alu/notter', 
'alu/subtracter/complementer/adder/adder0/adder0', 
'alu/subtracter/complementer/notA'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 5 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'hazardUnit/mux_IDWrite_671_37', 'hazardUnit/mux_PCWrite_671_37', 
'register/mux_r[1]_37_15', 'register/mux_r[2]_37_15', 
'register/mux_r[3]_37_15'.
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'cpu' to generic gates using 'medium' effort.
  Setting attribute of design 'cpu': 'is_excp_dupcln' = false
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:06) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:50:11 (Jan02) |  269.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Applying wireload models.
        Computing net loads.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance. 
Following instance is deleted as they do not drive any primary output:
'hazardUnit/mux_IDWrite_665_18'.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'numInst_reg' and 'writeFlag_reg' in 'GeneralPipeline' have been merged.
        : To prevent merging of sequential instances, set the 'optimize_merge_flops' and 'optimize_merge_latches' root attributes to 'false' or the 'optimize_merge_seq' instance attribute to 'false'.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 1 sequential instance. 
Following instance is deleted as they do not drive any primary output:
'Pipeline_EX/EXGeneralPipeline/writeFlag_reg'.
Info    : Pre-processed datapath logic. [DPOPT-6]
        : No pre-processing optimizations applied to datapath logic in 'cpu'.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'MUX_EX_ALUInput1' in module 'cpu' would be automatically ungrouped based on datapath connectivity.
        : Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. You can control auto ungrouping using the root-level attribute 'auto_ungroup'. You can skip individual instances or modules using the attribute 'ungroup_ok'.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'MUX_EX_ALUInput2' in module 'cpu' would be automatically ungrouped based on datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'MUX_EX_ALUSrc2' in module 'cpu' would be automatically ungrouped based on datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'MUX_WB_writeData' in module 'cpu' would be automatically ungrouped based on datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'PCSelector' in module 'cpu' would be automatically ungrouped based on datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'Control' in module 'EXPipeline' would be automatically ungrouped based on datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'Pipeline_EX' in module 'cpu' would be automatically ungrouped based on datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'Control' in module 'WBPipeline' would be automatically ungrouped based on datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'alu' in module 'cpu' would be automatically ungrouped based on datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'hazardUnit' in module 'cpu' would be automatically ungrouped based on datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'immExtender' in module 'cpu' would be automatically ungrouped based on datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'pc' in module 'cpu' would be automatically ungrouped based on datapath connectivity.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'cpu'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_277'
      Timing add_unsigned_carry...
      Timing increment_unsigned_30...
      Timing csa_tree...
      Timing equal_adder...
      Timing csa_tree_71...
Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux for Speculation 'F_csa_mux_a_MUX_EX_ALUInput1_mux_114_29' in design 'CDN_DP_region_277_c1'.
	The following set of instances are flattened ( csa_mux_a_MUX_EX_ALUInput1_mux_114_29 csa_mux_a_MUX_EX_ALUInput1_mux_115_16 MUX_EX_ALUInput1_mux_116_16 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux for Speculation 'F_csa_mux_a_MUX_EX_ALUInput2_mux_114_29' in design 'CDN_DP_region_277_c1'.
	The following set of instances are flattened ( csa_mux_a_MUX_EX_ALUInput2_mux_114_29 csa_mux_a_MUX_EX_ALUInput2_mux_115_16 csa_mux_a_MUX_EX_ALUInput2_mux_116_16 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux for Speculation 'F_csa_mux_a_MUX_EX_ALUInput1_mux_114_29' in design 'CDN_DP_region_277_c1'.
	The following set of instances are flattened ( csa_mux_a_MUX_EX_ALUInput1_mux_114_29 csa_mux_a_MUX_EX_ALUInput1_mux_115_16 MUX_EX_ALUInput1_mux_116_16 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux for Speculation 'F_csa_mux_a_MUX_EX_ALUInput2_mux_114_29' in design 'CDN_DP_region_277_c1'.
	The following set of instances are flattened ( csa_mux_a_MUX_EX_ALUInput2_mux_114_29 csa_mux_a_MUX_EX_ALUInput2_mux_115_16 csa_mux_a_MUX_EX_ALUInput2_mux_116_16 ).

      Timing eq_neq_unsigned_292...
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_277_c2 in cpu':
	  (alu_neq_197_16, alu_eq_202_16)

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux for Speculation 'F_csa_mux_a_MUX_EX_ALUInput1_mux_114_29' in design 'CDN_DP_region_277_c3'.
	The following set of instances are flattened ( csa_mux_a_MUX_EX_ALUInput1_mux_114_29 csa_mux_a_MUX_EX_ALUInput1_mux_115_16 MUX_EX_ALUInput1_mux_116_16 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux for Speculation 'F_csa_mux_a_MUX_EX_ALUInput2_mux_114_29' in design 'CDN_DP_region_277_c3'.
	The following set of instances are flattened ( csa_mux_a_MUX_EX_ALUInput2_mux_114_29 csa_mux_a_MUX_EX_ALUInput2_mux_115_16 csa_mux_a_MUX_EX_ALUInput2_mux_116_16 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux for Speculation 'F_csa_mux_a_MUX_EX_ALUInput1_mux_114_29' in design 'CDN_DP_region_277_c3'.
	The following set of instances are flattened ( csa_mux_a_MUX_EX_ALUInput1_mux_114_29 csa_mux_a_MUX_EX_ALUInput1_mux_115_16 MUX_EX_ALUInput1_mux_116_16 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux for Speculation 'F_csa_mux_a_MUX_EX_ALUInput2_mux_114_29' in design 'CDN_DP_region_277_c3'.
	The following set of instances are flattened ( csa_mux_a_MUX_EX_ALUInput2_mux_114_29 csa_mux_a_MUX_EX_ALUInput2_mux_115_16 csa_mux_a_MUX_EX_ALUInput2_mux_116_16 ).

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_277_c4 in cpu':
	  (alu_neq_197_16, alu_eq_202_16)

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux for Speculation 'F_MUX_EX_ALUInput1_mux_114_29' in design 'CDN_DP_region_277_c4'.
	The following set of instances are flattened ( MUX_EX_ALUInput1_mux_114_29 MUX_EX_ALUInput1_mux_115_16 MUX_EX_ALUInput1_mux_116_16 ).

Info    : Replicated instance. [RTLOPT-10]
        : Replicated instance 'alu_neq_207_30' in design 'CDN_DP_region_277_c4' 4 times.
Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux for Speculation 'F_MUX_WB_writeData_mux_114_29' in design 'CDN_DP_region_277_c4'.
	The following set of instances are flattened ( MUX_WB_writeData_mux_114_29 MUX_WB_writeData_mux_115_16 MUX_WB_writeData_mux_116_16 ).

Info    : Replicated instance. [RTLOPT-10]
        : Replicated instance 'alu_neq_207_30_spec1' in design 'CDN_DP_region_277_c4' 4 times.
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_277'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(1), cmultcse(0), downsizing(0), speculation(2)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_276'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_276'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_278'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_278'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'cpu'.
      Removing temporary intermediate hierarchies under cpu
Warning : Not obtained requested number of super thread servers. [ST-136]
        : The tool is running on a 4 cpu machine.
        : The requested number of cpus are not available on machine.
Mapper: Libraries have:
	domain _default_: 328 combo usable cells and 174 sequential usable cells
      Mapping 'cpu'...
        Preparing the circuit
          Pruning unused logic
Warning : Not obtained requested number of super thread servers. [ST-136]
        : The tool is running on a 4 cpu machine.
Multi-threaded constant propagation [1|0] ...
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'MEMGeneralPipeline' in module 'MEMPipeline' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'WBGeneralPipeline' in module 'WBPipeline' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'adder0' in module 'FullAdder_4bit_4' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'adder1' in module 'FullAdder_4bit' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'adder2' in module 'FullAdder_4bit' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'adder3' in module 'FullAdder_4bit' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'adder3' in module 'FullAdder_4bit_3' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'adder2' in module 'FullAdder_4bit_3' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'adder1' in module 'FullAdder_4bit_3' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'adder0' in module 'FullAdder_4bit_3' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'adder1' in module 'FullAdder_4bit_4' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'adder2' in module 'FullAdder_4bit_4' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'adder3' in module 'FullAdder_4bit_4' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'adder0' in module 'FullAdder_16bit' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'adder1' in module 'FullAdder_16bit' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'adder2' in module 'FullAdder_16bit' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'adder3' in module 'FullAdder_16bit' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'adder0' in module 'FullAdder_16bit_2' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'adder1' in module 'FullAdder_16bit_2' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'adder2' in module 'FullAdder_16bit_2' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'adder3' in module 'FullAdder_16bit_2' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'adder' in module 'ComplementOfTwo_16bit' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'adder' in module 'Subtract_16bit' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'complementer' in module 'Subtract_16bit' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'alu_ander' in module 'cpu' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'alu_orer' in module 'cpu' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'alu_subtracter' in module 'cpu' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'adder1_adder0' in module 'FullAdder_16bit_2' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'adder1_adder1' in module 'FullAdder_16bit_2' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'adder1_adder2' in module 'FullAdder_16bit_2' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'adder1_adder3' in module 'FullAdder_16bit_2' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'adder2_adder0' in module 'FullAdder_16bit_2' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'adder2_adder1' in module 'FullAdder_16bit_2' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'adder2_adder2' in module 'FullAdder_16bit_2' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'adder2_adder3' in module 'FullAdder_16bit_2' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'adder3_adder0' in module 'FullAdder_16bit_2' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'adder3_adder1' in module 'FullAdder_16bit_2' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'adder3_adder2' in module 'FullAdder_16bit_2' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'adder3_adder3' in module 'FullAdder_16bit_2' would be automatically ungrouped.
          There are 39 hierarchical instances automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'Control' in module 'MEMPipeline' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'alu_subtracter_adder_adder3_adder3' in module 'cpu' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'alu_subtracter_adder_adder3_adder2' in module 'cpu' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'alu_subtracter_adder_adder3_adder1' in module 'cpu' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'alu_subtracter_adder_adder3_adder0' in module 'cpu' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'alu_subtracter_adder_adder2_adder3' in module 'cpu' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'alu_subtracter_adder_adder2_adder2' in module 'cpu' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'alu_subtracter_adder_adder2_adder1' in module 'cpu' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'alu_subtracter_adder_adder2_adder0' in module 'cpu' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'alu_subtracter_adder_adder1_adder3' in module 'cpu' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'alu_subtracter_adder_adder1_adder2' in module 'cpu' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'alu_subtracter_adder_adder1_adder1' in module 'cpu' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'alu_subtracter_adder_adder1_adder0' in module 'cpu' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'register' in module 'cpu' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'immGen' in module 'cpu' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'forwardUnit' in module 'cpu' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'alu_complementer' in module 'cpu' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'Pipeline_WB' in module 'cpu' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'Pipeline_EX_EXGeneralPipeline' in module 'cpu' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'Pipeline_MEM' in module 'cpu' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'Pipeline_ID' in module 'cpu' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'MUX_ID_rd' in module 'cpu' would be automatically ungrouped.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance. 
Following instance is deleted as they do not drive any primary output:
'immExtender_add_93_48'.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'aluContol' in module 'cpu' would be automatically ungrouped.
          Analyzing hierarchical boundaries
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) cpu...
          Done structuring (delay-based) cpu
Multi-threaded Virtual Mapping    (4 threads per ST process, 4 of 4 CPUs usable)
          Structuring (delay-based) FullAdder_16bit_2...
            Starting partial collapsing (xors only) FullAdder_16bit_2
            Finished partial collapsing.
            Starting partial collapsing  FullAdder_16bit_2
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) FullAdder_16bit_2
        Mapping component FullAdder_16bit_2...
          Structuring (delay-based) increment_unsigned_30_365...
          Done structuring (delay-based) increment_unsigned_30_365
        Mapping component increment_unsigned_30_365...
          Structuring (delay-based) add_unsigned_carry...
          Done structuring (delay-based) add_unsigned_carry
        Mapping component add_unsigned_carry...
 
Global mapping target info
==========================
Cost Group 'default' target slack: -5614 ps
Target path end-point (Pin: Pipeline_MEM_ALUResult_reg[15]/d)

                      Pin                                   Type          Fanout  Load Arrival   
                                                                                  (fF)   (ps)    
-------------------------------------------------------------------------------------------------
(clock clk)                                       <<<  launch                                0 R 
mux_ctl_0xi
  Pipeline_WB_WBGeneralPipeline_opCode_reg[3]/clk                                                
  Pipeline_WB_WBGeneralPipeline_opCode_reg[3]/q   (u)  unmapped_d_flop         6  30.6           
  g4726/in_1                                                                                     
  g4726/z                                         (u)  unmapped_complex2       1   5.5           
  g4231/in_1                                                                                     
  g4231/z                                         (u)  unmapped_or2            1   5.5           
  g4084/in_1                                                                                     
  g4084/z                                         (u)  unmapped_nand2          1   5.1           
  g4036/in_2                                                                                     
  g4036/z                                         (u)  unmapped_nand3          1   5.5           
  g3899/in_1                                                                                     
  g3899/z                                         (u)  unmapped_nand2          3  15.3           
  g3890/in_1                                                                                     
  g3890/z                                         (u)  unmapped_complex2       1   5.1           
  g3854/in_2                                                                                     
  g3854/z                                         (u)  unmapped_nand3          1   5.5           
  g3787/in_1                                                                                     
  g3787/z                                         (u)  unmapped_complex2      34 187.0           
  g3775/in_3                                                                                     
  g3775/z                                         (u)  unmapped_complex4       1   5.5           
  g3712/in_1                                                                                     
  g3712/z                                         (u)  unmapped_complex2      33 181.5           
  g3632/in_1                                                                                     
  g3632/z                                         (u)  unmapped_nand2         32 163.2           
  g3531/in_0                                                                                     
  g3531/z                                         (u)  unmapped_nand2          1   5.5           
  g3532/in_1                                                                                     
  g3532/z                                         (u)  unmapped_nand2         11  56.1           
  g3429/in_0                                                                                     
  g3429/z                                         (u)  unmapped_complex2       1   5.1           
  g3430/in_1                                                                                     
  g3430/z                                         (u)  unmapped_nand2          4  22.0           
  g3425/in_1                                                                                     
  g3425/z                                         (u)  unmapped_complex2       1   5.1           
  g3391/in_1                                                                                     
  g3391/z                                         (u)  unmapped_nand2          1   5.5           
  g3357/in_1                                                                                     
  g3357/z                                         (u)  unmapped_complex2       4  22.0           
  g3347/in_0                                                                                     
  g3347/z                                         (u)  unmapped_nand2          1   5.1           
  g3314/in_1                                                                                     
  g3314/z                                         (u)  unmapped_nand2          1   5.5           
  g3310/in_1                                                                                     
  g3310/z                                         (u)  unmapped_complex2       4  22.0           
  g3289/in_0                                                                                     
  g3289/z                                         (u)  unmapped_nand2          1   5.1           
  g3240/in_1                                                                                     
  g3240/z                                         (u)  unmapped_nand2          1   5.5           
  g3186/in_1                                                                                     
  g3186/z                                         (u)  unmapped_complex2       4  22.0           
  g3138/in_0                                                                                     
  g3138/z                                         (u)  unmapped_nand2          1   5.1           
  g3024/in_1                                                                                     
  g3024/z                                         (u)  unmapped_nand2          1   5.5           
  g2966/in_1                                                                                     
  g2966/z                                         (u)  unmapped_complex2       4  22.0           
  g2962/in_0                                                                                     
  g2962/z                                         (u)  unmapped_nand2          1   5.1           
  g2946/in_1                                                                                     
  g2946/z                                         (u)  unmapped_nand2          1   5.5           
  g2927/in_1                                                                                     
  g2927/z                                         (u)  unmapped_complex2       4  22.0           
  g2923/in_0                                                                                     
  g2923/z                                         (u)  unmapped_nand2          1   5.1           
  g2921/in_1                                                                                     
  g2921/z                                         (u)  unmapped_nand2          1   5.5           
  g2909/in_1                                                                                     
  g2909/z                                         (u)  unmapped_complex2       4  22.0           
  g2908/in_0                                                                                     
  g2908/z                                         (u)  unmapped_nand2          1   5.1           
  g2903/in_1                                                                                     
  g2903/z                                         (u)  unmapped_nand2          1   5.5           
  g2891/in_1                                                                                     
  g2891/z                                         (u)  unmapped_complex2       4  22.0           
  g2887/in_0                                                                                     
  g2887/z                                         (u)  unmapped_nand2          1   5.1           
  g2885/in_1                                                                                     
  g2885/z                                         (u)  unmapped_nand2          1   5.5           
  g2873/in_1                                                                                     
  g2873/z                                         (u)  unmapped_complex2       4  22.0           
  g2868/in_0                                                                                     
  g2868/z                                         (u)  unmapped_nand2          1   5.1           
  g2867/in_1                                                                                     
  g2867/z                                         (u)  unmapped_nand2          1   5.5           
  g2855/in_1                                                                                     
  g2855/z                                         (u)  unmapped_complex2       4  22.0           
  g2853/in_0                                                                                     
  g2853/z                                         (u)  unmapped_nand2          1   5.1           
  g2849/in_1                                                                                     
  g2849/z                                         (u)  unmapped_nand2          1   5.5           
  g2837/in_1                                                                                     
  g2837/z                                         (u)  unmapped_complex2       4  22.0           
  g2832/in_0                                                                                     
  g2832/z                                         (u)  unmapped_nand2          1   5.1           
  g2831/in_1                                                                                     
  g2831/z                                         (u)  unmapped_nand2          1   5.5           
  g2819/in_1                                                                                     
  g2819/z                                         (u)  unmapped_complex2       4  22.0           
  g2814/in_0                                                                                     
  g2814/z                                         (u)  unmapped_nand2          1   5.1           
  g2813/in_1                                                                                     
  g2813/z                                         (u)  unmapped_nand2          1   5.5           
  g2801/in_1                                                                                     
  g2801/z                                         (u)  unmapped_complex2       4  22.0           
  g2800/in_0                                                                                     
  g2800/z                                         (u)  unmapped_nand2          1   5.1           
  g2784/in_1                                                                                     
  g2784/z                                         (u)  unmapped_nand2          1   5.5           
  g2783/in_1                                                                                     
  g2783/z                                         (u)  unmapped_complex2       4  22.0           
  g2778/in_0                                                                                     
  g2778/z                                         (u)  unmapped_nand2          1   5.1           
  g2777/in_1                                                                                     
  g2777/z                                         (u)  unmapped_nand2          1   5.5           
  g2765/in_1                                                                                     
  g2765/z                                         (u)  unmapped_complex2       2  11.0           
  g2763/in_1                                                                                     
  g2763/z                                         (u)  unmapped_or2            1   5.5           
  g2764/in_1                                                                                     
  g2764/z                                         (u)  unmapped_nand2          2  10.2           
  g2760/in_0                                                                                     
  g2760/z                                         (u)  unmapped_complex2       1   5.1           
  g2761/in_1                                                                                     
  g2761/z                                         (u)  unmapped_nand2          1   5.5           
  g2751/in_1                                                                                     
  g2751/z                                         (u)  unmapped_complex2       1   5.1           
  g2758/in_2                                                                                     
  g2758/z                                         (u)  unmapped_nand9          1   5.5           
  Pipeline_MEM_ALUResult_reg[15]/d                <<<  unmapped_d_flop                           
  Pipeline_MEM_ALUResult_reg[15]/clk                   setup                                     
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                                            capture                            1000 R 
-------------------------------------------------------------------------------------------------
Start-point  : mux_ctl_0xi/Pipeline_WB_WBGeneralPipeline_opCode_reg[3]/clk
End-point    : mux_ctl_0xi/Pipeline_MEM_ALUResult_reg[15]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of -5614ps.
 
          Performing post-condense optimization ...

Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'alu_adder' in module 'cpu' would be automatically ungrouped.
          There are 1 hierarchical instances automatically ungrouped.
PBS_Generic_Opt-Post - Elapsed_Time 13, CPU_Time 13.836207000000002
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:06) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:50:11 (Jan02) |  269.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:19) |  00:00:13(00:00:13) | 100.0(100.0) |   14:50:24 (Jan02) |  311.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Applying wireload models.
        Computing net loads.
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:06) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:50:11 (Jan02) |  269.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:19) |  00:00:13(00:00:13) | 100.0(100.0) |   14:50:24 (Jan02) |  311.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:19) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:50:24 (Jan02) |  311.8 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            0         -         -      2316     85465       269
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -      2954     85823       311
##>G:Misc                              13
##>----------------------------------------------------------------------------------------
##>Total Elapsed                       13
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'cpu' to generic gates.
        Applying wireload models.
        Computing net loads.
  Setting attribute of root '/': 'syn_map_effort' = medium
Info    : Mapping. [SYNTH-4]
        : Mapping 'cpu' using 'medium' effort.
Mapper: Libraries have:
	domain _default_: 328 combo usable cells and 174 sequential usable cells
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:06) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:50:11 (Jan02) |  269.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:19) |  00:00:13(00:00:13) |  93.3(100.0) |   14:50:24 (Jan02) |  311.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:19) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:50:24 (Jan02) |  311.8 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:19) |  00:00:01(00:00:00) |   6.7(  0.0) |   14:50:24 (Jan02) |  311.8 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Applying wireload models.
        Computing net loads.
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:06) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:50:11 (Jan02) |  269.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:19) |  00:00:13(00:00:13) |  93.3(100.0) |   14:50:24 (Jan02) |  311.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:19) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:50:24 (Jan02) |  311.8 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:19) |  00:00:01(00:00:00) |   6.7(  0.0) |   14:50:24 (Jan02) |  311.8 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:19) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:50:24 (Jan02) |  311.8 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Mapper: Libraries have:
	domain _default_: 328 combo usable cells and 174 sequential usable cells
      Mapping 'cpu'...
        Preparing the circuit
          Pruning unused logic
Warning : Not obtained requested number of super thread servers. [ST-136]
        : The tool is running on a 4 cpu machine.
          Analyzing hierarchical boundaries
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) cpu...
          Done structuring (delay-based) cpu
Multi-threaded Virtual Mapping    (4 threads per ST process, 4 of 4 CPUs usable)
          Structuring (delay-based) increment_unsigned_30_365...
          Done structuring (delay-based) increment_unsigned_30_365
        Mapping component increment_unsigned_30_365...
          Structuring (delay-based) add_unsigned_carry...
          Done structuring (delay-based) add_unsigned_carry
        Mapping component add_unsigned_carry...
 
Global mapping target info
==========================
Cost Group 'default' target slack: -5557 ps
Target path end-point (Pin: Pipeline_MEM_ALUResult_reg[15]/d)

                      Pin                                   Type          Fanout  Load Arrival   
                                                                                  (fF)   (ps)    
-------------------------------------------------------------------------------------------------
(clock clk)                                       <<<  launch                                0 R 
mux_ctl_0xi
  Pipeline_WB_WBGeneralPipeline_opCode_reg[3]/clk                                                
  Pipeline_WB_WBGeneralPipeline_opCode_reg[3]/q   (u)  unmapped_d_flop         6  33.0           
  g4726/in_1                                                                                     
  g4726/z                                         (u)  unmapped_complex2       1   5.1           
  g4231/in_1                                                                                     
  g4231/z                                         (u)  unmapped_or2            1   5.1           
  g4084/in_1                                                                                     
  g4084/z                                         (u)  unmapped_nand2          1   5.5           
  g17731/in_2                                                                                    
  g17731/z                                        (u)  unmapped_nand3          1   5.1           
  g3899/in_1                                                                                     
  g3899/z                                         (u)  unmapped_nand2          3  16.5           
  g3890/in_0                                                                                     
  g3890/z                                         (u)  unmapped_complex2       1   5.5           
  g17708/in_2                                                                                    
  g17708/z                                        (u)  unmapped_nand3          1   5.1           
  g3787/in_1                                                                                     
  g3787/z                                         (u)  unmapped_complex2      34 173.4           
  g17684/in_0                                                                                    
  g17684/z                                        (u)  unmapped_complex4       1   5.1           
  g3712/in_1                                                                                     
  g3712/z                                         (u)  unmapped_complex2      33 168.3           
  g3632/in_1                                                                                     
  g3632/z                                         (u)  unmapped_nand2         32 176.0           
  g3541/in_0                                                                                     
  g3541/z                                         (u)  unmapped_nand2          1   5.1           
  g3542/in_1                                                                                     
  g3542/z                                         (u)  unmapped_nand2          8  44.0           
  g3429/in_1                                                                                     
  g3429/z                                         (u)  unmapped_complex2       1   5.1           
  g3430/in_1                                                                                     
  g3430/z                                         (u)  unmapped_nand2          4  22.0           
  g3425/in_0                                                                                     
  g3425/z                                         (u)  unmapped_complex2       1   5.1           
  g3391/in_1                                                                                     
  g3391/z                                         (u)  unmapped_nand2          1   5.5           
  g3357/in_0                                                                                     
  g3357/z                                         (u)  unmapped_complex2       4  22.0           
  g3347/in_0                                                                                     
  g3347/z                                         (u)  unmapped_nand2          1   5.1           
  g3314/in_1                                                                                     
  g3314/z                                         (u)  unmapped_nand2          1   5.5           
  g3310/in_0                                                                                     
  g3310/z                                         (u)  unmapped_complex2       4  22.0           
  g3289/in_0                                                                                     
  g3289/z                                         (u)  unmapped_nand2          1   5.1           
  g3240/in_1                                                                                     
  g3240/z                                         (u)  unmapped_nand2          1   5.5           
  g3186/in_0                                                                                     
  g3186/z                                         (u)  unmapped_complex2       4  22.0           
  g3138/in_0                                                                                     
  g3138/z                                         (u)  unmapped_nand2          1   5.1           
  g3024/in_1                                                                                     
  g3024/z                                         (u)  unmapped_nand2          1   5.5           
  g2966/in_0                                                                                     
  g2966/z                                         (u)  unmapped_complex2       4  22.0           
  g2962/in_0                                                                                     
  g2962/z                                         (u)  unmapped_nand2          1   5.1           
  g2946/in_1                                                                                     
  g2946/z                                         (u)  unmapped_nand2          1   5.5           
  g2927/in_0                                                                                     
  g2927/z                                         (u)  unmapped_complex2       4  22.0           
  g2923/in_0                                                                                     
  g2923/z                                         (u)  unmapped_nand2          1   5.1           
  g2921/in_1                                                                                     
  g2921/z                                         (u)  unmapped_nand2          1   5.5           
  g2909/in_0                                                                                     
  g2909/z                                         (u)  unmapped_complex2       4  22.0           
  g2908/in_0                                                                                     
  g2908/z                                         (u)  unmapped_nand2          1   5.1           
  g2903/in_1                                                                                     
  g2903/z                                         (u)  unmapped_nand2          1   5.5           
  g2891/in_0                                                                                     
  g2891/z                                         (u)  unmapped_complex2       4  22.0           
  g2887/in_0                                                                                     
  g2887/z                                         (u)  unmapped_nand2          1   5.1           
  g2885/in_1                                                                                     
  g2885/z                                         (u)  unmapped_nand2          1   5.5           
  g2873/in_0                                                                                     
  g2873/z                                         (u)  unmapped_complex2       4  22.0           
  g2868/in_0                                                                                     
  g2868/z                                         (u)  unmapped_nand2          1   5.1           
  g2867/in_1                                                                                     
  g2867/z                                         (u)  unmapped_nand2          1   5.5           
  g2855/in_0                                                                                     
  g2855/z                                         (u)  unmapped_complex2       4  22.0           
  g2853/in_0                                                                                     
  g2853/z                                         (u)  unmapped_nand2          1   5.1           
  g2849/in_1                                                                                     
  g2849/z                                         (u)  unmapped_nand2          1   5.5           
  g2837/in_0                                                                                     
  g2837/z                                         (u)  unmapped_complex2       4  22.0           
  g2832/in_0                                                                                     
  g2832/z                                         (u)  unmapped_nand2          1   5.1           
  g2831/in_1                                                                                     
  g2831/z                                         (u)  unmapped_nand2          1   5.5           
  g2819/in_0                                                                                     
  g2819/z                                         (u)  unmapped_complex2       4  22.0           
  g2814/in_0                                                                                     
  g2814/z                                         (u)  unmapped_nand2          1   5.1           
  g2813/in_1                                                                                     
  g2813/z                                         (u)  unmapped_nand2          1   5.5           
  g2801/in_0                                                                                     
  g2801/z                                         (u)  unmapped_complex2       4  22.0           
  g2800/in_0                                                                                     
  g2800/z                                         (u)  unmapped_nand2          1   5.1           
  g2784/in_1                                                                                     
  g2784/z                                         (u)  unmapped_nand2          1   5.5           
  g2783/in_0                                                                                     
  g2783/z                                         (u)  unmapped_complex2       4  22.0           
  g2778/in_0                                                                                     
  g2778/z                                         (u)  unmapped_nand2          1   5.1           
  g2777/in_1                                                                                     
  g2777/z                                         (u)  unmapped_nand2          1   5.5           
  g2765/in_0                                                                                     
  g2765/z                                         (u)  unmapped_complex2       2  11.0           
  g2763/in_1                                                                                     
  g2763/z                                         (u)  unmapped_or2            1   5.5           
  g2764/in_1                                                                                     
  g2764/z                                         (u)  unmapped_nand2          2  10.2           
  g2760/in_0                                                                                     
  g2760/z                                         (u)  unmapped_complex2       1   5.1           
  g2761/in_1                                                                                     
  g2761/z                                         (u)  unmapped_nand2          1   5.5           
  g2751/in_0                                                                                     
  g2751/z                                         (u)  unmapped_complex2       1   5.1           
  g17639/in_2                                                                                    
  g17639/z                                        (u)  unmapped_nand9          1   5.5           
  Pipeline_MEM_ALUResult_reg[15]/d                <<<  unmapped_d_flop                           
  Pipeline_MEM_ALUResult_reg[15]/clk                   setup                                     
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                                            capture                            1000 R 
-------------------------------------------------------------------------------------------------
Start-point  : mux_ctl_0xi/Pipeline_WB_WBGeneralPipeline_opCode_reg[3]/clk
End-point    : mux_ctl_0xi/Pipeline_MEM_ALUResult_reg[15]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of -5557ps.
 
Multi-threaded Technology Mapping (4 threads per ST process, 4 of 4 CPUs usable)
          Restructuring (delay-based) increment_unsigned_30_365...
          Done restructuring (delay-based) increment_unsigned_30_365
        Optimizing component increment_unsigned_30_365...
          Restructuring (delay-based) add_unsigned_carry...
          Done restructuring (delay-based) add_unsigned_carry
        Optimizing component add_unsigned_carry...
        Early Area Reclamation for add_unsigned_carry 'very_fast' (slack=1915, area=3563)...
          Restructuring (delay-based) add_unsigned_carry...
          Done restructuring (delay-based) add_unsigned_carry
        Optimizing component add_unsigned_carry...
 
Global mapping timing result
============================
        Applying wireload models.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
                       Pin                               Type      Fanout Load Slew Delay Arrival   
                                                                          (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------------------
(clock clk)                                             launch                                  0 R 
mux_ctl_0xi
  Pipeline_MEM_MEMGeneralPipeline_opCode_reg[2]/CP                              400             0 R 
  Pipeline_MEM_MEMGeneralPipeline_opCode_reg[2]/Q       dfnrq4          6 41.0  148  +580     580 F 
  g19721/I                                                                             +0     580   
  g19721/ZN                                             invbd4          4 17.4   70   +63     643 R 
  g19643/A2                                                                            +0     643   
  g19643/ZN                                             nd02d1          1  3.2   87   +69     712 F 
  g19641/A                                                                             +0     712   
  g19641/ZN                                             oaim21d1        1  8.1  231  +124     836 R 
  g19602/A3                                                                            +0     836   
  g19602/ZN                                             nd03d2          1  6.4  141  +103     938 F 
  g19592/A1                                                                            +0     938   
  g19592/ZN                                             nd02d2          2 11.6  146  +100    1038 R 
  g19571/A1                                                                            +0    1038   
  g19571/ZN                                             nr02d2          2  7.6   58   +50    1088 F 
  g19564/A1                                                                            +0    1088   
  g19564/ZN                                             nr02d1          1  3.3  161  +123    1211 R 
  g19446/C1                                                                            +0    1211   
  g19446/ZN                                             oaim211d1       1  5.8  262  +252    1463 R 
  g19386/A1                                                                            +0    1463   
  g19386/ZN                                             nr02d2          3  9.2   81   +64    1527 F 
  g19296/A1                                                                            +0    1527   
  g19296/ZN                                             nd03d1          4 16.2  364  +158    1685 R 
  g19271/A1                                                                            +0    1685   
  g19271/ZN                                             nd03d1          3  8.5  255  +154    1840 F 
  g19242/I                                                                             +0    1840   
  g19242/ZN                                             inv0d1          2  7.7  151  +130    1969 R 
  g19241/I                                                                             +0    1969   
  g19241/ZN                                             inv0d1          1  6.4   69   +60    2030 F 
  g19188/A1                                                                            +0    2030   
  g19188/ZN                                             nd02d2          5 17.9  188  +103    2132 R 
  g19159/A1                                                                            +0    2132   
  g19159/ZN                                             nd02d1          1  6.4  131  +103    2236 F 
  g19086/A1                                                                            +0    2236   
  g19086/ZN                                             nd02d2          4 21.3  211  +127    2362 R 
  g19065/I                                                                             +0    2362   
  g19065/ZN                                             invbd2          1  3.1   63   +58    2421 F 
  g19058/A1                                                                            +0    2421   
  g19058/ZN                                             nd02d1          1  7.7  186  +103    2523 R 
  g19054/A2                                                                            +0    2523   
  g19054/ZN                                             nd02d2          4 14.0  124  +100    2623 F 
  g18757/A1                                                                            +0    2623   
  g18757/ZN                                             aoi22d1         1  6.9  277  +148    2772 R 
  g18756/A1                                                                            +0    2772   
  g18756/ZN                                             nd02d2          3  8.1  116   +91    2862 F 
  g18753/A1                                                                            +0    2862   
  g18753/ZN                                             nd02d1          1  3.8  131   +89    2951 R 
  g18752/A2                                                                            +0    2951   
  g18752/ZN                                             nd03d1          3  9.3  201  +135    3086 F 
  g18749/A2                                                                            +0    3086   
  g18749/ZN                                             nd12d1          1  3.8  116   +97    3183 R 
  g18748/A2                                                                            +0    3183   
  g18748/ZN                                             nd03d1          4 13.8  260  +159    3343 F 
  g18746/A2                                                                            +0    3343   
  g18746/ZN                                             nd12d1          1  3.8  119  +108    3450 R 
  g18745/A2                                                                            +0    3450   
  g18745/ZN                                             nd03d1          3  8.1  185  +126    3576 F 
  g18743/A1                                                                            +0    3576   
  g18743/ZN                                             nd02d1          1  3.8  132  +105    3682 R 
  g18741/A2                                                                            +0    3682   
  g18741/ZN                                             nd03d1          4 13.8  258  +162    3843 F 
  g18739/A2                                                                            +0    3843   
  g18739/ZN                                             nd12d1          1  3.8  118  +108    3951 R 
  g18738/A2                                                                            +0    3951   
  g18738/ZN                                             nd03d1          3  8.1  189  +126    4077 F 
  g18736/A1                                                                            +0    4077   
  g18736/ZN                                             nd02d1          1  3.8  130  +106    4183 R 
  g18734/A2                                                                            +0    4183   
  g18734/ZN                                             nd03d1          4 13.8  260  +161    4344 F 
  g18733/A2                                                                            +0    4344   
  g18733/ZN                                             nd12d1          1  3.8  118  +108    4452 R 
  g18731/A2                                                                            +0    4452   
  g18731/ZN                                             nd03d1          3  7.1  172  +120    4572 F 
  g18729/A1                                                                            +0    4572   
  g18729/ZN                                             nd02d0          1  3.8  171  +124    4696 R 
  g18727/A2                                                                            +0    4696   
  g18727/ZN                                             nd03d1          4 13.8  258  +167    4863 F 
  g18726/A2                                                                            +0    4863   
  g18726/ZN                                             nd12d1          1  3.8  119  +108    4971 R 
  g18724/A2                                                                            +0    4971   
  g18724/ZN                                             nd03d1          3  7.1  179  +120    5091 F 
  g18722/A1                                                                            +0    5091   
  g18722/ZN                                             nd02d0          1  3.8  172  +126    5217 R 
  g18720/A2                                                                            +0    5217   
  g18720/ZN                                             nd03d1          4 13.8  258  +167    5384 F 
  g18719/A2                                                                            +0    5384   
  g18719/ZN                                             nd12d1          1  3.8  119  +108    5491 R 
  g18705/A2                                                                            +0    5491   
  g18705/ZN                                             nd03d1          4 12.6  246  +153    5644 F 
  g18696/A1                                                                            +0    5644   
  g18696/ZN                                             nd02d1          1  3.8  135  +118    5762 R 
  g18690/A2                                                                            +0    5762   
  g18690/ZN                                             nd03d1          4 13.8  258  +162    5924 F 
  g18675/A2                                                                            +0    5924   
  g18675/ZN                                             nd12d1          1  3.8  118  +108    6031 R 
  g18650/A2                                                                            +0    6031   
  g18650/ZN                                             nd03d1          1  3.8  140  +100    6132 F 
  g18510/A1                                                                            +0    6132   
  g18510/Z                                              xr03d1          1  3.9  111  +257    6389 R 
  g18368/A1                                                                            +0    6389   
  g18368/ZN                                             aoi22d1         1  3.9  261   +72    6461 F 
  g18109/A3                                                                            +0    6461   
  g18109/ZN                                             nd03d1          1  3.5  190  +164    6626 R 
  Pipeline_MEM_ALUResult_reg[15]/D                 <<<  dfnrq4                         +0    6626   
  Pipeline_MEM_ALUResult_reg[15]/CP                     setup                   400  +103    6728 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                                             capture                              1000 R 
----------------------------------------------------------------------------------------------------
Timing slack :   -5728ps (TIMING VIOLATION)
Start-point  : mux_ctl_0xi/Pipeline_MEM_MEMGeneralPipeline_opCode_reg[2]/CP
End-point    : mux_ctl_0xi/Pipeline_MEM_ALUResult_reg[15]/D

 
 
Global mapping status
=====================
                                    Worst 
                           Total  Weighted
Operation                   Area  Neg Slk Worst Path
-------------------------------------------------------------------------------
 global_map                52329    -5728 
                           Pipeline_MEM_MEMGeneralPipeline_opCode_reg[2]/CP -->
                             Pipeline_MEM_ALUResult_reg[15]/D

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
       default             -5557    -5728      -3%     1000 

 
Global incremental target info
==============================
Cost Group 'default' target slack: -5728 ps
Target path end-point (Pin: Pipeline_MEM_ALUResult_reg[15]/D (dfnrq4/D))

                       Pin                               Type      Fanout Load Arrival   
                                                                          (fF)   (ps)    
-----------------------------------------------------------------------------------------
(clock clk)                                        <<<  launch                       0 R 
mux_ctl_0xi
  Pipeline_MEM_MEMGeneralPipeline_opCode_reg[2]/CP                                       
  Pipeline_MEM_MEMGeneralPipeline_opCode_reg[2]/Q       dfnrq4          6 41.0           
  g19721/I                                                                               
  g19721/ZN                                             invbd4          4 17.4           
  g19643/A2                                                                              
  g19643/ZN                                             nd02d1          1  3.2           
  g19641/A                                                                               
  g19641/ZN                                             oaim21d1        1  8.1           
  g19602/A3                                                                              
  g19602/ZN                                             nd03d2          1  6.4           
  g19592/A1                                                                              
  g19592/ZN                                             nd02d2          2 11.6           
  g19571/A1                                                                              
  g19571/ZN                                             nr02d2          2  7.6           
  g19564/A1                                                                              
  g19564/ZN                                             nr02d1          1  3.3           
  g19446/C1                                                                              
  g19446/ZN                                             oaim211d1       1  5.8           
  g19386/A1                                                                              
  g19386/ZN                                             nr02d2          3  9.2           
  g19296/A1                                                                              
  g19296/ZN                                             nd03d1          4 16.2           
  g19271/A1                                                                              
  g19271/ZN                                             nd03d1          3  8.5           
  g19242/I                                                                               
  g19242/ZN                                             inv0d1          2  7.7           
  g19241/I                                                                               
  g19241/ZN                                             inv0d1          1  6.4           
  g19188/A1                                                                              
  g19188/ZN                                             nd02d2          5 17.9           
  g19159/A1                                                                              
  g19159/ZN                                             nd02d1          1  6.4           
  g19086/A1                                                                              
  g19086/ZN                                             nd02d2          4 21.3           
  g19065/I                                                                               
  g19065/ZN                                             invbd2          1  3.1           
  g19058/A1                                                                              
  g19058/ZN                                             nd02d1          1  7.7           
  g19054/A2                                                                              
  g19054/ZN                                             nd02d2          4 14.0           
  g18757/A1                                                                              
  g18757/ZN                                             aoi22d1         1  6.9           
  g18756/A1                                                                              
  g18756/ZN                                             nd02d2          3  8.1           
  g18753/A1                                                                              
  g18753/ZN                                             nd02d1          1  3.8           
  g18752/A2                                                                              
  g18752/ZN                                             nd03d1          3  9.3           
  g18749/A2                                                                              
  g18749/ZN                                             nd12d1          1  3.8           
  g18748/A2                                                                              
  g18748/ZN                                             nd03d1          4 13.8           
  g18746/A2                                                                              
  g18746/ZN                                             nd12d1          1  3.8           
  g18745/A2                                                                              
  g18745/ZN                                             nd03d1          3  8.1           
  g18743/A1                                                                              
  g18743/ZN                                             nd02d1          1  3.8           
  g18741/A2                                                                              
  g18741/ZN                                             nd03d1          4 13.8           
  g18739/A2                                                                              
  g18739/ZN                                             nd12d1          1  3.8           
  g18738/A2                                                                              
  g18738/ZN                                             nd03d1          3  8.1           
  g18736/A1                                                                              
  g18736/ZN                                             nd02d1          1  3.8           
  g18734/A2                                                                              
  g18734/ZN                                             nd03d1          4 13.8           
  g18733/A2                                                                              
  g18733/ZN                                             nd12d1          1  3.8           
  g18731/A2                                                                              
  g18731/ZN                                             nd03d1          3  7.1           
  g18729/A1                                                                              
  g18729/ZN                                             nd02d0          1  3.8           
  g18727/A2                                                                              
  g18727/ZN                                             nd03d1          4 13.8           
  g18726/A2                                                                              
  g18726/ZN                                             nd12d1          1  3.8           
  g18724/A2                                                                              
  g18724/ZN                                             nd03d1          3  7.1           
  g18722/A1                                                                              
  g18722/ZN                                             nd02d0          1  3.8           
  g18720/A2                                                                              
  g18720/ZN                                             nd03d1          4 13.8           
  g18719/A2                                                                              
  g18719/ZN                                             nd12d1          1  3.8           
  g18705/A2                                                                              
  g18705/ZN                                             nd03d1          4 12.6           
  g18696/A1                                                                              
  g18696/ZN                                             nd02d1          1  3.8           
  g18690/A2                                                                              
  g18690/ZN                                             nd03d1          4 13.8           
  g18675/A2                                                                              
  g18675/ZN                                             nd12d1          1  3.8           
  g18650/A2                                                                              
  g18650/ZN                                             nd03d1          1  3.8           
  g18510/A1                                                                              
  g18510/Z                                              xr03d1          1  3.9           
  g18368/A1                                                                              
  g18368/ZN                                             aoi22d1         1  3.9           
  g18109/A3                                                                              
  g18109/ZN                                             nd03d1          1  3.5           
  Pipeline_MEM_ALUResult_reg[15]/D                 <<<  dfnrq4                           
  Pipeline_MEM_ALUResult_reg[15]/CP                     setup                            
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                                             capture                   1000 R 
-----------------------------------------------------------------------------------------
Start-point  : mux_ctl_0xi/Pipeline_MEM_MEMGeneralPipeline_opCode_reg[2]/CP
End-point    : mux_ctl_0xi/Pipeline_MEM_ALUResult_reg[15]/D

The global mapper estimates a slack for this path of -5732ps.
 
 
Global incremental timing result
================================
        Applying wireload models.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
                       Pin                               Type      Fanout Load Slew Delay Arrival   
                                                                          (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------------------
(clock clk)                                             launch                                  0 R 
mux_ctl_0xi
  Pipeline_MEM_MEMGeneralPipeline_opCode_reg[2]/CP                              400             0 R 
  Pipeline_MEM_MEMGeneralPipeline_opCode_reg[2]/Q       dfnrq1          6 24.6  218  +731     731 F 
  g19721/I                                                                             +0     731   
  g19721/ZN                                             inv0d2          4 17.4  140  +119     850 R 
  g19643/A2                                                                            +0     850   
  g19643/ZN                                             nd02d1          1  3.2   91   +78     928 F 
  g19641/A                                                                             +0     928   
  g19641/ZN                                             oaim21d1        1  8.1  232  +125    1053 R 
  g19602/A3                                                                            +0    1053   
  g19602/ZN                                             nd03d2          1  6.4  141  +103    1155 F 
  g19592/A1                                                                            +0    1155   
  g19592/ZN                                             nd02d2          2 11.6  146  +100    1255 R 
  g19571/A1                                                                            +0    1255   
  g19571/ZN                                             nr02d2          2  7.6   54   +50    1305 F 
  g19564/A1                                                                            +0    1305   
  g19564/ZN                                             nr02d1          1  3.3  161  +122    1428 R 
  g19446/C1                                                                            +0    1428   
  g19446/ZN                                             oaim211d1       1  5.8  262  +252    1679 R 
  g19386/A1                                                                            +0    1679   
  g19386/ZN                                             nr02d2          3  9.2   81   +64    1744 F 
  g19296/A1                                                                            +0    1744   
  g19296/ZN                                             nd03d1          4 16.7  371  +161    1905 R 
  g19271/A1                                                                            +0    1905   
  g19271/ZN                                             nd03d1          3  8.9  259  +158    2063 F 
  g19242/I                                                                             +0    2063   
  g19242/ZN                                             inv0d1          2  7.7  152  +131    2193 R 
  g19241/I                                                                             +0    2193   
  g19241/ZN                                             inv0d1          1  6.4   69   +60    2254 F 
  g19188/A1                                                                            +0    2254   
  g19188/ZN                                             nd02d2          5 15.7  173   +96    2350 R 
  g19165/I                                                                             +0    2350   
  g19165/Z                                              buffd3          7 25.5  135  +177    2527 R 
  g19156/A1                                                                            +0    2527   
  g19156/ZN                                             nd02d1          1  6.4  127   +93    2620 F 
  g19089/A1                                                                            +0    2620   
  g19089/ZN                                             nd02d2          4 17.9  188  +116    2735 R 
  g19068/I                                                                             +0    2735   
  g19068/ZN                                             inv0d2          8 29.7  100   +86    2821 F 
  g18959/A1                                                                            +0    2821   
  g18959/ZN                                             nd12d0          1  3.2  123  +193    3014 F 
  g18958/A                                                                             +0    3014   
  g18958/ZN                                             oaim21d1        2  5.7  191  +113    3127 R 
  g18953/I                                                                             +0    3127   
  g18953/ZN                                             inv0d1          1  2.7   61   +50    3177 F 
  g18749/A1                                                                            +0    3177   
  g18749/ZN                                             nd12d1          1  3.5  109  +151    3328 F 
  g18748/A2                                                                            +0    3328   
  g18748/ZN                                             nd03d1          4 14.9  346  +176    3504 R 
  g18746/A2                                                                            +0    3504   
  g18746/ZN                                             nd12d1          1  3.5  123   +93    3596 F 
  g18745/A2                                                                            +0    3596   
  g18745/ZN                                             nd03d1          3  8.5  256  +141    3738 R 
  g18743/A1                                                                            +0    3738   
  g18743/ZN                                             nd02d1          1  3.5  116   +93    3830 F 
  g18741/A2                                                                            +0    3830   
  g18741/ZN                                             nd03d1          4 14.9  346  +177    4008 R 
  g18739/A2                                                                            +0    4008   
  g18739/ZN                                             nd12d1          1  3.5  123   +93    4100 F 
  g18738/A2                                                                            +0    4100   
  g18738/ZN                                             nd03d1          3  8.5  256  +141    4242 R 
  g18736/A1                                                                            +0    4242   
  g18736/ZN                                             nd02d1          1  3.5  116   +93    4334 F 
  g18734/A2                                                                            +0    4334   
  g18734/ZN                                             nd03d1          4 14.9  346  +177    4512 R 
  g18733/A2                                                                            +0    4512   
  g18733/ZN                                             nd12d1          1  3.5  123   +93    4604 F 
  g18731/A2                                                                            +0    4604   
  g18731/ZN                                             nd03d1          3  7.5  241  +135    4740 R 
  g18729/A1                                                                            +0    4740   
  g18729/ZN                                             nd02d0          1  3.5  144  +115    4855 F 
  g18727/A2                                                                            +0    4855   
  g18727/ZN                                             nd03d1          4 14.9  346  +184    5038 R 
  g18726/A2                                                                            +0    5038   
  g18726/ZN                                             nd12d1          1  3.5  124   +93    5131 F 
  g18724/A2                                                                            +0    5131   
  g18724/ZN                                             nd03d1          3  7.5  241  +136    5266 R 
  g18722/A1                                                                            +0    5266   
  g18722/ZN                                             nd02d0          1  3.5  174  +115    5381 F 
  g18720/A2                                                                            +0    5381   
  g18720/ZN                                             nd03d1          4 14.9  346  +190    5572 R 
  g18719/A2                                                                            +0    5572   
  g18719/ZN                                             nd12d1          1  3.5  124   +93    5664 F 
  g18705/A2                                                                            +0    5664   
  g18705/ZN                                             nd03d1          4 13.7  329  +172    5836 R 
  g18696/A1                                                                            +0    5836   
  g18696/ZN                                             nd02d1          1  3.5  190  +100    5937 F 
  g18690/A2                                                                            +0    5937   
  g18690/ZN                                             nd03d1          4 14.9  346  +194    6131 R 
  g18675/A2                                                                            +0    6131   
  g18675/ZN                                             nd12d1          1  3.5  124   +93    6223 F 
  g18650/A2                                                                            +0    6223   
  g18650/ZN                                             nd03d1          1  4.2  194  +116    6339 R 
  g18510/A1                                                                            +0    6339   
  g18510/Z                                              xr03d1          1  3.9  106  +290    6630 F 
  g18368/A1                                                                            +0    6630   
  g18368/ZN                                             aoi22d1         1  3.8  235  +118    6748 R 
  g18109/A3                                                                            +0    6748   
  g18109/ZN                                             nd03d1          1  3.2  160  +116    6863 F 
  Pipeline_MEM_ALUResult_reg[15]/D                 <<<  dfnrq4                         +0    6863   
  Pipeline_MEM_ALUResult_reg[15]/CP                     setup                   400   +69    6932 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                                             capture                              1000 R 
----------------------------------------------------------------------------------------------------
Timing slack :   -5932ps (TIMING VIOLATION)
Start-point  : mux_ctl_0xi/Pipeline_MEM_MEMGeneralPipeline_opCode_reg[2]/CP
End-point    : mux_ctl_0xi/Pipeline_MEM_ALUResult_reg[15]/D

 
 
Global incremental optimization status
======================================
                                    Worst 
                           Total  Weighted
Operation                   Area  Neg Slk Worst Path
-------------------------------------------------------------------------------
 global_incr               50798    -5932 
                           Pipeline_MEM_MEMGeneralPipeline_opCode_reg[2]/CP -->
                             Pipeline_MEM_ALUResult_reg[15]/D

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
       default             -5728    -5932      -3%     1000 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.
PBS_Techmap-Global Mapping - Elapsed_Time 6, CPU_Time 10.731668999999997
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:06) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:50:11 (Jan02) |  269.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:19) |  00:00:13(00:00:13) |  54.1( 68.4) |   14:50:24 (Jan02) |  311.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:19) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:50:24 (Jan02) |  311.8 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:19) |  00:00:01(00:00:00) |   3.9(  0.0) |   14:50:24 (Jan02) |  311.8 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:19) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:50:24 (Jan02) |  311.8 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:35(00:00:25) |  00:00:10(00:00:06) |  42.0( 31.6) |   14:50:30 (Jan02) |  301.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/cpu/fv_map.fv.json' for netlist 'fv/cpu/fv_map.v.gz'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/cpu/rtl_to_fv_map.do'.
        Applying wireload models.
        Computing net loads.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 1, CPU_Time 0.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:06) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:50:11 (Jan02) |  269.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:19) |  00:00:13(00:00:13) |  54.1( 65.0) |   14:50:24 (Jan02) |  311.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:19) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:50:24 (Jan02) |  311.8 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:19) |  00:00:01(00:00:00) |   3.9(  0.0) |   14:50:24 (Jan02) |  311.8 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:19) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:50:24 (Jan02) |  311.8 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:35(00:00:25) |  00:00:10(00:00:06) |  42.0( 30.0) |   14:50:30 (Jan02) |  301.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:35(00:00:26) |  00:00:00(00:00:01) |   0.0(  5.0) |   14:50:31 (Jan02) |  301.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:06) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:50:11 (Jan02) |  269.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:19) |  00:00:13(00:00:13) |  54.1( 65.0) |   14:50:24 (Jan02) |  311.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:19) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:50:24 (Jan02) |  311.8 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:19) |  00:00:01(00:00:00) |   3.9(  0.0) |   14:50:24 (Jan02) |  311.8 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:19) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:50:24 (Jan02) |  311.8 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:35(00:00:25) |  00:00:10(00:00:06) |  42.0( 30.0) |   14:50:30 (Jan02) |  301.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:35(00:00:26) |  00:00:00(00:00:01) |   0.0(  5.0) |   14:50:31 (Jan02) |  301.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:35(00:00:26) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:50:31 (Jan02) |  301.0 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on /designs/cpu ... 

PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:06) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:50:11 (Jan02) |  269.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:19) |  00:00:13(00:00:13) |  54.1( 65.0) |   14:50:24 (Jan02) |  311.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:19) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:50:24 (Jan02) |  311.8 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:19) |  00:00:01(00:00:00) |   3.9(  0.0) |   14:50:24 (Jan02) |  311.8 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:19) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:50:24 (Jan02) |  311.8 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:35(00:00:25) |  00:00:10(00:00:06) |  42.0( 30.0) |   14:50:30 (Jan02) |  301.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:35(00:00:26) |  00:00:00(00:00:01) |   0.0(  5.0) |   14:50:31 (Jan02) |  301.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:35(00:00:26) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:50:31 (Jan02) |  301.0 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:35(00:00:26) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:50:31 (Jan02) |  301.0 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 hi_fo_buf                 50751    -6247   -444688         0        0        0
            Path: Pipeline_MEM_MEMGeneralPipeline_opCode_reg[2]/CP -->
                    Pipeline_MEM_ALUResult_reg[15]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                    Worst     Total - - - - DRC Totals - - - -
                           Total  Weighted     Neg      Max       Max     Max  
Operation                   Area  Neg Slk     Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay                50751    -6247   -444688         0        0        0
            Path: Pipeline_MEM_MEMGeneralPipeline_opCode_reg[2]/CP -->
                    Pipeline_MEM_ALUResult_reg[15]/D
 incr_delay                51940    -5124   -437362         0        0        0
            Path: Pipeline_WB_WBGeneralPipeline_opCode_reg[2]/CP -->
                    Pipeline_MEM_ALUResult_reg[14]/D
 incr_delay                52191    -5047   -436314         0        0        0
            Path: Pipeline_WB_WBGeneralPipeline_funcCode_reg[4]/CP -->
                    Pipeline_MEM_ALUResult_reg[15]/D
 incr_delay                52203    -5034   -437254         0        0        0
            Path: Pipeline_MEM_MEMGeneralPipeline_funcCode_reg[0]/CP -->
                    Pipeline_MEM_ALUResult_reg[15]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz       299  (       58 /       58 )  0.34
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st       195  (        0 /        0 )  0.00
       plc_lo_st       195  (        0 /        0 )  0.00
        plc_star       195  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt       287  (       38 /       40 )  0.37
       plc_lo_st       193  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                    Worst     Total - - - - DRC Totals - - - -
                           Total  Weighted     Neg      Max       Max     Max  
Operation                   Area  Neg Slk     Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_tns                  52203    -5034   -437254         0        0        0
            Path: Pipeline_MEM_MEMGeneralPipeline_funcCode_reg[0]/CP -->
                    Pipeline_MEM_ALUResult_reg[15]/D
 incr_tns                  52479    -5030   -416491         0        0        0
            Path: Pipeline_WB_WBGeneralPipeline_opCode_reg[2]/CP -->
                    Pipeline_MEM_ALUResult_reg[15]/D
 incr_tns                  52479    -5030   -416491         0        0        0
            Path: Pipeline_WB_WBGeneralPipeline_opCode_reg[2]/CP -->
                    Pipeline_MEM_ALUResult_reg[15]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz       712  (       55 /       82 )  0.75
       plc_lo_st       657  (        0 /        0 )  0.00
            fopt       657  (        0 /        0 )  0.02
       crit_dnsz       925  (      104 /      178 )  0.91
             dup       553  (        0 /        0 )  0.05
        setup_dn       553  (       36 /       61 )  0.19

PBS_TechMap-Postmap Cleanup - Elapsed_Time 3, CPU_Time 3.0
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:06) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:50:11 (Jan02) |  269.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:19) |  00:00:13(00:00:13) |  48.4( 56.5) |   14:50:24 (Jan02) |  311.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:19) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:50:24 (Jan02) |  311.8 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:19) |  00:00:01(00:00:00) |   3.5(  0.0) |   14:50:24 (Jan02) |  311.8 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:19) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:50:24 (Jan02) |  311.8 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:35(00:00:25) |  00:00:10(00:00:06) |  37.6( 26.1) |   14:50:30 (Jan02) |  301.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:35(00:00:26) |  00:00:00(00:00:01) |   0.0(  4.3) |   14:50:31 (Jan02) |  301.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:35(00:00:26) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:50:31 (Jan02) |  301.0 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:35(00:00:26) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:50:31 (Jan02) |  301.0 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:38(00:00:29) |  00:00:03(00:00:03) |  10.5( 13.0) |   14:50:34 (Jan02) |  300.8 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:06) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:50:11 (Jan02) |  269.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:19) |  00:00:13(00:00:13) |  48.4( 56.5) |   14:50:24 (Jan02) |  311.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:19) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:50:24 (Jan02) |  311.8 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:19) |  00:00:01(00:00:00) |   3.5(  0.0) |   14:50:24 (Jan02) |  311.8 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:19) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:50:24 (Jan02) |  311.8 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:35(00:00:25) |  00:00:10(00:00:06) |  37.6( 26.1) |   14:50:30 (Jan02) |  301.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:35(00:00:26) |  00:00:00(00:00:01) |   0.0(  4.3) |   14:50:31 (Jan02) |  301.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:35(00:00:26) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:50:31 (Jan02) |  301.0 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:35(00:00:26) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:50:31 (Jan02) |  301.0 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:38(00:00:29) |  00:00:03(00:00:03) |  10.5( 13.0) |   14:50:34 (Jan02) |  300.8 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:38(00:00:29) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:50:34 (Jan02) |  300.8 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -      2954     85823       311
##>M:Pre Cleanup                        0         -         -      2954     85823       311
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      1         -         -      2071     50798       301
##>M:Const Prop                         0     -5932    416861      2071     50798       301
##>M:Cleanup                            3     -5030    416491      2213     52479       300
##>M:MBCI                               0         -         -      2213     52479       300
##>M:Misc                               6
##>----------------------------------------------------------------------------------------
##>Total Elapsed                       10
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'cpu'.
        Applying wireload models.
        Computing net loads.
  Setting attribute of root '/': 'syn_opt_effort' = medium
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'cpu' using 'medium' effort.
 
Incremental optimization status
===============================
                                    Worst     Total - - - - DRC Totals - - - -
                           Total  Weighted     Neg      Max       Max     Max  
Operation                   Area  Neg Slk     Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_iopt                 52479    -5030   -416491         0        0        0
            Path: Pipeline_WB_WBGeneralPipeline_opCode_reg[2]/CP -->
                    Pipeline_MEM_ALUResult_reg[15]/D
 const_prop                52479    -5030   -416491         0        0        0
            Path: Pipeline_WB_WBGeneralPipeline_opCode_reg[2]/CP -->
                    Pipeline_MEM_ALUResult_reg[15]/D
 simp_cc_inputs            52373    -5030   -416365         0        0        0
            Path: Pipeline_WB_WBGeneralPipeline_opCode_reg[2]/CP -->
                    Pipeline_MEM_ALUResult_reg[15]/D
 
Incremental optimization status
===============================
                                    Worst     Total - - - - DRC Totals - - - -
                           Total  Weighted     Neg      Max       Max     Max  
Operation                   Area  Neg Slk     Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay                52373    -5030   -416365         0        0        0
            Path: Pipeline_WB_WBGeneralPipeline_opCode_reg[2]/CP -->
                    Pipeline_MEM_ALUResult_reg[15]/D
 incr_delay                52376    -4961   -416452         0        0        0
            Path: Pipeline_MEM_MEMGeneralPipeline_funcCode_reg[0]/CP -->
                    Pipeline_MEM_ALUResult_reg[15]/D
 incr_delay                52470    -4928   -418123         0        0        0
            Path: Pipeline_WB_WBGeneralPipeline_funcCode_reg[4]/CP -->
                    Pipeline_MEM_ALUResult_reg[15]/D
 incr_delay                52486    -4917   -418061         0        0        0
            Path: Pipeline_WB_WBGeneralPipeline_opCode_reg[2]/CP -->
                    Pipeline_MEM_ALUResult_reg[15]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz       216  (        9 /        9 )  0.18
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st       196  (        0 /        0 )  0.00
       plc_lo_st       196  (        0 /        0 )  0.00
        plc_star       196  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st       196  (        0 /        0 )  0.00
            fopt       196  (        0 /        0 )  0.00
       crit_dnsz       262  (        0 /        0 )  0.18
             dup       196  (        0 /        0 )  0.02
            fopt       196  (        0 /        0 )  0.12
        setup_dn       196  (        0 /        0 )  0.00
         buf2inv       196  (        0 /        0 )  0.00
             exp        49  (        0 /       32 )  0.13
       gate_deco       233  (        3 /        3 )  2.86
       gcomp_tim       267  (        9 /        9 )  0.65
  inv_pair_2_buf       194  (        0 /        0 )  0.00

 init_drc                  52486    -4917   -418061         0        0        0
            Path: Pipeline_WB_WBGeneralPipeline_opCode_reg[2]/CP -->
                    Pipeline_MEM_ALUResult_reg[15]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  52486    -4917   -418061         0        0        0
            Path: Pipeline_WB_WBGeneralPipeline_opCode_reg[2]/CP -->
                    Pipeline_MEM_ALUResult_reg[15]/D
 incr_tns                  52671    -4916   -411224         0        0        0
            Path: Pipeline_WB_WBGeneralPipeline_opCode_reg[2]/CP -->
                    Pipeline_MEM_ALUResult_reg[15]/D
 incr_tns                  52671    -4916   -411224         0        0        0
            Path: Pipeline_WB_WBGeneralPipeline_opCode_reg[2]/CP -->
                    Pipeline_MEM_ALUResult_reg[15]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz       582  (       63 /       83 )  0.58
       plc_lo_st       519  (        0 /        0 )  0.00
            fopt       519  (        0 /        0 )  0.02
       crit_dnsz       715  (       22 /       55 )  0.62
             dup       497  (        1 /        6 )  0.07
        setup_dn       496  (       14 /       33 )  0.12
         buf2inv       482  (        0 /        0 )  0.00

 init_area                 52671    -4916   -411224         0        0        0
            Path: Pipeline_WB_WBGeneralPipeline_opCode_reg[2]/CP -->
                    Pipeline_MEM_ALUResult_reg[15]/D
 rem_buf                   52426    -4916   -409618         0        0        0
            Path: Pipeline_WB_WBGeneralPipeline_opCode_reg[2]/CP -->
                    Pipeline_MEM_ALUResult_reg[15]/D
 rem_inv                   51877    -4916   -393368         0        0        0
            Path: Pipeline_WB_WBGeneralPipeline_opCode_reg[2]/CP -->
                    Pipeline_MEM_ALUResult_reg[15]/D
 merge_bi                  51670    -4916   -391779         0        0        0
            Path: Pipeline_WB_WBGeneralPipeline_opCode_reg[2]/CP -->
                    Pipeline_MEM_ALUResult_reg[15]/D
 merge_bi                  51661    -4916   -391777         0        0        0
            Path: Pipeline_WB_WBGeneralPipeline_opCode_reg[2]/CP -->
                    Pipeline_MEM_ALUResult_reg[15]/D
 rem_inv_qb                51708    -4916   -387020         0        0        0
            Path: Pipeline_WB_WBGeneralPipeline_opCode_reg[2]/CP -->
                    Pipeline_MEM_ALUResult_reg[15]/D
 io_phase                  51671    -4913   -386859         0        0        0
            Path: Pipeline_WB_WBGeneralPipeline_opCode_reg[2]/CP -->
                    Pipeline_MEM_ALUResult_reg[15]/D
 gate_comp                 51420    -4912   -386233         0        0        0
            Path: Pipeline_WB_WBGeneralPipeline_opCode_reg[2]/CP -->
                    Pipeline_MEM_ALUResult_reg[15]/D
 glob_area                 51414    -4912   -386230         0        0        0
            Path: Pipeline_WB_WBGeneralPipeline_opCode_reg[2]/CP -->
                    Pipeline_MEM_ALUResult_reg[15]/D
 area_down                 51141    -4912   -383494         0        0        0
            Path: Pipeline_WB_WBGeneralPipeline_opCode_reg[2]/CP -->
                    Pipeline_MEM_ALUResult_reg[15]/D
 rem_buf                   51066    -4912   -381325         0        0        0
            Path: Pipeline_WB_WBGeneralPipeline_opCode_reg[2]/CP -->
                    Pipeline_MEM_ALUResult_reg[15]/D
 rem_inv                   50972    -4912   -376643         0        0        0
            Path: Pipeline_WB_WBGeneralPipeline_opCode_reg[2]/CP -->
                    Pipeline_MEM_ALUResult_reg[15]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         1  (        0 /        1 )  0.01
         rem_buf        45  (       18 /       30 )  0.09
         rem_inv       131  (       63 /       86 )  0.21
        merge_bi        66  (       28 /       60 )  0.14
      rem_inv_qb       134  (        2 /        3 )  0.17
        io_phase        72  (       13 /       28 )  0.16
       gate_comp       206  (       22 /       75 )  0.57
       gcomp_mog         0  (        0 /        0 )  0.11
       glob_area        50  (        1 /       50 )  0.20
       area_down        85  (       23 /       54 )  0.42
      size_n_buf         5  (        0 /        0 )  0.11
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf        26  (        6 /       11 )  0.05
         rem_inv        54  (       11 /       20 )  0.09
        merge_bi        30  (        0 /       20 )  0.06
      rem_inv_qb        46  (        0 /        2 )  0.06

 
Incremental optimization status
===============================
                                    Worst     Total - - - - DRC Totals - - - -
                           Total  Weighted     Neg      Max       Max     Max  
Operation                   Area  Neg Slk     Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay                50972    -4912   -376643         0        0        0
            Path: Pipeline_WB_WBGeneralPipeline_opCode_reg[2]/CP -->
                    Pipeline_MEM_ALUResult_reg[15]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz        49  (        0 /        0 )  0.05
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        49  (        0 /        0 )  0.00
       plc_lo_st        49  (        0 /        0 )  0.00
        plc_star        49  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st        49  (        0 /        0 )  0.00
            fopt        49  (        0 /        0 )  0.00
       crit_dnsz        63  (        0 /        0 )  0.05
             dup        49  (        0 /        0 )  0.01
            fopt        49  (        0 /        0 )  0.04
        setup_dn        49  (        0 /        0 )  0.00
         buf2inv        49  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco        44  (        0 /        0 )  0.53
       gcomp_tim        70  (        0 /        0 )  0.17
  inv_pair_2_buf        49  (        0 /        0 )  0.00

 init_drc                  50972    -4912   -376643         0        0        0
            Path: Pipeline_WB_WBGeneralPipeline_opCode_reg[2]/CP -->
                    Pipeline_MEM_ALUResult_reg[15]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_area                 50972    -4912   -376643         0        0        0
            Path: Pipeline_WB_WBGeneralPipeline_opCode_reg[2]/CP -->
                    Pipeline_MEM_ALUResult_reg[15]/D
 rem_buf                   50962    -4912   -376643         0        0        0
            Path: Pipeline_WB_WBGeneralPipeline_opCode_reg[2]/CP -->
                    Pipeline_MEM_ALUResult_reg[15]/D
 rem_inv                   50950    -4912   -376648         0        0        0
            Path: Pipeline_WB_WBGeneralPipeline_opCode_reg[2]/CP -->
                    Pipeline_MEM_ALUResult_reg[15]/D
 io_phase                  50943    -4912   -376646         0        0        0
            Path: Pipeline_WB_WBGeneralPipeline_opCode_reg[2]/CP -->
                    Pipeline_MEM_ALUResult_reg[15]/D
 gate_comp                 50937    -4912   -376646         0        0        0
            Path: Pipeline_WB_WBGeneralPipeline_opCode_reg[2]/CP -->
                    Pipeline_MEM_ALUResult_reg[15]/D
 area_down                 50774    -4912   -376634         0        0        0
            Path: Pipeline_WB_WBGeneralPipeline_opCode_reg[2]/CP -->
                    Pipeline_MEM_ALUResult_reg[15]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         1  (        0 /        1 )  0.01
         rem_buf        20  (        1 /        5 )  0.04
         rem_inv        43  (        2 /        8 )  0.07
        merge_bi        32  (        0 /       22 )  0.06
      rem_inv_qb        46  (        0 /        2 )  0.06
        io_phase        55  (        2 /       13 )  0.11
       gate_comp       174  (        1 /       47 )  0.49
       gcomp_mog         0  (        0 /        0 )  0.10
       glob_area        50  (        0 /       50 )  0.19
       area_down        74  (        7 /       32 )  0.35
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00

Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'cpu'.
        Applying wireload models.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'cpu'.
        : Use 'report timing -lint' for more information.
Finished SDC export (command execution time mm:ss (real) = 00:00).
WARNING: This version of the tool is 1737 days old.
no gcells found!
legacy_genus:/> 
legacy_genus:/> report_timing
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'cpu'.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.22-s017_1
  Generated on:           Jan 02 2023  02:50:58 pm
  Module:                 cpu
  Technology library:     tsl18fs120_scl_ss 1
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                     Pin                             Type     Fanout Load Slew Delay Arrival   
                                                                     (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------------------
(clock clk)                                         launch                                 0 R 
Pipeline_WB_WBGeneralPipeline_opCode_reg[2]/CP                             400             0 R 
Pipeline_WB_WBGeneralPipeline_opCode_reg[2]/Q       dfnrq4         3 15.0  100  +544     544 F 
fopt20409/I                                                                       +0     544   
fopt20409/ZN                                        invbd2         2  5.7   52   +50     594 R 
g19610__1309/A2                                                                   +0     594   
g19610__1309/ZN                                     nd03d1         1  3.6  127   +90     684 F 
g19573__1309/B1                                                                   +0     684   
g19573__1309/ZN                                     aoi21d1        1  3.7  329  +207     891 R 
g19549__6877/A2                                                                   +0     891   
g19549__6877/ZN                                     nr02d1         3 10.2  134  +110    1001 F 
g19499__1840/B1                                                                   +0    1001   
g19499__1840/ZN                                     aoi22d1        1  4.2  229  +170    1171 R 
g19394__1857/A2                                                                   +0    1171   
g19394__1857/ZN                                     nr23d2         3 10.6  126  +220    1391 R 
g19323__20504/A1                                                                  +0    1391   
g19323__20504/ZN                                    nd02d2         1  9.0  163   +73    1464 F 
g20503/I                                                                          +0    1464   
g20503/ZN                                           invbd2         1  3.8   60   +55    1519 R 
g19271__20502/A1                                                                  +0    1519   
g19271__20502/ZN                                    nd03d1         2  6.1  192   +92    1611 F 
g19242/I                                                                          +0    1611   
g19242/ZN                                           inv0d1         2  7.7  139  +116    1727 R 
g19214__2683/A2                                                                   +0    1727   
g19214__2683/ZN                                     nd12d1         1  3.2   83   +68    1794 F 
g19195__9682/A                                                                    +0    1794   
g19195__9682/ZN                                     oaim21d1       1  3.5  155   +87    1882 R 
g19159__1857/A2                                                                   +0    1882   
g19159__1857/ZN                                     nd02d1         1  6.4  130   +99    1981 F 
g19086__2391/A1                                                                   +0    1981   
g19086__2391/ZN                                     nd02d2         4 18.9  195  +119    2100 R 
g19065/I                                                                          +0    2100   
g19065/ZN                                           inv0d2         1  6.4   57   +46    2146 F 
g19058__2900/A1                                                                   +0    2146   
g19058__2900/ZN                                     nd02d2         1  7.7  120   +70    2215 R 
g19054__5795/A2                                                                   +0    2215   
g19054__5795/ZN                                     nd02d2         3  9.5  113   +79    2294 F 
g18757__7114/A1                                                                   +0    2294   
g18757__7114/ZN                                     aoi22d1        1  6.9  277  +146    2440 R 
g18756__9682/A1                                                                   +0    2440   
g18756__9682/ZN                                     nd02d2         3  7.5  113   +88    2529 F 
g18753__1474/A1                                                                   +0    2529   
g18753__1474/ZN                                     nd02d1         1  3.8  131   +88    2617 R 
g18752__1309/A2                                                                   +0    2617   
g18752__1309/ZN                                     nd03d1         3  8.7  193  +131    2748 F 
g18749__7114/A2                                                                   +0    2748   
g18749__7114/ZN                                     nd12d1         1  3.8  116   +96    2844 R 
g18748__5019/A2                                                                   +0    2844   
g18748__5019/ZN                                     nd03d1         3  8.7  196  +129    2973 F 
g18747__2683/A2                                                                   +0    2973   
g18747__2683/ZN                                     nd12d1         1  3.8  118   +96    3070 R 
g18745__7118/A2                                                                   +0    3070   
g18745__7118/ZN                                     nd03d1         3  7.5  178  +122    3192 F 
g18743__6083/A1                                                                   +0    3192   
g18743__6083/ZN                                     nd02d1         1  8.9  204  +137    3329 R 
g18741__1474/A2                                                                   +0    3329   
g18741__1474/ZN                                     nd03d2         3  8.7  145  +118    3447 F 
g18739__9682/A2                                                                   +0    3447   
g18739__9682/ZN                                     nd12d1         1  3.8  116   +85    3532 R 
g18738__1474/A2                                                                   +0    3532   
g18738__1474/ZN                                     nd03d1         3  7.5  181  +122    3654 F 
g18736__5019/A1                                                                   +0    3654   
g18736__5019/ZN                                     nd02d1         1  3.8  133  +104    3758 R 
g18734__6083/A2                                                                   +0    3758   
g18734__6083/ZN                                     nd03d1         3  8.7  196  +131    3890 F 
g18733__7114/A2                                                                   +0    3890   
g18733__7114/ZN                                     nd12d1         1  3.8  118   +96    3986 R 
g18731__8757/A2                                                                   +0    3986   
g18731__8757/ZN                                     nd03d1         3  7.5  178  +122    4109 F 
g18729__7675/A1                                                                   +0    4109   
g18729__7675/ZN                                     nd02d1         1  3.8  132  +103    4212 R 
g18727__1309/A2                                                                   +0    4212   
g18727__1309/ZN                                     nd03d1         3  8.7  193  +131    4343 F 
g18726__9682/A2                                                                   +0    4343   
g18726__9682/ZN                                     nd12d1         1  3.8  119   +96    4439 R 
g18724__4296/A2                                                                   +0    4439   
g18724__4296/ZN                                     nd03d1         3  7.5  178  +122    4562 F 
g18722__9906/A1                                                                   +0    4562   
g18722__9906/ZN                                     nd02d1         1  3.8  134  +103    4665 R 
g18720__7344/A2                                                                   +0    4665   
g18720__7344/ZN                                     nd03d1         2  5.0  147  +110    4774 F 
g5/A2                                                                             +0    4774   
g5/ZN                                               nd12d1         1  7.7  160  +106    4881 R 
g20496/A2                                                                         +0    4881   
g20496/ZN                                           nd12d2         3  7.5   87   +71    4952 F 
g18697__5953/A1                                                                   +0    4952   
g18697__5953/ZN                                     nd02d1         1  3.8  134   +82    5034 R 
g18690__7675/A2                                                                   +0    5034   
g18690__7675/ZN                                     nd03d1         3  9.3  201  +135    5169 F 
g18675__6877/A2                                                                   +0    5169   
g18675__6877/ZN                                     nd12d1         1  3.8  119   +97    5266 R 
g18650__9682/A2                                                                   +0    5266   
g18650__9682/ZN                                     nd03d1         1  3.8  131  +100    5367 F 
g18510__1474/A1                                                                   +0    5367   
g18510__1474/Z                                      xr03d2         1  3.9   91  +256    5622 R 
g18368__4296/A1                                                                   +0    5622   
g18368__4296/ZN                                     aoi22d1        1  2.9  250   +65    5687 F 
g18109__8780/A1                                                                   +0    5687   
g18109__8780/ZN                                     nd03d1         1  3.5  195  +122    5809 R 
Pipeline_MEM_ALUResult_reg[15]/D               <<<  dfnrq4                        +0    5809   
Pipeline_MEM_ALUResult_reg[15]/CP                   setup                  400  +104    5913 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                                         capture                             1000 R 
-----------------------------------------------------------------------------------------------
Timing slack :   -4913ps (TIMING VIOLATION)
Start-point  : Pipeline_WB_WBGeneralPipeline_opCode_reg[2]/CP
End-point    : Pipeline_MEM_ALUResult_reg[15]/D

legacy_genus:/> exit
Normal exit.