<profile>
<RunData>
  <RUN_TYPE>synth</RUN_TYPE>
  <VIVADO_VERSION>v.2024.1</VIVADO_VERSION>
  <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
</RunData>
<TimingReport>
  <TargetClockPeriod>2.500</TargetClockPeriod>
  <AchievedClockPeriod>2.376</AchievedClockPeriod>
  <CLOCK_NAME>ap_clk</CLOCK_NAME>
  <CP_FINAL>2.376</CP_FINAL>
  <CP_ROUTE>NA</CP_ROUTE>
  <CP_SYNTH>2.376</CP_SYNTH>
  <CP_TARGET>2.500</CP_TARGET>
  <SLACK_FINAL>0.124</SLACK_FINAL>
  <SLACK_ROUTE></SLACK_ROUTE>
  <SLACK_SYNTH>0.124</SLACK_SYNTH>
  <TIMING_MET>TRUE</TIMING_MET>
  <TNS_FINAL>0.000</TNS_FINAL>
  <TNS_ROUTE>NA</TNS_ROUTE>
  <TNS_SYNTH>0.000</TNS_SYNTH>
  <WNS_FINAL>0.124</WNS_FINAL>
  <WNS_ROUTE>NA</WNS_ROUTE>
  <WNS_SYNTH>0.124</WNS_SYNTH>
</TimingReport>
<AreaReport>
  <Resources>
    <BRAM>0</BRAM>
    <CLB>0</CLB>
    <DSP>12</DSP>
    <FF>1484</FF>
    <LATCH>0</LATCH>
    <LUT>1114</LUT>
    <SRL>91</SRL>
    <URAM>0</URAM>
  </Resources>
  <AvailableResources>
    <BRAM>280</BRAM>
    <CLB>0</CLB>
    <DSP>220</DSP>
    <FF>106400</FF>
    <LUT>53200</LUT>
    <URAM>0</URAM>
  </AvailableResources>
</AreaReport>
<RtlModules>
  <RtlModule CELL="inst" DEPTH="0" FILE_NAME="bd_0_hls_inst_0.v" ORIG_REF_NAME="calculate" TOP_CELL="bd_0_i/hls_inst/inst">
    <SubModules count="17">add_38ns_38ns_38_2_1_U7 add_38ns_38ns_38_2_1_U8 add_54ns_54ns_54_2_1_U10 add_54ns_54ns_54_2_1_U9 mac_muladd_9ns_9ns_19ns_20_4_1_U12 mac_muladd_9ns_9ns_19ns_20_4_1_U15 mac_muladd_9ns_9ns_26ns_26_4_1_U14 mac_muladd_9ns_9ns_26ns_26_4_1_U17 mac_muladd_9ns_9ns_28ns_28_4_1_U13 mac_muladd_9ns_9ns_28ns_28_4_1_U16 mul_9ns_9ns_18_5_1_U1 mul_9ns_9ns_18_5_1_U2 mul_9ns_9ns_18_5_1_U3 mul_9ns_9ns_18_5_1_U4 mul_9ns_9ns_18_5_1_U5 mul_9ns_9ns_18_5_1_U6 sub_55ns_55ns_55_2_1_U11</SubModules>
    <Resources DSP="12" FF="1484" LUT="1114" LogicLUT="1023" SRL="91"/>
    <LocalResources FF="1251" LUT="955" LogicLUT="902" SRL="53"/>
  </RtlModule>
  <RtlModule CELL="inst/add_38ns_38ns_38_2_1_U7" DEPTH="1" FILE_NAME="calculate.v" ORIG_REF_NAME="calculate_add_38ns_38ns_38_2_1">
    <Resources FF="31" LUT="10" LogicLUT="10"/>
    <LocalResources FF="31"/>
  </RtlModule>
  <RtlModule CELL="inst/add_38ns_38ns_38_2_1_U8" DEPTH="1" FILE_NAME="calculate.v" ORIG_REF_NAME="calculate_add_38ns_38ns_38_2_1">
    <Resources FF="31" LUT="10" LogicLUT="10"/>
    <LocalResources FF="31"/>
  </RtlModule>
  <RtlModule CELL="inst/add_54ns_54ns_54_2_1_U10" DEPTH="1" FILE_NAME="calculate.v" ORIG_REF_NAME="calculate_add_54ns_54ns_54_2_1">
    <Resources FF="45" LUT="29" LogicLUT="10" SRL="19"/>
    <LocalResources FF="45" LUT="19" SRL="19"/>
  </RtlModule>
  <RtlModule CELL="inst/add_54ns_54ns_54_2_1_U9" DEPTH="1" FILE_NAME="calculate.v" ORIG_REF_NAME="calculate_add_54ns_54ns_54_2_1">
    <Resources FF="44" LUT="29" LogicLUT="10" SRL="19"/>
    <LocalResources FF="44" LUT="19" SRL="19"/>
  </RtlModule>
  <RtlModule CELL="inst/mac_muladd_9ns_9ns_19ns_20_4_1_U12" DEPTH="1" FILE_NAME="calculate.v" ORIG_REF_NAME="calculate_mac_muladd_9ns_9ns_19ns_20_4_1">
    <Resources DSP="1"/>
  </RtlModule>
  <RtlModule CELL="inst/mac_muladd_9ns_9ns_19ns_20_4_1_U15" DEPTH="1" FILE_NAME="calculate.v" ORIG_REF_NAME="calculate_mac_muladd_9ns_9ns_19ns_20_4_1">
    <Resources DSP="1"/>
  </RtlModule>
  <RtlModule CELL="inst/mac_muladd_9ns_9ns_26ns_26_4_1_U14" DEPTH="1" FILE_NAME="calculate.v" ORIG_REF_NAME="calculate_mac_muladd_9ns_9ns_26ns_26_4_1">
    <Resources DSP="1"/>
  </RtlModule>
  <RtlModule CELL="inst/mac_muladd_9ns_9ns_26ns_26_4_1_U17" DEPTH="1" FILE_NAME="calculate.v" ORIG_REF_NAME="calculate_mac_muladd_9ns_9ns_26ns_26_4_1">
    <Resources DSP="1"/>
  </RtlModule>
  <RtlModule CELL="inst/mac_muladd_9ns_9ns_28ns_28_4_1_U13" DEPTH="1" FILE_NAME="calculate.v" ORIG_REF_NAME="calculate_mac_muladd_9ns_9ns_28ns_28_4_1">
    <Resources DSP="1"/>
  </RtlModule>
  <RtlModule CELL="inst/mac_muladd_9ns_9ns_28ns_28_4_1_U16" DEPTH="1" FILE_NAME="calculate.v" ORIG_REF_NAME="calculate_mac_muladd_9ns_9ns_28ns_28_4_1">
    <Resources DSP="1"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_9ns_9ns_18_5_1_U1" DEPTH="1" FILE_NAME="calculate.v" ORIG_REF_NAME="calculate_mul_9ns_9ns_18_5_1">
    <Resources DSP="1"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_9ns_9ns_18_5_1_U2" DEPTH="1" FILE_NAME="calculate.v" ORIG_REF_NAME="calculate_mul_9ns_9ns_18_5_1">
    <Resources DSP="1"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_9ns_9ns_18_5_1_U3" DEPTH="1" FILE_NAME="calculate.v" ORIG_REF_NAME="calculate_mul_9ns_9ns_18_5_1">
    <Resources DSP="1"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_9ns_9ns_18_5_1_U4" DEPTH="1" FILE_NAME="calculate.v" ORIG_REF_NAME="calculate_mul_9ns_9ns_18_5_1">
    <Resources DSP="1"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_9ns_9ns_18_5_1_U5" DEPTH="1" FILE_NAME="calculate.v" ORIG_REF_NAME="calculate_mul_9ns_9ns_18_5_1">
    <Resources DSP="1"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_9ns_9ns_18_5_1_U6" DEPTH="1" FILE_NAME="calculate.v" ORIG_REF_NAME="calculate_mul_9ns_9ns_18_5_1">
    <Resources DSP="1"/>
  </RtlModule>
  <RtlModule CELL="inst/sub_55ns_55ns_55_2_1_U11" DEPTH="1" FILE_NAME="calculate.v" ORIG_REF_NAME="calculate_sub_55ns_55ns_55_2_1">
    <Resources FF="82" LUT="81" LogicLUT="81"/>
    <LocalResources FF="82" LUT="54" LogicLUT="54"/>
  </RtlModule>
</RtlModules>
<TimingPaths>
  <TPATH DATAPATH_DELAY="2.402" DATAPATH_LOGIC_DELAY="1.857" DATAPATH_NET_DELAY="0.545" ENDPOINT_PIN="bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[25]/D" LOGIC_LEVELS="7" MAX_FANOUT="2" SLACK="0.124" STARTPOINT_PIN="bd_0_i/hls_inst/inst/add0F_1_reg_1296_reg[0]/C">
    <CELL NAME="bd_0_i/hls_inst/inst/add0F_1_reg_1296_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="calculate.v" LINE_NUMBER="586"/>
    <CELL NAME="bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[3]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="calculate.v" LINE_NUMBER="1019"/>
    <CELL NAME="bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[7]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="calculate.v" LINE_NUMBER="1019"/>
    <CELL NAME="bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[11]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="calculate.v" LINE_NUMBER="1019"/>
    <CELL NAME="bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[15]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="calculate.v" LINE_NUMBER="1019"/>
    <CELL NAME="bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[19]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="calculate.v" LINE_NUMBER="1019"/>
    <CELL NAME="bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[23]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="calculate.v" LINE_NUMBER="1019"/>
    <CELL NAME="bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[26]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="calculate.v" LINE_NUMBER="1019"/>
    <CELL NAME="bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[25]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="calculate.v" LINE_NUMBER="638"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="2.402" DATAPATH_LOGIC_DELAY="1.857" DATAPATH_NET_DELAY="0.545" ENDPOINT_PIN="bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[25]/D" LOGIC_LEVELS="7" MAX_FANOUT="2" SLACK="0.124" STARTPOINT_PIN="bd_0_i/hls_inst/inst/add0F_reg_1290_reg[0]/C">
    <CELL NAME="bd_0_i/hls_inst/inst/add0F_reg_1290_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="calculate.v" LINE_NUMBER="588"/>
    <CELL NAME="bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[3]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="calculate.v" LINE_NUMBER="1021"/>
    <CELL NAME="bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[7]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="calculate.v" LINE_NUMBER="1021"/>
    <CELL NAME="bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[11]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="calculate.v" LINE_NUMBER="1021"/>
    <CELL NAME="bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[15]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="calculate.v" LINE_NUMBER="1021"/>
    <CELL NAME="bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[19]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="calculate.v" LINE_NUMBER="1021"/>
    <CELL NAME="bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[23]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="calculate.v" LINE_NUMBER="1021"/>
    <CELL NAME="bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[26]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="calculate.v" LINE_NUMBER="1021"/>
    <CELL NAME="bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[25]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="calculate.v" LINE_NUMBER="639"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="2.347" DATAPATH_LOGIC_DELAY="1.802" DATAPATH_NET_DELAY="0.545" ENDPOINT_PIN="bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[26]/D" LOGIC_LEVELS="7" MAX_FANOUT="2" SLACK="0.179" STARTPOINT_PIN="bd_0_i/hls_inst/inst/add0F_1_reg_1296_reg[0]/C">
    <CELL NAME="bd_0_i/hls_inst/inst/add0F_1_reg_1296_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="calculate.v" LINE_NUMBER="586"/>
    <CELL NAME="bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[3]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="calculate.v" LINE_NUMBER="1019"/>
    <CELL NAME="bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[7]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="calculate.v" LINE_NUMBER="1019"/>
    <CELL NAME="bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[11]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="calculate.v" LINE_NUMBER="1019"/>
    <CELL NAME="bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[15]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="calculate.v" LINE_NUMBER="1019"/>
    <CELL NAME="bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[19]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="calculate.v" LINE_NUMBER="1019"/>
    <CELL NAME="bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[23]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="calculate.v" LINE_NUMBER="1019"/>
    <CELL NAME="bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[26]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="calculate.v" LINE_NUMBER="1019"/>
    <CELL NAME="bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[26]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="calculate.v" LINE_NUMBER="638"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="2.347" DATAPATH_LOGIC_DELAY="1.802" DATAPATH_NET_DELAY="0.545" ENDPOINT_PIN="bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[26]/D" LOGIC_LEVELS="7" MAX_FANOUT="2" SLACK="0.179" STARTPOINT_PIN="bd_0_i/hls_inst/inst/add0F_reg_1290_reg[0]/C">
    <CELL NAME="bd_0_i/hls_inst/inst/add0F_reg_1290_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="calculate.v" LINE_NUMBER="588"/>
    <CELL NAME="bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[3]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="calculate.v" LINE_NUMBER="1021"/>
    <CELL NAME="bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[7]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="calculate.v" LINE_NUMBER="1021"/>
    <CELL NAME="bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[11]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="calculate.v" LINE_NUMBER="1021"/>
    <CELL NAME="bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[15]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="calculate.v" LINE_NUMBER="1021"/>
    <CELL NAME="bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[19]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="calculate.v" LINE_NUMBER="1021"/>
    <CELL NAME="bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[23]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="calculate.v" LINE_NUMBER="1021"/>
    <CELL NAME="bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[26]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="calculate.v" LINE_NUMBER="1021"/>
    <CELL NAME="bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[26]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="calculate.v" LINE_NUMBER="639"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="2.331" DATAPATH_LOGIC_DELAY="1.513" DATAPATH_NET_DELAY="0.818" ENDPOINT_PIN="bd_0_i/hls_inst/inst/h2_hm_m2_hl_l2_ml_1_reg_1545_reg[53]/D" LOGIC_LEVELS="5" MAX_FANOUT="1" SLACK="0.195" STARTPOINT_PIN="bd_0_i/hls_inst/inst/add_54ns_54ns_54_2_1_U10/ain_s1_reg[12]/C">
    <CELL NAME="bd_0_i/hls_inst/inst/add_54ns_54ns_54_2_1_U10/ain_s1_reg[12]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="calculate_add_54ns_54ns_54_2_1.v" LINE_NUMBER="69"/>
    <CELL NAME="bd_0_i/hls_inst/inst/add_54ns_54ns_54_2_1_U10/u2/h2_hm_m2_hl_l2_ml_1_reg_1545_reg[39]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="calculate_add_54ns_54ns_54_2_1.v" LINE_NUMBER="113"/>
    <CELL NAME="bd_0_i/hls_inst/inst/add_54ns_54ns_54_2_1_U10/u2/h2_hm_m2_hl_l2_ml_1_reg_1545_reg[43]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="calculate_add_54ns_54ns_54_2_1.v" LINE_NUMBER="113"/>
    <CELL NAME="bd_0_i/hls_inst/inst/add_54ns_54ns_54_2_1_U10/u2/h2_hm_m2_hl_l2_ml_1_reg_1545_reg[47]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="calculate_add_54ns_54ns_54_2_1.v" LINE_NUMBER="113"/>
    <CELL NAME="bd_0_i/hls_inst/inst/add_54ns_54ns_54_2_1_U10/u2/h2_hm_m2_hl_l2_ml_1_reg_1545_reg[51]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="calculate_add_54ns_54ns_54_2_1.v" LINE_NUMBER="113"/>
    <CELL NAME="bd_0_i/hls_inst/inst/add_54ns_54ns_54_2_1_U10/u2/h2_hm_m2_hl_l2_ml_1_reg_1545_reg[53]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="calculate_add_54ns_54ns_54_2_1.v" LINE_NUMBER="113"/>
    <CELL NAME="bd_0_i/hls_inst/inst/h2_hm_m2_hl_l2_ml_1_reg_1545_reg[53]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="calculate.v" LINE_NUMBER="616"/>
  </TPATH>
</TimingPaths>
<VivadoReportFiles>
  <ReportFile TYPE="design_analysis" PATH="verilog/report/calculate_design_analysis_synth.rpt"/>
  <ReportFile TYPE="failfast" PATH="verilog/report/calculate_failfast_synth.rpt"/>
  <ReportFile TYPE="timing" PATH="verilog/report/calculate_timing_synth.rpt"/>
  <ReportFile TYPE="timing_paths" PATH="verilog/report/calculate_timing_paths_synth.rpt"/>
  <ReportFile TYPE="utilization" PATH="verilog/report/calculate_utilization_synth.rpt"/>
  <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/calculate_utilization_hierarchical_synth.rpt"/>
</VivadoReportFiles>
</profile>
