# Digit-Recognition-Neural-Network-on-FPGA
Implemented a 2-layer neural network on FPGA using Verilog and Vivado for digit recognition with ReLU activation and linear regression.
