

================================================================
== Vitis HLS Report for 'needwun'
================================================================
* Date:           Sat Oct  4 21:45:14 2025

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.199 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------+---------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                      |                           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |               Instance               |           Module          |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------+---------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_needwun_Pipeline_init_row_fu_123  |needwun_Pipeline_init_row  |      131|      131|  1.310 us|  1.310 us|  131|  131|       no|
        |grp_needwun_Pipeline_init_col_fu_129  |needwun_Pipeline_init_col  |      348|      348|  3.480 us|  3.480 us|  348|  348|       no|
        |grp_needwun_Pipeline_trace_fu_137     |needwun_Pipeline_trace     |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_needwun_Pipeline_fill_in_fu_154   |needwun_Pipeline_fill_in   |      676|      676|  6.760 us|  6.760 us|  676|  676|       no|
        |grp_needwun_Pipeline_fill_in1_fu_173  |needwun_Pipeline_fill_in1  |      677|      677|  6.770 us|  6.770 us|  677|  677|       no|
        |grp_needwun_Pipeline_pad_a_fu_192     |needwun_Pipeline_pad_a     |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_needwun_Pipeline_pad_b_fu_199     |needwun_Pipeline_pad_b     |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +--------------------------------------+---------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- fill_out  |    86912|    86912|      1358|          -|          -|    64|        no|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     115|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    40|   33404|   33004|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     572|    -|
|Register         |        -|     -|     135|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    40|   33539|   33691|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2060|  2800|  607200|  303600|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     1|       5|      11|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+---------------------------+---------+----+-------+-------+-----+
    |               Instance               |           Module          | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +--------------------------------------+---------------------------+---------+----+-------+-------+-----+
    |grp_needwun_Pipeline_fill_in_fu_154   |needwun_Pipeline_fill_in   |        0|  11|   4837|   5920|    0|
    |grp_needwun_Pipeline_fill_in1_fu_173  |needwun_Pipeline_fill_in1  |        0|  11|   5927|   6751|    0|
    |grp_needwun_Pipeline_init_col_fu_129  |needwun_Pipeline_init_col  |        0|  14|  19890|  17309|    0|
    |grp_needwun_Pipeline_init_row_fu_123  |needwun_Pipeline_init_row  |        0|   0|     27|     79|    0|
    |grp_needwun_Pipeline_pad_a_fu_192     |needwun_Pipeline_pad_a     |        0|   0|     34|    111|    0|
    |grp_needwun_Pipeline_pad_b_fu_199     |needwun_Pipeline_pad_b     |        0|   0|     34|    111|    0|
    |grp_needwun_Pipeline_trace_fu_137     |needwun_Pipeline_trace     |        0|   4|   2655|   2723|    0|
    +--------------------------------------+---------------------------+---------+----+-------+-------+-----+
    |Total                                 |                           |        0|  40|  33404|  33004|    0|
    +--------------------------------------+---------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln30_fu_241_p2                |         +|   0|  0|  15|           8|           2|
    |empty_31_fu_258_p2                |         +|   0|  0|  14|           7|           2|
    |empty_32_fu_296_p2                |         +|   0|  0|  22|          15|          15|
    |empty_33_fu_307_p2                |         +|   0|  0|  22|          15|           8|
    |p_cast8_fu_230_p2                 |         +|   0|  0|  14|           6|           2|
    |icmp_ln30_fu_220_p2               |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln85_fu_328_p2               |      icmp|   0|  0|  15|          24|           1|
    |ap_block_state12_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 115|          84|          39|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |M_0_address0       |  21|          5|   13|         65|
    |M_0_address1       |  17|          4|   13|         52|
    |M_0_ce0            |  21|          5|    1|          5|
    |M_0_ce1            |  17|          4|    1|          4|
    |M_0_d0             |  21|          5|   64|        320|
    |M_0_we0            |  21|          5|    1|          5|
    |M_1_address0       |  17|          4|   13|         52|
    |M_1_address1       |  13|          3|   13|         39|
    |M_1_ce0            |  17|          4|    1|          4|
    |M_1_ce1            |  13|          3|    1|          3|
    |M_1_d0             |  17|          4|   64|        256|
    |M_1_we0            |  17|          4|    1|          4|
    |SEQA_0_address0    |  17|          4|    5|         20|
    |SEQA_0_ce0         |  17|          4|    1|          4|
    |SEQA_1_address0    |  17|          4|    5|         20|
    |SEQA_1_ce0         |  17|          4|    1|          4|
    |SEQB_address0      |  17|          4|    6|         24|
    |SEQB_ce0           |  13|          3|    1|          3|
    |alignedA_address0  |  13|          3|    8|         24|
    |alignedA_ce0       |  13|          3|    1|          3|
    |alignedA_ce1       |   9|          2|    1|          2|
    |alignedA_d0        |  13|          3|    8|         24|
    |alignedA_we0       |  13|          3|    1|          3|
    |alignedA_we1       |   9|          2|    1|          2|
    |alignedB_address0  |  13|          3|    8|         24|
    |alignedB_ce0       |  13|          3|    1|          3|
    |alignedB_ce1       |   9|          2|    1|          2|
    |alignedB_d0        |  13|          3|    8|         24|
    |alignedB_we0       |  13|          3|    1|          3|
    |alignedB_we1       |   9|          2|    1|          2|
    |ap_NS_fsm          |  53|         13|    1|         13|
    |b_idx_fu_94        |   9|          2|    8|         16|
    |ptr_address0       |  17|          4|   14|         56|
    |ptr_ce0            |  17|          4|    1|          4|
    |ptr_d0             |  13|          3|   16|         48|
    |ptr_we0            |  13|          3|    1|          3|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 572|        134|  286|       1140|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------+----+----+-----+-----------+
    |                        Name                       | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                          |  12|   0|   12|          0|
    |b_idx_4_reg_347                                    |   8|   0|    8|          0|
    |b_idx_fu_94                                        |   8|   0|    8|          0|
    |b_str_idx_loc_fu_98                                |  32|   0|   32|          0|
    |empty_32_reg_379                                   |  15|   0|   15|          0|
    |empty_33_reg_391                                   |  15|   0|   15|          0|
    |grp_needwun_Pipeline_fill_in1_fu_173_ap_start_reg  |   1|   0|    1|          0|
    |grp_needwun_Pipeline_fill_in_fu_154_ap_start_reg   |   1|   0|    1|          0|
    |grp_needwun_Pipeline_init_col_fu_129_ap_start_reg  |   1|   0|    1|          0|
    |grp_needwun_Pipeline_init_row_fu_123_ap_start_reg  |   1|   0|    1|          0|
    |grp_needwun_Pipeline_pad_a_fu_192_ap_start_reg     |   1|   0|    1|          0|
    |grp_needwun_Pipeline_pad_b_fu_199_ap_start_reg     |   1|   0|    1|          0|
    |grp_needwun_Pipeline_trace_fu_137_ap_start_reg     |   1|   0|    1|          0|
    |icmp_ln85_reg_399                                  |   1|   0|    1|          0|
    |reg_206                                            |  16|   0|   16|          0|
    |tmp_21_reg_374                                     |  14|   0|   14|          0|
    |tmp_s_reg_368                                      |   1|   0|    4|          3|
    |trunc_ln30_1_reg_358                               |   6|   0|    6|          0|
    +---------------------------------------------------+----+----+-----+-----------+
    |Total                                              | 135|   0|  138|          3|
    +---------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|       needwun|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|       needwun|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|       needwun|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|       needwun|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|       needwun|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|       needwun|  return value|
|SEQA_0_address0    |  out|    5|   ap_memory|        SEQA_0|         array|
|SEQA_0_ce0         |  out|    1|   ap_memory|        SEQA_0|         array|
|SEQA_0_q0          |   in|   16|   ap_memory|        SEQA_0|         array|
|SEQA_1_address0    |  out|    5|   ap_memory|        SEQA_1|         array|
|SEQA_1_ce0         |  out|    1|   ap_memory|        SEQA_1|         array|
|SEQA_1_q0          |   in|   16|   ap_memory|        SEQA_1|         array|
|SEQB_address0      |  out|    6|   ap_memory|          SEQB|         array|
|SEQB_ce0           |  out|    1|   ap_memory|          SEQB|         array|
|SEQB_q0            |   in|   16|   ap_memory|          SEQB|         array|
|alignedA_address0  |  out|    8|   ap_memory|      alignedA|         array|
|alignedA_ce0       |  out|    1|   ap_memory|      alignedA|         array|
|alignedA_we0       |  out|    1|   ap_memory|      alignedA|         array|
|alignedA_d0        |  out|    8|   ap_memory|      alignedA|         array|
|alignedA_address1  |  out|    8|   ap_memory|      alignedA|         array|
|alignedA_ce1       |  out|    1|   ap_memory|      alignedA|         array|
|alignedA_we1       |  out|    1|   ap_memory|      alignedA|         array|
|alignedA_d1        |  out|    8|   ap_memory|      alignedA|         array|
|alignedB_address0  |  out|    8|   ap_memory|      alignedB|         array|
|alignedB_ce0       |  out|    1|   ap_memory|      alignedB|         array|
|alignedB_we0       |  out|    1|   ap_memory|      alignedB|         array|
|alignedB_d0        |  out|    8|   ap_memory|      alignedB|         array|
|alignedB_address1  |  out|    8|   ap_memory|      alignedB|         array|
|alignedB_ce1       |  out|    1|   ap_memory|      alignedB|         array|
|alignedB_we1       |  out|    1|   ap_memory|      alignedB|         array|
|alignedB_d1        |  out|    8|   ap_memory|      alignedB|         array|
|M_0_address0       |  out|   13|   ap_memory|           M_0|         array|
|M_0_ce0            |  out|    1|   ap_memory|           M_0|         array|
|M_0_we0            |  out|    1|   ap_memory|           M_0|         array|
|M_0_d0             |  out|   64|   ap_memory|           M_0|         array|
|M_0_q0             |   in|   64|   ap_memory|           M_0|         array|
|M_0_address1       |  out|   13|   ap_memory|           M_0|         array|
|M_0_ce1            |  out|    1|   ap_memory|           M_0|         array|
|M_0_q1             |   in|   64|   ap_memory|           M_0|         array|
|M_1_address0       |  out|   13|   ap_memory|           M_1|         array|
|M_1_ce0            |  out|    1|   ap_memory|           M_1|         array|
|M_1_we0            |  out|    1|   ap_memory|           M_1|         array|
|M_1_d0             |  out|   64|   ap_memory|           M_1|         array|
|M_1_q0             |   in|   64|   ap_memory|           M_1|         array|
|M_1_address1       |  out|   13|   ap_memory|           M_1|         array|
|M_1_ce1            |  out|    1|   ap_memory|           M_1|         array|
|M_1_q1             |   in|   64|   ap_memory|           M_1|         array|
|ptr_address0       |  out|   14|   ap_memory|           ptr|         array|
|ptr_ce0            |  out|    1|   ap_memory|           ptr|         array|
|ptr_we0            |  out|    1|   ap_memory|           ptr|         array|
|ptr_d0             |  out|   16|   ap_memory|           ptr|         array|
|ptr_q0             |   in|   16|   ap_memory|           ptr|         array|
+-------------------+-----+-----+------------+--------------+--------------+

