git clone --depth 1 --no-tags https://github.com/abhinavec1/digital_clock.git f:/verilog_sva_gh_scraper/data/full_repos/284675741
git clone --depth 1 --no-tags https://github.com/Arvind-vlsi/ram_single_port.git f:/verilog_sva_gh_scraper/data/full_repos/286046225
git clone --depth 1 --no-tags https://github.com/ashwin876/Reduced_MIPS32_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/285061898
git clone --depth 1 --no-tags https://github.com/amin1377/ARM968E-S.git f:/verilog_sva_gh_scraper/data/full_repos/285087884
git clone --depth 1 --no-tags https://github.com/prasadp4009/and_gate.git f:/verilog_sva_gh_scraper/data/full_repos/285191708
git clone --depth 1 --no-tags https://github.com/nicoleprem/Lab-Digital-Nicole-Prem.git f:/verilog_sva_gh_scraper/data/full_repos/286338411
git clone --depth 1 --no-tags https://github.com/Arvind-vlsi/multiple_invertor.git f:/verilog_sva_gh_scraper/data/full_repos/286485143
git clone --depth 1 --no-tags https://github.com/FIUSCIS-CDA/OneBitAdder.git f:/verilog_sva_gh_scraper/data/full_repos/285383281
git clone --depth 1 --no-tags https://github.com/FIUSCIS-CDA/DSwitch.git f:/verilog_sva_gh_scraper/data/full_repos/285380394
git clone --depth 1 --no-tags https://github.com/FIUSCIS-CDA/MUX2.git f:/verilog_sva_gh_scraper/data/full_repos/285381934
git clone --depth 1 --no-tags https://github.com/FIUSCIS-CDA/MUX32.git f:/verilog_sva_gh_scraper/data/full_repos/285382472
git clone --depth 1 --no-tags https://github.com/abhishek090999/CS-224.git f:/verilog_sva_gh_scraper/data/full_repos/284920415
git clone --depth 1 --no-tags https://github.com/saikrishnagarlapati24/Verilog-projects.git f:/verilog_sva_gh_scraper/data/full_repos/284988812
git clone --depth 1 --no-tags https://github.com/wufei994/AES-on-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/284287323
git clone --depth 1 --no-tags https://github.com/cameronburdsall/Verilog-CPU-With-Tests.git f:/verilog_sva_gh_scraper/data/full_repos/289792369
git clone --depth 1 --no-tags https://github.com/HLhello/about_crodic.git f:/verilog_sva_gh_scraper/data/full_repos/288605368
git clone --depth 1 --no-tags https://github.com/Oliviawoow/CN1.git f:/verilog_sva_gh_scraper/data/full_repos/289273274
git clone --depth 1 --no-tags https://github.com/jayhua267/DIC_SummerTraining.git f:/verilog_sva_gh_scraper/data/full_repos/288943201
git clone --depth 1 --no-tags https://github.com/snapdensing/hdlsnippets.git f:/verilog_sva_gh_scraper/data/full_repos/286775277
git clone --depth 1 --no-tags https://github.com/Garimaagarawal/verilogcode_fpga_implementaion.git f:/verilog_sva_gh_scraper/data/full_repos/287532165
git clone --depth 1 --no-tags https://github.com/nitheeshkumar17/Traffic_Light_Controller.git f:/verilog_sva_gh_scraper/data/full_repos/287890188
git clone --depth 1 --no-tags https://github.com/runrofl25/CECS201_Blinking_Lights.git f:/verilog_sva_gh_scraper/data/full_repos/290113560
git clone --depth 1 --no-tags https://github.com/vulkanbets/assignment_0_3.git f:/verilog_sva_gh_scraper/data/full_repos/290153587
git clone --depth 1 --no-tags https://github.com/jhsyu/ECE33700.git f:/verilog_sva_gh_scraper/data/full_repos/290560235
git clone --depth 1 --no-tags https://github.com/smooth-as-sandpaper/pong.git f:/verilog_sva_gh_scraper/data/full_repos/291179200
git clone --depth 1 --no-tags https://github.com/grympan/Bus_structure-tri_state_implementation.git f:/verilog_sva_gh_scraper/data/full_repos/291274044
git clone --depth 1 --no-tags https://github.com/yandaweixx/SendU.git f:/verilog_sva_gh_scraper/data/full_repos/291295924
git clone --depth 1 --no-tags https://github.com/sudheer-22/Hardware-Implementation-of-a-Single-layer-Neural-Network.git f:/verilog_sva_gh_scraper/data/full_repos/291473137
git clone --depth 1 --no-tags https://github.com/arshafiee/Pipe-lined-MIPS-Multi-Cycle.git f:/verilog_sva_gh_scraper/data/full_repos/291728588
git clone --depth 1 --no-tags https://github.com/strong-Ting/ICDC_2014_grad.git f:/verilog_sva_gh_scraper/data/full_repos/291263462
git clone --depth 1 --no-tags https://github.com/Saydemr/ProjectCPU.git f:/verilog_sva_gh_scraper/data/full_repos/291259283
git clone --depth 1 --no-tags https://github.com/Arvind-vlsi/invertor_with_delay.git f:/verilog_sva_gh_scraper/data/full_repos/286488909
git clone --depth 1 --no-tags https://github.com/siva-97/Asynchronous_FIFO_dual_cock_veriog.git f:/verilog_sva_gh_scraper/data/full_repos/287873402
git clone --depth 1 --no-tags https://github.com/danielmutong/self-drive.git f:/verilog_sva_gh_scraper/data/full_repos/288372803
git clone --depth 1 --no-tags https://github.com/ZION0029/HDLbits.git f:/verilog_sva_gh_scraper/data/full_repos/287226669
git clone --depth 1 --no-tags https://github.com/GiattiChen/ECE385.git f:/verilog_sva_gh_scraper/data/full_repos/289948257
git clone --depth 1 --no-tags https://github.com/DilankaWeeras/ECEN_248.git f:/verilog_sva_gh_scraper/data/full_repos/290533780
git clone --depth 1 --no-tags https://github.com/FIUSCIS-CDA/CPU_SingleCycle.git f:/verilog_sva_gh_scraper/data/full_repos/285274943
git clone --depth 1 --no-tags https://github.com/cac19148/Electronica_Digital_1-Lab4.git f:/verilog_sva_gh_scraper/data/full_repos/285884186
git clone --depth 1 --no-tags https://github.com/thwaitesja/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/286576628
git clone --depth 1 --no-tags https://github.com/livebinary/Vedic-Divider.git f:/verilog_sva_gh_scraper/data/full_repos/286282224
git clone --depth 1 --no-tags https://github.com/Angel-Cuellar/laboratorios_digital01.git f:/verilog_sva_gh_scraper/data/full_repos/286383898
git clone --depth 1 --no-tags https://github.com/gar19085/Digital-1-Garcia19085.git f:/verilog_sva_gh_scraper/data/full_repos/286377428
git clone --depth 1 --no-tags https://github.com/dua19446/DIGITAL.git f:/verilog_sva_gh_scraper/data/full_repos/285740989
git clone --depth 1 --no-tags https://github.com/sreeharshaparuchur1/2stagePipelineProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/284242745
git clone --depth 1 --no-tags https://github.com/shenjiangqiu/pymtl_test.git f:/verilog_sva_gh_scraper/data/full_repos/285184809
git clone --depth 1 --no-tags https://github.com/JulioAv/Lab-4.git f:/verilog_sva_gh_scraper/data/full_repos/286103804
git clone --depth 1 --no-tags https://github.com/chilin0525/NCTUCS_Digital_Circuit_Design_LAB.git f:/verilog_sva_gh_scraper/data/full_repos/286136408
git clone --depth 1 --no-tags https://github.com/subhash011/riscv-sem4.git f:/verilog_sva_gh_scraper/data/full_repos/286691904
git clone --depth 1 --no-tags https://github.com/Computer-Architecture-I-UIS/full-processor-maryteam.git f:/verilog_sva_gh_scraper/data/full_repos/287136068
git clone --depth 1 --no-tags https://github.com/manideepabc/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/286642922
git clone --depth 1 --no-tags https://github.com/Slash10241/Verilog_Projects.git f:/verilog_sva_gh_scraper/data/full_repos/286712033
git clone --depth 1 --no-tags https://github.com/Pulkit-Verma/IITB-RISC.git f:/verilog_sva_gh_scraper/data/full_repos/289071028
git clone --depth 1 --no-tags https://github.com/AnshulDesai/ECE385-Labs.git f:/verilog_sva_gh_scraper/data/full_repos/288320411
git clone --depth 1 --no-tags https://github.com/ashokn414/real_time_clock.git f:/verilog_sva_gh_scraper/data/full_repos/288369015
git clone --depth 1 --no-tags https://github.com/r-e-d-m-i-s-t/hack_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/289351782
git clone --depth 1 --no-tags https://github.com/Emil-Wilson/my_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/289313175
git clone --depth 1 --no-tags https://github.com/moustafamd/verilog_sequential_multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/289687354
git clone --depth 1 --no-tags https://github.com/FIUSCIS-CDA/Flopr.git f:/verilog_sva_gh_scraper/data/full_repos/285381221
git clone --depth 1 --no-tags https://github.com/Arvind-vlsi/counter_load.git f:/verilog_sva_gh_scraper/data/full_repos/285364587
git clone --depth 1 --no-tags https://github.com/PetrDYu/frequency_meter.git f:/verilog_sva_gh_scraper/data/full_repos/285051611
git clone --depth 1 --no-tags https://github.com/liyixiang99/JiZu.git f:/verilog_sva_gh_scraper/data/full_repos/283949510
git clone --depth 1 --no-tags https://github.com/shubham25121999/Alarm-Clock-on-FPGA-using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/286496844
git clone --depth 1 --no-tags https://github.com/rlb1116/cmt-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/286529314
git clone --depth 1 --no-tags https://github.com/learning-lte/adrv9361-hdl.git f:/verilog_sva_gh_scraper/data/full_repos/288488340
git clone --depth 1 --no-tags https://github.com/ayushranjan445/six_stage_pipeline_processor.git f:/verilog_sva_gh_scraper/data/full_repos/290429780
git clone --depth 1 --no-tags https://github.com/adust09/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/290245210
git clone --depth 1 --no-tags https://github.com/kdgwill/Verilog_Servo_Example.git f:/verilog_sva_gh_scraper/data/full_repos/291906008
git clone --depth 1 --no-tags https://github.com/foxa34/apfcs233.git f:/verilog_sva_gh_scraper/data/full_repos/290914321
git clone --depth 1 --no-tags https://github.com/LegendChen-X/VGA_Display.git f:/verilog_sva_gh_scraper/data/full_repos/290911447
git clone --depth 1 --no-tags https://github.com/Avinash2468/VLSI_Assignments.git f:/verilog_sva_gh_scraper/data/full_repos/286927299
git clone --depth 1 --no-tags https://github.com/babychoujr/Assembly-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/287682741
git clone --depth 1 --no-tags https://github.com/yuanfeng1987/Verilog_SPI.git f:/verilog_sva_gh_scraper/data/full_repos/290860087
git clone --depth 1 --no-tags https://github.com/bryantpassage/ARMv8-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/292144609
git clone --depth 1 --no-tags https://github.com/arianhaddadi/MIPS-PIPELINE.git f:/verilog_sva_gh_scraper/data/full_repos/291999365
git clone --depth 1 --no-tags https://github.com/Dmovic/BUAA-CO.git f:/verilog_sva_gh_scraper/data/full_repos/285448235
git clone --depth 1 --no-tags https://github.com/MKasaei00/IUT-FPGA-final-project-edge-detection.git f:/verilog_sva_gh_scraper/data/full_repos/284655695
git clone --depth 1 --no-tags https://github.com/Torevus/Modulator.git f:/verilog_sva_gh_scraper/data/full_repos/284710268
git clone --depth 1 --no-tags https://github.com/mohitshringi/32-bit_RISC_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/286810984
git clone --depth 1 --no-tags https://github.com/electrified/zx-graphics.git f:/verilog_sva_gh_scraper/data/full_repos/288582583
git clone --depth 1 --no-tags https://github.com/huanglu28/GCD-Calculator-by-Stain-Algorithm.git f:/verilog_sva_gh_scraper/data/full_repos/288366115
git clone --depth 1 --no-tags https://github.com/mun19176/LAB-5-.git f:/verilog_sva_gh_scraper/data/full_repos/287855736
git clone --depth 1 --no-tags https://github.com/kenriquez44/RPN-Calculator.git f:/verilog_sva_gh_scraper/data/full_repos/287745401
git clone --depth 1 --no-tags https://github.com/ChienHenChen/CU_generator.git f:/verilog_sva_gh_scraper/data/full_repos/287334794
git clone --depth 1 --no-tags https://github.com/Suvana-Rohanlal/ALU.git f:/verilog_sva_gh_scraper/data/full_repos/285586281
git clone --depth 1 --no-tags https://github.com/leo-lihazel/16-bit-SIMD-Microprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/285791134
git clone --depth 1 --no-tags https://github.com/Cheng326CTWu/VerilogProjects.git f:/verilog_sva_gh_scraper/data/full_repos/285646743
git clone --depth 1 --no-tags https://github.com/Larissa-D-Gomes/Verilog_AC1.git f:/verilog_sva_gh_scraper/data/full_repos/285575367
git clone --depth 1 --no-tags https://github.com/mandeepvirang/AES_encryption.git f:/verilog_sva_gh_scraper/data/full_repos/285574068
git clone --depth 1 --no-tags https://github.com/FIUSCIS-CDA/IM.git f:/verilog_sva_gh_scraper/data/full_repos/285381439
git clone --depth 1 --no-tags https://github.com/nguyentiendung2112/vlsi.git f:/verilog_sva_gh_scraper/data/full_repos/285226593
git clone --depth 1 --no-tags https://github.com/vajrala2001/gcd_machine.git f:/verilog_sva_gh_scraper/data/full_repos/286156714
git clone --depth 1 --no-tags https://github.com/mec391/NIOS_PULSEOX.git f:/verilog_sva_gh_scraper/data/full_repos/285929039
git clone --depth 1 --no-tags https://github.com/paulmthompson/neuro-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/284589026
git clone --depth 1 --no-tags https://github.com/vaibhavnandan55/Verilog-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/286703367
git clone --depth 1 --no-tags https://github.com/AssisRaphael/Diretorio_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/291491359
git clone --depth 1 --no-tags https://github.com/Zxiro/NCKU_LogicDesign_project.git f:/verilog_sva_gh_scraper/data/full_repos/290767046
git clone --depth 1 --no-tags https://github.com/sarit-b100/UART_Transmitter.git f:/verilog_sva_gh_scraper/data/full_repos/292003806
git clone --depth 1 --no-tags https://github.com/csehydrogen/modelsim_practice.git f:/verilog_sva_gh_scraper/data/full_repos/292152684
git clone --depth 1 --no-tags https://github.com/emanuellemoco/SoC.git f:/verilog_sva_gh_scraper/data/full_repos/290608016
