Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Apr 20 17:57:23 2022
| Host         : laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.257        0.000                      0                 1194        0.117        0.000                      0                 1194        3.750        0.000                       0                   400  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.257        0.000                      0                 1194        0.117        0.000                      0                 1194        3.750        0.000                       0                   400  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.257ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.257ns  (required time - arrival time)
  Source:                 mips/c/md/FSM_onehot_state_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.477ns  (logic 3.213ns (33.904%)  route 6.264ns (66.096%))
  Logic Levels:           14  (CARRY4=7 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.300ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=399, routed)         1.698     5.300    mips/c/md/CLK
    SLICE_X3Y118         FDCE                                         r  mips/c/md/FSM_onehot_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y118         FDCE (Prop_fdce_C_Q)         0.419     5.719 f  mips/c/md/FSM_onehot_state_reg[12]/Q
                         net (fo=14, routed)          1.115     6.834    mips/c/md/FSM_onehot_state_reg_n_0_[12]
    SLICE_X4Y119         LUT6 (Prop_lut6_I2_O)        0.299     7.133 r  mips/c/md/q[16]_i_6/O
                         net (fo=16, routed)          0.938     8.071    mips/c/md/q[16]_i_6_n_0
    SLICE_X5Y115         LUT6 (Prop_lut6_I1_O)        0.124     8.195 r  mips/c/md/i__carry__0_i_11__0/O
                         net (fo=5, routed)           0.830     9.025    mips/dp/Areg/i__carry_i_6_0
    SLICE_X8Y116         LUT4 (Prop_lut4_I3_O)        0.124     9.149 r  mips/dp/Areg/q[7]_i_10/O
                         net (fo=1, routed)           0.000     9.149    mips/dp/pcreg/q_reg[7]_3[1]
    SLICE_X8Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.682 r  mips/dp/pcreg/q_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.682    mips/dp/Areg/CO[0]
    SLICE_X8Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.799 r  mips/dp/Areg/q_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.799    mips/dp/Areg/q_reg[11]_i_3_n_0
    SLICE_X8Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.916 r  mips/dp/Areg/q_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.916    mips/c/md/CO[0]
    SLICE_X8Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.033 r  mips/c/md/q_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.033    mips/c/md/q_reg[19]_i_3_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.150 r  mips/c/md/q_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.150    mips/c/md/q_reg[23]_i_3_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.267 r  mips/c/md/q_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.267    mips/c/md/q_reg[27]_i_3_n_0
    SLICE_X8Y122         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.506 r  mips/c/md/q_reg[31]_i_3/O[2]
                         net (fo=2, routed)           0.715    11.221    mips/c/md/data2[30]
    SLICE_X6Y122         LUT4 (Prop_lut4_I3_O)        0.294    11.515 r  mips/c/md/q[31]_i_38/O
                         net (fo=1, routed)           0.572    12.087    mips/c/md/q[31]_i_38_n_0
    SLICE_X6Y119         LUT6 (Prop_lut6_I4_O)        0.348    12.435 r  mips/c/md/q[31]_i_15/O
                         net (fo=1, routed)           0.949    13.385    mips/c/md/q[31]_i_15_n_0
    SLICE_X5Y121         LUT6 (Prop_lut6_I1_O)        0.124    13.509 r  mips/c/md/q[31]_i_6/O
                         net (fo=1, routed)           0.403    13.912    mips/c/md/q[31]_i_6_n_0
    SLICE_X5Y119         LUT6 (Prop_lut6_I4_O)        0.124    14.036 r  mips/c/md/q[31]_i_1__1/O
                         net (fo=32, routed)          0.741    14.777    mips/dp/pcreg/E[0]
    SLICE_X0Y121         FDCE                                         r  mips/dp/pcreg/q_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=399, routed)         1.577    14.999    mips/dp/pcreg/CLK
    SLICE_X0Y121         FDCE                                         r  mips/dp/pcreg/q_reg[13]/C
                         clock pessimism              0.275    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X0Y121         FDCE (Setup_fdce_C_CE)      -0.205    15.034    mips/dp/pcreg/q_reg[13]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                         -14.777    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (required time - arrival time)
  Source:                 mips/c/md/FSM_onehot_state_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.477ns  (logic 3.213ns (33.904%)  route 6.264ns (66.096%))
  Logic Levels:           14  (CARRY4=7 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.300ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=399, routed)         1.698     5.300    mips/c/md/CLK
    SLICE_X3Y118         FDCE                                         r  mips/c/md/FSM_onehot_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y118         FDCE (Prop_fdce_C_Q)         0.419     5.719 f  mips/c/md/FSM_onehot_state_reg[12]/Q
                         net (fo=14, routed)          1.115     6.834    mips/c/md/FSM_onehot_state_reg_n_0_[12]
    SLICE_X4Y119         LUT6 (Prop_lut6_I2_O)        0.299     7.133 r  mips/c/md/q[16]_i_6/O
                         net (fo=16, routed)          0.938     8.071    mips/c/md/q[16]_i_6_n_0
    SLICE_X5Y115         LUT6 (Prop_lut6_I1_O)        0.124     8.195 r  mips/c/md/i__carry__0_i_11__0/O
                         net (fo=5, routed)           0.830     9.025    mips/dp/Areg/i__carry_i_6_0
    SLICE_X8Y116         LUT4 (Prop_lut4_I3_O)        0.124     9.149 r  mips/dp/Areg/q[7]_i_10/O
                         net (fo=1, routed)           0.000     9.149    mips/dp/pcreg/q_reg[7]_3[1]
    SLICE_X8Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.682 r  mips/dp/pcreg/q_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.682    mips/dp/Areg/CO[0]
    SLICE_X8Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.799 r  mips/dp/Areg/q_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.799    mips/dp/Areg/q_reg[11]_i_3_n_0
    SLICE_X8Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.916 r  mips/dp/Areg/q_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.916    mips/c/md/CO[0]
    SLICE_X8Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.033 r  mips/c/md/q_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.033    mips/c/md/q_reg[19]_i_3_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.150 r  mips/c/md/q_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.150    mips/c/md/q_reg[23]_i_3_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.267 r  mips/c/md/q_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.267    mips/c/md/q_reg[27]_i_3_n_0
    SLICE_X8Y122         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.506 r  mips/c/md/q_reg[31]_i_3/O[2]
                         net (fo=2, routed)           0.715    11.221    mips/c/md/data2[30]
    SLICE_X6Y122         LUT4 (Prop_lut4_I3_O)        0.294    11.515 r  mips/c/md/q[31]_i_38/O
                         net (fo=1, routed)           0.572    12.087    mips/c/md/q[31]_i_38_n_0
    SLICE_X6Y119         LUT6 (Prop_lut6_I4_O)        0.348    12.435 r  mips/c/md/q[31]_i_15/O
                         net (fo=1, routed)           0.949    13.385    mips/c/md/q[31]_i_15_n_0
    SLICE_X5Y121         LUT6 (Prop_lut6_I1_O)        0.124    13.509 r  mips/c/md/q[31]_i_6/O
                         net (fo=1, routed)           0.403    13.912    mips/c/md/q[31]_i_6_n_0
    SLICE_X5Y119         LUT6 (Prop_lut6_I4_O)        0.124    14.036 r  mips/c/md/q[31]_i_1__1/O
                         net (fo=32, routed)          0.741    14.777    mips/dp/pcreg/E[0]
    SLICE_X0Y121         FDCE                                         r  mips/dp/pcreg/q_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=399, routed)         1.577    14.999    mips/dp/pcreg/CLK
    SLICE_X0Y121         FDCE                                         r  mips/dp/pcreg/q_reg[14]/C
                         clock pessimism              0.275    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X0Y121         FDCE (Setup_fdce_C_CE)      -0.205    15.034    mips/dp/pcreg/q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                         -14.777    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (required time - arrival time)
  Source:                 mips/c/md/FSM_onehot_state_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.477ns  (logic 3.213ns (33.904%)  route 6.264ns (66.096%))
  Logic Levels:           14  (CARRY4=7 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.300ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=399, routed)         1.698     5.300    mips/c/md/CLK
    SLICE_X3Y118         FDCE                                         r  mips/c/md/FSM_onehot_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y118         FDCE (Prop_fdce_C_Q)         0.419     5.719 f  mips/c/md/FSM_onehot_state_reg[12]/Q
                         net (fo=14, routed)          1.115     6.834    mips/c/md/FSM_onehot_state_reg_n_0_[12]
    SLICE_X4Y119         LUT6 (Prop_lut6_I2_O)        0.299     7.133 r  mips/c/md/q[16]_i_6/O
                         net (fo=16, routed)          0.938     8.071    mips/c/md/q[16]_i_6_n_0
    SLICE_X5Y115         LUT6 (Prop_lut6_I1_O)        0.124     8.195 r  mips/c/md/i__carry__0_i_11__0/O
                         net (fo=5, routed)           0.830     9.025    mips/dp/Areg/i__carry_i_6_0
    SLICE_X8Y116         LUT4 (Prop_lut4_I3_O)        0.124     9.149 r  mips/dp/Areg/q[7]_i_10/O
                         net (fo=1, routed)           0.000     9.149    mips/dp/pcreg/q_reg[7]_3[1]
    SLICE_X8Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.682 r  mips/dp/pcreg/q_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.682    mips/dp/Areg/CO[0]
    SLICE_X8Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.799 r  mips/dp/Areg/q_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.799    mips/dp/Areg/q_reg[11]_i_3_n_0
    SLICE_X8Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.916 r  mips/dp/Areg/q_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.916    mips/c/md/CO[0]
    SLICE_X8Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.033 r  mips/c/md/q_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.033    mips/c/md/q_reg[19]_i_3_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.150 r  mips/c/md/q_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.150    mips/c/md/q_reg[23]_i_3_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.267 r  mips/c/md/q_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.267    mips/c/md/q_reg[27]_i_3_n_0
    SLICE_X8Y122         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.506 r  mips/c/md/q_reg[31]_i_3/O[2]
                         net (fo=2, routed)           0.715    11.221    mips/c/md/data2[30]
    SLICE_X6Y122         LUT4 (Prop_lut4_I3_O)        0.294    11.515 r  mips/c/md/q[31]_i_38/O
                         net (fo=1, routed)           0.572    12.087    mips/c/md/q[31]_i_38_n_0
    SLICE_X6Y119         LUT6 (Prop_lut6_I4_O)        0.348    12.435 r  mips/c/md/q[31]_i_15/O
                         net (fo=1, routed)           0.949    13.385    mips/c/md/q[31]_i_15_n_0
    SLICE_X5Y121         LUT6 (Prop_lut6_I1_O)        0.124    13.509 r  mips/c/md/q[31]_i_6/O
                         net (fo=1, routed)           0.403    13.912    mips/c/md/q[31]_i_6_n_0
    SLICE_X5Y119         LUT6 (Prop_lut6_I4_O)        0.124    14.036 r  mips/c/md/q[31]_i_1__1/O
                         net (fo=32, routed)          0.741    14.777    mips/dp/pcreg/E[0]
    SLICE_X0Y121         FDCE                                         r  mips/dp/pcreg/q_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=399, routed)         1.577    14.999    mips/dp/pcreg/CLK
    SLICE_X0Y121         FDCE                                         r  mips/dp/pcreg/q_reg[15]/C
                         clock pessimism              0.275    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X0Y121         FDCE (Setup_fdce_C_CE)      -0.205    15.034    mips/dp/pcreg/q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                         -14.777    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (required time - arrival time)
  Source:                 mips/c/md/FSM_onehot_state_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.477ns  (logic 3.213ns (33.904%)  route 6.264ns (66.096%))
  Logic Levels:           14  (CARRY4=7 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.300ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=399, routed)         1.698     5.300    mips/c/md/CLK
    SLICE_X3Y118         FDCE                                         r  mips/c/md/FSM_onehot_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y118         FDCE (Prop_fdce_C_Q)         0.419     5.719 f  mips/c/md/FSM_onehot_state_reg[12]/Q
                         net (fo=14, routed)          1.115     6.834    mips/c/md/FSM_onehot_state_reg_n_0_[12]
    SLICE_X4Y119         LUT6 (Prop_lut6_I2_O)        0.299     7.133 r  mips/c/md/q[16]_i_6/O
                         net (fo=16, routed)          0.938     8.071    mips/c/md/q[16]_i_6_n_0
    SLICE_X5Y115         LUT6 (Prop_lut6_I1_O)        0.124     8.195 r  mips/c/md/i__carry__0_i_11__0/O
                         net (fo=5, routed)           0.830     9.025    mips/dp/Areg/i__carry_i_6_0
    SLICE_X8Y116         LUT4 (Prop_lut4_I3_O)        0.124     9.149 r  mips/dp/Areg/q[7]_i_10/O
                         net (fo=1, routed)           0.000     9.149    mips/dp/pcreg/q_reg[7]_3[1]
    SLICE_X8Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.682 r  mips/dp/pcreg/q_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.682    mips/dp/Areg/CO[0]
    SLICE_X8Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.799 r  mips/dp/Areg/q_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.799    mips/dp/Areg/q_reg[11]_i_3_n_0
    SLICE_X8Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.916 r  mips/dp/Areg/q_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.916    mips/c/md/CO[0]
    SLICE_X8Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.033 r  mips/c/md/q_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.033    mips/c/md/q_reg[19]_i_3_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.150 r  mips/c/md/q_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.150    mips/c/md/q_reg[23]_i_3_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.267 r  mips/c/md/q_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.267    mips/c/md/q_reg[27]_i_3_n_0
    SLICE_X8Y122         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.506 r  mips/c/md/q_reg[31]_i_3/O[2]
                         net (fo=2, routed)           0.715    11.221    mips/c/md/data2[30]
    SLICE_X6Y122         LUT4 (Prop_lut4_I3_O)        0.294    11.515 r  mips/c/md/q[31]_i_38/O
                         net (fo=1, routed)           0.572    12.087    mips/c/md/q[31]_i_38_n_0
    SLICE_X6Y119         LUT6 (Prop_lut6_I4_O)        0.348    12.435 r  mips/c/md/q[31]_i_15/O
                         net (fo=1, routed)           0.949    13.385    mips/c/md/q[31]_i_15_n_0
    SLICE_X5Y121         LUT6 (Prop_lut6_I1_O)        0.124    13.509 r  mips/c/md/q[31]_i_6/O
                         net (fo=1, routed)           0.403    13.912    mips/c/md/q[31]_i_6_n_0
    SLICE_X5Y119         LUT6 (Prop_lut6_I4_O)        0.124    14.036 r  mips/c/md/q[31]_i_1__1/O
                         net (fo=32, routed)          0.741    14.777    mips/dp/pcreg/E[0]
    SLICE_X0Y121         FDCE                                         r  mips/dp/pcreg/q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=399, routed)         1.577    14.999    mips/dp/pcreg/CLK
    SLICE_X0Y121         FDCE                                         r  mips/dp/pcreg/q_reg[6]/C
                         clock pessimism              0.275    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X0Y121         FDCE (Setup_fdce_C_CE)      -0.205    15.034    mips/dp/pcreg/q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                         -14.777    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.262ns  (required time - arrival time)
  Source:                 mips/c/md/FSM_onehot_state_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.474ns  (logic 3.213ns (33.915%)  route 6.261ns (66.085%))
  Logic Levels:           14  (CARRY4=7 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.300ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=399, routed)         1.698     5.300    mips/c/md/CLK
    SLICE_X3Y118         FDCE                                         r  mips/c/md/FSM_onehot_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y118         FDCE (Prop_fdce_C_Q)         0.419     5.719 f  mips/c/md/FSM_onehot_state_reg[12]/Q
                         net (fo=14, routed)          1.115     6.834    mips/c/md/FSM_onehot_state_reg_n_0_[12]
    SLICE_X4Y119         LUT6 (Prop_lut6_I2_O)        0.299     7.133 r  mips/c/md/q[16]_i_6/O
                         net (fo=16, routed)          0.938     8.071    mips/c/md/q[16]_i_6_n_0
    SLICE_X5Y115         LUT6 (Prop_lut6_I1_O)        0.124     8.195 r  mips/c/md/i__carry__0_i_11__0/O
                         net (fo=5, routed)           0.830     9.025    mips/dp/Areg/i__carry_i_6_0
    SLICE_X8Y116         LUT4 (Prop_lut4_I3_O)        0.124     9.149 r  mips/dp/Areg/q[7]_i_10/O
                         net (fo=1, routed)           0.000     9.149    mips/dp/pcreg/q_reg[7]_3[1]
    SLICE_X8Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.682 r  mips/dp/pcreg/q_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.682    mips/dp/Areg/CO[0]
    SLICE_X8Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.799 r  mips/dp/Areg/q_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.799    mips/dp/Areg/q_reg[11]_i_3_n_0
    SLICE_X8Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.916 r  mips/dp/Areg/q_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.916    mips/c/md/CO[0]
    SLICE_X8Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.033 r  mips/c/md/q_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.033    mips/c/md/q_reg[19]_i_3_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.150 r  mips/c/md/q_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.150    mips/c/md/q_reg[23]_i_3_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.267 r  mips/c/md/q_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.267    mips/c/md/q_reg[27]_i_3_n_0
    SLICE_X8Y122         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.506 r  mips/c/md/q_reg[31]_i_3/O[2]
                         net (fo=2, routed)           0.715    11.221    mips/c/md/data2[30]
    SLICE_X6Y122         LUT4 (Prop_lut4_I3_O)        0.294    11.515 r  mips/c/md/q[31]_i_38/O
                         net (fo=1, routed)           0.572    12.087    mips/c/md/q[31]_i_38_n_0
    SLICE_X6Y119         LUT6 (Prop_lut6_I4_O)        0.348    12.435 r  mips/c/md/q[31]_i_15/O
                         net (fo=1, routed)           0.949    13.385    mips/c/md/q[31]_i_15_n_0
    SLICE_X5Y121         LUT6 (Prop_lut6_I1_O)        0.124    13.509 r  mips/c/md/q[31]_i_6/O
                         net (fo=1, routed)           0.403    13.912    mips/c/md/q[31]_i_6_n_0
    SLICE_X5Y119         LUT6 (Prop_lut6_I4_O)        0.124    14.036 r  mips/c/md/q[31]_i_1__1/O
                         net (fo=32, routed)          0.738    14.774    mips/dp/pcreg/E[0]
    SLICE_X0Y118         FDCE                                         r  mips/dp/pcreg/q_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=399, routed)         1.579    15.001    mips/dp/pcreg/CLK
    SLICE_X0Y118         FDCE                                         r  mips/dp/pcreg/q_reg[19]/C
                         clock pessimism              0.275    15.276    
                         clock uncertainty           -0.035    15.241    
    SLICE_X0Y118         FDCE (Setup_fdce_C_CE)      -0.205    15.036    mips/dp/pcreg/q_reg[19]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -14.774    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (required time - arrival time)
  Source:                 mips/c/md/FSM_onehot_state_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.474ns  (logic 3.213ns (33.915%)  route 6.261ns (66.085%))
  Logic Levels:           14  (CARRY4=7 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.300ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=399, routed)         1.698     5.300    mips/c/md/CLK
    SLICE_X3Y118         FDCE                                         r  mips/c/md/FSM_onehot_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y118         FDCE (Prop_fdce_C_Q)         0.419     5.719 f  mips/c/md/FSM_onehot_state_reg[12]/Q
                         net (fo=14, routed)          1.115     6.834    mips/c/md/FSM_onehot_state_reg_n_0_[12]
    SLICE_X4Y119         LUT6 (Prop_lut6_I2_O)        0.299     7.133 r  mips/c/md/q[16]_i_6/O
                         net (fo=16, routed)          0.938     8.071    mips/c/md/q[16]_i_6_n_0
    SLICE_X5Y115         LUT6 (Prop_lut6_I1_O)        0.124     8.195 r  mips/c/md/i__carry__0_i_11__0/O
                         net (fo=5, routed)           0.830     9.025    mips/dp/Areg/i__carry_i_6_0
    SLICE_X8Y116         LUT4 (Prop_lut4_I3_O)        0.124     9.149 r  mips/dp/Areg/q[7]_i_10/O
                         net (fo=1, routed)           0.000     9.149    mips/dp/pcreg/q_reg[7]_3[1]
    SLICE_X8Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.682 r  mips/dp/pcreg/q_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.682    mips/dp/Areg/CO[0]
    SLICE_X8Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.799 r  mips/dp/Areg/q_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.799    mips/dp/Areg/q_reg[11]_i_3_n_0
    SLICE_X8Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.916 r  mips/dp/Areg/q_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.916    mips/c/md/CO[0]
    SLICE_X8Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.033 r  mips/c/md/q_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.033    mips/c/md/q_reg[19]_i_3_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.150 r  mips/c/md/q_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.150    mips/c/md/q_reg[23]_i_3_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.267 r  mips/c/md/q_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.267    mips/c/md/q_reg[27]_i_3_n_0
    SLICE_X8Y122         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.506 r  mips/c/md/q_reg[31]_i_3/O[2]
                         net (fo=2, routed)           0.715    11.221    mips/c/md/data2[30]
    SLICE_X6Y122         LUT4 (Prop_lut4_I3_O)        0.294    11.515 r  mips/c/md/q[31]_i_38/O
                         net (fo=1, routed)           0.572    12.087    mips/c/md/q[31]_i_38_n_0
    SLICE_X6Y119         LUT6 (Prop_lut6_I4_O)        0.348    12.435 r  mips/c/md/q[31]_i_15/O
                         net (fo=1, routed)           0.949    13.385    mips/c/md/q[31]_i_15_n_0
    SLICE_X5Y121         LUT6 (Prop_lut6_I1_O)        0.124    13.509 r  mips/c/md/q[31]_i_6/O
                         net (fo=1, routed)           0.403    13.912    mips/c/md/q[31]_i_6_n_0
    SLICE_X5Y119         LUT6 (Prop_lut6_I4_O)        0.124    14.036 r  mips/c/md/q[31]_i_1__1/O
                         net (fo=32, routed)          0.738    14.774    mips/dp/pcreg/E[0]
    SLICE_X0Y118         FDCE                                         r  mips/dp/pcreg/q_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=399, routed)         1.579    15.001    mips/dp/pcreg/CLK
    SLICE_X0Y118         FDCE                                         r  mips/dp/pcreg/q_reg[24]/C
                         clock pessimism              0.275    15.276    
                         clock uncertainty           -0.035    15.241    
    SLICE_X0Y118         FDCE (Setup_fdce_C_CE)      -0.205    15.036    mips/dp/pcreg/q_reg[24]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -14.774    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (required time - arrival time)
  Source:                 mips/c/md/FSM_onehot_state_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.474ns  (logic 3.213ns (33.915%)  route 6.261ns (66.085%))
  Logic Levels:           14  (CARRY4=7 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.300ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=399, routed)         1.698     5.300    mips/c/md/CLK
    SLICE_X3Y118         FDCE                                         r  mips/c/md/FSM_onehot_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y118         FDCE (Prop_fdce_C_Q)         0.419     5.719 f  mips/c/md/FSM_onehot_state_reg[12]/Q
                         net (fo=14, routed)          1.115     6.834    mips/c/md/FSM_onehot_state_reg_n_0_[12]
    SLICE_X4Y119         LUT6 (Prop_lut6_I2_O)        0.299     7.133 r  mips/c/md/q[16]_i_6/O
                         net (fo=16, routed)          0.938     8.071    mips/c/md/q[16]_i_6_n_0
    SLICE_X5Y115         LUT6 (Prop_lut6_I1_O)        0.124     8.195 r  mips/c/md/i__carry__0_i_11__0/O
                         net (fo=5, routed)           0.830     9.025    mips/dp/Areg/i__carry_i_6_0
    SLICE_X8Y116         LUT4 (Prop_lut4_I3_O)        0.124     9.149 r  mips/dp/Areg/q[7]_i_10/O
                         net (fo=1, routed)           0.000     9.149    mips/dp/pcreg/q_reg[7]_3[1]
    SLICE_X8Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.682 r  mips/dp/pcreg/q_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.682    mips/dp/Areg/CO[0]
    SLICE_X8Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.799 r  mips/dp/Areg/q_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.799    mips/dp/Areg/q_reg[11]_i_3_n_0
    SLICE_X8Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.916 r  mips/dp/Areg/q_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.916    mips/c/md/CO[0]
    SLICE_X8Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.033 r  mips/c/md/q_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.033    mips/c/md/q_reg[19]_i_3_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.150 r  mips/c/md/q_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.150    mips/c/md/q_reg[23]_i_3_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.267 r  mips/c/md/q_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.267    mips/c/md/q_reg[27]_i_3_n_0
    SLICE_X8Y122         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.506 r  mips/c/md/q_reg[31]_i_3/O[2]
                         net (fo=2, routed)           0.715    11.221    mips/c/md/data2[30]
    SLICE_X6Y122         LUT4 (Prop_lut4_I3_O)        0.294    11.515 r  mips/c/md/q[31]_i_38/O
                         net (fo=1, routed)           0.572    12.087    mips/c/md/q[31]_i_38_n_0
    SLICE_X6Y119         LUT6 (Prop_lut6_I4_O)        0.348    12.435 r  mips/c/md/q[31]_i_15/O
                         net (fo=1, routed)           0.949    13.385    mips/c/md/q[31]_i_15_n_0
    SLICE_X5Y121         LUT6 (Prop_lut6_I1_O)        0.124    13.509 r  mips/c/md/q[31]_i_6/O
                         net (fo=1, routed)           0.403    13.912    mips/c/md/q[31]_i_6_n_0
    SLICE_X5Y119         LUT6 (Prop_lut6_I4_O)        0.124    14.036 r  mips/c/md/q[31]_i_1__1/O
                         net (fo=32, routed)          0.738    14.774    mips/dp/pcreg/E[0]
    SLICE_X0Y118         FDCE                                         r  mips/dp/pcreg/q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=399, routed)         1.579    15.001    mips/dp/pcreg/CLK
    SLICE_X0Y118         FDCE                                         r  mips/dp/pcreg/q_reg[7]/C
                         clock pessimism              0.275    15.276    
                         clock uncertainty           -0.035    15.241    
    SLICE_X0Y118         FDCE (Setup_fdce_C_CE)      -0.205    15.036    mips/dp/pcreg/q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -14.774    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.295ns  (required time - arrival time)
  Source:                 mips/c/md/FSM_onehot_state_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.417ns  (logic 3.213ns (34.118%)  route 6.204ns (65.882%))
  Logic Levels:           14  (CARRY4=7 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 14.994 - 10.000 ) 
    Source Clock Delay      (SCD):    5.300ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=399, routed)         1.698     5.300    mips/c/md/CLK
    SLICE_X3Y118         FDCE                                         r  mips/c/md/FSM_onehot_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y118         FDCE (Prop_fdce_C_Q)         0.419     5.719 f  mips/c/md/FSM_onehot_state_reg[12]/Q
                         net (fo=14, routed)          1.115     6.834    mips/c/md/FSM_onehot_state_reg_n_0_[12]
    SLICE_X4Y119         LUT6 (Prop_lut6_I2_O)        0.299     7.133 r  mips/c/md/q[16]_i_6/O
                         net (fo=16, routed)          0.938     8.071    mips/c/md/q[16]_i_6_n_0
    SLICE_X5Y115         LUT6 (Prop_lut6_I1_O)        0.124     8.195 r  mips/c/md/i__carry__0_i_11__0/O
                         net (fo=5, routed)           0.830     9.025    mips/dp/Areg/i__carry_i_6_0
    SLICE_X8Y116         LUT4 (Prop_lut4_I3_O)        0.124     9.149 r  mips/dp/Areg/q[7]_i_10/O
                         net (fo=1, routed)           0.000     9.149    mips/dp/pcreg/q_reg[7]_3[1]
    SLICE_X8Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.682 r  mips/dp/pcreg/q_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.682    mips/dp/Areg/CO[0]
    SLICE_X8Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.799 r  mips/dp/Areg/q_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.799    mips/dp/Areg/q_reg[11]_i_3_n_0
    SLICE_X8Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.916 r  mips/dp/Areg/q_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.916    mips/c/md/CO[0]
    SLICE_X8Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.033 r  mips/c/md/q_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.033    mips/c/md/q_reg[19]_i_3_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.150 r  mips/c/md/q_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.150    mips/c/md/q_reg[23]_i_3_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.267 r  mips/c/md/q_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.267    mips/c/md/q_reg[27]_i_3_n_0
    SLICE_X8Y122         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.506 r  mips/c/md/q_reg[31]_i_3/O[2]
                         net (fo=2, routed)           0.715    11.221    mips/c/md/data2[30]
    SLICE_X6Y122         LUT4 (Prop_lut4_I3_O)        0.294    11.515 r  mips/c/md/q[31]_i_38/O
                         net (fo=1, routed)           0.572    12.087    mips/c/md/q[31]_i_38_n_0
    SLICE_X6Y119         LUT6 (Prop_lut6_I4_O)        0.348    12.435 r  mips/c/md/q[31]_i_15/O
                         net (fo=1, routed)           0.949    13.385    mips/c/md/q[31]_i_15_n_0
    SLICE_X5Y121         LUT6 (Prop_lut6_I1_O)        0.124    13.509 r  mips/c/md/q[31]_i_6/O
                         net (fo=1, routed)           0.403    13.912    mips/c/md/q[31]_i_6_n_0
    SLICE_X5Y119         LUT6 (Prop_lut6_I4_O)        0.124    14.036 r  mips/c/md/q[31]_i_1__1/O
                         net (fo=32, routed)          0.682    14.718    mips/dp/pcreg/E[0]
    SLICE_X5Y123         FDCE                                         r  mips/dp/pcreg/q_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=399, routed)         1.572    14.994    mips/dp/pcreg/CLK
    SLICE_X5Y123         FDCE                                         r  mips/dp/pcreg/q_reg[22]/C
                         clock pessimism              0.259    15.253    
                         clock uncertainty           -0.035    15.218    
    SLICE_X5Y123         FDCE (Setup_fdce_C_CE)      -0.205    15.013    mips/dp/pcreg/q_reg[22]
  -------------------------------------------------------------------
                         required time                         15.013    
                         arrival time                         -14.718    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (required time - arrival time)
  Source:                 mips/c/md/FSM_onehot_state_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.417ns  (logic 3.213ns (34.118%)  route 6.204ns (65.882%))
  Logic Levels:           14  (CARRY4=7 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 14.994 - 10.000 ) 
    Source Clock Delay      (SCD):    5.300ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=399, routed)         1.698     5.300    mips/c/md/CLK
    SLICE_X3Y118         FDCE                                         r  mips/c/md/FSM_onehot_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y118         FDCE (Prop_fdce_C_Q)         0.419     5.719 f  mips/c/md/FSM_onehot_state_reg[12]/Q
                         net (fo=14, routed)          1.115     6.834    mips/c/md/FSM_onehot_state_reg_n_0_[12]
    SLICE_X4Y119         LUT6 (Prop_lut6_I2_O)        0.299     7.133 r  mips/c/md/q[16]_i_6/O
                         net (fo=16, routed)          0.938     8.071    mips/c/md/q[16]_i_6_n_0
    SLICE_X5Y115         LUT6 (Prop_lut6_I1_O)        0.124     8.195 r  mips/c/md/i__carry__0_i_11__0/O
                         net (fo=5, routed)           0.830     9.025    mips/dp/Areg/i__carry_i_6_0
    SLICE_X8Y116         LUT4 (Prop_lut4_I3_O)        0.124     9.149 r  mips/dp/Areg/q[7]_i_10/O
                         net (fo=1, routed)           0.000     9.149    mips/dp/pcreg/q_reg[7]_3[1]
    SLICE_X8Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.682 r  mips/dp/pcreg/q_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.682    mips/dp/Areg/CO[0]
    SLICE_X8Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.799 r  mips/dp/Areg/q_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.799    mips/dp/Areg/q_reg[11]_i_3_n_0
    SLICE_X8Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.916 r  mips/dp/Areg/q_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.916    mips/c/md/CO[0]
    SLICE_X8Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.033 r  mips/c/md/q_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.033    mips/c/md/q_reg[19]_i_3_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.150 r  mips/c/md/q_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.150    mips/c/md/q_reg[23]_i_3_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.267 r  mips/c/md/q_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.267    mips/c/md/q_reg[27]_i_3_n_0
    SLICE_X8Y122         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.506 r  mips/c/md/q_reg[31]_i_3/O[2]
                         net (fo=2, routed)           0.715    11.221    mips/c/md/data2[30]
    SLICE_X6Y122         LUT4 (Prop_lut4_I3_O)        0.294    11.515 r  mips/c/md/q[31]_i_38/O
                         net (fo=1, routed)           0.572    12.087    mips/c/md/q[31]_i_38_n_0
    SLICE_X6Y119         LUT6 (Prop_lut6_I4_O)        0.348    12.435 r  mips/c/md/q[31]_i_15/O
                         net (fo=1, routed)           0.949    13.385    mips/c/md/q[31]_i_15_n_0
    SLICE_X5Y121         LUT6 (Prop_lut6_I1_O)        0.124    13.509 r  mips/c/md/q[31]_i_6/O
                         net (fo=1, routed)           0.403    13.912    mips/c/md/q[31]_i_6_n_0
    SLICE_X5Y119         LUT6 (Prop_lut6_I4_O)        0.124    14.036 r  mips/c/md/q[31]_i_1__1/O
                         net (fo=32, routed)          0.682    14.718    mips/dp/pcreg/E[0]
    SLICE_X5Y123         FDCE                                         r  mips/dp/pcreg/q_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=399, routed)         1.572    14.994    mips/dp/pcreg/CLK
    SLICE_X5Y123         FDCE                                         r  mips/dp/pcreg/q_reg[23]/C
                         clock pessimism              0.259    15.253    
                         clock uncertainty           -0.035    15.218    
    SLICE_X5Y123         FDCE (Setup_fdce_C_CE)      -0.205    15.013    mips/dp/pcreg/q_reg[23]
  -------------------------------------------------------------------
                         required time                         15.013    
                         arrival time                         -14.718    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.304ns  (required time - arrival time)
  Source:                 mips/c/md/FSM_onehot_state_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.416ns  (logic 3.213ns (34.122%)  route 6.203ns (65.878%))
  Logic Levels:           14  (CARRY4=7 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns = ( 15.002 - 10.000 ) 
    Source Clock Delay      (SCD):    5.300ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=399, routed)         1.698     5.300    mips/c/md/CLK
    SLICE_X3Y118         FDCE                                         r  mips/c/md/FSM_onehot_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y118         FDCE (Prop_fdce_C_Q)         0.419     5.719 f  mips/c/md/FSM_onehot_state_reg[12]/Q
                         net (fo=14, routed)          1.115     6.834    mips/c/md/FSM_onehot_state_reg_n_0_[12]
    SLICE_X4Y119         LUT6 (Prop_lut6_I2_O)        0.299     7.133 r  mips/c/md/q[16]_i_6/O
                         net (fo=16, routed)          0.938     8.071    mips/c/md/q[16]_i_6_n_0
    SLICE_X5Y115         LUT6 (Prop_lut6_I1_O)        0.124     8.195 r  mips/c/md/i__carry__0_i_11__0/O
                         net (fo=5, routed)           0.830     9.025    mips/dp/Areg/i__carry_i_6_0
    SLICE_X8Y116         LUT4 (Prop_lut4_I3_O)        0.124     9.149 r  mips/dp/Areg/q[7]_i_10/O
                         net (fo=1, routed)           0.000     9.149    mips/dp/pcreg/q_reg[7]_3[1]
    SLICE_X8Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.682 r  mips/dp/pcreg/q_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.682    mips/dp/Areg/CO[0]
    SLICE_X8Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.799 r  mips/dp/Areg/q_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.799    mips/dp/Areg/q_reg[11]_i_3_n_0
    SLICE_X8Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.916 r  mips/dp/Areg/q_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.916    mips/c/md/CO[0]
    SLICE_X8Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.033 r  mips/c/md/q_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.033    mips/c/md/q_reg[19]_i_3_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.150 r  mips/c/md/q_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.150    mips/c/md/q_reg[23]_i_3_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.267 r  mips/c/md/q_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.267    mips/c/md/q_reg[27]_i_3_n_0
    SLICE_X8Y122         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.506 r  mips/c/md/q_reg[31]_i_3/O[2]
                         net (fo=2, routed)           0.715    11.221    mips/c/md/data2[30]
    SLICE_X6Y122         LUT4 (Prop_lut4_I3_O)        0.294    11.515 r  mips/c/md/q[31]_i_38/O
                         net (fo=1, routed)           0.572    12.087    mips/c/md/q[31]_i_38_n_0
    SLICE_X6Y119         LUT6 (Prop_lut6_I4_O)        0.348    12.435 r  mips/c/md/q[31]_i_15/O
                         net (fo=1, routed)           0.949    13.385    mips/c/md/q[31]_i_15_n_0
    SLICE_X5Y121         LUT6 (Prop_lut6_I1_O)        0.124    13.509 r  mips/c/md/q[31]_i_6/O
                         net (fo=1, routed)           0.403    13.912    mips/c/md/q[31]_i_6_n_0
    SLICE_X5Y119         LUT6 (Prop_lut6_I4_O)        0.124    14.036 r  mips/c/md/q[31]_i_1__1/O
                         net (fo=32, routed)          0.681    14.717    mips/dp/pcreg/E[0]
    SLICE_X4Y116         FDCE                                         r  mips/dp/pcreg/q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=399, routed)         1.580    15.002    mips/dp/pcreg/CLK
    SLICE_X4Y116         FDCE                                         r  mips/dp/pcreg/q_reg[4]/C
                         clock pessimism              0.259    15.261    
                         clock uncertainty           -0.035    15.226    
    SLICE_X4Y116         FDCE (Setup_fdce_C_CE)      -0.205    15.021    mips/dp/pcreg/q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                         -14.717    
  -------------------------------------------------------------------
                         slack                                  0.304    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 mips/dp/Breg/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/idmem/RAM_reg_0_31_0_0__4/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.282%)  route 0.139ns (49.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=399, routed)         0.593     1.512    mips/dp/Breg/CLK
    SLICE_X5Y114         FDCE                                         r  mips/dp/Breg/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y114         FDCE (Prop_fdce_C_Q)         0.141     1.653 r  mips/dp/Breg/q_reg[5]/Q
                         net (fo=3, routed)           0.139     1.793    dmd/idmem/RAM_reg_0_31_0_0__4/D
    SLICE_X2Y114         RAMS32                                       r  dmd/idmem/RAM_reg_0_31_0_0__4/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=399, routed)         0.866     2.031    dmd/idmem/RAM_reg_0_31_0_0__4/WCLK
    SLICE_X2Y114         RAMS32                                       r  dmd/idmem/RAM_reg_0_31_0_0__4/SP/CLK
                         clock pessimism             -0.479     1.551    
    SLICE_X2Y114         RAMS32 (Hold_rams32_CLK_I)
                                                      0.124     1.675    dmd/idmem/RAM_reg_0_31_0_0__4/SP
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 mips/dp/Breg/q_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/idmem/RAM_reg_0_31_0_0__19/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.969%)  route 0.130ns (48.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=399, routed)         0.589     1.508    mips/dp/Breg/CLK
    SLICE_X0Y120         FDCE                                         r  mips/dp/Breg/q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDCE (Prop_fdce_C_Q)         0.141     1.649 r  mips/dp/Breg/q_reg[20]/Q
                         net (fo=6, routed)           0.130     1.780    dmd/idmem/RAM_reg_0_31_0_0__19/D
    SLICE_X2Y119         RAMS32                                       r  dmd/idmem/RAM_reg_0_31_0_0__19/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=399, routed)         0.860     2.026    dmd/idmem/RAM_reg_0_31_0_0__19/WCLK
    SLICE_X2Y119         RAMS32                                       r  dmd/idmem/RAM_reg_0_31_0_0__19/SP/CLK
                         clock pessimism             -0.502     1.523    
    SLICE_X2Y119         RAMS32 (Hold_rams32_CLK_I)
                                                      0.121     1.644    dmd/idmem/RAM_reg_0_31_0_0__19/SP
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 mips/dp/Breg/q_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/idmem/RAM_reg_0_31_0_0__21/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.095%)  route 0.130ns (47.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=399, routed)         0.589     1.508    mips/dp/Breg/CLK
    SLICE_X0Y120         FDCE                                         r  mips/dp/Breg/q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDCE (Prop_fdce_C_Q)         0.141     1.649 r  mips/dp/Breg/q_reg[22]/Q
                         net (fo=6, routed)           0.130     1.779    dmd/idmem/RAM_reg_0_31_0_0__21/D
    SLICE_X2Y119         RAMS32                                       r  dmd/idmem/RAM_reg_0_31_0_0__21/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=399, routed)         0.860     2.026    dmd/idmem/RAM_reg_0_31_0_0__21/WCLK
    SLICE_X2Y119         RAMS32                                       r  dmd/idmem/RAM_reg_0_31_0_0__21/SP/CLK
                         clock pessimism             -0.502     1.523    
    SLICE_X2Y119         RAMS32 (Hold_rams32_CLK_I)
                                                      0.114     1.637    dmd/idmem/RAM_reg_0_31_0_0__21/SP
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 mips/dp/Breg/q_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/idmem/RAM_reg_0_31_0_0__23/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.799%)  route 0.148ns (51.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=399, routed)         0.586     1.505    mips/dp/Breg/CLK
    SLICE_X3Y123         FDCE                                         r  mips/dp/Breg/q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDCE (Prop_fdce_C_Q)         0.141     1.646 r  mips/dp/Breg/q_reg[24]/Q
                         net (fo=6, routed)           0.148     1.794    dmd/idmem/RAM_reg_0_31_0_0__23/D
    SLICE_X2Y122         RAMS32                                       r  dmd/idmem/RAM_reg_0_31_0_0__23/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=399, routed)         0.858     2.023    dmd/idmem/RAM_reg_0_31_0_0__23/WCLK
    SLICE_X2Y122         RAMS32                                       r  dmd/idmem/RAM_reg_0_31_0_0__23/SP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X2Y122         RAMS32 (Hold_rams32_CLK_I)
                                                      0.120     1.640    dmd/idmem/RAM_reg_0_31_0_0__23/SP
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 mips/dp/Breg/q_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/idmem/RAM_reg_0_31_0_0__12/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.819%)  route 0.181ns (56.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=399, routed)         0.560     1.479    mips/dp/Breg/CLK
    SLICE_X13Y120        FDCE                                         r  mips/dp/Breg/q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y120        FDCE (Prop_fdce_C_Q)         0.141     1.620 r  mips/dp/Breg/q_reg[13]/Q
                         net (fo=2, routed)           0.181     1.801    dmd/idmem/RAM_reg_0_31_0_0__12/D
    SLICE_X10Y120        RAMS32                                       r  dmd/idmem/RAM_reg_0_31_0_0__12/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=399, routed)         0.829     1.994    dmd/idmem/RAM_reg_0_31_0_0__12/WCLK
    SLICE_X10Y120        RAMS32                                       r  dmd/idmem/RAM_reg_0_31_0_0__12/SP/CLK
                         clock pessimism             -0.479     1.514    
    SLICE_X10Y120        RAMS32 (Hold_rams32_CLK_I)
                                                      0.120     1.634    dmd/idmem/RAM_reg_0_31_0_0__12/SP
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 dmd/io/led1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/io/led_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.139%)  route 0.119ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=399, routed)         0.594     1.513    dmd/io/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y112         FDRE                                         r  dmd/io/led1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y112         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  dmd/io/led1_reg[0]/Q
                         net (fo=1, routed)           0.119     1.774    dmd/io/led1[0]
    SLICE_X4Y111         FDRE                                         r  dmd/io/led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=399, routed)         0.866     2.031    dmd/io/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y111         FDRE                                         r  dmd/io/led_reg[0]/C
                         clock pessimism             -0.500     1.530    
    SLICE_X4Y111         FDRE (Hold_fdre_C_D)         0.070     1.600    dmd/io/led_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 dmd/io/led1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/io/led_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=399, routed)         0.595     1.514    dmd/io/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y112         FDRE                                         r  dmd/io/led1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.164     1.678 r  dmd/io/led1_reg[7]/Q
                         net (fo=1, routed)           0.101     1.779    dmd/io/led1[7]
    SLICE_X1Y112         FDRE                                         r  dmd/io/led_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=399, routed)         0.867     2.032    dmd/io/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y112         FDRE                                         r  dmd/io/led_reg[7]/C
                         clock pessimism             -0.502     1.529    
    SLICE_X1Y112         FDRE (Hold_fdre_C_D)         0.072     1.601    dmd/io/led_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 dmd/io/led1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/io/led_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.120%)  route 0.100ns (37.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=399, routed)         0.595     1.514    dmd/io/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y112         FDRE                                         r  dmd/io/led1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.164     1.678 r  dmd/io/led1_reg[11]/Q
                         net (fo=1, routed)           0.100     1.778    dmd/io/led1[11]
    SLICE_X1Y112         FDRE                                         r  dmd/io/led_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=399, routed)         0.867     2.032    dmd/io/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y112         FDRE                                         r  dmd/io/led_reg[11]/C
                         clock pessimism             -0.502     1.529    
    SLICE_X1Y112         FDRE (Hold_fdre_C_D)         0.070     1.599    dmd/io/led_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 dmd/io/led1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/io/led_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.120%)  route 0.100ns (37.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=399, routed)         0.595     1.514    dmd/io/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y112         FDRE                                         r  dmd/io/led1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.164     1.678 r  dmd/io/led1_reg[2]/Q
                         net (fo=1, routed)           0.100     1.778    dmd/io/led1[2]
    SLICE_X1Y112         FDRE                                         r  dmd/io/led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=399, routed)         0.867     2.032    dmd/io/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y112         FDRE                                         r  dmd/io/led_reg[2]/C
                         clock pessimism             -0.502     1.529    
    SLICE_X1Y112         FDRE (Hold_fdre_C_D)         0.066     1.595    dmd/io/led_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 mips/dp/Breg/q_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/idmem/RAM_reg_0_31_0_0__13/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.485%)  route 0.181ns (52.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=399, routed)         0.559     1.478    mips/dp/Breg/CLK
    SLICE_X12Y121        FDCE                                         r  mips/dp/Breg/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y121        FDCE (Prop_fdce_C_Q)         0.164     1.642 r  mips/dp/Breg/q_reg[14]/Q
                         net (fo=2, routed)           0.181     1.824    dmd/idmem/RAM_reg_0_31_0_0__13/D
    SLICE_X10Y120        RAMS32                                       r  dmd/idmem/RAM_reg_0_31_0_0__13/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=399, routed)         0.829     1.994    dmd/idmem/RAM_reg_0_31_0_0__13/WCLK
    SLICE_X10Y120        RAMS32                                       r  dmd/idmem/RAM_reg_0_31_0_0__13/SP/CLK
                         clock pessimism             -0.479     1.514    
    SLICE_X10Y120        RAMS32 (Hold_rams32_CLK_I)
                                                      0.124     1.638    dmd/idmem/RAM_reg_0_31_0_0__13/SP
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y112    dmd/io/led1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y112    dmd/io/led1_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y112    dmd/io/led1_reg[11]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X3Y104    dmd/x7seg/clkdiv_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X3Y106    dmd/x7seg/clkdiv_reg[10]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X3Y106    dmd/x7seg/clkdiv_reg[11]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X3Y107    dmd/x7seg/clkdiv_reg[12]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X3Y107    dmd/x7seg/clkdiv_reg[13]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X3Y107    dmd/x7seg/clkdiv_reg[14]/C
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y114    dmd/idmem/RAM_reg_0_31_0_0__30/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y114    dmd/idmem/RAM_reg_0_31_0_0__4/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y114    dmd/idmem/RAM_reg_0_31_0_0__5/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y114    mips/dp/rf/rf_reg_r2_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y114    dmd/idmem/RAM_reg_0_31_0_0__3/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y114    mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y114    mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y114    mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y114    mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y114    mips/dp/rf/rf_reg_r2_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y121    mips/dp/rf/rf_reg_r1_0_31_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y121    mips/dp/rf/rf_reg_r1_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y121    mips/dp/rf/rf_reg_r1_0_31_18_23/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y121    mips/dp/rf/rf_reg_r1_0_31_18_23/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y121    mips/dp/rf/rf_reg_r1_0_31_18_23/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y121    mips/dp/rf/rf_reg_r1_0_31_18_23/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y121    mips/dp/rf/rf_reg_r1_0_31_18_23/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y121    mips/dp/rf/rf_reg_r1_0_31_18_23/RAMD_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y115    dmd/idmem/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y115    dmd/idmem/RAM_reg_0_31_0_0/SP/CLK



