# Autogenerated file
onerror {
	quit -f -code 1
}
vmap -c
if [file exists sim_build/work] {vdel -lib sim_build/work -all}
vlib sim_build/work
vmap work sim_build/work
vlog -work work +define+COCOTB_SIM -sv -timescale 1ns/1ps -mfcu +acc  /opt/Xilinx/Vivado/2017.2/ids_lite/ISE/verilog/xeclib/unisims/IDELAYCTRL.v /opt/Xilinx/Vivado/2017.2/ids_lite/ISE/verilog/xeclib/unisims/IDELAYE2.v /opt/Xilinx/Vivado/2017.2/ids_lite/ISE/verilog/xeclib/unisims/IBUFG.v /opt/Xilinx/Vivado/2017.2/ids_lite/ISE/verilog/xeclib/unisims/FIFO36E1.v /opt/Xilinx/Vivado/2017.2/ids_lite/ISE/verilog/xeclib/unisims/ODDR.v /opt/Xilinx/Vivado/2017.2/ids_lite/ISE/verilog/xeclib/unisims/IOBUF.v /opt/Xilinx/Vivado/2017.2/ids_lite/ISE/verilog/xeclib/unisims/OBUF.v /opt/Xilinx/Vivado/2017.2/ids_lite/ISE/verilog/xeclib/unisims/FD.v /opt/Xilinx/Vivado/2017.2/ids_lite/ISE/verilog/xeclib/unisims/FD_1.v /opt/Xilinx/Vivado/2017.2/ids_lite/ISE/verilog/xeclib/unisims/IDDR.v /opt/Xilinx/Vivado/2017.2/ids_lite/ISE/verilog/xeclib/unisims/IBUF.v ../hdl/NandFlashcontroller/lib/axis/rtl/arbiter.v ../hdl/NandFlashcontroller/lib/axis/rtl/axis_adapter.v ../hdl/NandFlashcontroller/lib/axis/rtl/axis_arb_mux.v ../hdl/NandFlashcontroller/lib/axis/rtl/axis_async_fifo.v ../hdl/NandFlashcontroller/lib/axis/rtl/axis_async_fifo_adapter.v ../hdl/NandFlashcontroller/lib/axis/rtl/axis_broadcast.v ../hdl/NandFlashcontroller/lib/axis/rtl/axis_cobs_decode.v ../hdl/NandFlashcontroller/lib/axis/rtl/axis_cobs_encode.v ../hdl/NandFlashcontroller/lib/axis/rtl/axis_crosspoint.v ../hdl/NandFlashcontroller/lib/axis/rtl/axis_demux.v ../hdl/NandFlashcontroller/lib/axis/rtl/axis_fifo.v ../hdl/NandFlashcontroller/lib/axis/rtl/axis_fifo_adapter.v ../hdl/NandFlashcontroller/lib/axis/rtl/axis_frame_join.v ../hdl/NandFlashcontroller/lib/axis/rtl/axis_frame_length_adjust.v ../hdl/NandFlashcontroller/lib/axis/rtl/axis_frame_length_adjust_fifo.v ../hdl/NandFlashcontroller/lib/axis/rtl/axis_frame_len.v ../hdl/NandFlashcontroller/lib/axis/rtl/axis_ll_bridge.v ../hdl/NandFlashcontroller/lib/axis/rtl/axis_mux.v ../hdl/NandFlashcontroller/lib/axis/rtl/axis_pipeline_register.v ../hdl/NandFlashcontroller/lib/axis/rtl/axis_ram_switch.v ../hdl/NandFlashcontroller/lib/axis/rtl/axis_rate_limit.v ../hdl/NandFlashcontroller/lib/axis/rtl/axis_register.v ../hdl/NandFlashcontroller/lib/axis/rtl/axis_srl_fifo.v ../hdl/NandFlashcontroller/lib/axis/rtl/axis_srl_register.v ../hdl/NandFlashcontroller/lib/axis/rtl/axis_stat_counter.v ../hdl/NandFlashcontroller/lib/axis/rtl/axis_switch.v ../hdl/NandFlashcontroller/lib/axis/rtl/axis_tap.v ../hdl/NandFlashcontroller/lib/axis/rtl/ll_axis_bridge.v ../hdl/NandFlashcontroller/lib/axis/rtl/priority_encoder.v ../hdl/NandFlashcontroller/lib/axis/rtl/sync_reset.v ../hdl/NandFlashcontroller/lib/verilog-axi/rtl/arbiter.v ../hdl/NandFlashcontroller/lib/verilog-axi/rtl/axi_adapter_rd.v ../hdl/NandFlashcontroller/lib/verilog-axi/rtl/axi_adapter.v ../hdl/NandFlashcontroller/lib/verilog-axi/rtl/axi_adapter_wr.v ../hdl/NandFlashcontroller/lib/verilog-axi/rtl/axi_axil_adapter_rd.v ../hdl/NandFlashcontroller/lib/verilog-axi/rtl/axi_axil_adapter.v ../hdl/NandFlashcontroller/lib/verilog-axi/rtl/axi_axil_adapter_wr.v ../hdl/NandFlashcontroller/lib/verilog-axi/rtl/axi_cdma_desc_mux.v ../hdl/NandFlashcontroller/lib/verilog-axi/rtl/axi_cdma.v ../hdl/NandFlashcontroller/lib/verilog-axi/rtl/axi_crossbar_addr.v ../hdl/NandFlashcontroller/lib/verilog-axi/rtl/axi_crossbar_rd.v ../hdl/NandFlashcontroller/lib/verilog-axi/rtl/axi_crossbar.v ../hdl/NandFlashcontroller/lib/verilog-axi/rtl/axi_crossbar_wr.v ../hdl/NandFlashcontroller/lib/verilog-axi/rtl/axi_dma_desc_mux.v ../hdl/NandFlashcontroller/lib/verilog-axi/rtl/axi_dma_rd.v ../hdl/NandFlashcontroller/lib/verilog-axi/rtl/axi_dma.v ../hdl/NandFlashcontroller/lib/verilog-axi/rtl/axi_dma_wr.v ../hdl/NandFlashcontroller/lib/verilog-axi/rtl/axi_dp_ram.v ../hdl/NandFlashcontroller/lib/verilog-axi/rtl/axi_fifo_rd.v ../hdl/NandFlashcontroller/lib/verilog-axi/rtl/axi_fifo.v ../hdl/NandFlashcontroller/lib/verilog-axi/rtl/axi_fifo_wr.v ../hdl/NandFlashcontroller/lib/verilog-axi/rtl/axi_interconnect.v ../hdl/NandFlashcontroller/lib/verilog-axi/rtl/axi_ram_rd_if.v ../hdl/NandFlashcontroller/lib/verilog-axi/rtl/axi_ram.v ../hdl/NandFlashcontroller/lib/verilog-axi/rtl/axi_ram_wr_if.v ../hdl/NandFlashcontroller/lib/verilog-axi/rtl/axi_ram_wr_rd_if.v ../hdl/NandFlashcontroller/lib/verilog-axi/rtl/axi_register_rd.v ../hdl/NandFlashcontroller/lib/verilog-axi/rtl/axi_register.v ../hdl/NandFlashcontroller/lib/verilog-axi/rtl/axi_register_wr.v ../hdl/NandFlashcontroller/lib/verilog-axi/rtl/axil_adapter_rd.v ../hdl/NandFlashcontroller/lib/verilog-axi/rtl/axil_adapter.v ../hdl/NandFlashcontroller/lib/verilog-axi/rtl/axil_adapter_wr.v ../hdl/NandFlashcontroller/lib/verilog-axi/rtl/axil_cdc_rd.v ../hdl/NandFlashcontroller/lib/verilog-axi/rtl/axil_cdc.v ../hdl/NandFlashcontroller/lib/verilog-axi/rtl/axil_cdc_wr.v ../hdl/NandFlashcontroller/lib/verilog-axi/rtl/axil_dp_ram.v ../hdl/NandFlashcontroller/lib/verilog-axi/rtl/axil_interconnect.v ../hdl/NandFlashcontroller/lib/verilog-axi/rtl/axil_ram.v ../hdl/NandFlashcontroller/lib/verilog-axi/rtl/axil_register_rd.v ../hdl/NandFlashcontroller/lib/verilog-axi/rtl/axil_register.v ../hdl/NandFlashcontroller/lib/verilog-axi/rtl/axil_register_wr.v ../hdl/NandFlashcontroller/lib/verilog-axi/rtl/priority_encoder.v ../hdl/NandFlashcontroller/rtl/NFC_Atom_Command_Async.v    ../hdl/NandFlashcontroller/rtl/NFC_Atom_Command_Sync.v     ../hdl/NandFlashcontroller/rtl/NFC_Atom_Datainput_Async.v ../hdl/NandFlashcontroller/rtl/NFC_Atom_Datainput_Sync.v ../hdl/NandFlashcontroller/rtl/NFC_Atom_Dataoutput_Async.v ../hdl/NandFlashcontroller/rtl/NFC_Atom_Dataoutput_Sync.v ../hdl/NandFlashcontroller/rtl/NFC_Command_Reset.v ../hdl/NandFlashcontroller/rtl/NFC_Command_SetFeature.v ../hdl/NandFlashcontroller/rtl/NFC_Command_GetFeature.v ../hdl/NandFlashcontroller/rtl/NFC_Command_EraseBlock.v ../hdl/NandFlashcontroller/rtl/NFC_Command_ProgramPage.v ../hdl/NandFlashcontroller/rtl/NFC_Command_ReadPage.v ../hdl/NandFlashcontroller/rtl/NFC_Command_ReadStatus.v ../hdl/NandFlashcontroller/rtl/NFC_Command_Issue_Top.v ../hdl/NandFlashcontroller/rtl/NFC_Command_Issue_to_Atom_Command_Generator_Mux.v ../hdl/NandFlashcontroller/rtl/NFC_Command_Idle.v ../hdl/NandFlashcontroller/rtl/NFC_Atom_Command_Generator_Top.v ../hdl/NandFlashcontroller/rtl/NFC_Atom_Command_Generator_to_Physical_Mux.v ../hdl/NandFlashcontroller/rtl/NFC_Physical_Input.v ../hdl/NandFlashcontroller/rtl/NFC_Physical_Output.v ../hdl/NandFlashcontroller/rtl/NFC_Physical_Top.v ../hdl/NandFlashcontroller/rtl/NFC_Pinpad.v ../hdl/NandFlashcontroller/rtl/NandFlashController_Top.v ../hdl/NandFlashcontroller/rtl/NandFlashController_Top_AXI.v ../hdl/NandFlashcontroller/rtl/NandFlashController_AXIL_Reg.v ../hdl/NandFlashcontroller/rtl/NandFlashController_Interface_adapter.v ../hdl/NandFlashcontroller/rtl/NFC_Atom_Idle.v ../hdl/NandFlashcontroller/tb/tb_NandFlashController_Top_AXI.v ../hdl/NandFlashcontroller/tb/tb_NandFlashController_Top.v ../hdl/NandFlashcontroller/tb/tb_NFC_Atom_Command_Generator_Top.v ../hdl/NandFlashcontroller/tb/tb_NFC_Command_Issue_Top.v ../hdl/NandFlashcontroller/tb/tb_NFC_Physical_Top.v
vsim  -onfinish exit -pli /home/om/venv2/lib/python3.11/site-packages/cocotb/libs/libcocotbvpi_modelsim.so   sim_build/work.NandFlashController_Top
onbreak resume
run -all
quit
