Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Apr  1 16:11:14 2024
| Host         : DESKTOP-H8QA712 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file _7_seg_timing_summary_routed.rpt -pb _7_seg_timing_summary_routed.pb -rpx _7_seg_timing_summary_routed.rpx -warn_on_violation
| Design       : _7_seg
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   22          inf        0.000                      0                   22           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 n[1]
                            (input port)
  Destination:            segL[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.491ns  (logic 5.376ns (51.241%)  route 5.115ns (48.759%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N4                                                0.000     0.000 r  n[1] (IN)
                         net (fo=0)                   0.000     0.000    n[1]
    N4                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  n_IBUF[1]_inst/O
                         net (fo=7, routed)           2.922     4.378    n_IBUF[1]
    SLICE_X65Y73         LUT4 (Prop_lut4_I2_O)        0.152     4.530 r  segR_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           2.193     6.723    segL_OBUF[4]
    B1                   OBUF (Prop_obuf_I_O)         3.767    10.491 r  segL_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.491    segL[4]
    B1                                                                r  segL[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n[2]
                            (input port)
  Destination:            segL[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.229ns  (logic 5.375ns (52.548%)  route 4.854ns (47.452%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M4                                                0.000     0.000 f  n[2] (IN)
                         net (fo=0)                   0.000     0.000    n[2]
    M4                   IBUF (Prop_ibuf_I_O)         1.457     1.457 f  n_IBUF[2]_inst/O
                         net (fo=7, routed)           2.743     4.200    n_IBUF[2]
    SLICE_X65Y73         LUT4 (Prop_lut4_I3_O)        0.154     4.354 r  segR_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           2.111     6.466    segL_OBUF[6]
    A4                   OBUF (Prop_obuf_I_O)         3.764    10.229 r  segL_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.229    segL[6]
    A4                                                                r  segL[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n[1]
                            (input port)
  Destination:            segL[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.206ns  (logic 5.374ns (52.652%)  route 4.832ns (47.348%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N4                                                0.000     0.000 r  n[1] (IN)
                         net (fo=0)                   0.000     0.000    n[1]
    N4                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  n_IBUF[1]_inst/O
                         net (fo=7, routed)           2.923     4.379    n_IBUF[1]
    SLICE_X65Y73         LUT4 (Prop_lut4_I3_O)        0.152     4.531 r  segR_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           1.910     6.441    segL_OBUF[1]
    B2                   OBUF (Prop_obuf_I_O)         3.765    10.206 r  segL_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.206    segL[1]
    B2                                                                r  segL[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n[1]
                            (input port)
  Destination:            segR[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.132ns  (logic 5.365ns (52.949%)  route 4.767ns (47.051%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N4                                                0.000     0.000 r  n[1] (IN)
                         net (fo=0)                   0.000     0.000    n[1]
    N4                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  n_IBUF[1]_inst/O
                         net (fo=7, routed)           2.923     4.379    n_IBUF[1]
    SLICE_X65Y73         LUT4 (Prop_lut4_I3_O)        0.152     4.531 r  segR_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           1.845     6.376    segL_OBUF[1]
    D2                   OBUF (Prop_obuf_I_O)         3.757    10.132 r  segR_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.132    segR[1]
    D2                                                                r  segR[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n[1]
                            (input port)
  Destination:            segL[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.119ns  (logic 5.145ns (50.845%)  route 4.974ns (49.155%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N4                                                0.000     0.000 r  n[1] (IN)
                         net (fo=0)                   0.000     0.000    n[1]
    N4                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  n_IBUF[1]_inst/O
                         net (fo=7, routed)           2.923     4.379    n_IBUF[1]
    SLICE_X65Y73         LUT4 (Prop_lut4_I3_O)        0.124     4.503 r  segR_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.051     6.555    segL_OBUF[2]
    B3                   OBUF (Prop_obuf_I_O)         3.565    10.119 r  segL_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.119    segL[2]
    B3                                                                r  segL[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n[2]
                            (input port)
  Destination:            segL[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.079ns  (logic 5.148ns (51.079%)  route 4.931ns (48.921%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M4                                                0.000     0.000 r  n[2] (IN)
                         net (fo=0)                   0.000     0.000    n[2]
    M4                   IBUF (Prop_ibuf_I_O)         1.457     1.457 r  n_IBUF[2]_inst/O
                         net (fo=7, routed)           2.743     4.200    n_IBUF[2]
    SLICE_X65Y73         LUT4 (Prop_lut4_I1_O)        0.124     4.324 r  segR_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           2.188     6.512    segL_OBUF[5]
    A3                   OBUF (Prop_obuf_I_O)         3.567    10.079 r  segL_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.079    segL[5]
    A3                                                                r  segL[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n[2]
                            (input port)
  Destination:            segR[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.015ns  (logic 5.358ns (53.501%)  route 4.657ns (46.499%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M4                                                0.000     0.000 f  n[2] (IN)
                         net (fo=0)                   0.000     0.000    n[2]
    M4                   IBUF (Prop_ibuf_I_O)         1.457     1.457 f  n_IBUF[2]_inst/O
                         net (fo=7, routed)           2.743     4.200    n_IBUF[2]
    SLICE_X65Y73         LUT4 (Prop_lut4_I3_O)        0.154     4.354 r  segR_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           1.914     6.268    segL_OBUF[6]
    E3                   OBUF (Prop_obuf_I_O)         3.747    10.015 r  segR_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.015    segR[6]
    E3                                                                r  segR[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n[2]
                            (input port)
  Destination:            segL[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.002ns  (logic 5.144ns (51.433%)  route 4.858ns (48.567%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M4                                                0.000     0.000 r  n[2] (IN)
                         net (fo=0)                   0.000     0.000    n[2]
    M4                   IBUF (Prop_ibuf_I_O)         1.457     1.457 r  n_IBUF[2]_inst/O
                         net (fo=7, routed)           2.748     4.205    n_IBUF[2]
    SLICE_X65Y73         LUT4 (Prop_lut4_I1_O)        0.124     4.329 r  segR_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           2.110     6.439    segL_OBUF[7]
    B4                   OBUF (Prop_obuf_I_O)         3.563    10.002 r  segL_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.002    segL[7]
    B4                                                                r  segL[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n[1]
                            (input port)
  Destination:            segL[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.967ns  (logic 5.141ns (51.574%)  route 4.827ns (48.426%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N4                                                0.000     0.000 r  n[1] (IN)
                         net (fo=0)                   0.000     0.000    n[1]
    N4                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  n_IBUF[1]_inst/O
                         net (fo=7, routed)           2.922     4.378    n_IBUF[1]
    SLICE_X65Y73         LUT4 (Prop_lut4_I1_O)        0.124     4.502 r  segR_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.905     6.407    segL_OBUF[3]
    A1                   OBUF (Prop_obuf_I_O)         3.560     9.967 r  segL_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.967    segL[3]
    A1                                                                r  segL[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n[1]
                            (input port)
  Destination:            segR[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.950ns  (logic 5.351ns (53.785%)  route 4.598ns (46.215%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N4                                                0.000     0.000 r  n[1] (IN)
                         net (fo=0)                   0.000     0.000    n[1]
    N4                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  n_IBUF[1]_inst/O
                         net (fo=7, routed)           2.922     4.378    n_IBUF[1]
    SLICE_X65Y73         LUT4 (Prop_lut4_I2_O)        0.152     4.530 r  segR_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           1.676     6.207    segL_OBUF[4]
    F4                   OBUF (Prop_obuf_I_O)         3.743     9.950 r  segR_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.950    segR[4]
    F4                                                                r  segR[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pos[1]
                            (input port)
  Destination:            disp[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.774ns  (logic 1.520ns (54.801%)  route 1.254ns (45.199%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P3                                                0.000     0.000 f  pos[1] (IN)
                         net (fo=0)                   0.000     0.000    pos[1]
    P3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  pos_IBUF[1]_inst/O
                         net (fo=8, routed)           0.859     1.090    pos_IBUF[1]
    SLICE_X65Y63         LUT3 (Prop_lut3_I2_O)        0.045     1.135 r  disp_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.395     1.530    disp_OBUF[4]
    H1                   OBUF (Prop_obuf_I_O)         1.244     2.774 r  disp_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.774    disp[4]
    H1                                                                r  disp[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n[2]
                            (input port)
  Destination:            segR[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.792ns  (logic 1.511ns (54.138%)  route 1.280ns (45.862%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M4                                                0.000     0.000 r  n[2] (IN)
                         net (fo=0)                   0.000     0.000    n[2]
    M4                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  n_IBUF[2]_inst/O
                         net (fo=7, routed)           0.984     1.209    n_IBUF[2]
    SLICE_X65Y73         LUT4 (Prop_lut4_I2_O)        0.045     1.254 r  segR_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.297     1.551    segL_OBUF[3]
    F3                   OBUF (Prop_obuf_I_O)         1.241     2.792 r  segR_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.792    segR[3]
    F3                                                                r  segR[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pos[2]
                            (input port)
  Destination:            disp[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.832ns  (logic 1.525ns (53.855%)  route 1.307ns (46.145%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P4                                                0.000     0.000 f  pos[2] (IN)
                         net (fo=0)                   0.000     0.000    pos[2]
    P4                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  pos_IBUF[2]_inst/O
                         net (fo=8, routed)           0.975     1.210    pos_IBUF[2]
    SLICE_X65Y63         LUT3 (Prop_lut3_I0_O)        0.045     1.255 r  disp_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.331     1.586    disp_OBUF[1]
    E1                   OBUF (Prop_obuf_I_O)         1.245     2.832 r  disp_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.832    disp[1]
    E1                                                                r  disp[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pos[2]
                            (input port)
  Destination:            disp[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.834ns  (logic 1.522ns (53.715%)  route 1.312ns (46.285%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P4                                                0.000     0.000 f  pos[2] (IN)
                         net (fo=0)                   0.000     0.000    pos[2]
    P4                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  pos_IBUF[2]_inst/O
                         net (fo=8, routed)           0.975     1.210    pos_IBUF[2]
    SLICE_X65Y63         LUT3 (Prop_lut3_I2_O)        0.045     1.255 r  disp_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.337     1.591    disp_OBUF[2]
    F1                   OBUF (Prop_obuf_I_O)         1.243     2.834 r  disp_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.834    disp[2]
    F1                                                                r  disp[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n[2]
                            (input port)
  Destination:            segR[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.850ns  (logic 1.527ns (53.586%)  route 1.323ns (46.414%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M4                                                0.000     0.000 r  n[2] (IN)
                         net (fo=0)                   0.000     0.000    n[2]
    M4                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  n_IBUF[2]_inst/O
                         net (fo=7, routed)           0.984     1.209    n_IBUF[2]
    SLICE_X65Y73         LUT4 (Prop_lut4_I1_O)        0.045     1.254 r  segR_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.339     1.593    segL_OBUF[2]
    E2                   OBUF (Prop_obuf_I_O)         1.257     2.850 r  segR_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.850    segR[2]
    E2                                                                r  segR[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pos[1]
                            (input port)
  Destination:            disp[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.867ns  (logic 1.545ns (53.903%)  route 1.322ns (46.097%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P3                                                0.000     0.000 r  pos[1] (IN)
                         net (fo=0)                   0.000     0.000    pos[1]
    P3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  pos_IBUF[1]_inst/O
                         net (fo=8, routed)           0.914     1.145    pos_IBUF[1]
    SLICE_X65Y63         LUT3 (Prop_lut3_I0_O)        0.045     1.190 r  disp_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.408     1.598    disp_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         1.269     2.867 r  disp_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.867    disp[6]
    C2                                                                r  disp[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n[1]
                            (input port)
  Destination:            segR[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.873ns  (logic 1.514ns (52.688%)  route 1.359ns (47.312%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N4                                                0.000     0.000 f  n[1] (IN)
                         net (fo=0)                   0.000     0.000    n[1]
    N4                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  n_IBUF[1]_inst/O
                         net (fo=7, routed)           0.925     1.149    n_IBUF[1]
    SLICE_X65Y73         LUT4 (Prop_lut4_I2_O)        0.045     1.194 r  segR_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           0.434     1.629    segL_OBUF[5]
    D3                   OBUF (Prop_obuf_I_O)         1.244     2.873 r  segR_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.873    segR[5]
    D3                                                                r  segR[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pos[1]
                            (input port)
  Destination:            disp[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.877ns  (logic 1.596ns (55.472%)  route 1.281ns (44.528%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P3                                                0.000     0.000 r  pos[1] (IN)
                         net (fo=0)                   0.000     0.000    pos[1]
    P3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  pos_IBUF[1]_inst/O
                         net (fo=8, routed)           0.914     1.145    pos_IBUF[1]
    SLICE_X65Y63         LUT3 (Prop_lut3_I0_O)        0.044     1.189 r  disp_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.367     1.556    disp_OBUF[7]
    G2                   OBUF (Prop_obuf_I_O)         1.320     2.877 r  disp_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.877    disp[7]
    G2                                                                r  disp[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pos[2]
                            (input port)
  Destination:            disp[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.883ns  (logic 1.580ns (54.801%)  route 1.303ns (45.199%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P4                                                0.000     0.000 f  pos[2] (IN)
                         net (fo=0)                   0.000     0.000    pos[2]
    P4                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  pos_IBUF[2]_inst/O
                         net (fo=8, routed)           0.975     1.210    pos_IBUF[2]
    SLICE_X65Y63         LUT3 (Prop_lut3_I0_O)        0.044     1.254 r  disp_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.328     1.582    disp_OBUF[0]
    G6                   OBUF (Prop_obuf_I_O)         1.301     2.883 r  disp_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.883    disp[0]
    G6                                                                r  disp[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pos[1]
                            (input port)
  Destination:            disp[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.889ns  (logic 1.613ns (55.829%)  route 1.276ns (44.171%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P3                                                0.000     0.000 f  pos[1] (IN)
                         net (fo=0)                   0.000     0.000    pos[1]
    P3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  pos_IBUF[1]_inst/O
                         net (fo=8, routed)           0.859     1.090    pos_IBUF[1]
    SLICE_X65Y63         LUT3 (Prop_lut3_I2_O)        0.051     1.141 r  disp_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.417     1.559    disp_OBUF[5]
    C1                   OBUF (Prop_obuf_I_O)         1.331     2.889 r  disp_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.889    disp[5]
    C1                                                                r  disp[5] (OUT)
  -------------------------------------------------------------------    -------------------





