This is the source VHDL code to implement and test the proposed CPU with a basys3 board.
