# VHDL_Labs
Labs submitted as a a part of Computer Architecture Course
# Contributors:
<table>
  <tr>
   <td align="center">
    <a href="https://github.com/Omar-Said-4" target="_black">
    <img src="https://avatars.githubusercontent.com/u/87082462?v=4" width="150px;" alt="Ahmed Samy"/>
    <br />
    <sub><b>Omar Said</b></sub></a>
    </td>
   <td align="center">
    <a href="https://github.com/AhmedSamy02" target="_black">
    <img src="https://avatars.githubusercontent.com/u/96637750?v=4" width="150px;" alt="Ahmed Samy"/>
    <br />
    <sub><b>Ahmed Samy</b></sub></a>
    </td>
  </tr>
</table>
