(DELAYFILE
 (SDFVERSION "IEEE 1497 4.0")
 (DATE "2017-05-12T18:23:04Z")
 (DESIGN "MuxAdvance")
 (VENDOR "Cypress Semiconductor")
 (PROGRAM "PSoC Creator")
 (VERSION " 3.3 SP1")
 (DIVIDER .)
 (TIMESCALE 1 ns)
 (CELL
  (CELLTYPE "MuxAdvance")
  (INSTANCE *)
  (DELAY
   (ABSOLUTE
    (INTERCONNECT ClockBlock.clk_bus_glb IB1\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb IB2\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Pin_B1\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Pin_B2\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Pin_B3\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Pin_B4\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Rx_Beagle\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Rx_Beagle\(0\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Rx_LCD1\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Rx_LCD1\(0\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Rx_LCD2\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Rx_LCD2\(0\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Rx_PL\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Rx_PL\(0\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Rx_TW\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Rx_TW\(0\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Rx_Tag\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Rx_Tag\(0\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb SCL\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb SCL\(0\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb SDA\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb SDA\(0\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Pump_AL\:RXInternalInterrupt\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Pump_AL\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Pump_AL\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Pump_AL\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\LCD1\:RXInternalInterrupt\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\LCD1\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\LCD1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\LCD1\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Code_Bar\:RXInternalInterrupt\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Code_Bar\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Code_Bar\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Code_Bar\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\LCD2\:RXInternalInterrupt\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\LCD2\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\LCD2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\LCD2\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_1.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_3.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\I2C_1\:I2C_IRQ\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_2.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_4.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Beagle\:RXInternalInterrupt\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Beagle\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Beagle\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Beagle\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Tag\:RXInternalInterrupt\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Tag\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Tag\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Tag\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT \\Code_Bar\:BUART\:sRX\:RxBitCounter\\.count_4 \\Code_Bar\:BUART\:rx_load_fifo\\.main_7 (2.658:2.658:2.658))
    (INTERCONNECT \\Code_Bar\:BUART\:sRX\:RxBitCounter\\.count_4 \\Code_Bar\:BUART\:rx_state_0\\.main_9 (4.171:4.171:4.171))
    (INTERCONNECT \\Code_Bar\:BUART\:sRX\:RxBitCounter\\.count_4 \\Code_Bar\:BUART\:rx_state_2\\.main_8 (2.658:2.658:2.658))
    (INTERCONNECT \\Code_Bar\:BUART\:sRX\:RxBitCounter\\.count_4 \\Code_Bar\:BUART\:rx_state_3\\.main_7 (2.658:2.658:2.658))
    (INTERCONNECT \\Code_Bar\:BUART\:sRX\:RxBitCounter\\.count_5 \\Code_Bar\:BUART\:rx_load_fifo\\.main_6 (2.662:2.662:2.662))
    (INTERCONNECT \\Code_Bar\:BUART\:sRX\:RxBitCounter\\.count_5 \\Code_Bar\:BUART\:rx_state_0\\.main_8 (4.148:4.148:4.148))
    (INTERCONNECT \\Code_Bar\:BUART\:sRX\:RxBitCounter\\.count_5 \\Code_Bar\:BUART\:rx_state_2\\.main_7 (2.662:2.662:2.662))
    (INTERCONNECT \\Code_Bar\:BUART\:sRX\:RxBitCounter\\.count_5 \\Code_Bar\:BUART\:rx_state_3\\.main_6 (2.662:2.662:2.662))
    (INTERCONNECT \\Code_Bar\:BUART\:sRX\:RxBitCounter\\.count_6 \\Code_Bar\:BUART\:rx_load_fifo\\.main_5 (2.668:2.668:2.668))
    (INTERCONNECT \\Code_Bar\:BUART\:sRX\:RxBitCounter\\.count_6 \\Code_Bar\:BUART\:rx_state_0\\.main_7 (4.162:4.162:4.162))
    (INTERCONNECT \\Code_Bar\:BUART\:sRX\:RxBitCounter\\.count_6 \\Code_Bar\:BUART\:rx_state_2\\.main_6 (2.668:2.668:2.668))
    (INTERCONNECT \\Code_Bar\:BUART\:sRX\:RxBitCounter\\.count_6 \\Code_Bar\:BUART\:rx_state_3\\.main_5 (2.668:2.668:2.668))
    (INTERCONNECT MODIN13_0.q MODIN13_0.main_2 (2.237:2.237:2.237))
    (INTERCONNECT MODIN13_0.q MODIN13_1.main_3 (2.237:2.237:2.237))
    (INTERCONNECT MODIN13_0.q \\LCD2\:BUART\:rx_postpoll\\.main_1 (2.237:2.237:2.237))
    (INTERCONNECT MODIN13_0.q \\LCD2\:BUART\:rx_state_0\\.main_6 (6.170:6.170:6.170))
    (INTERCONNECT MODIN13_0.q \\LCD2\:BUART\:rx_status_3\\.main_6 (6.157:6.157:6.157))
    (INTERCONNECT MODIN13_1.q MODIN13_1.main_2 (3.005:3.005:3.005))
    (INTERCONNECT MODIN13_1.q \\LCD2\:BUART\:rx_postpoll\\.main_0 (3.005:3.005:3.005))
    (INTERCONNECT MODIN13_1.q \\LCD2\:BUART\:rx_state_0\\.main_5 (4.467:4.467:4.467))
    (INTERCONNECT MODIN13_1.q \\LCD2\:BUART\:rx_status_3\\.main_5 (4.482:4.482:4.482))
    (INTERCONNECT \\LCD2\:BUART\:sRX\:RxBitCounter\\.count_4 \\LCD2\:BUART\:rx_load_fifo\\.main_7 (2.622:2.622:2.622))
    (INTERCONNECT \\LCD2\:BUART\:sRX\:RxBitCounter\\.count_4 \\LCD2\:BUART\:rx_state_0\\.main_9 (2.634:2.634:2.634))
    (INTERCONNECT \\LCD2\:BUART\:sRX\:RxBitCounter\\.count_4 \\LCD2\:BUART\:rx_state_2\\.main_8 (2.634:2.634:2.634))
    (INTERCONNECT \\LCD2\:BUART\:sRX\:RxBitCounter\\.count_4 \\LCD2\:BUART\:rx_state_3\\.main_7 (2.634:2.634:2.634))
    (INTERCONNECT \\LCD2\:BUART\:sRX\:RxBitCounter\\.count_5 \\LCD2\:BUART\:rx_load_fifo\\.main_6 (2.812:2.812:2.812))
    (INTERCONNECT \\LCD2\:BUART\:sRX\:RxBitCounter\\.count_5 \\LCD2\:BUART\:rx_state_0\\.main_8 (2.816:2.816:2.816))
    (INTERCONNECT \\LCD2\:BUART\:sRX\:RxBitCounter\\.count_5 \\LCD2\:BUART\:rx_state_2\\.main_7 (2.816:2.816:2.816))
    (INTERCONNECT \\LCD2\:BUART\:sRX\:RxBitCounter\\.count_5 \\LCD2\:BUART\:rx_state_3\\.main_6 (2.816:2.816:2.816))
    (INTERCONNECT \\LCD2\:BUART\:sRX\:RxBitCounter\\.count_6 \\LCD2\:BUART\:rx_load_fifo\\.main_5 (2.829:2.829:2.829))
    (INTERCONNECT \\LCD2\:BUART\:sRX\:RxBitCounter\\.count_6 \\LCD2\:BUART\:rx_state_0\\.main_7 (2.841:2.841:2.841))
    (INTERCONNECT \\LCD2\:BUART\:sRX\:RxBitCounter\\.count_6 \\LCD2\:BUART\:rx_state_2\\.main_6 (2.841:2.841:2.841))
    (INTERCONNECT \\LCD2\:BUART\:sRX\:RxBitCounter\\.count_6 \\LCD2\:BUART\:rx_state_3\\.main_5 (2.841:2.841:2.841))
    (INTERCONNECT MODIN17_0.q MODIN17_0.main_2 (3.259:3.259:3.259))
    (INTERCONNECT MODIN17_0.q MODIN17_1.main_3 (3.259:3.259:3.259))
    (INTERCONNECT MODIN17_0.q \\Beagle\:BUART\:rx_postpoll\\.main_1 (4.171:4.171:4.171))
    (INTERCONNECT MODIN17_0.q \\Beagle\:BUART\:rx_state_0\\.main_6 (4.658:4.658:4.658))
    (INTERCONNECT MODIN17_0.q \\Beagle\:BUART\:rx_status_3\\.main_6 (4.100:4.100:4.100))
    (INTERCONNECT MODIN17_1.q MODIN17_1.main_2 (3.089:3.089:3.089))
    (INTERCONNECT MODIN17_1.q \\Beagle\:BUART\:rx_postpoll\\.main_0 (3.852:3.852:3.852))
    (INTERCONNECT MODIN17_1.q \\Beagle\:BUART\:rx_state_0\\.main_5 (2.942:2.942:2.942))
    (INTERCONNECT MODIN17_1.q \\Beagle\:BUART\:rx_status_3\\.main_5 (3.089:3.089:3.089))
    (INTERCONNECT MODIN1_0.q MODIN1_0.main_2 (2.314:2.314:2.314))
    (INTERCONNECT MODIN1_0.q MODIN1_1.main_3 (3.974:3.974:3.974))
    (INTERCONNECT MODIN1_0.q \\Pump_AL\:BUART\:rx_postpoll\\.main_1 (3.974:3.974:3.974))
    (INTERCONNECT MODIN1_1.q MODIN1_1.main_2 (2.283:2.283:2.283))
    (INTERCONNECT MODIN1_1.q \\Pump_AL\:BUART\:rx_postpoll\\.main_0 (2.283:2.283:2.283))
    (INTERCONNECT \\Beagle\:BUART\:sRX\:RxBitCounter\\.count_4 \\Beagle\:BUART\:rx_load_fifo\\.main_7 (6.308:6.308:6.308))
    (INTERCONNECT \\Beagle\:BUART\:sRX\:RxBitCounter\\.count_4 \\Beagle\:BUART\:rx_state_0\\.main_9 (6.823:6.823:6.823))
    (INTERCONNECT \\Beagle\:BUART\:sRX\:RxBitCounter\\.count_4 \\Beagle\:BUART\:rx_state_2\\.main_8 (6.823:6.823:6.823))
    (INTERCONNECT \\Beagle\:BUART\:sRX\:RxBitCounter\\.count_4 \\Beagle\:BUART\:rx_state_3\\.main_7 (6.823:6.823:6.823))
    (INTERCONNECT \\Beagle\:BUART\:sRX\:RxBitCounter\\.count_5 \\Beagle\:BUART\:rx_load_fifo\\.main_6 (2.800:2.800:2.800))
    (INTERCONNECT \\Beagle\:BUART\:sRX\:RxBitCounter\\.count_5 \\Beagle\:BUART\:rx_state_0\\.main_8 (2.817:2.817:2.817))
    (INTERCONNECT \\Beagle\:BUART\:sRX\:RxBitCounter\\.count_5 \\Beagle\:BUART\:rx_state_2\\.main_7 (2.817:2.817:2.817))
    (INTERCONNECT \\Beagle\:BUART\:sRX\:RxBitCounter\\.count_5 \\Beagle\:BUART\:rx_state_3\\.main_6 (2.817:2.817:2.817))
    (INTERCONNECT \\Beagle\:BUART\:sRX\:RxBitCounter\\.count_6 \\Beagle\:BUART\:rx_load_fifo\\.main_5 (4.246:4.246:4.246))
    (INTERCONNECT \\Beagle\:BUART\:sRX\:RxBitCounter\\.count_6 \\Beagle\:BUART\:rx_state_0\\.main_7 (3.659:3.659:3.659))
    (INTERCONNECT \\Beagle\:BUART\:sRX\:RxBitCounter\\.count_6 \\Beagle\:BUART\:rx_state_2\\.main_6 (3.659:3.659:3.659))
    (INTERCONNECT \\Beagle\:BUART\:sRX\:RxBitCounter\\.count_6 \\Beagle\:BUART\:rx_state_3\\.main_5 (3.659:3.659:3.659))
    (INTERCONNECT \\Pump_AL\:BUART\:sRX\:RxBitCounter\\.count_4 \\Pump_AL\:BUART\:rx_state_0\\.main_8 (2.822:2.822:2.822))
    (INTERCONNECT \\Pump_AL\:BUART\:sRX\:RxBitCounter\\.count_4 \\Pump_AL\:BUART\:rx_state_3\\.main_7 (2.822:2.822:2.822))
    (INTERCONNECT \\Pump_AL\:BUART\:sRX\:RxBitCounter\\.count_5 \\Pump_AL\:BUART\:rx_state_0\\.main_7 (2.826:2.826:2.826))
    (INTERCONNECT \\Pump_AL\:BUART\:sRX\:RxBitCounter\\.count_5 \\Pump_AL\:BUART\:rx_state_3\\.main_6 (2.826:2.826:2.826))
    (INTERCONNECT \\Pump_AL\:BUART\:sRX\:RxBitCounter\\.count_6 \\Pump_AL\:BUART\:rx_state_0\\.main_6 (2.826:2.826:2.826))
    (INTERCONNECT \\Pump_AL\:BUART\:sRX\:RxBitCounter\\.count_6 \\Pump_AL\:BUART\:rx_state_3\\.main_5 (2.826:2.826:2.826))
    (INTERCONNECT MODIN5_0.q MODIN5_0.main_2 (6.086:6.086:6.086))
    (INTERCONNECT MODIN5_0.q MODIN5_1.main_3 (9.029:9.029:9.029))
    (INTERCONNECT MODIN5_0.q \\LCD1\:BUART\:rx_postpoll\\.main_1 (8.268:8.268:8.268))
    (INTERCONNECT MODIN5_0.q \\LCD1\:BUART\:rx_state_0\\.main_6 (9.188:9.188:9.188))
    (INTERCONNECT MODIN5_0.q \\LCD1\:BUART\:rx_status_3\\.main_6 (9.188:9.188:9.188))
    (INTERCONNECT MODIN5_1.q MODIN5_1.main_2 (2.231:2.231:2.231))
    (INTERCONNECT MODIN5_1.q \\LCD1\:BUART\:rx_postpoll\\.main_0 (5.582:5.582:5.582))
    (INTERCONNECT MODIN5_1.q \\LCD1\:BUART\:rx_state_0\\.main_5 (7.612:7.612:7.612))
    (INTERCONNECT MODIN5_1.q \\LCD1\:BUART\:rx_status_3\\.main_5 (7.612:7.612:7.612))
    (INTERCONNECT \\LCD1\:BUART\:sRX\:RxBitCounter\\.count_4 \\LCD1\:BUART\:rx_load_fifo\\.main_7 (2.806:2.806:2.806))
    (INTERCONNECT \\LCD1\:BUART\:sRX\:RxBitCounter\\.count_4 \\LCD1\:BUART\:rx_state_0\\.main_9 (2.806:2.806:2.806))
    (INTERCONNECT \\LCD1\:BUART\:sRX\:RxBitCounter\\.count_4 \\LCD1\:BUART\:rx_state_2\\.main_8 (2.802:2.802:2.802))
    (INTERCONNECT \\LCD1\:BUART\:sRX\:RxBitCounter\\.count_4 \\LCD1\:BUART\:rx_state_3\\.main_7 (2.806:2.806:2.806))
    (INTERCONNECT \\LCD1\:BUART\:sRX\:RxBitCounter\\.count_5 \\LCD1\:BUART\:rx_load_fifo\\.main_6 (2.794:2.794:2.794))
    (INTERCONNECT \\LCD1\:BUART\:sRX\:RxBitCounter\\.count_5 \\LCD1\:BUART\:rx_state_0\\.main_8 (2.794:2.794:2.794))
    (INTERCONNECT \\LCD1\:BUART\:sRX\:RxBitCounter\\.count_5 \\LCD1\:BUART\:rx_state_2\\.main_7 (2.797:2.797:2.797))
    (INTERCONNECT \\LCD1\:BUART\:sRX\:RxBitCounter\\.count_5 \\LCD1\:BUART\:rx_state_3\\.main_6 (2.794:2.794:2.794))
    (INTERCONNECT \\LCD1\:BUART\:sRX\:RxBitCounter\\.count_6 \\LCD1\:BUART\:rx_load_fifo\\.main_5 (2.610:2.610:2.610))
    (INTERCONNECT \\LCD1\:BUART\:sRX\:RxBitCounter\\.count_6 \\LCD1\:BUART\:rx_state_0\\.main_7 (2.610:2.610:2.610))
    (INTERCONNECT \\LCD1\:BUART\:sRX\:RxBitCounter\\.count_6 \\LCD1\:BUART\:rx_state_2\\.main_6 (2.619:2.619:2.619))
    (INTERCONNECT \\LCD1\:BUART\:sRX\:RxBitCounter\\.count_6 \\LCD1\:BUART\:rx_state_3\\.main_5 (2.610:2.610:2.610))
    (INTERCONNECT MODIN9_0.q MODIN9_0.main_2 (2.297:2.297:2.297))
    (INTERCONNECT MODIN9_0.q MODIN9_1.main_3 (2.297:2.297:2.297))
    (INTERCONNECT MODIN9_0.q \\Code_Bar\:BUART\:rx_postpoll\\.main_1 (2.297:2.297:2.297))
    (INTERCONNECT MODIN9_0.q \\Code_Bar\:BUART\:rx_state_0\\.main_6 (3.213:3.213:3.213))
    (INTERCONNECT MODIN9_0.q \\Code_Bar\:BUART\:rx_status_3\\.main_6 (3.213:3.213:3.213))
    (INTERCONNECT MODIN9_1.q MODIN9_1.main_2 (3.212:3.212:3.212))
    (INTERCONNECT MODIN9_1.q \\Code_Bar\:BUART\:rx_postpoll\\.main_0 (3.212:3.212:3.212))
    (INTERCONNECT MODIN9_1.q \\Code_Bar\:BUART\:rx_state_0\\.main_5 (4.531:4.531:4.531))
    (INTERCONNECT MODIN9_1.q \\Code_Bar\:BUART\:rx_status_3\\.main_5 (4.531:4.531:4.531))
    (INTERCONNECT Net_1750.q Tx_Tag\(0\).pin_input (6.248:6.248:6.248))
    (INTERCONNECT Rx_Tag\(0\).fb Rx_Tag\(0\)_SYNC.in (7.026:7.026:7.026))
    (INTERCONNECT Rx_Tag\(0\)_SYNC.out \\Tag\:BUART\:pollcount_0\\.main_3 (3.192:3.192:3.192))
    (INTERCONNECT Rx_Tag\(0\)_SYNC.out \\Tag\:BUART\:pollcount_1\\.main_4 (3.207:3.207:3.207))
    (INTERCONNECT Rx_Tag\(0\)_SYNC.out \\Tag\:BUART\:rx_last\\.main_0 (3.207:3.207:3.207))
    (INTERCONNECT Rx_Tag\(0\)_SYNC.out \\Tag\:BUART\:rx_postpoll\\.main_2 (3.192:3.192:3.192))
    (INTERCONNECT Rx_Tag\(0\)_SYNC.out \\Tag\:BUART\:rx_state_0\\.main_10 (4.099:4.099:4.099))
    (INTERCONNECT Rx_Tag\(0\)_SYNC.out \\Tag\:BUART\:rx_state_2\\.main_9 (4.099:4.099:4.099))
    (INTERCONNECT Rx_Tag\(0\)_SYNC.out \\Tag\:BUART\:rx_status_3\\.main_7 (3.192:3.192:3.192))
    (INTERCONNECT \\Tag\:BUART\:sRX\:RxSts\\.interrupt \\Tag\:RXInternalInterrupt\\.interrupt (5.031:5.031:5.031))
    (INTERCONNECT Net_1764.q Tx_Beagle\(0\).pin_input (8.223:8.223:8.223))
    (INTERCONNECT Rx_Beagle\(0\).fb Rx_Beagle\(0\)_SYNC.in (6.104:6.104:6.104))
    (INTERCONNECT Rx_Beagle\(0\)_SYNC.out MODIN17_0.main_3 (4.143:4.143:4.143))
    (INTERCONNECT Rx_Beagle\(0\)_SYNC.out MODIN17_1.main_4 (4.143:4.143:4.143))
    (INTERCONNECT Rx_Beagle\(0\)_SYNC.out \\Beagle\:BUART\:rx_last\\.main_0 (2.924:2.924:2.924))
    (INTERCONNECT Rx_Beagle\(0\)_SYNC.out \\Beagle\:BUART\:rx_postpoll\\.main_2 (2.905:2.905:2.905))
    (INTERCONNECT Rx_Beagle\(0\)_SYNC.out \\Beagle\:BUART\:rx_state_0\\.main_10 (4.118:4.118:4.118))
    (INTERCONNECT Rx_Beagle\(0\)_SYNC.out \\Beagle\:BUART\:rx_state_2\\.main_9 (4.118:4.118:4.118))
    (INTERCONNECT Rx_Beagle\(0\)_SYNC.out \\Beagle\:BUART\:rx_status_3\\.main_7 (4.147:4.147:4.147))
    (INTERCONNECT \\Beagle\:BUART\:sRX\:RxSts\\.interrupt \\Beagle\:RXInternalInterrupt\\.interrupt (7.721:7.721:7.721))
    (INTERCONNECT \\Waitable_4\:TimerHW\\.irq isr_4.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\Waitable_3\:TimerHW\\.irq isr_3.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\Waitable_2\:TimerHW\\.irq isr_2.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\Waitable_1\:TimerHW\\.irq isr_1.interrupt (1.000:1.000:1.000))
    (INTERCONNECT Net_1815.q Tx_LCD2\(0\).pin_input (5.849:5.849:5.849))
    (INTERCONNECT Rx_LCD2\(0\).fb Rx_LCD2\(0\)_SYNC.in (6.730:6.730:6.730))
    (INTERCONNECT Rx_LCD2\(0\)_SYNC.out MODIN13_0.main_3 (4.360:4.360:4.360))
    (INTERCONNECT Rx_LCD2\(0\)_SYNC.out MODIN13_1.main_4 (4.360:4.360:4.360))
    (INTERCONNECT Rx_LCD2\(0\)_SYNC.out \\LCD2\:BUART\:rx_last\\.main_0 (2.898:2.898:2.898))
    (INTERCONNECT Rx_LCD2\(0\)_SYNC.out \\LCD2\:BUART\:rx_postpoll\\.main_2 (4.360:4.360:4.360))
    (INTERCONNECT Rx_LCD2\(0\)_SYNC.out \\LCD2\:BUART\:rx_state_0\\.main_10 (3.893:3.893:3.893))
    (INTERCONNECT Rx_LCD2\(0\)_SYNC.out \\LCD2\:BUART\:rx_state_2\\.main_9 (3.893:3.893:3.893))
    (INTERCONNECT Rx_LCD2\(0\)_SYNC.out \\LCD2\:BUART\:rx_status_3\\.main_7 (4.471:4.471:4.471))
    (INTERCONNECT \\LCD2\:BUART\:sRX\:RxSts\\.interrupt \\LCD2\:RXInternalInterrupt\\.interrupt (9.232:9.232:9.232))
    (INTERCONNECT Net_1828.q Tx_LCD1\(0\).pin_input (6.612:6.612:6.612))
    (INTERCONNECT Rx_LCD1\(0\).fb Rx_LCD1\(0\)_SYNC.in (7.187:7.187:7.187))
    (INTERCONNECT Rx_LCD1\(0\)_SYNC.out MODIN5_0.main_3 (6.321:6.321:6.321))
    (INTERCONNECT Rx_LCD1\(0\)_SYNC.out MODIN5_1.main_4 (5.216:5.216:5.216))
    (INTERCONNECT Rx_LCD1\(0\)_SYNC.out \\LCD1\:BUART\:rx_last\\.main_0 (5.216:5.216:5.216))
    (INTERCONNECT Rx_LCD1\(0\)_SYNC.out \\LCD1\:BUART\:rx_postpoll\\.main_2 (4.372:4.372:4.372))
    (INTERCONNECT Rx_LCD1\(0\)_SYNC.out \\LCD1\:BUART\:rx_state_0\\.main_10 (5.459:5.459:5.459))
    (INTERCONNECT Rx_LCD1\(0\)_SYNC.out \\LCD1\:BUART\:rx_state_2\\.main_9 (5.441:5.441:5.441))
    (INTERCONNECT Rx_LCD1\(0\)_SYNC.out \\LCD1\:BUART\:rx_status_3\\.main_7 (5.459:5.459:5.459))
    (INTERCONNECT \\LCD1\:BUART\:sRX\:RxSts\\.interrupt \\LCD1\:RXInternalInterrupt\\.interrupt (8.142:8.142:8.142))
    (INTERCONNECT Net_1841.q Tx_PL\(0\).pin_input (5.834:5.834:5.834))
    (INTERCONNECT Rx_PL\(0\).fb Rx_PL\(0\)_SYNC.in (6.466:6.466:6.466))
    (INTERCONNECT Rx_PL\(0\)_SYNC.out MODIN9_0.main_3 (2.894:2.894:2.894))
    (INTERCONNECT Rx_PL\(0\)_SYNC.out MODIN9_1.main_4 (2.894:2.894:2.894))
    (INTERCONNECT Rx_PL\(0\)_SYNC.out \\Code_Bar\:BUART\:rx_last\\.main_0 (2.894:2.894:2.894))
    (INTERCONNECT Rx_PL\(0\)_SYNC.out \\Code_Bar\:BUART\:rx_postpoll\\.main_2 (2.894:2.894:2.894))
    (INTERCONNECT Rx_PL\(0\)_SYNC.out \\Code_Bar\:BUART\:rx_state_0\\.main_10 (3.808:3.808:3.808))
    (INTERCONNECT Rx_PL\(0\)_SYNC.out \\Code_Bar\:BUART\:rx_state_2\\.main_9 (5.455:5.455:5.455))
    (INTERCONNECT Rx_PL\(0\)_SYNC.out \\Code_Bar\:BUART\:rx_status_3\\.main_7 (3.808:3.808:3.808))
    (INTERCONNECT Net_1853.q Tx_TW\(0\).pin_input (6.634:6.634:6.634))
    (INTERCONNECT Rx_TW\(0\).fb Rx_TW\(0\)_SYNC.in (7.305:7.305:7.305))
    (INTERCONNECT Rx_TW\(0\)_SYNC.out MODIN1_0.main_3 (2.898:2.898:2.898))
    (INTERCONNECT Rx_TW\(0\)_SYNC.out MODIN1_1.main_4 (3.102:3.102:3.102))
    (INTERCONNECT Rx_TW\(0\)_SYNC.out \\Pump_AL\:BUART\:rx_last\\.main_0 (2.898:2.898:2.898))
    (INTERCONNECT Rx_TW\(0\)_SYNC.out \\Pump_AL\:BUART\:rx_postpoll\\.main_2 (3.102:3.102:3.102))
    (INTERCONNECT Rx_TW\(0\)_SYNC.out \\Pump_AL\:BUART\:rx_state_2\\.main_6 (3.115:3.115:3.115))
    (INTERCONNECT \\Pump_AL\:BUART\:sRX\:RxSts\\.interrupt \\Pump_AL\:RXInternalInterrupt\\.interrupt (7.911:7.911:7.911))
    (INTERCONNECT ClockBlock.dclk_glb_5 MODIN1_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 MODIN1_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\Pump_AL\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\Pump_AL\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\Pump_AL\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\Pump_AL\:BUART\:rx_parity_bit\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\Pump_AL\:BUART\:rx_parity_error_pre\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\Pump_AL\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\Pump_AL\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\Pump_AL\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\Pump_AL\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\Pump_AL\:BUART\:rx_status_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\Pump_AL\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\Pump_AL\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\Pump_AL\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\Pump_AL\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\Pump_AL\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\Pump_AL\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\Pump_AL\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\Pump_AL\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\Pump_AL\:BUART\:tx_ctrl_mark_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\Pump_AL\:BUART\:tx_parity_bit\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\Pump_AL\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\Pump_AL\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\Pump_AL\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\Pump_AL\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\Code_Bar\:BUART\:sRX\:RxSts\\.interrupt \\Code_Bar\:RXInternalInterrupt\\.interrupt (7.011:7.011:7.011))
    (INTERCONNECT SCL\(0\).pad_out SCL\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SDA\(0\).pad_out SDA\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_Beagle\(0\).pad_out Tx_Beagle\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_LCD1\(0\).pad_out Tx_LCD1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_LCD2\(0\).pad_out Tx_LCD2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_PL\(0\).pad_out Tx_PL\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_TW\(0\).pad_out Tx_TW\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_Tag\(0\).pad_out Tx_Tag\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\Beagle\:BUART\:counter_load_not\\.q \\Beagle\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (2.913:2.913:2.913))
    (INTERCONNECT \\Beagle\:BUART\:rx_bitclk_enable\\.q \\Beagle\:BUART\:rx_load_fifo\\.main_2 (4.460:4.460:4.460))
    (INTERCONNECT \\Beagle\:BUART\:rx_bitclk_enable\\.q \\Beagle\:BUART\:rx_state_0\\.main_2 (3.496:3.496:3.496))
    (INTERCONNECT \\Beagle\:BUART\:rx_bitclk_enable\\.q \\Beagle\:BUART\:rx_state_2\\.main_2 (3.496:3.496:3.496))
    (INTERCONNECT \\Beagle\:BUART\:rx_bitclk_enable\\.q \\Beagle\:BUART\:rx_state_3\\.main_2 (3.496:3.496:3.496))
    (INTERCONNECT \\Beagle\:BUART\:rx_bitclk_enable\\.q \\Beagle\:BUART\:rx_status_3\\.main_2 (4.460:4.460:4.460))
    (INTERCONNECT \\Beagle\:BUART\:rx_bitclk_enable\\.q \\Beagle\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (4.407:4.407:4.407))
    (INTERCONNECT \\Beagle\:BUART\:sRX\:RxBitCounter\\.count_0 \\Beagle\:BUART\:rx_bitclk_enable\\.main_2 (2.325:2.325:2.325))
    (INTERCONNECT \\Beagle\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN17_0.main_1 (2.325:2.325:2.325))
    (INTERCONNECT \\Beagle\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN17_1.main_1 (2.325:2.325:2.325))
    (INTERCONNECT \\Beagle\:BUART\:sRX\:RxBitCounter\\.count_1 \\Beagle\:BUART\:rx_bitclk_enable\\.main_1 (2.325:2.325:2.325))
    (INTERCONNECT \\Beagle\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN17_0.main_0 (2.307:2.307:2.307))
    (INTERCONNECT \\Beagle\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN17_1.main_0 (2.307:2.307:2.307))
    (INTERCONNECT \\Beagle\:BUART\:sRX\:RxBitCounter\\.count_2 \\Beagle\:BUART\:rx_bitclk_enable\\.main_0 (2.307:2.307:2.307))
    (INTERCONNECT \\Beagle\:BUART\:rx_counter_load\\.q \\Beagle\:BUART\:sRX\:RxBitCounter\\.load (2.311:2.311:2.311))
    (INTERCONNECT \\Beagle\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\Beagle\:BUART\:rx_status_4\\.main_1 (4.919:4.919:4.919))
    (INTERCONNECT \\Beagle\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\Beagle\:BUART\:rx_status_5\\.main_0 (3.680:3.680:3.680))
    (INTERCONNECT \\Beagle\:BUART\:rx_last\\.q \\Beagle\:BUART\:rx_state_2\\.main_5 (4.387:4.387:4.387))
    (INTERCONNECT \\Beagle\:BUART\:rx_load_fifo\\.q \\Beagle\:BUART\:rx_status_4\\.main_0 (6.679:6.679:6.679))
    (INTERCONNECT \\Beagle\:BUART\:rx_load_fifo\\.q \\Beagle\:BUART\:sRX\:RxShifter\:u0\\.f0_load (5.972:5.972:5.972))
    (INTERCONNECT \\Beagle\:BUART\:rx_postpoll\\.q \\Beagle\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.306:2.306:2.306))
    (INTERCONNECT \\Beagle\:BUART\:rx_state_0\\.q \\Beagle\:BUART\:rx_counter_load\\.main_1 (3.592:3.592:3.592))
    (INTERCONNECT \\Beagle\:BUART\:rx_state_0\\.q \\Beagle\:BUART\:rx_load_fifo\\.main_1 (3.592:3.592:3.592))
    (INTERCONNECT \\Beagle\:BUART\:rx_state_0\\.q \\Beagle\:BUART\:rx_state_0\\.main_1 (4.170:4.170:4.170))
    (INTERCONNECT \\Beagle\:BUART\:rx_state_0\\.q \\Beagle\:BUART\:rx_state_2\\.main_1 (4.170:4.170:4.170))
    (INTERCONNECT \\Beagle\:BUART\:rx_state_0\\.q \\Beagle\:BUART\:rx_state_3\\.main_1 (4.170:4.170:4.170))
    (INTERCONNECT \\Beagle\:BUART\:rx_state_0\\.q \\Beagle\:BUART\:rx_state_stop1_reg\\.main_1 (3.592:3.592:3.592))
    (INTERCONNECT \\Beagle\:BUART\:rx_state_0\\.q \\Beagle\:BUART\:rx_status_3\\.main_1 (3.592:3.592:3.592))
    (INTERCONNECT \\Beagle\:BUART\:rx_state_0\\.q \\Beagle\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (5.544:5.544:5.544))
    (INTERCONNECT \\Beagle\:BUART\:rx_state_2\\.q \\Beagle\:BUART\:rx_counter_load\\.main_3 (2.769:2.769:2.769))
    (INTERCONNECT \\Beagle\:BUART\:rx_state_2\\.q \\Beagle\:BUART\:rx_load_fifo\\.main_4 (2.769:2.769:2.769))
    (INTERCONNECT \\Beagle\:BUART\:rx_state_2\\.q \\Beagle\:BUART\:rx_state_0\\.main_4 (2.775:2.775:2.775))
    (INTERCONNECT \\Beagle\:BUART\:rx_state_2\\.q \\Beagle\:BUART\:rx_state_2\\.main_4 (2.775:2.775:2.775))
    (INTERCONNECT \\Beagle\:BUART\:rx_state_2\\.q \\Beagle\:BUART\:rx_state_3\\.main_4 (2.775:2.775:2.775))
    (INTERCONNECT \\Beagle\:BUART\:rx_state_2\\.q \\Beagle\:BUART\:rx_state_stop1_reg\\.main_3 (2.769:2.769:2.769))
    (INTERCONNECT \\Beagle\:BUART\:rx_state_2\\.q \\Beagle\:BUART\:rx_status_3\\.main_4 (2.769:2.769:2.769))
    (INTERCONNECT \\Beagle\:BUART\:rx_state_3\\.q \\Beagle\:BUART\:rx_counter_load\\.main_2 (2.775:2.775:2.775))
    (INTERCONNECT \\Beagle\:BUART\:rx_state_3\\.q \\Beagle\:BUART\:rx_load_fifo\\.main_3 (2.775:2.775:2.775))
    (INTERCONNECT \\Beagle\:BUART\:rx_state_3\\.q \\Beagle\:BUART\:rx_state_0\\.main_3 (2.794:2.794:2.794))
    (INTERCONNECT \\Beagle\:BUART\:rx_state_3\\.q \\Beagle\:BUART\:rx_state_2\\.main_3 (2.794:2.794:2.794))
    (INTERCONNECT \\Beagle\:BUART\:rx_state_3\\.q \\Beagle\:BUART\:rx_state_3\\.main_3 (2.794:2.794:2.794))
    (INTERCONNECT \\Beagle\:BUART\:rx_state_3\\.q \\Beagle\:BUART\:rx_state_stop1_reg\\.main_2 (2.775:2.775:2.775))
    (INTERCONNECT \\Beagle\:BUART\:rx_state_3\\.q \\Beagle\:BUART\:rx_status_3\\.main_3 (2.775:2.775:2.775))
    (INTERCONNECT \\Beagle\:BUART\:rx_state_stop1_reg\\.q \\Beagle\:BUART\:rx_status_5\\.main_1 (4.427:4.427:4.427))
    (INTERCONNECT \\Beagle\:BUART\:rx_status_3\\.q \\Beagle\:BUART\:sRX\:RxSts\\.status_3 (6.765:6.765:6.765))
    (INTERCONNECT \\Beagle\:BUART\:rx_status_4\\.q \\Beagle\:BUART\:sRX\:RxSts\\.status_4 (2.891:2.891:2.891))
    (INTERCONNECT \\Beagle\:BUART\:rx_status_5\\.q \\Beagle\:BUART\:sRX\:RxSts\\.status_5 (2.902:2.902:2.902))
    (INTERCONNECT \\Beagle\:BUART\:tx_bitclk\\.q \\Beagle\:BUART\:counter_load_not\\.main_3 (3.245:3.245:3.245))
    (INTERCONNECT \\Beagle\:BUART\:tx_bitclk\\.q \\Beagle\:BUART\:tx_state_0\\.main_4 (3.228:3.228:3.228))
    (INTERCONNECT \\Beagle\:BUART\:tx_bitclk\\.q \\Beagle\:BUART\:tx_state_1\\.main_3 (3.228:3.228:3.228))
    (INTERCONNECT \\Beagle\:BUART\:tx_bitclk\\.q \\Beagle\:BUART\:tx_state_2\\.main_3 (3.228:3.228:3.228))
    (INTERCONNECT \\Beagle\:BUART\:tx_bitclk\\.q \\Beagle\:BUART\:tx_status_0\\.main_4 (4.005:4.005:4.005))
    (INTERCONNECT \\Beagle\:BUART\:tx_bitclk\\.q \\Beagle\:BUART\:txn\\.main_5 (4.005:4.005:4.005))
    (INTERCONNECT \\Beagle\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl0_comb \\Beagle\:BUART\:tx_bitclk\\.main_0 (2.317:2.317:2.317))
    (INTERCONNECT \\Beagle\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl0_comb \\Beagle\:BUART\:tx_bitclk_enable_pre\\.main_0 (2.317:2.317:2.317))
    (INTERCONNECT \\Beagle\:BUART\:tx_bitclk_enable_pre\\.q \\Beagle\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (3.673:3.673:3.673))
    (INTERCONNECT \\Beagle\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl1_comb \\Beagle\:BUART\:tx_state_1\\.main_4 (2.901:2.901:2.901))
    (INTERCONNECT \\Beagle\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl1_comb \\Beagle\:BUART\:tx_state_2\\.main_4 (2.901:2.901:2.901))
    (INTERCONNECT \\Beagle\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl1_comb \\Beagle\:BUART\:txn\\.main_6 (3.661:3.661:3.661))
    (INTERCONNECT \\Beagle\:BUART\:tx_ctrl_mark_last\\.q \\Beagle\:BUART\:rx_counter_load\\.main_0 (3.588:3.588:3.588))
    (INTERCONNECT \\Beagle\:BUART\:tx_ctrl_mark_last\\.q \\Beagle\:BUART\:rx_load_fifo\\.main_0 (3.588:3.588:3.588))
    (INTERCONNECT \\Beagle\:BUART\:tx_ctrl_mark_last\\.q \\Beagle\:BUART\:rx_state_0\\.main_0 (4.167:4.167:4.167))
    (INTERCONNECT \\Beagle\:BUART\:tx_ctrl_mark_last\\.q \\Beagle\:BUART\:rx_state_2\\.main_0 (4.167:4.167:4.167))
    (INTERCONNECT \\Beagle\:BUART\:tx_ctrl_mark_last\\.q \\Beagle\:BUART\:rx_state_3\\.main_0 (4.167:4.167:4.167))
    (INTERCONNECT \\Beagle\:BUART\:tx_ctrl_mark_last\\.q \\Beagle\:BUART\:rx_state_stop1_reg\\.main_0 (3.588:3.588:3.588))
    (INTERCONNECT \\Beagle\:BUART\:tx_ctrl_mark_last\\.q \\Beagle\:BUART\:rx_status_3\\.main_0 (3.588:3.588:3.588))
    (INTERCONNECT \\Beagle\:BUART\:tx_ctrl_mark_last\\.q \\Beagle\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (5.077:5.077:5.077))
    (INTERCONNECT \\Beagle\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\Beagle\:BUART\:sTX\:TxSts\\.status_1 (8.762:8.762:8.762))
    (INTERCONNECT \\Beagle\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\Beagle\:BUART\:tx_state_0\\.main_2 (7.707:7.707:7.707))
    (INTERCONNECT \\Beagle\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\Beagle\:BUART\:tx_status_0\\.main_2 (8.208:8.208:8.208))
    (INTERCONNECT \\Beagle\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\Beagle\:BUART\:sTX\:TxSts\\.status_3 (6.045:6.045:6.045))
    (INTERCONNECT \\Beagle\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\Beagle\:BUART\:tx_status_2\\.main_0 (3.745:3.745:3.745))
    (INTERCONNECT \\Beagle\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\Beagle\:BUART\:txn\\.main_3 (2.313:2.313:2.313))
    (INTERCONNECT \\Beagle\:BUART\:tx_state_0\\.q \\Beagle\:BUART\:counter_load_not\\.main_1 (4.369:4.369:4.369))
    (INTERCONNECT \\Beagle\:BUART\:tx_state_0\\.q \\Beagle\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (6.205:6.205:6.205))
    (INTERCONNECT \\Beagle\:BUART\:tx_state_0\\.q \\Beagle\:BUART\:tx_state_0\\.main_1 (2.231:2.231:2.231))
    (INTERCONNECT \\Beagle\:BUART\:tx_state_0\\.q \\Beagle\:BUART\:tx_state_1\\.main_1 (2.231:2.231:2.231))
    (INTERCONNECT \\Beagle\:BUART\:tx_state_0\\.q \\Beagle\:BUART\:tx_state_2\\.main_1 (2.231:2.231:2.231))
    (INTERCONNECT \\Beagle\:BUART\:tx_state_0\\.q \\Beagle\:BUART\:tx_status_0\\.main_1 (6.199:6.199:6.199))
    (INTERCONNECT \\Beagle\:BUART\:tx_state_0\\.q \\Beagle\:BUART\:txn\\.main_2 (6.199:6.199:6.199))
    (INTERCONNECT \\Beagle\:BUART\:tx_state_1\\.q \\Beagle\:BUART\:counter_load_not\\.main_0 (4.860:4.860:4.860))
    (INTERCONNECT \\Beagle\:BUART\:tx_state_1\\.q \\Beagle\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (8.356:8.356:8.356))
    (INTERCONNECT \\Beagle\:BUART\:tx_state_1\\.q \\Beagle\:BUART\:tx_state_0\\.main_0 (2.255:2.255:2.255))
    (INTERCONNECT \\Beagle\:BUART\:tx_state_1\\.q \\Beagle\:BUART\:tx_state_1\\.main_0 (2.255:2.255:2.255))
    (INTERCONNECT \\Beagle\:BUART\:tx_state_1\\.q \\Beagle\:BUART\:tx_state_2\\.main_0 (2.255:2.255:2.255))
    (INTERCONNECT \\Beagle\:BUART\:tx_state_1\\.q \\Beagle\:BUART\:tx_status_0\\.main_0 (7.804:7.804:7.804))
    (INTERCONNECT \\Beagle\:BUART\:tx_state_1\\.q \\Beagle\:BUART\:txn\\.main_1 (7.804:7.804:7.804))
    (INTERCONNECT \\Beagle\:BUART\:tx_state_2\\.q \\Beagle\:BUART\:counter_load_not\\.main_2 (4.478:4.478:4.478))
    (INTERCONNECT \\Beagle\:BUART\:tx_state_2\\.q \\Beagle\:BUART\:tx_state_0\\.main_3 (2.229:2.229:2.229))
    (INTERCONNECT \\Beagle\:BUART\:tx_state_2\\.q \\Beagle\:BUART\:tx_state_1\\.main_2 (2.229:2.229:2.229))
    (INTERCONNECT \\Beagle\:BUART\:tx_state_2\\.q \\Beagle\:BUART\:tx_state_2\\.main_2 (2.229:2.229:2.229))
    (INTERCONNECT \\Beagle\:BUART\:tx_state_2\\.q \\Beagle\:BUART\:tx_status_0\\.main_3 (5.832:5.832:5.832))
    (INTERCONNECT \\Beagle\:BUART\:tx_state_2\\.q \\Beagle\:BUART\:txn\\.main_4 (5.832:5.832:5.832))
    (INTERCONNECT \\Beagle\:BUART\:tx_status_0\\.q \\Beagle\:BUART\:sTX\:TxSts\\.status_0 (2.307:2.307:2.307))
    (INTERCONNECT \\Beagle\:BUART\:tx_status_2\\.q \\Beagle\:BUART\:sTX\:TxSts\\.status_2 (2.315:2.315:2.315))
    (INTERCONNECT \\Beagle\:BUART\:txn\\.q Net_1764.main_0 (2.290:2.290:2.290))
    (INTERCONNECT \\Beagle\:BUART\:txn\\.q \\Beagle\:BUART\:txn\\.main_0 (2.290:2.290:2.290))
    (INTERCONNECT ClockBlock.dclk_glb_0 MODIN17_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 MODIN17_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Beagle\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Beagle\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Beagle\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Beagle\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Beagle\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Beagle\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Beagle\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Beagle\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Beagle\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Beagle\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Beagle\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Beagle\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Beagle\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Beagle\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Beagle\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Beagle\:BUART\:tx_ctrl_mark_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Beagle\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Beagle\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Beagle\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Beagle\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\Code_Bar\:BUART\:counter_load_not\\.q \\Code_Bar\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (2.324:2.324:2.324))
    (INTERCONNECT \\Code_Bar\:BUART\:rx_bitclk_enable\\.q \\Code_Bar\:BUART\:rx_load_fifo\\.main_2 (3.230:3.230:3.230))
    (INTERCONNECT \\Code_Bar\:BUART\:rx_bitclk_enable\\.q \\Code_Bar\:BUART\:rx_state_0\\.main_2 (3.235:3.235:3.235))
    (INTERCONNECT \\Code_Bar\:BUART\:rx_bitclk_enable\\.q \\Code_Bar\:BUART\:rx_state_2\\.main_2 (3.230:3.230:3.230))
    (INTERCONNECT \\Code_Bar\:BUART\:rx_bitclk_enable\\.q \\Code_Bar\:BUART\:rx_state_3\\.main_2 (3.230:3.230:3.230))
    (INTERCONNECT \\Code_Bar\:BUART\:rx_bitclk_enable\\.q \\Code_Bar\:BUART\:rx_status_3\\.main_2 (3.235:3.235:3.235))
    (INTERCONNECT \\Code_Bar\:BUART\:rx_bitclk_enable\\.q \\Code_Bar\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (4.151:4.151:4.151))
    (INTERCONNECT \\Code_Bar\:BUART\:sRX\:RxBitCounter\\.count_0 \\Code_Bar\:BUART\:rx_bitclk_enable\\.main_2 (2.916:2.916:2.916))
    (INTERCONNECT \\Code_Bar\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN9_0.main_1 (7.627:7.627:7.627))
    (INTERCONNECT \\Code_Bar\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN9_1.main_1 (7.627:7.627:7.627))
    (INTERCONNECT \\Code_Bar\:BUART\:sRX\:RxBitCounter\\.count_1 \\Code_Bar\:BUART\:rx_bitclk_enable\\.main_1 (5.965:5.965:5.965))
    (INTERCONNECT \\Code_Bar\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN9_0.main_0 (4.587:4.587:4.587))
    (INTERCONNECT \\Code_Bar\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN9_1.main_0 (4.587:4.587:4.587))
    (INTERCONNECT \\Code_Bar\:BUART\:sRX\:RxBitCounter\\.count_2 \\Code_Bar\:BUART\:rx_bitclk_enable\\.main_0 (2.922:2.922:2.922))
    (INTERCONNECT \\Code_Bar\:BUART\:rx_counter_load\\.q \\Code_Bar\:BUART\:sRX\:RxBitCounter\\.load (3.682:3.682:3.682))
    (INTERCONNECT \\Code_Bar\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\Code_Bar\:BUART\:rx_status_4\\.main_1 (2.300:2.300:2.300))
    (INTERCONNECT \\Code_Bar\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\Code_Bar\:BUART\:rx_status_5\\.main_0 (2.313:2.313:2.313))
    (INTERCONNECT \\Code_Bar\:BUART\:rx_last\\.q \\Code_Bar\:BUART\:rx_state_2\\.main_5 (4.404:4.404:4.404))
    (INTERCONNECT \\Code_Bar\:BUART\:rx_load_fifo\\.q \\Code_Bar\:BUART\:rx_status_4\\.main_0 (5.527:5.527:5.527))
    (INTERCONNECT \\Code_Bar\:BUART\:rx_load_fifo\\.q \\Code_Bar\:BUART\:sRX\:RxShifter\:u0\\.f0_load (6.888:6.888:6.888))
    (INTERCONNECT \\Code_Bar\:BUART\:rx_postpoll\\.q \\Code_Bar\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.292:2.292:2.292))
    (INTERCONNECT \\Code_Bar\:BUART\:rx_state_0\\.q \\Code_Bar\:BUART\:rx_counter_load\\.main_1 (2.643:2.643:2.643))
    (INTERCONNECT \\Code_Bar\:BUART\:rx_state_0\\.q \\Code_Bar\:BUART\:rx_load_fifo\\.main_1 (4.293:4.293:4.293))
    (INTERCONNECT \\Code_Bar\:BUART\:rx_state_0\\.q \\Code_Bar\:BUART\:rx_state_0\\.main_1 (2.643:2.643:2.643))
    (INTERCONNECT \\Code_Bar\:BUART\:rx_state_0\\.q \\Code_Bar\:BUART\:rx_state_2\\.main_1 (4.293:4.293:4.293))
    (INTERCONNECT \\Code_Bar\:BUART\:rx_state_0\\.q \\Code_Bar\:BUART\:rx_state_3\\.main_1 (4.293:4.293:4.293))
    (INTERCONNECT \\Code_Bar\:BUART\:rx_state_0\\.q \\Code_Bar\:BUART\:rx_state_stop1_reg\\.main_1 (2.643:2.643:2.643))
    (INTERCONNECT \\Code_Bar\:BUART\:rx_state_0\\.q \\Code_Bar\:BUART\:rx_status_3\\.main_1 (2.643:2.643:2.643))
    (INTERCONNECT \\Code_Bar\:BUART\:rx_state_0\\.q \\Code_Bar\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (3.389:3.389:3.389))
    (INTERCONNECT \\Code_Bar\:BUART\:rx_state_2\\.q \\Code_Bar\:BUART\:rx_counter_load\\.main_3 (4.147:4.147:4.147))
    (INTERCONNECT \\Code_Bar\:BUART\:rx_state_2\\.q \\Code_Bar\:BUART\:rx_load_fifo\\.main_4 (2.644:2.644:2.644))
    (INTERCONNECT \\Code_Bar\:BUART\:rx_state_2\\.q \\Code_Bar\:BUART\:rx_state_0\\.main_4 (4.147:4.147:4.147))
    (INTERCONNECT \\Code_Bar\:BUART\:rx_state_2\\.q \\Code_Bar\:BUART\:rx_state_2\\.main_4 (2.644:2.644:2.644))
    (INTERCONNECT \\Code_Bar\:BUART\:rx_state_2\\.q \\Code_Bar\:BUART\:rx_state_3\\.main_4 (2.644:2.644:2.644))
    (INTERCONNECT \\Code_Bar\:BUART\:rx_state_2\\.q \\Code_Bar\:BUART\:rx_state_stop1_reg\\.main_3 (4.147:4.147:4.147))
    (INTERCONNECT \\Code_Bar\:BUART\:rx_state_2\\.q \\Code_Bar\:BUART\:rx_status_3\\.main_4 (4.147:4.147:4.147))
    (INTERCONNECT \\Code_Bar\:BUART\:rx_state_3\\.q \\Code_Bar\:BUART\:rx_counter_load\\.main_2 (3.972:3.972:3.972))
    (INTERCONNECT \\Code_Bar\:BUART\:rx_state_3\\.q \\Code_Bar\:BUART\:rx_load_fifo\\.main_3 (2.311:2.311:2.311))
    (INTERCONNECT \\Code_Bar\:BUART\:rx_state_3\\.q \\Code_Bar\:BUART\:rx_state_0\\.main_3 (3.972:3.972:3.972))
    (INTERCONNECT \\Code_Bar\:BUART\:rx_state_3\\.q \\Code_Bar\:BUART\:rx_state_2\\.main_3 (2.311:2.311:2.311))
    (INTERCONNECT \\Code_Bar\:BUART\:rx_state_3\\.q \\Code_Bar\:BUART\:rx_state_3\\.main_3 (2.311:2.311:2.311))
    (INTERCONNECT \\Code_Bar\:BUART\:rx_state_3\\.q \\Code_Bar\:BUART\:rx_state_stop1_reg\\.main_2 (3.972:3.972:3.972))
    (INTERCONNECT \\Code_Bar\:BUART\:rx_state_3\\.q \\Code_Bar\:BUART\:rx_status_3\\.main_3 (3.972:3.972:3.972))
    (INTERCONNECT \\Code_Bar\:BUART\:rx_state_stop1_reg\\.q \\Code_Bar\:BUART\:rx_status_5\\.main_1 (2.926:2.926:2.926))
    (INTERCONNECT \\Code_Bar\:BUART\:rx_status_3\\.q \\Code_Bar\:BUART\:sRX\:RxSts\\.status_3 (5.468:5.468:5.468))
    (INTERCONNECT \\Code_Bar\:BUART\:rx_status_4\\.q \\Code_Bar\:BUART\:sRX\:RxSts\\.status_4 (4.171:4.171:4.171))
    (INTERCONNECT \\Code_Bar\:BUART\:rx_status_5\\.q \\Code_Bar\:BUART\:sRX\:RxSts\\.status_5 (2.308:2.308:2.308))
    (INTERCONNECT \\Code_Bar\:BUART\:tx_bitclk\\.q \\Code_Bar\:BUART\:counter_load_not\\.main_3 (3.531:3.531:3.531))
    (INTERCONNECT \\Code_Bar\:BUART\:tx_bitclk\\.q \\Code_Bar\:BUART\:tx_state_0\\.main_4 (2.604:2.604:2.604))
    (INTERCONNECT \\Code_Bar\:BUART\:tx_bitclk\\.q \\Code_Bar\:BUART\:tx_state_1\\.main_3 (2.604:2.604:2.604))
    (INTERCONNECT \\Code_Bar\:BUART\:tx_bitclk\\.q \\Code_Bar\:BUART\:tx_state_2\\.main_3 (2.610:2.610:2.610))
    (INTERCONNECT \\Code_Bar\:BUART\:tx_bitclk\\.q \\Code_Bar\:BUART\:tx_status_0\\.main_4 (2.604:2.604:2.604))
    (INTERCONNECT \\Code_Bar\:BUART\:tx_bitclk\\.q \\Code_Bar\:BUART\:txn\\.main_5 (2.610:2.610:2.610))
    (INTERCONNECT \\Code_Bar\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl0_comb \\Code_Bar\:BUART\:tx_bitclk\\.main_0 (2.902:2.902:2.902))
    (INTERCONNECT \\Code_Bar\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl0_comb \\Code_Bar\:BUART\:tx_bitclk_enable_pre\\.main_0 (3.823:3.823:3.823))
    (INTERCONNECT \\Code_Bar\:BUART\:tx_bitclk_enable_pre\\.q \\Code_Bar\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (2.907:2.907:2.907))
    (INTERCONNECT \\Code_Bar\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl1_comb \\Code_Bar\:BUART\:tx_state_1\\.main_4 (3.052:3.052:3.052))
    (INTERCONNECT \\Code_Bar\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl1_comb \\Code_Bar\:BUART\:tx_state_2\\.main_4 (3.074:3.074:3.074))
    (INTERCONNECT \\Code_Bar\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl1_comb \\Code_Bar\:BUART\:txn\\.main_6 (3.074:3.074:3.074))
    (INTERCONNECT \\Code_Bar\:BUART\:tx_ctrl_mark_last\\.q \\Code_Bar\:BUART\:rx_counter_load\\.main_0 (2.923:2.923:2.923))
    (INTERCONNECT \\Code_Bar\:BUART\:tx_ctrl_mark_last\\.q \\Code_Bar\:BUART\:rx_load_fifo\\.main_0 (2.907:2.907:2.907))
    (INTERCONNECT \\Code_Bar\:BUART\:tx_ctrl_mark_last\\.q \\Code_Bar\:BUART\:rx_state_0\\.main_0 (2.923:2.923:2.923))
    (INTERCONNECT \\Code_Bar\:BUART\:tx_ctrl_mark_last\\.q \\Code_Bar\:BUART\:rx_state_2\\.main_0 (2.907:2.907:2.907))
    (INTERCONNECT \\Code_Bar\:BUART\:tx_ctrl_mark_last\\.q \\Code_Bar\:BUART\:rx_state_3\\.main_0 (2.907:2.907:2.907))
    (INTERCONNECT \\Code_Bar\:BUART\:tx_ctrl_mark_last\\.q \\Code_Bar\:BUART\:rx_state_stop1_reg\\.main_0 (2.923:2.923:2.923))
    (INTERCONNECT \\Code_Bar\:BUART\:tx_ctrl_mark_last\\.q \\Code_Bar\:BUART\:rx_status_3\\.main_0 (2.923:2.923:2.923))
    (INTERCONNECT \\Code_Bar\:BUART\:tx_ctrl_mark_last\\.q \\Code_Bar\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (6.161:6.161:6.161))
    (INTERCONNECT \\Code_Bar\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\Code_Bar\:BUART\:sTX\:TxSts\\.status_1 (4.590:4.590:4.590))
    (INTERCONNECT \\Code_Bar\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\Code_Bar\:BUART\:tx_state_0\\.main_2 (3.244:3.244:3.244))
    (INTERCONNECT \\Code_Bar\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\Code_Bar\:BUART\:tx_status_0\\.main_2 (3.244:3.244:3.244))
    (INTERCONNECT \\Code_Bar\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\Code_Bar\:BUART\:sTX\:TxSts\\.status_3 (5.849:5.849:5.849))
    (INTERCONNECT \\Code_Bar\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\Code_Bar\:BUART\:tx_status_2\\.main_0 (6.993:6.993:6.993))
    (INTERCONNECT \\Code_Bar\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\Code_Bar\:BUART\:txn\\.main_3 (2.292:2.292:2.292))
    (INTERCONNECT \\Code_Bar\:BUART\:tx_state_0\\.q \\Code_Bar\:BUART\:counter_load_not\\.main_1 (4.447:4.447:4.447))
    (INTERCONNECT \\Code_Bar\:BUART\:tx_state_0\\.q \\Code_Bar\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (4.506:4.506:4.506))
    (INTERCONNECT \\Code_Bar\:BUART\:tx_state_0\\.q \\Code_Bar\:BUART\:tx_state_0\\.main_1 (3.928:3.928:3.928))
    (INTERCONNECT \\Code_Bar\:BUART\:tx_state_0\\.q \\Code_Bar\:BUART\:tx_state_1\\.main_1 (3.928:3.928:3.928))
    (INTERCONNECT \\Code_Bar\:BUART\:tx_state_0\\.q \\Code_Bar\:BUART\:tx_state_2\\.main_1 (3.517:3.517:3.517))
    (INTERCONNECT \\Code_Bar\:BUART\:tx_state_0\\.q \\Code_Bar\:BUART\:tx_status_0\\.main_1 (3.928:3.928:3.928))
    (INTERCONNECT \\Code_Bar\:BUART\:tx_state_0\\.q \\Code_Bar\:BUART\:txn\\.main_2 (3.517:3.517:3.517))
    (INTERCONNECT \\Code_Bar\:BUART\:tx_state_1\\.q \\Code_Bar\:BUART\:counter_load_not\\.main_0 (3.801:3.801:3.801))
    (INTERCONNECT \\Code_Bar\:BUART\:tx_state_1\\.q \\Code_Bar\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (2.886:2.886:2.886))
    (INTERCONNECT \\Code_Bar\:BUART\:tx_state_1\\.q \\Code_Bar\:BUART\:tx_state_0\\.main_0 (2.873:2.873:2.873))
    (INTERCONNECT \\Code_Bar\:BUART\:tx_state_1\\.q \\Code_Bar\:BUART\:tx_state_1\\.main_0 (2.873:2.873:2.873))
    (INTERCONNECT \\Code_Bar\:BUART\:tx_state_1\\.q \\Code_Bar\:BUART\:tx_state_2\\.main_0 (2.884:2.884:2.884))
    (INTERCONNECT \\Code_Bar\:BUART\:tx_state_1\\.q \\Code_Bar\:BUART\:tx_status_0\\.main_0 (2.873:2.873:2.873))
    (INTERCONNECT \\Code_Bar\:BUART\:tx_state_1\\.q \\Code_Bar\:BUART\:txn\\.main_1 (2.884:2.884:2.884))
    (INTERCONNECT \\Code_Bar\:BUART\:tx_state_2\\.q \\Code_Bar\:BUART\:counter_load_not\\.main_2 (3.732:3.732:3.732))
    (INTERCONNECT \\Code_Bar\:BUART\:tx_state_2\\.q \\Code_Bar\:BUART\:tx_state_0\\.main_3 (2.807:2.807:2.807))
    (INTERCONNECT \\Code_Bar\:BUART\:tx_state_2\\.q \\Code_Bar\:BUART\:tx_state_1\\.main_2 (2.807:2.807:2.807))
    (INTERCONNECT \\Code_Bar\:BUART\:tx_state_2\\.q \\Code_Bar\:BUART\:tx_state_2\\.main_2 (2.795:2.795:2.795))
    (INTERCONNECT \\Code_Bar\:BUART\:tx_state_2\\.q \\Code_Bar\:BUART\:tx_status_0\\.main_3 (2.807:2.807:2.807))
    (INTERCONNECT \\Code_Bar\:BUART\:tx_state_2\\.q \\Code_Bar\:BUART\:txn\\.main_4 (2.795:2.795:2.795))
    (INTERCONNECT \\Code_Bar\:BUART\:tx_status_0\\.q \\Code_Bar\:BUART\:sTX\:TxSts\\.status_0 (2.931:2.931:2.931))
    (INTERCONNECT \\Code_Bar\:BUART\:tx_status_2\\.q \\Code_Bar\:BUART\:sTX\:TxSts\\.status_2 (6.896:6.896:6.896))
    (INTERCONNECT \\Code_Bar\:BUART\:txn\\.q Net_1841.main_0 (4.534:4.534:4.534))
    (INTERCONNECT \\Code_Bar\:BUART\:txn\\.q \\Code_Bar\:BUART\:txn\\.main_0 (3.197:3.197:3.197))
    (INTERCONNECT ClockBlock.dclk_glb_4 MODIN9_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 MODIN9_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\Code_Bar\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\Code_Bar\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\Code_Bar\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\Code_Bar\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\Code_Bar\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\Code_Bar\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\Code_Bar\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\Code_Bar\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\Code_Bar\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\Code_Bar\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\Code_Bar\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\Code_Bar\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\Code_Bar\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\Code_Bar\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\Code_Bar\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\Code_Bar\:BUART\:tx_ctrl_mark_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\Code_Bar\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\Code_Bar\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\Code_Bar\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\Code_Bar\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT SCL\(0\).fb SCL\(0\)_SYNC.in (9.534:9.534:9.534))
    (INTERCONNECT SCL\(0\).fb \\I2C_1\:I2C_FF\\.scl_in (6.421:6.421:6.421))
    (INTERCONNECT SDA\(0\).fb SDA\(0\)_SYNC.in (6.822:6.822:6.822))
    (INTERCONNECT SDA\(0\).fb \\I2C_1\:I2C_FF\\.sda_in (6.054:6.054:6.054))
    (INTERCONNECT \\I2C_1\:I2C_FF\\.scl_out SCL\(0\).pin_input (2.900:2.900:2.900))
    (INTERCONNECT \\I2C_1\:I2C_FF\\.interrupt \\I2C_1\:I2C_IRQ\\.interrupt (8.364:8.364:8.364))
    (INTERCONNECT \\I2C_1\:I2C_FF\\.sda_out SDA\(0\).pin_input (2.901:2.901:2.901))
    (INTERCONNECT \\LCD1\:BUART\:counter_load_not\\.q \\LCD1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (6.256:6.256:6.256))
    (INTERCONNECT \\LCD1\:BUART\:rx_bitclk_enable\\.q \\LCD1\:BUART\:rx_load_fifo\\.main_2 (6.956:6.956:6.956))
    (INTERCONNECT \\LCD1\:BUART\:rx_bitclk_enable\\.q \\LCD1\:BUART\:rx_state_0\\.main_2 (6.956:6.956:6.956))
    (INTERCONNECT \\LCD1\:BUART\:rx_bitclk_enable\\.q \\LCD1\:BUART\:rx_state_2\\.main_2 (7.901:7.901:7.901))
    (INTERCONNECT \\LCD1\:BUART\:rx_bitclk_enable\\.q \\LCD1\:BUART\:rx_state_3\\.main_2 (6.956:6.956:6.956))
    (INTERCONNECT \\LCD1\:BUART\:rx_bitclk_enable\\.q \\LCD1\:BUART\:rx_status_3\\.main_2 (6.956:6.956:6.956))
    (INTERCONNECT \\LCD1\:BUART\:rx_bitclk_enable\\.q \\LCD1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (4.977:4.977:4.977))
    (INTERCONNECT \\LCD1\:BUART\:sRX\:RxBitCounter\\.count_0 \\LCD1\:BUART\:rx_bitclk_enable\\.main_2 (5.140:5.140:5.140))
    (INTERCONNECT \\LCD1\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN5_0.main_1 (9.861:9.861:9.861))
    (INTERCONNECT \\LCD1\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN5_1.main_1 (15.002:15.002:15.002))
    (INTERCONNECT \\LCD1\:BUART\:sRX\:RxBitCounter\\.count_1 \\LCD1\:BUART\:rx_bitclk_enable\\.main_1 (15.002:15.002:15.002))
    (INTERCONNECT \\LCD1\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN5_0.main_0 (8.238:8.238:8.238))
    (INTERCONNECT \\LCD1\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN5_1.main_0 (12.373:12.373:12.373))
    (INTERCONNECT \\LCD1\:BUART\:sRX\:RxBitCounter\\.count_2 \\LCD1\:BUART\:rx_bitclk_enable\\.main_0 (12.373:12.373:12.373))
    (INTERCONNECT \\LCD1\:BUART\:rx_counter_load\\.q \\LCD1\:BUART\:sRX\:RxBitCounter\\.load (2.311:2.311:2.311))
    (INTERCONNECT \\LCD1\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\LCD1\:BUART\:rx_status_4\\.main_1 (2.924:2.924:2.924))
    (INTERCONNECT \\LCD1\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\LCD1\:BUART\:rx_status_5\\.main_0 (2.909:2.909:2.909))
    (INTERCONNECT \\LCD1\:BUART\:rx_last\\.q \\LCD1\:BUART\:rx_state_2\\.main_5 (6.605:6.605:6.605))
    (INTERCONNECT \\LCD1\:BUART\:rx_load_fifo\\.q \\LCD1\:BUART\:rx_status_4\\.main_0 (3.836:3.836:3.836))
    (INTERCONNECT \\LCD1\:BUART\:rx_load_fifo\\.q \\LCD1\:BUART\:sRX\:RxShifter\:u0\\.f0_load (2.902:2.902:2.902))
    (INTERCONNECT \\LCD1\:BUART\:rx_postpoll\\.q \\LCD1\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.309:2.309:2.309))
    (INTERCONNECT \\LCD1\:BUART\:rx_state_0\\.q \\LCD1\:BUART\:rx_counter_load\\.main_1 (2.778:2.778:2.778))
    (INTERCONNECT \\LCD1\:BUART\:rx_state_0\\.q \\LCD1\:BUART\:rx_load_fifo\\.main_1 (2.772:2.772:2.772))
    (INTERCONNECT \\LCD1\:BUART\:rx_state_0\\.q \\LCD1\:BUART\:rx_state_0\\.main_1 (2.772:2.772:2.772))
    (INTERCONNECT \\LCD1\:BUART\:rx_state_0\\.q \\LCD1\:BUART\:rx_state_2\\.main_1 (2.778:2.778:2.778))
    (INTERCONNECT \\LCD1\:BUART\:rx_state_0\\.q \\LCD1\:BUART\:rx_state_3\\.main_1 (2.772:2.772:2.772))
    (INTERCONNECT \\LCD1\:BUART\:rx_state_0\\.q \\LCD1\:BUART\:rx_state_stop1_reg\\.main_1 (2.778:2.778:2.778))
    (INTERCONNECT \\LCD1\:BUART\:rx_state_0\\.q \\LCD1\:BUART\:rx_status_3\\.main_1 (2.772:2.772:2.772))
    (INTERCONNECT \\LCD1\:BUART\:rx_state_0\\.q \\LCD1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (3.677:3.677:3.677))
    (INTERCONNECT \\LCD1\:BUART\:rx_state_2\\.q \\LCD1\:BUART\:rx_counter_load\\.main_3 (2.597:2.597:2.597))
    (INTERCONNECT \\LCD1\:BUART\:rx_state_2\\.q \\LCD1\:BUART\:rx_load_fifo\\.main_4 (2.599:2.599:2.599))
    (INTERCONNECT \\LCD1\:BUART\:rx_state_2\\.q \\LCD1\:BUART\:rx_state_0\\.main_4 (2.599:2.599:2.599))
    (INTERCONNECT \\LCD1\:BUART\:rx_state_2\\.q \\LCD1\:BUART\:rx_state_2\\.main_4 (2.597:2.597:2.597))
    (INTERCONNECT \\LCD1\:BUART\:rx_state_2\\.q \\LCD1\:BUART\:rx_state_3\\.main_4 (2.599:2.599:2.599))
    (INTERCONNECT \\LCD1\:BUART\:rx_state_2\\.q \\LCD1\:BUART\:rx_state_stop1_reg\\.main_3 (2.597:2.597:2.597))
    (INTERCONNECT \\LCD1\:BUART\:rx_state_2\\.q \\LCD1\:BUART\:rx_status_3\\.main_4 (2.599:2.599:2.599))
    (INTERCONNECT \\LCD1\:BUART\:rx_state_3\\.q \\LCD1\:BUART\:rx_counter_load\\.main_2 (3.472:3.472:3.472))
    (INTERCONNECT \\LCD1\:BUART\:rx_state_3\\.q \\LCD1\:BUART\:rx_load_fifo\\.main_3 (4.460:4.460:4.460))
    (INTERCONNECT \\LCD1\:BUART\:rx_state_3\\.q \\LCD1\:BUART\:rx_state_0\\.main_3 (4.460:4.460:4.460))
    (INTERCONNECT \\LCD1\:BUART\:rx_state_3\\.q \\LCD1\:BUART\:rx_state_2\\.main_3 (3.472:3.472:3.472))
    (INTERCONNECT \\LCD1\:BUART\:rx_state_3\\.q \\LCD1\:BUART\:rx_state_3\\.main_3 (4.460:4.460:4.460))
    (INTERCONNECT \\LCD1\:BUART\:rx_state_3\\.q \\LCD1\:BUART\:rx_state_stop1_reg\\.main_2 (3.472:3.472:3.472))
    (INTERCONNECT \\LCD1\:BUART\:rx_state_3\\.q \\LCD1\:BUART\:rx_status_3\\.main_3 (4.460:4.460:4.460))
    (INTERCONNECT \\LCD1\:BUART\:rx_state_stop1_reg\\.q \\LCD1\:BUART\:rx_status_5\\.main_1 (3.656:3.656:3.656))
    (INTERCONNECT \\LCD1\:BUART\:rx_status_3\\.q \\LCD1\:BUART\:sRX\:RxSts\\.status_3 (7.589:7.589:7.589))
    (INTERCONNECT \\LCD1\:BUART\:rx_status_4\\.q \\LCD1\:BUART\:sRX\:RxSts\\.status_4 (6.240:6.240:6.240))
    (INTERCONNECT \\LCD1\:BUART\:rx_status_5\\.q \\LCD1\:BUART\:sRX\:RxSts\\.status_5 (6.237:6.237:6.237))
    (INTERCONNECT \\LCD1\:BUART\:tx_bitclk\\.q \\LCD1\:BUART\:counter_load_not\\.main_3 (2.941:2.941:2.941))
    (INTERCONNECT \\LCD1\:BUART\:tx_bitclk\\.q \\LCD1\:BUART\:tx_state_0\\.main_4 (3.068:3.068:3.068))
    (INTERCONNECT \\LCD1\:BUART\:tx_bitclk\\.q \\LCD1\:BUART\:tx_state_1\\.main_3 (3.068:3.068:3.068))
    (INTERCONNECT \\LCD1\:BUART\:tx_bitclk\\.q \\LCD1\:BUART\:tx_state_2\\.main_3 (3.068:3.068:3.068))
    (INTERCONNECT \\LCD1\:BUART\:tx_bitclk\\.q \\LCD1\:BUART\:tx_status_0\\.main_4 (3.068:3.068:3.068))
    (INTERCONNECT \\LCD1\:BUART\:tx_bitclk\\.q \\LCD1\:BUART\:txn\\.main_5 (3.070:3.070:3.070))
    (INTERCONNECT \\LCD1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl0_comb \\LCD1\:BUART\:tx_bitclk\\.main_0 (6.071:6.071:6.071))
    (INTERCONNECT \\LCD1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl0_comb \\LCD1\:BUART\:tx_bitclk_enable_pre\\.main_0 (6.071:6.071:6.071))
    (INTERCONNECT \\LCD1\:BUART\:tx_bitclk_enable_pre\\.q \\LCD1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (2.293:2.293:2.293))
    (INTERCONNECT \\LCD1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl1_comb \\LCD1\:BUART\:tx_state_1\\.main_4 (6.695:6.695:6.695))
    (INTERCONNECT \\LCD1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl1_comb \\LCD1\:BUART\:tx_state_2\\.main_4 (6.695:6.695:6.695))
    (INTERCONNECT \\LCD1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl1_comb \\LCD1\:BUART\:txn\\.main_6 (6.669:6.669:6.669))
    (INTERCONNECT \\LCD1\:BUART\:tx_ctrl_mark_last\\.q \\LCD1\:BUART\:rx_counter_load\\.main_0 (7.439:7.439:7.439))
    (INTERCONNECT \\LCD1\:BUART\:tx_ctrl_mark_last\\.q \\LCD1\:BUART\:rx_load_fifo\\.main_0 (7.142:7.142:7.142))
    (INTERCONNECT \\LCD1\:BUART\:tx_ctrl_mark_last\\.q \\LCD1\:BUART\:rx_state_0\\.main_0 (7.142:7.142:7.142))
    (INTERCONNECT \\LCD1\:BUART\:tx_ctrl_mark_last\\.q \\LCD1\:BUART\:rx_state_2\\.main_0 (7.439:7.439:7.439))
    (INTERCONNECT \\LCD1\:BUART\:tx_ctrl_mark_last\\.q \\LCD1\:BUART\:rx_state_3\\.main_0 (7.142:7.142:7.142))
    (INTERCONNECT \\LCD1\:BUART\:tx_ctrl_mark_last\\.q \\LCD1\:BUART\:rx_state_stop1_reg\\.main_0 (7.439:7.439:7.439))
    (INTERCONNECT \\LCD1\:BUART\:tx_ctrl_mark_last\\.q \\LCD1\:BUART\:rx_status_3\\.main_0 (7.142:7.142:7.142))
    (INTERCONNECT \\LCD1\:BUART\:tx_ctrl_mark_last\\.q \\LCD1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (8.340:8.340:8.340))
    (INTERCONNECT \\LCD1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\LCD1\:BUART\:sTX\:TxSts\\.status_1 (4.140:4.140:4.140))
    (INTERCONNECT \\LCD1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\LCD1\:BUART\:tx_state_0\\.main_2 (2.303:2.303:2.303))
    (INTERCONNECT \\LCD1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\LCD1\:BUART\:tx_status_0\\.main_2 (2.303:2.303:2.303))
    (INTERCONNECT \\LCD1\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\LCD1\:BUART\:sTX\:TxSts\\.status_3 (4.548:4.548:4.548))
    (INTERCONNECT \\LCD1\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\LCD1\:BUART\:tx_status_2\\.main_0 (3.559:3.559:3.559))
    (INTERCONNECT \\LCD1\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\LCD1\:BUART\:txn\\.main_3 (2.288:2.288:2.288))
    (INTERCONNECT \\LCD1\:BUART\:tx_state_0\\.q \\LCD1\:BUART\:counter_load_not\\.main_1 (4.974:4.974:4.974))
    (INTERCONNECT \\LCD1\:BUART\:tx_state_0\\.q \\LCD1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (6.816:6.816:6.816))
    (INTERCONNECT \\LCD1\:BUART\:tx_state_0\\.q \\LCD1\:BUART\:tx_state_0\\.main_1 (6.836:6.836:6.836))
    (INTERCONNECT \\LCD1\:BUART\:tx_state_0\\.q \\LCD1\:BUART\:tx_state_1\\.main_1 (6.836:6.836:6.836))
    (INTERCONNECT \\LCD1\:BUART\:tx_state_0\\.q \\LCD1\:BUART\:tx_state_2\\.main_1 (6.836:6.836:6.836))
    (INTERCONNECT \\LCD1\:BUART\:tx_state_0\\.q \\LCD1\:BUART\:tx_status_0\\.main_1 (6.836:6.836:6.836))
    (INTERCONNECT \\LCD1\:BUART\:tx_state_0\\.q \\LCD1\:BUART\:txn\\.main_2 (5.024:5.024:5.024))
    (INTERCONNECT \\LCD1\:BUART\:tx_state_1\\.q \\LCD1\:BUART\:counter_load_not\\.main_0 (3.383:3.383:3.383))
    (INTERCONNECT \\LCD1\:BUART\:tx_state_1\\.q \\LCD1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (3.393:3.393:3.393))
    (INTERCONNECT \\LCD1\:BUART\:tx_state_1\\.q \\LCD1\:BUART\:tx_state_0\\.main_0 (3.384:3.384:3.384))
    (INTERCONNECT \\LCD1\:BUART\:tx_state_1\\.q \\LCD1\:BUART\:tx_state_1\\.main_0 (3.384:3.384:3.384))
    (INTERCONNECT \\LCD1\:BUART\:tx_state_1\\.q \\LCD1\:BUART\:tx_state_2\\.main_0 (3.384:3.384:3.384))
    (INTERCONNECT \\LCD1\:BUART\:tx_state_1\\.q \\LCD1\:BUART\:tx_status_0\\.main_0 (3.384:3.384:3.384))
    (INTERCONNECT \\LCD1\:BUART\:tx_state_1\\.q \\LCD1\:BUART\:txn\\.main_1 (3.087:3.087:3.087))
    (INTERCONNECT \\LCD1\:BUART\:tx_state_2\\.q \\LCD1\:BUART\:counter_load_not\\.main_2 (2.924:2.924:2.924))
    (INTERCONNECT \\LCD1\:BUART\:tx_state_2\\.q \\LCD1\:BUART\:tx_state_0\\.main_3 (3.074:3.074:3.074))
    (INTERCONNECT \\LCD1\:BUART\:tx_state_2\\.q \\LCD1\:BUART\:tx_state_1\\.main_2 (3.074:3.074:3.074))
    (INTERCONNECT \\LCD1\:BUART\:tx_state_2\\.q \\LCD1\:BUART\:tx_state_2\\.main_2 (3.074:3.074:3.074))
    (INTERCONNECT \\LCD1\:BUART\:tx_state_2\\.q \\LCD1\:BUART\:tx_status_0\\.main_3 (3.074:3.074:3.074))
    (INTERCONNECT \\LCD1\:BUART\:tx_state_2\\.q \\LCD1\:BUART\:txn\\.main_4 (3.082:3.082:3.082))
    (INTERCONNECT \\LCD1\:BUART\:tx_status_0\\.q \\LCD1\:BUART\:sTX\:TxSts\\.status_0 (2.311:2.311:2.311))
    (INTERCONNECT \\LCD1\:BUART\:tx_status_2\\.q \\LCD1\:BUART\:sTX\:TxSts\\.status_2 (5.542:5.542:5.542))
    (INTERCONNECT \\LCD1\:BUART\:txn\\.q Net_1828.main_0 (2.297:2.297:2.297))
    (INTERCONNECT \\LCD1\:BUART\:txn\\.q \\LCD1\:BUART\:txn\\.main_0 (2.297:2.297:2.297))
    (INTERCONNECT ClockBlock.dclk_glb_1 MODIN5_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 MODIN5_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\LCD1\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\LCD1\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\LCD1\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\LCD1\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\LCD1\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\LCD1\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\LCD1\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\LCD1\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\LCD1\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\LCD1\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\LCD1\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\LCD1\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\LCD1\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\LCD1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\LCD1\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\LCD1\:BUART\:tx_ctrl_mark_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\LCD1\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\LCD1\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\LCD1\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\LCD1\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\LCD2\:BUART\:counter_load_not\\.q \\LCD2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (2.303:2.303:2.303))
    (INTERCONNECT \\LCD2\:BUART\:rx_bitclk_enable\\.q \\LCD2\:BUART\:rx_load_fifo\\.main_2 (3.314:3.314:3.314))
    (INTERCONNECT \\LCD2\:BUART\:rx_bitclk_enable\\.q \\LCD2\:BUART\:rx_state_0\\.main_2 (3.299:3.299:3.299))
    (INTERCONNECT \\LCD2\:BUART\:rx_bitclk_enable\\.q \\LCD2\:BUART\:rx_state_2\\.main_2 (3.299:3.299:3.299))
    (INTERCONNECT \\LCD2\:BUART\:rx_bitclk_enable\\.q \\LCD2\:BUART\:rx_state_3\\.main_2 (3.299:3.299:3.299))
    (INTERCONNECT \\LCD2\:BUART\:rx_bitclk_enable\\.q \\LCD2\:BUART\:rx_status_3\\.main_2 (3.314:3.314:3.314))
    (INTERCONNECT \\LCD2\:BUART\:rx_bitclk_enable\\.q \\LCD2\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (2.237:2.237:2.237))
    (INTERCONNECT \\LCD2\:BUART\:sRX\:RxBitCounter\\.count_0 \\LCD2\:BUART\:rx_bitclk_enable\\.main_2 (2.894:2.894:2.894))
    (INTERCONNECT \\LCD2\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN13_0.main_1 (2.888:2.888:2.888))
    (INTERCONNECT \\LCD2\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN13_1.main_1 (2.888:2.888:2.888))
    (INTERCONNECT \\LCD2\:BUART\:sRX\:RxBitCounter\\.count_1 \\LCD2\:BUART\:rx_bitclk_enable\\.main_1 (2.888:2.888:2.888))
    (INTERCONNECT \\LCD2\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN13_0.main_0 (2.892:2.892:2.892))
    (INTERCONNECT \\LCD2\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN13_1.main_0 (2.892:2.892:2.892))
    (INTERCONNECT \\LCD2\:BUART\:sRX\:RxBitCounter\\.count_2 \\LCD2\:BUART\:rx_bitclk_enable\\.main_0 (2.892:2.892:2.892))
    (INTERCONNECT \\LCD2\:BUART\:rx_counter_load\\.q \\LCD2\:BUART\:sRX\:RxBitCounter\\.load (2.303:2.303:2.303))
    (INTERCONNECT \\LCD2\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\LCD2\:BUART\:rx_status_4\\.main_1 (3.576:3.576:3.576))
    (INTERCONNECT \\LCD2\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\LCD2\:BUART\:rx_status_5\\.main_0 (3.608:3.608:3.608))
    (INTERCONNECT \\LCD2\:BUART\:rx_last\\.q \\LCD2\:BUART\:rx_state_2\\.main_5 (3.679:3.679:3.679))
    (INTERCONNECT \\LCD2\:BUART\:rx_load_fifo\\.q \\LCD2\:BUART\:rx_status_4\\.main_0 (3.212:3.212:3.212))
    (INTERCONNECT \\LCD2\:BUART\:rx_load_fifo\\.q \\LCD2\:BUART\:sRX\:RxShifter\:u0\\.f0_load (3.205:3.205:3.205))
    (INTERCONNECT \\LCD2\:BUART\:rx_postpoll\\.q \\LCD2\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.247:2.247:2.247))
    (INTERCONNECT \\LCD2\:BUART\:rx_state_0\\.q \\LCD2\:BUART\:rx_counter_load\\.main_1 (8.787:8.787:8.787))
    (INTERCONNECT \\LCD2\:BUART\:rx_state_0\\.q \\LCD2\:BUART\:rx_load_fifo\\.main_1 (8.787:8.787:8.787))
    (INTERCONNECT \\LCD2\:BUART\:rx_state_0\\.q \\LCD2\:BUART\:rx_state_0\\.main_1 (12.523:12.523:12.523))
    (INTERCONNECT \\LCD2\:BUART\:rx_state_0\\.q \\LCD2\:BUART\:rx_state_2\\.main_1 (12.523:12.523:12.523))
    (INTERCONNECT \\LCD2\:BUART\:rx_state_0\\.q \\LCD2\:BUART\:rx_state_3\\.main_1 (12.523:12.523:12.523))
    (INTERCONNECT \\LCD2\:BUART\:rx_state_0\\.q \\LCD2\:BUART\:rx_state_stop1_reg\\.main_1 (8.787:8.787:8.787))
    (INTERCONNECT \\LCD2\:BUART\:rx_state_0\\.q \\LCD2\:BUART\:rx_status_3\\.main_1 (8.787:8.787:8.787))
    (INTERCONNECT \\LCD2\:BUART\:rx_state_0\\.q \\LCD2\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (13.131:13.131:13.131))
    (INTERCONNECT \\LCD2\:BUART\:rx_state_2\\.q \\LCD2\:BUART\:rx_counter_load\\.main_3 (2.593:2.593:2.593))
    (INTERCONNECT \\LCD2\:BUART\:rx_state_2\\.q \\LCD2\:BUART\:rx_load_fifo\\.main_4 (2.593:2.593:2.593))
    (INTERCONNECT \\LCD2\:BUART\:rx_state_2\\.q \\LCD2\:BUART\:rx_state_0\\.main_4 (2.591:2.591:2.591))
    (INTERCONNECT \\LCD2\:BUART\:rx_state_2\\.q \\LCD2\:BUART\:rx_state_2\\.main_4 (2.591:2.591:2.591))
    (INTERCONNECT \\LCD2\:BUART\:rx_state_2\\.q \\LCD2\:BUART\:rx_state_3\\.main_4 (2.591:2.591:2.591))
    (INTERCONNECT \\LCD2\:BUART\:rx_state_2\\.q \\LCD2\:BUART\:rx_state_stop1_reg\\.main_3 (2.593:2.593:2.593))
    (INTERCONNECT \\LCD2\:BUART\:rx_state_2\\.q \\LCD2\:BUART\:rx_status_3\\.main_4 (2.593:2.593:2.593))
    (INTERCONNECT \\LCD2\:BUART\:rx_state_3\\.q \\LCD2\:BUART\:rx_counter_load\\.main_2 (2.815:2.815:2.815))
    (INTERCONNECT \\LCD2\:BUART\:rx_state_3\\.q \\LCD2\:BUART\:rx_load_fifo\\.main_3 (2.815:2.815:2.815))
    (INTERCONNECT \\LCD2\:BUART\:rx_state_3\\.q \\LCD2\:BUART\:rx_state_0\\.main_3 (2.807:2.807:2.807))
    (INTERCONNECT \\LCD2\:BUART\:rx_state_3\\.q \\LCD2\:BUART\:rx_state_2\\.main_3 (2.807:2.807:2.807))
    (INTERCONNECT \\LCD2\:BUART\:rx_state_3\\.q \\LCD2\:BUART\:rx_state_3\\.main_3 (2.807:2.807:2.807))
    (INTERCONNECT \\LCD2\:BUART\:rx_state_3\\.q \\LCD2\:BUART\:rx_state_stop1_reg\\.main_2 (2.815:2.815:2.815))
    (INTERCONNECT \\LCD2\:BUART\:rx_state_3\\.q \\LCD2\:BUART\:rx_status_3\\.main_3 (2.815:2.815:2.815))
    (INTERCONNECT \\LCD2\:BUART\:rx_state_stop1_reg\\.q \\LCD2\:BUART\:rx_status_5\\.main_1 (2.904:2.904:2.904))
    (INTERCONNECT \\LCD2\:BUART\:rx_status_3\\.q \\LCD2\:BUART\:sRX\:RxSts\\.status_3 (2.306:2.306:2.306))
    (INTERCONNECT \\LCD2\:BUART\:rx_status_4\\.q \\LCD2\:BUART\:sRX\:RxSts\\.status_4 (2.891:2.891:2.891))
    (INTERCONNECT \\LCD2\:BUART\:rx_status_5\\.q \\LCD2\:BUART\:sRX\:RxSts\\.status_5 (5.227:5.227:5.227))
    (INTERCONNECT \\LCD2\:BUART\:tx_bitclk\\.q \\LCD2\:BUART\:counter_load_not\\.main_3 (2.581:2.581:2.581))
    (INTERCONNECT \\LCD2\:BUART\:tx_bitclk\\.q \\LCD2\:BUART\:tx_state_0\\.main_4 (3.496:3.496:3.496))
    (INTERCONNECT \\LCD2\:BUART\:tx_bitclk\\.q \\LCD2\:BUART\:tx_state_1\\.main_3 (2.582:2.582:2.582))
    (INTERCONNECT \\LCD2\:BUART\:tx_bitclk\\.q \\LCD2\:BUART\:tx_state_2\\.main_3 (3.496:3.496:3.496))
    (INTERCONNECT \\LCD2\:BUART\:tx_bitclk\\.q \\LCD2\:BUART\:tx_status_0\\.main_4 (3.496:3.496:3.496))
    (INTERCONNECT \\LCD2\:BUART\:tx_bitclk\\.q \\LCD2\:BUART\:txn\\.main_5 (2.582:2.582:2.582))
    (INTERCONNECT \\LCD2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl0_comb \\LCD2\:BUART\:tx_bitclk\\.main_0 (2.313:2.313:2.313))
    (INTERCONNECT \\LCD2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl0_comb \\LCD2\:BUART\:tx_bitclk_enable_pre\\.main_0 (2.313:2.313:2.313))
    (INTERCONNECT \\LCD2\:BUART\:tx_bitclk_enable_pre\\.q \\LCD2\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (2.923:2.923:2.923))
    (INTERCONNECT \\LCD2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl1_comb \\LCD2\:BUART\:tx_state_1\\.main_4 (2.325:2.325:2.325))
    (INTERCONNECT \\LCD2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl1_comb \\LCD2\:BUART\:tx_state_2\\.main_4 (3.221:3.221:3.221))
    (INTERCONNECT \\LCD2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl1_comb \\LCD2\:BUART\:txn\\.main_6 (2.325:2.325:2.325))
    (INTERCONNECT \\LCD2\:BUART\:tx_ctrl_mark_last\\.q \\LCD2\:BUART\:rx_counter_load\\.main_0 (4.389:4.389:4.389))
    (INTERCONNECT \\LCD2\:BUART\:tx_ctrl_mark_last\\.q \\LCD2\:BUART\:rx_load_fifo\\.main_0 (4.389:4.389:4.389))
    (INTERCONNECT \\LCD2\:BUART\:tx_ctrl_mark_last\\.q \\LCD2\:BUART\:rx_state_0\\.main_0 (5.798:5.798:5.798))
    (INTERCONNECT \\LCD2\:BUART\:tx_ctrl_mark_last\\.q \\LCD2\:BUART\:rx_state_2\\.main_0 (5.798:5.798:5.798))
    (INTERCONNECT \\LCD2\:BUART\:tx_ctrl_mark_last\\.q \\LCD2\:BUART\:rx_state_3\\.main_0 (5.798:5.798:5.798))
    (INTERCONNECT \\LCD2\:BUART\:tx_ctrl_mark_last\\.q \\LCD2\:BUART\:rx_state_stop1_reg\\.main_0 (4.389:4.389:4.389))
    (INTERCONNECT \\LCD2\:BUART\:tx_ctrl_mark_last\\.q \\LCD2\:BUART\:rx_status_3\\.main_0 (4.389:4.389:4.389))
    (INTERCONNECT \\LCD2\:BUART\:tx_ctrl_mark_last\\.q \\LCD2\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (6.660:6.660:6.660))
    (INTERCONNECT \\LCD2\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\LCD2\:BUART\:sTX\:TxSts\\.status_1 (4.527:4.527:4.527))
    (INTERCONNECT \\LCD2\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\LCD2\:BUART\:tx_state_0\\.main_2 (3.492:3.492:3.492))
    (INTERCONNECT \\LCD2\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\LCD2\:BUART\:tx_status_0\\.main_2 (3.492:3.492:3.492))
    (INTERCONNECT \\LCD2\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\LCD2\:BUART\:sTX\:TxSts\\.status_3 (6.375:6.375:6.375))
    (INTERCONNECT \\LCD2\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\LCD2\:BUART\:tx_status_2\\.main_0 (4.745:4.745:4.745))
    (INTERCONNECT \\LCD2\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\LCD2\:BUART\:txn\\.main_3 (2.937:2.937:2.937))
    (INTERCONNECT \\LCD2\:BUART\:tx_state_0\\.q \\LCD2\:BUART\:counter_load_not\\.main_1 (4.068:4.068:4.068))
    (INTERCONNECT \\LCD2\:BUART\:tx_state_0\\.q \\LCD2\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (3.096:3.096:3.096))
    (INTERCONNECT \\LCD2\:BUART\:tx_state_0\\.q \\LCD2\:BUART\:tx_state_0\\.main_1 (3.127:3.127:3.127))
    (INTERCONNECT \\LCD2\:BUART\:tx_state_0\\.q \\LCD2\:BUART\:tx_state_1\\.main_1 (4.079:4.079:4.079))
    (INTERCONNECT \\LCD2\:BUART\:tx_state_0\\.q \\LCD2\:BUART\:tx_state_2\\.main_1 (3.127:3.127:3.127))
    (INTERCONNECT \\LCD2\:BUART\:tx_state_0\\.q \\LCD2\:BUART\:tx_status_0\\.main_1 (3.127:3.127:3.127))
    (INTERCONNECT \\LCD2\:BUART\:tx_state_0\\.q \\LCD2\:BUART\:txn\\.main_2 (4.079:4.079:4.079))
    (INTERCONNECT \\LCD2\:BUART\:tx_state_1\\.q \\LCD2\:BUART\:counter_load_not\\.main_0 (2.776:2.776:2.776))
    (INTERCONNECT \\LCD2\:BUART\:tx_state_1\\.q \\LCD2\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (3.685:3.685:3.685))
    (INTERCONNECT \\LCD2\:BUART\:tx_state_1\\.q \\LCD2\:BUART\:tx_state_0\\.main_0 (3.693:3.693:3.693))
    (INTERCONNECT \\LCD2\:BUART\:tx_state_1\\.q \\LCD2\:BUART\:tx_state_1\\.main_0 (2.765:2.765:2.765))
    (INTERCONNECT \\LCD2\:BUART\:tx_state_1\\.q \\LCD2\:BUART\:tx_state_2\\.main_0 (3.693:3.693:3.693))
    (INTERCONNECT \\LCD2\:BUART\:tx_state_1\\.q \\LCD2\:BUART\:tx_status_0\\.main_0 (3.693:3.693:3.693))
    (INTERCONNECT \\LCD2\:BUART\:tx_state_1\\.q \\LCD2\:BUART\:txn\\.main_1 (2.765:2.765:2.765))
    (INTERCONNECT \\LCD2\:BUART\:tx_state_2\\.q \\LCD2\:BUART\:counter_load_not\\.main_2 (3.374:3.374:3.374))
    (INTERCONNECT \\LCD2\:BUART\:tx_state_2\\.q \\LCD2\:BUART\:tx_state_0\\.main_3 (2.292:2.292:2.292))
    (INTERCONNECT \\LCD2\:BUART\:tx_state_2\\.q \\LCD2\:BUART\:tx_state_1\\.main_2 (3.387:3.387:3.387))
    (INTERCONNECT \\LCD2\:BUART\:tx_state_2\\.q \\LCD2\:BUART\:tx_state_2\\.main_2 (2.292:2.292:2.292))
    (INTERCONNECT \\LCD2\:BUART\:tx_state_2\\.q \\LCD2\:BUART\:tx_status_0\\.main_3 (2.292:2.292:2.292))
    (INTERCONNECT \\LCD2\:BUART\:tx_state_2\\.q \\LCD2\:BUART\:txn\\.main_4 (3.387:3.387:3.387))
    (INTERCONNECT \\LCD2\:BUART\:tx_status_0\\.q \\LCD2\:BUART\:sTX\:TxSts\\.status_0 (2.323:2.323:2.323))
    (INTERCONNECT \\LCD2\:BUART\:tx_status_2\\.q \\LCD2\:BUART\:sTX\:TxSts\\.status_2 (2.313:2.313:2.313))
    (INTERCONNECT \\LCD2\:BUART\:txn\\.q Net_1815.main_0 (3.379:3.379:3.379))
    (INTERCONNECT \\LCD2\:BUART\:txn\\.q \\LCD2\:BUART\:txn\\.main_0 (2.631:2.631:2.631))
    (INTERCONNECT ClockBlock.dclk_glb_3 MODIN13_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 MODIN13_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\LCD2\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\LCD2\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\LCD2\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\LCD2\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\LCD2\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\LCD2\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\LCD2\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\LCD2\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\LCD2\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\LCD2\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\LCD2\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\LCD2\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\LCD2\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\LCD2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\LCD2\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\LCD2\:BUART\:tx_ctrl_mark_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\LCD2\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\LCD2\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\LCD2\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\LCD2\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\Pump_AL\:BUART\:counter_load_not\\.q \\Pump_AL\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (2.311:2.311:2.311))
    (INTERCONNECT \\Pump_AL\:BUART\:rx_bitclk_enable\\.q \\Pump_AL\:BUART\:rx_load_fifo\\.main_2 (5.019:5.019:5.019))
    (INTERCONNECT \\Pump_AL\:BUART\:rx_bitclk_enable\\.q \\Pump_AL\:BUART\:rx_parity_bit\\.main_2 (4.151:4.151:4.151))
    (INTERCONNECT \\Pump_AL\:BUART\:rx_bitclk_enable\\.q \\Pump_AL\:BUART\:rx_parity_error_pre\\.main_2 (4.151:4.151:4.151))
    (INTERCONNECT \\Pump_AL\:BUART\:rx_bitclk_enable\\.q \\Pump_AL\:BUART\:rx_state_0\\.main_2 (5.019:5.019:5.019))
    (INTERCONNECT \\Pump_AL\:BUART\:rx_bitclk_enable\\.q \\Pump_AL\:BUART\:rx_state_2\\.main_2 (5.019:5.019:5.019))
    (INTERCONNECT \\Pump_AL\:BUART\:rx_bitclk_enable\\.q \\Pump_AL\:BUART\:rx_state_3\\.main_2 (5.019:5.019:5.019))
    (INTERCONNECT \\Pump_AL\:BUART\:rx_bitclk_enable\\.q \\Pump_AL\:BUART\:rx_status_2\\.main_2 (4.151:4.151:4.151))
    (INTERCONNECT \\Pump_AL\:BUART\:rx_bitclk_enable\\.q \\Pump_AL\:BUART\:rx_status_3\\.main_2 (4.151:4.151:4.151))
    (INTERCONNECT \\Pump_AL\:BUART\:rx_bitclk_enable\\.q \\Pump_AL\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (5.005:5.005:5.005))
    (INTERCONNECT \\Pump_AL\:BUART\:sRX\:RxBitCounter\\.count_0 \\Pump_AL\:BUART\:rx_bitclk_enable\\.main_2 (4.327:4.327:4.327))
    (INTERCONNECT \\Pump_AL\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN1_0.main_1 (4.495:4.495:4.495))
    (INTERCONNECT \\Pump_AL\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN1_1.main_1 (2.843:2.843:2.843))
    (INTERCONNECT \\Pump_AL\:BUART\:sRX\:RxBitCounter\\.count_1 \\Pump_AL\:BUART\:rx_bitclk_enable\\.main_1 (4.495:4.495:4.495))
    (INTERCONNECT \\Pump_AL\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN1_0.main_0 (4.475:4.475:4.475))
    (INTERCONNECT \\Pump_AL\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN1_1.main_0 (2.833:2.833:2.833))
    (INTERCONNECT \\Pump_AL\:BUART\:sRX\:RxBitCounter\\.count_2 \\Pump_AL\:BUART\:rx_bitclk_enable\\.main_0 (4.475:4.475:4.475))
    (INTERCONNECT \\Pump_AL\:BUART\:rx_counter_load\\.q \\Pump_AL\:BUART\:sRX\:RxBitCounter\\.load (2.856:2.856:2.856))
    (INTERCONNECT \\Pump_AL\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\Pump_AL\:BUART\:rx_status_4\\.main_1 (2.873:2.873:2.873))
    (INTERCONNECT \\Pump_AL\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\Pump_AL\:BUART\:rx_status_5\\.main_0 (2.334:2.334:2.334))
    (INTERCONNECT \\Pump_AL\:BUART\:rx_last\\.q \\Pump_AL\:BUART\:rx_state_2\\.main_5 (3.682:3.682:3.682))
    (INTERCONNECT \\Pump_AL\:BUART\:rx_load_fifo\\.q \\Pump_AL\:BUART\:rx_status_4\\.main_0 (4.055:4.055:4.055))
    (INTERCONNECT \\Pump_AL\:BUART\:rx_load_fifo\\.q \\Pump_AL\:BUART\:sRX\:RxShifter\:u0\\.f0_load (4.232:4.232:4.232))
    (INTERCONNECT \\Pump_AL\:BUART\:rx_parity_bit\\.q \\Pump_AL\:BUART\:rx_parity_bit\\.main_6 (2.310:2.310:2.310))
    (INTERCONNECT \\Pump_AL\:BUART\:rx_parity_bit\\.q \\Pump_AL\:BUART\:rx_parity_error_pre\\.main_7 (2.310:2.310:2.310))
    (INTERCONNECT \\Pump_AL\:BUART\:rx_parity_error_pre\\.q \\Pump_AL\:BUART\:rx_parity_error_pre\\.main_6 (2.317:2.317:2.317))
    (INTERCONNECT \\Pump_AL\:BUART\:rx_parity_error_pre\\.q \\Pump_AL\:BUART\:rx_status_2\\.main_5 (2.317:2.317:2.317))
    (INTERCONNECT \\Pump_AL\:BUART\:rx_postpoll\\.q \\Pump_AL\:BUART\:rx_parity_bit\\.main_3 (2.885:2.885:2.885))
    (INTERCONNECT \\Pump_AL\:BUART\:rx_postpoll\\.q \\Pump_AL\:BUART\:rx_parity_error_pre\\.main_3 (2.885:2.885:2.885))
    (INTERCONNECT \\Pump_AL\:BUART\:rx_postpoll\\.q \\Pump_AL\:BUART\:rx_state_0\\.main_3 (2.876:2.876:2.876))
    (INTERCONNECT \\Pump_AL\:BUART\:rx_postpoll\\.q \\Pump_AL\:BUART\:rx_status_3\\.main_3 (2.885:2.885:2.885))
    (INTERCONNECT \\Pump_AL\:BUART\:rx_postpoll\\.q \\Pump_AL\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.887:2.887:2.887))
    (INTERCONNECT \\Pump_AL\:BUART\:rx_state_0\\.q \\Pump_AL\:BUART\:rx_counter_load\\.main_1 (4.665:4.665:4.665))
    (INTERCONNECT \\Pump_AL\:BUART\:rx_state_0\\.q \\Pump_AL\:BUART\:rx_load_fifo\\.main_1 (5.660:5.660:5.660))
    (INTERCONNECT \\Pump_AL\:BUART\:rx_state_0\\.q \\Pump_AL\:BUART\:rx_parity_bit\\.main_1 (5.105:5.105:5.105))
    (INTERCONNECT \\Pump_AL\:BUART\:rx_state_0\\.q \\Pump_AL\:BUART\:rx_parity_error_pre\\.main_1 (5.105:5.105:5.105))
    (INTERCONNECT \\Pump_AL\:BUART\:rx_state_0\\.q \\Pump_AL\:BUART\:rx_state_0\\.main_1 (5.660:5.660:5.660))
    (INTERCONNECT \\Pump_AL\:BUART\:rx_state_0\\.q \\Pump_AL\:BUART\:rx_state_2\\.main_1 (5.660:5.660:5.660))
    (INTERCONNECT \\Pump_AL\:BUART\:rx_state_0\\.q \\Pump_AL\:BUART\:rx_state_3\\.main_1 (5.660:5.660:5.660))
    (INTERCONNECT \\Pump_AL\:BUART\:rx_state_0\\.q \\Pump_AL\:BUART\:rx_state_stop1_reg\\.main_1 (4.665:4.665:4.665))
    (INTERCONNECT \\Pump_AL\:BUART\:rx_state_0\\.q \\Pump_AL\:BUART\:rx_status_2\\.main_1 (5.105:5.105:5.105))
    (INTERCONNECT \\Pump_AL\:BUART\:rx_state_0\\.q \\Pump_AL\:BUART\:rx_status_3\\.main_1 (5.105:5.105:5.105))
    (INTERCONNECT \\Pump_AL\:BUART\:rx_state_0\\.q \\Pump_AL\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (5.677:5.677:5.677))
    (INTERCONNECT \\Pump_AL\:BUART\:rx_state_2\\.q \\Pump_AL\:BUART\:rx_counter_load\\.main_3 (3.477:3.477:3.477))
    (INTERCONNECT \\Pump_AL\:BUART\:rx_state_2\\.q \\Pump_AL\:BUART\:rx_load_fifo\\.main_4 (4.439:4.439:4.439))
    (INTERCONNECT \\Pump_AL\:BUART\:rx_state_2\\.q \\Pump_AL\:BUART\:rx_parity_bit\\.main_5 (3.890:3.890:3.890))
    (INTERCONNECT \\Pump_AL\:BUART\:rx_state_2\\.q \\Pump_AL\:BUART\:rx_parity_error_pre\\.main_5 (3.890:3.890:3.890))
    (INTERCONNECT \\Pump_AL\:BUART\:rx_state_2\\.q \\Pump_AL\:BUART\:rx_state_0\\.main_5 (4.439:4.439:4.439))
    (INTERCONNECT \\Pump_AL\:BUART\:rx_state_2\\.q \\Pump_AL\:BUART\:rx_state_2\\.main_4 (4.439:4.439:4.439))
    (INTERCONNECT \\Pump_AL\:BUART\:rx_state_2\\.q \\Pump_AL\:BUART\:rx_state_3\\.main_4 (4.439:4.439:4.439))
    (INTERCONNECT \\Pump_AL\:BUART\:rx_state_2\\.q \\Pump_AL\:BUART\:rx_state_stop1_reg\\.main_3 (3.477:3.477:3.477))
    (INTERCONNECT \\Pump_AL\:BUART\:rx_state_2\\.q \\Pump_AL\:BUART\:rx_status_2\\.main_4 (3.890:3.890:3.890))
    (INTERCONNECT \\Pump_AL\:BUART\:rx_state_2\\.q \\Pump_AL\:BUART\:rx_status_3\\.main_5 (3.890:3.890:3.890))
    (INTERCONNECT \\Pump_AL\:BUART\:rx_state_3\\.q \\Pump_AL\:BUART\:rx_counter_load\\.main_2 (3.895:3.895:3.895))
    (INTERCONNECT \\Pump_AL\:BUART\:rx_state_3\\.q \\Pump_AL\:BUART\:rx_load_fifo\\.main_3 (4.472:4.472:4.472))
    (INTERCONNECT \\Pump_AL\:BUART\:rx_state_3\\.q \\Pump_AL\:BUART\:rx_parity_bit\\.main_4 (3.489:3.489:3.489))
    (INTERCONNECT \\Pump_AL\:BUART\:rx_state_3\\.q \\Pump_AL\:BUART\:rx_parity_error_pre\\.main_4 (3.489:3.489:3.489))
    (INTERCONNECT \\Pump_AL\:BUART\:rx_state_3\\.q \\Pump_AL\:BUART\:rx_state_0\\.main_4 (4.472:4.472:4.472))
    (INTERCONNECT \\Pump_AL\:BUART\:rx_state_3\\.q \\Pump_AL\:BUART\:rx_state_2\\.main_3 (4.472:4.472:4.472))
    (INTERCONNECT \\Pump_AL\:BUART\:rx_state_3\\.q \\Pump_AL\:BUART\:rx_state_3\\.main_3 (4.472:4.472:4.472))
    (INTERCONNECT \\Pump_AL\:BUART\:rx_state_3\\.q \\Pump_AL\:BUART\:rx_state_stop1_reg\\.main_2 (3.895:3.895:3.895))
    (INTERCONNECT \\Pump_AL\:BUART\:rx_state_3\\.q \\Pump_AL\:BUART\:rx_status_2\\.main_3 (3.489:3.489:3.489))
    (INTERCONNECT \\Pump_AL\:BUART\:rx_state_3\\.q \\Pump_AL\:BUART\:rx_status_3\\.main_4 (3.489:3.489:3.489))
    (INTERCONNECT \\Pump_AL\:BUART\:rx_state_stop1_reg\\.q \\Pump_AL\:BUART\:rx_status_5\\.main_1 (2.302:2.302:2.302))
    (INTERCONNECT \\Pump_AL\:BUART\:rx_status_2\\.q \\Pump_AL\:BUART\:sRX\:RxSts\\.status_2 (2.869:2.869:2.869))
    (INTERCONNECT \\Pump_AL\:BUART\:rx_status_3\\.q \\Pump_AL\:BUART\:sRX\:RxSts\\.status_3 (2.867:2.867:2.867))
    (INTERCONNECT \\Pump_AL\:BUART\:rx_status_4\\.q \\Pump_AL\:BUART\:sRX\:RxSts\\.status_4 (2.247:2.247:2.247))
    (INTERCONNECT \\Pump_AL\:BUART\:rx_status_5\\.q \\Pump_AL\:BUART\:sRX\:RxSts\\.status_5 (2.852:2.852:2.852))
    (INTERCONNECT \\Pump_AL\:BUART\:tx_bitclk\\.q \\Pump_AL\:BUART\:counter_load_not\\.main_3 (3.496:3.496:3.496))
    (INTERCONNECT \\Pump_AL\:BUART\:tx_bitclk\\.q \\Pump_AL\:BUART\:tx_parity_bit\\.main_4 (6.977:6.977:6.977))
    (INTERCONNECT \\Pump_AL\:BUART\:tx_bitclk\\.q \\Pump_AL\:BUART\:tx_state_0\\.main_4 (3.737:3.737:3.737))
    (INTERCONNECT \\Pump_AL\:BUART\:tx_bitclk\\.q \\Pump_AL\:BUART\:tx_state_1\\.main_3 (6.977:6.977:6.977))
    (INTERCONNECT \\Pump_AL\:BUART\:tx_bitclk\\.q \\Pump_AL\:BUART\:tx_state_2\\.main_3 (6.977:6.977:6.977))
    (INTERCONNECT \\Pump_AL\:BUART\:tx_bitclk\\.q \\Pump_AL\:BUART\:tx_status_0\\.main_4 (6.440:6.440:6.440))
    (INTERCONNECT \\Pump_AL\:BUART\:tx_bitclk\\.q \\Pump_AL\:BUART\:txn\\.main_5 (6.440:6.440:6.440))
    (INTERCONNECT \\Pump_AL\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl0_comb \\Pump_AL\:BUART\:tx_bitclk\\.main_0 (2.288:2.288:2.288))
    (INTERCONNECT \\Pump_AL\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl0_comb \\Pump_AL\:BUART\:tx_bitclk_enable_pre\\.main_0 (2.288:2.288:2.288))
    (INTERCONNECT \\Pump_AL\:BUART\:tx_bitclk_enable_pre\\.q \\Pump_AL\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (5.978:5.978:5.978))
    (INTERCONNECT \\Pump_AL\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl1_comb \\Pump_AL\:BUART\:tx_state_0\\.main_5 (3.222:3.222:3.222))
    (INTERCONNECT \\Pump_AL\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl1_comb \\Pump_AL\:BUART\:txn\\.main_6 (3.970:3.970:3.970))
    (INTERCONNECT \\Pump_AL\:BUART\:tx_ctrl_mark_last\\.q \\Pump_AL\:BUART\:rx_counter_load\\.main_0 (7.316:7.316:7.316))
    (INTERCONNECT \\Pump_AL\:BUART\:tx_ctrl_mark_last\\.q \\Pump_AL\:BUART\:rx_load_fifo\\.main_0 (7.331:7.331:7.331))
    (INTERCONNECT \\Pump_AL\:BUART\:tx_ctrl_mark_last\\.q \\Pump_AL\:BUART\:rx_parity_bit\\.main_0 (7.319:7.319:7.319))
    (INTERCONNECT \\Pump_AL\:BUART\:tx_ctrl_mark_last\\.q \\Pump_AL\:BUART\:rx_parity_error_pre\\.main_0 (7.319:7.319:7.319))
    (INTERCONNECT \\Pump_AL\:BUART\:tx_ctrl_mark_last\\.q \\Pump_AL\:BUART\:rx_state_0\\.main_0 (7.331:7.331:7.331))
    (INTERCONNECT \\Pump_AL\:BUART\:tx_ctrl_mark_last\\.q \\Pump_AL\:BUART\:rx_state_2\\.main_0 (7.331:7.331:7.331))
    (INTERCONNECT \\Pump_AL\:BUART\:tx_ctrl_mark_last\\.q \\Pump_AL\:BUART\:rx_state_3\\.main_0 (7.331:7.331:7.331))
    (INTERCONNECT \\Pump_AL\:BUART\:tx_ctrl_mark_last\\.q \\Pump_AL\:BUART\:rx_state_stop1_reg\\.main_0 (7.316:7.316:7.316))
    (INTERCONNECT \\Pump_AL\:BUART\:tx_ctrl_mark_last\\.q \\Pump_AL\:BUART\:rx_status_2\\.main_0 (7.319:7.319:7.319))
    (INTERCONNECT \\Pump_AL\:BUART\:tx_ctrl_mark_last\\.q \\Pump_AL\:BUART\:rx_status_3\\.main_0 (7.319:7.319:7.319))
    (INTERCONNECT \\Pump_AL\:BUART\:tx_ctrl_mark_last\\.q \\Pump_AL\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (7.311:7.311:7.311))
    (INTERCONNECT \\Pump_AL\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\Pump_AL\:BUART\:sTX\:TxSts\\.status_1 (6.358:6.358:6.358))
    (INTERCONNECT \\Pump_AL\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\Pump_AL\:BUART\:tx_state_0\\.main_2 (6.029:6.029:6.029))
    (INTERCONNECT \\Pump_AL\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\Pump_AL\:BUART\:tx_status_0\\.main_2 (4.841:4.841:4.841))
    (INTERCONNECT \\Pump_AL\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\Pump_AL\:BUART\:sTX\:TxSts\\.status_3 (5.337:5.337:5.337))
    (INTERCONNECT \\Pump_AL\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\Pump_AL\:BUART\:tx_status_2\\.main_0 (4.923:4.923:4.923))
    (INTERCONNECT \\Pump_AL\:BUART\:tx_parity_bit\\.q \\Pump_AL\:BUART\:tx_parity_bit\\.main_5 (2.537:2.537:2.537))
    (INTERCONNECT \\Pump_AL\:BUART\:tx_parity_bit\\.q \\Pump_AL\:BUART\:txn\\.main_7 (2.536:2.536:2.536))
    (INTERCONNECT \\Pump_AL\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\Pump_AL\:BUART\:txn\\.main_3 (2.267:2.267:2.267))
    (INTERCONNECT \\Pump_AL\:BUART\:tx_state_0\\.q \\Pump_AL\:BUART\:counter_load_not\\.main_1 (4.087:4.087:4.087))
    (INTERCONNECT \\Pump_AL\:BUART\:tx_state_0\\.q \\Pump_AL\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (7.254:7.254:7.254))
    (INTERCONNECT \\Pump_AL\:BUART\:tx_state_0\\.q \\Pump_AL\:BUART\:tx_parity_bit\\.main_2 (7.265:7.265:7.265))
    (INTERCONNECT \\Pump_AL\:BUART\:tx_state_0\\.q \\Pump_AL\:BUART\:tx_state_0\\.main_1 (4.182:4.182:4.182))
    (INTERCONNECT \\Pump_AL\:BUART\:tx_state_0\\.q \\Pump_AL\:BUART\:tx_state_1\\.main_1 (7.265:7.265:7.265))
    (INTERCONNECT \\Pump_AL\:BUART\:tx_state_0\\.q \\Pump_AL\:BUART\:tx_state_2\\.main_1 (7.265:7.265:7.265))
    (INTERCONNECT \\Pump_AL\:BUART\:tx_state_0\\.q \\Pump_AL\:BUART\:tx_status_0\\.main_1 (7.272:7.272:7.272))
    (INTERCONNECT \\Pump_AL\:BUART\:tx_state_0\\.q \\Pump_AL\:BUART\:txn\\.main_2 (7.272:7.272:7.272))
    (INTERCONNECT \\Pump_AL\:BUART\:tx_state_1\\.q \\Pump_AL\:BUART\:counter_load_not\\.main_0 (4.990:4.990:4.990))
    (INTERCONNECT \\Pump_AL\:BUART\:tx_state_1\\.q \\Pump_AL\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (3.110:3.110:3.110))
    (INTERCONNECT \\Pump_AL\:BUART\:tx_state_1\\.q \\Pump_AL\:BUART\:tx_parity_bit\\.main_1 (3.107:3.107:3.107))
    (INTERCONNECT \\Pump_AL\:BUART\:tx_state_1\\.q \\Pump_AL\:BUART\:tx_state_0\\.main_0 (6.316:6.316:6.316))
    (INTERCONNECT \\Pump_AL\:BUART\:tx_state_1\\.q \\Pump_AL\:BUART\:tx_state_1\\.main_0 (3.107:3.107:3.107))
    (INTERCONNECT \\Pump_AL\:BUART\:tx_state_1\\.q \\Pump_AL\:BUART\:tx_state_2\\.main_0 (3.107:3.107:3.107))
    (INTERCONNECT \\Pump_AL\:BUART\:tx_state_1\\.q \\Pump_AL\:BUART\:tx_status_0\\.main_0 (3.102:3.102:3.102))
    (INTERCONNECT \\Pump_AL\:BUART\:tx_state_1\\.q \\Pump_AL\:BUART\:txn\\.main_1 (3.102:3.102:3.102))
    (INTERCONNECT \\Pump_AL\:BUART\:tx_state_2\\.q \\Pump_AL\:BUART\:counter_load_not\\.main_2 (4.715:4.715:4.715))
    (INTERCONNECT \\Pump_AL\:BUART\:tx_state_2\\.q \\Pump_AL\:BUART\:tx_parity_bit\\.main_3 (2.543:2.543:2.543))
    (INTERCONNECT \\Pump_AL\:BUART\:tx_state_2\\.q \\Pump_AL\:BUART\:tx_state_0\\.main_3 (6.356:6.356:6.356))
    (INTERCONNECT \\Pump_AL\:BUART\:tx_state_2\\.q \\Pump_AL\:BUART\:tx_state_1\\.main_2 (2.543:2.543:2.543))
    (INTERCONNECT \\Pump_AL\:BUART\:tx_state_2\\.q \\Pump_AL\:BUART\:tx_state_2\\.main_2 (2.543:2.543:2.543))
    (INTERCONNECT \\Pump_AL\:BUART\:tx_state_2\\.q \\Pump_AL\:BUART\:tx_status_0\\.main_3 (2.541:2.541:2.541))
    (INTERCONNECT \\Pump_AL\:BUART\:tx_state_2\\.q \\Pump_AL\:BUART\:txn\\.main_4 (2.541:2.541:2.541))
    (INTERCONNECT \\Pump_AL\:BUART\:tx_status_0\\.q \\Pump_AL\:BUART\:sTX\:TxSts\\.status_0 (2.263:2.263:2.263))
    (INTERCONNECT \\Pump_AL\:BUART\:tx_status_2\\.q \\Pump_AL\:BUART\:sTX\:TxSts\\.status_2 (2.869:2.869:2.869))
    (INTERCONNECT \\Pump_AL\:BUART\:txn\\.q Net_1853.main_0 (6.165:6.165:6.165))
    (INTERCONNECT \\Pump_AL\:BUART\:txn\\.q \\Pump_AL\:BUART\:tx_parity_bit\\.main_0 (3.100:3.100:3.100))
    (INTERCONNECT \\Pump_AL\:BUART\:txn\\.q \\Pump_AL\:BUART\:txn\\.main_0 (3.361:3.361:3.361))
    (INTERCONNECT \\Tag\:BUART\:counter_load_not\\.q \\Tag\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (3.598:3.598:3.598))
    (INTERCONNECT \\Tag\:BUART\:pollcount_0\\.q \\Tag\:BUART\:pollcount_0\\.main_2 (3.187:3.187:3.187))
    (INTERCONNECT \\Tag\:BUART\:pollcount_0\\.q \\Tag\:BUART\:pollcount_1\\.main_3 (5.229:5.229:5.229))
    (INTERCONNECT \\Tag\:BUART\:pollcount_0\\.q \\Tag\:BUART\:rx_postpoll\\.main_1 (3.187:3.187:3.187))
    (INTERCONNECT \\Tag\:BUART\:pollcount_0\\.q \\Tag\:BUART\:rx_state_0\\.main_9 (3.806:3.806:3.806))
    (INTERCONNECT \\Tag\:BUART\:pollcount_0\\.q \\Tag\:BUART\:rx_status_3\\.main_6 (3.187:3.187:3.187))
    (INTERCONNECT \\Tag\:BUART\:pollcount_1\\.q \\Tag\:BUART\:pollcount_1\\.main_2 (4.103:4.103:4.103))
    (INTERCONNECT \\Tag\:BUART\:pollcount_1\\.q \\Tag\:BUART\:rx_postpoll\\.main_0 (6.309:6.309:6.309))
    (INTERCONNECT \\Tag\:BUART\:pollcount_1\\.q \\Tag\:BUART\:rx_state_0\\.main_8 (7.632:7.632:7.632))
    (INTERCONNECT \\Tag\:BUART\:pollcount_1\\.q \\Tag\:BUART\:rx_status_3\\.main_5 (6.309:6.309:6.309))
    (INTERCONNECT \\Tag\:BUART\:rx_bitclk_enable\\.q \\Tag\:BUART\:rx_load_fifo\\.main_2 (3.553:3.553:3.553))
    (INTERCONNECT \\Tag\:BUART\:rx_bitclk_enable\\.q \\Tag\:BUART\:rx_state_0\\.main_2 (3.533:3.533:3.533))
    (INTERCONNECT \\Tag\:BUART\:rx_bitclk_enable\\.q \\Tag\:BUART\:rx_state_2\\.main_2 (3.533:3.533:3.533))
    (INTERCONNECT \\Tag\:BUART\:rx_bitclk_enable\\.q \\Tag\:BUART\:rx_state_3\\.main_2 (3.553:3.553:3.553))
    (INTERCONNECT \\Tag\:BUART\:rx_bitclk_enable\\.q \\Tag\:BUART\:rx_status_3\\.main_2 (2.314:2.314:2.314))
    (INTERCONNECT \\Tag\:BUART\:rx_bitclk_enable\\.q \\Tag\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (3.565:3.565:3.565))
    (INTERCONNECT \\Tag\:BUART\:sRX\:RxBitCounter\\.count_0 \\Tag\:BUART\:rx_bitclk_enable\\.main_2 (2.925:2.925:2.925))
    (INTERCONNECT \\Tag\:BUART\:sRX\:RxBitCounter\\.count_1 \\Tag\:BUART\:pollcount_0\\.main_1 (2.931:2.931:2.931))
    (INTERCONNECT \\Tag\:BUART\:sRX\:RxBitCounter\\.count_1 \\Tag\:BUART\:pollcount_1\\.main_1 (4.567:4.567:4.567))
    (INTERCONNECT \\Tag\:BUART\:sRX\:RxBitCounter\\.count_1 \\Tag\:BUART\:rx_bitclk_enable\\.main_1 (2.931:2.931:2.931))
    (INTERCONNECT \\Tag\:BUART\:sRX\:RxBitCounter\\.count_2 \\Tag\:BUART\:pollcount_0\\.main_0 (3.253:3.253:3.253))
    (INTERCONNECT \\Tag\:BUART\:sRX\:RxBitCounter\\.count_2 \\Tag\:BUART\:pollcount_1\\.main_0 (4.709:4.709:4.709))
    (INTERCONNECT \\Tag\:BUART\:sRX\:RxBitCounter\\.count_2 \\Tag\:BUART\:rx_bitclk_enable\\.main_0 (3.253:3.253:3.253))
    (INTERCONNECT \\Tag\:BUART\:sRX\:RxBitCounter\\.count_4 \\Tag\:BUART\:rx_load_fifo\\.main_7 (2.619:2.619:2.619))
    (INTERCONNECT \\Tag\:BUART\:sRX\:RxBitCounter\\.count_4 \\Tag\:BUART\:rx_state_0\\.main_7 (2.625:2.625:2.625))
    (INTERCONNECT \\Tag\:BUART\:sRX\:RxBitCounter\\.count_4 \\Tag\:BUART\:rx_state_2\\.main_7 (2.625:2.625:2.625))
    (INTERCONNECT \\Tag\:BUART\:sRX\:RxBitCounter\\.count_4 \\Tag\:BUART\:rx_state_3\\.main_7 (2.619:2.619:2.619))
    (INTERCONNECT \\Tag\:BUART\:sRX\:RxBitCounter\\.count_5 \\Tag\:BUART\:rx_load_fifo\\.main_6 (3.657:3.657:3.657))
    (INTERCONNECT \\Tag\:BUART\:sRX\:RxBitCounter\\.count_5 \\Tag\:BUART\:rx_state_0\\.main_6 (4.221:4.221:4.221))
    (INTERCONNECT \\Tag\:BUART\:sRX\:RxBitCounter\\.count_5 \\Tag\:BUART\:rx_state_2\\.main_6 (4.221:4.221:4.221))
    (INTERCONNECT \\Tag\:BUART\:sRX\:RxBitCounter\\.count_5 \\Tag\:BUART\:rx_state_3\\.main_6 (3.657:3.657:3.657))
    (INTERCONNECT \\Tag\:BUART\:sRX\:RxBitCounter\\.count_6 \\Tag\:BUART\:rx_load_fifo\\.main_5 (2.644:2.644:2.644))
    (INTERCONNECT \\Tag\:BUART\:sRX\:RxBitCounter\\.count_6 \\Tag\:BUART\:rx_state_0\\.main_5 (2.656:2.656:2.656))
    (INTERCONNECT \\Tag\:BUART\:sRX\:RxBitCounter\\.count_6 \\Tag\:BUART\:rx_state_2\\.main_5 (2.656:2.656:2.656))
    (INTERCONNECT \\Tag\:BUART\:sRX\:RxBitCounter\\.count_6 \\Tag\:BUART\:rx_state_3\\.main_5 (2.644:2.644:2.644))
    (INTERCONNECT \\Tag\:BUART\:rx_counter_load\\.q \\Tag\:BUART\:sRX\:RxBitCounter\\.load (4.224:4.224:4.224))
    (INTERCONNECT \\Tag\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\Tag\:BUART\:rx_status_4\\.main_1 (2.887:2.887:2.887))
    (INTERCONNECT \\Tag\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\Tag\:BUART\:rx_status_5\\.main_0 (2.905:2.905:2.905))
    (INTERCONNECT \\Tag\:BUART\:rx_last\\.q \\Tag\:BUART\:rx_state_2\\.main_8 (5.829:5.829:5.829))
    (INTERCONNECT \\Tag\:BUART\:rx_load_fifo\\.q \\Tag\:BUART\:rx_status_4\\.main_0 (3.380:3.380:3.380))
    (INTERCONNECT \\Tag\:BUART\:rx_load_fifo\\.q \\Tag\:BUART\:sRX\:RxShifter\:u0\\.f0_load (2.644:2.644:2.644))
    (INTERCONNECT \\Tag\:BUART\:rx_postpoll\\.q \\Tag\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.937:2.937:2.937))
    (INTERCONNECT \\Tag\:BUART\:rx_state_0\\.q \\Tag\:BUART\:rx_counter_load\\.main_1 (4.764:4.764:4.764))
    (INTERCONNECT \\Tag\:BUART\:rx_state_0\\.q \\Tag\:BUART\:rx_load_fifo\\.main_1 (4.764:4.764:4.764))
    (INTERCONNECT \\Tag\:BUART\:rx_state_0\\.q \\Tag\:BUART\:rx_state_0\\.main_1 (7.633:7.633:7.633))
    (INTERCONNECT \\Tag\:BUART\:rx_state_0\\.q \\Tag\:BUART\:rx_state_2\\.main_1 (7.633:7.633:7.633))
    (INTERCONNECT \\Tag\:BUART\:rx_state_0\\.q \\Tag\:BUART\:rx_state_3\\.main_1 (4.764:4.764:4.764))
    (INTERCONNECT \\Tag\:BUART\:rx_state_0\\.q \\Tag\:BUART\:rx_state_stop1_reg\\.main_1 (7.633:7.633:7.633))
    (INTERCONNECT \\Tag\:BUART\:rx_state_0\\.q \\Tag\:BUART\:rx_status_3\\.main_1 (9.006:9.006:9.006))
    (INTERCONNECT \\Tag\:BUART\:rx_state_0\\.q \\Tag\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (4.786:4.786:4.786))
    (INTERCONNECT \\Tag\:BUART\:rx_state_2\\.q \\Tag\:BUART\:rx_counter_load\\.main_3 (2.615:2.615:2.615))
    (INTERCONNECT \\Tag\:BUART\:rx_state_2\\.q \\Tag\:BUART\:rx_load_fifo\\.main_4 (2.615:2.615:2.615))
    (INTERCONNECT \\Tag\:BUART\:rx_state_2\\.q \\Tag\:BUART\:rx_state_0\\.main_4 (2.618:2.618:2.618))
    (INTERCONNECT \\Tag\:BUART\:rx_state_2\\.q \\Tag\:BUART\:rx_state_2\\.main_4 (2.618:2.618:2.618))
    (INTERCONNECT \\Tag\:BUART\:rx_state_2\\.q \\Tag\:BUART\:rx_state_3\\.main_4 (2.615:2.615:2.615))
    (INTERCONNECT \\Tag\:BUART\:rx_state_2\\.q \\Tag\:BUART\:rx_state_stop1_reg\\.main_3 (2.618:2.618:2.618))
    (INTERCONNECT \\Tag\:BUART\:rx_state_2\\.q \\Tag\:BUART\:rx_status_3\\.main_4 (4.999:4.999:4.999))
    (INTERCONNECT \\Tag\:BUART\:rx_state_3\\.q \\Tag\:BUART\:rx_counter_load\\.main_2 (2.777:2.777:2.777))
    (INTERCONNECT \\Tag\:BUART\:rx_state_3\\.q \\Tag\:BUART\:rx_load_fifo\\.main_3 (2.777:2.777:2.777))
    (INTERCONNECT \\Tag\:BUART\:rx_state_3\\.q \\Tag\:BUART\:rx_state_0\\.main_3 (2.785:2.785:2.785))
    (INTERCONNECT \\Tag\:BUART\:rx_state_3\\.q \\Tag\:BUART\:rx_state_2\\.main_3 (2.785:2.785:2.785))
    (INTERCONNECT \\Tag\:BUART\:rx_state_3\\.q \\Tag\:BUART\:rx_state_3\\.main_3 (2.777:2.777:2.777))
    (INTERCONNECT \\Tag\:BUART\:rx_state_3\\.q \\Tag\:BUART\:rx_state_stop1_reg\\.main_2 (2.785:2.785:2.785))
    (INTERCONNECT \\Tag\:BUART\:rx_state_3\\.q \\Tag\:BUART\:rx_status_3\\.main_3 (3.700:3.700:3.700))
    (INTERCONNECT \\Tag\:BUART\:rx_state_stop1_reg\\.q \\Tag\:BUART\:rx_status_5\\.main_1 (2.905:2.905:2.905))
    (INTERCONNECT \\Tag\:BUART\:rx_status_3\\.q \\Tag\:BUART\:sRX\:RxSts\\.status_3 (3.674:3.674:3.674))
    (INTERCONNECT \\Tag\:BUART\:rx_status_4\\.q \\Tag\:BUART\:sRX\:RxSts\\.status_4 (2.331:2.331:2.331))
    (INTERCONNECT \\Tag\:BUART\:rx_status_5\\.q \\Tag\:BUART\:sRX\:RxSts\\.status_5 (2.304:2.304:2.304))
    (INTERCONNECT \\Tag\:BUART\:tx_bitclk\\.q \\Tag\:BUART\:counter_load_not\\.main_3 (3.910:3.910:3.910))
    (INTERCONNECT \\Tag\:BUART\:tx_bitclk\\.q \\Tag\:BUART\:tx_state_0\\.main_4 (3.910:3.910:3.910))
    (INTERCONNECT \\Tag\:BUART\:tx_bitclk\\.q \\Tag\:BUART\:tx_state_1\\.main_3 (3.531:3.531:3.531))
    (INTERCONNECT \\Tag\:BUART\:tx_bitclk\\.q \\Tag\:BUART\:tx_state_2\\.main_3 (4.437:4.437:4.437))
    (INTERCONNECT \\Tag\:BUART\:tx_bitclk\\.q \\Tag\:BUART\:tx_status_0\\.main_4 (3.910:3.910:3.910))
    (INTERCONNECT \\Tag\:BUART\:tx_bitclk\\.q \\Tag\:BUART\:txn\\.main_5 (3.531:3.531:3.531))
    (INTERCONNECT \\Tag\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl0_comb \\Tag\:BUART\:tx_bitclk\\.main_0 (2.932:2.932:2.932))
    (INTERCONNECT \\Tag\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl0_comb \\Tag\:BUART\:tx_bitclk_enable_pre\\.main_0 (3.651:3.651:3.651))
    (INTERCONNECT \\Tag\:BUART\:tx_bitclk_enable_pre\\.q \\Tag\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (7.332:7.332:7.332))
    (INTERCONNECT \\Tag\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl1_comb \\Tag\:BUART\:tx_state_1\\.main_4 (4.500:4.500:4.500))
    (INTERCONNECT \\Tag\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl1_comb \\Tag\:BUART\:tx_state_2\\.main_4 (5.041:5.041:5.041))
    (INTERCONNECT \\Tag\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl1_comb \\Tag\:BUART\:txn\\.main_6 (4.500:4.500:4.500))
    (INTERCONNECT \\Tag\:BUART\:tx_ctrl_mark_last\\.q \\Tag\:BUART\:rx_counter_load\\.main_0 (5.870:5.870:5.870))
    (INTERCONNECT \\Tag\:BUART\:tx_ctrl_mark_last\\.q \\Tag\:BUART\:rx_load_fifo\\.main_0 (5.870:5.870:5.870))
    (INTERCONNECT \\Tag\:BUART\:tx_ctrl_mark_last\\.q \\Tag\:BUART\:rx_state_0\\.main_0 (6.435:6.435:6.435))
    (INTERCONNECT \\Tag\:BUART\:tx_ctrl_mark_last\\.q \\Tag\:BUART\:rx_state_2\\.main_0 (6.435:6.435:6.435))
    (INTERCONNECT \\Tag\:BUART\:tx_ctrl_mark_last\\.q \\Tag\:BUART\:rx_state_3\\.main_0 (5.870:5.870:5.870))
    (INTERCONNECT \\Tag\:BUART\:tx_ctrl_mark_last\\.q \\Tag\:BUART\:rx_state_stop1_reg\\.main_0 (6.435:6.435:6.435))
    (INTERCONNECT \\Tag\:BUART\:tx_ctrl_mark_last\\.q \\Tag\:BUART\:rx_status_3\\.main_0 (2.904:2.904:2.904))
    (INTERCONNECT \\Tag\:BUART\:tx_ctrl_mark_last\\.q \\Tag\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (6.783:6.783:6.783))
    (INTERCONNECT \\Tag\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\Tag\:BUART\:sTX\:TxSts\\.status_1 (6.386:6.386:6.386))
    (INTERCONNECT \\Tag\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\Tag\:BUART\:tx_state_0\\.main_2 (3.704:3.704:3.704))
    (INTERCONNECT \\Tag\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\Tag\:BUART\:tx_status_0\\.main_2 (3.704:3.704:3.704))
    (INTERCONNECT \\Tag\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\Tag\:BUART\:sTX\:TxSts\\.status_3 (7.900:7.900:7.900))
    (INTERCONNECT \\Tag\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\Tag\:BUART\:tx_status_2\\.main_0 (7.360:7.360:7.360))
    (INTERCONNECT \\Tag\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\Tag\:BUART\:txn\\.main_3 (2.230:2.230:2.230))
    (INTERCONNECT \\Tag\:BUART\:tx_state_0\\.q \\Tag\:BUART\:counter_load_not\\.main_1 (3.103:3.103:3.103))
    (INTERCONNECT \\Tag\:BUART\:tx_state_0\\.q \\Tag\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (3.112:3.112:3.112))
    (INTERCONNECT \\Tag\:BUART\:tx_state_0\\.q \\Tag\:BUART\:tx_state_0\\.main_1 (3.103:3.103:3.103))
    (INTERCONNECT \\Tag\:BUART\:tx_state_0\\.q \\Tag\:BUART\:tx_state_1\\.main_1 (3.106:3.106:3.106))
    (INTERCONNECT \\Tag\:BUART\:tx_state_0\\.q \\Tag\:BUART\:tx_state_2\\.main_1 (3.108:3.108:3.108))
    (INTERCONNECT \\Tag\:BUART\:tx_state_0\\.q \\Tag\:BUART\:tx_status_0\\.main_1 (3.103:3.103:3.103))
    (INTERCONNECT \\Tag\:BUART\:tx_state_0\\.q \\Tag\:BUART\:txn\\.main_2 (3.106:3.106:3.106))
    (INTERCONNECT \\Tag\:BUART\:tx_state_1\\.q \\Tag\:BUART\:counter_load_not\\.main_0 (3.156:3.156:3.156))
    (INTERCONNECT \\Tag\:BUART\:tx_state_1\\.q \\Tag\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (3.164:3.164:3.164))
    (INTERCONNECT \\Tag\:BUART\:tx_state_1\\.q \\Tag\:BUART\:tx_state_0\\.main_0 (3.156:3.156:3.156))
    (INTERCONNECT \\Tag\:BUART\:tx_state_1\\.q \\Tag\:BUART\:tx_state_1\\.main_0 (3.143:3.143:3.143))
    (INTERCONNECT \\Tag\:BUART\:tx_state_1\\.q \\Tag\:BUART\:tx_state_2\\.main_0 (3.143:3.143:3.143))
    (INTERCONNECT \\Tag\:BUART\:tx_state_1\\.q \\Tag\:BUART\:tx_status_0\\.main_0 (3.156:3.156:3.156))
    (INTERCONNECT \\Tag\:BUART\:tx_state_1\\.q \\Tag\:BUART\:txn\\.main_1 (3.143:3.143:3.143))
    (INTERCONNECT \\Tag\:BUART\:tx_state_2\\.q \\Tag\:BUART\:counter_load_not\\.main_2 (2.991:2.991:2.991))
    (INTERCONNECT \\Tag\:BUART\:tx_state_2\\.q \\Tag\:BUART\:tx_state_0\\.main_3 (2.991:2.991:2.991))
    (INTERCONNECT \\Tag\:BUART\:tx_state_2\\.q \\Tag\:BUART\:tx_state_1\\.main_2 (2.990:2.990:2.990))
    (INTERCONNECT \\Tag\:BUART\:tx_state_2\\.q \\Tag\:BUART\:tx_state_2\\.main_2 (2.852:2.852:2.852))
    (INTERCONNECT \\Tag\:BUART\:tx_state_2\\.q \\Tag\:BUART\:tx_status_0\\.main_3 (2.991:2.991:2.991))
    (INTERCONNECT \\Tag\:BUART\:tx_state_2\\.q \\Tag\:BUART\:txn\\.main_4 (2.990:2.990:2.990))
    (INTERCONNECT \\Tag\:BUART\:tx_status_0\\.q \\Tag\:BUART\:sTX\:TxSts\\.status_0 (6.212:6.212:6.212))
    (INTERCONNECT \\Tag\:BUART\:tx_status_2\\.q \\Tag\:BUART\:sTX\:TxSts\\.status_2 (2.269:2.269:2.269))
    (INTERCONNECT \\Tag\:BUART\:txn\\.q Net_1750.main_0 (6.534:6.534:6.534))
    (INTERCONNECT \\Tag\:BUART\:txn\\.q \\Tag\:BUART\:txn\\.main_0 (3.774:3.774:3.774))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Tag\:BUART\:pollcount_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Tag\:BUART\:pollcount_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Tag\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Tag\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Tag\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Tag\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Tag\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Tag\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Tag\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Tag\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Tag\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Tag\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Tag\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Tag\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Tag\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Tag\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Tag\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Tag\:BUART\:tx_ctrl_mark_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Tag\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Tag\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Tag\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Tag\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\Waitable_1\:TimerHW\\.enable (10.305:10.305:10.305))
    (INTERCONNECT __ONE__.q \\Waitable_2\:TimerHW\\.enable (10.283:10.283:10.283))
    (INTERCONNECT __ONE__.q \\Waitable_3\:TimerHW\\.enable (10.758:10.758:10.758))
    (INTERCONNECT __ONE__.q \\Waitable_4\:TimerHW\\.enable (10.761:10.761:10.761))
    (INTERCONNECT ClockBlock.clk_bus_glb_ff \\I2C_1\:I2C_FF\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_ff_6 \\Waitable_1\:TimerHW\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_ff_6 \\Waitable_2\:TimerHW\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_ff_6 \\Waitable_3\:TimerHW\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_ff_6 \\Waitable_4\:TimerHW\\.clock (0.000:0.000:0.000))
    (INTERCONNECT Rx_TW\(0\)_PAD Rx_TW\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_TW\(0\).pad_out Tx_TW\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Tx_TW\(0\)_PAD Tx_TW\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Rx_PL\(0\)_PAD Rx_PL\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_PL\(0\).pad_out Tx_PL\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Tx_PL\(0\)_PAD Tx_PL\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Rx_LCD1\(0\)_PAD Rx_LCD1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_LCD1\(0\).pad_out Tx_LCD1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Tx_LCD1\(0\)_PAD Tx_LCD1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_LCD2\(0\).pad_out Tx_LCD2\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Tx_LCD2\(0\)_PAD Tx_LCD2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Rx_LCD2\(0\)_PAD Rx_LCD2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT IB1\(0\)_PAD IB1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT IB2\(0\)_PAD IB2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Pin_B1\(0\)_PAD Pin_B1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Pin_B4\(0\)_PAD Pin_B4\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Pin_B2\(0\)_PAD Pin_B2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Pin_B3\(0\)_PAD Pin_B3\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SDA\(0\).pad_out SDA\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT SDA\(0\)_PAD SDA\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SCL\(0\).pad_out SCL\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT SCL\(0\)_PAD SCL\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Rx_Beagle\(0\)_PAD Rx_Beagle\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_Beagle\(0\).pad_out Tx_Beagle\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Tx_Beagle\(0\)_PAD Tx_Beagle\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Rx_Tag\(0\)_PAD Rx_Tag\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_Tag\(0\).pad_out Tx_Tag\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Tx_Tag\(0\)_PAD Tx_Tag\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Rs1\(0\)_PAD Rs1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Rs2\(0\)_PAD Rs2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Rs3\(0\)_PAD Rs3\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Rs4\(0\)_PAD Rs4\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Rs5\(0\)_PAD Rs5\(0\).pad_in (0.000:0.000:0.000))
   )
  )
 )
)
