# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 32
attribute \top 1
attribute \src "dut.sv:83.1-89.10"
module \dffsr2
  attribute \src "dut.sv:88.22-88.38"
  wire $logic_and$dut.sv:88$15_Y
  attribute \src "dut.sv:88.40-88.56"
  wire $logic_and$dut.sv:88$17_Y
  attribute \src "dut.sv:88.32-88.38"
  wire $logic_not$dut.sv:88$14_Y
  attribute \src "dut.sv:88.40-88.47"
  wire $logic_not$dut.sv:88$16_Y
  attribute \gentb_clock 1
  attribute \src "dut.sv:84.20-84.25"
  wire input 3 \clear
  attribute \gentb_clock 1
  attribute \src "dut.sv:84.7-84.10"
  wire input 1 \clk
  attribute \gentb_clock 1
  attribute \src "dut.sv:84.27-84.28"
  wire input 4 \d
  attribute \gentb_clock 1
  attribute \src "dut.sv:84.12-84.18"
  wire input 2 \preset
  attribute \src "dut.sv:85.8-85.9"
  wire output 5 \q
  attribute \src "dut.sv:88.22-88.38"
  cell $logic_and $logic_and$dut.sv:88$15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \preset
    connect \B $logic_not$dut.sv:88$14_Y
    connect \Y $logic_and$dut.sv:88$15_Y
  end
  attribute \src "dut.sv:88.40-88.56"
  cell $logic_and $logic_and$dut.sv:88$17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$dut.sv:88$16_Y
    connect \B \clear
    connect \Y $logic_and$dut.sv:88$17_Y
  end
  attribute \src "dut.sv:88.32-88.38"
  cell $logic_not $logic_not$dut.sv:88$14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \clear
    connect \Y $logic_not$dut.sv:88$14_Y
  end
  attribute \src "dut.sv:88.40-88.47"
  cell $logic_not $logic_not$dut.sv:88$16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \preset
    connect \Y $logic_not$dut.sv:88$16_Y
  end
  attribute \module_not_derived 1
  attribute \src "dut.sv:88.12-88.63"
  cell \dffsr2_sub \uut
    connect \clear $logic_and$dut.sv:88$17_Y
    connect \clk \clk
    connect \d \d
    connect \preset $logic_and$dut.sv:88$15_Y
    connect \q \q
  end
end
attribute \gentb_skip 1
attribute \src "dut.sv:92.1-103.10"
module \dffsr2_sub
  wire $auto$rtlil.cc:3094:Mux$24
  wire $auto$rtlil.cc:3094:Mux$26
  wire $auto$rtlil.cc:3094:Mux$30
  attribute \src "dut.sv:93.20-93.25"
  wire input 3 \clear
  attribute \src "dut.sv:93.7-93.10"
  wire input 1 \clk
  attribute \src "dut.sv:93.27-93.28"
  wire input 4 \d
  attribute \src "dut.sv:93.12-93.18"
  wire input 2 \preset
  attribute \src "dut.sv:94.12-94.13"
  wire output 5 \q
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$25
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \preset
    connect \Y $auto$rtlil.cc:3094:Mux$26
  end
  cell $mux $auto$proc_dff.cc:78:gen_dffsr_complex$23
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \clear
    connect \Y $auto$rtlil.cc:3094:Mux$24
  end
  cell $mux $auto$proc_dff.cc:78:gen_dffsr_complex$29
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3094:Mux$24
    connect \B 1'0
    connect \S \preset
    connect \Y $auto$rtlil.cc:3094:Mux$30
  end
  attribute \src "dut.sv:95.1-102.4"
  cell $dffsr $procdff$31
    parameter \CLK_POLARITY 1
    parameter \CLR_POLARITY 1
    parameter \SET_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \CLR $auto$rtlil.cc:3094:Mux$30
    connect \D \d
    connect \Q \q
    connect \SET $auto$rtlil.cc:3094:Mux$26
  end
end
