Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun May 21 16:50:21 2023
| Host         : DESKTOP-IQA7PSH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file elevator_design_timing_summary_routed.rpt -pb elevator_design_timing_summary_routed.pb -rpx elevator_design_timing_summary_routed.rpx -warn_on_violation
| Design       : elevator_design
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    5           
TIMING-18  Warning           Missing input or output delay  25          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (13)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (14)
5. checking no_input_delay (9)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (13)
-------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: speed_selector (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: c2/c1/c1/process_1.var_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: c2/c1/c2/c2.aux_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: refr_reg[5]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (14)
-------------------------------------------------
 There are 14 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.960        0.000                      0                 1247        0.168        0.000                      0                 1247        4.500        0.000                       0                   586  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.960        0.000                      0                 1247        0.168        0.000                      0                 1247        4.500        0.000                       0                   586  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.960ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.960ns  (required time - arrival time)
  Source:                 c5/aux_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c5/aux_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.026ns  (logic 4.011ns (57.084%)  route 3.015ns (42.915%))
  Logic Levels:           19  (CARRY4=16 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.557     5.078    c5/clock_100_IBUF_BUFG
    SLICE_X48Y20         FDCE                                         r  c5/aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  c5/aux_reg[0]/Q
                         net (fo=3, routed)           1.103     6.637    c5/aux_reg__0[0]
    SLICE_X49Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.761 r  c5/aux[0]_i_11/O
                         net (fo=1, routed)           0.000     6.761    c5/aux[0]_i_11_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.293 r  c5/aux_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.293    c5/aux_reg[0]_i_9_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.407 r  c5/aux_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.407    c5/aux_reg[0]_i_7_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.521 r  c5/aux_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.521    c5/aux_reg[0]_i_15_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.635 r  c5/aux_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.635    c5/aux_reg[0]_i_14_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.749 r  c5/aux_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.009     7.758    c5/aux_reg[0]_i_13_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.872 r  c5/aux_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.872    c5/aux_reg[0]_i_12_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.986 r  c5/aux_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.986    c5/aux_reg[0]_i_10_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.225 f  c5/aux_reg[0]_i_8/O[2]
                         net (fo=32, routed)          1.432     9.657    c5/aux[1]
    SLICE_X51Y20         LUT2 (Prop_lut2_I0_O)        0.302     9.959 f  c5/ok_i_2/O
                         net (fo=3, routed)           0.463    10.422    c5/aux_reg[30]_1
    SLICE_X48Y20         LUT6 (Prop_lut6_I4_O)        0.124    10.546 r  c5/aux[0]_i_6/O
                         net (fo=1, routed)           0.000    10.546    c5/aux[0]_i_6_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.078 r  c5/aux_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.078    c5/aux_reg[0]_i_1_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.192 r  c5/aux_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.192    c5/aux_reg[4]_i_1_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.306 r  c5/aux_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.306    c5/aux_reg[8]_i_1_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.420 r  c5/aux_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.420    c5/aux_reg[12]_i_1_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.534 r  c5/aux_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.543    c5/aux_reg[16]_i_1_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.657 r  c5/aux_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.657    c5/aux_reg[20]_i_1_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.771 r  c5/aux_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.771    c5/aux_reg[24]_i_1_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.105 r  c5/aux_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.105    c5/aux_reg[28]_i_1_n_6
    SLICE_X48Y27         FDCE                                         r  c5/aux_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.437    14.778    c5/clock_100_IBUF_BUFG
    SLICE_X48Y27         FDCE                                         r  c5/aux_reg[29]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X48Y27         FDCE (Setup_fdce_C_D)        0.062    15.065    c5/aux_reg[29]
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                         -12.105    
  -------------------------------------------------------------------
                         slack                                  2.960    

Slack (MET) :             3.055ns  (required time - arrival time)
  Source:                 c5/aux_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c5/aux_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.931ns  (logic 3.916ns (56.496%)  route 3.015ns (43.504%))
  Logic Levels:           19  (CARRY4=16 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.557     5.078    c5/clock_100_IBUF_BUFG
    SLICE_X48Y20         FDCE                                         r  c5/aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  c5/aux_reg[0]/Q
                         net (fo=3, routed)           1.103     6.637    c5/aux_reg__0[0]
    SLICE_X49Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.761 r  c5/aux[0]_i_11/O
                         net (fo=1, routed)           0.000     6.761    c5/aux[0]_i_11_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.293 r  c5/aux_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.293    c5/aux_reg[0]_i_9_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.407 r  c5/aux_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.407    c5/aux_reg[0]_i_7_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.521 r  c5/aux_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.521    c5/aux_reg[0]_i_15_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.635 r  c5/aux_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.635    c5/aux_reg[0]_i_14_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.749 r  c5/aux_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.009     7.758    c5/aux_reg[0]_i_13_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.872 r  c5/aux_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.872    c5/aux_reg[0]_i_12_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.986 r  c5/aux_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.986    c5/aux_reg[0]_i_10_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.225 f  c5/aux_reg[0]_i_8/O[2]
                         net (fo=32, routed)          1.432     9.657    c5/aux[1]
    SLICE_X51Y20         LUT2 (Prop_lut2_I0_O)        0.302     9.959 f  c5/ok_i_2/O
                         net (fo=3, routed)           0.463    10.422    c5/aux_reg[30]_1
    SLICE_X48Y20         LUT6 (Prop_lut6_I4_O)        0.124    10.546 r  c5/aux[0]_i_6/O
                         net (fo=1, routed)           0.000    10.546    c5/aux[0]_i_6_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.078 r  c5/aux_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.078    c5/aux_reg[0]_i_1_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.192 r  c5/aux_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.192    c5/aux_reg[4]_i_1_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.306 r  c5/aux_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.306    c5/aux_reg[8]_i_1_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.420 r  c5/aux_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.420    c5/aux_reg[12]_i_1_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.534 r  c5/aux_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.543    c5/aux_reg[16]_i_1_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.657 r  c5/aux_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.657    c5/aux_reg[20]_i_1_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.771 r  c5/aux_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.771    c5/aux_reg[24]_i_1_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.010 r  c5/aux_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.010    c5/aux_reg[28]_i_1_n_5
    SLICE_X48Y27         FDCE                                         r  c5/aux_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.437    14.778    c5/clock_100_IBUF_BUFG
    SLICE_X48Y27         FDCE                                         r  c5/aux_reg[30]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X48Y27         FDCE (Setup_fdce_C_D)        0.062    15.065    c5/aux_reg[30]
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                         -12.010    
  -------------------------------------------------------------------
                         slack                                  3.055    

Slack (MET) :             3.071ns  (required time - arrival time)
  Source:                 c5/aux_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c5/aux_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.915ns  (logic 3.900ns (56.396%)  route 3.015ns (43.604%))
  Logic Levels:           19  (CARRY4=16 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.557     5.078    c5/clock_100_IBUF_BUFG
    SLICE_X48Y20         FDCE                                         r  c5/aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  c5/aux_reg[0]/Q
                         net (fo=3, routed)           1.103     6.637    c5/aux_reg__0[0]
    SLICE_X49Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.761 r  c5/aux[0]_i_11/O
                         net (fo=1, routed)           0.000     6.761    c5/aux[0]_i_11_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.293 r  c5/aux_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.293    c5/aux_reg[0]_i_9_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.407 r  c5/aux_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.407    c5/aux_reg[0]_i_7_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.521 r  c5/aux_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.521    c5/aux_reg[0]_i_15_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.635 r  c5/aux_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.635    c5/aux_reg[0]_i_14_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.749 r  c5/aux_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.009     7.758    c5/aux_reg[0]_i_13_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.872 r  c5/aux_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.872    c5/aux_reg[0]_i_12_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.986 r  c5/aux_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.986    c5/aux_reg[0]_i_10_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.225 f  c5/aux_reg[0]_i_8/O[2]
                         net (fo=32, routed)          1.432     9.657    c5/aux[1]
    SLICE_X51Y20         LUT2 (Prop_lut2_I0_O)        0.302     9.959 f  c5/ok_i_2/O
                         net (fo=3, routed)           0.463    10.422    c5/aux_reg[30]_1
    SLICE_X48Y20         LUT6 (Prop_lut6_I4_O)        0.124    10.546 r  c5/aux[0]_i_6/O
                         net (fo=1, routed)           0.000    10.546    c5/aux[0]_i_6_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.078 r  c5/aux_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.078    c5/aux_reg[0]_i_1_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.192 r  c5/aux_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.192    c5/aux_reg[4]_i_1_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.306 r  c5/aux_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.306    c5/aux_reg[8]_i_1_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.420 r  c5/aux_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.420    c5/aux_reg[12]_i_1_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.534 r  c5/aux_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.543    c5/aux_reg[16]_i_1_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.657 r  c5/aux_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.657    c5/aux_reg[20]_i_1_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.771 r  c5/aux_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.771    c5/aux_reg[24]_i_1_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.994 r  c5/aux_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.994    c5/aux_reg[28]_i_1_n_7
    SLICE_X48Y27         FDCE                                         r  c5/aux_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.437    14.778    c5/clock_100_IBUF_BUFG
    SLICE_X48Y27         FDCE                                         r  c5/aux_reg[28]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X48Y27         FDCE (Setup_fdce_C_D)        0.062    15.065    c5/aux_reg[28]
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                         -11.994    
  -------------------------------------------------------------------
                         slack                                  3.071    

Slack (MET) :             3.073ns  (required time - arrival time)
  Source:                 c5/aux_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c5/aux_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.912ns  (logic 3.897ns (56.377%)  route 3.015ns (43.623%))
  Logic Levels:           18  (CARRY4=15 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.557     5.078    c5/clock_100_IBUF_BUFG
    SLICE_X48Y20         FDCE                                         r  c5/aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  c5/aux_reg[0]/Q
                         net (fo=3, routed)           1.103     6.637    c5/aux_reg__0[0]
    SLICE_X49Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.761 r  c5/aux[0]_i_11/O
                         net (fo=1, routed)           0.000     6.761    c5/aux[0]_i_11_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.293 r  c5/aux_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.293    c5/aux_reg[0]_i_9_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.407 r  c5/aux_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.407    c5/aux_reg[0]_i_7_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.521 r  c5/aux_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.521    c5/aux_reg[0]_i_15_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.635 r  c5/aux_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.635    c5/aux_reg[0]_i_14_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.749 r  c5/aux_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.009     7.758    c5/aux_reg[0]_i_13_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.872 r  c5/aux_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.872    c5/aux_reg[0]_i_12_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.986 r  c5/aux_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.986    c5/aux_reg[0]_i_10_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.225 f  c5/aux_reg[0]_i_8/O[2]
                         net (fo=32, routed)          1.432     9.657    c5/aux[1]
    SLICE_X51Y20         LUT2 (Prop_lut2_I0_O)        0.302     9.959 f  c5/ok_i_2/O
                         net (fo=3, routed)           0.463    10.422    c5/aux_reg[30]_1
    SLICE_X48Y20         LUT6 (Prop_lut6_I4_O)        0.124    10.546 r  c5/aux[0]_i_6/O
                         net (fo=1, routed)           0.000    10.546    c5/aux[0]_i_6_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.078 r  c5/aux_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.078    c5/aux_reg[0]_i_1_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.192 r  c5/aux_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.192    c5/aux_reg[4]_i_1_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.306 r  c5/aux_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.306    c5/aux_reg[8]_i_1_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.420 r  c5/aux_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.420    c5/aux_reg[12]_i_1_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.534 r  c5/aux_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.543    c5/aux_reg[16]_i_1_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.657 r  c5/aux_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.657    c5/aux_reg[20]_i_1_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.991 r  c5/aux_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.991    c5/aux_reg[24]_i_1_n_6
    SLICE_X48Y26         FDCE                                         r  c5/aux_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.436    14.777    c5/clock_100_IBUF_BUFG
    SLICE_X48Y26         FDCE                                         r  c5/aux_reg[25]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X48Y26         FDCE (Setup_fdce_C_D)        0.062    15.064    c5/aux_reg[25]
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                         -11.991    
  -------------------------------------------------------------------
                         slack                                  3.073    

Slack (MET) :             3.094ns  (required time - arrival time)
  Source:                 c5/aux_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c5/aux_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.891ns  (logic 3.876ns (56.244%)  route 3.015ns (43.756%))
  Logic Levels:           18  (CARRY4=15 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.557     5.078    c5/clock_100_IBUF_BUFG
    SLICE_X48Y20         FDCE                                         r  c5/aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  c5/aux_reg[0]/Q
                         net (fo=3, routed)           1.103     6.637    c5/aux_reg__0[0]
    SLICE_X49Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.761 r  c5/aux[0]_i_11/O
                         net (fo=1, routed)           0.000     6.761    c5/aux[0]_i_11_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.293 r  c5/aux_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.293    c5/aux_reg[0]_i_9_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.407 r  c5/aux_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.407    c5/aux_reg[0]_i_7_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.521 r  c5/aux_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.521    c5/aux_reg[0]_i_15_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.635 r  c5/aux_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.635    c5/aux_reg[0]_i_14_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.749 r  c5/aux_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.009     7.758    c5/aux_reg[0]_i_13_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.872 r  c5/aux_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.872    c5/aux_reg[0]_i_12_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.986 r  c5/aux_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.986    c5/aux_reg[0]_i_10_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.225 f  c5/aux_reg[0]_i_8/O[2]
                         net (fo=32, routed)          1.432     9.657    c5/aux[1]
    SLICE_X51Y20         LUT2 (Prop_lut2_I0_O)        0.302     9.959 f  c5/ok_i_2/O
                         net (fo=3, routed)           0.463    10.422    c5/aux_reg[30]_1
    SLICE_X48Y20         LUT6 (Prop_lut6_I4_O)        0.124    10.546 r  c5/aux[0]_i_6/O
                         net (fo=1, routed)           0.000    10.546    c5/aux[0]_i_6_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.078 r  c5/aux_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.078    c5/aux_reg[0]_i_1_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.192 r  c5/aux_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.192    c5/aux_reg[4]_i_1_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.306 r  c5/aux_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.306    c5/aux_reg[8]_i_1_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.420 r  c5/aux_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.420    c5/aux_reg[12]_i_1_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.534 r  c5/aux_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.543    c5/aux_reg[16]_i_1_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.657 r  c5/aux_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.657    c5/aux_reg[20]_i_1_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.970 r  c5/aux_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.970    c5/aux_reg[24]_i_1_n_4
    SLICE_X48Y26         FDCE                                         r  c5/aux_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.436    14.777    c5/clock_100_IBUF_BUFG
    SLICE_X48Y26         FDCE                                         r  c5/aux_reg[27]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X48Y26         FDCE (Setup_fdce_C_D)        0.062    15.064    c5/aux_reg[27]
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                         -11.970    
  -------------------------------------------------------------------
                         slack                                  3.094    

Slack (MET) :             3.168ns  (required time - arrival time)
  Source:                 c5/aux_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c5/aux_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.817ns  (logic 3.802ns (55.769%)  route 3.015ns (44.231%))
  Logic Levels:           18  (CARRY4=15 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.557     5.078    c5/clock_100_IBUF_BUFG
    SLICE_X48Y20         FDCE                                         r  c5/aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  c5/aux_reg[0]/Q
                         net (fo=3, routed)           1.103     6.637    c5/aux_reg__0[0]
    SLICE_X49Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.761 r  c5/aux[0]_i_11/O
                         net (fo=1, routed)           0.000     6.761    c5/aux[0]_i_11_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.293 r  c5/aux_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.293    c5/aux_reg[0]_i_9_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.407 r  c5/aux_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.407    c5/aux_reg[0]_i_7_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.521 r  c5/aux_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.521    c5/aux_reg[0]_i_15_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.635 r  c5/aux_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.635    c5/aux_reg[0]_i_14_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.749 r  c5/aux_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.009     7.758    c5/aux_reg[0]_i_13_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.872 r  c5/aux_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.872    c5/aux_reg[0]_i_12_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.986 r  c5/aux_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.986    c5/aux_reg[0]_i_10_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.225 f  c5/aux_reg[0]_i_8/O[2]
                         net (fo=32, routed)          1.432     9.657    c5/aux[1]
    SLICE_X51Y20         LUT2 (Prop_lut2_I0_O)        0.302     9.959 f  c5/ok_i_2/O
                         net (fo=3, routed)           0.463    10.422    c5/aux_reg[30]_1
    SLICE_X48Y20         LUT6 (Prop_lut6_I4_O)        0.124    10.546 r  c5/aux[0]_i_6/O
                         net (fo=1, routed)           0.000    10.546    c5/aux[0]_i_6_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.078 r  c5/aux_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.078    c5/aux_reg[0]_i_1_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.192 r  c5/aux_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.192    c5/aux_reg[4]_i_1_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.306 r  c5/aux_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.306    c5/aux_reg[8]_i_1_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.420 r  c5/aux_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.420    c5/aux_reg[12]_i_1_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.534 r  c5/aux_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.543    c5/aux_reg[16]_i_1_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.657 r  c5/aux_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.657    c5/aux_reg[20]_i_1_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.896 r  c5/aux_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.896    c5/aux_reg[24]_i_1_n_5
    SLICE_X48Y26         FDCE                                         r  c5/aux_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.436    14.777    c5/clock_100_IBUF_BUFG
    SLICE_X48Y26         FDCE                                         r  c5/aux_reg[26]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X48Y26         FDCE (Setup_fdce_C_D)        0.062    15.064    c5/aux_reg[26]
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                         -11.896    
  -------------------------------------------------------------------
                         slack                                  3.168    

Slack (MET) :             3.184ns  (required time - arrival time)
  Source:                 c5/aux_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c5/aux_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.801ns  (logic 3.786ns (55.665%)  route 3.015ns (44.335%))
  Logic Levels:           18  (CARRY4=15 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.557     5.078    c5/clock_100_IBUF_BUFG
    SLICE_X48Y20         FDCE                                         r  c5/aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  c5/aux_reg[0]/Q
                         net (fo=3, routed)           1.103     6.637    c5/aux_reg__0[0]
    SLICE_X49Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.761 r  c5/aux[0]_i_11/O
                         net (fo=1, routed)           0.000     6.761    c5/aux[0]_i_11_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.293 r  c5/aux_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.293    c5/aux_reg[0]_i_9_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.407 r  c5/aux_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.407    c5/aux_reg[0]_i_7_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.521 r  c5/aux_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.521    c5/aux_reg[0]_i_15_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.635 r  c5/aux_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.635    c5/aux_reg[0]_i_14_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.749 r  c5/aux_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.009     7.758    c5/aux_reg[0]_i_13_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.872 r  c5/aux_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.872    c5/aux_reg[0]_i_12_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.986 r  c5/aux_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.986    c5/aux_reg[0]_i_10_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.225 f  c5/aux_reg[0]_i_8/O[2]
                         net (fo=32, routed)          1.432     9.657    c5/aux[1]
    SLICE_X51Y20         LUT2 (Prop_lut2_I0_O)        0.302     9.959 f  c5/ok_i_2/O
                         net (fo=3, routed)           0.463    10.422    c5/aux_reg[30]_1
    SLICE_X48Y20         LUT6 (Prop_lut6_I4_O)        0.124    10.546 r  c5/aux[0]_i_6/O
                         net (fo=1, routed)           0.000    10.546    c5/aux[0]_i_6_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.078 r  c5/aux_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.078    c5/aux_reg[0]_i_1_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.192 r  c5/aux_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.192    c5/aux_reg[4]_i_1_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.306 r  c5/aux_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.306    c5/aux_reg[8]_i_1_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.420 r  c5/aux_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.420    c5/aux_reg[12]_i_1_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.534 r  c5/aux_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.543    c5/aux_reg[16]_i_1_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.657 r  c5/aux_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.657    c5/aux_reg[20]_i_1_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.880 r  c5/aux_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.880    c5/aux_reg[24]_i_1_n_7
    SLICE_X48Y26         FDCE                                         r  c5/aux_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.436    14.777    c5/clock_100_IBUF_BUFG
    SLICE_X48Y26         FDCE                                         r  c5/aux_reg[24]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X48Y26         FDCE (Setup_fdce_C_D)        0.062    15.064    c5/aux_reg[24]
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                         -11.880    
  -------------------------------------------------------------------
                         slack                                  3.184    

Slack (MET) :             3.185ns  (required time - arrival time)
  Source:                 c5/aux_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c5/aux_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.798ns  (logic 3.783ns (55.645%)  route 3.015ns (44.355%))
  Logic Levels:           17  (CARRY4=14 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.557     5.078    c5/clock_100_IBUF_BUFG
    SLICE_X48Y20         FDCE                                         r  c5/aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  c5/aux_reg[0]/Q
                         net (fo=3, routed)           1.103     6.637    c5/aux_reg__0[0]
    SLICE_X49Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.761 r  c5/aux[0]_i_11/O
                         net (fo=1, routed)           0.000     6.761    c5/aux[0]_i_11_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.293 r  c5/aux_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.293    c5/aux_reg[0]_i_9_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.407 r  c5/aux_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.407    c5/aux_reg[0]_i_7_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.521 r  c5/aux_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.521    c5/aux_reg[0]_i_15_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.635 r  c5/aux_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.635    c5/aux_reg[0]_i_14_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.749 r  c5/aux_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.009     7.758    c5/aux_reg[0]_i_13_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.872 r  c5/aux_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.872    c5/aux_reg[0]_i_12_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.986 r  c5/aux_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.986    c5/aux_reg[0]_i_10_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.225 f  c5/aux_reg[0]_i_8/O[2]
                         net (fo=32, routed)          1.432     9.657    c5/aux[1]
    SLICE_X51Y20         LUT2 (Prop_lut2_I0_O)        0.302     9.959 f  c5/ok_i_2/O
                         net (fo=3, routed)           0.463    10.422    c5/aux_reg[30]_1
    SLICE_X48Y20         LUT6 (Prop_lut6_I4_O)        0.124    10.546 r  c5/aux[0]_i_6/O
                         net (fo=1, routed)           0.000    10.546    c5/aux[0]_i_6_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.078 r  c5/aux_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.078    c5/aux_reg[0]_i_1_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.192 r  c5/aux_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.192    c5/aux_reg[4]_i_1_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.306 r  c5/aux_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.306    c5/aux_reg[8]_i_1_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.420 r  c5/aux_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.420    c5/aux_reg[12]_i_1_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.534 r  c5/aux_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.543    c5/aux_reg[16]_i_1_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.877 r  c5/aux_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.877    c5/aux_reg[20]_i_1_n_6
    SLICE_X48Y25         FDCE                                         r  c5/aux_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.434    14.775    c5/clock_100_IBUF_BUFG
    SLICE_X48Y25         FDCE                                         r  c5/aux_reg[21]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X48Y25         FDCE (Setup_fdce_C_D)        0.062    15.062    c5/aux_reg[21]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                         -11.877    
  -------------------------------------------------------------------
                         slack                                  3.185    

Slack (MET) :             3.206ns  (required time - arrival time)
  Source:                 c5/aux_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c5/aux_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.777ns  (logic 3.762ns (55.508%)  route 3.015ns (44.492%))
  Logic Levels:           17  (CARRY4=14 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.557     5.078    c5/clock_100_IBUF_BUFG
    SLICE_X48Y20         FDCE                                         r  c5/aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  c5/aux_reg[0]/Q
                         net (fo=3, routed)           1.103     6.637    c5/aux_reg__0[0]
    SLICE_X49Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.761 r  c5/aux[0]_i_11/O
                         net (fo=1, routed)           0.000     6.761    c5/aux[0]_i_11_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.293 r  c5/aux_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.293    c5/aux_reg[0]_i_9_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.407 r  c5/aux_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.407    c5/aux_reg[0]_i_7_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.521 r  c5/aux_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.521    c5/aux_reg[0]_i_15_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.635 r  c5/aux_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.635    c5/aux_reg[0]_i_14_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.749 r  c5/aux_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.009     7.758    c5/aux_reg[0]_i_13_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.872 r  c5/aux_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.872    c5/aux_reg[0]_i_12_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.986 r  c5/aux_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.986    c5/aux_reg[0]_i_10_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.225 f  c5/aux_reg[0]_i_8/O[2]
                         net (fo=32, routed)          1.432     9.657    c5/aux[1]
    SLICE_X51Y20         LUT2 (Prop_lut2_I0_O)        0.302     9.959 f  c5/ok_i_2/O
                         net (fo=3, routed)           0.463    10.422    c5/aux_reg[30]_1
    SLICE_X48Y20         LUT6 (Prop_lut6_I4_O)        0.124    10.546 r  c5/aux[0]_i_6/O
                         net (fo=1, routed)           0.000    10.546    c5/aux[0]_i_6_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.078 r  c5/aux_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.078    c5/aux_reg[0]_i_1_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.192 r  c5/aux_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.192    c5/aux_reg[4]_i_1_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.306 r  c5/aux_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.306    c5/aux_reg[8]_i_1_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.420 r  c5/aux_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.420    c5/aux_reg[12]_i_1_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.534 r  c5/aux_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.543    c5/aux_reg[16]_i_1_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.856 r  c5/aux_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.856    c5/aux_reg[20]_i_1_n_4
    SLICE_X48Y25         FDCE                                         r  c5/aux_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.434    14.775    c5/clock_100_IBUF_BUFG
    SLICE_X48Y25         FDCE                                         r  c5/aux_reg[23]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X48Y25         FDCE (Setup_fdce_C_D)        0.062    15.062    c5/aux_reg[23]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                         -11.856    
  -------------------------------------------------------------------
                         slack                                  3.206    

Slack (MET) :             3.280ns  (required time - arrival time)
  Source:                 c5/aux_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c5/aux_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.703ns  (logic 3.688ns (55.017%)  route 3.015ns (44.983%))
  Logic Levels:           17  (CARRY4=14 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.557     5.078    c5/clock_100_IBUF_BUFG
    SLICE_X48Y20         FDCE                                         r  c5/aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  c5/aux_reg[0]/Q
                         net (fo=3, routed)           1.103     6.637    c5/aux_reg__0[0]
    SLICE_X49Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.761 r  c5/aux[0]_i_11/O
                         net (fo=1, routed)           0.000     6.761    c5/aux[0]_i_11_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.293 r  c5/aux_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.293    c5/aux_reg[0]_i_9_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.407 r  c5/aux_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.407    c5/aux_reg[0]_i_7_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.521 r  c5/aux_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.521    c5/aux_reg[0]_i_15_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.635 r  c5/aux_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.635    c5/aux_reg[0]_i_14_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.749 r  c5/aux_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.009     7.758    c5/aux_reg[0]_i_13_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.872 r  c5/aux_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.872    c5/aux_reg[0]_i_12_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.986 r  c5/aux_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.986    c5/aux_reg[0]_i_10_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.225 f  c5/aux_reg[0]_i_8/O[2]
                         net (fo=32, routed)          1.432     9.657    c5/aux[1]
    SLICE_X51Y20         LUT2 (Prop_lut2_I0_O)        0.302     9.959 f  c5/ok_i_2/O
                         net (fo=3, routed)           0.463    10.422    c5/aux_reg[30]_1
    SLICE_X48Y20         LUT6 (Prop_lut6_I4_O)        0.124    10.546 r  c5/aux[0]_i_6/O
                         net (fo=1, routed)           0.000    10.546    c5/aux[0]_i_6_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.078 r  c5/aux_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.078    c5/aux_reg[0]_i_1_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.192 r  c5/aux_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.192    c5/aux_reg[4]_i_1_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.306 r  c5/aux_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.306    c5/aux_reg[8]_i_1_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.420 r  c5/aux_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.420    c5/aux_reg[12]_i_1_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.534 r  c5/aux_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.543    c5/aux_reg[16]_i_1_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.782 r  c5/aux_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.782    c5/aux_reg[20]_i_1_n_5
    SLICE_X48Y25         FDCE                                         r  c5/aux_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.434    14.775    c5/clock_100_IBUF_BUFG
    SLICE_X48Y25         FDCE                                         r  c5/aux_reg[22]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X48Y25         FDCE (Setup_fdce_C_D)        0.062    15.062    c5/aux_reg[22]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                         -11.782    
  -------------------------------------------------------------------
                         slack                                  3.280    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 c1/keys_stored_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/row_debounce[11].debounce_keys/flipflops_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.593     1.476    c1/clock_100_IBUF_BUFG
    SLICE_X63Y39         FDRE                                         r  c1/keys_stored_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y39         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  c1/keys_stored_reg[11]/Q
                         net (fo=1, routed)           0.116     1.733    c1/row_debounce[11].debounce_keys/D[0]
    SLICE_X63Y37         FDCE                                         r  c1/row_debounce[11].debounce_keys/flipflops_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.862     1.989    c1/row_debounce[11].debounce_keys/clock_100_IBUF_BUFG
    SLICE_X63Y37         FDCE                                         r  c1/row_debounce[11].debounce_keys/flipflops_reg[0]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X63Y37         FDCE (Hold_fdce_C_D)         0.075     1.565    c1/row_debounce[11].debounce_keys/flipflops_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 c1/keys_stored_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/row_debounce[2].debounce_keys/flipflops_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.593     1.476    c1/clock_100_IBUF_BUFG
    SLICE_X63Y38         FDRE                                         r  c1/keys_stored_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y38         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  c1/keys_stored_reg[2]/Q
                         net (fo=1, routed)           0.110     1.727    c1/row_debounce[2].debounce_keys/D[0]
    SLICE_X63Y37         FDCE                                         r  c1/row_debounce[2].debounce_keys/flipflops_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.862     1.989    c1/row_debounce[2].debounce_keys/clock_100_IBUF_BUFG
    SLICE_X63Y37         FDCE                                         r  c1/row_debounce[2].debounce_keys/flipflops_reg[0]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X63Y37         FDCE (Hold_fdce_C_D)         0.066     1.556    c1/row_debounce[2].debounce_keys/flipflops_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 c1/keys_int_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/keys_stored_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.887%)  route 0.121ns (46.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.593     1.476    c1/clock_100_IBUF_BUFG
    SLICE_X65Y39         FDCE                                         r  c1/keys_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y39         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  c1/keys_int_reg[2]/Q
                         net (fo=4, routed)           0.121     1.738    c1/p_1_in4_in
    SLICE_X63Y38         FDRE                                         r  c1/keys_stored_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.864     1.991    c1/clock_100_IBUF_BUFG
    SLICE_X63Y38         FDRE                                         r  c1/keys_stored_reg[2]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X63Y38         FDRE (Hold_fdre_C_D)         0.066     1.558    c1/keys_stored_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 c1/keys_int_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/keys_stored_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.193%)  route 0.108ns (39.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.594     1.477    c1/clock_100_IBUF_BUFG
    SLICE_X64Y40         FDCE                                         r  c1/keys_int_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDCE (Prop_fdce_C_Q)         0.164     1.641 r  c1/keys_int_reg[12]/Q
                         net (fo=3, routed)           0.108     1.750    c1/p_1_in34_in
    SLICE_X63Y39         FDRE                                         r  c1/keys_stored_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.864     1.991    c1/clock_100_IBUF_BUFG
    SLICE_X63Y39         FDRE                                         r  c1/keys_stored_reg[12]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X63Y39         FDRE (Hold_fdre_C_D)         0.066     1.558    c1/keys_stored_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 c1/row_debounce[1].debounce_keys/flipflops_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/row_debounce[1].debounce_keys/result_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.246ns (76.992%)  route 0.074ns (23.008%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.590     1.473    c1/row_debounce[1].debounce_keys/clock_100_IBUF_BUFG
    SLICE_X60Y36         FDCE                                         r  c1/row_debounce[1].debounce_keys/flipflops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDCE (Prop_fdce_C_Q)         0.148     1.621 r  c1/row_debounce[1].debounce_keys/flipflops_reg[1]/Q
                         net (fo=2, routed)           0.074     1.695    c1/row_debounce[1].debounce_keys/p_0_in
    SLICE_X60Y36         LUT4 (Prop_lut4_I2_O)        0.098     1.793 r  c1/row_debounce[1].debounce_keys/result_i_1__13/O
                         net (fo=1, routed)           0.000     1.793    c1/row_debounce[1].debounce_keys/result_i_1__13_n_0
    SLICE_X60Y36         FDCE                                         r  c1/row_debounce[1].debounce_keys/result_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.859     1.986    c1/row_debounce[1].debounce_keys/clock_100_IBUF_BUFG
    SLICE_X60Y36         FDCE                                         r  c1/row_debounce[1].debounce_keys/result_reg/C
                         clock pessimism             -0.513     1.473    
    SLICE_X60Y36         FDCE (Hold_fdce_C_D)         0.120     1.593    c1/row_debounce[1].debounce_keys/result_reg
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 c1/row_debounce[0].debounce_keys/flipflops_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/row_debounce[0].debounce_keys/result_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.563     1.446    c1/row_debounce[0].debounce_keys/clock_100_IBUF_BUFG
    SLICE_X57Y33         FDCE                                         r  c1/row_debounce[0].debounce_keys/flipflops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y33         FDCE (Prop_fdce_C_Q)         0.128     1.574 r  c1/row_debounce[0].debounce_keys/flipflops_reg[1]/Q
                         net (fo=2, routed)           0.069     1.643    c1/row_debounce[0].debounce_keys/p_0_in
    SLICE_X57Y33         LUT4 (Prop_lut4_I2_O)        0.099     1.742 r  c1/row_debounce[0].debounce_keys/result_i_1__14/O
                         net (fo=1, routed)           0.000     1.742    c1/row_debounce[0].debounce_keys/result_i_1__14_n_0
    SLICE_X57Y33         FDCE                                         r  c1/row_debounce[0].debounce_keys/result_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.830     1.957    c1/row_debounce[0].debounce_keys/clock_100_IBUF_BUFG
    SLICE_X57Y33         FDCE                                         r  c1/row_debounce[0].debounce_keys/result_reg/C
                         clock pessimism             -0.511     1.446    
    SLICE_X57Y33         FDCE (Hold_fdce_C_D)         0.091     1.537    c1/row_debounce[0].debounce_keys/result_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 c1/row_debounce[6].debounce_keys/flipflops_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/row_debounce[6].debounce_keys/result_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.227ns (76.391%)  route 0.070ns (23.609%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.564     1.447    c1/row_debounce[6].debounce_keys/clock_100_IBUF_BUFG
    SLICE_X57Y35         FDCE                                         r  c1/row_debounce[6].debounce_keys/flipflops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y35         FDCE (Prop_fdce_C_Q)         0.128     1.575 r  c1/row_debounce[6].debounce_keys/flipflops_reg[1]/Q
                         net (fo=2, routed)           0.070     1.645    c1/row_debounce[6].debounce_keys/p_0_in
    SLICE_X57Y35         LUT4 (Prop_lut4_I2_O)        0.099     1.744 r  c1/row_debounce[6].debounce_keys/result_i_1__8/O
                         net (fo=1, routed)           0.000     1.744    c1/row_debounce[6].debounce_keys/result_i_1__8_n_0
    SLICE_X57Y35         FDCE                                         r  c1/row_debounce[6].debounce_keys/result_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.832     1.959    c1/row_debounce[6].debounce_keys/clock_100_IBUF_BUFG
    SLICE_X57Y35         FDCE                                         r  c1/row_debounce[6].debounce_keys/result_reg/C
                         clock pessimism             -0.512     1.447    
    SLICE_X57Y35         FDCE (Hold_fdce_C_D)         0.091     1.538    c1/row_debounce[6].debounce_keys/result_reg
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 c1/row_debounce[5].debounce_keys/flipflops_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/row_debounce[5].debounce_keys/result_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.227ns (76.391%)  route 0.070ns (23.609%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.590     1.473    c1/row_debounce[5].debounce_keys/clock_100_IBUF_BUFG
    SLICE_X59Y34         FDCE                                         r  c1/row_debounce[5].debounce_keys/flipflops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y34         FDCE (Prop_fdce_C_Q)         0.128     1.601 r  c1/row_debounce[5].debounce_keys/flipflops_reg[1]/Q
                         net (fo=2, routed)           0.070     1.671    c1/row_debounce[5].debounce_keys/p_0_in
    SLICE_X59Y34         LUT4 (Prop_lut4_I2_O)        0.099     1.770 r  c1/row_debounce[5].debounce_keys/result_i_1__9/O
                         net (fo=1, routed)           0.000     1.770    c1/row_debounce[5].debounce_keys/result_i_1__9_n_0
    SLICE_X59Y34         FDCE                                         r  c1/row_debounce[5].debounce_keys/result_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.858     1.985    c1/row_debounce[5].debounce_keys/clock_100_IBUF_BUFG
    SLICE_X59Y34         FDCE                                         r  c1/row_debounce[5].debounce_keys/result_reg/C
                         clock pessimism             -0.512     1.473    
    SLICE_X59Y34         FDCE (Hold_fdce_C_D)         0.091     1.564    c1/row_debounce[5].debounce_keys/result_reg
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 c1/row_debounce[14].debounce_keys/flipflops_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/row_debounce[14].debounce_keys/result_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.227ns (76.370%)  route 0.070ns (23.630%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.586     1.469    c1/row_debounce[14].debounce_keys/clock_100_IBUF_BUFG
    SLICE_X61Y30         FDCE                                         r  c1/row_debounce[14].debounce_keys/flipflops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y30         FDCE (Prop_fdce_C_Q)         0.128     1.597 r  c1/row_debounce[14].debounce_keys/flipflops_reg[1]/Q
                         net (fo=2, routed)           0.070     1.667    c1/row_debounce[14].debounce_keys/p_0_in
    SLICE_X61Y30         LUT4 (Prop_lut4_I2_O)        0.099     1.766 r  c1/row_debounce[14].debounce_keys/result_i_1__0/O
                         net (fo=1, routed)           0.000     1.766    c1/row_debounce[14].debounce_keys/result_i_1__0_n_0
    SLICE_X61Y30         FDCE                                         r  c1/row_debounce[14].debounce_keys/result_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.854     1.981    c1/row_debounce[14].debounce_keys/clock_100_IBUF_BUFG
    SLICE_X61Y30         FDCE                                         r  c1/row_debounce[14].debounce_keys/result_reg/C
                         clock pessimism             -0.512     1.469    
    SLICE_X61Y30         FDCE (Hold_fdce_C_D)         0.091     1.560    c1/row_debounce[14].debounce_keys/result_reg
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 c1/keys_stored_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/row_debounce[4].debounce_keys/flipflops_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.618%)  route 0.155ns (52.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.592     1.475    c1/clock_100_IBUF_BUFG
    SLICE_X61Y38         FDRE                                         r  c1/keys_stored_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  c1/keys_stored_reg[4]/Q
                         net (fo=1, routed)           0.155     1.771    c1/row_debounce[4].debounce_keys/D[0]
    SLICE_X59Y37         FDCE                                         r  c1/row_debounce[4].debounce_keys/flipflops_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.860     1.987    c1/row_debounce[4].debounce_keys/clock_100_IBUF_BUFG
    SLICE_X59Y37         FDCE                                         r  c1/row_debounce[4].debounce_keys/flipflops_reg[0]/C
                         clock pessimism             -0.498     1.489    
    SLICE_X59Y37         FDCE (Hold_fdce_C_D)         0.075     1.564    c1/row_debounce[4].debounce_keys/flipflops_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.207    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_100 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_100_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y22   refr_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y22   refr_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y22   refr_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y22   refr_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y22   refr_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y22   refr_reg[5]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X65Y40   c1/FSM_onehot_columns_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y42   c1/FSM_onehot_columns_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y42   c1/FSM_onehot_columns_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y22   refr_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y22   refr_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y22   refr_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y22   refr_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y22   refr_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y22   refr_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y22   refr_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y22   refr_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y22   refr_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y22   refr_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y22   refr_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y22   refr_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y22   refr_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y22   refr_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y22   refr_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y22   refr_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y22   refr_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y22   refr_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y22   refr_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y22   refr_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 c2/c2/c0/c1.aux_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            openDoors
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.907ns  (logic 4.402ns (44.430%)  route 5.505ns (55.570%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDCE                         0.000     0.000 r  c2/c2/c0/c1.aux_reg[1]/C
    SLICE_X54Y19         FDCE (Prop_fdce_C_Q)         0.478     0.478 f  c2/c2/c0/c1.aux_reg[1]/Q
                         net (fo=88, routed)          0.471     0.949    c2/c2/c0/Q[1]
    SLICE_X54Y19         LUT2 (Prop_lut2_I0_O)        0.295     1.244 f  c2/c2/c0/openDoors_OBUF_inst_i_2/O
                         net (fo=16, routed)          1.209     2.453    c2/c2/c0/c1.aux_reg[1]_0
    SLICE_X54Y22         LUT6 (Prop_lut6_I4_O)        0.124     2.577 r  c2/c2/c0/openDoors_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.825     6.402    openDoors_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.505     9.907 r  openDoors_OBUF_inst/O
                         net (fo=0)                   0.000     9.907    openDoors
    U16                                                               r  openDoors (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c2/c2/c0/c1.aux_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SSDout[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.216ns  (logic 4.171ns (50.769%)  route 4.045ns (49.231%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDCE                         0.000     0.000 r  c2/c2/c0/c1.aux_reg[0]/C
    SLICE_X54Y19         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  c2/c2/c0/c1.aux_reg[0]/Q
                         net (fo=91, routed)          2.520     3.038    c2/c2/c0/Q[0]
    SLICE_X65Y23         LUT6 (Prop_lut6_I5_O)        0.124     3.162 r  c2/c2/c0/SSDout_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.525     4.687    SSDout_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     8.216 r  SSDout_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.216    SSDout[1]
    W6                                                                r  SSDout[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c2/c2/c0/c1.aux_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SSDout[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.179ns  (logic 4.178ns (51.075%)  route 4.002ns (48.925%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDCE                         0.000     0.000 r  c2/c2/c0/c1.aux_reg[0]/C
    SLICE_X54Y19         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  c2/c2/c0/c1.aux_reg[0]/Q
                         net (fo=91, routed)          2.341     2.859    c2/c2/c0/Q[0]
    SLICE_X65Y21         LUT6 (Prop_lut6_I0_O)        0.124     2.983 r  c2/c2/c0/SSDout_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.661     4.644    SSDout_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     8.179 r  SSDout_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.179    SSDout[3]
    V8                                                                r  SSDout[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c2/c2/c0/c1.aux_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SSDout[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.173ns  (logic 4.173ns (51.063%)  route 4.000ns (48.937%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDCE                         0.000     0.000 r  c2/c2/c0/c1.aux_reg[0]/C
    SLICE_X54Y19         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  c2/c2/c0/c1.aux_reg[0]/Q
                         net (fo=91, routed)          2.094     2.612    c2/c2/c0/Q[0]
    SLICE_X65Y17         LUT6 (Prop_lut6_I4_O)        0.124     2.736 r  c2/c2/c0/SSDout_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.905     4.642    SSDout_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     8.173 r  SSDout_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.173    SSDout[6]
    U7                                                                r  SSDout[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c2/c2/c0/c1.aux_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SSDout[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.123ns  (logic 4.162ns (51.234%)  route 3.961ns (48.766%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDCE                         0.000     0.000 r  c2/c2/c0/c1.aux_reg[0]/C
    SLICE_X54Y19         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  c2/c2/c0/c1.aux_reg[0]/Q
                         net (fo=91, routed)          2.289     2.807    c2/c2/c0/Q[0]
    SLICE_X65Y17         LUT6 (Prop_lut6_I0_O)        0.124     2.931 r  c2/c2/c0/SSDout_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.672     4.603    SSDout_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     8.123 r  SSDout_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.123    SSDout[4]
    U5                                                                r  SSDout[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c2/c2/c0/c1.aux_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SSDout[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.122ns  (logic 4.153ns (51.127%)  route 3.970ns (48.873%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDCE                         0.000     0.000 r  c2/c2/c0/c1.aux_reg[0]/C
    SLICE_X54Y19         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  c2/c2/c0/c1.aux_reg[0]/Q
                         net (fo=91, routed)          2.298     2.816    c2/c2/c0/Q[0]
    SLICE_X65Y23         LUT6 (Prop_lut6_I1_O)        0.124     2.940 r  c2/c2/c0/SSDout_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.672     4.612    SSDout_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     8.122 r  SSDout_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.122    SSDout[0]
    W7                                                                r  SSDout[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c2/c2/c0/c1.aux_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SSDout[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.966ns  (logic 4.146ns (52.052%)  route 3.820ns (47.948%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDCE                         0.000     0.000 r  c2/c2/c0/c1.aux_reg[0]/C
    SLICE_X54Y19         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  c2/c2/c0/c1.aux_reg[0]/Q
                         net (fo=91, routed)          2.294     2.812    c2/c2/c0/Q[0]
    SLICE_X65Y17         LUT6 (Prop_lut6_I0_O)        0.124     2.936 r  c2/c2/c0/SSDout_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.525     4.462    SSDout_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     7.966 r  SSDout_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.966    SSDout[5]
    V5                                                                r  SSDout[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c2/c2/c0/c1.aux_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SSDout[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.952ns  (logic 4.177ns (52.528%)  route 3.775ns (47.472%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y21         FDCE                         0.000     0.000 r  c2/c2/c0/c1.aux_reg[3]/C
    SLICE_X54Y21         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  c2/c2/c0/c1.aux_reg[3]/Q
                         net (fo=94, routed)          2.108     2.626    c2/c2/c0/Q[3]
    SLICE_X65Y21         LUT6 (Prop_lut6_I2_O)        0.124     2.750 r  c2/c2/c0/SSDout_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.668     4.417    SSDout_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     7.952 r  SSDout_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.952    SSDout[2]
    U8                                                                r  SSDout[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_100
                            (input port)
  Destination:            c4/aux_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.253ns  (logic 1.448ns (23.164%)  route 4.805ns (76.836%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  reset_100 (IN)
                         net (fo=0)                   0.000     0.000    reset_100
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  reset_100_IBUF_inst/O
                         net (fo=228, routed)         4.805     6.253    c4/reset_100_IBUF
    SLICE_X56Y22         FDCE                                         f  c4/aux_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_100
                            (input port)
  Destination:            c2/c2/c0/c1.aux_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.821ns  (logic 1.448ns (24.884%)  route 4.372ns (75.116%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  reset_100 (IN)
                         net (fo=0)                   0.000     0.000    reset_100
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  reset_100_IBUF_inst/O
                         net (fo=228, routed)         4.372     5.821    c2/c2/c0/reset_100_IBUF
    SLICE_X54Y19         FDCE                                         f  c2/c2/c0/c1.aux_reg[0]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 c2/c2/c0/c1.aux_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            c2/c2/c0/c1.aux_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.408ns  (logic 0.209ns (51.275%)  route 0.199ns (48.725%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDCE                         0.000     0.000 r  c2/c2/c0/c1.aux_reg[0]/C
    SLICE_X54Y19         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  c2/c2/c0/c1.aux_reg[0]/Q
                         net (fo=91, routed)          0.199     0.363    c2/c2/c0/Q[0]
    SLICE_X54Y19         LUT1 (Prop_lut1_I0_O)        0.045     0.408 r  c2/c2/c0/c1.aux[0]_i_1/O
                         net (fo=1, routed)           0.000     0.408    c2/c2/c0/c1.aux[0]_i_1_n_0
    SLICE_X54Y19         FDCE                                         r  c2/c2/c0/c1.aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c4/aux_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            c4/aux_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.409ns  (logic 0.209ns (51.162%)  route 0.200ns (48.838%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y22         FDCE                         0.000     0.000 r  c4/aux_reg/C
    SLICE_X56Y22         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  c4/aux_reg/Q
                         net (fo=7, routed)           0.200     0.364    c3/dir
    SLICE_X56Y22         LUT2 (Prop_lut2_I1_O)        0.045     0.409 r  c3/aux_i_1/O
                         net (fo=1, routed)           0.000     0.409    c4/aux_reg_0
    SLICE_X56Y22         FDCE                                         r  c4/aux_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c2/c2/c0/c1.aux_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            c2/c2/c0/c1.aux_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.522ns  (logic 0.207ns (39.685%)  route 0.315ns (60.315%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDCE                         0.000     0.000 r  c2/c2/c0/c1.aux_reg[0]/C
    SLICE_X54Y19         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  c2/c2/c0/c1.aux_reg[0]/Q
                         net (fo=91, routed)          0.199     0.363    c2/c2/c0/Q[0]
    SLICE_X54Y19         LUT3 (Prop_lut3_I1_O)        0.043     0.406 r  c2/c2/c0/c1.aux[1]_i_1/O
                         net (fo=1, routed)           0.116     0.522    c2/c2/c0/c1.aux[1]_i_1_n_0
    SLICE_X54Y19         FDCE                                         r  c2/c2/c0/c1.aux_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c2/c2/c0/c1.aux_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            c2/c2/c0/c1.aux_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.533ns  (logic 0.212ns (39.766%)  route 0.321ns (60.234%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDCE                         0.000     0.000 r  c2/c2/c0/c1.aux_reg[0]/C
    SLICE_X54Y19         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  c2/c2/c0/c1.aux_reg[0]/Q
                         net (fo=91, routed)          0.205     0.369    c2/c2/c0/Q[0]
    SLICE_X54Y21         LUT4 (Prop_lut4_I3_O)        0.048     0.417 r  c2/c2/c0/c1.aux[2]_i_1/O
                         net (fo=1, routed)           0.116     0.533    c2/c2/c0/c1.aux[2]_i_1_n_0
    SLICE_X54Y21         FDCE                                         r  c2/c2/c0/c1.aux_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c2/c2/c0/c1.aux_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            c2/c2/c0/c1.aux_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.581ns  (logic 0.209ns (35.992%)  route 0.372ns (64.008%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDCE                         0.000     0.000 r  c2/c2/c0/c1.aux_reg[0]/C
    SLICE_X54Y19         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  c2/c2/c0/c1.aux_reg[0]/Q
                         net (fo=91, routed)          0.201     0.365    c2/c2/c0/Q[0]
    SLICE_X54Y21         LUT5 (Prop_lut5_I3_O)        0.045     0.410 r  c2/c2/c0/c1.aux[3]_i_2/O
                         net (fo=1, routed)           0.171     0.581    c2/c2/c0/c1.aux[3]_i_2_n_0
    SLICE_X54Y21         FDCE                                         r  c2/c2/c0/c1.aux_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_100
                            (input port)
  Destination:            c2/c2/c0/c1.aux_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.115ns  (logic 0.217ns (10.244%)  route 1.898ns (89.756%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  reset_100 (IN)
                         net (fo=0)                   0.000     0.000    reset_100
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 f  reset_100_IBUF_inst/O
                         net (fo=228, routed)         1.898     2.115    c2/c2/c0/reset_100_IBUF
    SLICE_X54Y21         FDCE                                         f  c2/c2/c0/c1.aux_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_100
                            (input port)
  Destination:            c2/c2/c0/c1.aux_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.115ns  (logic 0.217ns (10.244%)  route 1.898ns (89.756%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  reset_100 (IN)
                         net (fo=0)                   0.000     0.000    reset_100
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 f  reset_100_IBUF_inst/O
                         net (fo=228, routed)         1.898     2.115    c2/c2/c0/reset_100_IBUF
    SLICE_X54Y21         FDCE                                         f  c2/c2/c0/c1.aux_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_100
                            (input port)
  Destination:            c2/c2/c0/c1.aux_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.165ns  (logic 0.217ns (10.007%)  route 1.948ns (89.993%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  reset_100 (IN)
                         net (fo=0)                   0.000     0.000    reset_100
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 f  reset_100_IBUF_inst/O
                         net (fo=228, routed)         1.948     2.165    c2/c2/c0/reset_100_IBUF
    SLICE_X54Y19         FDCE                                         f  c2/c2/c0/c1.aux_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_100
                            (input port)
  Destination:            c2/c2/c0/c1.aux_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.165ns  (logic 0.217ns (10.007%)  route 1.948ns (89.993%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  reset_100 (IN)
                         net (fo=0)                   0.000     0.000    reset_100
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 f  reset_100_IBUF_inst/O
                         net (fo=228, routed)         1.948     2.165    c2/c2/c0/reset_100_IBUF
    SLICE_X54Y19         FDCE                                         f  c2/c2/c0/c1.aux_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_100
                            (input port)
  Destination:            c4/aux_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.318ns  (logic 0.217ns (9.345%)  route 2.102ns (90.655%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  reset_100 (IN)
                         net (fo=0)                   0.000     0.000    reset_100
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 f  reset_100_IBUF_inst/O
                         net (fo=228, routed)         2.102     2.318    c4/reset_100_IBUF
    SLICE_X56Y22         FDCE                                         f  c4/aux_reg/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 c3/memory_matrix_reg[2,6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            openDoors
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.780ns  (logic 4.457ns (37.834%)  route 7.323ns (62.166%))
  Logic Levels:           5  (LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.627     5.148    c3/clock_100_IBUF_BUFG
    SLICE_X63Y18         FDRE                                         r  c3/memory_matrix_reg[2,6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDRE (Prop_fdre_C_Q)         0.456     5.604 f  c3/memory_matrix_reg[2,6]/Q
                         net (fo=5, routed)           1.319     6.923    c3/memory_matrix_reg[2,6]__0
    SLICE_X63Y22         LUT6 (Prop_lut6_I1_O)        0.124     7.047 f  c3/openDoors_OBUF_inst_i_7/O
                         net (fo=3, routed)           0.325     7.372    c3/openDoors_OBUF_inst_i_7_n_0
    SLICE_X60Y22         LUT6 (Prop_lut6_I0_O)        0.124     7.496 f  c3/openDoors_OBUF_inst_i_4/O
                         net (fo=3, routed)           0.778     8.274    c3/openDoors_OBUF_inst_i_4_n_0
    SLICE_X59Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.398 r  c3/openDoors_OBUF_inst_i_3/O
                         net (fo=5, routed)           1.076     9.474    c2/c2/c0/change_dir_reg_1
    SLICE_X54Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.598 r  c2/c2/c0/openDoors_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.825    13.423    openDoors_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.505    16.928 r  openDoors_OBUF_inst/O
                         net (fo=0)                   0.000    16.928    openDoors
    U16                                                               r  openDoors (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/FSM_onehot_columns_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pmod_columns[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.463ns  (logic 4.147ns (48.999%)  route 4.316ns (51.001%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.637     5.158    c1/clock_100_IBUF_BUFG
    SLICE_X64Y42         FDCE                                         r  c1/FSM_onehot_columns_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y42         FDCE (Prop_fdce_C_Q)         0.518     5.676 r  c1/FSM_onehot_columns_reg[2]/Q
                         net (fo=12, routed)          0.817     6.493    c1/FSM_onehot_columns_reg_n_0_[2]
    SLICE_X64Y42         LUT5 (Prop_lut5_I3_O)        0.124     6.617 r  c1/pmod_columns_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.499    10.117    pmod_columns_OBUF[4]
    J1                   OBUF (Prop_obuf_I_O)         3.505    13.622 r  pmod_columns_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.622    pmod_columns[4]
    J1                                                                r  pmod_columns[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/FSM_onehot_columns_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pmod_columns[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.396ns  (logic 4.096ns (48.785%)  route 4.300ns (51.215%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.637     5.158    c1/clock_100_IBUF_BUFG
    SLICE_X65Y42         FDCE                                         r  c1/FSM_onehot_columns_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y42         FDCE (Prop_fdce_C_Q)         0.456     5.614 r  c1/FSM_onehot_columns_reg[1]/Q
                         net (fo=13, routed)          1.184     6.798    c1/FSM_onehot_columns_reg_n_0_[1]
    SLICE_X64Y42         LUT5 (Prop_lut5_I4_O)        0.124     6.922 r  c1/pmod_columns_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.116    10.038    pmod_columns_OBUF[3]
    L2                   OBUF (Prop_obuf_I_O)         3.516    13.554 r  pmod_columns_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.554    pmod_columns[3]
    L2                                                                r  pmod_columns[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/FSM_onehot_columns_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pmod_columns[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.298ns  (logic 4.132ns (49.792%)  route 4.166ns (50.208%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.637     5.158    c1/clock_100_IBUF_BUFG
    SLICE_X64Y42         FDCE                                         r  c1/FSM_onehot_columns_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y42         FDCE (Prop_fdce_C_Q)         0.518     5.676 r  c1/FSM_onehot_columns_reg[2]/Q
                         net (fo=12, routed)          0.979     6.655    c1/FSM_onehot_columns_reg_n_0_[2]
    SLICE_X65Y40         LUT4 (Prop_lut4_I2_O)        0.124     6.779 r  c1/pmod_columns_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.187     9.967    pmod_columns_OBUF[1]
    G2                   OBUF (Prop_obuf_I_O)         3.490    13.457 r  pmod_columns_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.457    pmod_columns[1]
    G2                                                                r  pmod_columns[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/FSM_onehot_columns_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pmod_columns[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.212ns  (logic 4.150ns (50.537%)  route 4.062ns (49.463%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.637     5.158    c1/clock_100_IBUF_BUFG
    SLICE_X64Y42         FDCE                                         r  c1/FSM_onehot_columns_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y42         FDCE (Prop_fdce_C_Q)         0.518     5.676 r  c1/FSM_onehot_columns_reg[4]/Q
                         net (fo=10, routed)          1.094     6.770    c1/FSM_onehot_columns_reg_n_0_[4]
    SLICE_X64Y42         LUT4 (Prop_lut4_I1_O)        0.124     6.894 r  c1/pmod_columns_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.968     9.862    pmod_columns_OBUF[2]
    J2                   OBUF (Prop_obuf_I_O)         3.508    13.370 r  pmod_columns_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.370    pmod_columns[2]
    J2                                                                r  pmod_columns[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c2/c2/c1/refresh_clock_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_display[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.919ns  (logic 4.369ns (55.175%)  route 3.550ns (44.825%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.563     5.084    c2/c2/c1/clock_100_IBUF_BUFG
    SLICE_X50Y16         FDCE                                         r  c2/c2/c1/refresh_clock_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y16         FDCE (Prop_fdce_C_Q)         0.518     5.602 f  c2/c2/c1/refresh_clock_reg[17]/Q
                         net (fo=12, routed)          1.796     7.399    c2/c2/c1/anodes_activate[0]
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.150     7.549 r  c2/c2/c1/anode_display_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.753     9.302    anode_display_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.701    13.003 r  anode_display_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.003    anode_display[1]
    U4                                                                r  anode_display[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c2/c2/c1/refresh_clock_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_display[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.891ns  (logic 4.388ns (55.608%)  route 3.503ns (44.392%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.563     5.084    c2/c2/c1/clock_100_IBUF_BUFG
    SLICE_X50Y16         FDCE                                         r  c2/c2/c1/refresh_clock_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y16         FDCE (Prop_fdce_C_Q)         0.518     5.602 f  c2/c2/c1/refresh_clock_reg[17]/Q
                         net (fo=12, routed)          1.801     7.404    c2/c2/c1/anodes_activate[0]
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.152     7.556 r  c2/c2/c1/anode_display_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.702     9.257    anode_display_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.718    12.976 r  anode_display_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.976    anode_display[3]
    W4                                                                r  anode_display[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c2/c2/c1/refresh_clock_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_display[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.851ns  (logic 4.145ns (52.794%)  route 3.706ns (47.206%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.563     5.084    c2/c2/c1/clock_100_IBUF_BUFG
    SLICE_X50Y16         FDCE                                         r  c2/c2/c1/refresh_clock_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y16         FDCE (Prop_fdce_C_Q)         0.518     5.602 r  c2/c2/c1/refresh_clock_reg[17]/Q
                         net (fo=12, routed)          1.796     7.399    c2/c2/c1/anodes_activate[0]
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.124     7.523 r  c2/c2/c1/anode_display_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.910     9.432    anode_display_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    12.935 r  anode_display_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.935    anode_display[0]
    U2                                                                r  anode_display[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c2/c2/c1/refresh_clock_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_display[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.716ns  (logic 4.165ns (53.982%)  route 3.551ns (46.018%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.563     5.084    c2/c2/c1/clock_100_IBUF_BUFG
    SLICE_X50Y16         FDCE                                         r  c2/c2/c1/refresh_clock_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y16         FDCE (Prop_fdce_C_Q)         0.518     5.602 r  c2/c2/c1/refresh_clock_reg[17]/Q
                         net (fo=12, routed)          1.801     7.404    c2/c2/c1/anodes_activate[0]
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.124     7.528 r  c2/c2/c1/anode_display_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.749     9.277    anode_display_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    12.800 r  anode_display_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.800    anode_display[2]
    V4                                                                r  anode_display[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c2/c2/c1/refresh_clock_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSDout[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.636ns  (logic 4.153ns (54.382%)  route 3.483ns (45.618%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.563     5.084    c2/c2/c1/clock_100_IBUF_BUFG
    SLICE_X50Y16         FDCE                                         r  c2/c2/c1/refresh_clock_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y16         FDCE (Prop_fdce_C_Q)         0.518     5.602 r  c2/c2/c1/refresh_clock_reg[17]/Q
                         net (fo=12, routed)          1.811     7.414    c2/c2/c0/anodes_activate[0]
    SLICE_X65Y23         LUT6 (Prop_lut6_I4_O)        0.124     7.538 r  c2/c2/c0/SSDout_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.672     9.210    SSDout_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    12.720 r  SSDout_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.720    SSDout[0]
    W7                                                                r  SSDout[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 c3/change_dir_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c4/aux_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.344%)  route 0.156ns (45.656%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.556     1.439    c3/clock_100_IBUF_BUFG
    SLICE_X55Y22         FDRE                                         r  c3/change_dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  c3/change_dir_reg/Q
                         net (fo=2, routed)           0.156     1.736    c3/update_dir
    SLICE_X56Y22         LUT2 (Prop_lut2_I0_O)        0.045     1.781 r  c3/aux_i_1/O
                         net (fo=1, routed)           0.000     1.781    c4/aux_reg_0
    SLICE_X56Y22         FDCE                                         r  c4/aux_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c3/yes_down_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c2/c2/c0/c1.aux_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.523ns  (logic 0.246ns (46.994%)  route 0.277ns (53.006%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.556     1.439    c3/clock_100_IBUF_BUFG
    SLICE_X54Y22         FDRE                                         r  c3/yes_down_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y22         FDRE (Prop_fdre_C_Q)         0.148     1.587 r  c3/yes_down_reg/Q
                         net (fo=2, routed)           0.210     1.797    c3/go_down
    SLICE_X54Y21         LUT2 (Prop_lut2_I1_O)        0.098     1.895 r  c3/c1.aux[3]_i_1/O
                         net (fo=4, routed)           0.068     1.963    c2/c2/c0/E[0]
    SLICE_X54Y21         FDCE                                         r  c2/c2/c0/c1.aux_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c3/yes_down_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c2/c2/c0/c1.aux_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.523ns  (logic 0.246ns (46.994%)  route 0.277ns (53.006%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.556     1.439    c3/clock_100_IBUF_BUFG
    SLICE_X54Y22         FDRE                                         r  c3/yes_down_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y22         FDRE (Prop_fdre_C_Q)         0.148     1.587 r  c3/yes_down_reg/Q
                         net (fo=2, routed)           0.210     1.797    c3/go_down
    SLICE_X54Y21         LUT2 (Prop_lut2_I1_O)        0.098     1.895 r  c3/c1.aux[3]_i_1/O
                         net (fo=4, routed)           0.068     1.963    c2/c2/c0/E[0]
    SLICE_X54Y21         FDCE                                         r  c2/c2/c0/c1.aux_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c3/yes_up_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c2/c2/c0/c1.aux_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.554ns  (logic 0.211ns (38.055%)  route 0.343ns (61.945%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.556     1.439    c3/clock_100_IBUF_BUFG
    SLICE_X54Y22         FDRE                                         r  c3/yes_up_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y22         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  c3/yes_up_reg/Q
                         net (fo=5, routed)           0.227     1.831    c2/c2/c0/go_up
    SLICE_X54Y21         LUT4 (Prop_lut4_I1_O)        0.047     1.878 r  c2/c2/c0/c1.aux[2]_i_1/O
                         net (fo=1, routed)           0.116     1.994    c2/c2/c0/c1.aux[2]_i_1_n_0
    SLICE_X54Y21         FDCE                                         r  c2/c2/c0/c1.aux_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c3/yes_up_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c2/c2/c0/c1.aux_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.608ns  (logic 0.209ns (34.374%)  route 0.399ns (65.626%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.556     1.439    c3/clock_100_IBUF_BUFG
    SLICE_X54Y22         FDRE                                         r  c3/yes_up_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y22         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  c3/yes_up_reg/Q
                         net (fo=5, routed)           0.228     1.832    c2/c2/c0/go_up
    SLICE_X54Y21         LUT5 (Prop_lut5_I4_O)        0.045     1.877 r  c2/c2/c0/c1.aux[3]_i_2/O
                         net (fo=1, routed)           0.171     2.047    c2/c2/c0/c1.aux[3]_i_2_n_0
    SLICE_X54Y21         FDCE                                         r  c2/c2/c0/c1.aux_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c3/yes_down_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c2/c2/c0/c1.aux_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.630ns  (logic 0.246ns (39.034%)  route 0.384ns (60.966%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.556     1.439    c3/clock_100_IBUF_BUFG
    SLICE_X54Y22         FDRE                                         r  c3/yes_down_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y22         FDRE (Prop_fdre_C_Q)         0.148     1.587 r  c3/yes_down_reg/Q
                         net (fo=2, routed)           0.210     1.797    c3/go_down
    SLICE_X54Y21         LUT2 (Prop_lut2_I1_O)        0.098     1.895 r  c3/c1.aux[3]_i_1/O
                         net (fo=4, routed)           0.174     2.069    c2/c2/c0/E[0]
    SLICE_X54Y19         FDCE                                         r  c2/c2/c0/c1.aux_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c3/yes_down_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c2/c2/c0/c1.aux_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.630ns  (logic 0.246ns (39.034%)  route 0.384ns (60.966%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.556     1.439    c3/clock_100_IBUF_BUFG
    SLICE_X54Y22         FDRE                                         r  c3/yes_down_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y22         FDRE (Prop_fdre_C_Q)         0.148     1.587 r  c3/yes_down_reg/Q
                         net (fo=2, routed)           0.210     1.797    c3/go_down
    SLICE_X54Y21         LUT2 (Prop_lut2_I1_O)        0.098     1.895 r  c3/c1.aux[3]_i_1/O
                         net (fo=4, routed)           0.174     2.069    c2/c2/c0/E[0]
    SLICE_X54Y19         FDCE                                         r  c2/c2/c0/c1.aux_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c3/yes_up_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c2/c2/c0/c1.aux_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.692ns  (logic 0.208ns (30.077%)  route 0.484ns (69.923%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.556     1.439    c3/clock_100_IBUF_BUFG
    SLICE_X54Y22         FDRE                                         r  c3/yes_up_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y22         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  c3/yes_up_reg/Q
                         net (fo=5, routed)           0.368     1.971    c2/c2/c0/go_up
    SLICE_X54Y19         LUT3 (Prop_lut3_I0_O)        0.044     2.015 r  c2/c2/c0/c1.aux[1]_i_1/O
                         net (fo=1, routed)           0.116     2.131    c2/c2/c0/c1.aux[1]_i_1_n_0
    SLICE_X54Y19         FDCE                                         r  c2/c2/c0/c1.aux_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c2/c2/c1/refresh_clock_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSDout[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.415ns (68.306%)  route 0.656ns (31.694%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.561     1.444    c2/c2/c1/clock_100_IBUF_BUFG
    SLICE_X50Y16         FDCE                                         r  c2/c2/c1/refresh_clock_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y16         FDCE (Prop_fdce_C_Q)         0.164     1.608 r  c2/c2/c1/refresh_clock_reg[18]/Q
                         net (fo=12, routed)          0.376     1.984    c2/c2/c0/anodes_activate[1]
    SLICE_X65Y17         LUT6 (Prop_lut6_I5_O)        0.045     2.029 r  c2/c2/c0/SSDout_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.280     2.309    SSDout_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.515 r  SSDout_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.515    SSDout[5]
    V5                                                                r  SSDout[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c2/c2/c1/refresh_clock_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSDout[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.134ns  (logic 1.430ns (67.002%)  route 0.704ns (32.998%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.561     1.444    c2/c2/c1/clock_100_IBUF_BUFG
    SLICE_X50Y16         FDCE                                         r  c2/c2/c1/refresh_clock_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y16         FDCE (Prop_fdce_C_Q)         0.164     1.608 r  c2/c2/c1/refresh_clock_reg[18]/Q
                         net (fo=12, routed)          0.377     1.985    c2/c2/c0/anodes_activate[1]
    SLICE_X65Y17         LUT6 (Prop_lut6_I1_O)        0.045     2.030 r  c2/c2/c0/SSDout_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.327     2.357    SSDout_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.578 r  SSDout_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.578    SSDout[4]
    U5                                                                r  SSDout[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           940 Endpoints
Min Delay           940 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_100
                            (input port)
  Destination:            c1/keys_stored_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.597ns  (logic 1.696ns (14.629%)  route 9.900ns (85.371%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  reset_100 (IN)
                         net (fo=0)                   0.000     0.000    reset_100
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  reset_100_IBUF_inst/O
                         net (fo=228, routed)         7.619     9.068    c1/reset_100_IBUF
    SLICE_X64Y41         LUT6 (Prop_lut6_I0_O)        0.124     9.192 r  c1/keys_stored[0]_i_2/O
                         net (fo=17, routed)          1.342    10.533    c1/keys_stored[0]_i_2_n_0
    SLICE_X64Y38         LUT2 (Prop_lut2_I1_O)        0.124    10.657 r  c1/keys_stored[0]_i_1/O
                         net (fo=16, routed)          0.940    11.597    c1/keys_stored[0]_i_1_n_0
    SLICE_X63Y39         FDRE                                         r  c1/keys_stored_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.517     4.858    c1/clock_100_IBUF_BUFG
    SLICE_X63Y39         FDRE                                         r  c1/keys_stored_reg[11]/C

Slack:                    inf
  Source:                 reset_100
                            (input port)
  Destination:            c1/keys_stored_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.597ns  (logic 1.696ns (14.629%)  route 9.900ns (85.371%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  reset_100 (IN)
                         net (fo=0)                   0.000     0.000    reset_100
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  reset_100_IBUF_inst/O
                         net (fo=228, routed)         7.619     9.068    c1/reset_100_IBUF
    SLICE_X64Y41         LUT6 (Prop_lut6_I0_O)        0.124     9.192 r  c1/keys_stored[0]_i_2/O
                         net (fo=17, routed)          1.342    10.533    c1/keys_stored[0]_i_2_n_0
    SLICE_X64Y38         LUT2 (Prop_lut2_I1_O)        0.124    10.657 r  c1/keys_stored[0]_i_1/O
                         net (fo=16, routed)          0.940    11.597    c1/keys_stored[0]_i_1_n_0
    SLICE_X63Y39         FDRE                                         r  c1/keys_stored_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.517     4.858    c1/clock_100_IBUF_BUFG
    SLICE_X63Y39         FDRE                                         r  c1/keys_stored_reg[12]/C

Slack:                    inf
  Source:                 reset_100
                            (input port)
  Destination:            c1/keys_stored_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.597ns  (logic 1.696ns (14.629%)  route 9.900ns (85.371%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  reset_100 (IN)
                         net (fo=0)                   0.000     0.000    reset_100
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  reset_100_IBUF_inst/O
                         net (fo=228, routed)         7.619     9.068    c1/reset_100_IBUF
    SLICE_X64Y41         LUT6 (Prop_lut6_I0_O)        0.124     9.192 r  c1/keys_stored[0]_i_2/O
                         net (fo=17, routed)          1.342    10.533    c1/keys_stored[0]_i_2_n_0
    SLICE_X64Y38         LUT2 (Prop_lut2_I1_O)        0.124    10.657 r  c1/keys_stored[0]_i_1/O
                         net (fo=16, routed)          0.940    11.597    c1/keys_stored[0]_i_1_n_0
    SLICE_X63Y39         FDRE                                         r  c1/keys_stored_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.517     4.858    c1/clock_100_IBUF_BUFG
    SLICE_X63Y39         FDRE                                         r  c1/keys_stored_reg[13]/C

Slack:                    inf
  Source:                 reset_100
                            (input port)
  Destination:            c1/keys_stored_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.597ns  (logic 1.696ns (14.629%)  route 9.900ns (85.371%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  reset_100 (IN)
                         net (fo=0)                   0.000     0.000    reset_100
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  reset_100_IBUF_inst/O
                         net (fo=228, routed)         7.619     9.068    c1/reset_100_IBUF
    SLICE_X64Y41         LUT6 (Prop_lut6_I0_O)        0.124     9.192 r  c1/keys_stored[0]_i_2/O
                         net (fo=17, routed)          1.342    10.533    c1/keys_stored[0]_i_2_n_0
    SLICE_X64Y38         LUT2 (Prop_lut2_I1_O)        0.124    10.657 r  c1/keys_stored[0]_i_1/O
                         net (fo=16, routed)          0.940    11.597    c1/keys_stored[0]_i_1_n_0
    SLICE_X63Y39         FDRE                                         r  c1/keys_stored_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.517     4.858    c1/clock_100_IBUF_BUFG
    SLICE_X63Y39         FDRE                                         r  c1/keys_stored_reg[14]/C

Slack:                    inf
  Source:                 reset_100
                            (input port)
  Destination:            c1/keys_stored_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.597ns  (logic 1.696ns (14.629%)  route 9.900ns (85.371%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  reset_100 (IN)
                         net (fo=0)                   0.000     0.000    reset_100
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  reset_100_IBUF_inst/O
                         net (fo=228, routed)         7.619     9.068    c1/reset_100_IBUF
    SLICE_X64Y41         LUT6 (Prop_lut6_I0_O)        0.124     9.192 r  c1/keys_stored[0]_i_2/O
                         net (fo=17, routed)          1.342    10.533    c1/keys_stored[0]_i_2_n_0
    SLICE_X64Y38         LUT2 (Prop_lut2_I1_O)        0.124    10.657 r  c1/keys_stored[0]_i_1/O
                         net (fo=16, routed)          0.940    11.597    c1/keys_stored[0]_i_1_n_0
    SLICE_X63Y39         FDRE                                         r  c1/keys_stored_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.517     4.858    c1/clock_100_IBUF_BUFG
    SLICE_X63Y39         FDRE                                         r  c1/keys_stored_reg[15]/C

Slack:                    inf
  Source:                 reset_100
                            (input port)
  Destination:            c1/keys_stored_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.459ns  (logic 1.696ns (14.804%)  route 9.763ns (85.196%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  reset_100 (IN)
                         net (fo=0)                   0.000     0.000    reset_100
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  reset_100_IBUF_inst/O
                         net (fo=228, routed)         7.619     9.068    c1/reset_100_IBUF
    SLICE_X64Y41         LUT6 (Prop_lut6_I0_O)        0.124     9.192 r  c1/keys_stored[0]_i_2/O
                         net (fo=17, routed)          1.342    10.533    c1/keys_stored[0]_i_2_n_0
    SLICE_X64Y38         LUT2 (Prop_lut2_I1_O)        0.124    10.657 r  c1/keys_stored[0]_i_1/O
                         net (fo=16, routed)          0.802    11.459    c1/keys_stored[0]_i_1_n_0
    SLICE_X61Y39         FDRE                                         r  c1/keys_stored_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.516     4.857    c1/clock_100_IBUF_BUFG
    SLICE_X61Y39         FDRE                                         r  c1/keys_stored_reg[9]/C

Slack:                    inf
  Source:                 reset_100
                            (input port)
  Destination:            c1/keys_stored_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.189ns  (logic 1.696ns (15.162%)  route 9.492ns (84.838%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  reset_100 (IN)
                         net (fo=0)                   0.000     0.000    reset_100
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  reset_100_IBUF_inst/O
                         net (fo=228, routed)         7.619     9.068    c1/reset_100_IBUF
    SLICE_X64Y41         LUT6 (Prop_lut6_I0_O)        0.124     9.192 r  c1/keys_stored[0]_i_2/O
                         net (fo=17, routed)          1.342    10.533    c1/keys_stored[0]_i_2_n_0
    SLICE_X64Y38         LUT2 (Prop_lut2_I1_O)        0.124    10.657 r  c1/keys_stored[0]_i_1/O
                         net (fo=16, routed)          0.532    11.189    c1/keys_stored[0]_i_1_n_0
    SLICE_X63Y38         FDRE                                         r  c1/keys_stored_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.516     4.857    c1/clock_100_IBUF_BUFG
    SLICE_X63Y38         FDRE                                         r  c1/keys_stored_reg[10]/C

Slack:                    inf
  Source:                 reset_100
                            (input port)
  Destination:            c1/keys_stored_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.189ns  (logic 1.696ns (15.162%)  route 9.492ns (84.838%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  reset_100 (IN)
                         net (fo=0)                   0.000     0.000    reset_100
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  reset_100_IBUF_inst/O
                         net (fo=228, routed)         7.619     9.068    c1/reset_100_IBUF
    SLICE_X64Y41         LUT6 (Prop_lut6_I0_O)        0.124     9.192 r  c1/keys_stored[0]_i_2/O
                         net (fo=17, routed)          1.342    10.533    c1/keys_stored[0]_i_2_n_0
    SLICE_X64Y38         LUT2 (Prop_lut2_I1_O)        0.124    10.657 r  c1/keys_stored[0]_i_1/O
                         net (fo=16, routed)          0.532    11.189    c1/keys_stored[0]_i_1_n_0
    SLICE_X63Y38         FDRE                                         r  c1/keys_stored_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.516     4.857    c1/clock_100_IBUF_BUFG
    SLICE_X63Y38         FDRE                                         r  c1/keys_stored_reg[2]/C

Slack:                    inf
  Source:                 reset_100
                            (input port)
  Destination:            c1/keys_stored_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.169ns  (logic 1.696ns (15.189%)  route 9.473ns (84.811%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  reset_100 (IN)
                         net (fo=0)                   0.000     0.000    reset_100
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  reset_100_IBUF_inst/O
                         net (fo=228, routed)         7.619     9.068    c1/reset_100_IBUF
    SLICE_X64Y41         LUT6 (Prop_lut6_I0_O)        0.124     9.192 r  c1/keys_stored[0]_i_2/O
                         net (fo=17, routed)          1.342    10.533    c1/keys_stored[0]_i_2_n_0
    SLICE_X64Y38         LUT2 (Prop_lut2_I1_O)        0.124    10.657 r  c1/keys_stored[0]_i_1/O
                         net (fo=16, routed)          0.512    11.169    c1/keys_stored[0]_i_1_n_0
    SLICE_X61Y38         FDRE                                         r  c1/keys_stored_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.515     4.856    c1/clock_100_IBUF_BUFG
    SLICE_X61Y38         FDRE                                         r  c1/keys_stored_reg[0]/C

Slack:                    inf
  Source:                 reset_100
                            (input port)
  Destination:            c1/keys_stored_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.169ns  (logic 1.696ns (15.189%)  route 9.473ns (84.811%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  reset_100 (IN)
                         net (fo=0)                   0.000     0.000    reset_100
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  reset_100_IBUF_inst/O
                         net (fo=228, routed)         7.619     9.068    c1/reset_100_IBUF
    SLICE_X64Y41         LUT6 (Prop_lut6_I0_O)        0.124     9.192 r  c1/keys_stored[0]_i_2/O
                         net (fo=17, routed)          1.342    10.533    c1/keys_stored[0]_i_2_n_0
    SLICE_X64Y38         LUT2 (Prop_lut2_I1_O)        0.124    10.657 r  c1/keys_stored[0]_i_1/O
                         net (fo=16, routed)          0.512    11.169    c1/keys_stored[0]_i_1_n_0
    SLICE_X61Y38         FDRE                                         r  c1/keys_stored_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.515     4.856    c1/clock_100_IBUF_BUFG
    SLICE_X61Y38         FDRE                                         r  c1/keys_stored_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 c4/aux_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            c3/yes_up_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.411ns  (logic 0.209ns (50.814%)  route 0.202ns (49.186%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y22         FDCE                         0.000     0.000 r  c4/aux_reg/C
    SLICE_X56Y22         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  c4/aux_reg/Q
                         net (fo=7, routed)           0.202     0.366    c3/dir
    SLICE_X54Y22         LUT6 (Prop_lut6_I0_O)        0.045     0.411 r  c3/yes_up_i_1/O
                         net (fo=1, routed)           0.000     0.411    c3/yes_up_i_1_n_0
    SLICE_X54Y22         FDRE                                         r  c3/yes_up_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.824     1.951    c3/clock_100_IBUF_BUFG
    SLICE_X54Y22         FDRE                                         r  c3/yes_up_reg/C

Slack:                    inf
  Source:                 c2/c2/c0/c1.aux_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            c3/interm_memory_matrix2_0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.416ns  (logic 0.209ns (50.257%)  route 0.207ns (49.743%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y21         FDCE                         0.000     0.000 r  c2/c2/c0/c1.aux_reg[2]/C
    SLICE_X54Y21         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  c2/c2/c0/c1.aux_reg[2]/Q
                         net (fo=99, routed)          0.207     0.371    c2/c2/c0/Q[2]
    SLICE_X56Y20         LUT6 (Prop_lut6_I3_O)        0.045     0.416 r  c2/c2/c0/interm_memory_matrix2_0[12]_i_1/O
                         net (fo=1, routed)           0.000     0.416    c3/interm_memory_matrix2_0_reg[12]_0
    SLICE_X56Y20         FDRE                                         r  c3/interm_memory_matrix2_0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.826     1.953    c3/clock_100_IBUF_BUFG
    SLICE_X56Y20         FDRE                                         r  c3/interm_memory_matrix2_0_reg[12]/C

Slack:                    inf
  Source:                 c4/aux_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            c3/change_dir_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.482ns  (logic 0.209ns (43.334%)  route 0.273ns (56.666%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y22         FDCE                         0.000     0.000 r  c4/aux_reg/C
    SLICE_X56Y22         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  c4/aux_reg/Q
                         net (fo=7, routed)           0.273     0.437    c2/c2/c0/dir
    SLICE_X55Y22         LUT4 (Prop_lut4_I1_O)        0.045     0.482 r  c2/c2/c0/change_dir_i_1/O
                         net (fo=1, routed)           0.000     0.482    c3/change_dir_reg_1
    SLICE_X55Y22         FDRE                                         r  c3/change_dir_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.824     1.951    c3/clock_100_IBUF_BUFG
    SLICE_X55Y22         FDRE                                         r  c3/change_dir_reg/C

Slack:                    inf
  Source:                 c2/c2/c0/c1.aux_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            c3/interm_memory_matrix1_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.510ns  (logic 0.209ns (40.985%)  route 0.301ns (59.015%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y21         FDCE                         0.000     0.000 r  c2/c2/c0/c1.aux_reg[3]/C
    SLICE_X54Y21         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  c2/c2/c0/c1.aux_reg[3]/Q
                         net (fo=94, routed)          0.301     0.465    c2/c2/c0/Q[3]
    SLICE_X57Y22         LUT6 (Prop_lut6_I3_O)        0.045     0.510 r  c2/c2/c0/interm_memory_matrix1_0[0]_i_1/O
                         net (fo=1, routed)           0.000     0.510    c3/interm_memory_matrix1_0_reg[0]_0
    SLICE_X57Y22         FDRE                                         r  c3/interm_memory_matrix1_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.824     1.951    c3/clock_100_IBUF_BUFG
    SLICE_X57Y22         FDRE                                         r  c3/interm_memory_matrix1_0_reg[0]/C

Slack:                    inf
  Source:                 c2/c2/c0/c1.aux_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            c3/interm_memory_matrix2_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.532ns  (logic 0.209ns (39.322%)  route 0.323ns (60.678%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y21         FDCE                         0.000     0.000 r  c2/c2/c0/c1.aux_reg[2]/C
    SLICE_X54Y21         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  c2/c2/c0/c1.aux_reg[2]/Q
                         net (fo=99, routed)          0.323     0.487    c2/c2/c0/Q[2]
    SLICE_X56Y21         LUT6 (Prop_lut6_I4_O)        0.045     0.532 r  c2/c2/c0/interm_memory_matrix2_0[0]_i_1/O
                         net (fo=1, routed)           0.000     0.532    c3/interm_memory_matrix2_0_reg[0]_0
    SLICE_X56Y21         FDRE                                         r  c3/interm_memory_matrix2_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.825     1.952    c3/clock_100_IBUF_BUFG
    SLICE_X56Y21         FDRE                                         r  c3/interm_memory_matrix2_0_reg[0]/C

Slack:                    inf
  Source:                 c2/c2/c0/c1.aux_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            c3/interm_memory_matrix1_0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.544ns  (logic 0.209ns (38.412%)  route 0.335ns (61.588%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y21         FDCE                         0.000     0.000 r  c2/c2/c0/c1.aux_reg[3]/C
    SLICE_X54Y21         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  c2/c2/c0/c1.aux_reg[3]/Q
                         net (fo=94, routed)          0.335     0.499    c2/c2/c0/Q[3]
    SLICE_X57Y20         LUT6 (Prop_lut6_I2_O)        0.045     0.544 r  c2/c2/c0/interm_memory_matrix1_0[1]_i_1/O
                         net (fo=1, routed)           0.000     0.544    c3/interm_memory_matrix1_0_reg[1]_1
    SLICE_X57Y20         FDRE                                         r  c3/interm_memory_matrix1_0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.826     1.953    c3/clock_100_IBUF_BUFG
    SLICE_X57Y20         FDRE                                         r  c3/interm_memory_matrix1_0_reg[1]/C

Slack:                    inf
  Source:                 c2/c2/c0/c1.aux_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            c3/interm_memory_matrix1_0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.549ns  (logic 0.209ns (38.063%)  route 0.340ns (61.937%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y21         FDCE                         0.000     0.000 r  c2/c2/c0/c1.aux_reg[3]/C
    SLICE_X54Y21         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  c2/c2/c0/c1.aux_reg[3]/Q
                         net (fo=94, routed)          0.340     0.504    c2/c2/c0/Q[3]
    SLICE_X56Y20         LUT6 (Prop_lut6_I2_O)        0.045     0.549 r  c2/c2/c0/interm_memory_matrix1_0[12]_i_1/O
                         net (fo=1, routed)           0.000     0.549    c3/interm_memory_matrix1_0_reg[12]_1
    SLICE_X56Y20         FDRE                                         r  c3/interm_memory_matrix1_0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.826     1.953    c3/clock_100_IBUF_BUFG
    SLICE_X56Y20         FDRE                                         r  c3/interm_memory_matrix1_0_reg[12]/C

Slack:                    inf
  Source:                 c2/c2/c0/c1.aux_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            c3/interm_memory_matrix2_0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.557ns  (logic 0.209ns (37.501%)  route 0.348ns (62.499%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y21         FDCE                         0.000     0.000 r  c2/c2/c0/c1.aux_reg[3]/C
    SLICE_X54Y21         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  c2/c2/c0/c1.aux_reg[3]/Q
                         net (fo=94, routed)          0.348     0.512    c2/c2/c0/Q[3]
    SLICE_X57Y21         LUT6 (Prop_lut6_I4_O)        0.045     0.557 r  c2/c2/c0/interm_memory_matrix2_0[9]_i_1/O
                         net (fo=1, routed)           0.000     0.557    c3/interm_memory_matrix2_0_reg[9]_0
    SLICE_X57Y21         FDRE                                         r  c3/interm_memory_matrix2_0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.825     1.952    c3/clock_100_IBUF_BUFG
    SLICE_X57Y21         FDRE                                         r  c3/interm_memory_matrix2_0_reg[9]/C

Slack:                    inf
  Source:                 c2/c2/c0/c1.aux_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            c3/interm_memory_matrix2_0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.607ns  (logic 0.209ns (34.451%)  route 0.398ns (65.549%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y21         FDCE                         0.000     0.000 r  c2/c2/c0/c1.aux_reg[2]/C
    SLICE_X54Y21         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  c2/c2/c0/c1.aux_reg[2]/Q
                         net (fo=99, routed)          0.398     0.562    c2/c2/c0/Q[2]
    SLICE_X57Y20         LUT6 (Prop_lut6_I3_O)        0.045     0.607 r  c2/c2/c0/interm_memory_matrix2_0[1]_i_1/O
                         net (fo=1, routed)           0.000     0.607    c3/interm_memory_matrix2_0_reg[1]_0
    SLICE_X57Y20         FDRE                                         r  c3/interm_memory_matrix2_0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.826     1.953    c3/clock_100_IBUF_BUFG
    SLICE_X57Y20         FDRE                                         r  c3/interm_memory_matrix2_0_reg[1]/C

Slack:                    inf
  Source:                 c2/c2/c0/c1.aux_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            c3/interm_memory_matrix1_0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.657ns  (logic 0.209ns (31.831%)  route 0.448ns (68.169%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y21         FDCE                         0.000     0.000 r  c2/c2/c0/c1.aux_reg[3]/C
    SLICE_X54Y21         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  c2/c2/c0/c1.aux_reg[3]/Q
                         net (fo=94, routed)          0.448     0.612    c2/c2/c0/Q[3]
    SLICE_X58Y21         LUT6 (Prop_lut6_I4_O)        0.045     0.657 r  c2/c2/c0/interm_memory_matrix1_0[9]_i_1/O
                         net (fo=1, routed)           0.000     0.657    c3/interm_memory_matrix1_0_reg[9]_1
    SLICE_X58Y21         FDRE                                         r  c3/interm_memory_matrix1_0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.852     1.979    c3/clock_100_IBUF_BUFG
    SLICE_X58Y21         FDRE                                         r  c3/interm_memory_matrix1_0_reg[9]/C





