Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: ALU4BIT.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ALU4BIT.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ALU4BIT"
Output Format                      : NGC
Target Device                      : xc3s250e-4-pq208

---- Source Options
Top Module Name                    : ALU4BIT
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/shreya_42308/ALU4BIT.vhd" in Library work.
Architecture behavioral of Entity alu4bit is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <ALU4BIT> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ALU4BIT> in library <work> (Architecture <behavioral>).
Entity <ALU4BIT> analyzed. Unit <ALU4BIT> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ALU4BIT>.
    Related source file is "D:/shreya_42308/ALU4BIT.vhd".
WARNING:Xst:737 - Found 5-bit latch for signal <semiresult>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 5-bit latch for signal <comp>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 5-bit adder for signal <comp$add0000> created at line 56.
    Found 5-bit 8-to-1 multiplexer for signal <result>.
    Found 5-bit addsub for signal <result$addsub0000>.
    Found 4-bit xor2 for signal <result$xor0000> created at line 52.
    Found 5-bit adder for signal <semiresult$add0000> created at line 57.
    Found 4-bit comparator less for signal <semiresult$cmp_lt0000> created at line 55.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <ALU4BIT> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 5-bit adder                                           : 2
 5-bit addsub                                          : 1
# Latches                                              : 2
 5-bit latch                                           : 2
# Comparators                                          : 1
 4-bit comparator less                                 : 1
# Multiplexers                                         : 1
 5-bit 8-to-1 multiplexer                              : 1
# Xors                                                 : 1
 4-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 5-bit adder                                           : 2
 5-bit addsub                                          : 1
# Latches                                              : 2
 5-bit latch                                           : 2
# Comparators                                          : 1
 4-bit comparator less                                 : 1
# Multiplexers                                         : 1
 5-bit 8-to-1 multiplexer                              : 1
# Xors                                                 : 1
 4-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ALU4BIT> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ALU4BIT, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ALU4BIT.ngr
Top Level Output File Name         : ALU4BIT
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 16

Cell Usage :
# BELS                             : 70
#      GND                         : 1
#      LUT1                        : 4
#      LUT2                        : 6
#      LUT3                        : 21
#      LUT4                        : 8
#      MUXCY                       : 8
#      MUXF5                       : 8
#      MUXF6                       : 4
#      XORCY                       : 10
# FlipFlops/Latches                : 10
#      LDE                         : 10
# IO Buffers                       : 16
#      IBUF                        : 11
#      OBUF                        : 5
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s250epq208-4 

 Number of Slices:                       22  out of   2448     0%  
 Number of Slice Flip Flops:             10  out of   4896     0%  
 Number of 4 input LUTs:                 39  out of   4896     0%  
 Number of IOs:                          16
 Number of bonded IOBs:                  16  out of    158    10%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------+------------------------+-------+
Clock Signal                             | Clock buffer(FF name)  | Load  |
-----------------------------------------+------------------------+-------+
semiresult_not0001(semiresult_not00011:O)| NONE(*)(comp_0)        | 10    |
-----------------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 3.632ns (Maximum Frequency: 275.330MHz)
   Minimum input arrival time before clock: 7.037ns
   Maximum output required time after clock: 10.353ns
   Maximum combinational path delay: 15.879ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'semiresult_not0001'
  Clock period: 3.632ns (frequency: 275.330MHz)
  Total number of paths / destination ports: 15 / 5
-------------------------------------------------------------------------
Delay:               3.632ns (Levels of Logic = 6)
  Source:            comp_0 (LATCH)
  Destination:       semiresult_4 (LATCH)
  Source Clock:      semiresult_not0001 falling
  Destination Clock: semiresult_not0001 falling

  Data Path: comp_0 to semiresult_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              1   0.676   0.499  comp_0 (comp_0)
     LUT2:I1->O            1   0.704   0.000  Madd_semiresult_add0000_lut<0> (Madd_semiresult_add0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Madd_semiresult_add0000_cy<0> (Madd_semiresult_add0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Madd_semiresult_add0000_cy<1> (Madd_semiresult_add0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Madd_semiresult_add0000_cy<2> (Madd_semiresult_add0000_cy<2>)
     MUXCY:CI->O           0   0.059   0.000  Madd_semiresult_add0000_cy<3> (Madd_semiresult_add0000_cy<3>)
     XORCY:CI->O           1   0.804   0.000  Madd_semiresult_add0000_xor<4> (semiresult_add0000<4>)
     LDE:D                     0.308          semiresult_4
    ----------------------------------------
    Total                      3.632ns (3.133ns logic, 0.499ns route)
                                       (86.3% logic, 13.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'semiresult_not0001'
  Total number of paths / destination ports: 118 / 20
-------------------------------------------------------------------------
Offset:              7.037ns (Levels of Logic = 4)
  Source:            B<1> (PAD)
  Destination:       comp_0 (LATCH)
  Destination Clock: semiresult_not0001 falling

  Data Path: B<1> to comp_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.218   0.995  B_1_IBUF (B_1_IBUF)
     LUT4:I0->O            1   0.704   0.455  semiresult_cmp_lt00002 (semiresult_cmp_lt00001)
     LUT3:I2->O            5   0.704   0.668  semiresult_cmp_lt00001_SW0 (N4)
     LUT3:I2->O           16   0.704   1.034  semiresult_cmp_lt00001 (semiresult_cmp_lt0000)
     LDE:GE                    0.555          comp_4
    ----------------------------------------
    Total                      7.037ns (3.885ns logic, 3.152ns route)
                                       (55.2% logic, 44.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'semiresult_not0001'
  Total number of paths / destination ports: 25 / 5
-------------------------------------------------------------------------
Offset:              10.353ns (Levels of Logic = 10)
  Source:            semiresult_0 (LATCH)
  Destination:       Y<3> (PAD)
  Source Clock:      semiresult_not0001 falling

  Data Path: semiresult_0 to Y<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              1   0.676   0.455  semiresult_0 (semiresult_0)
     LUT3:I2->O            1   0.704   0.595  result_mux0000<0>1 (result_mux0000<0>)
     LUT3:I0->O            1   0.704   0.000  Maddsub_result_addsub0000_lut<0> (Maddsub_result_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Maddsub_result_addsub0000_cy<0> (Maddsub_result_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Maddsub_result_addsub0000_cy<1> (Maddsub_result_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Maddsub_result_addsub0000_cy<2> (Maddsub_result_addsub0000_cy<2>)
     XORCY:CI->O           1   0.804   0.595  Maddsub_result_addsub0000_xor<3> (result_addsub0000<3>)
     LUT1:I0->O            1   0.704   0.000  Mmux_result_3_f5_2_rt (Mmux_result_3_f5_2_rt)
     MUXF5:I1->O           1   0.321   0.000  Mmux_result_3_f5_2 (Mmux_result_3_f53)
     MUXF6:I1->O           1   0.521   0.420  Mmux_result_2_f6_2 (Y_3_OBUF)
     OBUF:I->O                 3.272          Y_3_OBUF (Y<3>)
    ----------------------------------------
    Total                     10.353ns (8.288ns logic, 2.065ns route)
                                       (80.1% logic, 19.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 363 / 5
-------------------------------------------------------------------------
Delay:               15.879ns (Levels of Logic = 14)
  Source:            B<1> (PAD)
  Destination:       Y<3> (PAD)

  Data Path: B<1> to Y<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.218   0.995  B_1_IBUF (B_1_IBUF)
     LUT4:I0->O            1   0.704   0.455  semiresult_cmp_lt00002 (semiresult_cmp_lt00001)
     LUT3:I2->O            5   0.704   0.668  semiresult_cmp_lt00001_SW0 (N4)
     LUT3:I2->O           16   0.704   1.209  semiresult_cmp_lt00001 (semiresult_cmp_lt0000)
     LUT3:I0->O            1   0.704   0.595  result_mux0000<0>1 (result_mux0000<0>)
     LUT3:I0->O            1   0.704   0.000  Maddsub_result_addsub0000_lut<0> (Maddsub_result_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Maddsub_result_addsub0000_cy<0> (Maddsub_result_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Maddsub_result_addsub0000_cy<1> (Maddsub_result_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Maddsub_result_addsub0000_cy<2> (Maddsub_result_addsub0000_cy<2>)
     XORCY:CI->O           1   0.804   0.595  Maddsub_result_addsub0000_xor<3> (result_addsub0000<3>)
     LUT1:I0->O            1   0.704   0.000  Mmux_result_3_f5_2_rt (Mmux_result_3_f5_2_rt)
     MUXF5:I1->O           1   0.321   0.000  Mmux_result_3_f5_2 (Mmux_result_3_f53)
     MUXF6:I1->O           1   0.521   0.420  Mmux_result_2_f6_2 (Y_3_OBUF)
     OBUF:I->O                 3.272          Y_3_OBUF (Y<3>)
    ----------------------------------------
    Total                     15.879ns (10.942ns logic, 4.937ns route)
                                       (68.9% logic, 31.1% route)

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 3.05 secs
 
--> 

Total memory usage is 233376 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    2 (   0 filtered)

