Running: F:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o E:/FPGA/my.verilog.learn/ram/prj/ram256x8/ram_isim_beh.exe -prj E:/FPGA/my.verilog.learn/ram/prj/ram256x8/ram_beh.prj work.ram work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 6
Turning on mult-threading, number of parallel sub-compilation jobs: 12 
Determining compilation order of HDL files
Analyzing Verilog file "E:/FPGA/my.verilog.learn/ram/prj/ram256x8/../../rtl/uart_byte_tx.v" into library work
Analyzing Verilog file "E:/FPGA/my.verilog.learn/ram/prj/ram256x8/../../rtl/ram_ctrl.v" into library work
Analyzing Verilog file "E:/FPGA/my.verilog.learn/ram/prj/ram256x8/../../rtl/key_filter.v" into library work
Analyzing Verilog file "E:/FPGA/my.verilog.learn/ram/prj/ram256x8/ipcore_dir/ram256x8.v" into library work
Analyzing Verilog file "E:/FPGA/my.verilog.learn/ram/prj/ram256x8/../../rtl/ram_top.v" into library work
Analyzing Verilog file "E:/FPGA/my.verilog.learn/ram/prj/ram256x8/../../sim/tb/ram_tb.v" into library work
Analyzing Verilog file "F:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="spart...
Compiling module ram256x8
Compiling module key_filter
Compiling module ram_ctrl
Compiling module uart_byte_tx
Compiling module ram_top
Compiling module ram
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 11 Verilog Units
Built simulation executable E:/FPGA/my.verilog.learn/ram/prj/ram256x8/ram_isim_beh.exe
Fuse Memory Usage: 33660 KB
Fuse CPU Usage: 359 ms
