$date
	Sun Oct 23 05:53:40 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#669019
b11 !
1"
#669022
b11 &
b11 %
1$
#669023
0"
#669026
b1010 &
b1010 %
#669030
b101 &
b101 %
#669034
b10000 &
b10000 %
#669038
b1000 &
b1000 %
#669042
b100 &
b100 %
#669046
b10 &
b10 %
#669050
b1 &
b1 %
1#
#669054
b0 &
0#
b0 %
0$
#1741812
b10111 !
1"
#1741814
b10111 &
b10111 %
1$
#1741815
0"
#1741818
b1000110 &
b1000110 %
#1741822
b100011 &
b100011 %
#1741826
b1101010 &
b1101010 %
#1741830
b110101 &
b110101 %
#1741834
b10100000 &
b10100000 %
#1741838
b1010000 &
b1010000 %
#1741842
b101000 &
b101000 %
#1741846
b10100 &
b10100 %
#1741850
b1010 &
b1010 %
#1741854
b101 &
b101 %
#1741858
b10000 &
b10000 %
#1741862
b1000 &
b1000 %
#1741866
b100 &
b100 %
#1741870
b10 &
b10 %
#1741874
b1 &
b1 %
1#
#1741878
b0 &
0#
b0 %
0$
#2714816
b10000 !
1"
#2714818
b10000 &
b10000 %
1$
#2714819
0"
#2714822
b1000 &
b1000 %
#2714826
b100 &
b100 %
#2714830
b10 &
b10 %
#2714834
b1 &
b1 %
1#
#2714838
b0 &
0#
b0 %
0$
#4500012
