#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000394b00 .scope module, "orgate_tb" "orgate_tb" 2 1;
 .timescale 0 0;
v00000000003dd5c0_0 .var "t_a", 0 0;
v00000000003dd660_0 .var "t_b", 0 0;
v00000000003dd700_0 .net "t_y", 0 0, L_0000000002011880;  1 drivers
S_000000000074f2e0 .scope module, "my_gate" "orgate" 2 5, 3 1 0, S_0000000000394b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "y"
v00000000003dd2a0_0 .net "a", 0 0, v00000000003dd5c0_0;  1 drivers
v00000000003dd340_0 .net "b", 0 0, v00000000003dd660_0;  1 drivers
v00000000003dd3e0_0 .net "c", 0 0, L_0000000002011510;  1 drivers
v00000000003dd480_0 .net "d", 0 0, L_0000000002011680;  1 drivers
v00000000003dd520_0 .net "y", 0 0, L_0000000002011880;  alias, 1 drivers
S_000000000074f460 .scope module, "nand1" "nandgate" 3 4, 4 1 0, S_000000000074f2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "y"
L_00000000003948f0 .functor AND 1, v00000000003dd5c0_0, v00000000003dd5c0_0, C4<1>, C4<1>;
L_0000000002011510 .functor NOT 1, L_00000000003948f0, C4<0>, C4<0>, C4<0>;
v0000000000394c80_0 .net *"_s0", 0 0, L_00000000003948f0;  1 drivers
v000000000074f5e0_0 .net "a", 0 0, v00000000003dd5c0_0;  alias, 1 drivers
v0000000000749410_0 .net "b", 0 0, v00000000003dd5c0_0;  alias, 1 drivers
v00000000007494b0_0 .net "y", 0 0, L_0000000002011510;  alias, 1 drivers
S_0000000000749550 .scope module, "nand2" "nandgate" 3 5, 4 1 0, S_000000000074f2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "y"
L_0000000002011580 .functor AND 1, v00000000003dd660_0, v00000000003dd660_0, C4<1>, C4<1>;
L_0000000002011680 .functor NOT 1, L_0000000002011580, C4<0>, C4<0>, C4<0>;
v00000000007496d0_0 .net *"_s0", 0 0, L_0000000002011580;  1 drivers
v0000000000749770_0 .net "a", 0 0, v00000000003dd660_0;  alias, 1 drivers
v0000000002010080_0 .net "b", 0 0, v00000000003dd660_0;  alias, 1 drivers
v0000000002010120_0 .net "y", 0 0, L_0000000002011680;  alias, 1 drivers
S_00000000020101c0 .scope module, "nand_actual" "nandgate" 3 6, 4 1 0, S_000000000074f2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "y"
L_00000000020116f0 .functor AND 1, L_0000000002011510, L_0000000002011680, C4<1>, C4<1>;
L_0000000002011880 .functor NOT 1, L_00000000020116f0, C4<0>, C4<0>, C4<0>;
v0000000002010340_0 .net *"_s0", 0 0, L_00000000020116f0;  1 drivers
v00000000020103e0_0 .net "a", 0 0, L_0000000002011510;  alias, 1 drivers
v00000000003dd160_0 .net "b", 0 0, L_0000000002011680;  alias, 1 drivers
v00000000003dd200_0 .net "y", 0 0, L_0000000002011880;  alias, 1 drivers
    .scope S_0000000000394b00;
T_0 ;
    %vpi_call 2 9 "$monitor", "%b AND %b:%b", v00000000003dd5c0_0, v00000000003dd660_0, v00000000003dd700_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000003dd5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000003dd660_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000003dd5c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000003dd660_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000003dd5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000003dd660_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000003dd5c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000003dd660_0, 0, 1;
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "orusingnand.v";
    "or.v";
    "nand.v";
