// Seed: 614093169
module module_0;
  assign id_1 = id_1 - id_1;
  module_2(
      id_1, id_1, id_1, id_1, id_1, id_1, id_1, id_1, id_1
  );
endmodule
module module_1 (
    output wire id_0,
    output wand id_1,
    input tri0 id_2,
    input wor id_3,
    output tri1 id_4,
    input tri0 id_5,
    output tri1 id_6,
    input supply1 id_7,
    output tri0 id_8,
    input supply0 id_9,
    output supply1 id_10,
    output tri1 id_11,
    output wor id_12,
    input wand id_13
);
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  id_10 :
  assert property (@(1) id_9)
  else;
endmodule
