{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 22 15:23:58 2020 " "Info: Processing started: Sun Mar 22 15:23:58 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off moxingji -c moxingji " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off moxingji -c moxingji" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2.运算器/exp_alu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file 2.运算器/exp_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exp_alu-rtl " "Info: Found design unit 1: exp_alu-rtl" {  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 33 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 exp_alu " "Info: Found entity 1: exp_alu" {  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3.存储器/代码/cunchuqi.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file 3.存储器/代码/cunchuqi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cunchuqi-rtl " "Info: Found design unit 1: cunchuqi-rtl" {  } { { "3.存储器/代码/cunchuqi.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/3.存储器/代码/cunchuqi.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cunchuqi " "Info: Found entity 1: cunchuqi" {  } { { "3.存储器/代码/cunchuqi.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/3.存储器/代码/cunchuqi.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "显示/mod6.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file 显示/mod6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mod6-exam " "Info: Found design unit 1: mod6-exam" {  } { { "显示/mod6.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/mod6.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mod6 " "Info: Found entity 1: mod6" {  } { { "显示/mod6.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/mod6.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "显示/guazai.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file 显示/guazai.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 guazai-guazais " "Info: Found design unit 1: guazai-guazais" {  } { { "显示/guazai.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/guazai.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 guazai " "Info: Found entity 1: guazai" {  } { { "显示/guazai.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/guazai.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4.数据通路/Block1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 4.数据通路/Block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Info: Found entity 1: Block1" {  } { { "4.数据通路/Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/4.数据通路/Block1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "5.6微控/shixu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file 5.6微控/shixu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shixu-BEHAVIOR " "Info: Found design unit 1: shixu-BEHAVIOR" {  } { { "5.6微控/shixu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/5.6微控/shixu.vhd" 35 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 shixu " "Info: Found entity 1: shixu" {  } { { "5.6微控/shixu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/5.6微控/shixu.vhd" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "5.6微控/ROM.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file 5.6微控/ROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-SYN " "Info: Found design unit 1: rom-SYN" {  } { { "5.6微控/ROM.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/5.6微控/ROM.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Info: Found entity 1: rom" {  } { { "5.6微控/ROM.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/5.6微控/ROM.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sjtl.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file sjtl.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sjtl " "Info: Found entity 1: sjtl" {  } { { "sjtl.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/sjtl.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xianshi.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file xianshi.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 xianshi " "Info: Found entity 1: xianshi" {  } { { "xianshi.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/xianshi.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "weikong.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file weikong.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 weikong " "Info: Found entity 1: weikong" {  } { { "weikong.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/weikong.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moxingji.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file moxingji.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 moxingji " "Info: Found entity 1: moxingji" {  } { { "moxingji.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/moxingji.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "moxingji " "Info: Elaborating entity \"moxingji\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weikong weikong:inst " "Info: Elaborating entity \"weikong\" for hierarchy \"weikong:inst\"" {  } { { "moxingji.bdf" "inst" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/moxingji.bdf" { { -8 384 520 568 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shixu weikong:inst\|shixu:inst " "Info: Elaborating entity \"shixu\" for hierarchy \"weikong:inst\|shixu:inst\"" {  } { { "weikong.bdf" "inst" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/weikong.bdf" { { 576 1888 2016 672 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74273 weikong:inst\|74273:inst5 " "Info: Elaborating entity \"74273\" for hierarchy \"weikong:inst\|74273:inst5\"" {  } { { "weikong.bdf" "inst5" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/weikong.bdf" { { -512 792 984 -392 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "weikong:inst\|74273:inst5 " "Info: Elaborated megafunction instantiation \"weikong:inst\|74273:inst5\"" {  } { { "weikong.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/weikong.bdf" { { -512 792 984 -392 "inst5" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom weikong:inst\|rom:inst1 " "Info: Elaborating entity \"rom\" for hierarchy \"weikong:inst\|rom:inst1\"" {  } { { "weikong.bdf" "inst1" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/weikong.bdf" { { -232 1000 1152 -136 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74244 weikong:inst\|74244:inst21 " "Info: Elaborating entity \"74244\" for hierarchy \"weikong:inst\|74244:inst21\"" {  } { { "weikong.bdf" "inst21" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/weikong.bdf" { { -80 984 1176 24 "inst21" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "weikong:inst\|74244:inst21 " "Info: Elaborated megafunction instantiation \"weikong:inst\|74244:inst21\"" {  } { { "weikong.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/weikong.bdf" { { -80 984 1176 24 "inst21" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7474 weikong:inst\|7474:inst19 " "Info: Elaborating entity \"7474\" for hierarchy \"weikong:inst\|7474:inst19\"" {  } { { "weikong.bdf" "inst19" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/weikong.bdf" { { 176 776 936 296 "inst19" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "weikong:inst\|7474:inst19 " "Info: Elaborated megafunction instantiation \"weikong:inst\|7474:inst19\"" {  } { { "weikong.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/weikong.bdf" { { 176 776 936 296 "inst19" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sjtl sjtl:inst1 " "Info: Elaborating entity \"sjtl\" for hierarchy \"sjtl:inst1\"" {  } { { "moxingji.bdf" "inst1" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/moxingji.bdf" { { 88 752 936 280 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block1 sjtl:inst1\|Block1:inst " "Info: Elaborating entity \"Block1\" for hierarchy \"sjtl:inst1\|Block1:inst\"" {  } { { "sjtl.bdf" "inst" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/sjtl.bdf" { { 248 776 952 504 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cunchuqi sjtl:inst1\|Block1:inst\|cunchuqi:inst " "Info: Elaborating entity \"cunchuqi\" for hierarchy \"sjtl:inst1\|Block1:inst\|cunchuqi:inst\"" {  } { { "4.数据通路/Block1.bdf" "inst" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/4.数据通路/Block1.bdf" { { 200 184 344 392 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_IO sjtl:inst1\|Block1:inst\|LPM_RAM_IO:inst13 " "Info: Elaborating entity \"LPM_RAM_IO\" for hierarchy \"sjtl:inst1\|Block1:inst\|LPM_RAM_IO:inst13\"" {  } { { "4.数据通路/Block1.bdf" "inst13" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/4.数据通路/Block1.bdf" { { 208 544 672 336 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "sjtl:inst1\|Block1:inst\|LPM_RAM_IO:inst13 " "Info: Elaborated megafunction instantiation \"sjtl:inst1\|Block1:inst\|LPM_RAM_IO:inst13\"" {  } { { "4.数据通路/Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/4.数据通路/Block1.bdf" { { 208 544 672 336 "inst13" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sjtl:inst1\|Block1:inst\|LPM_RAM_IO:inst13 " "Info: Instantiated megafunction \"sjtl:inst1\|Block1:inst\|LPM_RAM_IO:inst13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE ./ram_in.mif " "Info: Parameter \"LPM_FILE\" = \"./ram_in.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Info: Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "4.数据通路/Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/4.数据通路/Block1.bdf" { { 208 544 672 336 "inst13" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram sjtl:inst1\|Block1:inst\|LPM_RAM_IO:inst13\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"sjtl:inst1\|Block1:inst\|LPM_RAM_IO:inst13\|altram:sram\"" {  } { { "LPM_RAM_IO.tdf" "sram" { Text "d:/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices " "Warning: Assertion warning: altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices" {  } { { "altram.tdf" "" { Text "d:/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "LPM_RAM_IO.tdf" "" { Text "d:/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "4.数据通路/Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/4.数据通路/Block1.bdf" { { 208 544 672 336 "inst13" "" } } } } { "sjtl.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/sjtl.bdf" { { 248 776 952 504 "inst" "" } } } } { "moxingji.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/moxingji.bdf" { { 88 840 1024 280 "inst1" "" } } } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sjtl:inst1\|Block1:inst\|LPM_RAM_IO:inst13\|altram:sram sjtl:inst1\|Block1:inst\|LPM_RAM_IO:inst13 " "Info: Elaborated megafunction instantiation \"sjtl:inst1\|Block1:inst\|LPM_RAM_IO:inst13\|altram:sram\", which is child of megafunction instantiation \"sjtl:inst1\|Block1:inst\|LPM_RAM_IO:inst13\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "d:/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "4.数据通路/Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/4.数据通路/Block1.bdf" { { 208 544 672 336 "inst13" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sjtl:inst1\|Block1:inst\|LPM_RAM_IO:inst13\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"sjtl:inst1\|Block1:inst\|LPM_RAM_IO:inst13\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "d:/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sjtl:inst1\|Block1:inst\|LPM_RAM_IO:inst13\|altram:sram\|altsyncram:ram_block sjtl:inst1\|Block1:inst\|LPM_RAM_IO:inst13 " "Info: Elaborated megafunction instantiation \"sjtl:inst1\|Block1:inst\|LPM_RAM_IO:inst13\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"sjtl:inst1\|Block1:inst\|LPM_RAM_IO:inst13\"" {  } { { "altram.tdf" "" { Text "d:/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "4.数据通路/Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/4.数据通路/Block1.bdf" { { 208 544 672 336 "inst13" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9p91.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_9p91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9p91 " "Info: Found entity 1: altsyncram_9p91" {  } { { "db/altsyncram_9p91.tdf" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/db/altsyncram_9p91.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9p91 sjtl:inst1\|Block1:inst\|LPM_RAM_IO:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_9p91:auto_generated " "Info: Elaborating entity \"altsyncram_9p91\" for hierarchy \"sjtl:inst1\|Block1:inst\|LPM_RAM_IO:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_9p91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exp_alu sjtl:inst1\|exp_alu:inst1 " "Info: Elaborating entity \"exp_alu\" for hierarchy \"sjtl:inst1\|exp_alu:inst1\"" {  } { { "sjtl.bdf" "inst1" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/sjtl.bdf" { { 152 200 328 440 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xianshi xianshi:inst2 " "Info: Elaborating entity \"xianshi\" for hierarchy \"xianshi:inst2\"" {  } { { "moxingji.bdf" "inst2" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/moxingji.bdf" { { 80 1304 1480 208 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "guazai xianshi:inst2\|guazai:inst " "Info: Elaborating entity \"guazai\" for hierarchy \"xianshi:inst2\|guazai:inst\"" {  } { { "xianshi.bdf" "inst" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/xianshi.bdf" { { 40 552 736 168 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d guazai.vhd(22) " "Warning (10492): VHDL Process Statement warning at guazai.vhd(22): signal \"d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "显示/guazai.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/guazai.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d guazai.vhd(25) " "Warning (10492): VHDL Process Statement warning at guazai.vhd(25): signal \"d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "显示/guazai.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/guazai.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ar guazai.vhd(28) " "Warning (10492): VHDL Process Statement warning at guazai.vhd(28): signal \"ar\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "显示/guazai.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/guazai.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ar guazai.vhd(31) " "Warning (10492): VHDL Process Statement warning at guazai.vhd(31): signal \"ar\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "显示/guazai.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/guazai.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q guazai.vhd(34) " "Warning (10492): VHDL Process Statement warning at guazai.vhd(34): signal \"Q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "显示/guazai.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/guazai.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q guazai.vhd(37) " "Warning (10492): VHDL Process Statement warning at guazai.vhd(37): signal \"Q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "显示/guazai.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/guazai.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min guazai.vhd(39) " "Warning (10492): VHDL Process Statement warning at guazai.vhd(39): signal \"min\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "显示/guazai.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/guazai.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "weixuans guazai.vhd(18) " "Warning (10631): VHDL Process Statement warning at guazai.vhd(18): inferring latch(es) for signal or variable \"weixuans\", which holds its previous value in one or more paths through the process" {  } { { "显示/guazai.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/guazai.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "min guazai.vhd(18) " "Warning (10631): VHDL Process Statement warning at guazai.vhd(18): inferring latch(es) for signal or variable \"min\", which holds its previous value in one or more paths through the process" {  } { { "显示/guazai.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/guazai.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min\[0\] guazai.vhd(18) " "Info (10041): Inferred latch for \"min\[0\]\" at guazai.vhd(18)" {  } { { "显示/guazai.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/guazai.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min\[1\] guazai.vhd(18) " "Info (10041): Inferred latch for \"min\[1\]\" at guazai.vhd(18)" {  } { { "显示/guazai.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/guazai.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min\[2\] guazai.vhd(18) " "Info (10041): Inferred latch for \"min\[2\]\" at guazai.vhd(18)" {  } { { "显示/guazai.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/guazai.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min\[3\] guazai.vhd(18) " "Info (10041): Inferred latch for \"min\[3\]\" at guazai.vhd(18)" {  } { { "显示/guazai.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/guazai.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "weixuans\[0\] guazai.vhd(18) " "Info (10041): Inferred latch for \"weixuans\[0\]\" at guazai.vhd(18)" {  } { { "显示/guazai.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/guazai.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "weixuans\[1\] guazai.vhd(18) " "Info (10041): Inferred latch for \"weixuans\[1\]\" at guazai.vhd(18)" {  } { { "显示/guazai.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/guazai.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "weixuans\[2\] guazai.vhd(18) " "Info (10041): Inferred latch for \"weixuans\[2\]\" at guazai.vhd(18)" {  } { { "显示/guazai.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/guazai.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "weixuans\[3\] guazai.vhd(18) " "Info (10041): Inferred latch for \"weixuans\[3\]\" at guazai.vhd(18)" {  } { { "显示/guazai.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/guazai.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "weixuans\[4\] guazai.vhd(18) " "Info (10041): Inferred latch for \"weixuans\[4\]\" at guazai.vhd(18)" {  } { { "显示/guazai.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/guazai.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "weixuans\[5\] guazai.vhd(18) " "Info (10041): Inferred latch for \"weixuans\[5\]\" at guazai.vhd(18)" {  } { { "显示/guazai.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/guazai.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod6 xianshi:inst2\|mod6:inst1 " "Info: Elaborating entity \"mod6\" for hierarchy \"xianshi:inst2\|mod6:inst1\"" {  } { { "xianshi.bdf" "inst1" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/xianshi.bdf" { { 40 168 280 136 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "weikong:inst\|74244:inst21\|36 " "Warning: Converted tri-state buffer \"weikong:inst\|74244:inst21\|36\" feeding internal logic into a wire" {  } { { "74244.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74244.bdf" { { 288 296 344 320 "36" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "weikong:inst\|74244:inst21\|1 " "Warning: Converted tri-state buffer \"weikong:inst\|74244:inst21\|1\" feeding internal logic into a wire" {  } { { "74244.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74244.bdf" { { 64 296 344 96 "1" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "weikong:inst\|74244:inst21\|6 " "Warning: Converted tri-state buffer \"weikong:inst\|74244:inst21\|6\" feeding internal logic into a wire" {  } { { "74244.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74244.bdf" { { 112 296 344 144 "6" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "weikong:inst\|74244:inst21\|10 " "Warning: Converted tri-state buffer \"weikong:inst\|74244:inst21\|10\" feeding internal logic into a wire" {  } { { "74244.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74244.bdf" { { 160 296 344 192 "10" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "weikong:inst\|74244:inst21\|11 " "Warning: Converted tri-state buffer \"weikong:inst\|74244:inst21\|11\" feeding internal logic into a wire" {  } { { "74244.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74244.bdf" { { 208 296 344 240 "11" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "sjtl:inst1\|exp_alu:inst1\|d\[7\] sjtl:inst1\|Block1:inst\|lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_9p91:auto_generated\|q_a\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"sjtl:inst1\|exp_alu:inst1\|d\[7\]\" to the node \"sjtl:inst1\|Block1:inst\|lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_9p91:auto_generated\|q_a\[7\]\" into an OR gate" {  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 27 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "sjtl:inst1\|exp_alu:inst1\|d\[6\] sjtl:inst1\|Block1:inst\|lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_9p91:auto_generated\|q_a\[6\] " "Warning: Converted the fan-out from the tri-state buffer \"sjtl:inst1\|exp_alu:inst1\|d\[6\]\" to the node \"sjtl:inst1\|Block1:inst\|lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_9p91:auto_generated\|q_a\[6\]\" into an OR gate" {  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 27 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "sjtl:inst1\|exp_alu:inst1\|d\[5\] sjtl:inst1\|Block1:inst\|lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_9p91:auto_generated\|q_a\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"sjtl:inst1\|exp_alu:inst1\|d\[5\]\" to the node \"sjtl:inst1\|Block1:inst\|lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_9p91:auto_generated\|q_a\[5\]\" into an OR gate" {  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 27 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "sjtl:inst1\|exp_alu:inst1\|d\[4\] sjtl:inst1\|Block1:inst\|lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_9p91:auto_generated\|q_a\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"sjtl:inst1\|exp_alu:inst1\|d\[4\]\" to the node \"sjtl:inst1\|Block1:inst\|lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_9p91:auto_generated\|q_a\[4\]\" into an OR gate" {  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 27 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "sjtl:inst1\|exp_alu:inst1\|d\[3\] sjtl:inst1\|Block1:inst\|lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_9p91:auto_generated\|q_a\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"sjtl:inst1\|exp_alu:inst1\|d\[3\]\" to the node \"sjtl:inst1\|Block1:inst\|lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_9p91:auto_generated\|q_a\[3\]\" into an OR gate" {  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 27 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "sjtl:inst1\|exp_alu:inst1\|d\[2\] sjtl:inst1\|Block1:inst\|lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_9p91:auto_generated\|q_a\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"sjtl:inst1\|exp_alu:inst1\|d\[2\]\" to the node \"sjtl:inst1\|Block1:inst\|lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_9p91:auto_generated\|q_a\[2\]\" into an OR gate" {  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 27 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "sjtl:inst1\|exp_alu:inst1\|d\[1\] sjtl:inst1\|Block1:inst\|lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_9p91:auto_generated\|q_a\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"sjtl:inst1\|exp_alu:inst1\|d\[1\]\" to the node \"sjtl:inst1\|Block1:inst\|lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_9p91:auto_generated\|q_a\[1\]\" into an OR gate" {  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 27 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "sjtl:inst1\|exp_alu:inst1\|d\[0\] sjtl:inst1\|Block1:inst\|lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_9p91:auto_generated\|q_a\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"sjtl:inst1\|exp_alu:inst1\|d\[0\]\" to the node \"sjtl:inst1\|Block1:inst\|lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_9p91:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 27 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "xianshi:inst2\|guazai:inst\|min\[0\] " "Warning: Latch xianshi:inst2\|guazai:inst\|min\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA xianshi:inst2\|mod6:inst1\|ex\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal xianshi:inst2\|mod6:inst1\|ex\[2\]" {  } { { "显示/mod6.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/mod6.vhd" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "显示/guazai.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/guazai.vhd" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "xianshi:inst2\|guazai:inst\|min\[1\] " "Warning: Latch xianshi:inst2\|guazai:inst\|min\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA xianshi:inst2\|mod6:inst1\|ex\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal xianshi:inst2\|mod6:inst1\|ex\[2\]" {  } { { "显示/mod6.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/mod6.vhd" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "显示/guazai.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/guazai.vhd" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "xianshi:inst2\|guazai:inst\|min\[2\] " "Warning: Latch xianshi:inst2\|guazai:inst\|min\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA xianshi:inst2\|mod6:inst1\|ex\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal xianshi:inst2\|mod6:inst1\|ex\[2\]" {  } { { "显示/mod6.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/mod6.vhd" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "显示/guazai.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/guazai.vhd" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "xianshi:inst2\|guazai:inst\|min\[3\] " "Warning: Latch xianshi:inst2\|guazai:inst\|min\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA xianshi:inst2\|mod6:inst1\|ex\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal xianshi:inst2\|mod6:inst1\|ex\[2\]" {  } { { "显示/mod6.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/mod6.vhd" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "显示/guazai.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/guazai.vhd" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "weikong:inst\|7474:inst19\|9 weikong:inst\|7474:inst19\|9~_emulated weikong:inst\|7474:inst19\|9~latch " "Warning (13310): Register \"weikong:inst\|7474:inst19\|9\" is converted into an equivalent circuit using register \"weikong:inst\|7474:inst19\|9~_emulated\" and latch \"weikong:inst\|7474:inst19\|9~latch\"" {  } { { "7474.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "weikong:inst\|7474:inst19\|10 weikong:inst\|7474:inst19\|10~_emulated weikong:inst\|7474:inst19\|10~latch " "Warning (13310): Register \"weikong:inst\|7474:inst19\|10\" is converted into an equivalent circuit using register \"weikong:inst\|7474:inst19\|10~_emulated\" and latch \"weikong:inst\|7474:inst19\|10~latch\"" {  } { { "7474.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "weikong:inst\|7474:inst18\|9 weikong:inst\|7474:inst18\|9~_emulated weikong:inst\|7474:inst18\|9~latch " "Warning (13310): Register \"weikong:inst\|7474:inst18\|9\" is converted into an equivalent circuit using register \"weikong:inst\|7474:inst18\|9~_emulated\" and latch \"weikong:inst\|7474:inst18\|9~latch\"" {  } { { "7474.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "weikong:inst\|7474:inst18\|10 weikong:inst\|7474:inst18\|10~_emulated weikong:inst\|7474:inst18\|10~latch " "Warning (13310): Register \"weikong:inst\|7474:inst18\|10\" is converted into an equivalent circuit using register \"weikong:inst\|7474:inst18\|10~_emulated\" and latch \"weikong:inst\|7474:inst18\|10~latch\"" {  } { { "7474.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "weikong:inst\|7474:inst20\|9 weikong:inst\|7474:inst20\|9~_emulated weikong:inst\|7474:inst20\|9~latch " "Warning (13310): Register \"weikong:inst\|7474:inst20\|9\" is converted into an equivalent circuit using register \"weikong:inst\|7474:inst20\|9~_emulated\" and latch \"weikong:inst\|7474:inst20\|9~latch\"" {  } { { "7474.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "420 " "Info: Implemented 420 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Info: Implemented 16 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Info: Implemented 38 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "358 " "Info: Implemented 358 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "263 " "Info: Peak virtual memory: 263 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 22 15:24:01 2020 " "Info: Processing ended: Sun Mar 22 15:24:01 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
