2018-08-30 10:13:20,780:DEBUG    


2018-08-30 10:13:20,780:INFO     SERVICE INITIALIZED
2018-08-30 10:13:25,566:DEBUG    LOG =DEBUG
2018-08-30 10:13:25,566:DEBUG    Configuring interface
2018-08-30 10:13:25,566:DEBUG    COM4, 115200 bps
2018-08-30 10:13:25,585:DEBUG    Starting daemon threads
2018-08-30 10:13:25,586:DEBUG    SUCCESS
2018-08-30 10:13:25,588:INFO     SERVICE CONFIGURATION - LOG =DEBUG - COM4, 115200 bps - SUCCESS (0.02 s)
2018-08-30 10:16:01,506:DEBUG    The system is going down NOW!
2018-08-30 10:16:01,510:DEBUG    /usr/sbin/mini_httpd: exiting due to signal 15
2018-08-30 10:16:02,497:DEBUG    Sent SIGKILL to all processes
2018-08-30 10:16:02,500:DEBUG    Requesting system reboot
2018-08-30 10:16:03,492:DEBUG    Restarting system.
2018-08-30 10:16:03,732:DEBUG    Jumping to start of image at address 0xbfcc0000
2018-08-30 10:16:03,868:DEBUG    early_board_init: PCIE 2x1 (PEM0/PEM1)
2018-08-30 10:16:03,874:DEBUG    early_board_init: Port 0 in host mode.
2018-08-30 10:16:03,911:DEBUG    U-Boot 2012.04.01 (Build time: Mar 28 2018 - 09:51:19)
2018-08-30 10:16:03,917:DEBUG    Octeon SDK3.0 Fusion release rev: dev-git-6daf646-201803280951 tip rstbutton18
2018-08-30 10:16:03,924:DEBUG    Skipping PCIe port 0 BIST, reset not done. (port not configured)
2018-08-30 10:16:03,930:DEBUG    Skipping PCIe port 1 BIST, reset not done. (port not configured)
2018-08-30 10:16:03,930:DEBUG    BIST check passed.
2018-08-30 10:16:04,375:DEBUG    Initiate TIP GPIOs.
2018-08-30 10:16:04,378:DEBUG    Clearing GPIOs 17 waiting 1 second.
2018-08-30 10:16:05,411:DEBUG    Setting GPIOs 17 high.
2018-08-30 10:16:05,415:DEBUG    Initialize GPIOs 18 and 19 for board/factory default reset.
2018-08-30 10:16:05,421:DEBUG    ZEN board revision major:1, minor:1, serial #:
2018-08-30 10:16:05,428:DEBUG    OCTEON CNF7130-SCP pass 1.1, Core clock: 1000 MHz, IO clock: 600 MHz, DDR clock: 400 MHz (800 Mhz DDR)
2018-08-30 10:16:05,434:DEBUG    Base DRAM address used by u-boot: 0x8f800000, size: 0x800000
2018-08-30 10:16:05,434:DEBUG    DRAM: 2 GiB
2018-08-30 10:16:05,509:DEBUG    Clearing DRAM......
2018-08-30 10:16:05,795:DEBUG    done
2018-08-30 10:16:05,859:DEBUG    Flash: 128 MiB
2018-08-30 10:16:05,957:DEBUG    Net:   octeth0
2018-08-30 10:16:06,007:DEBUG    MMC:
2018-08-30 10:16:10,532:DEBUG    not available
2018-08-30 10:16:10,539:DEBUG    Init PHY Clocks to: PLL Freq. = 1600Mhz (32), DSP Freq. = 533Mhz (2), HAB Freq. = 200Mhz (5)
2018-08-30 10:16:10,542:DEBUG    Endor Bist repairs:
2018-08-30 10:16:10,552:DEBUG    ROUT0 = 0x0000ffff  ROUT1 = 0x0000ffff  ROUT2 = 0x0000ffff  ROUT3 = 0x0000ffff  ROUT4 = 0x00000040  TOOMANYDEFECTS is false
2018-08-30 10:16:10,555:DEBUG    REG 0x0001180013000038 = 0xd000a0
2018-08-30 10:16:10,559:DEBUG    REG 0x0001180013000000 = 0x802
2018-08-30 10:16:10,561:DEBUG    REG 0x0001180013000100 = 0x0
2018-08-30 10:16:10,563:DEBUG    REG 0x00010F0000844440 = 0x3f
2018-08-30 10:16:10,565:DEBUG    END ENDOR INIT BLOCK!
2018-08-30 10:16:10,569:DEBUG    Hit any key to stop autoboot:  0
2018-08-30 10:16:10,571:DEBUG    Setting bus to 0
2018-08-30 10:16:10,595:DEBUG    Valid chip addresses for bus #0 : 24 25 26 27 28 40 48octeon_i2c_wait: Timed out on bus 0
2018-08-30 10:16:10,720:DEBUG    octeon_i2c_wait: Timed out on bus 0
2018-08-30 10:16:10,721:DEBUG    4A 50 51 71
2018-08-30 10:16:10,723:DEBUG    Setting bus to 1
2018-08-30 10:16:10,729:DEBUG    Valid chip addresses for bus #1 : 20 21 25 26 27 28 3E 3F 40 49 4A 4E 4F 50
2018-08-30 10:16:10,736:DEBUG    Allocated 0x400000 bytes at address: 0x7f4d0000, name: dsp-dump
2018-08-30 10:16:10,743:DEBUG    Allocated 0x630000 bytes at address: 0x7f8d0000, name: cazac
2018-08-30 10:16:10,747:DEBUG    Allocated 0x100000 bytes at address: 0x7ff00000, name: cpu-dsp-if
2018-08-30 10:16:10,753:DEBUG    Allocated 0x4000000 bytes at address: 0x80000000, name: dsp-log-buf
2018-08-30 10:16:10,757:DEBUG    Allocated 0x2800000 bytes at address: 0x30800000, name: initrd
2018-08-30 10:16:10,759:DEBUG    Interface 0 has 2 ports (SGMII)
2018-08-30 10:16:10,763:DEBUG    Interface 2 has 4 ports (NPI)
2018-08-30 10:16:10,765:DEBUG    Interface 3 has 2 ports (LOOP)
2018-08-30 10:16:10,766:DEBUG    Using octeth0 device
2018-08-30 10:16:10,773:DEBUG    TFTP from server 10.102.81.50; our IP address is 10.102.81.61
2018-08-30 10:16:10,773:DEBUG    Filename 'lsm_os.gz'.
2018-08-30 10:16:10,776:DEBUG    Load address: 0x21000000
2018-08-30 10:16:10,780:DEBUG    Loading: *octeth0: Up 1000 Mbps Full duplex (port  0) (SGMII)
2018-08-30 10:16:11,302:DEBUG    ##################################################
2018-08-30 10:16:11,303:DEBUG    done
2018-08-30 10:16:11,309:DEBUG    Bytes transferred = 4019155 (3d53d3 hex)
2018-08-30 10:16:11,512:DEBUG    Uncompressed size: 9761000 = 0x94F0E8
2018-08-30 10:16:11,513:DEBUG    Using octeth0 device
2018-08-30 10:16:11,519:DEBUG    TFTP from server 10.102.81.50; our IP address is 10.102.81.61
2018-08-30 10:16:11,520:DEBUG    Filename 'lsm_rd.gz'.
2018-08-30 10:16:11,523:DEBUG    Load address: 0x30800000
2018-08-30 10:16:11,575:DEBUG    Loading: *
2018-08-30 10:16:11,673:DEBUG    #
2018-08-30 10:16:11,785:DEBUG    #
2018-08-30 10:16:11,897:DEBUG    #
2018-08-30 10:16:12,009:DEBUG    #
2018-08-30 10:16:12,121:DEBUG    #
2018-08-30 10:16:12,217:DEBUG    #
2018-08-30 10:16:12,328:DEBUG    #
2018-08-30 10:16:12,441:DEBUG    #
2018-08-30 10:16:12,553:DEBUG    #
2018-08-30 10:16:12,650:DEBUG    #
2018-08-30 10:16:12,778:DEBUG    #
2018-08-30 10:16:12,890:DEBUG    #
2018-08-30 10:16:13,002:DEBUG    #
2018-08-30 10:16:13,098:DEBUG    #
2018-08-30 10:16:13,210:DEBUG    #
2018-08-30 10:16:13,322:DEBUG    #
2018-08-30 10:16:13,434:DEBUG    #
2018-08-30 10:16:13,546:DEBUG    #
2018-08-30 10:16:13,658:DEBUG    #
2018-08-30 10:16:13,770:DEBUG    #
2018-08-30 10:16:13,882:DEBUG    #
2018-08-30 10:16:14,010:DEBUG    #
2018-08-30 10:16:14,122:DEBUG    #
2018-08-30 10:16:14,236:DEBUG    #
2018-08-30 10:16:14,331:DEBUG    #
2018-08-30 10:16:14,443:DEBUG    #
2018-08-30 10:16:14,555:DEBUG    #
2018-08-30 10:16:14,668:DEBUG    #
2018-08-30 10:16:14,779:DEBUG    #
2018-08-30 10:16:14,907:DEBUG    #
2018-08-30 10:16:15,020:DEBUG    #
2018-08-30 10:16:15,148:DEBUG    #
2018-08-30 10:16:15,260:DEBUG    #
2018-08-30 10:16:15,388:DEBUG    #
2018-08-30 10:16:15,500:DEBUG    #
2018-08-30 10:16:15,612:DEBUG    #
2018-08-30 10:16:15,740:DEBUG    #
2018-08-30 10:16:15,852:DEBUG    #
2018-08-30 10:16:15,980:DEBUG    #
2018-08-30 10:16:16,109:DEBUG    #
2018-08-30 10:16:16,220:DEBUG    #
2018-08-30 10:16:16,334:DEBUG    #
2018-08-30 10:16:16,430:DEBUG    #
2018-08-30 10:16:16,542:DEBUG    #
2018-08-30 10:16:16,654:DEBUG    #
2018-08-30 10:16:16,766:DEBUG    #
2018-08-30 10:16:16,894:DEBUG    #
2018-08-30 10:16:17,006:DEBUG    #
2018-08-30 10:16:17,118:DEBUG    #
2018-08-30 10:16:17,203:DEBUG    #
2018-08-30 10:16:17,203:DEBUG    done
2018-08-30 10:16:17,207:DEBUG    Bytes transferred = 41117285 (2736665 hex)
2018-08-30 10:16:17,209:DEBUG    argv[2]: coremask=0x7
2018-08-30 10:16:17,211:DEBUG    argv[3]: endbootargs
2018-08-30 10:16:17,221:DEBUG    Allocating memory for ELF segment: addr: 0xffffffff80100000 (adjusted to: 0x100000), size 0x9b6530
2018-08-30 10:16:17,362:DEBUG    ## Loading big-endian Linux kernel with entry point: 0xffffffff80648190 ...
2018-08-30 10:16:17,368:DEBUG    Bootloader: Done loading app on coremask: 0x7
2018-08-30 10:16:17,371:DEBUG    Starting cores 0x7
2018-08-30 10:16:17,384:DEBUG    Linux version 3.4.27-rt37-Cavium-Octeon (oc@PC) (gcc version 4.7.0 (Cavium Inc. Version: SDK_3_0_0 build 16) ) #59 SMP Wed Aug 29 14:34:56 EDT 2018
2018-08-30 10:16:17,388:DEBUG    CVMSEG size: 2 cache lines (256 bytes)
2018-08-30 10:16:17,390:DEBUG    Cavium Inc. SDK-3.0
2018-08-30 10:16:17,394:DEBUG    Fusion rev: dev-git-2da3d71-201808291434
2018-08-30 10:16:17,398:DEBUG    bootconsole [early0] enabled
2018-08-30 10:16:17,401:DEBUG    CPU revision is: 000d9401 (Cavium Octeon II)
2018-08-30 10:16:17,404:DEBUG    Checking for the multiply/shift bug... no.
2018-08-30 10:16:17,405:DEBUG    Checking for the daddiu bug... no.
2018-08-30 10:16:17,407:DEBUG    Determined physical RAM map:
2018-08-30 10:16:17,413:DEBUG    memory: 0000000002800000 @ 0000000030800000 (usable after init)
2018-08-30 10:16:17,417:DEBUG    memory: 000000000e400000 @ 0000000000b00000 (usable)
2018-08-30 10:16:17,421:DEBUG    memory: 0000000000c00000 @ 000000000f200000 (usable)
2018-08-30 10:16:17,424:DEBUG    memory: 000000000e800000 @ 0000000020000000 (usable)
2018-08-30 10:16:17,428:DEBUG    memory: 000000000004e000 @ 0000000000a02000 (usable after init)
2018-08-30 10:16:17,434:DEBUG    Wasting 143472 bytes for tracking 2562 unused pages
2018-08-30 10:16:17,437:DEBUG    Initial ramdisk at: 0x8000000030800000 (41117285 bytes)
2018-08-30 10:16:17,440:DEBUG    Using passed Device Tree <8000000000080000>.
2018-08-30 10:16:17,444:DEBUG    Placing 0MB software IO TLB between 8000000001a8f000 - 8000000001acf000
2018-08-30 10:16:17,450:DEBUG    software IO TLB at phys 0x1a8f000 - 0x1acf000
2018-08-30 10:16:17,450:DEBUG    Zone PFN ranges:
2018-08-30 10:16:17,453:DEBUG    DMA32    0x00000a02 -> 0x000f0000
2018-08-30 10:16:17,454:DEBUG    Normal   empty
2018-08-30 10:16:17,457:DEBUG    Movable zone start PFN for each node
2018-08-30 10:16:17,459:DEBUG    Early memory PFN ranges
2018-08-30 10:16:17,460:DEBUG    0: 0x00000a02 -> 0x00000a50
2018-08-30 10:16:17,463:DEBUG    0: 0x00000b00 -> 0x0000ef00
2018-08-30 10:16:17,467:DEBUG    0: 0x0000f200 -> 0x0000fe00
2018-08-30 10:16:17,469:DEBUG    0: 0x00020000 -> 0x0002e800
2018-08-30 10:16:17,470:DEBUG    0: 0x00030800 -> 0x00033000
2018-08-30 10:16:17,473:DEBUG    Cavium Hotplug: Available coremask 0x8
2018-08-30 10:16:17,479:DEBUG    Primary instruction cache 37kB, virtually tagged, 37 way, 8 sets, linesize 128 bytes.
2018-08-30 10:16:17,483:DEBUG    Primary data cache 32kB, 32-way, 8 sets, linesize 128 bytes.
2018-08-30 10:16:17,487:DEBUG    Secondary unified cache 1024kB, 16-way, 512 sets, linesize 128 bytes.
2018-08-30 10:16:17,493:DEBUG    PERCPU: Embedded 11 pages/cpu @8000000001ae2000 s14848 r8192 d22016 u45056
2018-08-30 10:16:17,497:DEBUG    Built 1 zonelists in Zone order, mobility grouping on.  Total pages: 128329
2018-08-30 10:16:17,502:DEBUG    Kernel command line:  rd_name=initrd console=ttyS0,115200
2018-08-30 10:16:17,505:DEBUG    PID hash table entries: 2048 (order: 2, 16384 bytes)
2018-08-30 10:16:17,509:DEBUG    Dentry cache hash table entries: 65536 (order: 7, 524288 bytes)
2018-08-30 10:16:17,513:DEBUG    Inode-cache hash table entries: 32768 (order: 6, 262144 bytes)
2018-08-30 10:16:17,566:DEBUG    Memory: 471220k/524600k available (5551k kernel code, 53380k reserved, 3669k data, 312k init, 0k highmem)
2018-08-30 10:16:17,569:DEBUG    Hierarchical RCU implementation.
2018-08-30 10:16:17,571:DEBUG    NR_IRQS:256
2018-08-30 10:16:17,575:DEBUG    Calibrating delay loop (skipped) preset value.. 2000.00 BogoMIPS (lpj=10000000)
2018-08-30 10:16:17,576:DEBUG    pid_max: default: 32768 minimum: 301
2018-08-30 10:16:17,579:DEBUG    Security Framework initialized
2018-08-30 10:16:17,582:DEBUG    Mount-cache hash table entries: 256
2018-08-30 10:16:17,586:DEBUG    Checking for the daddi bug... no.
2018-08-30 10:16:17,592:DEBUG    Performance counters: octeon PMU enabled, 2 64-bit counters available to each CPU, irq 7
2018-08-30 10:16:17,594:DEBUG    SMP: Booting CPU01 (CoreId  1)...
2018-08-30 10:16:17,596:DEBUG    CPU revision is: 000d9401 (Cavium Octeon II)
2018-08-30 10:16:17,599:DEBUG    SMP: Booting CPU02 (CoreId  2)...
2018-08-30 10:16:17,602:DEBUG    CPU revision is: 000d9401 (Cavium Octeon II)
2018-08-30 10:16:17,604:DEBUG    Brought up 3 CPUs
2018-08-30 10:16:17,605:DEBUG    dummy:
2018-08-30 10:16:17,608:DEBUG    NET: Registered protocol family 16
2018-08-30 10:16:17,612:DEBUG    PTP Clock: Using sclk reference at 600000000 Hz
2018-08-30 10:16:17,617:DEBUG    Installing handlers for error tree at: ffffffff8098f0a0
2018-08-30 10:16:17,618:DEBUG    PCIe: Initializing port 0
2018-08-30 10:16:19,573:DEBUG    PCIe: Link timeout on port 0, probably the slot is empty
2018-08-30 10:16:19,576:DEBUG    PCIe: Initializing port 1
2018-08-30 10:16:21,575:DEBUG    PCIe: Link timeout on port 1, probably the slot is empty
2018-08-30 10:16:21,691:DEBUG    bio: create slab <bio-0> at 0
2018-08-30 10:16:21,693:DEBUG    vgaarb: loaded
2018-08-30 10:16:21,694:DEBUG    SCSI subsystem initialized
2018-08-30 10:16:21,698:DEBUG    PCI host bridge to bus 0000:00
2018-08-30 10:16:21,703:DEBUG    pci_bus 0000:00: root bus resource [mem 0x1000000000000]
2018-08-30 10:16:21,707:DEBUG    pci_bus 0000:00: root bus resource [io  0x0000]
2018-08-30 10:16:21,710:DEBUG    cfg80211: Calling CRDA to update world regulatory domain
2018-08-30 10:16:21,717:DEBUG    Switching to clocksource OCTEON_CVMCOUNT
2018-08-30 10:16:21,719:DEBUG    NET: Registered protocol family 2
2018-08-30 10:16:21,724:DEBUG    IP route cache hash table entries: 4096 (order: 3, 32768 bytes)
2018-08-30 10:16:21,730:DEBUG    TCP established hash table entries: 16384 (order: 6, 262144 bytes)
2018-08-30 10:16:21,736:DEBUG    TCP bind hash table entries: 16384 (order: 6, 262144 bytes)
2018-08-30 10:16:21,740:DEBUG    TCP: Hash tables configured (established 16384 bind 16384)
2018-08-30 10:16:21,742:DEBUG    TCP: reno registered
2018-08-30 10:16:21,747:DEBUG    UDP hash table entries: 256 (order: 1, 8192 bytes)
2018-08-30 10:16:21,752:DEBUG    UDP-Lite hash table entries: 256 (order: 1, 8192 bytes)
2018-08-30 10:16:21,755:DEBUG    NET: Registered protocol family 1
2018-08-30 10:16:21,759:DEBUG    RPC: Registered named UNIX socket transport module.
2018-08-30 10:16:21,763:DEBUG    RPC: Registered udp transport module.
2018-08-30 10:16:21,766:DEBUG    RPC: Registered tcp transport module.
2018-08-30 10:16:21,770:DEBUG    RPC: Registered tcp NFSv4.1 backchannel transport module.
2018-08-30 10:16:21,775:DEBUG    Trying to unpack rootfs image as initramfs...
2018-08-30 10:16:23,599:DEBUG    Freeing initrd memory: 40153k freed
2018-08-30 10:16:23,651:DEBUG    gpiochip_add: regis
2018-08-30 10:16:23,667:DEBUG    tered GPIOs 0 to 19 on device: octeon-gpio
2018-08-30 10:16:23,671:DEBUG    octeon_gpio 1070000000800.gpio-controller: version: 1.0
2018-08-30 10:16:23,674:DEBUG    i2c-octeon 1180000001000.i2c: twsi_freq=100000
2018-08-30 10:16:23,678:DEBUG    i2c-octeon 1180000001000.i2c: version 2.0
2018-08-30 10:16:23,684:DEBUG    gpiochip_add: registered GPIOs 240 to 255 on device: pca9535
2018-08-30 10:16:23,687:DEBUG    gpiochip_add: registered GPIOs 224 to 239 on device: pca9535
2018-08-30 10:16:23,691:DEBUG    gpiochip_add: registered GPIOs 208 to 223 on device: pca9535
2018-08-30 10:16:23,700:DEBUG    gpiochip_add: registered GPIOs 192 to 207 on device: pca9535
2018-08-30 10:16:23,706:DEBUG    at24 0-0051: 8192 byte 24c64 EEPROM, writable, 1 bytes/write
2018-08-30 10:16:23,709:DEBUG    i2c-octeon 1180000001200.i2c: twsi_freq=100000
2018-08-30 10:16:23,713:DEBUG    i2c-octeon 1180000001200.i2c: version 2.0
2018-08-30 10:16:23,726:DEBUG    gpiochip_add: registered GPIOs 176 to 191 on device: tca6416
2018-08-30 10:16:23,756:DEBUG    gpiochip_add: registered GPIOs 160 to 175 on device: pca9535
2018-08-30 10:16:23,799:DEBUG    gpiochip_add: registered GPIOs 144 to 159 on device: pca9535
2018-08-30 10:16:23,828:DEBUG    gpiochip_add: registered GPIOs 128 to 143 on device: pca9535
2018-08-30 10:16:23,868:DEBUG    gpiochip_add: registered GPIOs 112 to 127 on device: pca9535
2018-08-30 10:16:23,953:DEBUG    at24 1-0050: 32768 byte 24c256 EEPROM, writable, 1 bytes/write
2018-08-30 10:16:24,003:DEBUG    gpiochip_add: registered GPIOs 96 to 111 on device: sx1509q
2018-08-30 10:16:24,082:DEBUG    gpiochip_add: registered GPIOs 80 to 95 on device: sx1509q
2018-08-30 10:16:24,085:DEBUG    spidev: module is already loaded
2018-08-30 10:16:24,112:DEBUG    spi-octeon 1070000001000.spi: Version 2.0
2018-08-30 10:16:24,141:DEBUG    fe5_4v_stepup: 5400 mV
2018-08-30 10:16:24,157:DEBUG    fe2_2v_stepup: 2200 mV
2018-08-30 10:16:24,190:DEBUG    pa_stepup: 28000 mV
2018-08-30 10:16:24,263:DEBUG    pa0_vdd: 28000 mV
2018-08-30 10:16:24,266:DEBUG    pa1_vdd: 28000 mV
2018-08-30 10:16:24,267:DEBUG    ERROR: octeon_pci_console_setup0 failed.
2018-08-30 10:16:24,272:DEBUG    /proc/octeon_perf: Octeon performance counter interface loaded
2018-08-30 10:16:24,275:DEBUG    octeon_error_injector: Error: Unrecognized test number: 0
2018-08-30 10:16:24,279:DEBUG    HugeTLB registered 2 MB page size, pre-allocated 0 pages
2018-08-30 10:16:24,282:DEBUG    squashfs: version 4.0 (2009/01/31) Phillip Lougher
2018-08-30 10:16:24,286:DEBUG    NFS: Registering the id_resolver key type
2018-08-30 10:16:24,288:DEBUG    jffs2: version 2.2. (NAND)
2018-08-30 10:16:24,289:DEBUG    2001-2006 Red Hat, Inc.
2018-08-30 10:16:24,292:DEBUG    msgmni has been set to 998
2018-08-30 10:16:24,293:DEBUG    io scheduler noop registered
2018-08-30 10:16:24,298:DEBUG    io scheduler deadline registered (default)
2018-08-30 10:16:24,299:DEBUG    io scheduler cfq registered
2018-08-30 10:16:24,325:DEBUG    Serial: 8250/16550 driver, 6 ports, IRQ sharing disabled
2018-08-30 10:16:24,328:DEBUG    brd: module loaded
2018-08-30 10:16:24,331:DEBUG    loop: module loaded
2018-08-30 10:16:24,901:DEBUG    slram: not enough parameters.
2018-08-30 10:16:24,953:DEBUG    IMQ driver loaded suc
2018-08-30 10:16:24,997:DEBUG    cessfully. (numdevs = 16, numqueues = 1)
2018-08-30 10:16:25,000:DEBUG    Hooking IMQ after NAT on PREROUTING.
2018-08-30 10:16:25,003:DEBUG    Hooking IMQ before NAT on POSTROUTING.
2018-08-30 10:16:25,006:DEBUG    mdio-octeon: probed
2018-08-30 10:16:25,009:DEBUG    mdio-octeon 1180000001800.mdio: Version 1.0
2018-08-30 10:16:25,010:DEBUG    mdio-octeon: probed
2018-08-30 10:16:25,016:DEBUG    mdio-octeon 1180000001900.mdio: Version 1.0
2018-08-30 10:16:25,019:DEBUG    tun: Universal TUN/TAP device driver, 1.6
2018-08-30 10:16:25,023:DEBUG    tun: (C) 1999-2004 Max Krasnyansky <maxk@qualcomm.com>
2018-08-30 10:16:25,025:DEBUG    octeon-ethernet 2.0
2018-08-30 10:16:25,026:DEBUG    Interface 0 has 2 ports (SGMII)
2018-08-30 10:16:25,030:DEBUG    Interface 3 has 2 ports (LOOP)
2018-08-30 10:16:25,036:DEBUG    octeon_ethernet 11800a0000000.pip: No device tree node found for port 0:1
2018-08-30 10:16:25,040:DEBUG    ipw2100: Intel(R) PRO/Wireless 2100 Network Driver, git-1.2.2
2018-08-30 10:16:25,046:DEBUG    ipw2100: Copyright(c) 2003-2006 Intel Corporation
2018-08-30 10:16:25,052:DEBUG    libipw: 802.11 data/management/control stack, git-1.1.13
2018-08-30 10:16:25,058:DEBUG    libipw: Copyright (C) 2004-2005 Intel Corporation <jketreno@linux.intel.com>
2018-08-30 10:16:25,059:DEBUG    i2c /dev entries driver
2018-08-30 10:16:25,063:DEBUG    lm75 0-004a: hwmon0: sensor 'lm75'
2018-08-30 10:16:25,066:DEBUG    lm75 1-004a: hwmon1: sensor 'lm75'
2018-08-30 10:16:25,069:DEBUG    lm75 1-0049: hwmon2: sensor 'lm75'
2018-08-30 10:16:25,072:DEBUG    lm75 1-004f: hwmon3: sensor 'lm75'
2018-08-30 10:16:25,078:DEBUG    ina2xx 0-0040: power monitor INA226 (Rshunt = 10000 uOhm)
2018-08-30 10:16:25,082:DEBUG    ina2xx 1-0040: power monitor INA226 (Rshunt = 10000 uOhm)
2018-08-30 10:16:25,085:DEBUG    octeon_wdt: Initial granularity 5 Sec
2018-08-30 10:16:25,940:DEBUG    Netfilter messages via NETLINK v0.30.
2018-08-30 10:16:25,946:DEBUG    nfnl_acct: registering with nfnetlink.
2018-08-30 10:16:25,951:DEBUG    nf_conntrack version 0.5.0 (3995 buckets, 15980 max)
2018-08-30 10:16:25,954:DEBUG    ctnetlink v0.93: registering with nfnetlink.
2018-08-30 10:16:25,957:DEBUG    NF_TPROXY: Transparent proxy support initialized, version 4.1.0
2018-08-30 10:16:25,961:DEBUG    NF_TPROXY: Copyright (c) 2006-2007 BalaBit IT Ltd.
2018-08-30 10:16:25,964:DEBUG    xt_time: kernel timezone is -0000
2018-08-30 10:16:25,967:DEBUG    ip_tables: (C) 2000-2006 Netfilter Core Team
2018-08-30 10:16:25,969:DEBUG    TCP: cubic registered
2018-08-30 10:16:25,970:DEBUG    Initializing XFRM netlink socket
2018-08-30 10:16:25,973:DEBUG    NET: Registered protocol family 10
2018-08-30 10:16:25,974:DEBUG    NET: Registered protocol family 17
2018-08-30 10:16:25,977:DEBUG    NET: Registered protocol family 15
2018-08-30 10:16:25,980:DEBUG    8021q: 802.1Q VLAN Support v1.8
2018-08-30 10:16:25,984:DEBUG    sctp: Hash tables configured (established 8192 bind 8192)
2018-08-30 10:16:25,987:DEBUG    lib80211: common routines for IEEE802.11 drivers
2018-08-30 10:16:25,990:DEBUG    Registering the dns_resolver key type
2018-08-30 10:16:25,994:DEBUG    L2 lock: TLB refill 256 bytes
2018-08-30 10:16:25,999:DEBUG    L2 lock: General exception 128 bytes
2018-08-30 10:16:26,000:DEBUG    L2 lock: low-level interrupt 128 bytes
2018-08-30 10:16:26,003:DEBUG    L2 lock: interrupt 640 bytes
2018-08-30 10:16:26,006:DEBUG    L2 lock: memcpy 1152 bytes
2018-08-30 10:16:26,013:DEBUG    1180000000800.serial: ttyS0 at MMIO 0x1180000000800 (irq = 34) is a OCTEON
2018-08-30 10:16:26,016:DEBUG    console [ttyS0] enabled, bootconsole disabled
2018-08-30 10:16:26,019:DEBUG    console [ttyS0] enabled, bootconsole disabled
2018-08-30 10:16:26,026:DEBUG    1180000000c00.serial: ttyS1 at MMIO 0x1180000000c00 (irq = 35) is a OCTEON
2018-08-30 10:16:26,032:DEBUG    Bootbus flash: Setting flash for 128MB flash at 0x17c00000
2018-08-30 10:16:26,913:DEBUG    phys_mapped_flash: Found 1 x16 devices at 0x0 in 16-bit bank. Manufacturer ID 0x000089 Chip ID 0x00227e
2018-08-30 10:16:26,914:DEBUG    Amd/Fujitsu Extended Query Table at 0x0040
2018-08-30 10:16:35,397:DEBUG    Amd/Fujitsu Extended Query version 1.3.
2018-08-30 10:16:35,447:DEBUG    num
2018-08-30 10:16:35,471:DEBUG    ber of CFI chips: 1
2018-08-30 10:16:35,476:DEBUG    Creating 8 MTD partitions on "phys_mapped_flash":
2018-08-30 10:16:35,480:DEBUG    0x000000000000-0x000000220000 : "flash_uboot"
2018-08-30 10:16:35,482:DEBUG    0x000000220000-0x000000720000 : "flash_os0"
2018-08-30 10:16:35,484:DEBUG    0x000000720000-0x000003220000 : "flash_rd0"
2018-08-30 10:16:35,487:DEBUG    0x000003220000-0x000004100000 : "flash_app0"
2018-08-30 10:16:35,490:DEBUG    0x000004100000-0x000004600000 : "flash_os1"
2018-08-30 10:16:35,493:DEBUG    0x000004600000-0x000007100000 : "flash_rd1"
2018-08-30 10:16:35,496:DEBUG    0x000007100000-0x000007fe0000 : "flash_app1"
2018-08-30 10:16:35,499:DEBUG    0x000007fe0000-0x000008000000 : "flash_env"
2018-08-30 10:16:35,502:DEBUG    Freeing unused kernel memory: 312k freed
2018-08-30 10:16:35,503:DEBUG    /sbin/rc starting
2018-08-30 10:16:35,506:DEBUG    Fusion SDK revision of rootfs: dev-git-6daf646-201803280950
2018-08-30 10:16:35,509:DEBUG    Mounting file systems
2018-08-30 10:16:37,793:DEBUG    Setting up loopback
2018-08-30 10:16:37,795:DEBUG    Starting syslogd
2018-08-30 10:16:37,881:DEBUG    [/usr/bin/ubootenvdump] /mnt/app/ubootenv will be overwritten by current uboot variables.
2018-08-30 10:16:37,885:DEBUG    [/usr/bin/ubootenvdump] Set mk_ubootenv = 0 to bypass this step.
2018-08-30 10:16:37,913:DEBUG    Error at line 43: unable to open eeprom device file
2018-08-30 10:16:37,917:DEBUG    [/usr/bin/get_eeprom_config.sh] FOUND  RECORDS
2018-08-30 10:16:37,918:DEBUG    sh: 0: unknown operand
2018-08-30 10:16:37,924:DEBUG    cat: can't open '/tmp/rfeeprom.conf*': No such file or directory
2018-08-30 10:16:37,950:DEBUG    [/usr/bin/get_eeprom_config.sh] Extracted BB EEPROM configuration to /tmp/bbeeprom.conf
2018-08-30 10:16:37,957:DEBUG    [/usr/bin/get_eeprom_config.sh] Computed BB_MD5_RECORD = 8CF020F9750741FD7A0966836D03D7C7
2018-08-30 10:16:38,035:DEBUG    [/etc/init.d/rcS] Enable app core dump setting...
2018-08-30 10:16:38,039:DEBUG    kernel.core_pattern = /tmp/core-%e-%s-%u-%g-%p-%t
2018-08-30 10:16:38,042:DEBUG    kernel.core_uses_pid = 1
2018-08-30 10:16:38,043:DEBUG    fs.suid_dumpable = 2
2018-08-30 10:16:38,046:DEBUG    [/etc/init.d/flashmnt] Entered...
2018-08-30 10:16:38,048:DEBUG    [CHECK ] FLASH_CFG
2018-08-30 10:16:38,082:DEBUG    [CHECK ] try to mount /mnt/app
2018-08-30 10:16:40,404:DEBUG    [CHECK ] mount success
2018-08-30 10:16:40,447:DEBUG    [/etc/init.d/S02button18] Entered...
2018-08-30 10:16:40,450:DEBUG    [BUTTON18] Enabling GPIO18 for board reset/factory default reset function...
2018-08-30 10:16:40,453:DEBUG    Setting affinity to 0x1
2018-08-30 10:16:40,457:DEBUG    [/etc/init.d/S05hostname] Entered...
2018-08-30 10:16:40,460:DEBUG    sh: write error: Invalid argument
2018-08-30 10:16:40,463:DEBUG    [/etc/init.d/S06network] Entered...
2018-08-30 10:16:40,466:DEBUG    eth0: 1000 Mbps Full duplex, port 0
2018-08-30 10:16:40,469:DEBUG    ADDRCONF(NETDEV_UP): eth0: link is not ready
2018-08-30 10:16:40,526:DEBUG    current IP configuration: 10.102.81.61/255.255
2018-08-30 10:16:40,533:DEBUG    .255.0, GW=10.102.81.1
2018-08-30 10:16:40,536:DEBUG    [/etc/init.d/S12ipsec] Entered...
2018-08-30 10:16:40,542:DEBUG    [/etc/init.d/S12ipsec] Hardware IPSec enabled.
2018-08-30 10:16:40,546:DEBUG    /lib/modules/3.4.27-rt37-Cavium-Octeon/cvm-ipsec-kame.ko
2018-08-30 10:16:40,549:DEBUG    [/etc/init.d/S12ipsec] Insert KAME stack
2018-08-30 10:16:40,552:DEBUG    [/etc/init.d/S12ipsec] Exited.
2018-08-30 10:16:40,555:DEBUG    [/etc/init.d/S12ssh] Entered...
2018-08-30 10:16:40,561:DEBUG    [/etc/init.d/S12ssh] /mnt/app/.ssh is mounted to /.ssh...
2018-08-30 10:16:40,563:DEBUG    [/etc/init.d/S12ssh] Exited.
2018-08-30 10:16:40,566:DEBUG    [/etc/init.d/S13swselect] Entered...
2018-08-30 10:16:40,572:DEBUG    [/etc/init.d/S13swselect] Get software from tftp
2018-08-30 10:16:40,576:DEBUG    [/etc/init.d/S13swselect]  empty file md5: d41d8cd98f
2018-08-30 10:16:40,582:DEBUG    [/etc/init.d/S13swselect] Get LFMSOFT_OCT_D.tgz from tftp
2018-08-30 10:16:41,448:DEBUG    ADDRCONF(NETDEV_CHANGE): eth0: link becomes ready
2018-08-30 10:16:42,954:DEBUG    [/etc/init.d/S13swselect] =>   Result //LFMSOFT_OCT_D.tgz: 9e890c114f
2018-08-30 10:16:42,959:DEBUG    [/etc/init.d/S13swselect] Get rffe.tgz from tftp
2018-08-30 10:16:43,069:DEBUG    [/etc/init.d/S13swselect] =>   Result //rffe.tgz: 45d2f403d6
2018-08-30 10:16:43,073:DEBUG    [/etc/init.d/S13swselect] Get lsmD.gz from tftp
2018-08-30 10:16:44,525:DEBUG    [/etc/init.d/S13swselect] =>   Result /bin/lsmD.gz: 166730c0ec
2018-08-30 10:16:46,696:DEBUG    [/etc/init.d/S13swselect] => /bin/lsmD: c035f3bab3
2018-08-30 10:16:46,700:DEBUG    [/etc/init.d/S13swselect] Get dsp.tgz from tftp
2018-08-30 10:16:47,253:DEBUG    [/etc/init.d/S13swselect] =>   Result /etc/dsp.tgz: fe48fc3bd5
2018-08-30 10:16:47,257:DEBUG    [/etc/init.d/S13swselect] Get configation files from tftp
2018-08-30 10:16:47,263:DEBUG    [/etc/init.d/S13swselect] => Original /usr/bin/updatephyrfparams.sh: 7798b75531
2018-08-30 10:16:47,269:DEBUG    [/etc/init.d/S13swselect] Get updatephyrfparams.sh from tftp
2018-08-30 10:16:47,273:DEBUG    tftp: server error: (1) File not found or No Access
2018-08-30 10:16:47,279:DEBUG    WARNING: Failed downloading updatephyrfparams.sh by tftp...
2018-08-30 10:16:47,286:DEBUG    [/etc/init.d/S13swselect] Using the default file /usr/bin/updatephyrfparams.sh...
2018-08-30 10:16:47,293:DEBUG    [/etc/init.d/S13swselect] => Original /usr/bin/phyrfparams20Mhz.txt: 6d6b8e3589
2018-08-30 10:16:47,299:DEBUG    [/etc/init.d/S13swselect] Get phyrfparams20Mhz.txt from tftp
2018-08-30 10:16:47,302:DEBUG    tftp: server error: (1) File not found or No Access
2018-08-30 10:16:47,308:DEBUG    WARNING: Failed downloading phyrfparams20Mhz.txt by tftp...
2018-08-30 10:16:47,315:DEBUG    [/etc/init.d/S13swselect] Using the default file /usr/bin/phyrfparams20Mhz.txt...
2018-08-30 10:16:47,322:DEBUG    [/etc/init.d/S13swselect] Custom bringup script bringup
2018-08-30 10:16:47,326:DEBUG    [/etc/init.d/S13swselect] => Original /usr/bin/bringup: 0890a74d73
2018-08-30 10:16:47,331:DEBUG    [/etc/init.d/S13swselect] Get bringup from tftp
2018-08-30 10:16:47,338:DEBUG    [/etc/init.d/S13swselect] =>   Result /usr/bin/bringup: 4df1c8f1dc
2018-08-30 10:16:47,341:DEBUG    [/etc/init.d/S13swselect] Exited.
2018-08-30 10:16:47,342:DEBUG    Enabling PWM
2018-08-30 10:16:47,344:DEBUG    Setting PWM registers  : 24072 , 37376
2018-08-30 10:16:47,345:DEBUG    Setting affinity to 0x1
2018-08-30 10:16:47,348:DEBUG    CVMX_SHARED: 0x120300000-0x120320000
2018-08-30 10:16:47,348:DEBUG    WARNING:
2018-08-30 10:16:47,357:DEBUG    Parameter checks are enabled. Expect some performance loss due to the extra checking
2018-08-30 10:16:47,357:DEBUG    WARNING:
2018-08-30 10:16:47,361:DEBUG    CSR address checks are enabled. Expect some performance loss due to the extra checking
2018-08-30 10:16:47,362:DEBUG    WARNING:
2018-08-30 10:16:47,368:DEBUG    POW state checks are enabled. Expect some performance loss due to the extra checking
2018-08-30 10:16:47,371:DEBUG    Active coremask = 0x1
2018-08-30 10:16:47,372:DEBUG    ****************************************
2018-08-30 10:16:47,375:DEBUG    RF Driver Main Menu, version 2015.07.15
2018-08-30 10:16:47,378:DEBUG    ****************************************
2018-08-30 10:16:47,380:DEBUG    0.SPI Device Select[spi]
2018-08-30 10:16:47,381:DEBUG    1.RFIC Soft Reset[rst]
2018-08-30 10:16:47,382:DEBUG    2.Init[i]
2018-08-30 10:16:47,384:DEBUG    3.Init with File[if]
2018-08-30 10:16:47,387:DEBUG    4.TX Freq[d]
2018-08-30 10:16:47,388:DEBUG    5.RX Freq[u]
2018-08-30 10:16:47,390:DEBUG    6.RX Gain Select[g]
2018-08-30 10:16:47,392:DEBUG    7.TX Attenuator Select[a]
2018-08-30 10:16:47,394:DEBUG    8.TX Power Select[t]
2018-08-30 10:16:47,395:DEBUG    9.RSSI Measure[s]
2018-08-30 10:16:47,397:DEBUG    10.GPIO Set[gpio]
2018-08-30 10:16:47,398:DEBUG    11.DAC Clock Control[dac,dax]
2018-08-30 10:16:47,401:DEBUG    12.PWM Clock Control[pwm]
2018-08-30 10:16:47,403:DEBUG    13.SPI read[r]
2018-08-30 10:16:47,404:DEBUG    14.SPI write[w]
2018-08-30 10:16:47,405:DEBUG    15.Cal TX Power[T]
2018-08-30 10:16:47,407:DEBUG    16.Cal RX RSSI[S]
2018-08-30 10:16:47,408:DEBUG    17.Cal Ref Clock[C]
2018-08-30 10:16:47,411:DEBUG    18.RF EEPROM Control[e]
2018-08-30 10:16:47,414:DEBUG    19.BB EEPROM Control[be]
2018-08-30 10:16:47,417:DEBUG    20.Temp Sensor read[mr,mb,mc]
2018-08-30 10:16:47,418:DEBUG    21.Temp Compensation[tp,td,tx]
2018-08-30 10:16:47,421:DEBUG    22.Dump registers to reg_dump.txt[dr]
2018-08-30 10:16:47,424:DEBUG    23.Read Attenuation & Gain[rag]
2018-08-30 10:16:47,424:DEBUG    24.Quit[q]
2018-08-30 10:16:47,426:DEBUG    Select the Option:
2018-08-30 10:16:47,427:DEBUG    ************************
2018-08-30 10:16:47,430:DEBUG    PWM Ref. Clock Control
2018-08-30 10:16:47,430:DEBUG    ************************
2018-08-30 10:16:47,434:DEBUG    1.read current setting[r]
2018-08-30 10:16:47,437:DEBUG    2.enable PWM[e]
2018-08-30 10:16:47,438:DEBUG    3.disable PWM[d]
2018-08-30 10:16:47,440:DEBUG    4.set PWM high time[h]
2018-08-30 10:16:47,441:DEBUG    5.set PWM low time[l]
2018-08-30 10:16:47,443:DEBUG    6.back to upper level[b]
2018-08-30 10:16:47,444:DEBUG    7.quit[q]
2018-08-30 10:16:47,447:DEBUG    select option: Enter PWM high value:set PWM_HIGH_TIME 24072(0x5e08)
2018-08-30 10:16:47,450:DEBUG    ************************
2018-08-30 10:16:47,451:DEBUG    PWM Ref. Clock Control
2018-08-30 10:16:47,453:DEBUG    ************************
2018-08-30 10:16:47,456:DEBUG    1.read current setting[r]
2018-08-30 10:16:47,457:DEBUG    2.enable PWM[e]
2018-08-30 10:16:47,457:DEBUG    3.disable PWM[d]
2018-08-30 10:16:47,459:DEBUG    4.set PWM high time[h]
2018-08-30 10:16:47,461:DEBUG    5.set PWM low time[l]
2018-08-30 10:16:47,463:DEBUG    6.back to upper level[b]
2018-08-30 10:16:47,463:DEBUG    7.quit[q]
2018-08-30 10:16:47,470:DEBUG    select option: Enter PWM low value:set PWM_LOW_TIME 37376(0x9200)
2018-08-30 10:16:47,473:DEBUG    ************************
2018-08-30 10:16:47,474:DEBUG    PWM Ref. Clock Control
2018-08-30 10:16:47,476:DEBUG    ************************
2018-08-30 10:16:47,477:DEBUG    1.read current setting[r]
2018-08-30 10:16:47,479:DEBUG    2.enable PWM[e]
2018-08-30 10:16:47,480:DEBUG    3.disable PWM[d]
2018-08-30 10:16:47,482:DEBUG    4.set PWM high time[h]
2018-08-30 10:16:47,483:DEBUG    5.set PWM low time[l]
2018-08-30 10:16:47,486:DEBUG    6.back to upper level[b]
2018-08-30 10:16:47,486:DEBUG    7.quit[q]
2018-08-30 10:16:47,487:DEBUG    select option:
2018-08-30 10:16:47,490:DEBUG    ************************
2018-08-30 10:16:47,490:DEBUG    PWM Ref. Clock Control
2018-08-30 10:16:47,493:DEBUG    ************************
2018-08-30 10:16:47,493:DEBUG    1.read current setting[r]
2018-08-30 10:16:47,496:DEBUG    2.enable PWM[e]
2018-08-30 10:16:47,496:DEBUG    3.disable PWM[d]
2018-08-30 10:16:47,497:DEBUG    4.set PWM high time[h]
2018-08-30 10:16:47,500:DEBUG    5.set PWM low time[l]
2018-08-30 10:16:47,503:DEBUG    6.back to upper level[b]
2018-08-30 10:16:47,503:DEBUG    7.quit[q]
2018-08-30 10:16:47,506:DEBUG    select option: PWM Control Exited
2018-08-30 10:16:47,509:DEBUG    [/etc/init.d/S14updatecfg] startup.cfg checker is not enabled...
2018-08-30 10:16:47,516:DEBUG    [/etc/init.d/S14updatecfg] Enable startup.cfg checker by setting u-boot environment variable 'cfgcheckerenable' to 1
2018-08-30 10:16:47,523:DEBUG    [/etc/init.d/S14updatecfg] Enable auto startup.cfg update by setting u-boot environment variable 'updatecfg' to 1
2018-08-30 10:16:47,526:DEBUG    mknod: /dev/i2c-0: File exists
2018-08-30 10:16:47,528:DEBUG    mknod: /dev/i2c-1: File exists
2018-08-30 10:16:47,529:DEBUG    date: invalid date ''
2018-08-30 10:16:47,532:DEBUG    [/etc/init.d/S80systemtime] Setting TimeZONE
2018-08-30 10:16:47,538:DEBUG    [/etc/init.d/S80systemtime] Set the default timezone to Los_Angeles
2018-08-30 10:16:47,539:DEBUG    [/etc/init.d/S81sshd] Entered...
2018-08-30 10:16:47,543:DEBUG    [/etc/init.d/S81sshd] passwd require system time not in 1970/01/01
2018-08-30 10:16:47,546:DEBUG    [/etc/init.d/S81sshd] set time to 1970/01/02...
2018-08-30 10:16:47,549:DEBUG    Fri Jan  2 00:00:00 PST 1970
2018-08-30 10:16:47,552:DEBUG    [/etc/init.d/S81sshd] Starting sshd...
2018-08-30 10:16:52,096:DEBUG    # 127.0.0.1 SSH-2.0-OpenSSH_6.1
2018-08-30 10:16:52,144:DEBUG    [/etc/init.d/S81sshd] Exited.
2018-08-30 10:16:52,160:DEBUG    killall: klogd: no process killed
2018-08-30 10:16:52,177:DEBUG    [/etc/init.d/S82httpd] Start httpd daemon
2018-08-30 10:16:52,191:DEBUG    Setting affinity to 0x1
2018-08-30 10:16:52,194:DEBUG    bind: Address already in use
2018-08-30 10:16:52,223:DEBUG    /usr/sbin/mini_httpd: started as root without requesting chroot(), warning only
2018-08-30 10:16:52,276:DEBUG    Waiting to resolve enodeB IP Address .
2018-08-30 10:16:57,240:DEBUG    . 10.102.81.61
2018-08-30 10:16:57,242:DEBUG    Setting affinity to 0x1
2018-08-30 10:16:57,246:DEBUG    [/etc/init.d/S82httpd] Start httpd done
2018-08-30 10:16:57,250:DEBUG    [/etc/init.d/S83wifi] QCA_WIFI_ENABLE default to 0
2018-08-30 10:16:57,253:DEBUG    Setting affinity to 0x1
2018-08-30 10:16:57,375:DEBUG    [/etc/init.d/S90startapp] UART1 BAUDRATE_UART1 configuration : 19200
2018-08-30 10:16:57,384:DEBUG    [/etc/init.d/S90startapp] Loading /bin/lsmD with bootoct BW=20, MODE=pltd and  coremask 0x8
2018-08-30 10:16:57,387:DEBUG    CVMX_SHARED: 0x120220000-0x120250000
2018-08-30 10:16:57,388:DEBUG    Active coremask = 0x7
2018-08-30 10:16:57,394:DEBUG    INFO: Launching application on coremask 0x8 PP3:~CONSOLE-> Using device tree
2018-08-30 10:16:57,400:DEBUG    Available Coremask = 0x0
2018-08-30 10:16:57,410:DEBUG    [/etc/init.d/S90startapp] Executing PP3:~CONSOLE->  Bootmem Allocation File Name: src/libcli.c  Function Name : cli_initMem and Line No 60
2018-08-30 10:16:57,415:DEBUG    PP3:~CONSOLE-> [CLI:] cli memory allocated successfully
2018-08-30 10:16:57,420:DEBUG    PP3:~CONSOLE-> [MAIN] lsmD Started in pltD mode
2018-08-30 10:16:57,427:DEBUG    PP3:~CONSOLE->  Bootmem Allocation File Name: sysLog.cpp  Function Name : getLogBuf and Line No 186
2018-08-30 10:16:57,433:DEBUG    PP3:~CONSOLE-> [core8] log buf allocated addr:0x33000000
2018-08-30 10:16:57,440:DEBUG    PP3:~CONSOLE->  Bootmem Allocation File Name: drvManager.cpp  Function Name : createSharedMemory and Line No 3566
2018-08-30 10:16:57,447:DEBUG    PP3:~CONSOLE->  Bootmem Allocation File Name: drvManager.cpp  Function Name : createSharedMemory and Line No 3566
2018-08-30 10:16:57,454:DEBUG    PP3:~CONSOLE->  Bootmem Allocation File Name: drvManager.cpp  Function Name : createSharedMemory and Line No 3566
2018-08-30 10:16:57,460:DEBUG    PP3:~CONSOLE->  Bootmem Allocation File Name: drvManager.cpp  Function Name : createSharedMemory and Line No 3566
2018-08-30 10:16:57,463:DEBUG    /sbin/se_start
2018-08-30 10:16:57,467:DEBUG    CVMX_SHARED: 0x120230000-0x120250000
2018-08-30 10:16:57,467:DEBUG    Active coremask = 0x7
2018-08-30 10:17:04,325:DEBUG    [/etc/init.d/S90starta
2018-08-30 10:17:04,338:DEBUG    pp] Setting up the logger based on mode - selected pltd
2018-08-30 10:17:04,348:DEBUG    [/etc/init.d/S90startapp] ***** VERIFY DEFAULT VALUE USED : LOGDISPPORT 9991 *****
2018-08-30 10:17:04,355:DEBUG    [/etc/init.d/S90startapp] ***** VERIFY DEFAULT VALUE USED : LOGPARSERIP 10.102.81.100 *****
2018-08-30 10:17:04,358:DEBUG    [/etc/init.d/S90startapp] Start core2 Logger
2018-08-30 10:17:04,361:DEBUG    Setting affinity to 0x1
2018-08-30 10:17:04,365:DEBUG    CVMX_SHARED: 0x120220000-0x120250000
2018-08-30 10:17:04,368:DEBUG    Active coremask = 0x1
2018-08-30 10:17:04,369:DEBUG    input log port = 9991
2018-08-30 10:17:04,372:DEBUG    input log server ip addr = 10.102.81.100
2018-08-30 10:17:04,375:DEBUG    [core1] log buf allocated addr:0x33000000
2018-08-30 10:17:04,380:DEBUG    log buffer get success
2018-08-30 10:17:04,381:DEBUG    bin/
2018-08-30 10:17:04,381:DEBUG    bin/svnversion
2018-08-30 10:17:04,384:DEBUG    bin/core0app
2018-08-30 10:17:05,105:DEBUG    bin/ccli
2018-08-30 10:17:05,345:DEBUG    bin/lfmsoftstart
2018-08-30 10:17:05,348:DEBUG    bin/core1app
2018-08-30 10:17:05,635:DEBUG    lib64/
2018-08-30 10:17:05,637:DEBUG    lib64/libmemleak.so
2018-08-30 10:17:05,638:DEBUG    lib64/libsctp.so
2018-08-30 10:17:05,641:DEBUG    [/etc/init.d/S90startapp] Enable PPS
2018-08-30 10:17:05,648:DEBUG    [/etc/init.d/S90startapp] Set system to first use PTP 1PPS then change to internal
2018-08-30 10:17:05,700:DEBUG    [/etc/init.d/S90startapp] Checking for custom scripts . . .
2018-08-30 10:17:05,704:DEBUG    [/etc/init.d/S90startapp] Starting /usr/bin/bringup script
2018-08-30 10:17:05,711:DEBUG    [/usr/bin/bringup] : START Override DSP RF Interface parameters in FDD mode
2018-08-30 10:17:05,717:DEBUG    [/usr/bin/updatephyrfparams.sh] TXOFFSET=0xEF74 RXOFFSET=0x4
2018-08-30 10:17:05,914:DEBUG    [/usr/bin/updatephyrfparams.sh] Enabling DDR INIT for DSP
2018-08-30 10:17:05,921:DEBUG    [/usr/bin/updatephyrfparams.sh] *******************************************************
2018-08-30 10:17:05,928:DEBUG    [/usr/bin/updatephyrfparams.sh] ***************CONFIGURED the DDR MEMORY***************
2018-08-30 10:17:05,934:DEBUG    [/usr/bin/updatephyrfparams.sh] *******************************************************
2018-08-30 10:17:05,940:DEBUG    [/usr/bin/bringup] : DONE Override DSP RF Interface parameters
2018-08-30 10:17:05,946:DEBUG    [/usr/bin/bringup] Preparing platform to run dl PLTD mode...
2018-08-30 10:17:05,950:DEBUG    ****** Getting Uboot Parameters *********
2018-08-30 10:17:06,299:DEBUG    *************** Starting Booting Procedure ***************
2018-08-30 10:17:06,302:DEBUG    1. Setting PWM Values:24072,37376
2018-08-30 10:17:06,303:DEBUG    Setting affinity to 0x1
2018-08-30 10:17:06,306:DEBUG    CVMX_SHARED: 0x120300000-0x120320000
2018-08-30 10:17:06,308:DEBUG    WARNING:
2018-08-30 10:17:06,315:DEBUG    Parameter checks are enabled. Expect some performance loss due to the extra checking
2018-08-30 10:17:06,316:DEBUG    WARNING:
2018-08-30 10:17:06,323:DEBUG    CSR address checks are enabled. Expect some performance loss due to the extra checking
2018-08-30 10:17:06,325:DEBUG    WARNING:
2018-08-30 10:17:06,332:DEBUG    POW state checks are enabled. Expect some performance loss due to the extra checking
2018-08-30 10:17:06,335:DEBUG    Active coremask = 0x1
2018-08-30 10:17:06,338:DEBUG    ****************************************
2018-08-30 10:17:06,342:DEBUG    RF Driver Main Menu, version 2015.07.15
2018-08-30 10:17:06,345:DEBUG    ****************************************
2018-08-30 10:17:06,348:DEBUG    0.SPI Device Select[spi]
2018-08-30 10:17:06,351:DEBUG    1.RFIC Soft Reset[rst]
2018-08-30 10:17:06,351:DEBUG    2.Init[i]
2018-08-30 10:17:06,352:DEBUG    3.Init with File[if]
2018-08-30 10:17:06,355:DEBUG    4.TX Freq[d]
2018-08-30 10:17:06,357:DEBUG    5.RX Freq[u]
2018-08-30 10:17:06,359:DEBUG    6.RX Gain Select[g]
2018-08-30 10:17:06,364:DEBUG    7.TX Attenuator Select[a]
2018-08-30 10:17:06,365:DEBUG    8.TX Power Select[t]
2018-08-30 10:17:06,368:DEBUG    9.RSSI Measure[s]
2018-08-30 10:17:06,368:DEBUG    10.GPIO Set[gpio]
2018-08-30 10:17:06,371:DEBUG    11.DAC Clock Control[dac,dax]
2018-08-30 10:17:06,374:DEBUG    12.PWM Clock Control[pwm]
2018-08-30 10:17:06,375:DEBUG    13.SPI read[r]
2018-08-30 10:17:06,378:DEBUG    14.SPI write[w]
2018-08-30 10:17:06,381:DEBUG    15.Cal TX Power[T]
2018-08-30 10:17:06,382:DEBUG    16.Cal RX RSSI[S]
2018-08-30 10:17:06,384:DEBUG    17.Cal Ref Clock[C]
2018-08-30 10:17:06,387:DEBUG    18.RF EEPROM Control[e]
2018-08-30 10:17:06,388:DEBUG    19.BB EEPROM Control[be]
2018-08-30 10:17:06,391:DEBUG    20.Temp Sensor read[mr,mb,mc]
2018-08-30 10:17:06,397:DEBUG    21.Temp Compensation[tp,td,tx]
2018-08-30 10:17:06,400:DEBUG    22.Dump registers to reg_dump.txt[dr]
2018-08-30 10:17:06,401:DEBUG    23.Read Attenuation & Gain[rag]
2018-08-30 10:17:06,404:DEBUG    24.Quit[q]
2018-08-30 10:17:06,404:DEBUG    Select the Option:
2018-08-30 10:17:06,407:DEBUG    ************************
2018-08-30 10:17:06,410:DEBUG    PWM Ref. Clock Control
2018-08-30 10:17:06,413:DEBUG    ************************
2018-08-30 10:17:06,414:DEBUG    1.read current setting[r]
2018-08-30 10:17:06,417:DEBUG    2.enable PWM[e]
2018-08-30 10:17:06,417:DEBUG    3.disable PWM[d]
2018-08-30 10:17:06,420:DEBUG    4.set PWM high time[h]
2018-08-30 10:17:06,421:DEBUG    5.set PWM low time[l]
2018-08-30 10:17:06,424:DEBUG    6.back to upper level[b]
2018-08-30 10:17:06,426:DEBUG    7.quit[q]
2018-08-30 10:17:06,433:DEBUG    select option: Enter PWM high value:set PWM_HIGH_TIME 24072(0x5e08)
2018-08-30 10:17:06,434:DEBUG    ************************
2018-08-30 10:17:06,437:DEBUG    PWM Ref. Clock Control
2018-08-30 10:17:06,438:DEBUG    ************************
2018-08-30 10:17:06,440:DEBUG    1.read current setting[r]
2018-08-30 10:17:06,443:DEBUG    2.enable PWM[e]
2018-08-30 10:17:06,447:DEBUG    3.disable PWM[d]
2018-08-30 10:17:06,447:DEBUG    4.set PWM high time[h]
2018-08-30 10:17:06,450:DEBUG    5.set PWM low time[l]
2018-08-30 10:17:06,451:DEBUG    6.back to upper level[b]
2018-08-30 10:17:06,453:DEBUG    7.quit[q]
2018-08-30 10:17:06,457:DEBUG    select option: Enter PWM low value:set PWM_LOW_TIME 37376(0x9200)
2018-08-30 10:17:06,460:DEBUG    ************************
2018-08-30 10:17:06,463:DEBUG    PWM Ref. Clock Control
2018-08-30 10:17:06,464:DEBUG    ************************
2018-08-30 10:17:06,467:DEBUG    1.read current setting[r]
2018-08-30 10:17:06,467:DEBUG    2.enable PWM[e]
2018-08-30 10:17:06,469:DEBUG    3.disable PWM[d]
2018-08-30 10:17:06,470:DEBUG    4.set PWM high time[h]
2018-08-30 10:17:06,471:DEBUG    5.set PWM low time[l]
2018-08-30 10:17:06,473:DEBUG    6.back to upper level[b]
2018-08-30 10:17:06,473:DEBUG    7.quit[q]
2018-08-30 10:17:06,474:DEBUG    select option:
2018-08-30 10:17:06,477:DEBUG    ************************
2018-08-30 10:17:06,480:DEBUG    PWM Ref. Clock Control
2018-08-30 10:17:06,482:DEBUG    ************************
2018-08-30 10:17:06,483:DEBUG    1.read current setting[r]
2018-08-30 10:17:06,484:DEBUG    2.enable PWM[e]
2018-08-30 10:17:06,486:DEBUG    3.disable PWM[d]
2018-08-30 10:17:06,487:DEBUG    4.set PWM high time[h]
2018-08-30 10:17:06,489:DEBUG    5.set PWM low time[l]
2018-08-30 10:17:06,490:DEBUG    6.back to upper level[b]
2018-08-30 10:17:06,490:DEBUG    7.quit[q]
2018-08-30 10:17:06,493:DEBUG    select option: PWM Control Exited
2018-08-30 10:17:07,098:DEBUG    2. Configure RF-IF HAB
2018-08-30 10:17:07,230:DEBUG    [BRINGUP] : DONE Ov
2018-08-30 10:17:07,526:DEBUG    erride DSP RF Interface parameters
2018-08-30 10:17:07,528:DEBUG    3. Configure RF-IC
2018-08-30 10:17:07,535:DEBUG    3.1 if /usr/bin/ad9362_init_zen20Mhz.txt d 1825 u 1730 a 1 18 a 2 18 g 1 25 g 2 25 gpio 8
2018-08-30 10:17:07,536:DEBUG    Setting affinity to 0x1
2018-08-30 10:17:07,539:DEBUG    CVMX_SHARED: 0x120300000-0x120320000
2018-08-30 10:17:07,540:DEBUG    WARNING:
2018-08-30 10:17:07,548:DEBUG    Parameter checks are enabled. Expect some performance loss due to the extra checking
2018-08-30 10:17:07,549:DEBUG    WARNING:
2018-08-30 10:17:07,552:DEBUG    CSR address checks are enabled. Expect some performance loss due to the extra checking
2018-08-30 10:17:07,553:DEBUG    WARNING:
2018-08-30 10:17:07,559:DEBUG    POW state checks are enabled. Expect some performance loss due to the extra checking
2018-08-30 10:17:07,562:DEBUG    Active coremask = 0x1
2018-08-30 10:17:07,563:DEBUG    ****************************************
2018-08-30 10:17:07,566:DEBUG    RF Driver Main Menu, version 2015.07.15
2018-08-30 10:17:07,569:DEBUG    ****************************************
2018-08-30 10:17:07,569:DEBUG    0.SPI Device Select[spi]
2018-08-30 10:17:07,572:DEBUG    1.RFIC Soft Reset[rst]
2018-08-30 10:17:07,572:DEBUG    2.Init[i]
2018-08-30 10:17:07,573:DEBUG    3.Init with File[if]
2018-08-30 10:17:07,575:DEBUG    4.TX Freq[d]
2018-08-30 10:17:07,578:DEBUG    5.RX Freq[u]
2018-08-30 10:17:07,579:DEBUG    6.RX Gain Select[g]
2018-08-30 10:17:07,581:DEBUG    7.TX Attenuator Select[a]
2018-08-30 10:17:07,582:DEBUG    8.TX Power Select[t]
2018-08-30 10:17:07,584:DEBUG    9.RSSI Measure[s]
2018-08-30 10:17:07,586:DEBUG    10.GPIO Set[gpio]
2018-08-30 10:17:07,589:DEBUG    11.DAC Clock Control[dac,dax]
2018-08-30 10:17:07,594:DEBUG    12.PWM Clock Control[pwm]
2018-08-30 10:17:07,595:DEBUG    13.SPI read[r]
2018-08-30 10:17:07,598:DEBUG    14.SPI write[w]
2018-08-30 10:17:07,601:DEBUG    15.Cal TX Power[T]
2018-08-30 10:17:07,602:DEBUG    16.Cal RX RSSI[S]
2018-08-30 10:17:07,604:DEBUG    17.Cal Ref Clock[C]
2018-08-30 10:17:07,605:DEBUG    18.RF EEPROM Control[e]
2018-08-30 10:17:07,607:DEBUG    19.BB EEPROM Control[be]
2018-08-30 10:17:07,609:DEBUG    20.Temp Sensor read[mr,mb,mc]
2018-08-30 10:17:07,612:DEBUG    21.Temp Compensation[tp,td,tx]
2018-08-30 10:17:07,615:DEBUG    22.Dump registers to reg_dump.txt[dr]
2018-08-30 10:17:07,618:DEBUG    23.Read Attenuation & Gain[rag]
2018-08-30 10:17:07,618:DEBUG    24.Quit[q]
2018-08-30 10:17:07,622:DEBUG    Select the Option:Enter the Filename Path:RFIC GPIO Reset Performed
2018-08-30 10:17:07,624:DEBUG    RFIC Initialization
2018-08-30 10:17:07,627:DEBUG    TIA calibration
2018-08-30 10:17:07,628:DEBUG    ADI calibration
2018-08-30 10:17:07,631:DEBUG    ****************************************
2018-08-30 10:17:07,634:DEBUG    RF Driver Main Menu, version 2015.07.15
2018-08-30 10:17:07,635:DEBUG    ****************************************
2018-08-30 10:17:07,638:DEBUG    0.SPI Device Select[spi]
2018-08-30 10:17:07,640:DEBUG    1.RFIC Soft Reset[rst]
2018-08-30 10:17:07,640:DEBUG    2.Init[i]
2018-08-30 10:17:07,641:DEBUG    3.Init with File[if]
2018-08-30 10:17:07,644:DEBUG    4.TX Freq[d]
2018-08-30 10:17:07,644:DEBUG    5.RX Freq[u]
2018-08-30 10:17:07,647:DEBUG    6.RX Gain Select[g]
2018-08-30 10:17:07,648:DEBUG    7.TX Attenuator Select[a]
2018-08-30 10:17:07,650:DEBUG    8.TX Power Select[t]
2018-08-30 10:17:07,651:DEBUG    9.RSSI Measure[s]
2018-08-30 10:17:07,653:DEBUG    10.GPIO Set[gpio]
2018-08-30 10:17:07,654:DEBUG    11.DAC Clock Control[dac,dax]
2018-08-30 10:17:07,657:DEBUG    12.PWM Clock Control[pwm]
2018-08-30 10:17:07,657:DEBUG    13.SPI read[r]
2018-08-30 10:17:07,658:DEBUG    14.SPI write[w]
2018-08-30 10:17:07,661:DEBUG    15.Cal TX Power[T]
2018-08-30 10:17:07,663:DEBUG    16.Cal RX RSSI[S]
2018-08-30 10:17:07,664:DEBUG    17.Cal Ref Clock[C]
2018-08-30 10:17:07,665:DEBUG    18.RF EEPROM Control[e]
2018-08-30 10:17:07,667:DEBUG    19.BB EEPROM Control[be]
2018-08-30 10:17:07,670:DEBUG    20.Temp Sensor read[mr,mb,mc]
2018-08-30 10:17:07,671:DEBUG    21.Temp Compensation[tp,td,tx]
2018-08-30 10:17:07,674:DEBUG    22.Dump registers to reg_dump.txt[dr]
2018-08-30 10:17:07,677:DEBUG    23.Read Attenuation & Gain[rag]
2018-08-30 10:17:07,678:DEBUG    24.Quit[q]
2018-08-30 10:17:07,684:DEBUG    Select the Option:Enter the TX frequency in MHz:Tx Frequency Set is Success
2018-08-30 10:17:07,686:DEBUG    ****************************************
2018-08-30 10:17:07,688:DEBUG    RF Driver Main Menu, version 2015.07.15
2018-08-30 10:17:07,691:DEBUG    ****************************************
2018-08-30 10:17:07,694:DEBUG    0.SPI Device Select[spi]
2018-08-30 10:17:07,696:DEBUG    1.RFIC Soft Reset[rst]
2018-08-30 10:17:07,697:DEBUG    2.Init[i]
2018-08-30 10:17:07,698:DEBUG    3.Init with File[if]
2018-08-30 10:17:07,700:DEBUG    4.TX Freq[d]
2018-08-30 10:17:07,700:DEBUG    5.RX Freq[u]
2018-08-30 10:17:07,703:DEBUG    6.RX Gain Select[g]
2018-08-30 10:17:07,704:DEBUG    7.TX Attenuator Select[a]
2018-08-30 10:17:07,707:DEBUG    8.TX Power Select[t]
2018-08-30 10:17:07,707:DEBUG    9.RSSI Measure[s]
2018-08-30 10:17:07,710:DEBUG    10.GPIO Set[gpio]
2018-08-30 10:17:07,713:DEBUG    11.DAC Clock Control[dac,dax]
2018-08-30 10:17:07,713:DEBUG    12.PWM Clock Control[pwm]
2018-08-30 10:17:07,716:DEBUG    13.SPI read[r]
2018-08-30 10:17:07,717:DEBUG    14.SPI write[w]
2018-08-30 10:17:07,717:DEBUG    15.Cal TX Power[T]
2018-08-30 10:17:07,719:DEBUG    16.Cal RX RSSI[S]
2018-08-30 10:17:07,720:DEBUG    17.Cal Ref Clock[C]
2018-08-30 10:17:07,723:DEBUG    18.RF EEPROM Control[e]
2018-08-30 10:17:07,723:DEBUG    19.BB EEPROM Control[be]
2018-08-30 10:17:07,726:DEBUG    20.Temp Sensor read[mr,mb,mc]
2018-08-30 10:17:07,730:DEBUG    21.Temp Compensation[tp,td,tx]
2018-08-30 10:17:07,733:DEBUG    22.Dump registers to reg_dump.txt[dr]
2018-08-30 10:17:07,734:DEBUG    23.Read Attenuation & Gain[rag]
2018-08-30 10:17:07,736:DEBUG    24.Quit[q]
2018-08-30 10:17:07,740:DEBUG    Select the Option:Enter the RX frequency in MHz:Rx Frequency Set is Success
2018-08-30 10:17:07,743:DEBUG    ****************************************
2018-08-30 10:17:07,746:DEBUG    RF Driver Main Menu, version 2015.07.15
2018-08-30 10:17:07,749:DEBUG    ****************************************
2018-08-30 10:17:07,750:DEBUG    0.SPI Device Select[spi]
2018-08-30 10:17:07,752:DEBUG    1.RFIC Soft Reset[rst]
2018-08-30 10:17:07,753:DEBUG    2.Init[i]
2018-08-30 10:17:07,755:DEBUG    3.Init with File[if]
2018-08-30 10:17:07,756:DEBUG    4.TX Freq[d]
2018-08-30 10:17:07,756:DEBUG    5.RX Freq[u]
2018-08-30 10:17:07,759:DEBUG    6.RX Gain Select[g]
2018-08-30 10:17:07,762:DEBUG    7.TX Attenuator Select[a]
2018-08-30 10:17:07,763:DEBUG    8.TX Power Select[t]
2018-08-30 10:17:07,765:DEBUG    9.RSSI Measure[s]
2018-08-30 10:17:07,766:DEBUG    10.GPIO Set[gpio]
2018-08-30 10:17:07,767:DEBUG    11.DAC Clock Control[dac,dax]
2018-08-30 10:17:07,769:DEBUG    12.PWM Clock Control[pwm]
2018-08-30 10:17:07,770:DEBUG    13.SPI read[r]
2018-08-30 10:17:07,772:DEBUG    14.SPI write[w]
2018-08-30 10:17:07,773:DEBUG    15.Cal TX Power[T]
2018-08-30 10:17:07,775:DEBUG    16.Cal RX RSSI[S]
2018-08-30 10:17:07,778:DEBUG    17.Cal Ref Clock[C]
2018-08-30 10:17:07,779:DEBUG    18.RF EEPROM Control[e]
2018-08-30 10:17:07,780:DEBUG    19.BB EEPROM Control[be]
2018-08-30 10:17:07,782:DEBUG    20.Temp Sensor read[mr,mb,mc]
2018-08-30 10:17:07,785:DEBUG    21.Temp Compensation[tp,td,tx]
2018-08-30 10:17:07,788:DEBUG    22.Dump registers to reg_dump.txt[dr]
2018-08-30 10:17:07,789:DEBUG    23.Read Attenuation & Gain[rag]
2018-08-30 10:17:07,790:DEBUG    24.Quit[q]
2018-08-30 10:17:07,796:DEBUG    Select the Option:Select Antenna port [1 or 2]:Current attenuation is 30
2018-08-30 10:17:07,799:DEBUG    Input attenuation [5 to 40 dB]:
2018-08-30 10:17:07,801:DEBUG    ****************************************
2018-08-30 10:17:07,854:DEBUG    RF Driver Main Menu, versio
2018-08-30 10:17:07,869:DEBUG    n 2015.07.15
2018-08-30 10:17:07,872:DEBUG    ****************************************
2018-08-30 10:17:07,875:DEBUG    0.SPI Device Select[spi]
2018-08-30 10:17:07,878:DEBUG    1.RFIC Soft Reset[rst]
2018-08-30 10:17:07,878:DEBUG    2.Init[i]
2018-08-30 10:17:07,881:DEBUG    3.Init with File[if]
2018-08-30 10:17:07,881:DEBUG    4.TX Freq[d]
2018-08-30 10:17:07,882:DEBUG    5.RX Freq[u]
2018-08-30 10:17:07,884:DEBUG    6.RX Gain Select[g]
2018-08-30 10:17:07,885:DEBUG    7.TX Attenuator Select[a]
2018-08-30 10:17:07,888:DEBUG    8.TX Power Select[t]
2018-08-30 10:17:07,888:DEBUG    9.RSSI Measure[s]
2018-08-30 10:17:07,891:DEBUG    10.GPIO Set[gpio]
2018-08-30 10:17:07,894:DEBUG    11.DAC Clock Control[dac,dax]
2018-08-30 10:17:07,895:DEBUG    12.PWM Clock Control[pwm]
2018-08-30 10:17:07,897:DEBUG    13.SPI read[r]
2018-08-30 10:17:07,898:DEBUG    14.SPI write[w]
2018-08-30 10:17:07,900:DEBUG    15.Cal TX Power[T]
2018-08-30 10:17:07,901:DEBUG    16.Cal RX RSSI[S]
2018-08-30 10:17:07,903:DEBUG    17.Cal Ref Clock[C]
2018-08-30 10:17:07,904:DEBUG    18.RF EEPROM Control[e]
2018-08-30 10:17:07,905:DEBUG    19.BB EEPROM Control[be]
2018-08-30 10:17:07,908:DEBUG    20.Temp Sensor read[mr,mb,mc]
2018-08-30 10:17:07,911:DEBUG    21.Temp Compensation[tp,td,tx]
2018-08-30 10:17:07,914:DEBUG    22.Dump registers to reg_dump.txt[dr]
2018-08-30 10:17:07,917:DEBUG    23.Read Attenuation & Gain[rag]
2018-08-30 10:17:07,917:DEBUG    24.Quit[q]
2018-08-30 10:17:07,921:DEBUG    Select the Option:Select Antenna port [1 or 2]:Current attenuation is 30
2018-08-30 10:17:07,924:DEBUG    Input attenuation [5 to 40 dB]:
2018-08-30 10:17:07,927:DEBUG    ****************************************
2018-08-30 10:17:07,930:DEBUG    RF Driver Main Menu, version 2015.07.15
2018-08-30 10:17:07,933:DEBUG    ****************************************
2018-08-30 10:17:07,934:DEBUG    0.SPI Device Select[spi]
2018-08-30 10:17:07,937:DEBUG    1.RFIC Soft Reset[rst]
2018-08-30 10:17:07,937:DEBUG    2.Init[i]
2018-08-30 10:17:07,938:DEBUG    3.Init with File[if]
2018-08-30 10:17:07,940:DEBUG    4.TX Freq[d]
2018-08-30 10:17:07,940:DEBUG    5.RX Freq[u]
2018-08-30 10:17:07,944:DEBUG    6.RX Gain Select[g]
2018-08-30 10:17:07,946:DEBUG    7.TX Attenuator Select[a]
2018-08-30 10:17:07,947:DEBUG    8.TX Power Select[t]
2018-08-30 10:17:07,948:DEBUG    9.RSSI Measure[s]
2018-08-30 10:17:07,950:DEBUG    10.GPIO Set[gpio]
2018-08-30 10:17:07,951:DEBUG    11.DAC Clock Control[dac,dax]
2018-08-30 10:17:07,953:DEBUG    12.PWM Clock Control[pwm]
2018-08-30 10:17:07,954:DEBUG    13.SPI read[r]
2018-08-30 10:17:07,956:DEBUG    14.SPI write[w]
2018-08-30 10:17:07,957:DEBUG    15.Cal TX Power[T]
2018-08-30 10:17:07,959:DEBUG    16.Cal RX RSSI[S]
2018-08-30 10:17:07,960:DEBUG    17.Cal Ref Clock[C]
2018-08-30 10:17:07,963:DEBUG    18.RF EEPROM Control[e]
2018-08-30 10:17:07,964:DEBUG    19.BB EEPROM Control[be]
2018-08-30 10:17:07,967:DEBUG    20.Temp Sensor read[mr,mb,mc]
2018-08-30 10:17:07,969:DEBUG    21.Temp Compensation[tp,td,tx]
2018-08-30 10:17:07,971:DEBUG    22.Dump registers to reg_dump.txt[dr]
2018-08-30 10:17:07,973:DEBUG    23.Read Attenuation & Gain[rag]
2018-08-30 10:17:07,974:DEBUG    24.Quit[q]
2018-08-30 10:17:07,980:DEBUG    Select the Option:Select Antenna[1 or 2]:Current gain is 55
2018-08-30 10:17:07,983:DEBUG    The Antenna 1 gain in dB [5 dB]to[60 dB]:Rx Gain for Antenna 1 is set
2018-08-30 10:17:07,986:DEBUG    ****************************************
2018-08-30 10:17:07,989:DEBUG    RF Driver Main Menu, version 2015.07.15
2018-08-30 10:17:07,992:DEBUG    ****************************************
2018-08-30 10:17:07,994:DEBUG    0.SPI Device Select[spi]
2018-08-30 10:17:07,996:DEBUG    1.RFIC Soft Reset[rst]
2018-08-30 10:17:07,997:DEBUG    2.Init[i]
2018-08-30 10:17:07,999:DEBUG    3.Init with File[if]
2018-08-30 10:17:08,000:DEBUG    4.TX Freq[d]
2018-08-30 10:17:08,000:DEBUG    5.RX Freq[u]
2018-08-30 10:17:08,003:DEBUG    6.RX Gain Select[g]
2018-08-30 10:17:08,005:DEBUG    7.TX Attenuator Select[a]
2018-08-30 10:17:08,006:DEBUG    8.TX Power Select[t]
2018-08-30 10:17:08,007:DEBUG    9.RSSI Measure[s]
2018-08-30 10:17:08,009:DEBUG    10.GPIO Set[gpio]
2018-08-30 10:17:08,012:DEBUG    11.DAC Clock Control[dac,dax]
2018-08-30 10:17:08,013:DEBUG    12.PWM Clock Control[pwm]
2018-08-30 10:17:08,015:DEBUG    13.SPI read[r]
2018-08-30 10:17:08,016:DEBUG    14.SPI write[w]
2018-08-30 10:17:08,017:DEBUG    15.Cal TX Power[T]
2018-08-30 10:17:08,019:DEBUG    16.Cal RX RSSI[S]
2018-08-30 10:17:08,019:DEBUG    17.Cal Ref Clock[C]
2018-08-30 10:17:08,022:DEBUG    18.RF EEPROM Control[e]
2018-08-30 10:17:08,023:DEBUG    19.BB EEPROM Control[be]
2018-08-30 10:17:08,026:DEBUG    20.Temp Sensor read[mr,mb,mc]
2018-08-30 10:17:08,029:DEBUG    21.Temp Compensation[tp,td,tx]
2018-08-30 10:17:08,032:DEBUG    22.Dump registers to reg_dump.txt[dr]
2018-08-30 10:17:08,033:DEBUG    23.Read Attenuation & Gain[rag]
2018-08-30 10:17:08,035:DEBUG    24.Quit[q]
2018-08-30 10:17:08,039:DEBUG    Select the Option:Select Antenna[1 or 2]:Current gain is 55
2018-08-30 10:17:08,043:DEBUG    The Antenna 2 gain in dB [5 dB]to[60 dB]:Rx Gain for Antenna 2 is set
2018-08-30 10:17:08,046:DEBUG    ****************************************
2018-08-30 10:17:08,049:DEBUG    RF Driver Main Menu, version 2015.07.15
2018-08-30 10:17:08,052:DEBUG    ****************************************
2018-08-30 10:17:08,052:DEBUG    0.SPI Device Select[spi]
2018-08-30 10:17:08,055:DEBUG    1.RFIC Soft Reset[rst]
2018-08-30 10:17:08,055:DEBUG    2.Init[i]
2018-08-30 10:17:08,056:DEBUG    3.Init with File[if]
2018-08-30 10:17:08,059:DEBUG    4.TX Freq[d]
2018-08-30 10:17:08,061:DEBUG    5.RX Freq[u]
2018-08-30 10:17:08,062:DEBUG    6.RX Gain Select[g]
2018-08-30 10:17:08,065:DEBUG    7.TX Attenuator Select[a]
2018-08-30 10:17:08,065:DEBUG    8.TX Power Select[t]
2018-08-30 10:17:08,068:DEBUG    9.RSSI Measure[s]
2018-08-30 10:17:08,069:DEBUG    10.GPIO Set[gpio]
2018-08-30 10:17:08,071:DEBUG    11.DAC Clock Control[dac,dax]
2018-08-30 10:17:08,072:DEBUG    12.PWM Clock Control[pwm]
2018-08-30 10:17:08,073:DEBUG    13.SPI read[r]
2018-08-30 10:17:08,075:DEBUG    14.SPI write[w]
2018-08-30 10:17:08,076:DEBUG    15.Cal TX Power[T]
2018-08-30 10:17:08,079:DEBUG    16.Cal RX RSSI[S]
2018-08-30 10:17:08,081:DEBUG    17.Cal Ref Clock[C]
2018-08-30 10:17:08,082:DEBUG    18.RF EEPROM Control[e]
2018-08-30 10:17:08,084:DEBUG    19.BB EEPROM Control[be]
2018-08-30 10:17:08,085:DEBUG    20.Temp Sensor read[mr,mb,mc]
2018-08-30 10:17:08,088:DEBUG    21.Temp Compensation[tp,td,tx]
2018-08-30 10:17:08,091:DEBUG    22.Dump registers to reg_dump.txt[dr]
2018-08-30 10:17:08,092:DEBUG    23.Read Attenuation & Gain[rag]
2018-08-30 10:17:08,095:DEBUG    24.Quit[q]
2018-08-30 10:17:08,096:DEBUG    Select the Option:GPIO value in Hex:
2018-08-30 10:17:08,099:DEBUG    ****************************************
2018-08-30 10:17:08,101:DEBUG    RF Driver Main Menu, version 2015.07.15
2018-08-30 10:17:08,105:DEBUG    ****************************************
2018-08-30 10:17:08,105:DEBUG    0.SPI Device Select[spi]
2018-08-30 10:17:08,108:DEBUG    1.RFIC Soft Reset[rst]
2018-08-30 10:17:08,109:DEBUG    2.Init[i]
2018-08-30 10:17:08,111:DEBUG    3.Init with File[if]
2018-08-30 10:17:08,112:DEBUG    4.TX Freq[d]
2018-08-30 10:17:08,114:DEBUG    5.RX Freq[u]
2018-08-30 10:17:08,115:DEBUG    6.RX Gain Select[g]
2018-08-30 10:17:08,117:DEBUG    7.TX Attenuator Select[a]
2018-08-30 10:17:08,118:DEBUG    8.TX Power Select[t]
2018-08-30 10:17:08,119:DEBUG    9.RSSI Measure[s]
2018-08-30 10:17:08,121:DEBUG    10.GPIO Set[gpio]
2018-08-30 10:17:08,122:DEBUG    11.DAC Clock Control[dac,dax]
2018-08-30 10:17:08,127:DEBUG    12.PWM Clock Control[pwm]
2018-08-30 10:17:08,128:DEBUG    13.SPI read[r]
2018-08-30 10:17:08,128:DEBUG    14.SPI write[w]
2018-08-30 10:17:08,131:DEBUG    15.Cal TX Power[T]
2018-08-30 10:17:08,131:DEBUG    16.Cal RX RSSI[S]
2018-08-30 10:17:08,132:DEBUG    17.Cal Ref Clock[C]
2018-08-30 10:17:08,134:DEBUG    18.RF EEPROM Control[e]
2018-08-30 10:17:08,137:DEBUG    19.BB EEPROM Control[be]
2018-08-30 10:17:08,138:DEBUG    20.Temp Sensor read[mr,mb,mc]
2018-08-30 10:17:08,141:DEBUG    21.Temp Compensation[tp,td,tx]
2018-08-30 10:17:08,144:DEBUG    22.Dump registers to reg_dump.txt[dr]
2018-08-30 10:17:08,147:DEBUG    23.Read Attenuation & Gain[rag]
2018-08-30 10:17:08,148:DEBUG    24.Quit[q]
2018-08-30 10:17:08,150:DEBUG    Select the Option:RF Module Driver Exited
2018-08-30 10:17:08,650:DEBUG    4. Configure PTP Module:0x1046AAAAAA
2018-08-30 10:17:09,707:DEBUG    DSP_RX0_DMEM.data
2018-08-30 10:17:09,801:DEBUG    DSP_RX0_IMEM.data
2018-08-30 10:17:09,881:DEBUG    DSP_RX0_SMEM.data
2018-08-30 10:17:09,977:DEBUG    DSP_RX1_DMEM.data
2018-08-30 10:17:10,073:DEBUG    DSP_RX1_IMEM.data
2018-08-30 10:17:10,138:DEBUG    DSP_RX1_SMEM.data
2018-08-30 10:17:10,233:DEBUG    DSP_TX_DMEM.data
2018-08-30 10:17:10,328:DEBUG    DSP_TX_IMEM.data
2018-08-30 10:17:10,394:DEBUG    DSP_TX_SMEM.data
2018-08-30 10:17:10,555:DEBUG    6. Get PLTD Test Vector:
2018-08-30 10:17:10,901:DEBUG    TV/
2018-08-30 10:17:10,903:DEBUG    TV/DL/
2018-08-30 10:17:10,904:DEBUG    TV/DL/SOC_tc0001/
2018-08-30 10:17:10,907:DEBUG    TV/DL/SOC_tc0001/Configuration_data/
2018-08-30 10:17:10,913:DEBUG    TV/DL/SOC_tc0001/Configuration_data/LTE_Femto_DlSysInfo.csv
2018-08-30 10:17:10,917:DEBUG    TV/DL/SOC_tc0001/Configuration_data/SocPhichdata.txt
2018-08-30 10:17:10,921:DEBUG    TV/DL/SOC_tc0001/Configuration_data/LTE_Femto_DlFixedSysInfo.csv
2018-08-30 10:17:10,926:DEBUG    TV/DL/SOC_tc0001/Configuration_data/systemInfo.csv
2018-08-30 10:17:10,930:DEBUG    TV/DL/SOC_tc0001/Configuration_data/HARQInfo.csv
2018-08-30 10:17:10,933:DEBUG    TV/DL/SOC_tc0001/Configuration_data/phichdata.txt
2018-08-30 10:17:10,937:DEBUG    TV/DL/SOC_tc0001/Configuration_data/siminfo.csv
2018-08-30 10:17:10,941:DEBUG    TV/DL/SOC_tc0001/Configuration_data/pbchdata.txt
2018-08-30 10:17:10,947:DEBUG    TV/DL/SOC_tc0001/Configuration_data/Sys_DL_TTI_conf.csv
2018-08-30 10:17:10,950:DEBUG    TV/DL/SOC_tc0001/Configuration_data/dlConfigInfo.csv
2018-08-30 10:17:10,953:DEBUG    TV/DL/SOC_tc0001/Testvectors/
2018-08-30 10:17:10,957:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/
2018-08-30 10:17:10,963:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI8_PdschCtrl.dat
2018-08-30 10:17:10,967:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI8_UlTpcGrant.dat
2018-08-30 10:17:10,971:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI4_CtrlNumData.dat
2018-08-30 10:17:10,979:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI0_CtrlNumData.dat
2018-08-30 10:17:10,983:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI3_CtrlNumData.dat
2018-08-30 10:17:10,987:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI3_UlTpcGrant.dat
2018-08-30 10:17:10,994:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI0_PdschCtrl.dat
2018-08-30 10:17:11,000:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI6_DlRachGrant.dat
2018-08-30 10:17:11,003:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI0_UlTpcGrant.dat
2018-08-30 10:17:11,010:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI1_CtrlNumData.dat
2018-08-30 10:17:11,015:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI5_PdschCtrl.dat
2018-08-30 10:17:11,017:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI5_UlTpcGrant.dat
2018-08-30 10:17:11,022:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI4_UlTpcGrant.dat
2018-08-30 10:17:11,026:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI2_PdschCtrl.dat
2018-08-30 10:17:11,029:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI7_PhichData.dat
2018-08-30 10:17:11,033:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI7_PdschCtrl.dat
2018-08-30 10:17:11,036:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI3_DlRachGrant.dat
2018-08-30 10:17:11,040:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI1_UlTpcGrant.dat
2018-08-30 10:17:11,046:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI4_PdschCtrl.dat
2018-08-30 10:17:11,049:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI5_DlRachGrant.dat
2018-08-30 10:17:11,053:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI4_DlRachGrant.dat
2018-08-30 10:17:11,058:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI9_CtrlNumData.dat
2018-08-30 10:17:11,062:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI2_CtrlNumData.dat
2018-08-30 10:17:11,065:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI6_PdschCtrl.dat
2018-08-30 10:17:11,069:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI3_PhichData.dat
2018-08-30 10:17:11,072:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI7_UlTpcGrant.dat
2018-08-30 10:17:11,078:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI6_CtrlNumData.dat
2018-08-30 10:17:11,081:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI9_PhichData.dat
2018-08-30 10:17:11,085:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI9_DlRachGrant.dat
2018-08-30 10:17:11,088:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI8_PhichData.dat
2018-08-30 10:17:11,094:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI2_PhichData.dat
2018-08-30 10:17:11,096:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI8_CtrlNumData.dat
2018-08-30 10:17:11,101:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI9_UlTpcGrant.dat
2018-08-30 10:17:11,105:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI2_UlTpcGrant.dat
2018-08-30 10:17:11,109:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI7_CtrlNumData.dat
2018-08-30 10:17:11,112:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SysSet.dat
2018-08-30 10:17:11,117:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI0_PhichData.dat
2018-08-30 10:17:11,119:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI1_PhichData.dat
2018-08-30 10:17:11,124:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI6_UlTpcGrant.dat
2018-08-30 10:17:11,128:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI8_DlRachGrant.dat
2018-08-30 10:17:11,131:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI5_CtrlNumData.dat
2018-08-30 10:17:11,135:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI2_DlRachGrant.dat
2018-08-30 10:17:11,140:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI1_DlRachGrant.dat
2018-08-30 10:17:11,142:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI3_PdschCtrl.dat
2018-08-30 10:17:11,147:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI9_PdschCtrl.dat
2018-08-30 10:17:11,150:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI5_PhichData.dat
2018-08-30 10:17:11,154:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI0_DlRachGrant.dat
2018-08-30 10:17:11,157:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI4_PhichData.dat
2018-08-30 10:17:11,163:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI6_PhichData.dat
2018-08-30 10:17:11,167:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI7_DlRachGrant.dat
2018-08-30 10:17:11,170:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI1_PdschCtrl.dat
2018-08-30 10:17:11,171:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/PhyCtrl.dat
2018-08-30 10:17:11,174:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/
2018-08-30 10:17:11,250:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_ifft_in_IQswap_sfn0_tti8_ant0.dat
2018-08-30 10:17:11,255:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_rfSample_frame0_tti7_ant0.dat
2018-08-30 10:17:11,259:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pdsch0_2.dat
2018-08-30 10:17:11,263:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_rfSample_frame0_tti9_ant0.dat
2018-08-30 10:17:11,267:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_ifft_in_IQswap_sfn0_tti9_ant0.dat
2018-08-30 10:17:11,272:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_rfSample_frame0_tti0_ant0.dat
2018-08-30 10:17:11,276:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_ifft_in_IQswap_sfn0_tti7_ant0.dat
2018-08-30 10:17:11,279:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pdcch_9.dat
2018-08-30 10:17:11,282:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pdsch0_6.dat
2018-08-30 10:17:11,286:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/RFIF_rfSample_frame0_tti9_ant0.dat
2018-08-30 10:17:11,289:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_ifft_in_sfn0_tti4_ant0.dat
2018-08-30 10:17:11,295:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pcfich_3.dat
2018-08-30 10:17:11,298:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pcfich_9.dat
2018-08-30 10:17:11,301:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pdcch_8.dat
2018-08-30 10:17:11,303:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_phich_6.dat
2018-08-30 10:17:11,306:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pcfich_5.dat
2018-08-30 10:17:11,312:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_ifft_in_IQswap_sfn0_tti3_ant0.dat
2018-08-30 10:17:11,315:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_rfSample_frame0_tti1_ant0.dat
2018-08-30 10:17:11,319:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/RFIF_rfSample_frame0_tti8_ant0.dat
2018-08-30 10:17:11,322:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pdcch_2.dat
2018-08-30 10:17:11,326:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_rfSample_frame0_tti6_ant0.dat
2018-08-30 10:17:11,331:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_ifft_in_IQswap_sfn0_tti2_ant0.dat
2018-08-30 10:17:11,334:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pdcch_6.dat
2018-08-30 10:17:11,338:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_ifft_in_sfn0_tti8_ant0.dat
2018-08-30 10:17:11,341:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pdcch_3.dat
2018-08-30 10:17:11,345:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_phich_8.dat
2018-08-30 10:17:11,348:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_ifft_in_sfn0_tti0_ant0.dat
2018-08-30 10:17:11,352:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_ifft_in_IQswap_sfn0_tti1_ant0.dat
2018-08-30 10:17:11,355:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pcfich_0.dat
2018-08-30 10:17:11,359:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pdsch0_4.dat
2018-08-30 10:17:11,362:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pdcch_5.dat
2018-08-30 10:17:11,367:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_ifft_in_IQswap_sfn0_tti5_ant0.dat
2018-08-30 10:17:11,368:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_phich_3.dat
2018-08-30 10:17:11,372:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_ifft_in_sfn0_tti7_ant0.dat
2018-08-30 10:17:11,378:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_ifft_in_sfn0_tti2_ant0.dat
2018-08-30 10:17:11,381:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pdsch0_8.dat
2018-08-30 10:17:11,384:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_rfSample_frame0_tti4_ant0.dat
2018-08-30 10:17:11,388:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_rfSample_frame0_tti8_ant0.dat
2018-08-30 10:17:11,391:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pcfich_4.dat
2018-08-30 10:17:11,395:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pdsch0_3.dat
2018-08-30 10:17:11,398:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_phich_2.dat
2018-08-30 10:17:11,401:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pdsch0_0.dat
2018-08-30 10:17:11,404:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pdcch_4.dat
2018-08-30 10:17:11,408:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_rfSample_frame0_tti2_ant0.dat
2018-08-30 10:17:11,413:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pcfich_8.dat
2018-08-30 10:17:11,415:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_ifft_in_IQswap_sfn0_tti4_ant0.dat
2018-08-30 10:17:11,418:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pdsch0_1.dat
2018-08-30 10:17:11,423:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_ifft_in_sfn0_tti9_ant0.dat
2018-08-30 10:17:11,427:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pdsch0_9.dat
2018-08-30 10:17:11,430:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_ifft_in_sfn0_tti3_ant0.dat
2018-08-30 10:17:11,434:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_rfSample_frame0_tti3_ant0.dat
2018-08-30 10:17:11,437:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pdsch0_5.dat
2018-08-30 10:17:11,440:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_phich_5.dat
2018-08-30 10:17:11,446:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_rfSample_frame0_tti5_ant0.dat
2018-08-30 10:17:11,450:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_ifft_in_IQswap_sfn0_tti0_ant0.dat
2018-08-30 10:17:11,453:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pcfich_1.dat
2018-08-30 10:17:11,456:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pdcch_0.dat
2018-08-30 10:17:11,460:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/RFIF_rfSample_frame0_tti2_ant0.dat
2018-08-30 10:17:11,463:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pdcch_1.dat
2018-08-30 10:17:11,467:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_phich_4.dat
2018-08-30 10:17:11,470:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/RFIF_rfSample_frame0_tti3_ant0.dat
2018-08-30 10:17:11,473:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/RFIF_rfSample_frame0_tti5_ant0.dat
2018-08-30 10:17:11,479:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_phich_1.dat
2018-08-30 10:17:11,482:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/RFIF_rfSample_frame0_tti7_ant0.dat
2018-08-30 10:17:11,535:DEBUG    TV/DL/SOC_tc0001/Testvector
2018-08-30 10:17:11,595:DEBUG    s/PLT/RFIF_rfSample_frame0_tti1_ant0.dat
2018-08-30 10:17:11,599:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_phich_7.dat
2018-08-30 10:17:11,605:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_ifft_in_sfn0_tti5_ant0.dat
2018-08-30 10:17:11,611:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pcfich_2.dat
2018-08-30 10:17:11,615:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pdsch0_7.dat
2018-08-30 10:17:11,619:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_ifft_in_sfn0_tti1_ant0.dat
2018-08-30 10:17:11,628:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pcfich_7.dat
2018-08-30 10:17:11,632:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pcfich_6.dat
2018-08-30 10:17:11,640:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_phich_9.dat
2018-08-30 10:17:11,644:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_phich_0.dat
2018-08-30 10:17:11,648:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/RFIF_rfSample_frame0_tti6_ant0.dat
2018-08-30 10:17:11,653:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/RFIF_rfSample_frame0_tti4_ant0.dat
2018-08-30 10:17:11,657:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_ifft_in_sfn0_tti6_ant0.dat
2018-08-30 10:17:11,663:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/RFIF_rfSample_frame0_tti0_ant0.dat
2018-08-30 10:17:11,665:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pdcch_7.dat
2018-08-30 10:17:11,668:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pbch_0.dat
2018-08-30 10:17:11,673:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_ifft_in_IQswap_sfn0_tti6_ant0.dat
2018-08-30 10:17:11,677:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/
2018-08-30 10:17:11,680:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN04_PdschData1.dat
2018-08-30 10:17:11,684:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN02_PdschCtrl.dat
2018-08-30 10:17:11,687:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN00_PdschData0.dat
2018-08-30 10:17:11,691:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN06_PdschData1.dat
2018-08-30 10:17:11,696:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN00_PdschCtrl.dat
2018-08-30 10:17:11,698:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN07_PdschData1.dat
2018-08-30 10:17:11,703:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN09_PhichData.dat
2018-08-30 10:17:11,709:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN07_PdschCtrl.dat
2018-08-30 10:17:11,711:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN08_PdschData1.dat
2018-08-30 10:17:11,716:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN09_PdschData1.dat
2018-08-30 10:17:11,719:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN09_DlRachGrant.dat
2018-08-30 10:17:11,723:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN09_PdschCtrl.dat
2018-08-30 10:17:11,727:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN04_PcfichData.dat
2018-08-30 10:17:11,730:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN09_PbchData.dat
2018-08-30 10:17:11,734:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN09_PdschData0.dat
2018-08-30 10:17:11,737:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN06_PdschCtrl.dat
2018-08-30 10:17:11,740:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN07_PcfichData.dat
2018-08-30 10:17:11,746:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN03_PdschCtrl.dat
2018-08-30 10:17:11,749:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN06_PhichData.dat
2018-08-30 10:17:11,752:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN03_UlTpcGrant.dat
2018-08-30 10:17:11,756:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN04_PdschData0.dat
2018-08-30 10:17:11,760:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN06_UlTpcGrant.dat
2018-08-30 10:17:11,763:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN02_PdschData0.dat
2018-08-30 10:17:11,767:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN04_PhichData.dat
2018-08-30 10:17:11,770:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN07_PbchData.dat
2018-08-30 10:17:11,776:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN02_PcfichData.dat
2018-08-30 10:17:11,779:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN07_UlTpcGrant.dat
2018-08-30 10:17:11,782:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN08_PdschData0.dat
2018-08-30 10:17:11,786:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN06_DlRachGrant.dat
2018-08-30 10:17:11,789:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN03_PdschData1.dat
2018-08-30 10:17:11,793:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN08_UlTpcGrant.dat
2018-08-30 10:17:11,798:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN09_PcfichData.dat
2018-08-30 10:17:11,801:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN08_PhichData.dat
2018-08-30 10:17:11,803:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN03_DlRachGrant.dat
2018-08-30 10:17:11,809:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN01_PdschData0.dat
2018-08-30 10:17:11,812:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/DrvCellConfig.dat
2018-08-30 10:17:11,815:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN00_UlTpcGrant.dat
2018-08-30 10:17:11,819:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN02_PhichData.dat
2018-08-30 10:17:11,822:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN05_PdschCtrl.dat
2018-08-30 10:17:11,828:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN00_DlRachGrant.dat
2018-08-30 10:17:11,831:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN00_PdschData1.dat
2018-08-30 10:17:11,835:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN01_UlTpcGrant.dat
2018-08-30 10:17:11,838:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN01_PdschCtrl.dat
2018-08-30 10:17:11,842:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN01_PdschData1.dat
2018-08-30 10:17:11,845:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN08_PcfichData.dat
2018-08-30 10:17:11,849:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN05_PcfichData.dat
2018-08-30 10:17:11,852:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN05_UlTpcGrant.dat
2018-08-30 10:17:11,857:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN07_PdschData0.dat
2018-08-30 10:17:11,861:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN08_DlRachGrant.dat
2018-08-30 10:17:11,865:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN07_PhichData.dat
2018-08-30 10:17:11,868:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN00_PhichData.dat
2018-08-30 10:17:11,871:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN03_PhichData.dat
2018-08-30 10:17:11,877:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN00_PcfichData.dat
2018-08-30 10:17:11,881:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN06_PbchData.dat
2018-08-30 10:17:11,884:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN05_DlRachGrant.dat
2018-08-30 10:17:11,888:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN06_PdschData0.dat
2018-08-30 10:17:11,891:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN04_UlTpcGrant.dat
2018-08-30 10:17:11,895:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN07_DlRachGrant.dat
2018-08-30 10:17:11,898:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/DrvPhyCtrl.dat
2018-08-30 10:17:11,901:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN01_PbchData.dat
2018-08-30 10:17:11,904:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN02_PbchData.dat
2018-08-30 10:17:11,910:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN06_PcfichData.dat
2018-08-30 10:17:11,914:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN05_PbchData.dat
2018-08-30 10:17:11,917:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN02_DlRachGrant.dat
2018-08-30 10:17:11,920:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN05_PdschData1.dat
2018-08-30 10:17:11,924:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN01_PhichData.dat
2018-08-30 10:17:11,927:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN02_PdschData1.dat
2018-08-30 10:17:11,931:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN01_DlRachGrant.dat
2018-08-30 10:17:11,934:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN02_UlTpcGrant.dat
2018-08-30 10:17:11,938:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN09_UlTpcGrant.dat
2018-08-30 10:17:11,944:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN05_PdschData0.dat
2018-08-30 10:17:11,947:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN08_PdschCtrl.dat
2018-08-30 10:17:11,950:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN03_PdschData0.dat
2018-08-30 10:17:11,953:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN04_PbchData.dat
2018-08-30 10:17:11,957:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN04_PdschCtrl.dat
2018-08-30 10:17:11,963:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN03_PcfichData.dat
2018-08-30 10:17:11,966:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN00_PbchData.dat
2018-08-30 10:17:11,969:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN03_PbchData.dat
2018-08-30 10:17:11,971:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN04_DlRachGrant.dat
2018-08-30 10:17:11,977:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN05_PhichData.dat
2018-08-30 10:17:11,980:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN08_PbchData.dat
2018-08-30 10:17:11,983:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN01_PcfichData.dat
2018-08-30 10:17:11,984:DEBUG    TV/
2018-08-30 10:17:11,984:DEBUG    TV/UL/
2018-08-30 10:17:11,986:DEBUG    TV/UL/20m/
2018-08-30 10:17:11,986:DEBUG    TV/UL/20m/tc0901/
2018-08-30 10:17:11,992:DEBUG    TV/UL/20m/tc0901/ulBasebandSample_tti04.dat
2018-08-30 10:17:11,994:DEBUG    TV/UL/20m/tc0901/ulBasebandSample_tti07.dat
2018-08-30 10:17:11,996:DEBUG    TV/UL/20m/tc0901/UlDspSfData_tti04.dat
2018-08-30 10:17:12,000:DEBUG    TV/UL/20m/tc0901/ulBasebandSample_tti09.dat
2018-08-30 10:17:12,002:DEBUG    TV/UL/20m/tc0901/UlDspSfData_tti08.dat
2018-08-30 10:17:12,005:DEBUG    TV/UL/20m/tc0901/UlDspSfData_tti09.dat
2018-08-30 10:17:12,007:DEBUG    TV/UL/20m/tc0901/UlDspSfCtrl_tti04.dat
2018-08-30 10:17:12,010:DEBUG    TV/UL/20m/tc0901/UlDspSfData_tti03.dat
2018-08-30 10:17:12,013:DEBUG    TV/UL/20m/tc0901/ulBasebandSample_tti08.dat
2018-08-30 10:17:12,016:DEBUG    TV/UL/20m/tc0901/UlDspSfData_tti07.dat
2018-08-30 10:17:12,017:DEBUG    TV/UL/20m/tc0901/UlDspSfCtrl_tti09.dat
2018-08-30 10:17:12,020:DEBUG    TV/UL/20m/tc0901/ulBasebandSample_tti01.dat
2018-08-30 10:17:12,023:DEBUG    TV/UL/20m/tc0901/UlDspSfData_tti02.dat
2018-08-30 10:17:12,026:DEBUG    TV/UL/20m/tc0901/UlDspSfCtrl_tti00.dat
2018-08-30 10:17:12,029:DEBUG    TV/UL/20m/tc0901/ulBasebandSample_tti03.dat
2018-08-30 10:17:12,032:DEBUG    TV/UL/20m/tc0901/UlDspSfCtrl_tti06.dat
2018-08-30 10:17:12,033:DEBUG    TV/UL/20m/tc0901/UlDspCellSpecific.dat
2018-08-30 10:17:12,036:DEBUG    TV/UL/20m/tc0901/ulBasebandSample_tti05.dat
2018-08-30 10:17:12,039:DEBUG    TV/UL/20m/tc0901/ulBasebandSample_tti02.dat
2018-08-30 10:17:12,043:DEBUG    TV/UL/20m/tc0901/ulBasebandSample_tti00.dat
2018-08-30 10:17:12,086:DEBUG    TV/UL/20m/tc0901/UlDspSfData_tti00.dat
2018-08-30 10:17:12,088:DEBUG    TV/UL/20m/tc0901/UlDspSfCtrl_tti01.dat
2018-08-30 10:17:12,092:DEBUG    TV/UL/20m/tc0901/LsmUlDrvCellCfg.dat
2018-08-30 10:17:12,095:DEBUG    TV/UL/20m/tc0901/UlDspSfCtrl_tti07.dat
2018-08-30 10:17:12,096:DEBUG    TV/UL/20m/tc0901/UlDspSfCtrl_tti02.dat
2018-08-30 10:17:12,099:DEBUG    TV/UL/20m/tc0901/ulBasebandSample_tti06.dat
2018-08-30 10:17:12,144:DEBUG    TV/UL/20m/tc0901/LsmUlDrvSched.dat
2018-08-30 10:17:12,147:DEBUG    TV/UL/20m/tc0901/UlDspSfData_tti05.dat
2018-08-30 10:17:12,150:DEBUG    TV/UL/20m/tc0901/UlDspSfData_tti01.dat
2018-08-30 10:17:12,153:DEBUG    TV/UL/20m/tc0901/UlDspSfData_tti06.dat
2018-08-30 10:17:12,157:DEBUG    TV/UL/20m/tc0901/UlDspSfCtrl_tti08.dat
2018-08-30 10:17:12,161:DEBUG    TV/UL/20m/tc0901/UlDspSfCtrl_tti03.dat
2018-08-30 10:17:12,164:DEBUG    TV/UL/20m/tc0901/UlDspSfCtrl_tti05.dat
2018-08-30 10:17:13,134:DEBUG    7. Get PLTD Application :pltD
2018-08-30 10:17:14,473:DEBUG    9. Program DSP Image
2018-08-30 10:17:14,476:DEBUG    Setting affinity to 0x1
2018-08-30 10:17:14,479:DEBUG    CVMX_SHARED: 0x120250000-0x120280000
2018-08-30 10:17:14,480:DEBUG    Active coremask = 0x1
2018-08-30 10:17:14,486:DEBUG    ======================================================================
2018-08-30 10:17:14,490:DEBUG    Start CAZAC     Downloading!!!
2018-08-30 10:17:14,496:DEBUG    ======================================================================
2018-08-30 10:17:16,056:DEBUG    cazac table downloading is done
2018-08-30 10:17:16,072:DEBUG    calGrant table download is done
2018-08-30 10:17:16,911:DEBUG    ======================================================================
2018-08-30 10:17:16,914:DEBUG    Start DSP Image Downloading!!!
2018-08-30 10:17:16,918:DEBUG    ======================================================================
2018-08-30 10:17:16,920:DEBUG    Initialized.....OK!
2018-08-30 10:17:17,130:DEBUG    Load Image to IMEM....Complete!!
2018-08-30 10:17:17,131:DEBUG    Load Image to SMEM....Complete!!
2018-08-30 10:17:17,134:DEBUG    Load Image to DMEM....Complete!!
2018-08-30 10:17:17,144:DEBUG    SMEM downloading...OK!
2018-08-30 10:17:17,371:DEBUG    Load Image to IMEM....Complete!!
2018-08-30 10:17:17,403:DEBUG    Load Image to SMEM....Complete!!
2018-08-30 10:17:17,418:DEBUG    Load Image to DMEM....Complete!!
2018-08-30 10:17:17,434:DEBUG    SMEM downloading...OK!
2018-08-30 10:17:17,658:DEBUG    Load Image to IMEM....Complete!!
2018-08-30 10:17:17,676:DEBUG    Load Image to SMEM....Complete!!
2018-08-30 10:17:17,691:DEBUG    Load Image to DMEM....Complete!!
2018-08-30 10:17:17,707:DEBUG    SMEM downloading...OK!
2018-08-30 10:17:18,599:DEBUG    PP3:~CONSOLE->  Bootmem Allocation File Name: fapiInterfaceMgr.cpp  Function Name : sched_shm_alloc and Line No 403
2018-08-30 10:17:18,609:DEBUG    PP3:~CONSOLE-> [Control]SHM Create Successful :mpu8ShmSchedBase/mpu8CschedReqShmBase/mpu8CschedCnfShmBase
2018-08-30 10:17:18,612:DEBUG    PP3:~CONSOLE-> **************PLTD INIT DONE
2018-08-30 10:17:18,624:DEBUG    PP3:~CONSOLE->  Bootmem Allocation File Name: core2Stats.cpp  Function Name : intialiseCore2StatsShm and Line No 86
2018-08-30 10:17:18,631:DEBUG    PP3:~CONSOLE->  Bootmem Allocation File Name: core2Stats.cpp  Function Name : initialiseCavAlgoStatsShm and Line No 41
2018-08-30 10:17:18,638:DEBUG    PP3:~CONSOLE->  Bootmem Allocation File Name: core2Stats.cpp  Function Name : intialiseMlbStatsShm and Line No 113
2018-08-30 10:17:18,644:DEBUG    PP3:~CONSOLE->  Bootmem Allocation File Name: macMain.cpp  Function Name : mac_dma_alloc and Line No 1430
2018-08-30 10:17:18,651:DEBUG    PP3:~CONSOLE->  Bootmem Allocation File Name: macMain.cpp  Function Name : mac_dma_alloc and Line No 1459
2018-08-30 10:17:18,658:DEBUG    PP3:~CONSOLE->  Bootmem Allocation File Name: macMain.cpp  Function Name : mac_dma_alloc and Line No 1489
2018-08-30 10:17:18,664:DEBUG    PP3:~CONSOLE->  Bootmem Allocation File Name: macMain.cpp  Function Name : mac_dma_alloc and Line No 1519
2018-08-30 10:17:18,671:DEBUG    PP3:~CONSOLE->  Bootmem Allocation File Name: macMain.cpp  Function Name : mac_dma_alloc and Line No 1548
2018-08-30 10:17:18,677:DEBUG    PP3:~CONSOLE->  Bootmem Allocation File Name: macMain.cpp  Function Name : mac_dma_alloc and Line No 1576
2018-08-30 10:17:18,684:DEBUG    PP3:~CONSOLE->  Bootmem Allocation File Name: macMain.cpp  Function Name : mac_dma_alloc and Line No 1607
2018-08-30 10:17:18,686:DEBUG    PP3:~CONSOLE-> [Scheduler] Initialize Done
2018-08-30 10:17:18,693:DEBUG    PP3:~CONSOLE->  Bootmem Allocation File Name: macMain.cpp  Function Name : mac_oam_shm_alloc and Line No 1674
2018-08-30 10:17:18,698:DEBUG    PP3:~CONSOLE->  Bootmem Allocation File Name: macControl.cpp  Function Name : control_mem_init and Line No 100
2018-08-30 10:17:18,703:DEBUG    PP3:~CONSOLE-> [Control]SHM Create Successful : MAC_SHM_C0_C2
2018-08-30 10:17:18,710:DEBUG    PP3:~CONSOLE->  Bootmem Allocation File Name: macControl.cpp  Function Name : control_mem_init and Line No 133
2018-08-30 10:17:18,714:DEBUG    PP3:~CONSOLE-> [Control]SHM Create Successful : MAC_SHM_C2_C0
2018-08-30 10:17:18,723:DEBUG    PP3:~CONSOLE->  Bootmem Allocation File Name: core_analysis.cpp  Function Name : initaliseCoreAnalysisShm and Line No 38
2018-08-30 10:17:18,726:DEBUG    PP3:~CONSOLE-> SUCCESS: CoreCounterAnalysis: SHM alloc SUCCESS addr: 0xafbe30
2018-08-30 10:17:18,733:DEBUG    PP3:~CONSOLE->  Bootmem Allocation File Name: pltShmManager.cpp  Function Name : createSharedMemory and Line No 31
2018-08-30 10:17:19,828:DEBUG    [/usr/bin/bringup] Done setting dl PLTD mode.
2018-08-30 10:17:20,822:DEBUG    Setting up receive path for TIP board
2018-08-30 10:17:20,875:DEBUG    Setting affinit
2018-08-30 10:17:21,076:DEBUG    y to 0x1
2018-08-30 10:17:21,078:DEBUG    CVMX_SHARED: 0x120300000-0x120320000
2018-08-30 10:17:21,079:DEBUG    WARNING:
2018-08-30 10:17:21,088:DEBUG    Parameter checks are enabled. Expect some performance loss due to the extra checking
2018-08-30 10:17:21,089:DEBUG    WARNING:
2018-08-30 10:17:21,095:DEBUG    CSR address checks are enabled. Expect some performance loss due to the extra checking
2018-08-30 10:17:21,096:DEBUG    WARNING:
2018-08-30 10:17:21,104:DEBUG    POW state checks are enabled. Expect some performance loss due to the extra checking
2018-08-30 10:17:21,107:DEBUG    Active coremask = 0x1
2018-08-30 10:17:21,108:DEBUG    RFIC Device Id = 65290
2018-08-30 10:17:21,111:DEBUG    ****************************************
2018-08-30 10:17:21,115:DEBUG    RF Driver Main Menu, version 2015.07.15
2018-08-30 10:17:21,118:DEBUG    ****************************************
2018-08-30 10:17:21,121:DEBUG    0.SPI Device Select[spi]
2018-08-30 10:17:21,125:DEBUG    1.RFIC Soft Reset[rst]
2018-08-30 10:17:21,125:DEBUG    2.Init[i]
2018-08-30 10:17:21,128:DEBUG    3.Init with File[if]
2018-08-30 10:17:21,128:DEBUG    4.TX Freq[d]
2018-08-30 10:17:21,130:DEBUG    5.RX Freq[u]
2018-08-30 10:17:21,131:DEBUG    6.RX Gain Select[g]
2018-08-30 10:17:21,134:DEBUG    7.TX Attenuator Select[a]
2018-08-30 10:17:21,134:DEBUG    8.TX Power Select[t]
2018-08-30 10:17:21,137:DEBUG    9.RSSI Measure[s]
2018-08-30 10:17:21,141:DEBUG    10.GPIO Set[gpio]
2018-08-30 10:17:21,142:DEBUG    11.DAC Clock Control[dac,dax]
2018-08-30 10:17:21,144:DEBUG    12.PWM Clock Control[pwm]
2018-08-30 10:17:21,145:DEBUG    13.SPI read[r]
2018-08-30 10:17:21,147:DEBUG    14.SPI write[w]
2018-08-30 10:17:21,148:DEBUG    15.Cal TX Power[T]
2018-08-30 10:17:21,150:DEBUG    16.Cal RX RSSI[S]
2018-08-30 10:17:21,151:DEBUG    17.Cal Ref Clock[C]
2018-08-30 10:17:21,153:DEBUG    18.RF EEPROM Control[e]
2018-08-30 10:17:21,155:DEBUG    19.BB EEPROM Control[be]
2018-08-30 10:17:21,157:DEBUG    20.Temp Sensor read[mr,mb,mc]
2018-08-30 10:17:21,160:DEBUG    21.Temp Compensation[tp,td,tx]
2018-08-30 10:17:21,163:DEBUG    22.Dump registers to reg_dump.txt[dr]
2018-08-30 10:17:21,164:DEBUG    23.Read Attenuation & Gain[rag]
2018-08-30 10:17:21,165:DEBUG    24.Quit[q]
2018-08-30 10:17:21,168:DEBUG    Select the Option:Enter the Address [Hex]:Enter the Value [Hex]:
2018-08-30 10:17:21,173:DEBUG    ****************************************
2018-08-30 10:17:21,176:DEBUG    RF Driver Main Menu, version 2015.07.15
2018-08-30 10:17:21,177:DEBUG    ****************************************
2018-08-30 10:17:21,180:DEBUG    0.SPI Device Select[spi]
2018-08-30 10:17:21,180:DEBUG    1.RFIC Soft Reset[rst]
2018-08-30 10:17:21,181:DEBUG    2.Init[i]
2018-08-30 10:17:21,184:DEBUG    3.Init with File[if]
2018-08-30 10:17:21,184:DEBUG    4.TX Freq[d]
2018-08-30 10:17:21,186:DEBUG    5.RX Freq[u]
2018-08-30 10:17:21,187:DEBUG    6.RX Gain Select[g]
2018-08-30 10:17:21,190:DEBUG    7.TX Attenuator Select[a]
2018-08-30 10:17:21,191:DEBUG    8.TX Power Select[t]
2018-08-30 10:17:21,194:DEBUG    9.RSSI Measure[s]
2018-08-30 10:17:21,194:DEBUG    10.GPIO Set[gpio]
2018-08-30 10:17:21,197:DEBUG    11.DAC Clock Control[dac,dax]
2018-08-30 10:17:21,197:DEBUG    12.PWM Clock Control[pwm]
2018-08-30 10:17:21,198:DEBUG    13.SPI read[r]
2018-08-30 10:17:21,200:DEBUG    14.SPI write[w]
2018-08-30 10:17:21,201:DEBUG    15.Cal TX Power[T]
2018-08-30 10:17:21,203:DEBUG    16.Cal RX RSSI[S]
2018-08-30 10:17:21,206:DEBUG    17.Cal Ref Clock[C]
2018-08-30 10:17:21,207:DEBUG    18.RF EEPROM Control[e]
2018-08-30 10:17:21,210:DEBUG    19.BB EEPROM Control[be]
2018-08-30 10:17:21,211:DEBUG    20.Temp Sensor read[mr,mb,mc]
2018-08-30 10:17:21,213:DEBUG    21.Temp Compensation[tp,td,tx]
2018-08-30 10:17:21,217:DEBUG    22.Dump registers to reg_dump.txt[dr]
2018-08-30 10:17:21,217:DEBUG    23.Read Attenuation & Gain[rag]
2018-08-30 10:17:21,219:DEBUG    24.Quit[q]
2018-08-30 10:17:21,223:DEBUG    Select the Option:Enter the Address [Hex]:Enter the Value [Hex]:
2018-08-30 10:17:21,226:DEBUG    ****************************************
2018-08-30 10:17:21,229:DEBUG    RF Driver Main Menu, version 2015.07.15
2018-08-30 10:17:21,230:DEBUG    ****************************************
2018-08-30 10:17:21,233:DEBUG    0.SPI Device Select[spi]
2018-08-30 10:17:21,234:DEBUG    1.RFIC Soft Reset[rst]
2018-08-30 10:17:21,236:DEBUG    2.Init[i]
2018-08-30 10:17:21,237:DEBUG    3.Init with File[if]
2018-08-30 10:17:21,240:DEBUG    4.TX Freq[d]
2018-08-30 10:17:21,240:DEBUG    5.RX Freq[u]
2018-08-30 10:17:21,243:DEBUG    6.RX Gain Select[g]
2018-08-30 10:17:21,243:DEBUG    7.TX Attenuator Select[a]
2018-08-30 10:17:21,246:DEBUG    8.TX Power Select[t]
2018-08-30 10:17:21,247:DEBUG    9.RSSI Measure[s]
2018-08-30 10:17:21,249:DEBUG    10.GPIO Set[gpio]
2018-08-30 10:17:21,250:DEBUG    11.DAC Clock Control[dac,dax]
2018-08-30 10:17:21,253:DEBUG    12.PWM Clock Control[pwm]
2018-08-30 10:17:21,255:DEBUG    13.SPI read[r]
2018-08-30 10:17:21,256:DEBUG    14.SPI write[w]
2018-08-30 10:17:21,257:DEBUG    15.Cal TX Power[T]
2018-08-30 10:17:21,259:DEBUG    16.Cal RX RSSI[S]
2018-08-30 10:17:21,260:DEBUG    17.Cal Ref Clock[C]
2018-08-30 10:17:21,263:DEBUG    18.RF EEPROM Control[e]
2018-08-30 10:17:21,265:DEBUG    19.BB EEPROM Control[be]
2018-08-30 10:17:21,266:DEBUG    20.Temp Sensor read[mr,mb,mc]
2018-08-30 10:17:21,269:DEBUG    21.Temp Compensation[tp,td,tx]
2018-08-30 10:17:21,272:DEBUG    22.Dump registers to reg_dump.txt[dr]
2018-08-30 10:17:21,273:DEBUG    23.Read Attenuation & Gain[rag]
2018-08-30 10:17:21,275:DEBUG    24.Quit[q]
2018-08-30 10:17:21,276:DEBUG    Select the Option:RF Module Driver Exited
2018-08-30 10:17:21,907:DEBUG    [/usr/bin/bringup] SmallCell in pltd mode
2018-08-30 10:17:21,910:DEBUG    Start fe-manager
2018-08-30 10:17:21,914:DEBUG    WARNING: Failed finding application /bin/fe-manager!
2018-08-30 10:17:21,915:DEBUG    [/etc/init.d/S90startapp] DONE
2018-08-30 10:17:21,917:DEBUG    sh: bad number
2018-08-30 10:17:21,920:DEBUG    /sbin/rc complete
2018-08-30 10:17:22,069:DEBUG    LSM login:
2018-08-30 10:21:51,937:DEBUG    The system is going down NOW!
2018-08-30 10:21:52,944:DEBUG    Sent SIGKILL to all processes
2018-08-30 10:21:52,947:DEBUG    Requesting system reboot
2018-08-30 10:21:53,937:DEBUG    Restarting system.
2018-08-30 10:21:54,177:DEBUG    Jumping to start of image at address 0xbfcc0000
2018-08-30 10:21:54,311:DEBUG    early_board_init: PCIE 2x1 (PEM0/PEM1)
2018-08-30 10:21:54,313:DEBUG    early_board_init: Port 0 in host mode.
2018-08-30 10:21:54,355:DEBUG    U-Boot 2012.04.01 (Build time: Mar 28 2018 - 09:51:19)
2018-08-30 10:21:54,359:DEBUG    Octeon SDK3.0 Fusion release rev: dev-git-6daf646-201803280951 tip rstbutton18
2018-08-30 10:21:54,365:DEBUG    Skipping PCIe port 0 BIST, reset not done. (port not configured)
2018-08-30 10:21:54,369:DEBUG    Skipping PCIe port 1 BIST, reset not done. (port not configured)
2018-08-30 10:21:54,371:DEBUG    BIST check passed.
2018-08-30 10:21:54,815:DEBUG    Initiate TIP GPIOs.
2018-08-30 10:21:54,819:DEBUG    Clearing GPIOs 17 waiting 1 second.
2018-08-30 10:21:55,852:DEBUG    Setting GPIOs 17 high.
2018-08-30 10:21:55,857:DEBUG    Initialize GPIOs 18 and 19 for board/factory default reset.
2018-08-30 10:21:55,861:DEBUG    ZEN board revision major:1, minor:1, serial #:
2018-08-30 10:21:55,869:DEBUG    OCTEON CNF7130-SCP pass 1.1, Core clock: 1000 MHz, IO clock: 600 MHz, DDR clock: 400 MHz (800 Mhz DDR)
2018-08-30 10:21:55,874:DEBUG    Base DRAM address used by u-boot: 0x8f800000, size: 0x800000
2018-08-30 10:21:55,875:DEBUG    DRAM: 2 GiB
2018-08-30 10:21:55,950:DEBUG    Clearing DRAM......
2018-08-30 10:21:56,236:DEBUG    done
2018-08-30 10:21:56,302:DEBUG    Flash: 128 MiB
2018-08-30 10:21:56,398:DEBUG    Net:   octeth0
2018-08-30 10:21:56,450:DEBUG    MMC:
2018-08-30 10:22:00,974:DEBUG    not available
2018-08-30 10:22:00,983:DEBUG    Init PHY Clocks to: PLL Freq. = 1600Mhz (32), DSP Freq. = 533Mhz (2), HAB Freq. = 200Mhz (5)
2018-08-30 10:22:00,986:DEBUG    Endor Bist repairs:
2018-08-30 10:22:00,996:DEBUG    ROUT0 = 0x0000ffff  ROUT1 = 0x0000ffff  ROUT2 = 0x0000ffff  ROUT3 = 0x0000ffff  ROUT4 = 0x00000040  TOOMANYDEFECTS is false
2018-08-30 10:22:01,000:DEBUG    REG 0x0001180013000038 = 0xd000a0
2018-08-30 10:22:01,003:DEBUG    REG 0x0001180013000000 = 0x802
2018-08-30 10:22:01,006:DEBUG    REG 0x0001180013000100 = 0x0
2018-08-30 10:22:01,007:DEBUG    REG 0x00010F0000844440 = 0x3f
2018-08-30 10:22:01,009:DEBUG    END ENDOR INIT BLOCK!
2018-08-30 10:22:01,015:DEBUG    Hit any key to stop autoboot:  0
2018-08-30 10:22:01,019:DEBUG    Setting bus to 0
2018-08-30 10:22:01,042:DEBUG    Valid chip addresses for bus #0 : 24 25 26 27 28 40 48octeon_i2c_wait: Timed out on bus 0
2018-08-30 10:22:01,092:DEBUG    4A
2018-08-30 10:22:01,118:DEBUG    octeon_i2c_wait: Timed out on bus 0
2018-08-30 10:22:01,118:DEBUG    50 51 71
2018-08-30 10:22:01,122:DEBUG    Setting bus to 1
2018-08-30 10:22:01,164:DEBUG    Valid chip addresses for bus #1 : 20 21 25 26 27 28 3E 3F 40 49 4Aocteon_i2c_wait: Timed out on bus 1
2018-08-30 10:22:01,165:DEBUG    4E 4F 50
2018-08-30 10:22:01,217:DEBUG    Allocated
2018-08-30 10:22:01,240:DEBUG    0x400000 bytes at address: 0x7f4d0000, name: dsp-dump
2018-08-30 10:22:01,244:DEBUG    Allocated 0x630000 bytes at address: 0x7f8d0000, name: cazac
2018-08-30 10:22:01,250:DEBUG    Allocated 0x100000 bytes at address: 0x7ff00000, name: cpu-dsp-if
2018-08-30 10:22:01,255:DEBUG    Allocated 0x4000000 bytes at address: 0x80000000, name: dsp-log-buf
2018-08-30 10:22:01,259:DEBUG    Allocated 0x2800000 bytes at address: 0x30800000, name: initrd
2018-08-30 10:22:01,260:DEBUG    Interface 0 has 2 ports (SGMII)
2018-08-30 10:22:01,263:DEBUG    Interface 2 has 4 ports (NPI)
2018-08-30 10:22:01,266:DEBUG    Interface 3 has 2 ports (LOOP)
2018-08-30 10:22:01,267:DEBUG    Using octeth0 device
2018-08-30 10:22:01,272:DEBUG    TFTP from server 10.102.81.50; our IP address is 10.102.81.61
2018-08-30 10:22:01,273:DEBUG    Filename 'lsm_os.gz'.
2018-08-30 10:22:01,276:DEBUG    Load address: 0x21000000
2018-08-30 10:22:01,280:DEBUG    Loading: *octeth0: Up 1000 Mbps Full duplex (port  0) (SGMII)
2018-08-30 10:22:01,796:DEBUG    ##################################################
2018-08-30 10:22:01,799:DEBUG    done
2018-08-30 10:22:01,802:DEBUG    Bytes transferred = 4019155 (3d53d3 hex)
2018-08-30 10:22:02,010:DEBUG    Uncompressed size: 9761000 = 0x94F0E8
2018-08-30 10:22:02,016:DEBUG    Using octeth0 device
2018-08-30 10:22:02,023:DEBUG    TFTP from server 10.102.81.50; our IP address is 10.102.81.61
2018-08-30 10:22:02,025:DEBUG    Filename 'lsm_rd.gz'.
2018-08-30 10:22:02,026:DEBUG    Load address: 0x30800000
2018-08-30 10:22:02,078:DEBUG    Loading: *
2018-08-30 10:22:02,168:DEBUG    #
2018-08-30 10:22:02,280:DEBUG    #
2018-08-30 10:22:02,391:DEBUG    #
2018-08-30 10:22:02,489:DEBUG    #
2018-08-30 10:22:02,601:DEBUG    #
2018-08-30 10:22:02,713:DEBUG    #
2018-08-30 10:22:02,825:DEBUG    #
2018-08-30 10:22:02,937:DEBUG    #
2018-08-30 10:22:03,049:DEBUG    #
2018-08-30 10:22:03,177:DEBUG    #
2018-08-30 10:22:03,305:DEBUG    #
2018-08-30 10:22:03,403:DEBUG    #
2018-08-30 10:22:03,513:DEBUG    #
2018-08-30 10:22:03,627:DEBUG    #
2018-08-30 10:22:03,739:DEBUG    #
2018-08-30 10:22:03,851:DEBUG    #
2018-08-30 10:22:03,947:DEBUG    #
2018-08-30 10:22:04,059:DEBUG    #
2018-08-30 10:22:04,171:DEBUG    #
2018-08-30 10:22:04,266:DEBUG    #
2018-08-30 10:22:04,378:DEBUG    #
2018-08-30 10:22:04,490:DEBUG    #
2018-08-30 10:22:04,604:DEBUG    #
2018-08-30 10:22:04,698:DEBUG    #
2018-08-30 10:22:04,812:DEBUG    #
2018-08-30 10:22:04,924:DEBUG    #
2018-08-30 10:22:05,035:DEBUG    #
2018-08-30 10:22:05,148:DEBUG    #
2018-08-30 10:22:05,259:DEBUG    #
2018-08-30 10:22:05,355:DEBUG    #
2018-08-30 10:22:05,467:DEBUG    #
2018-08-30 10:22:05,581:DEBUG    #
2018-08-30 10:22:05,691:DEBUG    #
2018-08-30 10:22:05,805:DEBUG    #
2018-08-30 10:22:05,917:DEBUG    #
2018-08-30 10:22:06,029:DEBUG    #
2018-08-30 10:22:06,141:DEBUG    #
2018-08-30 10:22:06,269:DEBUG    #
2018-08-30 10:22:06,397:DEBUG    #
2018-08-30 10:22:06,509:DEBUG    #
2018-08-30 10:22:06,621:DEBUG    #
2018-08-30 10:22:06,750:DEBUG    #
2018-08-30 10:22:06,845:DEBUG    #
2018-08-30 10:22:06,957:DEBUG    #
2018-08-30 10:22:07,069:DEBUG    #
2018-08-30 10:22:07,181:DEBUG    #
2018-08-30 10:22:07,278:DEBUG    #
2018-08-30 10:22:07,390:DEBUG    #
2018-08-30 10:22:07,503:DEBUG    #
2018-08-30 10:22:07,548:DEBUG    #
2018-08-30 10:22:07,548:DEBUG    done
2018-08-30 10:22:07,578:DEBUG    Bytes transferred = 41117285 (2736665 hex)
2018-08-30 10:22:07,581:DEBUG    argv[2]: coremask=0x7
2018-08-30 10:22:07,582:DEBUG    argv[3]: endbootargs
2018-08-30 10:22:07,591:DEBUG    Allocating memory for ELF segment: addr: 0xffffffff80100000 (adjusted to: 0x100000), size 0x9b6530
2018-08-30 10:22:07,740:DEBUG    ## Loading big-endian Linux kernel with entry point: 0xffffffff80648190 ...
2018-08-30 10:22:07,746:DEBUG    Bootloader: Done loading app on coremask: 0x7
2018-08-30 10:22:07,747:DEBUG    Starting cores 0x7
2018-08-30 10:22:07,760:DEBUG    Linux version 3.4.27-rt37-Cavium-Octeon (oc@PC) (gcc version 4.7.0 (Cavium Inc. Version: SDK_3_0_0 build 16) ) #59 SMP Wed Aug 29 14:34:56 EDT 2018
2018-08-30 10:22:07,765:DEBUG    CVMSEG size: 2 cache lines (256 bytes)
2018-08-30 10:22:07,766:DEBUG    Cavium Inc. SDK-3.0
2018-08-30 10:22:07,769:DEBUG    Fusion rev: dev-git-2da3d71-201808291434
2018-08-30 10:22:07,772:DEBUG    bootconsole [early0] enabled
2018-08-30 10:22:07,776:DEBUG    CPU revision is: 000d9401 (Cavium Octeon II)
2018-08-30 10:22:07,780:DEBUG    Checking for the multiply/shift bug... no.
2018-08-30 10:22:07,782:DEBUG    Checking for the daddiu bug... no.
2018-08-30 10:22:07,786:DEBUG    Determined physical RAM map:
2018-08-30 10:22:07,790:DEBUG    memory: 0000000002800000 @ 0000000030800000 (usable after init)
2018-08-30 10:22:07,798:DEBUG    memory: 000000000e400000 @ 0000000000b00000 (usable)
2018-08-30 10:22:07,802:DEBUG    memory: 0000000000c00000 @ 000000000f200000 (usable)
2018-08-30 10:22:07,805:DEBUG    memory: 000000000e800000 @ 0000000020000000 (usable)
2018-08-30 10:22:07,813:DEBUG    memory: 000000000004e000 @ 0000000000a02000 (usable after init)
2018-08-30 10:22:07,818:DEBUG    Wasting 143472 bytes for tracking 2562 unused pages
2018-08-30 10:22:07,822:DEBUG    Initial ramdisk at: 0x8000000030800000 (41117285 bytes)
2018-08-30 10:22:07,828:DEBUG    Using passed Device Tree <8000000000080000>.
2018-08-30 10:22:07,835:DEBUG    Placing 0MB software IO TLB between 8000000001a8f000 - 8000000001acf000
2018-08-30 10:22:07,838:DEBUG    software IO TLB at phys 0x1a8f000 - 0x1acf000
2018-08-30 10:22:07,839:DEBUG    Zone PFN ranges:
2018-08-30 10:22:07,844:DEBUG    DMA32    0x00000a02 -> 0x000f0000
2018-08-30 10:22:07,846:DEBUG    Normal   empty
2018-08-30 10:22:07,849:DEBUG    Movable zone start PFN for each node
2018-08-30 10:22:07,851:DEBUG    Early memory PFN ranges
2018-08-30 10:22:07,854:DEBUG    0: 0x00000a02 -> 0x00000a50
2018-08-30 10:22:07,857:DEBUG    0: 0x00000b00 -> 0x0000ef00
2018-08-30 10:22:07,861:DEBUG    0: 0x0000f200 -> 0x0000fe00
2018-08-30 10:22:07,864:DEBUG    0: 0x00020000 -> 0x0002e800
2018-08-30 10:22:07,867:DEBUG    0: 0x00030800 -> 0x00033000
2018-08-30 10:22:07,869:DEBUG    Cavium Hotplug: Available coremask 0x8
2018-08-30 10:22:07,878:DEBUG    Primary instruction cache 37kB, virtually tagged, 37 way, 8 sets, linesize 128 bytes.
2018-08-30 10:22:07,882:DEBUG    Primary data cache 32kB, 32-way, 8 sets, linesize 128 bytes.
2018-08-30 10:22:07,888:DEBUG    Secondary unified cache 1024kB, 16-way, 512 sets, linesize 128 bytes.
2018-08-30 10:22:07,897:DEBUG    PERCPU: Embedded 11 pages/cpu @8000000001ae2000 s14848 r8192 d22016 u45056
2018-08-30 10:22:07,903:DEBUG    Built 1 zonelists in Zone order, mobility grouping on.  Total pages: 128329
2018-08-30 10:22:07,907:DEBUG    Kernel command line:  rd_name=initrd console=ttyS0,115200
2018-08-30 10:22:07,914:DEBUG    PID hash table entries: 2048 (order: 2, 16384 bytes)
2018-08-30 10:22:07,918:DEBUG    Dentry cache hash table entries: 65536 (order: 7, 524288 bytes)
2018-08-30 10:22:07,927:DEBUG    Inode-cache hash table entries: 32768 (order: 6, 262144 bytes)
2018-08-30 10:22:07,944:DEBUG    Memory: 471220k/524600k available (5551k kernel code, 53380k reserved, 3669k data, 312k init, 0k highmem)
2018-08-30 10:22:07,947:DEBUG    Hierarchical RCU implementation.
2018-08-30 10:22:07,947:DEBUG    NR_IRQS:256
2018-08-30 10:22:07,953:DEBUG    Calibrating delay loop (skipped) preset value.. 2000.00 BogoMIPS (lpj=10000000)
2018-08-30 10:22:07,954:DEBUG    pid_max: default: 32768 minimum: 301
2018-08-30 10:22:07,957:DEBUG    Security Framework initialized
2018-08-30 10:22:07,960:DEBUG    Mount-cache hash table entries: 256
2018-08-30 10:22:07,963:DEBUG    Checking for the daddi bug... no.
2018-08-30 10:22:07,969:DEBUG    Performance counters: octeon PMU enabled, 2 64-bit counters available to each CPU, irq 7
2018-08-30 10:22:07,971:DEBUG    SMP: Booting CPU01 (CoreId  1)...
2018-08-30 10:22:07,976:DEBUG    CPU revision is: 000d9401 (Cavium Octeon II)
2018-08-30 10:22:07,977:DEBUG    SMP: Booting CPU02 (CoreId  2)...
2018-08-30 10:22:07,980:DEBUG    CPU revision is: 000d9401 (Cavium Octeon II)
2018-08-30 10:22:07,982:DEBUG    Brought up 3 CPUs
2018-08-30 10:22:07,983:DEBUG    dummy:
2018-08-30 10:22:07,984:DEBUG    NET: Registered protocol family 16
2018-08-30 10:22:07,987:DEBUG    PTP Clock: Using sclk reference at 600000000 Hz
2018-08-30 10:22:07,992:DEBUG    Installing handlers for error tree at: ffffffff8098f0a0
2018-08-30 10:22:07,996:DEBUG    PCIe: Initializing port 0
2018-08-30 10:22:09,950:DEBUG    PCIe: Link timeout on port 0, probably the slot is empty
2018-08-30 10:22:09,953:DEBUG    PCIe: Initializing port 1
2018-08-30 10:22:11,951:DEBUG    PCIe: Link timeout on port 1, probably the slot is empty
2018-08-30 10:22:12,069:DEBUG    bio: create slab <bio-0> at 0
2018-08-30 10:22:12,069:DEBUG    vgaarb: loaded
2018-08-30 10:22:12,072:DEBUG    SCSI subsystem initialized
2018-08-30 10:22:12,075:DEBUG    PCI host bridge to bus 0000:00
2018-08-30 10:22:12,081:DEBUG    pci_bus 0000:00: root bus resource [mem 0x1000000000000]
2018-08-30 10:22:12,084:DEBUG    pci_bus 0000:00: root bus resource [io  0x0000]
2018-08-30 10:22:12,088:DEBUG    cfg80211: Calling CRDA to update world regulatory domain
2018-08-30 10:22:12,092:DEBUG    Switching to clocksource OCTEON_CVMCOUNT
2018-08-30 10:22:12,095:DEBUG    NET: Registered protocol family 2
2018-08-30 10:22:12,102:DEBUG    IP route cache hash table entries: 4096 (order: 3, 32768 bytes)
2018-08-30 10:22:12,108:DEBUG    TCP established hash table entries: 16384 (order: 6, 262144 bytes)
2018-08-30 10:22:12,114:DEBUG    TCP bind hash table entries: 16384 (order: 6, 262144 bytes)
2018-08-30 10:22:12,119:DEBUG    TCP: Hash tables configured (established 16384 bind 16384)
2018-08-30 10:22:12,121:DEBUG    TCP: reno registered
2018-08-30 10:22:12,125:DEBUG    UDP hash table entries: 256 (order: 1, 8192 bytes)
2018-08-30 10:22:12,128:DEBUG    UDP-Lite hash table entries: 256 (order: 1, 8192 bytes)
2018-08-30 10:22:12,131:DEBUG    NET: Registered protocol family 1
2018-08-30 10:22:12,134:DEBUG    RPC: Registered named UNIX socket transport module.
2018-08-30 10:22:12,135:DEBUG    RPC: Registered udp transport module.
2018-08-30 10:22:12,138:DEBUG    RPC: Registered tcp transport module.
2018-08-30 10:22:12,142:DEBUG    RPC: Registered tcp NFSv4.1 backchannel transport module.
2018-08-30 10:22:12,147:DEBUG    Trying to unpack rootfs image as initramfs...
2018-08-30 10:22:13,976:DEBUG    Freeing initrd memory: 40153k freed
2018-08-30 10:22:14,029:DEBUG    gpiochip_add: re
2018-08-30 10:22:14,045:DEBUG    gistered GPIOs 0 to 19 on device: octeon-gpio
2018-08-30 10:22:14,049:DEBUG    octeon_gpio 1070000000800.gpio-controller: version: 1.0
2018-08-30 10:22:14,052:DEBUG    i2c-octeon 1180000001000.i2c: twsi_freq=100000
2018-08-30 10:22:14,055:DEBUG    i2c-octeon 1180000001000.i2c: version 2.0
2018-08-30 10:22:14,062:DEBUG    gpiochip_add: registered GPIOs 240 to 255 on device: pca9535
2018-08-30 10:22:14,066:DEBUG    gpiochip_add: registered GPIOs 224 to 239 on device: pca9535
2018-08-30 10:22:14,072:DEBUG    gpiochip_add: registered GPIOs 208 to 223 on device: pca9535
2018-08-30 10:22:14,078:DEBUG    gpiochip_add: registered GPIOs 192 to 207 on device: pca9535
2018-08-30 10:22:14,081:DEBUG    at24 0-0051: 8192 byte 24c64 EEPROM, writable, 1 bytes/write
2018-08-30 10:22:14,085:DEBUG    i2c-octeon 1180000001200.i2c: twsi_freq=100000
2018-08-30 10:22:14,088:DEBUG    i2c-octeon 1180000001200.i2c: version 2.0
2018-08-30 10:22:14,105:DEBUG    gpiochip_add: registered GPIOs 176 to 191 on device: tca6416
2018-08-30 10:22:14,134:DEBUG    gpiochip_add: registered GPIOs 160 to 175 on device: pca9535
2018-08-30 10:22:14,174:DEBUG    gpiochip_add: registered GPIOs 144 to 159 on device: pca9535
2018-08-30 10:22:14,204:DEBUG    gpiochip_add: registered GPIOs 128 to 143 on device: pca9535
2018-08-30 10:22:14,244:DEBUG    gpiochip_add: registered GPIOs 112 to 127 on device: pca9535
2018-08-30 10:22:14,306:DEBUG    at24 1-0050: 32768 byte 24c256 EEPROM, writable, 1 bytes/write
2018-08-30 10:22:14,358:DEBUG    gpiochip_add: registered GPIOs 96 to 111 on device: sx1509q
2018-08-30 10:22:14,421:DEBUG    gpiochip_add: registered GPIOs 80 to 95 on device: sx1509q
2018-08-30 10:22:14,434:DEBUG    spidev: module is already loaded
2018-08-30 10:22:14,483:DEBUG    spi-octeon 1070000001000.spi: Version 2.0
2018-08-30 10:22:14,497:DEBUG    fe5_4v_stepup: 5400 mV
2018-08-30 10:22:14,529:DEBUG    fe2_2v_stepup: 2200 mV
2018-08-30 10:22:14,561:DEBUG    pa_stepup: 28000 mV
2018-08-30 10:22:14,628:DEBUG    pa0_vdd: 28000 mV
2018-08-30 10:22:14,630:DEBUG    pa1_vdd: 28000 mV
2018-08-30 10:22:14,632:DEBUG    ERROR: octeon_pci_console_setup0 failed.
2018-08-30 10:22:14,637:DEBUG    /proc/octeon_perf: Octeon performance counter interface loaded
2018-08-30 10:22:14,644:DEBUG    octeon_error_injector: Error: Unrecognized test number: 0
2018-08-30 10:22:14,648:DEBUG    HugeTLB registered 2 MB page size, pre-allocated 0 pages
2018-08-30 10:22:14,651:DEBUG    squashfs: version 4.0 (2009/01/31) Phillip Lougher
2018-08-30 10:22:14,654:DEBUG    NFS: Registering the id_resolver key type
2018-08-30 10:22:14,658:DEBUG    jffs2: version 2.2. (NAND)
2018-08-30 10:22:14,661:DEBUG    2001-2006 Red Hat, Inc.
2018-08-30 10:22:14,663:DEBUG    msgmni has been set to 998
2018-08-30 10:22:14,665:DEBUG    io scheduler noop registered
2018-08-30 10:22:14,668:DEBUG    io scheduler deadline registered (default)
2018-08-30 10:22:14,671:DEBUG    io scheduler cfq registered
2018-08-30 10:22:14,694:DEBUG    Serial: 8250/16550 driver, 6 ports, IRQ sharing disabled
2018-08-30 10:22:14,696:DEBUG    brd: module loaded
2018-08-30 10:22:14,697:DEBUG    loop: module loaded
2018-08-30 10:22:15,266:DEBUG    slram: not enough parameters.
2018-08-30 10:22:15,319:DEBUG    IMQ driver loa
2018-08-30 10:22:15,378:DEBUG    ded successfully. (numdevs = 16, numqueues = 1)
2018-08-30 10:22:15,381:DEBUG    Hooking IMQ after NAT on PREROUTING.
2018-08-30 10:22:15,384:DEBUG    Hooking IMQ before NAT on POSTROUTING.
2018-08-30 10:22:15,384:DEBUG    mdio-octeon: probed
2018-08-30 10:22:15,388:DEBUG    mdio-octeon 1180000001800.mdio: Version 1.0
2018-08-30 10:22:15,391:DEBUG    mdio-octeon: probed
2018-08-30 10:22:15,394:DEBUG    mdio-octeon 1180000001900.mdio: Version 1.0
2018-08-30 10:22:15,397:DEBUG    tun: Universal TUN/TAP device driver, 1.6
2018-08-30 10:22:15,400:DEBUG    tun: (C) 1999-2004 Max Krasnyansky <maxk@qualcomm.com>
2018-08-30 10:22:15,401:DEBUG    octeon-ethernet 2.0
2018-08-30 10:22:15,403:DEBUG    Interface 0 has 2 ports (SGMII)
2018-08-30 10:22:15,405:DEBUG    Interface 3 has 2 ports (LOOP)
2018-08-30 10:22:15,410:DEBUG    octeon_ethernet 11800a0000000.pip: No device tree node found for port 0:1
2018-08-30 10:22:15,414:DEBUG    ipw2100: Intel(R) PRO/Wireless 2100 Network Driver, git-1.2.2
2018-08-30 10:22:15,417:DEBUG    ipw2100: Copyright(c) 2003-2006 Intel Corporation
2018-08-30 10:22:15,420:DEBUG    libipw: 802.11 data/management/control stack, git-1.1.13
2018-08-30 10:22:15,424:DEBUG    libipw: Copyright (C) 2004-2005 Intel Corporation <jketreno@linux.intel.com>
2018-08-30 10:22:15,427:DEBUG    i2c /dev entries driver
2018-08-30 10:22:15,428:DEBUG    lm75 0-004a: hwmon0: sensor 'lm75'
2018-08-30 10:22:15,430:DEBUG    lm75 1-004a: hwmon1: sensor 'lm75'
2018-08-30 10:22:15,433:DEBUG    lm75 1-0049: hwmon2: sensor 'lm75'
2018-08-30 10:22:15,434:DEBUG    lm75 1-004f: hwmon3: sensor 'lm75'
2018-08-30 10:22:15,437:DEBUG    ina2xx 0-0040: power monitor INA226 (Rshunt = 10000 uOhm)
2018-08-30 10:22:15,441:DEBUG    ina2xx 1-0040: power monitor INA226 (Rshunt = 10000 uOhm)
2018-08-30 10:22:15,444:DEBUG    octeon_wdt: Initial granularity 5 Sec
2018-08-30 10:22:16,303:DEBUG    Netfilter messages via NETLINK v0.30.
2018-08-30 10:22:16,308:DEBUG    nfnl_acct: registering with nfnetlink.
2018-08-30 10:22:16,312:DEBUG    nf_conntrack version 0.5.0 (3995 buckets, 15980 max)
2018-08-30 10:22:16,315:DEBUG    ctnetlink v0.93: registering with nfnetlink.
2018-08-30 10:22:16,319:DEBUG    NF_TPROXY: Transparent proxy support initialized, version 4.1.0
2018-08-30 10:22:16,325:DEBUG    NF_TPROXY: Copyright (c) 2006-2007 BalaBit IT Ltd.
2018-08-30 10:22:16,328:DEBUG    xt_time: kernel timezone is -0000
2018-08-30 10:22:16,331:DEBUG    ip_tables: (C) 2000-2006 Netfilter Core Team
2018-08-30 10:22:16,332:DEBUG    TCP: cubic registered
2018-08-30 10:22:16,335:DEBUG    Initializing XFRM netlink socket
2018-08-30 10:22:16,339:DEBUG    NET: Registered protocol family 10
2018-08-30 10:22:16,344:DEBUG    NET: Registered protocol family 17
2018-08-30 10:22:16,346:DEBUG    NET: Registered protocol family 15
2018-08-30 10:22:16,349:DEBUG    8021q: 802.1Q VLAN Support v1.8
2018-08-30 10:22:16,354:DEBUG    sctp: Hash tables configured (established 8192 bind 8192)
2018-08-30 10:22:16,359:DEBUG    lib80211: common routines for IEEE802.11 drivers
2018-08-30 10:22:16,361:DEBUG    Registering the dns_resolver key type
2018-08-30 10:22:16,364:DEBUG    L2 lock: TLB refill 256 bytes
2018-08-30 10:22:16,365:DEBUG    L2 lock: General exception 128 bytes
2018-08-30 10:22:16,368:DEBUG    L2 lock: low-level interrupt 128 bytes
2018-08-30 10:22:16,371:DEBUG    L2 lock: interrupt 640 bytes
2018-08-30 10:22:16,372:DEBUG    L2 lock: memcpy 1152 bytes
2018-08-30 10:22:16,378:DEBUG    1180000000800.serial: ttyS0 at MMIO 0x1180000000800 (irq = 34) is a OCTEON
2018-08-30 10:22:16,381:DEBUG    console [ttyS0] enabled, bootconsole disabled
2018-08-30 10:22:16,384:DEBUG    console [ttyS0] enabled, bootconsole disabled
2018-08-30 10:22:16,388:DEBUG    1180000000c00.serial: ttyS1 at MMIO 0x1180000000c00 (irq = 35) is a OCTEON
2018-08-30 10:22:16,392:DEBUG    Bootbus flash: Setting flash for 128MB flash at 0x17c00000
2018-08-30 10:22:17,279:DEBUG    phys_mapped_flash: Found 1 x16 devices at 0x0 in 16-bit bank. Manufacturer ID 0x000089 Chip ID 0x00227e
2018-08-30 10:22:17,282:DEBUG    Amd/Fujitsu Extended Query Table at 0x0040
2018-08-30 10:22:25,765:DEBUG    Amd/Fujitsu Extended Query version 1.3.
2018-08-30 10:22:25,815:DEBUG    number
2018-08-30 10:22:25,838:DEBUG    of CFI chips: 1
2018-08-30 10:22:25,842:DEBUG    Creating 8 MTD partitions on "phys_mapped_flash":
2018-08-30 10:22:25,845:DEBUG    0x000000000000-0x000000220000 : "flash_uboot"
2018-08-30 10:22:25,848:DEBUG    0x000000220000-0x000000720000 : "flash_os0"
2018-08-30 10:22:25,852:DEBUG    0x000000720000-0x000003220000 : "flash_rd0"
2018-08-30 10:22:25,857:DEBUG    0x000003220000-0x000004100000 : "flash_app0"
2018-08-30 10:22:25,859:DEBUG    0x000004100000-0x000004600000 : "flash_os1"
2018-08-30 10:22:25,864:DEBUG    0x000004600000-0x000007100000 : "flash_rd1"
2018-08-30 10:22:25,868:DEBUG    0x000007100000-0x000007fe0000 : "flash_app1"
2018-08-30 10:22:25,872:DEBUG    0x000007fe0000-0x000008000000 : "flash_env"
2018-08-30 10:22:25,875:DEBUG    Freeing unused kernel memory: 312k freed
2018-08-30 10:22:25,877:DEBUG    /sbin/rc starting
2018-08-30 10:22:25,881:DEBUG    Fusion SDK revision of rootfs: dev-git-6daf646-201803280950
2018-08-30 10:22:25,884:DEBUG    Mounting file systems
2018-08-30 10:22:28,161:DEBUG    Setting up loopback
2018-08-30 10:22:28,161:DEBUG    Starting syslogd
2018-08-30 10:22:28,259:DEBUG    [/usr/bin/ubootenvdump] /mnt/app/ubootenv will be overwritten by current uboot variables.
2018-08-30 10:22:28,263:DEBUG    [/usr/bin/ubootenvdump] Set mk_ubootenv = 0 to bypass this step.
2018-08-30 10:22:28,292:DEBUG    Error at line 43: unable to open eeprom device file
2018-08-30 10:22:28,295:DEBUG    [/usr/bin/get_eeprom_config.sh] FOUND  RECORDS
2018-08-30 10:22:28,296:DEBUG    sh: 0: unknown operand
2018-08-30 10:22:28,302:DEBUG    cat: can't open '/tmp/rfeeprom.conf*': No such file or directory
2018-08-30 10:22:28,328:DEBUG    [/usr/bin/get_eeprom_config.sh] Extracted BB EEPROM configuration to /tmp/bbeeprom.conf
2018-08-30 10:22:28,335:DEBUG    [/usr/bin/get_eeprom_config.sh] Computed BB_MD5_RECORD = 8CF020F9750741FD7A0966836D03D7C7
2018-08-30 10:22:28,414:DEBUG    [/etc/init.d/rcS] Enable app core dump setting...
2018-08-30 10:22:28,418:DEBUG    kernel.core_pattern = /tmp/core-%e-%s-%u-%g-%p-%t
2018-08-30 10:22:28,421:DEBUG    kernel.core_uses_pid = 1
2018-08-30 10:22:28,423:DEBUG    fs.suid_dumpable = 2
2018-08-30 10:22:28,426:DEBUG    [/etc/init.d/flashmnt] Entered...
2018-08-30 10:22:28,427:DEBUG    [CHECK ] FLASH_CFG
2018-08-30 10:22:28,444:DEBUG    [CHECK ] try to mount /mnt/app
2018-08-30 10:22:30,785:DEBUG    [CHECK ] mount success
2018-08-30 10:22:30,823:DEBUG    [/etc/init.d/S02button18] Entered...
2018-08-30 10:22:30,828:DEBUG    [BUTTON18] Enabling GPIO18 for board reset/factory default reset function...
2018-08-30 10:22:30,829:DEBUG    Setting affinity to 0x1
2018-08-30 10:22:30,835:DEBUG    sh: write error: Invalid argument
2018-08-30 10:22:30,838:DEBUG    [/etc/init.d/S05hostname] Entered...
2018-08-30 10:22:30,842:DEBUG    [/etc/init.d/S06network] Entered...
2018-08-30 10:22:30,845:DEBUG    eth0: 1000 Mbps Full duplex, port 0
2018-08-30 10:22:30,848:DEBUG    ADDRCONF(NETDEV_UP): eth0: link is not ready
2018-08-30 10:22:30,908:DEBUG    current IP configuration: 10.102.81.61/255.255.255.0, GW=10.102.81.1
2018-08-30 10:22:30,911:DEBUG    [/etc/init.d/S12ipsec] Entered...
2018-08-30 10:22:30,917:DEBUG    [/etc/init.d/S12ipsec] Hardware IPSec enabled.
2018-08-30 10:22:30,921:DEBUG    /lib/modules/3.4.27-rt37-Cavium-Octeon/cvm-ipsec-kame.ko
2018-08-30 10:22:30,926:DEBUG    [/etc/init.d/S12ipsec] Insert KAME stack
2018-08-30 10:22:30,930:DEBUG    [/etc/init.d/S12ipsec] Exited.
2018-08-30 10:22:30,940:DEBUG    [/etc/init.d/S12ssh] Entered...
2018-08-30 10:22:30,950:DEBUG    [/etc/init.d/S12ssh] /mnt/app/.ssh is mounted to /.ssh...
2018-08-30 10:22:30,957:DEBUG    [/etc/init.d/S12ssh] Exited.
2018-08-30 10:22:30,963:DEBUG    [/etc/init.d/S13swselect] Entered...
2018-08-30 10:22:30,973:DEBUG    [/etc/init.d/S13swselect] Get software from tftp
2018-08-30 10:22:30,983:DEBUG    [/etc/init.d/S13swselect]  empty file md5: d41d8cd98f
2018-08-30 10:22:30,990:DEBUG    [/etc/init.d/S13swselect] Get LFMSOFT_OCT_D.tgz from tftp
2018-08-30 10:22:31,821:DEBUG    ADDRCONF(NETDEV_CHANGE): eth0: link becomes ready
2018-08-30 10:22:33,289:DEBUG    [/etc/init.d/S13swselect] =>   Result //LFMSOFT_OCT_D.tgz: 9e890c114f
2018-08-30 10:22:33,292:DEBUG    [/etc/init.d/S13swselect] Get rffe.tgz from tftp
2018-08-30 10:22:33,411:DEBUG    [/etc/init.d/S13swselect] =>   Result //rffe.tgz: 45d2f403d6
2018-08-30 10:22:33,417:DEBUG    [/etc/init.d/S13swselect] Get lsmD.gz from tftp
2018-08-30 10:22:34,832:DEBUG    [/etc/init.d/S13swselect] =>   Result /bin/lsmD.gz: 166730c0ec
2018-08-30 10:22:37,005:DEBUG    [/etc/init.d/S13swselect] => /bin/lsmD: c035f3bab3
2018-08-30 10:22:37,007:DEBUG    [/etc/init.d/S13swselect] Get dsp.tgz from tftp
2018-08-30 10:22:37,553:DEBUG    [/etc/init.d/S13swselect] =>   Result /etc/dsp.tgz: fe48fc3bd5
2018-08-30 10:22:37,558:DEBUG    [/etc/init.d/S13swselect] Get configation files from tftp
2018-08-30 10:22:37,563:DEBUG    [/etc/init.d/S13swselect] => Original /usr/bin/updatephyrfparams.sh: 7798b75531
2018-08-30 10:22:37,569:DEBUG    [/etc/init.d/S13swselect] Get updatephyrfparams.sh from tftp
2018-08-30 10:22:37,573:DEBUG    tftp: server error: (1) File not found or No Access
2018-08-30 10:22:37,578:DEBUG    WARNING: Failed downloading updatephyrfparams.sh by tftp...
2018-08-30 10:22:37,585:DEBUG    [/etc/init.d/S13swselect] Using the default file /usr/bin/updatephyrfparams.sh...
2018-08-30 10:22:37,592:DEBUG    [/etc/init.d/S13swselect] => Original /usr/bin/phyrfparams10Mhz.txt: b67df10c22
2018-08-30 10:22:37,598:DEBUG    [/etc/init.d/S13swselect] Get phyrfparams10Mhz.txt from tftp
2018-08-30 10:22:37,601:DEBUG    tftp: server error: (1) File not found or No Access
2018-08-30 10:22:37,605:DEBUG    WARNING: Failed downloading phyrfparams10Mhz.txt by tftp...
2018-08-30 10:22:37,615:DEBUG    [/etc/init.d/S13swselect] Using the default file /usr/bin/phyrfparams10Mhz.txt...
2018-08-30 10:22:37,619:DEBUG    [/etc/init.d/S13swselect] Custom bringup script bringup
2018-08-30 10:22:37,624:DEBUG    [/etc/init.d/S13swselect] => Original /usr/bin/bringup: 0890a74d73
2018-08-30 10:22:37,627:DEBUG    [/etc/init.d/S13swselect] Get bringup from tftp
2018-08-30 10:22:37,631:DEBUG    [/etc/init.d/S13swselect] =>   Result /usr/bin/bringup: 4df1c8f1dc
2018-08-30 10:22:37,634:DEBUG    [/etc/init.d/S13swselect] Exited.
2018-08-30 10:22:37,635:DEBUG    Enabling PWM
2018-08-30 10:22:37,638:DEBUG    Setting PWM registers  : 24072 , 37376
2018-08-30 10:22:37,640:DEBUG    Setting affinity to 0x1
2018-08-30 10:22:37,641:DEBUG    CVMX_SHARED: 0x120300000-0x120320000
2018-08-30 10:22:37,642:DEBUG    WARNING:
2018-08-30 10:22:37,650:DEBUG    Parameter checks are enabled. Expect some performance loss due to the extra checking
2018-08-30 10:22:37,651:DEBUG    WARNING:
2018-08-30 10:22:37,655:DEBUG    CSR address checks are enabled. Expect some performance loss due to the extra checking
2018-08-30 10:22:37,655:DEBUG    WARNING:
2018-08-30 10:22:37,661:DEBUG    POW state checks are enabled. Expect some performance loss due to the extra checking
2018-08-30 10:22:37,664:DEBUG    Active coremask = 0x1
2018-08-30 10:22:37,667:DEBUG    ****************************************
2018-08-30 10:22:37,670:DEBUG    RF Driver Main Menu, version 2015.07.15
2018-08-30 10:22:37,673:DEBUG    ****************************************
2018-08-30 10:22:37,674:DEBUG    0.SPI Device Select[spi]
2018-08-30 10:22:37,676:DEBUG    1.RFIC Soft Reset[rst]
2018-08-30 10:22:37,677:DEBUG    2.Init[i]
2018-08-30 10:22:37,678:DEBUG    3.Init with File[if]
2018-08-30 10:22:37,680:DEBUG    4.TX Freq[d]
2018-08-30 10:22:37,683:DEBUG    5.RX Freq[u]
2018-08-30 10:22:37,684:DEBUG    6.RX Gain Select[g]
2018-08-30 10:22:37,686:DEBUG    7.TX Attenuator Select[a]
2018-08-30 10:22:37,687:DEBUG    8.TX Power Select[t]
2018-08-30 10:22:37,688:DEBUG    9.RSSI Measure[s]
2018-08-30 10:22:37,690:DEBUG    10.GPIO Set[gpio]
2018-08-30 10:22:37,693:DEBUG    11.DAC Clock Control[dac,dax]
2018-08-30 10:22:37,694:DEBUG    12.PWM Clock Control[pwm]
2018-08-30 10:22:37,696:DEBUG    13.SPI read[r]
2018-08-30 10:22:37,698:DEBUG    14.SPI write[w]
2018-08-30 10:22:37,701:DEBUG    15.Cal TX Power[T]
2018-08-30 10:22:37,703:DEBUG    16.Cal RX RSSI[S]
2018-08-30 10:22:37,704:DEBUG    17.Cal Ref Clock[C]
2018-08-30 10:22:37,706:DEBUG    18.RF EEPROM Control[e]
2018-08-30 10:22:37,707:DEBUG    19.BB EEPROM Control[be]
2018-08-30 10:22:37,710:DEBUG    20.Temp Sensor read[mr,mb,mc]
2018-08-30 10:22:37,711:DEBUG    21.Temp Compensation[tp,td,tx]
2018-08-30 10:22:37,716:DEBUG    22.Dump registers to reg_dump.txt[dr]
2018-08-30 10:22:37,717:DEBUG    23.Read Attenuation & Gain[rag]
2018-08-30 10:22:37,719:DEBUG    24.Quit[q]
2018-08-30 10:22:37,720:DEBUG    Select the Option:
2018-08-30 10:22:37,721:DEBUG    ************************
2018-08-30 10:22:37,723:DEBUG    PWM Ref. Clock Control
2018-08-30 10:22:37,724:DEBUG    ************************
2018-08-30 10:22:37,726:DEBUG    1.read current setting[r]
2018-08-30 10:22:37,727:DEBUG    2.enable PWM[e]
2018-08-30 10:22:37,730:DEBUG    3.disable PWM[d]
2018-08-30 10:22:37,732:DEBUG    4.set PWM high time[h]
2018-08-30 10:22:37,733:DEBUG    5.set PWM low time[l]
2018-08-30 10:22:37,736:DEBUG    6.back to upper level[b]
2018-08-30 10:22:37,736:DEBUG    7.quit[q]
2018-08-30 10:22:37,740:DEBUG    select option: Enter PWM high value:set PWM_HIGH_TIME 24072(0x5e08)
2018-08-30 10:22:37,742:DEBUG    ************************
2018-08-30 10:22:37,743:DEBUG    PWM Ref. Clock Control
2018-08-30 10:22:37,746:DEBUG    ************************
2018-08-30 10:22:37,749:DEBUG    1.read current setting[r]
2018-08-30 10:22:37,750:DEBUG    2.enable PWM[e]
2018-08-30 10:22:37,750:DEBUG    3.disable PWM[d]
2018-08-30 10:22:37,753:DEBUG    4.set PWM high time[h]
2018-08-30 10:22:37,753:DEBUG    5.set PWM low time[l]
2018-08-30 10:22:37,756:DEBUG    6.back to upper level[b]
2018-08-30 10:22:37,756:DEBUG    7.quit[q]
2018-08-30 10:22:37,759:DEBUG    select option: Enter PWM low value:set PWM_LOW_TIME 37376(0x9200)
2018-08-30 10:22:37,762:DEBUG    ************************
2018-08-30 10:22:37,765:DEBUG    PWM Ref. Clock Control
2018-08-30 10:22:37,767:DEBUG    ************************
2018-08-30 10:22:37,769:DEBUG    1.read current setting[r]
2018-08-30 10:22:37,769:DEBUG    2.enable PWM[e]
2018-08-30 10:22:37,770:DEBUG    3.disable PWM[d]
2018-08-30 10:22:37,772:DEBUG    4.set PWM high time[h]
2018-08-30 10:22:37,773:DEBUG    5.set PWM low time[l]
2018-08-30 10:22:37,775:DEBUG    6.back to upper level[b]
2018-08-30 10:22:37,776:DEBUG    7.quit[q]
2018-08-30 10:22:37,776:DEBUG    select option:
2018-08-30 10:22:37,779:DEBUG    ************************
2018-08-30 10:22:37,782:DEBUG    PWM Ref. Clock Control
2018-08-30 10:22:37,783:DEBUG    ************************
2018-08-30 10:22:37,786:DEBUG    1.read current setting[r]
2018-08-30 10:22:37,786:DEBUG    2.enable PWM[e]
2018-08-30 10:22:37,788:DEBUG    3.disable PWM[d]
2018-08-30 10:22:37,789:DEBUG    4.set PWM high time[h]
2018-08-30 10:22:37,790:DEBUG    5.set PWM low time[l]
2018-08-30 10:22:37,792:DEBUG    6.back to upper level[b]
2018-08-30 10:22:37,792:DEBUG    7.quit[q]
2018-08-30 10:22:37,796:DEBUG    select option: PWM Control Exited
2018-08-30 10:22:37,802:DEBUG    [/etc/init.d/S14updatecfg] startup.cfg checker is not enabled...
2018-08-30 10:22:37,808:DEBUG    [/etc/init.d/S14updatecfg] Enable startup.cfg checker by setting u-boot environment variable 'cfgcheckerenable' to 1
2018-08-30 10:22:37,815:DEBUG    [/etc/init.d/S14updatecfg] Enable auto startup.cfg update by setting u-boot environment variable 'updatecfg' to 1
2018-08-30 10:22:37,818:DEBUG    mknod: /dev/i2c-0: File exists
2018-08-30 10:22:37,819:DEBUG    mknod: /dev/i2c-1: File exists
2018-08-30 10:22:37,822:DEBUG    date: invalid date ''
2018-08-30 10:22:37,823:DEBUG    [/etc/init.d/S80systemtime] Setting TimeZONE
2018-08-30 10:22:37,828:DEBUG    [/etc/init.d/S80systemtime] Set the default timezone to Los_Angeles
2018-08-30 10:22:37,831:DEBUG    [/etc/init.d/S81sshd] Entered...
2018-08-30 10:22:37,835:DEBUG    [/etc/init.d/S81sshd] passwd require system time not in 1970/01/01
2018-08-30 10:22:37,838:DEBUG    [/etc/init.d/S81sshd] set time to 1970/01/02...
2018-08-30 10:22:37,839:DEBUG    Fri Jan  2 00:00:00 PST 1970
2018-08-30 10:22:37,842:DEBUG    [/etc/init.d/S81sshd] Starting sshd...
2018-08-30 10:22:42,398:DEBUG    # 127.0.0.1 SSH-2.0-OpenSSH_6.1
2018-08-30 10:22:42,447:DEBUG    [/etc/init.d/S81sshd] Exited.
2018-08-30 10:22:42,463:DEBUG    killall: klogd: no process killed
2018-08-30 10:22:42,480:DEBUG    [/etc/init.d/S82httpd] Start httpd daemon
2018-08-30 10:22:42,494:DEBUG    Setting affinity to 0x1
2018-08-30 10:22:42,497:DEBUG    bind: Address already in use
2018-08-30 10:22:42,528:DEBUG    /usr/sbin/mini_httpd: started as root without requesting chroot(), warning only
2018-08-30 10:22:42,582:DEBUG    Waiting to resolve enodeB IP Address .
2018-08-30 10:22:47,545:DEBUG    . 10.102.81.61
2018-08-30 10:22:47,548:DEBUG    Setting affinity to 0x1
2018-08-30 10:22:47,551:DEBUG    [/etc/init.d/S82httpd] Start httpd done
2018-08-30 10:22:47,555:DEBUG    [/etc/init.d/S83wifi] QCA_WIFI_ENABLE default to 0
2018-08-30 10:22:47,556:DEBUG    Setting affinity to 0x1
2018-08-30 10:22:47,680:DEBUG    [/etc/init.d/S90startapp] UART1 BAUDRATE_UART1 configuration : 19200
2018-08-30 10:22:47,687:DEBUG    [/etc/init.d/S90startapp] Loading /bin/lsmD with bootoct BW=10, MODE=pltd and  coremask 0x8
2018-08-30 10:22:47,694:DEBUG    CVMX_SHARED: 0x120220000-0x12PP3:~CONSOLE-> Using device tree
2018-08-30 10:22:47,694:DEBUG    0250000
2018-08-30 10:22:47,697:DEBUG    Active coremask = 0x7
2018-08-30 10:22:47,707:DEBUG    INFO: Launching application on cPP3:~CONSOLE->  Bootmem Allocation File Name: src/libcli.c  Function Name : cli_initMem and Line No 60
2018-08-30 10:22:47,713:DEBUG    PP3:~CONSOLE-> [CLI:] cli memory allocated successfully
2018-08-30 10:22:47,716:DEBUG    PP3:~CONSOLE-> [MAIN] lsmD Started in pltD mode
2018-08-30 10:22:47,723:DEBUG    PP3:~CONSOLE->  Bootmem Allocation File Name: sysLog.cpp  Function Name : getLogBuf and Line No 186
2018-08-30 10:22:47,727:DEBUG    PP3:~CONSOLE-> [core8] log buf allocated addr:0x33000000
2018-08-30 10:22:47,734:DEBUG    PP3:~CONSOLE->  Bootmem Allocation File Name: drvManager.cpp  Function Name : createSharedMemory and Line No 3566
2018-08-30 10:22:47,742:DEBUG    PP3:~CONSOLE->  Bootmem Allocation File Name: drvManager.cpp  Function Name : createSharedMemory and Line No 3566
2018-08-30 10:22:47,750:DEBUG    PP3:~CONSOLE->  Bootmem Allocation File Name: drvManager.cpp  Function Name : createSharedMemory and Line No 3566
2018-08-30 10:22:47,756:DEBUG    PP3:~CONSOLE->  Bootmem Allocation File Name: drvManager.cpp  Function Name : createSharedMemory and Line No 3566
2018-08-30 10:22:47,757:DEBUG    oremask 0x8
2018-08-30 10:22:47,759:DEBUG    Available Coremask = 0x0
2018-08-30 10:22:47,763:DEBUG    [/etc/init.d/S90startapp] Executing  /sbin/se_start
2018-08-30 10:22:47,766:DEBUG    CVMX_SHARED: 0x120230000-0x120250000
2018-08-30 10:22:47,766:DEBUG    Active coremask = 0x7
2018-08-30 10:22:54,638:DEBUG    [/etc/init.d/S90startapp] Setting up the logger based on mode - selected pltd
2018-08-30 10:22:54,645:DEBUG    [/etc/init.d/S90startapp] ***** VERIFY DEFAULT VALUE USED : LOGDISPPORT 9991 *****
2018-08-30 10:22:54,653:DEBUG    [/etc/init.d/S90startapp] ***** VERIFY DEFAULT VALUE USED : LOGPARSERIP 10.102.81.100 *****
2018-08-30 10:22:54,657:DEBUG    [/etc/init.d/S90startapp] Start core2 Logger
2018-08-30 10:22:54,660:DEBUG    Setting affinity to 0x1
2018-08-30 10:22:54,663:DEBUG    CVMX_SHARED: 0x120220000-0x120250000
2018-08-30 10:22:54,664:DEBUG    Active coremask = 0x1
2018-08-30 10:22:54,667:DEBUG    input log port = 9991
2018-08-30 10:22:54,670:DEBUG    input log server ip addr = 10.102.81.100
2018-08-30 10:22:54,674:DEBUG    [core1] log buf allocated addr:0x33000000
2018-08-30 10:22:54,677:DEBUG    log buffer get success
2018-08-30 10:22:54,677:DEBUG    bin/
2018-08-30 10:22:54,678:DEBUG    bin/svnversion
2018-08-30 10:22:54,680:DEBUG    bin/core0app
2018-08-30 10:22:55,418:DEBUG    bin/ccli
2018-08-30 10:22:55,642:DEBUG    bin/lfmsoftstart
2018-08-30 10:22:55,644:DEBUG    bin/core1app
2018-08-30 10:22:55,934:DEBUG    lib64/
2018-08-30 10:22:55,936:DEBUG    lib64/libmemleak.so
2018-08-30 10:22:55,937:DEBUG    lib64/libsctp.so
2018-08-30 10:22:55,943:DEBUG    [/etc/init.d/S90startapp] Enable PPS
2018-08-30 10:22:55,948:DEBUG    [/etc/init.d/S90startapp] Set system to first use PTP 1PPS then change to internal
2018-08-30 10:22:56,000:DEBUG    [/etc/init.d/S90startapp] Checking for custom scripts . . .
2018-08-30 10:22:56,006:DEBUG    [/etc/init.d/S90startapp] Starting /usr/bin/bringup script
2018-08-30 10:22:56,012:DEBUG    [/usr/bin/bringup] : START Override DSP RF Interface parameters in FDD mode
2018-08-30 10:22:56,016:DEBUG    [/usr/bin/updatephyrfparams.sh] TXOFFSET=0x7784 RXOFFSET=0x4
2018-08-30 10:22:56,210:DEBUG    [/usr/bin/updatephyrfpara
2018-08-30 10:22:56,213:DEBUG    ms.sh] Enabling DDR INIT for DSP
2018-08-30 10:22:56,220:DEBUG    [/usr/bin/updatephyrfparams.sh] *******************************************************
2018-08-30 10:22:56,227:DEBUG    [/usr/bin/updatephyrfparams.sh] ***************CONFIGURED the DDR MEMORY***************
2018-08-30 10:22:56,233:DEBUG    [/usr/bin/updatephyrfparams.sh] *******************************************************
2018-08-30 10:22:56,240:DEBUG    [/usr/bin/bringup] : DONE Override DSP RF Interface parameters
2018-08-30 10:22:56,246:DEBUG    [/usr/bin/bringup] Preparing platform to run dl PLTD mode...
2018-08-30 10:22:56,249:DEBUG    ****** Getting Uboot Parameters *********
2018-08-30 10:22:56,598:DEBUG    *************** Starting Booting Procedure ***************
2018-08-30 10:22:56,601:DEBUG    1. Setting PWM Values:24072,37376
2018-08-30 10:22:56,602:DEBUG    Setting affinity to 0x1
2018-08-30 10:22:56,608:DEBUG    CVMX_SHARED: 0x120300000-0x120320000
2018-08-30 10:22:56,608:DEBUG    WARNING:
2018-08-30 10:22:56,614:DEBUG    Parameter checks are enabled. Expect some performance loss due to the extra checking
2018-08-30 10:22:56,615:DEBUG    WARNING:
2018-08-30 10:22:56,622:DEBUG    CSR address checks are enabled. Expect some performance loss due to the extra checking
2018-08-30 10:22:56,625:DEBUG    WARNING:
2018-08-30 10:22:56,630:DEBUG    POW state checks are enabled. Expect some performance loss due to the extra checking
2018-08-30 10:22:56,631:DEBUG    Active coremask = 0x1
2018-08-30 10:22:56,634:DEBUG    ****************************************
2018-08-30 10:22:56,640:DEBUG    RF Driver Main Menu, version 2015.07.15
2018-08-30 10:22:56,644:DEBUG    ****************************************
2018-08-30 10:22:56,645:DEBUG    0.SPI Device Select[spi]
2018-08-30 10:22:56,648:DEBUG    1.RFIC Soft Reset[rst]
2018-08-30 10:22:56,648:DEBUG    2.Init[i]
2018-08-30 10:22:56,651:DEBUG    3.Init with File[if]
2018-08-30 10:22:56,651:DEBUG    4.TX Freq[d]
2018-08-30 10:22:56,655:DEBUG    5.RX Freq[u]
2018-08-30 10:22:56,657:DEBUG    6.RX Gain Select[g]
2018-08-30 10:22:56,661:DEBUG    7.TX Attenuator Select[a]
2018-08-30 10:22:56,663:DEBUG    8.TX Power Select[t]
2018-08-30 10:22:56,664:DEBUG    9.RSSI Measure[s]
2018-08-30 10:22:56,665:DEBUG    10.GPIO Set[gpio]
2018-08-30 10:22:56,667:DEBUG    11.DAC Clock Control[dac,dax]
2018-08-30 10:22:56,671:DEBUG    12.PWM Clock Control[pwm]
2018-08-30 10:22:56,674:DEBUG    13.SPI read[r]
2018-08-30 10:22:56,676:DEBUG    14.SPI write[w]
2018-08-30 10:22:56,677:DEBUG    15.Cal TX Power[T]
2018-08-30 10:22:56,678:DEBUG    16.Cal RX RSSI[S]
2018-08-30 10:22:56,680:DEBUG    17.Cal Ref Clock[C]
2018-08-30 10:22:56,683:DEBUG    18.RF EEPROM Control[e]
2018-08-30 10:22:56,684:DEBUG    19.BB EEPROM Control[be]
2018-08-30 10:22:56,688:DEBUG    20.Temp Sensor read[mr,mb,mc]
2018-08-30 10:22:56,691:DEBUG    21.Temp Compensation[tp,td,tx]
2018-08-30 10:22:56,696:DEBUG    22.Dump registers to reg_dump.txt[dr]
2018-08-30 10:22:56,698:DEBUG    23.Read Attenuation & Gain[rag]
2018-08-30 10:22:56,700:DEBUG    24.Quit[q]
2018-08-30 10:22:56,701:DEBUG    Select the Option:
2018-08-30 10:22:56,703:DEBUG    ************************
2018-08-30 10:22:56,707:DEBUG    PWM Ref. Clock Control
2018-08-30 10:22:56,710:DEBUG    ************************
2018-08-30 10:22:56,711:DEBUG    1.read current setting[r]
2018-08-30 10:22:56,713:DEBUG    2.enable PWM[e]
2018-08-30 10:22:56,714:DEBUG    3.disable PWM[d]
2018-08-30 10:22:56,717:DEBUG    4.set PWM high time[h]
2018-08-30 10:22:56,717:DEBUG    5.set PWM low time[l]
2018-08-30 10:22:56,720:DEBUG    6.back to upper level[b]
2018-08-30 10:22:56,721:DEBUG    7.quit[q]
2018-08-30 10:22:56,729:DEBUG    select option: Enter PWM high value:set PWM_HIGH_TIME 24072(0x5e08)
2018-08-30 10:22:56,730:DEBUG    ************************
2018-08-30 10:22:56,733:DEBUG    PWM Ref. Clock Control
2018-08-30 10:22:56,734:DEBUG    ************************
2018-08-30 10:22:56,737:DEBUG    1.read current setting[r]
2018-08-30 10:22:56,740:DEBUG    2.enable PWM[e]
2018-08-30 10:22:56,742:DEBUG    3.disable PWM[d]
2018-08-30 10:22:56,743:DEBUG    4.set PWM high time[h]
2018-08-30 10:22:56,744:DEBUG    5.set PWM low time[l]
2018-08-30 10:22:56,746:DEBUG    6.back to upper level[b]
2018-08-30 10:22:56,747:DEBUG    7.quit[q]
2018-08-30 10:22:56,755:DEBUG    select option: Enter PWM low value:set PWM_LOW_TIME 37376(0x9200)
2018-08-30 10:22:56,759:DEBUG    ************************
2018-08-30 10:22:56,760:DEBUG    PWM Ref. Clock Control
2018-08-30 10:22:56,763:DEBUG    ************************
2018-08-30 10:22:56,765:DEBUG    1.read current setting[r]
2018-08-30 10:22:56,766:DEBUG    2.enable PWM[e]
2018-08-30 10:22:56,767:DEBUG    3.disable PWM[d]
2018-08-30 10:22:56,769:DEBUG    4.set PWM high time[h]
2018-08-30 10:22:56,773:DEBUG    5.set PWM low time[l]
2018-08-30 10:22:56,776:DEBUG    6.back to upper level[b]
2018-08-30 10:22:56,776:DEBUG    7.quit[q]
2018-08-30 10:22:56,776:DEBUG    select option:
2018-08-30 10:22:56,779:DEBUG    ************************
2018-08-30 10:22:56,782:DEBUG    PWM Ref. Clock Control
2018-08-30 10:22:56,785:DEBUG    ************************
2018-08-30 10:22:56,786:DEBUG    1.read current setting[r]
2018-08-30 10:22:56,789:DEBUG    2.enable PWM[e]
2018-08-30 10:22:56,792:DEBUG    3.disable PWM[d]
2018-08-30 10:22:56,792:DEBUG    4.set PWM high time[h]
2018-08-30 10:22:56,795:DEBUG    5.set PWM low time[l]
2018-08-30 10:22:56,796:DEBUG    6.back to upper level[b]
2018-08-30 10:22:56,796:DEBUG    7.quit[q]
2018-08-30 10:22:56,799:DEBUG    select option: PWM Control Exited
2018-08-30 10:22:57,398:DEBUG    2. Configure RF-IF HAB
2018-08-30 10:22:57,526:DEBUG    [BRINGUP] : DO
2018-08-30 10:22:57,825:DEBUG    NE Override DSP RF Interface parameters
2018-08-30 10:22:57,826:DEBUG    3. Configure RF-IC
2018-08-30 10:22:57,832:DEBUG    3.1 if /usr/bin/ad9362_init_zen10Mhz.txt d 1825 u 1730 a 1 18 a 2 18 g 1 25 g 2 25 gpio 8
2018-08-30 10:22:57,834:DEBUG    Setting affinity to 0x1
2018-08-30 10:22:57,835:DEBUG    CVMX_SHARED: 0x120300000-0x120320000
2018-08-30 10:22:57,836:DEBUG    WARNING:
2018-08-30 10:22:57,842:DEBUG    Parameter checks are enabled. Expect some performance loss due to the extra checking
2018-08-30 10:22:57,842:DEBUG    WARNING:
2018-08-30 10:22:57,846:DEBUG    CSR address checks are enabled. Expect some performance loss due to the extra checking
2018-08-30 10:22:57,848:DEBUG    WARNING:
2018-08-30 10:22:57,851:DEBUG    POW state checks are enabled. Expect some performance loss due to the extra checking
2018-08-30 10:22:57,854:DEBUG    Active coremask = 0x1
2018-08-30 10:22:57,858:DEBUG    ****************************************
2018-08-30 10:22:57,859:DEBUG    RF Driver Main Menu, version 2015.07.15
2018-08-30 10:22:57,861:DEBUG    ****************************************
2018-08-30 10:22:57,864:DEBUG    0.SPI Device Select[spi]
2018-08-30 10:22:57,865:DEBUG    1.RFIC Soft Reset[rst]
2018-08-30 10:22:57,865:DEBUG    2.Init[i]
2018-08-30 10:22:57,868:DEBUG    3.Init with File[if]
2018-08-30 10:22:57,868:DEBUG    4.TX Freq[d]
2018-08-30 10:22:57,871:DEBUG    5.RX Freq[u]
2018-08-30 10:22:57,872:DEBUG    6.RX Gain Select[g]
2018-08-30 10:22:57,874:DEBUG    7.TX Attenuator Select[a]
2018-08-30 10:22:57,875:DEBUG    8.TX Power Select[t]
2018-08-30 10:22:57,877:DEBUG    9.RSSI Measure[s]
2018-08-30 10:22:57,878:DEBUG    10.GPIO Set[gpio]
2018-08-30 10:22:57,880:DEBUG    11.DAC Clock Control[dac,dax]
2018-08-30 10:22:57,881:DEBUG    12.PWM Clock Control[pwm]
2018-08-30 10:22:57,882:DEBUG    13.SPI read[r]
2018-08-30 10:22:57,884:DEBUG    14.SPI write[w]
2018-08-30 10:22:57,884:DEBUG    15.Cal TX Power[T]
2018-08-30 10:22:57,887:DEBUG    16.Cal RX RSSI[S]
2018-08-30 10:22:57,888:DEBUG    17.Cal Ref Clock[C]
2018-08-30 10:22:57,891:DEBUG    18.RF EEPROM Control[e]
2018-08-30 10:22:57,891:DEBUG    19.BB EEPROM Control[be]
2018-08-30 10:22:57,894:DEBUG    20.Temp Sensor read[mr,mb,mc]
2018-08-30 10:22:57,895:DEBUG    21.Temp Compensation[tp,td,tx]
2018-08-30 10:22:57,898:DEBUG    22.Dump registers to reg_dump.txt[dr]
2018-08-30 10:22:57,900:DEBUG    23.Read Attenuation & Gain[rag]
2018-08-30 10:22:57,901:DEBUG    24.Quit[q]
2018-08-30 10:22:57,904:DEBUG    Select the Option:Enter the Filename Path:RFIC GPIO Reset Performed
2018-08-30 10:22:57,907:DEBUG    RFIC Initialization
2018-08-30 10:22:57,907:DEBUG    TIA calibration
2018-08-30 10:22:57,908:DEBUG    ADI calibration
2018-08-30 10:22:57,911:DEBUG    ****************************************
2018-08-30 10:22:57,914:DEBUG    RF Driver Main Menu, version 2015.07.15
2018-08-30 10:22:57,915:DEBUG    ****************************************
2018-08-30 10:22:57,917:DEBUG    0.SPI Device Select[spi]
2018-08-30 10:22:57,918:DEBUG    1.RFIC Soft Reset[rst]
2018-08-30 10:22:57,921:DEBUG    2.Init[i]
2018-08-30 10:22:57,923:DEBUG    3.Init with File[if]
2018-08-30 10:22:57,924:DEBUG    4.TX Freq[d]
2018-08-30 10:22:57,924:DEBUG    5.RX Freq[u]
2018-08-30 10:22:57,926:DEBUG    6.RX Gain Select[g]
2018-08-30 10:22:57,927:DEBUG    7.TX Attenuator Select[a]
2018-08-30 10:22:57,928:DEBUG    8.TX Power Select[t]
2018-08-30 10:22:57,930:DEBUG    9.RSSI Measure[s]
2018-08-30 10:22:57,931:DEBUG    10.GPIO Set[gpio]
2018-08-30 10:22:57,934:DEBUG    11.DAC Clock Control[dac,dax]
2018-08-30 10:22:57,934:DEBUG    12.PWM Clock Control[pwm]
2018-08-30 10:22:57,937:DEBUG    13.SPI read[r]
2018-08-30 10:22:57,940:DEBUG    14.SPI write[w]
2018-08-30 10:22:57,941:DEBUG    15.Cal TX Power[T]
2018-08-30 10:22:57,943:DEBUG    16.Cal RX RSSI[S]
2018-08-30 10:22:57,944:DEBUG    17.Cal Ref Clock[C]
2018-08-30 10:22:57,946:DEBUG    18.RF EEPROM Control[e]
2018-08-30 10:22:57,947:DEBUG    19.BB EEPROM Control[be]
2018-08-30 10:22:57,948:DEBUG    20.Temp Sensor read[mr,mb,mc]
2018-08-30 10:22:57,950:DEBUG    21.Temp Compensation[tp,td,tx]
2018-08-30 10:22:57,953:DEBUG    22.Dump registers to reg_dump.txt[dr]
2018-08-30 10:22:57,957:DEBUG    23.Read Attenuation & Gain[rag]
2018-08-30 10:22:57,957:DEBUG    24.Quit[q]
2018-08-30 10:22:57,961:DEBUG    Select the Option:Enter the TX frequency in MHz:Tx Frequency Set is Success
2018-08-30 10:22:57,963:DEBUG    ****************************************
2018-08-30 10:22:57,966:DEBUG    RF Driver Main Menu, version 2015.07.15
2018-08-30 10:22:57,967:DEBUG    ****************************************
2018-08-30 10:22:57,970:DEBUG    0.SPI Device Select[spi]
2018-08-30 10:22:57,971:DEBUG    1.RFIC Soft Reset[rst]
2018-08-30 10:22:57,973:DEBUG    2.Init[i]
2018-08-30 10:22:57,974:DEBUG    3.Init with File[if]
2018-08-30 10:22:57,976:DEBUG    4.TX Freq[d]
2018-08-30 10:22:57,976:DEBUG    5.RX Freq[u]
2018-08-30 10:22:57,979:DEBUG    6.RX Gain Select[g]
2018-08-30 10:22:57,980:DEBUG    7.TX Attenuator Select[a]
2018-08-30 10:22:57,982:DEBUG    8.TX Power Select[t]
2018-08-30 10:22:57,983:DEBUG    9.RSSI Measure[s]
2018-08-30 10:22:57,983:DEBUG    10.GPIO Set[gpio]
2018-08-30 10:22:57,986:DEBUG    11.DAC Clock Control[dac,dax]
2018-08-30 10:22:57,989:DEBUG    12.PWM Clock Control[pwm]
2018-08-30 10:22:57,990:DEBUG    13.SPI read[r]
2018-08-30 10:22:57,992:DEBUG    14.SPI write[w]
2018-08-30 10:22:57,993:DEBUG    15.Cal TX Power[T]
2018-08-30 10:22:57,993:DEBUG    16.Cal RX RSSI[S]
2018-08-30 10:22:57,994:DEBUG    17.Cal Ref Clock[C]
2018-08-30 10:22:57,996:DEBUG    18.RF EEPROM Control[e]
2018-08-30 10:22:57,997:DEBUG    19.BB EEPROM Control[be]
2018-08-30 10:22:58,000:DEBUG    20.Temp Sensor read[mr,mb,mc]
2018-08-30 10:22:58,002:DEBUG    21.Temp Compensation[tp,td,tx]
2018-08-30 10:22:58,005:DEBUG    22.Dump registers to reg_dump.txt[dr]
2018-08-30 10:22:58,007:DEBUG    23.Read Attenuation & Gain[rag]
2018-08-30 10:22:58,009:DEBUG    24.Quit[q]
2018-08-30 10:22:58,013:DEBUG    Select the Option:Enter the RX frequency in MHz:Rx Frequency Set is Success
2018-08-30 10:22:58,016:DEBUG    ****************************************
2018-08-30 10:22:58,017:DEBUG    RF Driver Main Menu, version 2015.07.15
2018-08-30 10:22:58,020:DEBUG    ****************************************
2018-08-30 10:22:58,023:DEBUG    0.SPI Device Select[spi]
2018-08-30 10:22:58,025:DEBUG    1.RFIC Soft Reset[rst]
2018-08-30 10:22:58,026:DEBUG    2.Init[i]
2018-08-30 10:22:58,026:DEBUG    3.Init with File[if]
2018-08-30 10:22:58,028:DEBUG    4.TX Freq[d]
2018-08-30 10:22:58,029:DEBUG    5.RX Freq[u]
2018-08-30 10:22:58,030:DEBUG    6.RX Gain Select[g]
2018-08-30 10:22:58,032:DEBUG    7.TX Attenuator Select[a]
2018-08-30 10:22:58,033:DEBUG    8.TX Power Select[t]
2018-08-30 10:22:58,035:DEBUG    9.RSSI Measure[s]
2018-08-30 10:22:58,036:DEBUG    10.GPIO Set[gpio]
2018-08-30 10:22:58,039:DEBUG    11.DAC Clock Control[dac,dax]
2018-08-30 10:22:58,040:DEBUG    12.PWM Clock Control[pwm]
2018-08-30 10:22:58,042:DEBUG    13.SPI read[r]
2018-08-30 10:22:58,043:DEBUG    14.SPI write[w]
2018-08-30 10:22:58,045:DEBUG    15.Cal TX Power[T]
2018-08-30 10:22:58,046:DEBUG    16.Cal RX RSSI[S]
2018-08-30 10:22:58,046:DEBUG    17.Cal Ref Clock[C]
2018-08-30 10:22:58,049:DEBUG    18.RF EEPROM Control[e]
2018-08-30 10:22:58,049:DEBUG    19.BB EEPROM Control[be]
2018-08-30 10:22:58,052:DEBUG    20.Temp Sensor read[mr,mb,mc]
2018-08-30 10:22:58,055:DEBUG    21.Temp Compensation[tp,td,tx]
2018-08-30 10:22:58,059:DEBUG    22.Dump registers to reg_dump.txt[dr]
2018-08-30 10:22:58,061:DEBUG    23.Read Attenuation & Gain[rag]
2018-08-30 10:22:58,062:DEBUG    24.Quit[q]
2018-08-30 10:22:58,065:DEBUG    Select the Option:Select Antenna port [1 or 2]:Current attenuation is 30
2018-08-30 10:22:58,066:DEBUG    Input attenuation [5 to 40 dB]:
2018-08-30 10:22:58,071:DEBUG    ****************************************
2018-08-30 10:22:58,124:DEBUG    RF Driver Main Menu, v
2018-08-30 10:22:58,171:DEBUG    ersion 2015.07.15
2018-08-30 10:22:58,176:DEBUG    ****************************************
2018-08-30 10:22:58,177:DEBUG    0.SPI Device Select[spi]
2018-08-30 10:22:58,178:DEBUG    1.RFIC Soft Reset[rst]
2018-08-30 10:22:58,180:DEBUG    2.Init[i]
2018-08-30 10:22:58,181:DEBUG    3.Init with File[if]
2018-08-30 10:22:58,183:DEBUG    4.TX Freq[d]
2018-08-30 10:22:58,184:DEBUG    5.RX Freq[u]
2018-08-30 10:22:58,184:DEBUG    6.RX Gain Select[g]
2018-08-30 10:22:58,187:DEBUG    7.TX Attenuator Select[a]
2018-08-30 10:22:58,190:DEBUG    8.TX Power Select[t]
2018-08-30 10:22:58,190:DEBUG    9.RSSI Measure[s]
2018-08-30 10:22:58,193:DEBUG    10.GPIO Set[gpio]
2018-08-30 10:22:58,194:DEBUG    11.DAC Clock Control[dac,dax]
2018-08-30 10:22:58,197:DEBUG    12.PWM Clock Control[pwm]
2018-08-30 10:22:58,197:DEBUG    13.SPI read[r]
2018-08-30 10:22:58,198:DEBUG    14.SPI write[w]
2018-08-30 10:22:58,200:DEBUG    15.Cal TX Power[T]
2018-08-30 10:22:58,201:DEBUG    16.Cal RX RSSI[S]
2018-08-30 10:22:58,203:DEBUG    17.Cal Ref Clock[C]
2018-08-30 10:22:58,207:DEBUG    18.RF EEPROM Control[e]
2018-08-30 10:22:58,207:DEBUG    19.BB EEPROM Control[be]
2018-08-30 10:22:58,210:DEBUG    20.Temp Sensor read[mr,mb,mc]
2018-08-30 10:22:58,213:DEBUG    21.Temp Compensation[tp,td,tx]
2018-08-30 10:22:58,214:DEBUG    22.Dump registers to reg_dump.txt[dr]
2018-08-30 10:22:58,217:DEBUG    23.Read Attenuation & Gain[rag]
2018-08-30 10:22:58,217:DEBUG    24.Quit[q]
2018-08-30 10:22:58,223:DEBUG    Select the Option:Select Antenna port [1 or 2]:Current attenuation is 30
2018-08-30 10:22:58,226:DEBUG    Input attenuation [5 to 40 dB]:
2018-08-30 10:22:58,227:DEBUG    ****************************************
2018-08-30 10:22:58,230:DEBUG    RF Driver Main Menu, version 2015.07.15
2018-08-30 10:22:58,233:DEBUG    ****************************************
2018-08-30 10:22:58,234:DEBUG    0.SPI Device Select[spi]
2018-08-30 10:22:58,236:DEBUG    1.RFIC Soft Reset[rst]
2018-08-30 10:22:58,237:DEBUG    2.Init[i]
2018-08-30 10:22:58,240:DEBUG    3.Init with File[if]
2018-08-30 10:22:58,242:DEBUG    4.TX Freq[d]
2018-08-30 10:22:58,243:DEBUG    5.RX Freq[u]
2018-08-30 10:22:58,243:DEBUG    6.RX Gain Select[g]
2018-08-30 10:22:58,246:DEBUG    7.TX Attenuator Select[a]
2018-08-30 10:22:58,246:DEBUG    8.TX Power Select[t]
2018-08-30 10:22:58,249:DEBUG    9.RSSI Measure[s]
2018-08-30 10:22:58,250:DEBUG    10.GPIO Set[gpio]
2018-08-30 10:22:58,252:DEBUG    11.DAC Clock Control[dac,dax]
2018-08-30 10:22:58,253:DEBUG    12.PWM Clock Control[pwm]
2018-08-30 10:22:58,256:DEBUG    13.SPI read[r]
2018-08-30 10:22:58,256:DEBUG    14.SPI write[w]
2018-08-30 10:22:58,259:DEBUG    15.Cal TX Power[T]
2018-08-30 10:22:58,259:DEBUG    16.Cal RX RSSI[S]
2018-08-30 10:22:58,260:DEBUG    17.Cal Ref Clock[C]
2018-08-30 10:22:58,263:DEBUG    18.RF EEPROM Control[e]
2018-08-30 10:22:58,265:DEBUG    19.BB EEPROM Control[be]
2018-08-30 10:22:58,266:DEBUG    20.Temp Sensor read[mr,mb,mc]
2018-08-30 10:22:58,269:DEBUG    21.Temp Compensation[tp,td,tx]
2018-08-30 10:22:58,273:DEBUG    22.Dump registers to reg_dump.txt[dr]
2018-08-30 10:22:58,275:DEBUG    23.Read Attenuation & Gain[rag]
2018-08-30 10:22:58,276:DEBUG    24.Quit[q]
2018-08-30 10:22:58,279:DEBUG    Select the Option:Select Antenna[1 or 2]:Current gain is 55
2018-08-30 10:22:58,283:DEBUG    The Antenna 1 gain in dB [5 dB]to[60 dB]:Rx Gain for Antenna 1 is set
2018-08-30 10:22:58,286:DEBUG    ****************************************
2018-08-30 10:22:58,289:DEBUG    RF Driver Main Menu, version 2015.07.15
2018-08-30 10:22:58,292:DEBUG    ****************************************
2018-08-30 10:22:58,293:DEBUG    0.SPI Device Select[spi]
2018-08-30 10:22:58,296:DEBUG    1.RFIC Soft Reset[rst]
2018-08-30 10:22:58,296:DEBUG    2.Init[i]
2018-08-30 10:22:58,298:DEBUG    3.Init with File[if]
2018-08-30 10:22:58,299:DEBUG    4.TX Freq[d]
2018-08-30 10:22:58,301:DEBUG    5.RX Freq[u]
2018-08-30 10:22:58,302:DEBUG    6.RX Gain Select[g]
2018-08-30 10:22:58,305:DEBUG    7.TX Attenuator Select[a]
2018-08-30 10:22:58,306:DEBUG    8.TX Power Select[t]
2018-08-30 10:22:58,308:DEBUG    9.RSSI Measure[s]
2018-08-30 10:22:58,309:DEBUG    10.GPIO Set[gpio]
2018-08-30 10:22:58,312:DEBUG    11.DAC Clock Control[dac,dax]
2018-08-30 10:22:58,312:DEBUG    12.PWM Clock Control[pwm]
2018-08-30 10:22:58,315:DEBUG    13.SPI read[r]
2018-08-30 10:22:58,315:DEBUG    14.SPI write[w]
2018-08-30 10:22:58,316:DEBUG    15.Cal TX Power[T]
2018-08-30 10:22:58,319:DEBUG    16.Cal RX RSSI[S]
2018-08-30 10:22:58,321:DEBUG    17.Cal Ref Clock[C]
2018-08-30 10:22:58,323:DEBUG    18.RF EEPROM Control[e]
2018-08-30 10:22:58,325:DEBUG    19.BB EEPROM Control[be]
2018-08-30 10:22:58,328:DEBUG    20.Temp Sensor read[mr,mb,mc]
2018-08-30 10:22:58,329:DEBUG    21.Temp Compensation[tp,td,tx]
2018-08-30 10:22:58,332:DEBUG    22.Dump registers to reg_dump.txt[dr]
2018-08-30 10:22:58,334:DEBUG    23.Read Attenuation & Gain[rag]
2018-08-30 10:22:58,335:DEBUG    24.Quit[q]
2018-08-30 10:22:58,339:DEBUG    Select the Option:Select Antenna[1 or 2]:Current gain is 55
2018-08-30 10:22:58,345:DEBUG    The Antenna 2 gain in dB [5 dB]to[60 dB]:Rx Gain for Antenna 2 is set
2018-08-30 10:22:58,346:DEBUG    ****************************************
2018-08-30 10:22:58,348:DEBUG    RF Driver Main Menu, version 2015.07.15
2018-08-30 10:22:58,351:DEBUG    ****************************************
2018-08-30 10:22:58,355:DEBUG    0.SPI Device Select[spi]
2018-08-30 10:22:58,357:DEBUG    1.RFIC Soft Reset[rst]
2018-08-30 10:22:58,358:DEBUG    2.Init[i]
2018-08-30 10:22:58,359:DEBUG    3.Init with File[if]
2018-08-30 10:22:58,361:DEBUG    4.TX Freq[d]
2018-08-30 10:22:58,361:DEBUG    5.RX Freq[u]
2018-08-30 10:22:58,362:DEBUG    6.RX Gain Select[g]
2018-08-30 10:22:58,365:DEBUG    7.TX Attenuator Select[a]
2018-08-30 10:22:58,367:DEBUG    8.TX Power Select[t]
2018-08-30 10:22:58,368:DEBUG    9.RSSI Measure[s]
2018-08-30 10:22:58,368:DEBUG    10.GPIO Set[gpio]
2018-08-30 10:22:58,371:DEBUG    11.DAC Clock Control[dac,dax]
2018-08-30 10:22:58,374:DEBUG    12.PWM Clock Control[pwm]
2018-08-30 10:22:58,375:DEBUG    13.SPI read[r]
2018-08-30 10:22:58,377:DEBUG    14.SPI write[w]
2018-08-30 10:22:58,378:DEBUG    15.Cal TX Power[T]
2018-08-30 10:22:58,378:DEBUG    16.Cal RX RSSI[S]
2018-08-30 10:22:58,381:DEBUG    17.Cal Ref Clock[C]
2018-08-30 10:22:58,381:DEBUG    18.RF EEPROM Control[e]
2018-08-30 10:22:58,384:DEBUG    19.BB EEPROM Control[be]
2018-08-30 10:22:58,385:DEBUG    20.Temp Sensor read[mr,mb,mc]
2018-08-30 10:22:58,388:DEBUG    21.Temp Compensation[tp,td,tx]
2018-08-30 10:22:58,391:DEBUG    22.Dump registers to reg_dump.txt[dr]
2018-08-30 10:22:58,394:DEBUG    23.Read Attenuation & Gain[rag]
2018-08-30 10:22:58,394:DEBUG    24.Quit[q]
2018-08-30 10:22:58,397:DEBUG    Select the Option:GPIO value in Hex:
2018-08-30 10:22:58,400:DEBUG    ****************************************
2018-08-30 10:22:58,401:DEBUG    RF Driver Main Menu, version 2015.07.15
2018-08-30 10:22:58,405:DEBUG    ****************************************
2018-08-30 10:22:58,407:DEBUG    0.SPI Device Select[spi]
2018-08-30 10:22:58,410:DEBUG    1.RFIC Soft Reset[rst]
2018-08-30 10:22:58,411:DEBUG    2.Init[i]
2018-08-30 10:22:58,411:DEBUG    3.Init with File[if]
2018-08-30 10:22:58,413:DEBUG    4.TX Freq[d]
2018-08-30 10:22:58,414:DEBUG    5.RX Freq[u]
2018-08-30 10:22:58,415:DEBUG    6.RX Gain Select[g]
2018-08-30 10:22:58,417:DEBUG    7.TX Attenuator Select[a]
2018-08-30 10:22:58,420:DEBUG    8.TX Power Select[t]
2018-08-30 10:22:58,421:DEBUG    9.RSSI Measure[s]
2018-08-30 10:22:58,423:DEBUG    10.GPIO Set[gpio]
2018-08-30 10:22:58,424:DEBUG    11.DAC Clock Control[dac,dax]
2018-08-30 10:22:58,427:DEBUG    12.PWM Clock Control[pwm]
2018-08-30 10:22:58,427:DEBUG    13.SPI read[r]
2018-08-30 10:22:58,428:DEBUG    14.SPI write[w]
2018-08-30 10:22:58,430:DEBUG    15.Cal TX Power[T]
2018-08-30 10:22:58,431:DEBUG    16.Cal RX RSSI[S]
2018-08-30 10:22:58,433:DEBUG    17.Cal Ref Clock[C]
2018-08-30 10:22:58,434:DEBUG    18.RF EEPROM Control[e]
2018-08-30 10:22:58,437:DEBUG    19.BB EEPROM Control[be]
2018-08-30 10:22:58,440:DEBUG    20.Temp Sensor read[mr,mb,mc]
2018-08-30 10:22:58,443:DEBUG    21.Temp Compensation[tp,td,tx]
2018-08-30 10:22:58,444:DEBUG    22.Dump registers to reg_dump.txt[dr]
2018-08-30 10:22:58,447:DEBUG    23.Read Attenuation & Gain[rag]
2018-08-30 10:22:58,447:DEBUG    24.Quit[q]
2018-08-30 10:22:58,450:DEBUG    Select the Option:RF Module Driver Exited
2018-08-30 10:22:58,950:DEBUG    4. Configure PTP Module:0x208d555555
2018-08-30 10:23:00,006:DEBUG    DSP_RX0_DMEM.data
2018-08-30 10:23:00,099:DEBUG    DSP_RX0_IMEM.data
2018-08-30 10:23:00,181:DEBUG    DSP_RX0_SMEM.data
2018-08-30 10:23:00,278:DEBUG    DSP_RX1_DMEM.data
2018-08-30 10:23:00,374:DEBUG    DSP_RX1_IMEM.data
2018-08-30 10:23:00,440:DEBUG    DSP_RX1_SMEM.data
2018-08-30 10:23:00,533:DEBUG    DSP_TX_DMEM.data
2018-08-30 10:23:00,615:DEBUG    DSP_TX_IMEM.data
2018-08-30 10:23:00,694:DEBUG    DSP_TX_SMEM.data
2018-08-30 10:23:00,855:DEBUG    6. Get PLTD Test Vector:
2018-08-30 10:23:00,857:DEBUG    TV/
2018-08-30 10:23:01,198:DEBUG    TV/DL/
2018-08-30 10:23:01,200:DEBUG    TV/DL/SOC_tc0001/
2018-08-30 10:23:01,204:DEBUG    TV/DL/SOC_tc0001/Configuration_data/
2018-08-30 10:23:01,210:DEBUG    TV/DL/SOC_tc0001/Configuration_data/LTE_Femto_DlSysInfo.csv
2018-08-30 10:23:01,213:DEBUG    TV/DL/SOC_tc0001/Configuration_data/SocPhichdata.txt
2018-08-30 10:23:01,219:DEBUG    TV/DL/SOC_tc0001/Configuration_data/LTE_Femto_DlFixedSysInfo.csv
2018-08-30 10:23:01,223:DEBUG    TV/DL/SOC_tc0001/Configuration_data/systemInfo.csv
2018-08-30 10:23:01,226:DEBUG    TV/DL/SOC_tc0001/Configuration_data/HARQInfo.csv
2018-08-30 10:23:01,230:DEBUG    TV/DL/SOC_tc0001/Configuration_data/phichdata.txt
2018-08-30 10:23:01,233:DEBUG    TV/DL/SOC_tc0001/Configuration_data/siminfo.csv
2018-08-30 10:23:01,239:DEBUG    TV/DL/SOC_tc0001/Configuration_data/pbchdata.txt
2018-08-30 10:23:01,243:DEBUG    TV/DL/SOC_tc0001/Configuration_data/Sys_DL_TTI_conf.csv
2018-08-30 10:23:01,246:DEBUG    TV/DL/SOC_tc0001/Configuration_data/dlConfigInfo.csv
2018-08-30 10:23:01,250:DEBUG    TV/DL/SOC_tc0001/Testvectors/
2018-08-30 10:23:01,255:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/
2018-08-30 10:23:01,259:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI8_PdschCtrl.dat
2018-08-30 10:23:01,263:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI8_UlTpcGrant.dat
2018-08-30 10:23:01,267:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI4_CtrlNumData.dat
2018-08-30 10:23:01,273:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI0_CtrlNumData.dat
2018-08-30 10:23:01,276:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI3_CtrlNumData.dat
2018-08-30 10:23:01,280:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI3_UlTpcGrant.dat
2018-08-30 10:23:01,285:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI0_PdschCtrl.dat
2018-08-30 10:23:01,290:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI6_DlRachGrant.dat
2018-08-30 10:23:01,293:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI0_UlTpcGrant.dat
2018-08-30 10:23:01,298:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI1_CtrlNumData.dat
2018-08-30 10:23:01,302:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI5_PdschCtrl.dat
2018-08-30 10:23:01,306:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI5_UlTpcGrant.dat
2018-08-30 10:23:01,311:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI4_UlTpcGrant.dat
2018-08-30 10:23:01,313:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI2_PdschCtrl.dat
2018-08-30 10:23:01,318:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI7_PhichData.dat
2018-08-30 10:23:01,322:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI7_PdschCtrl.dat
2018-08-30 10:23:01,326:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI3_DlRachGrant.dat
2018-08-30 10:23:01,329:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI1_UlTpcGrant.dat
2018-08-30 10:23:01,334:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI4_PdschCtrl.dat
2018-08-30 10:23:01,338:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI5_DlRachGrant.dat
2018-08-30 10:23:01,342:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI4_DlRachGrant.dat
2018-08-30 10:23:01,345:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI9_CtrlNumData.dat
2018-08-30 10:23:01,348:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI2_CtrlNumData.dat
2018-08-30 10:23:01,354:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI6_PdschCtrl.dat
2018-08-30 10:23:01,358:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI3_PhichData.dat
2018-08-30 10:23:01,361:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI7_UlTpcGrant.dat
2018-08-30 10:23:01,365:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI6_CtrlNumData.dat
2018-08-30 10:23:01,368:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI9_PhichData.dat
2018-08-30 10:23:01,372:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI9_DlRachGrant.dat
2018-08-30 10:23:01,377:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI8_PhichData.dat
2018-08-30 10:23:01,381:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI2_PhichData.dat
2018-08-30 10:23:01,384:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI8_CtrlNumData.dat
2018-08-30 10:23:01,388:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI9_UlTpcGrant.dat
2018-08-30 10:23:01,392:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI2_UlTpcGrant.dat
2018-08-30 10:23:01,395:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI7_CtrlNumData.dat
2018-08-30 10:23:01,398:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SysSet.dat
2018-08-30 10:23:01,403:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI0_PhichData.dat
2018-08-30 10:23:01,407:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI1_PhichData.dat
2018-08-30 10:23:01,411:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI6_UlTpcGrant.dat
2018-08-30 10:23:01,414:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI8_DlRachGrant.dat
2018-08-30 10:23:01,417:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI5_CtrlNumData.dat
2018-08-30 10:23:01,423:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI2_DlRachGrant.dat
2018-08-30 10:23:01,426:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI1_DlRachGrant.dat
2018-08-30 10:23:01,430:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI3_PdschCtrl.dat
2018-08-30 10:23:01,433:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI9_PdschCtrl.dat
2018-08-30 10:23:01,437:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI5_PhichData.dat
2018-08-30 10:23:01,441:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI0_DlRachGrant.dat
2018-08-30 10:23:01,444:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI4_PhichData.dat
2018-08-30 10:23:01,448:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI6_PhichData.dat
2018-08-30 10:23:01,453:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI7_DlRachGrant.dat
2018-08-30 10:23:01,457:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI1_PdschCtrl.dat
2018-08-30 10:23:01,460:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/PhyCtrl.dat
2018-08-30 10:23:01,461:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/
2018-08-30 10:23:01,512:DEBUG    TV/DL
2018-08-30 10:23:01,546:DEBUG    /SOC_tc0001/Testvectors/PLT/plt_ifft_in_IQswap_sfn0_tti8_ant0.dat
2018-08-30 10:23:01,552:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_rfSample_frame0_tti7_ant0.dat
2018-08-30 10:23:01,555:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pdsch0_2.dat
2018-08-30 10:23:01,559:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_rfSample_frame0_tti9_ant0.dat
2018-08-30 10:23:01,563:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_ifft_in_IQswap_sfn0_tti9_ant0.dat
2018-08-30 10:23:01,566:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_rfSample_frame0_tti0_ant0.dat
2018-08-30 10:23:01,572:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_ifft_in_IQswap_sfn0_tti7_ant0.dat
2018-08-30 10:23:01,575:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pdcch_9.dat
2018-08-30 10:23:01,578:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pdsch0_6.dat
2018-08-30 10:23:01,585:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/RFIF_rfSample_frame0_tti9_ant0.dat
2018-08-30 10:23:01,594:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_ifft_in_sfn0_tti4_ant0.dat
2018-08-30 10:23:01,596:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pcfich_3.dat
2018-08-30 10:23:01,599:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pcfich_9.dat
2018-08-30 10:23:01,605:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pdcch_8.dat
2018-08-30 10:23:01,608:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_phich_6.dat
2018-08-30 10:23:01,614:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pcfich_5.dat
2018-08-30 10:23:01,621:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_ifft_in_IQswap_sfn0_tti3_ant0.dat
2018-08-30 10:23:01,627:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_rfSample_frame0_tti1_ant0.dat
2018-08-30 10:23:01,631:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/RFIF_rfSample_frame0_tti8_ant0.dat
2018-08-30 10:23:01,638:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pdcch_2.dat
2018-08-30 10:23:01,642:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_rfSample_frame0_tti6_ant0.dat
2018-08-30 10:23:01,648:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_ifft_in_IQswap_sfn0_tti2_ant0.dat
2018-08-30 10:23:01,654:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pdcch_6.dat
2018-08-30 10:23:01,660:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_ifft_in_sfn0_tti8_ant0.dat
2018-08-30 10:23:01,664:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pdcch_3.dat
2018-08-30 10:23:01,668:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_phich_8.dat
2018-08-30 10:23:01,674:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_ifft_in_sfn0_tti0_ant0.dat
2018-08-30 10:23:01,680:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_ifft_in_IQswap_sfn0_tti1_ant0.dat
2018-08-30 10:23:01,684:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pcfich_0.dat
2018-08-30 10:23:01,690:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pdsch0_4.dat
2018-08-30 10:23:01,694:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pdcch_5.dat
2018-08-30 10:23:01,700:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_ifft_in_IQswap_sfn0_tti5_ant0.dat
2018-08-30 10:23:01,707:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_phich_3.dat
2018-08-30 10:23:01,711:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_ifft_in_sfn0_tti7_ant0.dat
2018-08-30 10:23:01,714:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_ifft_in_sfn0_tti2_ant0.dat
2018-08-30 10:23:01,720:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pdsch0_8.dat
2018-08-30 10:23:01,724:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_rfSample_frame0_tti4_ant0.dat
2018-08-30 10:23:01,729:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_rfSample_frame0_tti8_ant0.dat
2018-08-30 10:23:01,732:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pcfich_4.dat
2018-08-30 10:23:01,736:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pdsch0_3.dat
2018-08-30 10:23:01,740:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_phich_2.dat
2018-08-30 10:23:01,743:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pdsch0_0.dat
2018-08-30 10:23:01,746:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pdcch_4.dat
2018-08-30 10:23:01,750:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_rfSample_frame0_tti2_ant0.dat
2018-08-30 10:23:01,753:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pcfich_8.dat
2018-08-30 10:23:01,759:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_ifft_in_IQswap_sfn0_tti4_ant0.dat
2018-08-30 10:23:01,762:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pdsch0_1.dat
2018-08-30 10:23:01,766:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_ifft_in_sfn0_tti9_ant0.dat
2018-08-30 10:23:01,769:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pdsch0_9.dat
2018-08-30 10:23:01,775:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_ifft_in_sfn0_tti3_ant0.dat
2018-08-30 10:23:01,779:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_rfSample_frame0_tti3_ant0.dat
2018-08-30 10:23:01,782:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pdsch0_5.dat
2018-08-30 10:23:01,786:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_phich_5.dat
2018-08-30 10:23:01,790:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_rfSample_frame0_tti5_ant0.dat
2018-08-30 10:23:01,795:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_ifft_in_IQswap_sfn0_tti0_ant0.dat
2018-08-30 10:23:01,798:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pcfich_1.dat
2018-08-30 10:23:01,801:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pdcch_0.dat
2018-08-30 10:23:01,805:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/RFIF_rfSample_frame0_tti2_ant0.dat
2018-08-30 10:23:01,809:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pdcch_1.dat
2018-08-30 10:23:01,812:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_phich_4.dat
2018-08-30 10:23:01,815:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/RFIF_rfSample_frame0_tti3_ant0.dat
2018-08-30 10:23:01,822:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/RFIF_rfSample_frame0_tti5_ant0.dat
2018-08-30 10:23:01,825:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_phich_1.dat
2018-08-30 10:23:01,828:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/RFIF_rfSample_frame0_tti7_ant0.dat
2018-08-30 10:23:01,881:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT
2018-08-30 10:23:01,891:DEBUG    /RFIF_rfSample_frame0_tti1_ant0.dat
2018-08-30 10:23:01,895:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_phich_7.dat
2018-08-30 10:23:01,901:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_ifft_in_sfn0_tti5_ant0.dat
2018-08-30 10:23:01,907:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pcfich_2.dat
2018-08-30 10:23:01,911:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pdsch0_7.dat
2018-08-30 10:23:01,917:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_ifft_in_sfn0_tti1_ant0.dat
2018-08-30 10:23:01,923:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pcfich_7.dat
2018-08-30 10:23:01,927:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pcfich_6.dat
2018-08-30 10:23:01,930:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_phich_9.dat
2018-08-30 10:23:01,937:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_phich_0.dat
2018-08-30 10:23:01,943:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/RFIF_rfSample_frame0_tti6_ant0.dat
2018-08-30 10:23:01,947:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/RFIF_rfSample_frame0_tti4_ant0.dat
2018-08-30 10:23:01,954:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_ifft_in_sfn0_tti6_ant0.dat
2018-08-30 10:23:01,960:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/RFIF_rfSample_frame0_tti0_ant0.dat
2018-08-30 10:23:01,963:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pdcch_7.dat
2018-08-30 10:23:01,970:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pbch_0.dat
2018-08-30 10:23:01,974:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_ifft_in_IQswap_sfn0_tti6_ant0.dat
2018-08-30 10:23:01,977:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/
2018-08-30 10:23:01,980:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN04_PdschData1.dat
2018-08-30 10:23:01,984:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN02_PdschCtrl.dat
2018-08-30 10:23:01,990:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN00_PdschData0.dat
2018-08-30 10:23:01,993:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN06_PdschData1.dat
2018-08-30 10:23:01,996:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN00_PdschCtrl.dat
2018-08-30 10:23:02,000:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN07_PdschData1.dat
2018-08-30 10:23:02,005:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN09_PhichData.dat
2018-08-30 10:23:02,009:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN07_PdschCtrl.dat
2018-08-30 10:23:02,012:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN08_PdschData1.dat
2018-08-30 10:23:02,015:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN09_PdschData1.dat
2018-08-30 10:23:02,019:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN09_DlRachGrant.dat
2018-08-30 10:23:02,023:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN09_PdschCtrl.dat
2018-08-30 10:23:02,026:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN04_PcfichData.dat
2018-08-30 10:23:02,029:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN09_PbchData.dat
2018-08-30 10:23:02,032:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN09_PdschData0.dat
2018-08-30 10:23:02,038:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN06_PdschCtrl.dat
2018-08-30 10:23:02,042:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN07_PcfichData.dat
2018-08-30 10:23:02,045:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN03_PdschCtrl.dat
2018-08-30 10:23:02,048:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN06_PhichData.dat
2018-08-30 10:23:02,052:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN03_UlTpcGrant.dat
2018-08-30 10:23:02,056:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN04_PdschData0.dat
2018-08-30 10:23:02,059:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN06_UlTpcGrant.dat
2018-08-30 10:23:02,063:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN02_PdschData0.dat
2018-08-30 10:23:02,066:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN04_PhichData.dat
2018-08-30 10:23:02,072:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN07_PbchData.dat
2018-08-30 10:23:02,075:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN02_PcfichData.dat
2018-08-30 10:23:02,078:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN07_UlTpcGrant.dat
2018-08-30 10:23:02,082:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN08_PdschData0.dat
2018-08-30 10:23:02,086:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN06_DlRachGrant.dat
2018-08-30 10:23:02,091:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN03_PdschData1.dat
2018-08-30 10:23:02,094:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN08_UlTpcGrant.dat
2018-08-30 10:23:02,098:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN09_PcfichData.dat
2018-08-30 10:23:02,101:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN08_PhichData.dat
2018-08-30 10:23:02,105:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN03_DlRachGrant.dat
2018-08-30 10:23:02,109:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN01_PdschData0.dat
2018-08-30 10:23:02,112:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/DrvCellConfig.dat
2018-08-30 10:23:02,115:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN00_UlTpcGrant.dat
2018-08-30 10:23:02,121:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN02_PhichData.dat
2018-08-30 10:23:02,125:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN05_PdschCtrl.dat
2018-08-30 10:23:02,128:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN00_DlRachGrant.dat
2018-08-30 10:23:02,131:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN00_PdschData1.dat
2018-08-30 10:23:02,135:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN01_UlTpcGrant.dat
2018-08-30 10:23:02,141:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN01_PdschCtrl.dat
2018-08-30 10:23:02,144:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN01_PdschData1.dat
2018-08-30 10:23:02,147:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN08_PcfichData.dat
2018-08-30 10:23:02,151:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN05_PcfichData.dat
2018-08-30 10:23:02,155:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN05_UlTpcGrant.dat
2018-08-30 10:23:02,158:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN07_PdschData0.dat
2018-08-30 10:23:02,163:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN08_DlRachGrant.dat
2018-08-30 10:23:02,165:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN07_PhichData.dat
2018-08-30 10:23:02,170:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN00_PhichData.dat
2018-08-30 10:23:02,174:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN03_PhichData.dat
2018-08-30 10:23:02,177:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN00_PcfichData.dat
2018-08-30 10:23:02,180:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN06_PbchData.dat
2018-08-30 10:23:02,184:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN05_DlRachGrant.dat
2018-08-30 10:23:02,190:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN06_PdschData0.dat
2018-08-30 10:23:02,191:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN04_UlTpcGrant.dat
2018-08-30 10:23:02,197:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN07_DlRachGrant.dat
2018-08-30 10:23:02,200:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/DrvPhyCtrl.dat
2018-08-30 10:23:02,203:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN01_PbchData.dat
2018-08-30 10:23:02,207:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN02_PbchData.dat
2018-08-30 10:23:02,210:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN06_PcfichData.dat
2018-08-30 10:23:02,213:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN05_PbchData.dat
2018-08-30 10:23:02,217:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN02_DlRachGrant.dat
2018-08-30 10:23:02,221:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN05_PdschData1.dat
2018-08-30 10:23:02,226:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN01_PhichData.dat
2018-08-30 10:23:02,229:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN02_PdschData1.dat
2018-08-30 10:23:02,232:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN01_DlRachGrant.dat
2018-08-30 10:23:02,236:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN02_UlTpcGrant.dat
2018-08-30 10:23:02,240:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN09_UlTpcGrant.dat
2018-08-30 10:23:02,243:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN05_PdschData0.dat
2018-08-30 10:23:02,247:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN08_PdschCtrl.dat
2018-08-30 10:23:02,252:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN03_PdschData0.dat
2018-08-30 10:23:02,256:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN04_PbchData.dat
2018-08-30 10:23:02,259:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN04_PdschCtrl.dat
2018-08-30 10:23:02,263:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN03_PcfichData.dat
2018-08-30 10:23:02,266:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN00_PbchData.dat
2018-08-30 10:23:02,270:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN03_PbchData.dat
2018-08-30 10:23:02,275:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN04_DlRachGrant.dat
2018-08-30 10:23:02,278:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN05_PhichData.dat
2018-08-30 10:23:02,280:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN08_PbchData.dat
2018-08-30 10:23:02,285:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN01_PcfichData.dat
2018-08-30 10:23:02,286:DEBUG    TV/
2018-08-30 10:23:02,286:DEBUG    TV/UL/
2018-08-30 10:23:02,288:DEBUG    TV/UL/10m/
2018-08-30 10:23:02,289:DEBUG    TV/UL/10m/tc0901/
2018-08-30 10:23:02,292:DEBUG    TV/UL/10m/tc0901/ulBasebandSample_tti04.dat
2018-08-30 10:23:02,293:DEBUG    TV/UL/10m/tc0901/ulBasebandSample_tti07.dat
2018-08-30 10:23:02,296:DEBUG    TV/UL/10m/tc0901/UlDspSfData_tti04.dat
2018-08-30 10:23:02,299:DEBUG    TV/UL/10m/tc0901/ulBasebandSample_tti09.dat
2018-08-30 10:23:02,302:DEBUG    TV/UL/10m/tc0901/UlDspSfData_tti08.dat
2018-08-30 10:23:02,305:DEBUG    TV/UL/10m/tc0901/UlDspSfData_tti09.dat
2018-08-30 10:23:02,308:DEBUG    TV/UL/10m/tc0901/UlDspSfCtrl_tti04.dat
2018-08-30 10:23:02,311:DEBUG    TV/UL/10m/tc0901/UlDspSfData_tti03.dat
2018-08-30 10:23:02,312:DEBUG    TV/UL/10m/tc0901/ulBasebandSample_tti08.dat
2018-08-30 10:23:02,315:DEBUG    TV/UL/10m/tc0901/UlDspSfData_tti07.dat
2018-08-30 10:23:02,318:DEBUG    TV/UL/10m/tc0901/UlDspSfCtrl_tti09.dat
2018-08-30 10:23:02,322:DEBUG    TV/UL/10m/tc0901/ulBasebandSample_tti01.dat
2018-08-30 10:23:02,325:DEBUG    TV/UL/10m/tc0901/UlDspSfData_tti02.dat
2018-08-30 10:23:02,326:DEBUG    TV/UL/10m/tc0901/UlDspSfCtrl_tti00.dat
2018-08-30 10:23:02,329:DEBUG    TV/UL/10m/tc0901/ulBasebandSample_tti03.dat
2018-08-30 10:23:02,332:DEBUG    TV/UL/10m/tc0901/UlDspSfCtrl_tti06.dat
2018-08-30 10:23:02,334:DEBUG    TV/UL/10m/tc0901/UlDspCellSpecific.dat
2018-08-30 10:23:02,338:DEBUG    TV/UL/10m/tc0901/ulBasebandSample_tti05.dat
2018-08-30 10:23:02,341:DEBUG    TV/UL/10m/tc0901/ulBasebandSample_tti02.dat
2018-08-30 10:23:02,344:DEBUG    TV/UL/10m/tc0901/ulBasebandSample_tti00.dat
2018-08-30 10:23:02,384:DEBUG    TV/UL/10m/tc0901/UlDspSfData_tti00.dat
2018-08-30 10:23:02,387:DEBUG    TV/UL/10m/tc0901/UlDspSfCtrl_tti01.dat
2018-08-30 10:23:02,390:DEBUG    TV/UL/10m/tc0901/LsmUlDrvCellCfg.dat
2018-08-30 10:23:02,391:DEBUG    TV/UL/10m/tc0901/UlDspSfCtrl_tti07.dat
2018-08-30 10:23:02,394:DEBUG    TV/UL/10m/tc0901/UlDspSfCtrl_tti02.dat
2018-08-30 10:23:02,397:DEBUG    TV/UL/10m/tc0901/ulBasebandSample_tti06.dat
2018-08-30 10:23:02,440:DEBUG    TV/UL/10m/tc0901/LsmUlDrvSched.dat
2018-08-30 10:23:02,443:DEBUG    TV/UL/10m/tc0901/UlDspSfData_tti05.dat
2018-08-30 10:23:02,446:DEBUG    TV/UL/10m/tc0901/UlDspSfData_tti01.dat
2018-08-30 10:23:02,448:DEBUG    TV/UL/10m/tc0901/UlDspSfData_tti06.dat
2018-08-30 10:23:02,453:DEBUG    TV/UL/10m/tc0901/UlDspSfCtrl_tti08.dat
2018-08-30 10:23:02,456:DEBUG    TV/UL/10m/tc0901/UlDspSfCtrl_tti03.dat
2018-08-30 10:23:02,460:DEBUG    TV/UL/10m/tc0901/UlDspSfCtrl_tti05.dat
2018-08-30 10:23:03,430:DEBUG    7. Get PLTD Application :pltD
2018-08-30 10:23:04,769:DEBUG    9. Program DSP Image
2018-08-30 10:23:04,772:DEBUG    Setting affinity to 0x1
2018-08-30 10:23:04,775:DEBUG    CVMX_SHARED: 0x120250000-0x120280000
2018-08-30 10:23:04,776:DEBUG    Active coremask = 0x1
2018-08-30 10:23:04,780:DEBUG    ======================================================================
2018-08-30 10:23:04,786:DEBUG    Start CAZAC     Downloading!!!
2018-08-30 10:23:04,792:DEBUG    ======================================================================
2018-08-30 10:23:06,354:DEBUG    cazac table downloading is done
2018-08-30 10:23:06,369:DEBUG    calGrant table download is done
2018-08-30 10:23:07,206:DEBUG    ======================================================================
2018-08-30 10:23:07,210:DEBUG    Start DSP Image Downloading!!!
2018-08-30 10:23:07,213:DEBUG    ======================================================================
2018-08-30 10:23:07,217:DEBUG    Initialized.....OK!
2018-08-30 10:23:07,427:DEBUG    Load Image to IMEM....Complete!!
2018-08-30 10:23:07,430:DEBUG    Load Image to SMEM....Complete!!
2018-08-30 10:23:07,434:DEBUG    Load Image to DMEM....Complete!!
2018-08-30 10:23:07,443:DEBUG    SMEM downloading...OK!
2018-08-30 10:23:07,670:DEBUG    Load Image to IMEM....Complete!!
2018-08-30 10:23:07,701:DEBUG    Load Image to SMEM....Complete!!
2018-08-30 10:23:07,716:DEBUG    Load Image to DMEM....Complete!!
2018-08-30 10:23:07,730:DEBUG    SMEM downloading...OK!
2018-08-30 10:23:07,956:DEBUG    Load Image to IMEM....Complete!!
2018-08-30 10:23:07,973:DEBUG    Load Image to SMEM....Complete!!
2018-08-30 10:23:07,987:DEBUG    Load Image to DMEM....Complete!!
2018-08-30 10:23:08,003:DEBUG    SMEM downloading...OK!
2018-08-30 10:23:08,895:DEBUG    PP3:~CONSOLE->  Bootmem Allocation File Name: fapiInterfaceMgr.cpp  Function Name : sched_shm_alloc and Line No 403
2018-08-30 10:23:08,905:DEBUG    PP3:~CONSOLE-> [Control]SHM Create Successful :mpu8ShmSchedBase/mpu8CschedReqShmBase/mpu8CschedCnfShmBase
2018-08-30 10:23:08,908:DEBUG    PP3:~CONSOLE-> **************PLTD INIT DONE
2018-08-30 10:23:08,918:DEBUG    PP3:~CONSOLE->  Bootmem Allocation File Name: core2Stats.cpp  Function Name : intialiseCore2StatsShm and Line No 86
2018-08-30 10:23:08,927:DEBUG    PP3:~CONSOLE->  Bootmem Allocation File Name: core2Stats.cpp  Function Name : initialiseCavAlgoStatsShm and Line No 41
2018-08-30 10:23:08,937:DEBUG    PP3:~CONSOLE->  Bootmem Allocation File Name: core2Stats.cpp  Function Name : intialiseMlbStatsShm and Line No 113
2018-08-30 10:23:08,944:DEBUG    PP3:~CONSOLE->  Bootmem Allocation File Name: macMain.cpp  Function Name : mac_dma_alloc and Line No 1430
2018-08-30 10:23:08,953:DEBUG    PP3:~CONSOLE->  Bootmem Allocation File Name: macMain.cpp  Function Name : mac_dma_alloc and Line No 1459
2018-08-30 10:23:08,961:DEBUG    PP3:~CONSOLE->  Bootmem Allocation File Name: macMain.cpp  Function Name : mac_dma_alloc and Line No 1489
2018-08-30 10:23:08,973:DEBUG    PP3:~CONSOLE->  Bootmem Allocation File Name: macMain.cpp  Function Name : mac_dma_alloc and Line No 1519
2018-08-30 10:23:08,979:DEBUG    PP3:~CONSOLE->  Bootmem Allocation File Name: macMain.cpp  Function Name : mac_dma_alloc and Line No 1548
2018-08-30 10:23:08,986:DEBUG    PP3:~CONSOLE->  Bootmem Allocation File Name: macMain.cpp  Function Name : mac_dma_alloc and Line No 1576
2018-08-30 10:23:08,992:DEBUG    PP3:~CONSOLE->  Bootmem Allocation File Name: macMain.cpp  Function Name : mac_dma_alloc and Line No 1607
2018-08-30 10:23:08,993:DEBUG    PP3:~CONSOLE-> [Scheduler] Initialize Done
2018-08-30 10:23:09,000:DEBUG    PP3:~CONSOLE->  Bootmem Allocation File Name: macMain.cpp  Function Name : mac_oam_shm_alloc and Line No 1674
2018-08-30 10:23:09,007:DEBUG    PP3:~CONSOLE->  Bootmem Allocation File Name: macControl.cpp  Function Name : control_mem_init and Line No 100
2018-08-30 10:23:09,012:DEBUG    PP3:~CONSOLE-> [Control]SHM Create Successful : MAC_SHM_C0_C2
2018-08-30 10:23:09,019:DEBUG    PP3:~CONSOLE->  Bootmem Allocation File Name: macControl.cpp  Function Name : control_mem_init and Line No 133
2018-08-30 10:23:09,023:DEBUG    PP3:~CONSOLE-> [Control]SHM Create Successful : MAC_SHM_C2_C0
2018-08-30 10:23:09,029:DEBUG    PP3:~CONSOLE->  Bootmem Allocation File Name: core_analysis.cpp  Function Name : initaliseCoreAnalysisShm and Line No 38
2018-08-30 10:23:09,032:DEBUG    PP3:~CONSOLE-> SUCCESS: CoreCounterAnalysis: SHM alloc SUCCESS addr: 0xafbe30
2018-08-30 10:23:09,040:DEBUG    PP3:~CONSOLE->  Bootmem Allocation File Name: pltShmManager.cpp  Function Name : createSharedMemory and Line No 31
2018-08-30 10:23:10,621:DEBUG    [/usr/bin/bringup] Done setting dl PLTD mode.
2018-08-30 10:23:11,615:DEBUG    Setting up receive path for TIP board
2018-08-30 10:23:11,667:DEBUG    Setting aff
2018-08-30 10:23:11,869:DEBUG    inity to 0x1
2018-08-30 10:23:11,872:DEBUG    CVMX_SHARED: 0x120300000-0x120320000
2018-08-30 10:23:11,874:DEBUG    WARNING:
2018-08-30 10:23:11,880:DEBUG    Parameter checks are enabled. Expect some performance loss due to the extra checking
2018-08-30 10:23:11,881:DEBUG    WARNING:
2018-08-30 10:23:11,888:DEBUG    CSR address checks are enabled. Expect some performance loss due to the extra checking
2018-08-30 10:23:11,888:DEBUG    WARNING:
2018-08-30 10:23:11,894:DEBUG    POW state checks are enabled. Expect some performance loss due to the extra checking
2018-08-30 10:23:11,897:DEBUG    Active coremask = 0x1
2018-08-30 10:23:11,901:DEBUG    RFIC Device Id = 65290
2018-08-30 10:23:11,904:DEBUG    ****************************************
2018-08-30 10:23:11,907:DEBUG    RF Driver Main Menu, version 2015.07.15
2018-08-30 10:23:11,910:DEBUG    ****************************************
2018-08-30 10:23:11,911:DEBUG    0.SPI Device Select[spi]
2018-08-30 10:23:11,915:DEBUG    1.RFIC Soft Reset[rst]
2018-08-30 10:23:11,917:DEBUG    2.Init[i]
2018-08-30 10:23:11,920:DEBUG    3.Init with File[if]
2018-08-30 10:23:11,921:DEBUG    4.TX Freq[d]
2018-08-30 10:23:11,923:DEBUG    5.RX Freq[u]
2018-08-30 10:23:11,924:DEBUG    6.RX Gain Select[g]
2018-08-30 10:23:11,927:DEBUG    7.TX Attenuator Select[a]
2018-08-30 10:23:11,928:DEBUG    8.TX Power Select[t]
2018-08-30 10:23:11,933:DEBUG    9.RSSI Measure[s]
2018-08-30 10:23:11,934:DEBUG    10.GPIO Set[gpio]
2018-08-30 10:23:11,937:DEBUG    11.DAC Clock Control[dac,dax]
2018-08-30 10:23:11,940:DEBUG    12.PWM Clock Control[pwm]
2018-08-30 10:23:11,940:DEBUG    13.SPI read[r]
2018-08-30 10:23:11,943:DEBUG    14.SPI write[w]
2018-08-30 10:23:11,944:DEBUG    15.Cal TX Power[T]
2018-08-30 10:23:11,947:DEBUG    16.Cal RX RSSI[S]
2018-08-30 10:23:11,950:DEBUG    17.Cal Ref Clock[C]
2018-08-30 10:23:11,953:DEBUG    18.RF EEPROM Control[e]
2018-08-30 10:23:11,954:DEBUG    19.BB EEPROM Control[be]
2018-08-30 10:23:11,957:DEBUG    20.Temp Sensor read[mr,mb,mc]
2018-08-30 10:23:11,960:DEBUG    21.Temp Compensation[tp,td,tx]
2018-08-30 10:23:11,963:DEBUG    22.Dump registers to reg_dump.txt[dr]
2018-08-30 10:23:11,967:DEBUG    23.Read Attenuation & Gain[rag]
2018-08-30 10:23:11,969:DEBUG    24.Quit[q]
2018-08-30 10:23:11,973:DEBUG    Select the Option:Enter the Address [Hex]:Enter the Value [Hex]:
2018-08-30 10:23:11,976:DEBUG    ****************************************
2018-08-30 10:23:11,980:DEBUG    RF Driver Main Menu, version 2015.07.15
2018-08-30 10:23:11,984:DEBUG    ****************************************
2018-08-30 10:23:11,986:DEBUG    0.SPI Device Select[spi]
2018-08-30 10:23:11,989:DEBUG    1.RFIC Soft Reset[rst]
2018-08-30 10:23:11,990:DEBUG    2.Init[i]
2018-08-30 10:23:11,992:DEBUG    3.Init with File[if]
2018-08-30 10:23:11,993:DEBUG    4.TX Freq[d]
2018-08-30 10:23:11,994:DEBUG    5.RX Freq[u]
2018-08-30 10:23:11,997:DEBUG    6.RX Gain Select[g]
2018-08-30 10:23:12,000:DEBUG    7.TX Attenuator Select[a]
2018-08-30 10:23:12,003:DEBUG    8.TX Power Select[t]
2018-08-30 10:23:12,003:DEBUG    9.RSSI Measure[s]
2018-08-30 10:23:12,006:DEBUG    10.GPIO Set[gpio]
2018-08-30 10:23:12,009:DEBUG    11.DAC Clock Control[dac,dax]
2018-08-30 10:23:12,010:DEBUG    12.PWM Clock Control[pwm]
2018-08-30 10:23:12,013:DEBUG    13.SPI read[r]
2018-08-30 10:23:12,016:DEBUG    14.SPI write[w]
2018-08-30 10:23:12,017:DEBUG    15.Cal TX Power[T]
2018-08-30 10:23:12,019:DEBUG    16.Cal RX RSSI[S]
2018-08-30 10:23:12,022:DEBUG    17.Cal Ref Clock[C]
2018-08-30 10:23:12,023:DEBUG    18.RF EEPROM Control[e]
2018-08-30 10:23:12,026:DEBUG    19.BB EEPROM Control[be]
2018-08-30 10:23:12,029:DEBUG    20.Temp Sensor read[mr,mb,mc]
2018-08-30 10:23:12,032:DEBUG    21.Temp Compensation[tp,td,tx]
2018-08-30 10:23:12,036:DEBUG    22.Dump registers to reg_dump.txt[dr]
2018-08-30 10:23:12,039:DEBUG    23.Read Attenuation & Gain[rag]
2018-08-30 10:23:12,039:DEBUG    24.Quit[q]
2018-08-30 10:23:12,045:DEBUG    Select the Option:Enter the Address [Hex]:Enter the Value [Hex]:
2018-08-30 10:23:12,049:DEBUG    ****************************************
2018-08-30 10:23:12,052:DEBUG    RF Driver Main Menu, version 2015.07.15
2018-08-30 10:23:12,055:DEBUG    ****************************************
2018-08-30 10:23:12,056:DEBUG    0.SPI Device Select[spi]
2018-08-30 10:23:12,058:DEBUG    1.RFIC Soft Reset[rst]
2018-08-30 10:23:12,059:DEBUG    2.Init[i]
2018-08-30 10:23:12,061:DEBUG    3.Init with File[if]
2018-08-30 10:23:12,062:DEBUG    4.TX Freq[d]
2018-08-30 10:23:12,062:DEBUG    5.RX Freq[u]
2018-08-30 10:23:12,065:DEBUG    6.RX Gain Select[g]
2018-08-30 10:23:12,068:DEBUG    7.TX Attenuator Select[a]
2018-08-30 10:23:12,069:DEBUG    8.TX Power Select[t]
2018-08-30 10:23:12,071:DEBUG    9.RSSI Measure[s]
2018-08-30 10:23:12,072:DEBUG    10.GPIO Set[gpio]
2018-08-30 10:23:12,073:DEBUG    11.DAC Clock Control[dac,dax]
2018-08-30 10:23:12,075:DEBUG    12.PWM Clock Control[pwm]
2018-08-30 10:23:12,076:DEBUG    13.SPI read[r]
2018-08-30 10:23:12,078:DEBUG    14.SPI write[w]
2018-08-30 10:23:12,078:DEBUG    15.Cal TX Power[T]
2018-08-30 10:23:12,081:DEBUG    16.Cal RX RSSI[S]
2018-08-30 10:23:12,084:DEBUG    17.Cal Ref Clock[C]
2018-08-30 10:23:12,085:DEBUG    18.RF EEPROM Control[e]
2018-08-30 10:23:12,086:DEBUG    19.BB EEPROM Control[be]
2018-08-30 10:23:12,088:DEBUG    20.Temp Sensor read[mr,mb,mc]
2018-08-30 10:23:12,091:DEBUG    21.Temp Compensation[tp,td,tx]
2018-08-30 10:23:12,092:DEBUG    22.Dump registers to reg_dump.txt[dr]
2018-08-30 10:23:12,095:DEBUG    23.Read Attenuation & Gain[rag]
2018-08-30 10:23:12,095:DEBUG    24.Quit[q]
2018-08-30 10:23:12,098:DEBUG    Select the Option:RF Module Driver Exited
2018-08-30 10:23:12,701:DEBUG    [/usr/bin/bringup] SmallCell in pltd mode
2018-08-30 10:23:12,703:DEBUG    Start fe-manager
2018-08-30 10:23:12,707:DEBUG    WARNING: Failed finding application /bin/fe-manager!
2018-08-30 10:23:12,710:DEBUG    [/etc/init.d/S90startapp] DONE
2018-08-30 10:23:12,711:DEBUG    sh: bad number
2018-08-30 10:23:12,716:DEBUG    /sbin/rc complete
2018-08-30 10:23:12,862:DEBUG    LSM login:
2018-08-30 10:28:02,364:DEBUG    The system is going down NOW!
2018-08-30 10:28:02,368:DEBUG    /usr/sbin/mini_httpd: exiting due to signal 15
2018-08-30 10:28:03,355:DEBUG    Sent SIGKILL to all processes
2018-08-30 10:28:03,358:DEBUG    Requesting system reboot
2018-08-30 10:28:04,348:DEBUG    Restarting system.
2018-08-30 10:28:04,592:DEBUG    Jumping to start of image at address 0xbfcc0000
2018-08-30 10:28:04,726:DEBUG    early_board_init: PCIE 2x1 (PEM0/PEM1)
2018-08-30 10:28:04,729:DEBUG    early_board_init: Port 0 in host mode.
2018-08-30 10:28:04,766:DEBUG    U-Boot 2012.04.01 (Build time: Mar 28 2018 - 09:51:19)
2018-08-30 10:28:04,773:DEBUG    Octeon SDK3.0 Fusion release rev: dev-git-6daf646-201803280951 tip rstbutton18
2018-08-30 10:28:04,778:DEBUG    Skipping PCIe port 0 BIST, reset not done. (port not configured)
2018-08-30 10:28:04,783:DEBUG    Skipping PCIe port 1 BIST, reset not done. (port not configured)
2018-08-30 10:28:04,786:DEBUG    BIST check passed.
2018-08-30 10:28:05,229:DEBUG    Initiate TIP GPIOs.
2018-08-30 10:28:05,230:DEBUG    Clearing GPIOs 17 waiting 1 second.
2018-08-30 10:28:06,267:DEBUG    Setting GPIOs 17 high.
2018-08-30 10:28:06,273:DEBUG    Initialize GPIOs 18 and 19 for board/factory default reset.
2018-08-30 10:28:06,276:DEBUG    ZEN board revision major:1, minor:1, serial #:
2018-08-30 10:28:06,285:DEBUG    OCTEON CNF7130-SCP pass 1.1, Core clock: 1000 MHz, IO clock: 600 MHz, DDR clock: 400 MHz (800 Mhz DDR)
2018-08-30 10:28:06,289:DEBUG    Base DRAM address used by u-boot: 0x8f800000, size: 0x800000
2018-08-30 10:28:06,290:DEBUG    DRAM: 2 GiB
2018-08-30 10:28:06,365:DEBUG    Clearing DRAM......
2018-08-30 10:28:06,651:DEBUG    done
2018-08-30 10:28:06,717:DEBUG    Flash: 128 MiB
2018-08-30 10:28:06,811:DEBUG    Net:   octeth0
2018-08-30 10:28:06,878:DEBUG    MMC:
2018-08-30 10:28:11,328:DEBUG    not available
2018-08-30 10:28:11,384:DEBUG    Init PHY Clocks to: PLL Freq. = 1600Mhz
2018-08-30 10:28:11,392:DEBUG    (32), DSP Freq. = 533Mhz (2), HAB Freq. = 200Mhz (5)
2018-08-30 10:28:11,394:DEBUG    Endor Bist repairs:
2018-08-30 10:28:11,405:DEBUG    ROUT0 = 0x0000ffff  ROUT1 = 0x0000ffff  ROUT2 = 0x0000ffff  ROUT3 = 0x0000ffff  ROUT4 = 0x00000040  TOOMANYDEFECTS is false
2018-08-30 10:28:11,407:DEBUG    REG 0x0001180013000038 = 0xd000a0
2018-08-30 10:28:11,411:DEBUG    REG 0x0001180013000000 = 0x802
2018-08-30 10:28:11,413:DEBUG    REG 0x0001180013000100 = 0x0
2018-08-30 10:28:11,415:DEBUG    REG 0x00010F0000844440 = 0x3f
2018-08-30 10:28:11,418:DEBUG    END ENDOR INIT BLOCK!
2018-08-30 10:28:11,421:DEBUG    Hit any key to stop autoboot:  0
2018-08-30 10:28:11,423:DEBUG    Setting bus to 0
2018-08-30 10:28:11,454:DEBUG    Valid chip addresses for bus #0 : 24 25 26 27 28 40 48octeon_i2c_wait: Timed out on bus 0
2018-08-30 10:28:11,505:DEBUG    octeon_i2c_wait: Timed out on bus 0
2018-08-30 10:28:11,552:DEBUG    4Aocteon_i2c_wait: Timed out on bus 0
2018-08-30 10:28:11,575:DEBUG    50 51 71
2018-08-30 10:28:11,576:DEBUG    Setting bus to 1
2018-08-30 10:28:11,676:DEBUG    Valid chip addresses for bus #1 : 20 21 25 26 27 28 3E 3F 40 49 4Aocteon_i2c_wait: Timed o
2018-08-30 10:28:11,684:DEBUG    ut on bus 1
2018-08-30 10:28:11,686:DEBUG    4E 4F 50
2018-08-30 10:28:11,690:DEBUG    Allocated 0x400000 bytes at address: 0x7f4d0000, name: dsp-dump
2018-08-30 10:28:11,696:DEBUG    Allocated 0x630000 bytes at address: 0x7f8d0000, name: cazac
2018-08-30 10:28:11,703:DEBUG    Allocated 0x100000 bytes at address: 0x7ff00000, name: cpu-dsp-if
2018-08-30 10:28:11,710:DEBUG    Allocated 0x4000000 bytes at address: 0x80000000, name: dsp-log-buf
2018-08-30 10:28:11,716:DEBUG    Allocated 0x2800000 bytes at address: 0x30800000, name: initrd
2018-08-30 10:28:11,720:DEBUG    Interface 0 has 2 ports (SGMII)
2018-08-30 10:28:11,721:DEBUG    Interface 2 has 4 ports (NPI)
2018-08-30 10:28:11,724:DEBUG    Interface 3 has 2 ports (LOOP)
2018-08-30 10:28:11,726:DEBUG    Using octeth0 device
2018-08-30 10:28:11,733:DEBUG    TFTP from server 10.102.81.50; our IP address is 10.102.81.61
2018-08-30 10:28:11,736:DEBUG    Filename 'lsm_os.gz'.
2018-08-30 10:28:11,737:DEBUG    Load address: 0x21000000
2018-08-30 10:28:11,742:DEBUG    Loading: *octeth0: Up 1000 Mbps Full duplex (port  0) (SGMII)
2018-08-30 10:28:12,237:DEBUG    ##################################################
2018-08-30 10:28:12,239:DEBUG    done
2018-08-30 10:28:12,243:DEBUG    Bytes transferred = 4019155 (3d53d3 hex)
2018-08-30 10:28:12,450:DEBUG    Uncompressed size: 9761000 = 0x94F0E8
2018-08-30 10:28:12,453:DEBUG    Using octeth0 device
2018-08-30 10:28:12,460:DEBUG    TFTP from server 10.102.81.50; our IP address is 10.102.81.61
2018-08-30 10:28:12,463:DEBUG    Filename 'lsm_rd.gz'.
2018-08-30 10:28:12,466:DEBUG    Load address: 0x30800000
2018-08-30 10:28:12,517:DEBUG    Loading: *
2018-08-30 10:28:12,609:DEBUG    #
2018-08-30 10:28:12,706:DEBUG    #
2018-08-30 10:28:12,818:DEBUG    #
2018-08-30 10:28:12,930:DEBUG    #
2018-08-30 10:28:13,026:DEBUG    #
2018-08-30 10:28:13,138:DEBUG    #
2018-08-30 10:28:13,250:DEBUG    #
2018-08-30 10:28:13,362:DEBUG    #
2018-08-30 10:28:13,459:DEBUG    #
2018-08-30 10:28:13,586:DEBUG    #
2018-08-30 10:28:13,698:DEBUG    #
2018-08-30 10:28:13,812:DEBUG    #
2018-08-30 10:28:13,923:DEBUG    #
2018-08-30 10:28:14,036:DEBUG    #
2018-08-30 10:28:14,131:DEBUG    #
2018-08-30 10:28:14,243:DEBUG    #
2018-08-30 10:28:14,355:DEBUG    #
2018-08-30 10:28:14,451:DEBUG    #
2018-08-30 10:28:14,548:DEBUG    #
2018-08-30 10:28:14,660:DEBUG    #
2018-08-30 10:28:14,773:DEBUG    #
2018-08-30 10:28:14,884:DEBUG    #
2018-08-30 10:28:14,980:DEBUG    #
2018-08-30 10:28:15,092:DEBUG    #
2018-08-30 10:28:15,187:DEBUG    #
2018-08-30 10:28:15,301:DEBUG    #
2018-08-30 10:28:15,413:DEBUG    #
2018-08-30 10:28:15,509:DEBUG    #
2018-08-30 10:28:15,621:DEBUG    #
2018-08-30 10:28:15,733:DEBUG    #
2018-08-30 10:28:15,845:DEBUG    #
2018-08-30 10:28:15,957:DEBUG    #
2018-08-30 10:28:16,069:DEBUG    #
2018-08-30 10:28:16,181:DEBUG    #
2018-08-30 10:28:16,278:DEBUG    #
2018-08-30 10:28:16,390:DEBUG    #
2018-08-30 10:28:16,502:DEBUG    #
2018-08-30 10:28:16,615:DEBUG    #
2018-08-30 10:28:16,726:DEBUG    #
2018-08-30 10:28:16,838:DEBUG    #
2018-08-30 10:28:16,950:DEBUG    #
2018-08-30 10:28:17,062:DEBUG    #
2018-08-30 10:28:17,174:DEBUG    #
2018-08-30 10:28:17,286:DEBUG    #
2018-08-30 10:28:17,382:DEBUG    #
2018-08-30 10:28:17,496:DEBUG    #
2018-08-30 10:28:17,607:DEBUG    #
2018-08-30 10:28:17,703:DEBUG    #
2018-08-30 10:28:17,815:DEBUG    #
2018-08-30 10:28:17,903:DEBUG    #
2018-08-30 10:28:17,903:DEBUG    done
2018-08-30 10:28:17,905:DEBUG    Bytes transferred = 41117285 (2736665 hex)
2018-08-30 10:28:17,907:DEBUG    argv[2]: coremask=0x7
2018-08-30 10:28:17,908:DEBUG    argv[3]: endbootargs
2018-08-30 10:28:17,915:DEBUG    Allocating memory for ELF segment: addr: 0xffffffff80100000 (adjusted to: 0x100000), size 0x9b6530
2018-08-30 10:28:18,062:DEBUG    ## Loading big-endian Linux kernel with entry point: 0xffffffff80648190 ...
2018-08-30 10:28:18,068:DEBUG    Bootloader: Done loading app on coremask: 0x7
2018-08-30 10:28:18,069:DEBUG    Starting cores 0x7
2018-08-30 10:28:18,082:DEBUG    Linux version 3.4.27-rt37-Cavium-Octeon (oc@PC) (gcc version 4.7.0 (Cavium Inc. Version: SDK_3_0_0 build 16) ) #59 SMP Wed Aug 29 14:34:56 EDT 2018
2018-08-30 10:28:18,085:DEBUG    CVMSEG size: 2 cache lines (256 bytes)
2018-08-30 10:28:18,088:DEBUG    Cavium Inc. SDK-3.0
2018-08-30 10:28:18,091:DEBUG    Fusion rev: dev-git-2da3d71-201808291434
2018-08-30 10:28:18,092:DEBUG    bootconsole [early0] enabled
2018-08-30 10:28:18,098:DEBUG    CPU revision is: 000d9401 (Cavium Octeon II)
2018-08-30 10:28:18,101:DEBUG    Checking for the multiply/shift bug... no.
2018-08-30 10:28:18,105:DEBUG    Checking for the daddiu bug... no.
2018-08-30 10:28:18,107:DEBUG    Determined physical RAM map:
2018-08-30 10:28:18,111:DEBUG    memory: 0000000002800000 @ 0000000030800000 (usable after init)
2018-08-30 10:28:18,117:DEBUG    memory: 000000000e400000 @ 0000000000b00000 (usable)
2018-08-30 10:28:18,121:DEBUG    memory: 0000000000c00000 @ 000000000f200000 (usable)
2018-08-30 10:28:18,125:DEBUG    memory: 000000000e800000 @ 0000000020000000 (usable)
2018-08-30 10:28:18,128:DEBUG    memory: 000000000004e000 @ 0000000000a02000 (usable after init)
2018-08-30 10:28:18,134:DEBUG    Wasting 143472 bytes for tracking 2562 unused pages
2018-08-30 10:28:18,137:DEBUG    Initial ramdisk at: 0x8000000030800000 (41117285 bytes)
2018-08-30 10:28:18,141:DEBUG    Using passed Device Tree <8000000000080000>.
2018-08-30 10:28:18,145:DEBUG    Placing 0MB software IO TLB between 8000000001a8f000 - 8000000001acf000
2018-08-30 10:28:18,150:DEBUG    software IO TLB at phys 0x1a8f000 - 0x1acf000
2018-08-30 10:28:18,151:DEBUG    Zone PFN ranges:
2018-08-30 10:28:18,154:DEBUG    DMA32    0x00000a02 -> 0x000f0000
2018-08-30 10:28:18,154:DEBUG    Normal   empty
2018-08-30 10:28:18,157:DEBUG    Movable zone start PFN for each node
2018-08-30 10:28:18,158:DEBUG    Early memory PFN ranges
2018-08-30 10:28:18,161:DEBUG    0: 0x00000a02 -> 0x00000a50
2018-08-30 10:28:18,164:DEBUG    0: 0x00000b00 -> 0x0000ef00
2018-08-30 10:28:18,167:DEBUG    0: 0x0000f200 -> 0x0000fe00
2018-08-30 10:28:18,168:DEBUG    0: 0x00020000 -> 0x0002e800
2018-08-30 10:28:18,171:DEBUG    0: 0x00030800 -> 0x00033000
2018-08-30 10:28:18,173:DEBUG    Cavium Hotplug: Available coremask 0x8
2018-08-30 10:28:18,180:DEBUG    Primary instruction cache 37kB, virtually tagged, 37 way, 8 sets, linesize 128 bytes.
2018-08-30 10:28:18,183:DEBUG    Primary data cache 32kB, 32-way, 8 sets, linesize 128 bytes.
2018-08-30 10:28:18,187:DEBUG    Secondary unified cache 1024kB, 16-way, 512 sets, linesize 128 bytes.
2018-08-30 10:28:18,191:DEBUG    PERCPU: Embedded 11 pages/cpu @8000000001ae2000 s14848 r8192 d22016 u45056
2018-08-30 10:28:18,197:DEBUG    Built 1 zonelists in Zone order, mobility grouping on.  Total pages: 128329
2018-08-30 10:28:18,200:DEBUG    Kernel command line:  rd_name=initrd console=ttyS0,115200
2018-08-30 10:28:18,203:DEBUG    PID hash table entries: 2048 (order: 2, 16384 bytes)
2018-08-30 10:28:18,207:DEBUG    Dentry cache hash table entries: 65536 (order: 7, 524288 bytes)
2018-08-30 10:28:18,211:DEBUG    Inode-cache hash table entries: 32768 (order: 6, 262144 bytes)
2018-08-30 10:28:18,269:DEBUG    Memory: 471220k/524600k available (5551k kernel code, 53380k reserved, 3669k data, 312k init, 0k highmem)
2018-08-30 10:28:18,272:DEBUG    Hierarchical RCU implementation.
2018-08-30 10:28:18,273:DEBUG    NR_IRQS:256
2018-08-30 10:28:18,282:DEBUG    Calibrating delay loop (skipped) preset value.. 2000.00 BogoMIPS (lpj=10000000)
2018-08-30 10:28:18,285:DEBUG    pid_max: default: 32768 minimum: 301
2018-08-30 10:28:18,286:DEBUG    Security Framework initialized
2018-08-30 10:28:18,289:DEBUG    Mount-cache hash table entries: 256
2018-08-30 10:28:18,290:DEBUG    Checking for the daddi bug... no.
2018-08-30 10:28:18,296:DEBUG    Performance counters: octeon PMU enabled, 2 64-bit counters available to each CPU, irq 7
2018-08-30 10:28:18,299:DEBUG    SMP: Booting CPU01 (CoreId  1)...
2018-08-30 10:28:18,302:DEBUG    CPU revision is: 000d9401 (Cavium Octeon II)
2018-08-30 10:28:18,303:DEBUG    SMP: Booting CPU02 (CoreId  2)...
2018-08-30 10:28:18,306:DEBUG    CPU revision is: 000d9401 (Cavium Octeon II)
2018-08-30 10:28:18,309:DEBUG    Brought up 3 CPUs
2018-08-30 10:28:18,309:DEBUG    dummy:
2018-08-30 10:28:18,312:DEBUG    NET: Registered protocol family 16
2018-08-30 10:28:18,315:DEBUG    PTP Clock: Using sclk reference at 600000000 Hz
2018-08-30 10:28:18,319:DEBUG    Installing handlers for error tree at: ffffffff8098f0a0
2018-08-30 10:28:18,321:DEBUG    PCIe: Initializing port 0
2018-08-30 10:28:20,273:DEBUG    PCIe: Link timeout on port 0, probably the slot is empty
2018-08-30 10:28:20,276:DEBUG    PCIe: Initializing port 1
2018-08-30 10:28:22,276:DEBUG    PCIe: Link timeout on port 1, probably the slot is empty
2018-08-30 10:28:22,391:DEBUG    bio: create slab <bio-0> at 0
2018-08-30 10:28:22,392:DEBUG    vgaarb: loaded
2018-08-30 10:28:22,395:DEBUG    SCSI subsystem initialized
2018-08-30 10:28:22,398:DEBUG    PCI host bridge to bus 0000:00
2018-08-30 10:28:22,403:DEBUG    pci_bus 0000:00: root bus resource [mem 0x1000000000000]
2018-08-30 10:28:22,405:DEBUG    pci_bus 0000:00: root bus resource [io  0x0000]
2018-08-30 10:28:22,411:DEBUG    cfg80211: Calling CRDA to update world regulatory domain
2018-08-30 10:28:22,414:DEBUG    Switching to clocksource OCTEON_CVMCOUNT
2018-08-30 10:28:22,417:DEBUG    NET: Registered protocol family 2
2018-08-30 10:28:22,421:DEBUG    IP route cache hash table entries: 4096 (order: 3, 32768 bytes)
2018-08-30 10:28:22,428:DEBUG    TCP established hash table entries: 16384 (order: 6, 262144 bytes)
2018-08-30 10:28:22,434:DEBUG    TCP bind hash table entries: 16384 (order: 6, 262144 bytes)
2018-08-30 10:28:22,437:DEBUG    TCP: Hash tables configured (established 16384 bind 16384)
2018-08-30 10:28:22,440:DEBUG    TCP: reno registered
2018-08-30 10:28:22,444:DEBUG    UDP hash table entries: 256 (order: 1, 8192 bytes)
2018-08-30 10:28:22,450:DEBUG    UDP-Lite hash table entries: 256 (order: 1, 8192 bytes)
2018-08-30 10:28:22,451:DEBUG    NET: Registered protocol family 1
2018-08-30 10:28:22,456:DEBUG    RPC: Registered named UNIX socket transport module.
2018-08-30 10:28:22,460:DEBUG    RPC: Registered udp transport module.
2018-08-30 10:28:22,463:DEBUG    RPC: Registered tcp transport module.
2018-08-30 10:28:22,469:DEBUG    RPC: Registered tcp NFSv4.1 backchannel transport module.
2018-08-30 10:28:22,473:DEBUG    Trying to unpack rootfs image as initramfs...
2018-08-30 10:28:24,298:DEBUG    Freeing initrd memory: 40153k freed
2018-08-30 10:28:24,351:DEBUG    gpiochip_add: regist
2018-08-30 10:28:24,367:DEBUG    ered GPIOs 0 to 19 on device: octeon-gpio
2018-08-30 10:28:24,371:DEBUG    octeon_gpio 1070000000800.gpio-controller: version: 1.0
2018-08-30 10:28:24,374:DEBUG    i2c-octeon 1180000001000.i2c: twsi_freq=100000
2018-08-30 10:28:24,378:DEBUG    i2c-octeon 1180000001000.i2c: version 2.0
2018-08-30 10:28:24,384:DEBUG    gpiochip_add: registered GPIOs 240 to 255 on device: pca9535
2018-08-30 10:28:24,388:DEBUG    gpiochip_add: registered GPIOs 224 to 239 on device: pca9535
2018-08-30 10:28:24,394:DEBUG    gpiochip_add: registered GPIOs 208 to 223 on device: pca9535
2018-08-30 10:28:24,398:DEBUG    gpiochip_add: registered GPIOs 192 to 207 on device: pca9535
2018-08-30 10:28:24,403:DEBUG    at24 0-0051: 8192 byte 24c64 EEPROM, writable, 1 bytes/write
2018-08-30 10:28:24,407:DEBUG    i2c-octeon 1180000001200.i2c: twsi_freq=100000
2018-08-30 10:28:24,411:DEBUG    i2c-octeon 1180000001200.i2c: version 2.0
2018-08-30 10:28:24,428:DEBUG    gpiochip_add: registered GPIOs 176 to 191 on device: tca6416
2018-08-30 10:28:24,457:DEBUG    gpiochip_add: registered GPIOs 160 to 175 on device: pca9535
2018-08-30 10:28:24,497:DEBUG    gpiochip_add: registered GPIOs 144 to 159 on device: pca9535
2018-08-30 10:28:24,529:DEBUG    gpiochip_add: registered GPIOs 128 to 143 on device: pca9535
2018-08-30 10:28:24,565:DEBUG    gpiochip_add: registered GPIOs 112 to 127 on device: pca9535
2018-08-30 10:28:24,654:DEBUG    at24 1-0050: 32768 byte 24c256 EEPROM, writable, 1 bytes/write
2018-08-30 10:28:24,703:DEBUG    gpiochip_add: registered GPIOs 96 to 111 on device: sx1509q
2018-08-30 10:28:24,780:DEBUG    gpiochip_add: registered GPIOs 80 to 95 on device: sx1509q
2018-08-30 10:28:24,783:DEBUG    spidev: module is already loaded
2018-08-30 10:28:24,828:DEBUG    spi-octeon 1070000001000.spi: Version 2.0
2018-08-30 10:28:24,858:DEBUG    fe5_4v_stepup: 5400 mV
2018-08-30 10:28:24,888:DEBUG    fe2_2v_stepup: 2200 mV
2018-08-30 10:28:24,905:DEBUG    pa_stepup: 28000 mV
2018-08-30 10:28:24,921:DEBUG    pa0_vdd: 28000 mV
2018-08-30 10:28:24,924:DEBUG    pa1_vdd: 28000 mV
2018-08-30 10:28:24,986:DEBUG    ERROR: octeon_pci_console_setup0 failed.
2018-08-30 10:28:24,990:DEBUG    /proc/octeon_perf: Octeon performance counter interface loaded
2018-08-30 10:28:24,996:DEBUG    octeon_error_injector: Error: Unrecognized test number: 0
2018-08-30 10:28:25,002:DEBUG    HugeTLB registered 2 MB page size, pre-allocated 0 pages
2018-08-30 10:28:25,005:DEBUG    squashfs: version 4.0 (2009/01/31) Phillip Lougher
2018-08-30 10:28:25,007:DEBUG    NFS: Registering the id_resolver key type
2018-08-30 10:28:25,010:DEBUG    jffs2: version 2.2. (NAND)
2018-08-30 10:28:25,013:DEBUG    2001-2006 Red Hat, Inc.
2018-08-30 10:28:25,015:DEBUG    msgmni has been set to 998
2018-08-30 10:28:25,016:DEBUG    io scheduler noop registered
2018-08-30 10:28:25,019:DEBUG    io scheduler deadline registered (default)
2018-08-30 10:28:25,020:DEBUG    io scheduler cfq registered
2018-08-30 10:28:25,048:DEBUG    Serial: 8250/16550 driver, 6 ports, IRQ sharing disabled
2018-08-30 10:28:25,049:DEBUG    brd: module loaded
2018-08-30 10:28:25,051:DEBUG    loop: module loaded
2018-08-30 10:28:25,673:DEBUG    slram: not enough paramete
2018-08-30 10:28:25,736:DEBUG    rs.
2018-08-30 10:28:25,740:DEBUG    IMQ driver loaded successfully. (numdevs = 16, numqueues = 1)
2018-08-30 10:28:25,744:DEBUG    Hooking IMQ after NAT on PREROUTING.
2018-08-30 10:28:25,747:DEBUG    Hooking IMQ before NAT on POSTROUTING.
2018-08-30 10:28:25,750:DEBUG    mdio-octeon: probed
2018-08-30 10:28:25,753:DEBUG    mdio-octeon 1180000001800.mdio: Version 1.0
2018-08-30 10:28:25,755:DEBUG    mdio-octeon: probed
2018-08-30 10:28:25,757:DEBUG    mdio-octeon 1180000001900.mdio: Version 1.0
2018-08-30 10:28:25,763:DEBUG    tun: Universal TUN/TAP device driver, 1.6
2018-08-30 10:28:25,766:DEBUG    tun: (C) 1999-2004 Max Krasnyansky <maxk@qualcomm.com>
2018-08-30 10:28:25,767:DEBUG    octeon-ethernet 2.0
2018-08-30 10:28:25,770:DEBUG    Interface 0 has 2 ports (SGMII)
2018-08-30 10:28:25,773:DEBUG    Interface 3 has 2 ports (LOOP)
2018-08-30 10:28:25,779:DEBUG    octeon_ethernet 11800a0000000.pip: No device tree node found for port 0:1
2018-08-30 10:28:25,783:DEBUG    ipw2100: Intel(R) PRO/Wireless 2100 Network Driver, git-1.2.2
2018-08-30 10:28:25,788:DEBUG    ipw2100: Copyright(c) 2003-2006 Intel Corporation
2018-08-30 10:28:25,792:DEBUG    libipw: 802.11 data/management/control stack, git-1.1.13
2018-08-30 10:28:25,799:DEBUG    libipw: Copyright (C) 2004-2005 Intel Corporation <jketreno@linux.intel.com>
2018-08-30 10:28:25,801:DEBUG    i2c /dev entries driver
2018-08-30 10:28:25,803:DEBUG    lm75 0-004a: hwmon0: sensor 'lm75'
2018-08-30 10:28:25,806:DEBUG    lm75 1-004a: hwmon1: sensor 'lm75'
2018-08-30 10:28:25,811:DEBUG    lm75 1-0049: hwmon2: sensor 'lm75'
2018-08-30 10:28:25,813:DEBUG    lm75 1-004f: hwmon3: sensor 'lm75'
2018-08-30 10:28:25,818:DEBUG    ina2xx 0-0040: power monitor INA226 (Rshunt = 10000 uOhm)
2018-08-30 10:28:25,822:DEBUG    ina2xx 1-0040: power monitor INA226 (Rshunt = 10000 uOhm)
2018-08-30 10:28:25,828:DEBUG    octeon_wdt: Initial granularity 5 Sec
2018-08-30 10:28:26,667:DEBUG    Netfilter messages via NETLINK v0.30.
2018-08-30 10:28:26,670:DEBUG    nfnl_acct: registering with nfnetlink.
2018-08-30 10:28:26,674:DEBUG    nf_conntrack version 0.5.0 (3995 buckets, 15980 max)
2018-08-30 10:28:26,678:DEBUG    ctnetlink v0.93: registering with nfnetlink.
2018-08-30 10:28:26,683:DEBUG    NF_TPROXY: Transparent proxy support initialized, version 4.1.0
2018-08-30 10:28:26,687:DEBUG    NF_TPROXY: Copyright (c) 2006-2007 BalaBit IT Ltd.
2018-08-30 10:28:26,688:DEBUG    xt_time: kernel timezone is -0000
2018-08-30 10:28:26,693:DEBUG    ip_tables: (C) 2000-2006 Netfilter Core Team
2018-08-30 10:28:26,696:DEBUG    TCP: cubic registered
2018-08-30 10:28:26,697:DEBUG    Initializing XFRM netlink socket
2018-08-30 10:28:26,701:DEBUG    NET: Registered protocol family 10
2018-08-30 10:28:26,704:DEBUG    NET: Registered protocol family 17
2018-08-30 10:28:26,707:DEBUG    NET: Registered protocol family 15
2018-08-30 10:28:26,710:DEBUG    8021q: 802.1Q VLAN Support v1.8
2018-08-30 10:28:26,714:DEBUG    sctp: Hash tables configured (established 8192 bind 8192)
2018-08-30 10:28:26,719:DEBUG    lib80211: common routines for IEEE802.11 drivers
2018-08-30 10:28:26,721:DEBUG    Registering the dns_resolver key type
2018-08-30 10:28:26,724:DEBUG    L2 lock: TLB refill 256 bytes
2018-08-30 10:28:26,729:DEBUG    L2 lock: General exception 128 bytes
2018-08-30 10:28:26,730:DEBUG    L2 lock: low-level interrupt 128 bytes
2018-08-30 10:28:26,733:DEBUG    L2 lock: interrupt 640 bytes
2018-08-30 10:28:26,736:DEBUG    L2 lock: memcpy 1152 bytes
2018-08-30 10:28:26,743:DEBUG    1180000000800.serial: ttyS0 at MMIO 0x1180000000800 (irq = 34) is a OCTEON
2018-08-30 10:28:26,746:DEBUG    console [ttyS0] enabled, bootconsole disabled
2018-08-30 10:28:26,750:DEBUG    console [ttyS0] enabled, bootconsole disabled
2018-08-30 10:28:26,756:DEBUG    1180000000c00.serial: ttyS1 at MMIO 0x1180000000c00 (irq = 35) is a OCTEON
2018-08-30 10:28:26,762:DEBUG    Bootbus flash: Setting flash for 128MB flash at 0x17c00000
2018-08-30 10:28:27,642:DEBUG    phys_mapped_flash: Found 1 x16 devices at 0x0 in 16-bit bank. Manufacturer ID 0x000089 Chip ID 0x00227e
2018-08-30 10:28:27,645:DEBUG    Amd/Fujitsu Extended Query Table at 0x0040
2018-08-30 10:28:36,128:DEBUG    Amd/Fujitsu Extended Query version 1.3.
2018-08-30 10:28:36,178:DEBUG    num
2018-08-30 10:28:36,200:DEBUG    ber of CFI chips: 1
2018-08-30 10:28:36,204:DEBUG    Creating 8 MTD partitions on "phys_mapped_flash":
2018-08-30 10:28:36,210:DEBUG    0x000000000000-0x000000220000 : "flash_uboot"
2018-08-30 10:28:36,213:DEBUG    0x000000220000-0x000000720000 : "flash_os0"
2018-08-30 10:28:36,216:DEBUG    0x000000720000-0x000003220000 : "flash_rd0"
2018-08-30 10:28:36,220:DEBUG    0x000003220000-0x000004100000 : "flash_app0"
2018-08-30 10:28:36,224:DEBUG    0x000004100000-0x000004600000 : "flash_os1"
2018-08-30 10:28:36,227:DEBUG    0x000004600000-0x000007100000 : "flash_rd1"
2018-08-30 10:28:36,230:DEBUG    0x000007100000-0x000007fe0000 : "flash_app1"
2018-08-30 10:28:36,233:DEBUG    0x000007fe0000-0x000008000000 : "flash_env"
2018-08-30 10:28:36,237:DEBUG    Freeing unused kernel memory: 312k freed
2018-08-30 10:28:36,240:DEBUG    /sbin/rc starting
2018-08-30 10:28:36,244:DEBUG    Fusion SDK revision of rootfs: dev-git-6daf646-201803280950
2018-08-30 10:28:36,246:DEBUG    Mounting file systems
2018-08-30 10:28:38,523:DEBUG    Setting up loopback
2018-08-30 10:28:38,538:DEBUG    Starting syslogd
2018-08-30 10:28:38,632:DEBUG    [/usr/bin/ubootenvdump] /mnt/app/ubootenv will be overwritten by current uboot variables.
2018-08-30 10:28:38,644:DEBUG    [/usr/bin/ubootenvdump] Set mk_ubootenv = 0 to bypass this step.
2018-08-30 10:28:38,661:DEBUG    Error at line 43: unable to open eeprom device file
2018-08-30 10:28:38,671:DEBUG    [/usr/bin/get_eeprom_config.sh] FOUND  RECORDS
2018-08-30 10:28:38,676:DEBUG    sh: 0: unknown operand
2018-08-30 10:28:38,688:DEBUG    cat: can't open '/tmp/rfeeprom.conf*': No such file or directory
2018-08-30 10:28:38,700:DEBUG    [/usr/bin/get_eeprom_config.sh] Extracted BB EEPROM configuration to /tmp/bbeeprom.conf
2018-08-30 10:28:38,707:DEBUG    [/usr/bin/get_eeprom_config.sh] Computed BB_MD5_RECORD = 8CF020F9750741FD7A0966836D03D7C7
2018-08-30 10:28:38,776:DEBUG    [/etc/init.d/rcS] Enable app core dump setting...
2018-08-30 10:28:38,779:DEBUG    kernel.core_pattern = /tmp/core-%e-%s-%u-%g-%p-%t
2018-08-30 10:28:38,780:DEBUG    kernel.core_uses_pid = 1
2018-08-30 10:28:38,782:DEBUG    fs.suid_dumpable = 2
2018-08-30 10:28:38,786:DEBUG    [/etc/init.d/flashmnt] Entered...
2018-08-30 10:28:38,788:DEBUG    [CHECK ] FLASH_CFG
2018-08-30 10:28:38,823:DEBUG    [CHECK ] try to mount /mnt/app
2018-08-30 10:28:41,147:DEBUG    [CHECK ] mount success
2018-08-30 10:28:41,190:DEBUG    [/etc/init.d/S02button18] Entered...
2018-08-30 10:28:41,196:DEBUG    [BUTTON18] Enabling GPIO18 for board reset/factory default reset function...
2018-08-30 10:28:41,197:DEBUG    Setting affinity to 0x1
2018-08-30 10:28:41,201:DEBUG    [/etc/init.d/S05hostname] Entered...
2018-08-30 10:28:41,204:DEBUG    sh: write error: Invalid argument
2018-08-30 10:28:41,209:DEBUG    [/etc/init.d/S06network] Entered...
2018-08-30 10:28:41,216:DEBUG    eth0: 1000 Mbps Full duplex, port 0
2018-08-30 10:28:41,220:DEBUG    ADDRCONF(NETDEV_UP): eth0: link is not ready
2018-08-30 10:28:41,275:DEBUG    current IP configuration: 10.102
2018-08-30 10:28:41,283:DEBUG    .81.61/255.255.255.0, GW=10.102.81.1
2018-08-30 10:28:41,288:DEBUG    [/etc/init.d/S12ipsec] Entered...
2018-08-30 10:28:41,292:DEBUG    [/etc/init.d/S12ipsec] Hardware IPSec enabled.
2018-08-30 10:28:41,296:DEBUG    /lib/modules/3.4.27-rt37-Cavium-Octeon/cvm-ipsec-kame.ko
2018-08-30 10:28:41,299:DEBUG    [/etc/init.d/S12ipsec] Insert KAME stack
2018-08-30 10:28:41,305:DEBUG    [/etc/init.d/S12ipsec] Exited.
2018-08-30 10:28:41,306:DEBUG    [/etc/init.d/S12ssh] Entered...
2018-08-30 10:28:41,311:DEBUG    [/etc/init.d/S12ssh] /mnt/app/.ssh is mounted to /.ssh...
2018-08-30 10:28:41,312:DEBUG    [/etc/init.d/S12ssh] Exited.
2018-08-30 10:28:41,315:DEBUG    [/etc/init.d/S13swselect] Entered...
2018-08-30 10:28:41,322:DEBUG    [/etc/init.d/S13swselect] Get software from tftp
2018-08-30 10:28:41,325:DEBUG    [/etc/init.d/S13swselect]  empty file md5: d41d8cd98f
2018-08-30 10:28:41,331:DEBUG    [/etc/init.d/S13swselect] Get LFMSOFT_OCT_D.tgz from tftp
2018-08-30 10:28:42,197:DEBUG    ADDRCONF(NETDEV_CHANGE): eth0: link becomes ready
2018-08-30 10:28:44,414:DEBUG    [/etc/init.d/S13swselect] =>   Result //LFMSOFT_OCT_D.tgz: 9e890c114f
2018-08-30 10:28:44,418:DEBUG    [/etc/init.d/S13swselect] Get rffe.tgz from tftp
2018-08-30 10:28:44,532:DEBUG    [/etc/init.d/S13swselect] =>   Result //rffe.tgz: 45d2f403d6
2018-08-30 10:28:44,536:DEBUG    [/etc/init.d/S13swselect] Get lsmD.gz from tftp
2018-08-30 10:28:45,973:DEBUG    [/etc/init.d/S13swselect] =>   Result /bin/lsmD.gz: 166730c0ec
2018-08-30 10:28:48,141:DEBUG    [/etc/init.d/S13swselect] => /bin/lsmD: c035f3bab3
2018-08-30 10:28:48,144:DEBUG    [/etc/init.d/S13swselect] Get dsp.tgz from tftp
2018-08-30 10:28:48,398:DEBUG    [/etc/init.d/S13sw
2018-08-30 10:28:48,694:DEBUG    select] =>   Result /etc/dsp.tgz: fe48fc3bd5
2018-08-30 10:28:48,700:DEBUG    [/etc/init.d/S13swselect] Get configation files from tftp
2018-08-30 10:28:48,707:DEBUG    [/etc/init.d/S13swselect] => Original /usr/bin/updatephyrfparams.sh: 7798b75531
2018-08-30 10:28:48,713:DEBUG    [/etc/init.d/S13swselect] Get updatephyrfparams.sh from tftp
2018-08-30 10:28:48,717:DEBUG    tftp: server error: (1) File not found or No Access
2018-08-30 10:28:48,723:DEBUG    WARNING: Failed downloading updatephyrfparams.sh by tftp...
2018-08-30 10:28:48,729:DEBUG    [/etc/init.d/S13swselect] Using the default file /usr/bin/updatephyrfparams.sh...
2018-08-30 10:28:48,736:DEBUG    [/etc/init.d/S13swselect] => Original /usr/bin/phyrfparams5Mhz.txt: 98cf8a211b
2018-08-30 10:28:48,740:DEBUG    [/etc/init.d/S13swselect] Get phyrfparams5Mhz.txt from tftp
2018-08-30 10:28:48,744:DEBUG    tftp: server error: (1) File not found or No Access
2018-08-30 10:28:48,750:DEBUG    WARNING: Failed downloading phyrfparams5Mhz.txt by tftp...
2018-08-30 10:28:48,756:DEBUG    [/etc/init.d/S13swselect] Using the default file /usr/bin/phyrfparams5Mhz.txt...
2018-08-30 10:28:48,760:DEBUG    [/etc/init.d/S13swselect] Custom bringup script bringup
2018-08-30 10:28:48,766:DEBUG    [/etc/init.d/S13swselect] => Original /usr/bin/bringup: 0890a74d73
2018-08-30 10:28:48,769:DEBUG    [/etc/init.d/S13swselect] Get bringup from tftp
2018-08-30 10:28:48,773:DEBUG    [/etc/init.d/S13swselect] =>   Result /usr/bin/bringup: 4df1c8f1dc
2018-08-30 10:28:48,776:DEBUG    [/etc/init.d/S13swselect] Exited.
2018-08-30 10:28:48,778:DEBUG    Enabling PWM
2018-08-30 10:28:48,782:DEBUG    Setting PWM registers  : 24072 , 37376
2018-08-30 10:28:48,785:DEBUG    Setting affinity to 0x1
2018-08-30 10:28:48,786:DEBUG    CVMX_SHARED: 0x120300000-0x120320000
2018-08-30 10:28:48,789:DEBUG    WARNING:
2018-08-30 10:28:48,792:DEBUG    Parameter checks are enabled. Expect some performance loss due to the extra checking
2018-08-30 10:28:48,792:DEBUG    WARNING:
2018-08-30 10:28:48,801:DEBUG    CSR address checks are enabled. Expect some performance loss due to the extra checking
2018-08-30 10:28:48,802:DEBUG    WARNING:
2018-08-30 10:28:48,809:DEBUG    POW state checks are enabled. Expect some performance loss due to the extra checking
2018-08-30 10:28:48,812:DEBUG    Active coremask = 0x1
2018-08-30 10:28:48,815:DEBUG    ****************************************
2018-08-30 10:28:48,819:DEBUG    RF Driver Main Menu, version 2015.07.15
2018-08-30 10:28:48,819:DEBUG    ****************************************
2018-08-30 10:28:48,822:DEBUG    0.SPI Device Select[spi]
2018-08-30 10:28:48,823:DEBUG    1.RFIC Soft Reset[rst]
2018-08-30 10:28:48,825:DEBUG    2.Init[i]
2018-08-30 10:28:48,826:DEBUG    3.Init with File[if]
2018-08-30 10:28:48,828:DEBUG    4.TX Freq[d]
2018-08-30 10:28:48,828:DEBUG    5.RX Freq[u]
2018-08-30 10:28:48,831:DEBUG    6.RX Gain Select[g]
2018-08-30 10:28:48,835:DEBUG    7.TX Attenuator Select[a]
2018-08-30 10:28:48,835:DEBUG    8.TX Power Select[t]
2018-08-30 10:28:48,838:DEBUG    9.RSSI Measure[s]
2018-08-30 10:28:48,839:DEBUG    10.GPIO Set[gpio]
2018-08-30 10:28:48,842:DEBUG    11.DAC Clock Control[dac,dax]
2018-08-30 10:28:48,842:DEBUG    12.PWM Clock Control[pwm]
2018-08-30 10:28:48,845:DEBUG    13.SPI read[r]
2018-08-30 10:28:48,845:DEBUG    14.SPI write[w]
2018-08-30 10:28:48,846:DEBUG    15.Cal TX Power[T]
2018-08-30 10:28:48,848:DEBUG    16.Cal RX RSSI[S]
2018-08-30 10:28:48,851:DEBUG    17.Cal Ref Clock[C]
2018-08-30 10:28:48,852:DEBUG    18.RF EEPROM Control[e]
2018-08-30 10:28:48,854:DEBUG    19.BB EEPROM Control[be]
2018-08-30 10:28:48,855:DEBUG    20.Temp Sensor read[mr,mb,mc]
2018-08-30 10:28:48,858:DEBUG    21.Temp Compensation[tp,td,tx]
2018-08-30 10:28:48,861:DEBUG    22.Dump registers to reg_dump.txt[dr]
2018-08-30 10:28:48,862:DEBUG    23.Read Attenuation & Gain[rag]
2018-08-30 10:28:48,864:DEBUG    24.Quit[q]
2018-08-30 10:28:48,865:DEBUG    Select the Option:
2018-08-30 10:28:48,868:DEBUG    ************************
2018-08-30 10:28:48,869:DEBUG    PWM Ref. Clock Control
2018-08-30 10:28:48,871:DEBUG    ************************
2018-08-30 10:28:48,872:DEBUG    1.read current setting[r]
2018-08-30 10:28:48,874:DEBUG    2.enable PWM[e]
2018-08-30 10:28:48,875:DEBUG    3.disable PWM[d]
2018-08-30 10:28:48,877:DEBUG    4.set PWM high time[h]
2018-08-30 10:28:48,878:DEBUG    5.set PWM low time[l]
2018-08-30 10:28:48,881:DEBUG    6.back to upper level[b]
2018-08-30 10:28:48,881:DEBUG    7.quit[q]
2018-08-30 10:28:48,885:DEBUG    select option: Enter PWM high value:set PWM_HIGH_TIME 24072(0x5e08)
2018-08-30 10:28:48,888:DEBUG    ************************
2018-08-30 10:28:48,890:DEBUG    PWM Ref. Clock Control
2018-08-30 10:28:48,891:DEBUG    ************************
2018-08-30 10:28:48,892:DEBUG    1.read current setting[r]
2018-08-30 10:28:48,894:DEBUG    2.enable PWM[e]
2018-08-30 10:28:48,894:DEBUG    3.disable PWM[d]
2018-08-30 10:28:48,897:DEBUG    4.set PWM high time[h]
2018-08-30 10:28:48,898:DEBUG    5.set PWM low time[l]
2018-08-30 10:28:48,901:DEBUG    6.back to upper level[b]
2018-08-30 10:28:48,901:DEBUG    7.quit[q]
2018-08-30 10:28:48,905:DEBUG    select option: Enter PWM low value:set PWM_LOW_TIME 37376(0x9200)
2018-08-30 10:28:48,907:DEBUG    ************************
2018-08-30 10:28:48,908:DEBUG    PWM Ref. Clock Control
2018-08-30 10:28:48,911:DEBUG    ************************
2018-08-30 10:28:48,913:DEBUG    1.read current setting[r]
2018-08-30 10:28:48,914:DEBUG    2.enable PWM[e]
2018-08-30 10:28:48,915:DEBUG    3.disable PWM[d]
2018-08-30 10:28:48,917:DEBUG    4.set PWM high time[h]
2018-08-30 10:28:48,920:DEBUG    5.set PWM low time[l]
2018-08-30 10:28:48,921:DEBUG    6.back to upper level[b]
2018-08-30 10:28:48,921:DEBUG    7.quit[q]
2018-08-30 10:28:48,923:DEBUG    select option:
2018-08-30 10:28:48,924:DEBUG    ************************
2018-08-30 10:28:48,927:DEBUG    PWM Ref. Clock Control
2018-08-30 10:28:48,927:DEBUG    ************************
2018-08-30 10:28:48,930:DEBUG    1.read current setting[r]
2018-08-30 10:28:48,931:DEBUG    2.enable PWM[e]
2018-08-30 10:28:48,934:DEBUG    3.disable PWM[d]
2018-08-30 10:28:48,934:DEBUG    4.set PWM high time[h]
2018-08-30 10:28:48,937:DEBUG    5.set PWM low time[l]
2018-08-30 10:28:48,937:DEBUG    6.back to upper level[b]
2018-08-30 10:28:48,938:DEBUG    7.quit[q]
2018-08-30 10:28:48,940:DEBUG    select option: PWM Control Exited
2018-08-30 10:28:48,944:DEBUG    [/etc/init.d/S14updatecfg] startup.cfg checker is not enabled...
2018-08-30 10:28:48,953:DEBUG    [/etc/init.d/S14updatecfg] Enable startup.cfg checker by setting u-boot environment variable 'cfgcheckerenable' to 1
2018-08-30 10:28:48,960:DEBUG    [/etc/init.d/S14updatecfg] Enable auto startup.cfg update by setting u-boot environment variable 'updatecfg' to 1
2018-08-30 10:28:48,961:DEBUG    mknod: /dev/i2c-0: File exists
2018-08-30 10:28:48,963:DEBUG    mknod: /dev/i2c-1: File exists
2018-08-30 10:28:48,966:DEBUG    date: invalid date ''
2018-08-30 10:28:48,969:DEBUG    [/etc/init.d/S80systemtime] Setting TimeZONE
2018-08-30 10:28:48,973:DEBUG    [/etc/init.d/S80systemtime] Set the default timezone to Los_Angeles
2018-08-30 10:28:48,974:DEBUG    [/etc/init.d/S81sshd] Entered...
2018-08-30 10:28:48,979:DEBUG    [/etc/init.d/S81sshd] passwd require system time not in 1970/01/01
2018-08-30 10:28:48,982:DEBUG    [/etc/init.d/S81sshd] set time to 1970/01/02...
2018-08-30 10:28:48,984:DEBUG    Fri Jan  2 00:00:00 PST 1970
2018-08-30 10:28:48,987:DEBUG    [/etc/init.d/S81sshd] Starting sshd...
2018-08-30 10:28:53,536:DEBUG    # 127.0.0.1 SSH-2.0-OpenSSH_6.1
2018-08-30 10:28:53,584:DEBUG    [/etc/init.d/S81sshd] Exited.
2018-08-30 10:28:53,601:DEBUG    killall: klogd: no process killed
2018-08-30 10:28:53,641:DEBUG    [/etc/init.d/S82httpd] Start httpd daemon
2018-08-30 10:28:53,644:DEBUG    Setting affinity to 0x1
2018-08-30 10:28:53,647:DEBUG    bind: Address already in use
2018-08-30 10:28:53,667:DEBUG    /usr/sbin/mini_httpd: started as root without requesting chroot(), warning only
2018-08-30 10:28:53,720:DEBUG    Waiting to resolve enodeB IP Address .
2018-08-30 10:28:58,684:DEBUG    . 10.102.81.61
2018-08-30 10:28:58,686:DEBUG    Setting affinity to 0x1
2018-08-30 10:28:58,688:DEBUG    [/etc/init.d/S82httpd] Start httpd done
2018-08-30 10:28:58,691:DEBUG    [/etc/init.d/S83wifi] QCA_WIFI_ENABLE default to 0
2018-08-30 10:28:58,694:DEBUG    Setting affinity to 0x1
2018-08-30 10:28:58,821:DEBUG    [/etc/init.d/S90startapp] UART1 BAUDRATE_UART1 configuration : 19200
2018-08-30 10:28:58,828:DEBUG    [/etc/init.d/S90startapp] Loading /bin/lsmD with bootoct BW=5, MODE=pltd and  coremask 0x8
2018-08-30 10:28:58,832:DEBUG    CVMX_SHARED: 0x120220000-0x120PP3:~CONSOLE-> Using device tree
2018-08-30 10:28:58,834:DEBUG    250000
2018-08-30 10:28:58,835:DEBUG    Active coremask = 0x7
2018-08-30 10:28:58,848:DEBUG    INFO: Launching application on coPP3:~CONSOLE->  Bootmem Allocation File Name: src/libcli.c  Function Name : cli_initMem and Line No 60
2018-08-30 10:28:58,851:DEBUG    PP3:~CONSOLE-> [CLI:] cli memory allocated successfully
2018-08-30 10:28:58,855:DEBUG    PP3:~CONSOLE-> [MAIN] lsmD Started in pltD mode
2018-08-30 10:28:58,865:DEBUG    PP3:~CONSOLE->  Bootmem Allocation File Name: sysLog.cpp  Function Name : getLogBuf and Line No 186
2018-08-30 10:28:58,872:DEBUG    PP3:~CONSOLE-> [core8] log buf allocated addr:0x33000000
2018-08-30 10:28:58,880:DEBUG    PP3:~CONSOLE->  Bootmem Allocation File Name: drvManager.cpp  Function Name : createSharedMemory and Line No 3566
2018-08-30 10:28:58,887:DEBUG    PP3:~CONSOLE->  Bootmem Allocation File Name: drvManager.cpp  Function Name : createSharedMemory and Line No 3566
2018-08-30 10:28:58,894:DEBUG    PP3:~CONSOLE->  Bootmem Allocation File Name: drvManager.cpp  Function Name : createSharedMemory and Line No 3566
2018-08-30 10:28:58,901:DEBUG    PP3:~CONSOLE->  Bootmem Allocation File Name: drvManager.cpp  Function Name : createSharedMemory and Line No 3566
2018-08-30 10:28:58,901:DEBUG    remask 0x8
2018-08-30 10:28:58,904:DEBUG    Available Coremask = 0x0
2018-08-30 10:28:58,907:DEBUG    [/etc/init.d/S90startapp] Executing  /sbin/se_start
2018-08-30 10:28:58,910:DEBUG    CVMX_SHARED: 0x120230000-0x120250000
2018-08-30 10:28:58,911:DEBUG    Active coremask = 0x7
2018-08-30 10:29:05,782:DEBUG    [/etc/init.d/S90startapp] Setting up the logger based on mode - selected pltd
2018-08-30 10:29:05,788:DEBUG    [/etc/init.d/S90startapp] ***** VERIFY DEFAULT VALUE USED : LOGDISPPORT 9991 *****
2018-08-30 10:29:05,796:DEBUG    [/etc/init.d/S90startapp] ***** VERIFY DEFAULT VALUE USED : LOGPARSERIP 10.102.81.100 *****
2018-08-30 10:29:05,799:DEBUG    [/etc/init.d/S90startapp] Start core2 Logger
2018-08-30 10:29:05,802:DEBUG    Setting affinity to 0x1
2018-08-30 10:29:05,805:DEBUG    CVMX_SHARED: 0x120220000-0x120250000
2018-08-30 10:29:05,805:DEBUG    Active coremask = 0x1
2018-08-30 10:29:05,809:DEBUG    input log port = 9991
2018-08-30 10:29:05,813:DEBUG    input log server ip addr = 10.102.81.100
2018-08-30 10:29:05,816:DEBUG    [core1] log buf allocated addr:0x33000000
2018-08-30 10:29:05,819:DEBUG    log buffer get success
2018-08-30 10:29:05,819:DEBUG    bin/
2018-08-30 10:29:05,821:DEBUG    bin/svnversion
2018-08-30 10:29:05,822:DEBUG    bin/core0app
2018-08-30 10:29:06,561:DEBUG    bin/ccli
2018-08-30 10:29:06,785:DEBUG    bin/lfmsoftstart
2018-08-30 10:29:06,786:DEBUG    bin/core1app
2018-08-30 10:29:07,076:DEBUG    lib64/
2018-08-30 10:29:07,078:DEBUG    lib64/libmemleak.so
2018-08-30 10:29:07,079:DEBUG    lib64/libsctp.so
2018-08-30 10:29:07,082:DEBUG    [/etc/init.d/S90startapp] Enable PPS
2018-08-30 10:29:07,088:DEBUG    [/etc/init.d/S90startapp] Set system to first use PTP 1PPS then change to internal
2018-08-30 10:29:07,142:DEBUG    [/etc/init.d/S90startapp] Checking for custom scripts . . .
2018-08-30 10:29:07,148:DEBUG    [/etc/init.d/S90startapp] Starting /usr/bin/bringup script
2018-08-30 10:29:07,153:DEBUG    [/usr/bin/bringup] : START Override DSP RF Interface parameters in FDD mode
2018-08-30 10:29:07,161:DEBUG    [/usr/bin/updatephyrfparams.sh] TXOFFSET=0x3BC4 RXOFFSET=0x4
2018-08-30 10:29:07,352:DEBUG    [/usr/bin/updatephyrfparams.
2018-08-30 10:29:07,357:DEBUG    sh] Enabling DDR INIT for DSP
2018-08-30 10:29:07,364:DEBUG    [/usr/bin/updatephyrfparams.sh] *******************************************************
2018-08-30 10:29:07,371:DEBUG    [/usr/bin/updatephyrfparams.sh] ***************CONFIGURED the DDR MEMORY***************
2018-08-30 10:29:07,378:DEBUG    [/usr/bin/updatephyrfparams.sh] *******************************************************
2018-08-30 10:29:07,382:DEBUG    [/usr/bin/bringup] : DONE Override DSP RF Interface parameters
2018-08-30 10:29:07,388:DEBUG    [/usr/bin/bringup] Preparing platform to run dl PLTD mode...
2018-08-30 10:29:07,392:DEBUG    ****** Getting Uboot Parameters *********
2018-08-30 10:29:07,743:DEBUG    *************** Starting Booting Procedure ***************
2018-08-30 10:29:07,744:DEBUG    1. Setting PWM Values:24072,37376
2018-08-30 10:29:07,746:DEBUG    Setting affinity to 0x1
2018-08-30 10:29:07,750:DEBUG    CVMX_SHARED: 0x120300000-0x120320000
2018-08-30 10:29:07,750:DEBUG    WARNING:
2018-08-30 10:29:07,757:DEBUG    Parameter checks are enabled. Expect some performance loss due to the extra checking
2018-08-30 10:29:07,759:DEBUG    WARNING:
2018-08-30 10:29:07,766:DEBUG    CSR address checks are enabled. Expect some performance loss due to the extra checking
2018-08-30 10:29:07,766:DEBUG    WARNING:
2018-08-30 10:29:07,775:DEBUG    POW state checks are enabled. Expect some performance loss due to the extra checking
2018-08-30 10:29:07,776:DEBUG    Active coremask = 0x1
2018-08-30 10:29:07,779:DEBUG    ****************************************
2018-08-30 10:29:07,782:DEBUG    RF Driver Main Menu, version 2015.07.15
2018-08-30 10:29:07,786:DEBUG    ****************************************
2018-08-30 10:29:07,789:DEBUG    0.SPI Device Select[spi]
2018-08-30 10:29:07,792:DEBUG    1.RFIC Soft Reset[rst]
2018-08-30 10:29:07,793:DEBUG    2.Init[i]
2018-08-30 10:29:07,796:DEBUG    3.Init with File[if]
2018-08-30 10:29:07,796:DEBUG    4.TX Freq[d]
2018-08-30 10:29:07,799:DEBUG    5.RX Freq[u]
2018-08-30 10:29:07,801:DEBUG    6.RX Gain Select[g]
2018-08-30 10:29:07,802:DEBUG    7.TX Attenuator Select[a]
2018-08-30 10:29:07,803:DEBUG    8.TX Power Select[t]
2018-08-30 10:29:07,805:DEBUG    9.RSSI Measure[s]
2018-08-30 10:29:07,806:DEBUG    10.GPIO Set[gpio]
2018-08-30 10:29:07,809:DEBUG    11.DAC Clock Control[dac,dax]
2018-08-30 10:29:07,812:DEBUG    12.PWM Clock Control[pwm]
2018-08-30 10:29:07,813:DEBUG    13.SPI read[r]
2018-08-30 10:29:07,815:DEBUG    14.SPI write[w]
2018-08-30 10:29:07,816:DEBUG    15.Cal TX Power[T]
2018-08-30 10:29:07,819:DEBUG    16.Cal RX RSSI[S]
2018-08-30 10:29:07,821:DEBUG    17.Cal Ref Clock[C]
2018-08-30 10:29:07,823:DEBUG    18.RF EEPROM Control[e]
2018-08-30 10:29:07,826:DEBUG    19.BB EEPROM Control[be]
2018-08-30 10:29:07,829:DEBUG    20.Temp Sensor read[mr,mb,mc]
2018-08-30 10:29:07,832:DEBUG    21.Temp Compensation[tp,td,tx]
2018-08-30 10:29:07,835:DEBUG    22.Dump registers to reg_dump.txt[dr]
2018-08-30 10:29:07,838:DEBUG    23.Read Attenuation & Gain[rag]
2018-08-30 10:29:07,838:DEBUG    24.Quit[q]
2018-08-30 10:29:07,842:DEBUG    Select the Option:
2018-08-30 10:29:07,845:DEBUG    ************************
2018-08-30 10:29:07,846:DEBUG    PWM Ref. Clock Control
2018-08-30 10:29:07,848:DEBUG    ************************
2018-08-30 10:29:07,849:DEBUG    1.read current setting[r]
2018-08-30 10:29:07,851:DEBUG    2.enable PWM[e]
2018-08-30 10:29:07,852:DEBUG    3.disable PWM[d]
2018-08-30 10:29:07,855:DEBUG    4.set PWM high time[h]
2018-08-30 10:29:07,858:DEBUG    5.set PWM low time[l]
2018-08-30 10:29:07,861:DEBUG    6.back to upper level[b]
2018-08-30 10:29:07,862:DEBUG    7.quit[q]
2018-08-30 10:29:07,868:DEBUG    select option: Enter PWM high value:set PWM_HIGH_TIME 24072(0x5e08)
2018-08-30 10:29:07,869:DEBUG    ************************
2018-08-30 10:29:07,871:DEBUG    PWM Ref. Clock Control
2018-08-30 10:29:07,875:DEBUG    ************************
2018-08-30 10:29:07,878:DEBUG    1.read current setting[r]
2018-08-30 10:29:07,881:DEBUG    2.enable PWM[e]
2018-08-30 10:29:07,881:DEBUG    3.disable PWM[d]
2018-08-30 10:29:07,884:DEBUG    4.set PWM high time[h]
2018-08-30 10:29:07,885:DEBUG    5.set PWM low time[l]
2018-08-30 10:29:07,888:DEBUG    6.back to upper level[b]
2018-08-30 10:29:07,888:DEBUG    7.quit[q]
2018-08-30 10:29:07,895:DEBUG    select option: Enter PWM low value:set PWM_LOW_TIME 37376(0x9200)
2018-08-30 10:29:07,898:DEBUG    ************************
2018-08-30 10:29:07,901:DEBUG    PWM Ref. Clock Control
2018-08-30 10:29:07,903:DEBUG    ************************
2018-08-30 10:29:07,904:DEBUG    1.read current setting[r]
2018-08-30 10:29:07,907:DEBUG    2.enable PWM[e]
2018-08-30 10:29:07,911:DEBUG    3.disable PWM[d]
2018-08-30 10:29:07,911:DEBUG    4.set PWM high time[h]
2018-08-30 10:29:07,914:DEBUG    5.set PWM low time[l]
2018-08-30 10:29:07,915:DEBUG    6.back to upper level[b]
2018-08-30 10:29:07,917:DEBUG    7.quit[q]
2018-08-30 10:29:07,917:DEBUG    select option:
2018-08-30 10:29:07,920:DEBUG    ************************
2018-08-30 10:29:07,924:DEBUG    PWM Ref. Clock Control
2018-08-30 10:29:07,927:DEBUG    ************************
2018-08-30 10:29:07,930:DEBUG    1.read current setting[r]
2018-08-30 10:29:07,930:DEBUG    2.enable PWM[e]
2018-08-30 10:29:07,931:DEBUG    3.disable PWM[d]
2018-08-30 10:29:07,934:DEBUG    4.set PWM high time[h]
2018-08-30 10:29:07,936:DEBUG    5.set PWM low time[l]
2018-08-30 10:29:07,937:DEBUG    6.back to upper level[b]
2018-08-30 10:29:07,940:DEBUG    7.quit[q]
2018-08-30 10:29:07,944:DEBUG    select option: PWM Control Exited
2018-08-30 10:29:08,540:DEBUG    2. Configure RF-IF HAB
2018-08-30 10:29:08,671:DEBUG    [BRINGUP] : DO
2018-08-30 10:29:08,970:DEBUG    NE Override DSP RF Interface parameters
2018-08-30 10:29:08,971:DEBUG    3. Configure RF-IC
2018-08-30 10:29:08,977:DEBUG    3.1 if /usr/bin/ad9362_init_zen5Mhz.txt d 1825 u 1730 a 1 18 a 2 18 g 1 25 g 2 25 gpio 8
2018-08-30 10:29:08,980:DEBUG    Setting affinity to 0x1
2018-08-30 10:29:08,982:DEBUG    CVMX_SHARED: 0x120300000-0x120320000
2018-08-30 10:29:08,983:DEBUG    WARNING:
2018-08-30 10:29:08,987:DEBUG    Parameter checks are enabled. Expect some performance loss due to the extra checking
2018-08-30 10:29:08,989:DEBUG    WARNING:
2018-08-30 10:29:08,994:DEBUG    CSR address checks are enabled. Expect some performance loss due to the extra checking
2018-08-30 10:29:08,994:DEBUG    WARNING:
2018-08-30 10:29:09,000:DEBUG    POW state checks are enabled. Expect some performance loss due to the extra checking
2018-08-30 10:29:09,002:DEBUG    Active coremask = 0x1
2018-08-30 10:29:09,005:DEBUG    ****************************************
2018-08-30 10:29:09,007:DEBUG    RF Driver Main Menu, version 2015.07.15
2018-08-30 10:29:09,010:DEBUG    ****************************************
2018-08-30 10:29:09,013:DEBUG    0.SPI Device Select[spi]
2018-08-30 10:29:09,015:DEBUG    1.RFIC Soft Reset[rst]
2018-08-30 10:29:09,015:DEBUG    2.Init[i]
2018-08-30 10:29:09,016:DEBUG    3.Init with File[if]
2018-08-30 10:29:09,017:DEBUG    4.TX Freq[d]
2018-08-30 10:29:09,019:DEBUG    5.RX Freq[u]
2018-08-30 10:29:09,020:DEBUG    6.RX Gain Select[g]
2018-08-30 10:29:09,023:DEBUG    7.TX Attenuator Select[a]
2018-08-30 10:29:09,025:DEBUG    8.TX Power Select[t]
2018-08-30 10:29:09,026:DEBUG    9.RSSI Measure[s]
2018-08-30 10:29:09,028:DEBUG    10.GPIO Set[gpio]
2018-08-30 10:29:09,029:DEBUG    11.DAC Clock Control[dac,dax]
2018-08-30 10:29:09,032:DEBUG    12.PWM Clock Control[pwm]
2018-08-30 10:29:09,032:DEBUG    13.SPI read[r]
2018-08-30 10:29:09,033:DEBUG    14.SPI write[w]
2018-08-30 10:29:09,036:DEBUG    15.Cal TX Power[T]
2018-08-30 10:29:09,036:DEBUG    16.Cal RX RSSI[S]
2018-08-30 10:29:09,039:DEBUG    17.Cal Ref Clock[C]
2018-08-30 10:29:09,040:DEBUG    18.RF EEPROM Control[e]
2018-08-30 10:29:09,042:DEBUG    19.BB EEPROM Control[be]
2018-08-30 10:29:09,046:DEBUG    20.Temp Sensor read[mr,mb,mc]
2018-08-30 10:29:09,048:DEBUG    21.Temp Compensation[tp,td,tx]
2018-08-30 10:29:09,049:DEBUG    22.Dump registers to reg_dump.txt[dr]
2018-08-30 10:29:09,052:DEBUG    23.Read Attenuation & Gain[rag]
2018-08-30 10:29:09,052:DEBUG    24.Quit[q]
2018-08-30 10:29:09,058:DEBUG    Select the Option:Enter the Filename Path:RFIC GPIO Reset Performed
2018-08-30 10:29:09,059:DEBUG    RFIC Initialization
2018-08-30 10:29:09,061:DEBUG    TIA calibration
2018-08-30 10:29:09,062:DEBUG    ADI calibration
2018-08-30 10:29:09,065:DEBUG    ****************************************
2018-08-30 10:29:09,068:DEBUG    RF Driver Main Menu, version 2015.07.15
2018-08-30 10:29:09,069:DEBUG    ****************************************
2018-08-30 10:29:09,072:DEBUG    0.SPI Device Select[spi]
2018-08-30 10:29:09,075:DEBUG    1.RFIC Soft Reset[rst]
2018-08-30 10:29:09,076:DEBUG    2.Init[i]
2018-08-30 10:29:09,078:DEBUG    3.Init with File[if]
2018-08-30 10:29:09,078:DEBUG    4.TX Freq[d]
2018-08-30 10:29:09,079:DEBUG    5.RX Freq[u]
2018-08-30 10:29:09,082:DEBUG    6.RX Gain Select[g]
2018-08-30 10:29:09,084:DEBUG    7.TX Attenuator Select[a]
2018-08-30 10:29:09,085:DEBUG    8.TX Power Select[t]
2018-08-30 10:29:09,086:DEBUG    9.RSSI Measure[s]
2018-08-30 10:29:09,088:DEBUG    10.GPIO Set[gpio]
2018-08-30 10:29:09,091:DEBUG    11.DAC Clock Control[dac,dax]
2018-08-30 10:29:09,092:DEBUG    12.PWM Clock Control[pwm]
2018-08-30 10:29:09,094:DEBUG    13.SPI read[r]
2018-08-30 10:29:09,095:DEBUG    14.SPI write[w]
2018-08-30 10:29:09,096:DEBUG    15.Cal TX Power[T]
2018-08-30 10:29:09,098:DEBUG    16.Cal RX RSSI[S]
2018-08-30 10:29:09,099:DEBUG    17.Cal Ref Clock[C]
2018-08-30 10:29:09,101:DEBUG    18.RF EEPROM Control[e]
2018-08-30 10:29:09,102:DEBUG    19.BB EEPROM Control[be]
2018-08-30 10:29:09,105:DEBUG    20.Temp Sensor read[mr,mb,mc]
2018-08-30 10:29:09,107:DEBUG    21.Temp Compensation[tp,td,tx]
2018-08-30 10:29:09,109:DEBUG    22.Dump registers to reg_dump.txt[dr]
2018-08-30 10:29:09,111:DEBUG    23.Read Attenuation & Gain[rag]
2018-08-30 10:29:09,112:DEBUG    24.Quit[q]
2018-08-30 10:29:09,117:DEBUG    Select the Option:Enter the TX frequency in MHz:Tx Frequency Set is Success
2018-08-30 10:29:09,119:DEBUG    ****************************************
2018-08-30 10:29:09,122:DEBUG    RF Driver Main Menu, version 2015.07.15
2018-08-30 10:29:09,127:DEBUG    ****************************************
2018-08-30 10:29:09,128:DEBUG    0.SPI Device Select[spi]
2018-08-30 10:29:09,130:DEBUG    1.RFIC Soft Reset[rst]
2018-08-30 10:29:09,131:DEBUG    2.Init[i]
2018-08-30 10:29:09,131:DEBUG    3.Init with File[if]
2018-08-30 10:29:09,132:DEBUG    4.TX Freq[d]
2018-08-30 10:29:09,134:DEBUG    5.RX Freq[u]
2018-08-30 10:29:09,135:DEBUG    6.RX Gain Select[g]
2018-08-30 10:29:09,138:DEBUG    7.TX Attenuator Select[a]
2018-08-30 10:29:09,140:DEBUG    8.TX Power Select[t]
2018-08-30 10:29:09,141:DEBUG    9.RSSI Measure[s]
2018-08-30 10:29:09,142:DEBUG    10.GPIO Set[gpio]
2018-08-30 10:29:09,144:DEBUG    11.DAC Clock Control[dac,dax]
2018-08-30 10:29:09,147:DEBUG    12.PWM Clock Control[pwm]
2018-08-30 10:29:09,148:DEBUG    13.SPI read[r]
2018-08-30 10:29:09,148:DEBUG    14.SPI write[w]
2018-08-30 10:29:09,151:DEBUG    15.Cal TX Power[T]
2018-08-30 10:29:09,151:DEBUG    16.Cal RX RSSI[S]
2018-08-30 10:29:09,154:DEBUG    17.Cal Ref Clock[C]
2018-08-30 10:29:09,155:DEBUG    18.RF EEPROM Control[e]
2018-08-30 10:29:09,158:DEBUG    19.BB EEPROM Control[be]
2018-08-30 10:29:09,161:DEBUG    20.Temp Sensor read[mr,mb,mc]
2018-08-30 10:29:09,163:DEBUG    21.Temp Compensation[tp,td,tx]
2018-08-30 10:29:09,164:DEBUG    22.Dump registers to reg_dump.txt[dr]
2018-08-30 10:29:09,167:DEBUG    23.Read Attenuation & Gain[rag]
2018-08-30 10:29:09,167:DEBUG    24.Quit[q]
2018-08-30 10:29:09,174:DEBUG    Select the Option:Enter the RX frequency in MHz:Rx Frequency Set is Success
2018-08-30 10:29:09,177:DEBUG    ****************************************
2018-08-30 10:29:09,180:DEBUG    RF Driver Main Menu, version 2015.07.15
2018-08-30 10:29:09,181:DEBUG    ****************************************
2018-08-30 10:29:09,184:DEBUG    0.SPI Device Select[spi]
2018-08-30 10:29:09,186:DEBUG    1.RFIC Soft Reset[rst]
2018-08-30 10:29:09,187:DEBUG    2.Init[i]
2018-08-30 10:29:09,187:DEBUG    3.Init with File[if]
2018-08-30 10:29:09,190:DEBUG    4.TX Freq[d]
2018-08-30 10:29:09,191:DEBUG    5.RX Freq[u]
2018-08-30 10:29:09,194:DEBUG    6.RX Gain Select[g]
2018-08-30 10:29:09,194:DEBUG    7.TX Attenuator Select[a]
2018-08-30 10:29:09,197:DEBUG    8.TX Power Select[t]
2018-08-30 10:29:09,197:DEBUG    9.RSSI Measure[s]
2018-08-30 10:29:09,198:DEBUG    10.GPIO Set[gpio]
2018-08-30 10:29:09,200:DEBUG    11.DAC Clock Control[dac,dax]
2018-08-30 10:29:09,203:DEBUG    12.PWM Clock Control[pwm]
2018-08-30 10:29:09,203:DEBUG    13.SPI read[r]
2018-08-30 10:29:09,206:DEBUG    14.SPI write[w]
2018-08-30 10:29:09,207:DEBUG    15.Cal TX Power[T]
2018-08-30 10:29:09,210:DEBUG    16.Cal RX RSSI[S]
2018-08-30 10:29:09,210:DEBUG    17.Cal Ref Clock[C]
2018-08-30 10:29:09,213:DEBUG    18.RF EEPROM Control[e]
2018-08-30 10:29:09,214:DEBUG    19.BB EEPROM Control[be]
2018-08-30 10:29:09,217:DEBUG    20.Temp Sensor read[mr,mb,mc]
2018-08-30 10:29:09,219:DEBUG    21.Temp Compensation[tp,td,tx]
2018-08-30 10:29:09,220:DEBUG    22.Dump registers to reg_dump.txt[dr]
2018-08-30 10:29:09,223:DEBUG    23.Read Attenuation & Gain[rag]
2018-08-30 10:29:09,226:DEBUG    24.Quit[q]
2018-08-30 10:29:09,230:DEBUG    Select the Option:Select Antenna port [1 or 2]:Current attenuation is 30
2018-08-30 10:29:09,232:DEBUG    Input attenuation [5 to 40 dB]:
2018-08-30 10:29:09,234:DEBUG    ****************************************
2018-08-30 10:29:09,286:DEBUG    RF Driver Main Menu, ve
2018-08-30 10:29:09,311:DEBUG    rsion 2015.07.15
2018-08-30 10:29:09,313:DEBUG    ****************************************
2018-08-30 10:29:09,315:DEBUG    0.SPI Device Select[spi]
2018-08-30 10:29:09,316:DEBUG    1.RFIC Soft Reset[rst]
2018-08-30 10:29:09,318:DEBUG    2.Init[i]
2018-08-30 10:29:09,319:DEBUG    3.Init with File[if]
2018-08-30 10:29:09,321:DEBUG    4.TX Freq[d]
2018-08-30 10:29:09,322:DEBUG    5.RX Freq[u]
2018-08-30 10:29:09,325:DEBUG    6.RX Gain Select[g]
2018-08-30 10:29:09,329:DEBUG    7.TX Attenuator Select[a]
2018-08-30 10:29:09,332:DEBUG    8.TX Power Select[t]
2018-08-30 10:29:09,335:DEBUG    9.RSSI Measure[s]
2018-08-30 10:29:09,341:DEBUG    10.GPIO Set[gpio]
2018-08-30 10:29:09,346:DEBUG    11.DAC Clock Control[dac,dax]
2018-08-30 10:29:09,351:DEBUG    12.PWM Clock Control[pwm]
2018-08-30 10:29:09,355:DEBUG    13.SPI read[r]
2018-08-30 10:29:09,358:DEBUG    14.SPI write[w]
2018-08-30 10:29:09,359:DEBUG    15.Cal TX Power[T]
2018-08-30 10:29:09,361:DEBUG    16.Cal RX RSSI[S]
2018-08-30 10:29:09,362:DEBUG    17.Cal Ref Clock[C]
2018-08-30 10:29:09,364:DEBUG    18.RF EEPROM Control[e]
2018-08-30 10:29:09,365:DEBUG    19.BB EEPROM Control[be]
2018-08-30 10:29:09,368:DEBUG    20.Temp Sensor read[mr,mb,mc]
2018-08-30 10:29:09,369:DEBUG    21.Temp Compensation[tp,td,tx]
2018-08-30 10:29:09,372:DEBUG    22.Dump registers to reg_dump.txt[dr]
2018-08-30 10:29:09,375:DEBUG    23.Read Attenuation & Gain[rag]
2018-08-30 10:29:09,377:DEBUG    24.Quit[q]
2018-08-30 10:29:09,381:DEBUG    Select the Option:Select Antenna port [1 or 2]:Current attenuation is 30
2018-08-30 10:29:09,382:DEBUG    Input attenuation [5 to 40 dB]:
2018-08-30 10:29:09,385:DEBUG    ****************************************
2018-08-30 10:29:09,388:DEBUG    RF Driver Main Menu, version 2015.07.15
2018-08-30 10:29:09,391:DEBUG    ****************************************
2018-08-30 10:29:09,394:DEBUG    0.SPI Device Select[spi]
2018-08-30 10:29:09,394:DEBUG    1.RFIC Soft Reset[rst]
2018-08-30 10:29:09,395:DEBUG    2.Init[i]
2018-08-30 10:29:09,398:DEBUG    3.Init with File[if]
2018-08-30 10:29:09,398:DEBUG    4.TX Freq[d]
2018-08-30 10:29:09,400:DEBUG    5.RX Freq[u]
2018-08-30 10:29:09,401:DEBUG    6.RX Gain Select[g]
2018-08-30 10:29:09,403:DEBUG    7.TX Attenuator Select[a]
2018-08-30 10:29:09,404:DEBUG    8.TX Power Select[t]
2018-08-30 10:29:09,405:DEBUG    9.RSSI Measure[s]
2018-08-30 10:29:09,407:DEBUG    10.GPIO Set[gpio]
2018-08-30 10:29:09,411:DEBUG    11.DAC Clock Control[dac,dax]
2018-08-30 10:29:09,411:DEBUG    12.PWM Clock Control[pwm]
2018-08-30 10:29:09,413:DEBUG    13.SPI read[r]
2018-08-30 10:29:09,414:DEBUG    14.SPI write[w]
2018-08-30 10:29:09,415:DEBUG    15.Cal TX Power[T]
2018-08-30 10:29:09,417:DEBUG    16.Cal RX RSSI[S]
2018-08-30 10:29:09,418:DEBUG    17.Cal Ref Clock[C]
2018-08-30 10:29:09,420:DEBUG    18.RF EEPROM Control[e]
2018-08-30 10:29:09,421:DEBUG    19.BB EEPROM Control[be]
2018-08-30 10:29:09,424:DEBUG    20.Temp Sensor read[mr,mb,mc]
2018-08-30 10:29:09,427:DEBUG    21.Temp Compensation[tp,td,tx]
2018-08-30 10:29:09,428:DEBUG    22.Dump registers to reg_dump.txt[dr]
2018-08-30 10:29:09,430:DEBUG    23.Read Attenuation & Gain[rag]
2018-08-30 10:29:09,431:DEBUG    24.Quit[q]
2018-08-30 10:29:09,436:DEBUG    Select the Option:Select Antenna[1 or 2]:Current gain is 55
2018-08-30 10:29:09,440:DEBUG    The Antenna 1 gain in dB [5 dB]to[60 dB]:Rx Gain for Antenna 1 is set
2018-08-30 10:29:09,444:DEBUG    ****************************************
2018-08-30 10:29:09,447:DEBUG    RF Driver Main Menu, version 2015.07.15
2018-08-30 10:29:09,448:DEBUG    ****************************************
2018-08-30 10:29:09,450:DEBUG    0.SPI Device Select[spi]
2018-08-30 10:29:09,451:DEBUG    1.RFIC Soft Reset[rst]
2018-08-30 10:29:09,453:DEBUG    2.Init[i]
2018-08-30 10:29:09,454:DEBUG    3.Init with File[if]
2018-08-30 10:29:09,456:DEBUG    4.TX Freq[d]
2018-08-30 10:29:09,457:DEBUG    5.RX Freq[u]
2018-08-30 10:29:09,460:DEBUG    6.RX Gain Select[g]
2018-08-30 10:29:09,463:DEBUG    7.TX Attenuator Select[a]
2018-08-30 10:29:09,463:DEBUG    8.TX Power Select[t]
2018-08-30 10:29:09,464:DEBUG    9.RSSI Measure[s]
2018-08-30 10:29:09,467:DEBUG    10.GPIO Set[gpio]
2018-08-30 10:29:09,469:DEBUG    11.DAC Clock Control[dac,dax]
2018-08-30 10:29:09,470:DEBUG    12.PWM Clock Control[pwm]
2018-08-30 10:29:09,471:DEBUG    13.SPI read[r]
2018-08-30 10:29:09,471:DEBUG    14.SPI write[w]
2018-08-30 10:29:09,474:DEBUG    15.Cal TX Power[T]
2018-08-30 10:29:09,476:DEBUG    16.Cal RX RSSI[S]
2018-08-30 10:29:09,477:DEBUG    17.Cal Ref Clock[C]
2018-08-30 10:29:09,479:DEBUG    18.RF EEPROM Control[e]
2018-08-30 10:29:09,480:DEBUG    19.BB EEPROM Control[be]
2018-08-30 10:29:09,483:DEBUG    20.Temp Sensor read[mr,mb,mc]
2018-08-30 10:29:09,484:DEBUG    21.Temp Compensation[tp,td,tx]
2018-08-30 10:29:09,487:DEBUG    22.Dump registers to reg_dump.txt[dr]
2018-08-30 10:29:09,490:DEBUG    23.Read Attenuation & Gain[rag]
2018-08-30 10:29:09,490:DEBUG    24.Quit[q]
2018-08-30 10:29:09,494:DEBUG    Select the Option:Select Antenna[1 or 2]:Current gain is 55
2018-08-30 10:29:09,499:DEBUG    The Antenna 2 gain in dB [5 dB]to[60 dB]:Rx Gain for Antenna 2 is set
2018-08-30 10:29:09,502:DEBUG    ****************************************
2018-08-30 10:29:09,503:DEBUG    RF Driver Main Menu, version 2015.07.15
2018-08-30 10:29:09,506:DEBUG    ****************************************
2018-08-30 10:29:09,509:DEBUG    0.SPI Device Select[spi]
2018-08-30 10:29:09,510:DEBUG    1.RFIC Soft Reset[rst]
2018-08-30 10:29:09,512:DEBUG    2.Init[i]
2018-08-30 10:29:09,513:DEBUG    3.Init with File[if]
2018-08-30 10:29:09,513:DEBUG    4.TX Freq[d]
2018-08-30 10:29:09,515:DEBUG    5.RX Freq[u]
2018-08-30 10:29:09,516:DEBUG    6.RX Gain Select[g]
2018-08-30 10:29:09,517:DEBUG    7.TX Attenuator Select[a]
2018-08-30 10:29:09,519:DEBUG    8.TX Power Select[t]
2018-08-30 10:29:09,520:DEBUG    9.RSSI Measure[s]
2018-08-30 10:29:09,523:DEBUG    10.GPIO Set[gpio]
2018-08-30 10:29:09,526:DEBUG    11.DAC Clock Control[dac,dax]
2018-08-30 10:29:09,528:DEBUG    12.PWM Clock Control[pwm]
2018-08-30 10:29:09,529:DEBUG    13.SPI read[r]
2018-08-30 10:29:09,529:DEBUG    14.SPI write[w]
2018-08-30 10:29:09,530:DEBUG    15.Cal TX Power[T]
2018-08-30 10:29:09,532:DEBUG    16.Cal RX RSSI[S]
2018-08-30 10:29:09,533:DEBUG    17.Cal Ref Clock[C]
2018-08-30 10:29:09,536:DEBUG    18.RF EEPROM Control[e]
2018-08-30 10:29:09,536:DEBUG    19.BB EEPROM Control[be]
2018-08-30 10:29:09,539:DEBUG    20.Temp Sensor read[mr,mb,mc]
2018-08-30 10:29:09,542:DEBUG    21.Temp Compensation[tp,td,tx]
2018-08-30 10:29:09,545:DEBUG    22.Dump registers to reg_dump.txt[dr]
2018-08-30 10:29:09,546:DEBUG    23.Read Attenuation & Gain[rag]
2018-08-30 10:29:09,548:DEBUG    24.Quit[q]
2018-08-30 10:29:09,549:DEBUG    Select the Option:GPIO value in Hex:
2018-08-30 10:29:09,552:DEBUG    ****************************************
2018-08-30 10:29:09,555:DEBUG    RF Driver Main Menu, version 2015.07.15
2018-08-30 10:29:09,559:DEBUG    ****************************************
2018-08-30 10:29:09,561:DEBUG    0.SPI Device Select[spi]
2018-08-30 10:29:09,562:DEBUG    1.RFIC Soft Reset[rst]
2018-08-30 10:29:09,563:DEBUG    2.Init[i]
2018-08-30 10:29:09,565:DEBUG    3.Init with File[if]
2018-08-30 10:29:09,565:DEBUG    4.TX Freq[d]
2018-08-30 10:29:09,566:DEBUG    5.RX Freq[u]
2018-08-30 10:29:09,569:DEBUG    6.RX Gain Select[g]
2018-08-30 10:29:09,569:DEBUG    7.TX Attenuator Select[a]
2018-08-30 10:29:09,572:DEBUG    8.TX Power Select[t]
2018-08-30 10:29:09,575:DEBUG    9.RSSI Measure[s]
2018-08-30 10:29:09,576:DEBUG    10.GPIO Set[gpio]
2018-08-30 10:29:09,578:DEBUG    11.DAC Clock Control[dac,dax]
2018-08-30 10:29:09,579:DEBUG    12.PWM Clock Control[pwm]
2018-08-30 10:29:09,581:DEBUG    13.SPI read[r]
2018-08-30 10:29:09,582:DEBUG    14.SPI write[w]
2018-08-30 10:29:09,584:DEBUG    15.Cal TX Power[T]
2018-08-30 10:29:09,585:DEBUG    16.Cal RX RSSI[S]
2018-08-30 10:29:09,586:DEBUG    17.Cal Ref Clock[C]
2018-08-30 10:29:09,588:DEBUG    18.RF EEPROM Control[e]
2018-08-30 10:29:09,592:DEBUG    19.BB EEPROM Control[be]
2018-08-30 10:29:09,594:DEBUG    20.Temp Sensor read[mr,mb,mc]
2018-08-30 10:29:09,595:DEBUG    21.Temp Compensation[tp,td,tx]
2018-08-30 10:29:09,598:DEBUG    22.Dump registers to reg_dump.txt[dr]
2018-08-30 10:29:09,601:DEBUG    23.Read Attenuation & Gain[rag]
2018-08-30 10:29:09,601:DEBUG    24.Quit[q]
2018-08-30 10:29:09,604:DEBUG    Select the Option:RF Module Driver Exited
2018-08-30 10:29:10,092:DEBUG    4. Configure PTP Module:0x411AAAAAAA
2018-08-30 10:29:11,148:DEBUG    DSP_RX0_DMEM.data
2018-08-30 10:29:11,243:DEBUG    DSP_RX0_IMEM.data
2018-08-30 10:29:11,339:DEBUG    DSP_RX0_SMEM.data
2018-08-30 10:29:11,434:DEBUG    DSP_RX1_DMEM.data
2018-08-30 10:29:11,515:DEBUG    DSP_RX1_IMEM.data
2018-08-30 10:29:11,578:DEBUG    DSP_RX1_SMEM.data
2018-08-30 10:29:11,676:DEBUG    DSP_TX_DMEM.data
2018-08-30 10:29:11,773:DEBUG    DSP_TX_IMEM.data
2018-08-30 10:29:11,851:DEBUG    DSP_TX_SMEM.data
2018-08-30 10:29:11,996:DEBUG    6. Get PLTD Test Vector:
2018-08-30 10:29:12,342:DEBUG    TV/
2018-08-30 10:29:12,342:DEBUG    TV/DL/
2018-08-30 10:29:12,344:DEBUG    TV/DL/SOC_tc0001/
2018-08-30 10:29:12,346:DEBUG    TV/DL/SOC_tc0001/Configuration_data/
2018-08-30 10:29:12,351:DEBUG    TV/DL/SOC_tc0001/Configuration_data/LTE_Femto_DlSysInfo.csv
2018-08-30 10:29:12,357:DEBUG    TV/DL/SOC_tc0001/Configuration_data/SocPhichdata.txt
2018-08-30 10:29:12,361:DEBUG    TV/DL/SOC_tc0001/Configuration_data/LTE_Femto_DlFixedSysInfo.csv
2018-08-30 10:29:12,364:DEBUG    TV/DL/SOC_tc0001/Configuration_data/systemInfo.csv
2018-08-30 10:29:12,365:DEBUG    TV/DL/SOC_tc0001/Configuration_data/HARQInfo.csv
2018-08-30 10:29:12,368:DEBUG    TV/DL/SOC_tc0001/Configuration_data/phichdata.txt
2018-08-30 10:29:12,371:DEBUG    TV/DL/SOC_tc0001/Configuration_data/siminfo.csv
2018-08-30 10:29:12,375:DEBUG    TV/DL/SOC_tc0001/Configuration_data/pbchdata.txt
2018-08-30 10:29:12,378:DEBUG    TV/DL/SOC_tc0001/Configuration_data/Sys_DL_TTI_conf.csv
2018-08-30 10:29:12,381:DEBUG    TV/DL/SOC_tc0001/Configuration_data/dlConfigInfo.csv
2018-08-30 10:29:12,382:DEBUG    TV/DL/SOC_tc0001/Testvectors/
2018-08-30 10:29:12,384:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/
2018-08-30 10:29:12,391:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI8_PdschCtrl.dat
2018-08-30 10:29:12,394:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI8_UlTpcGrant.dat
2018-08-30 10:29:12,398:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI4_CtrlNumData.dat
2018-08-30 10:29:12,401:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI0_CtrlNumData.dat
2018-08-30 10:29:12,407:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI3_CtrlNumData.dat
2018-08-30 10:29:12,411:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI3_UlTpcGrant.dat
2018-08-30 10:29:12,414:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI0_PdschCtrl.dat
2018-08-30 10:29:12,417:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI6_DlRachGrant.dat
2018-08-30 10:29:12,423:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI0_UlTpcGrant.dat
2018-08-30 10:29:12,427:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI1_CtrlNumData.dat
2018-08-30 10:29:12,430:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI5_PdschCtrl.dat
2018-08-30 10:29:12,434:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI5_UlTpcGrant.dat
2018-08-30 10:29:12,438:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI4_UlTpcGrant.dat
2018-08-30 10:29:12,443:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI2_PdschCtrl.dat
2018-08-30 10:29:12,447:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI7_PhichData.dat
2018-08-30 10:29:12,450:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI7_PdschCtrl.dat
2018-08-30 10:29:12,453:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI3_DlRachGrant.dat
2018-08-30 10:29:12,459:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI1_UlTpcGrant.dat
2018-08-30 10:29:12,461:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI4_PdschCtrl.dat
2018-08-30 10:29:12,466:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI5_DlRachGrant.dat
2018-08-30 10:29:12,469:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI4_DlRachGrant.dat
2018-08-30 10:29:12,473:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI9_CtrlNumData.dat
2018-08-30 10:29:12,477:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI2_CtrlNumData.dat
2018-08-30 10:29:12,480:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI6_PdschCtrl.dat
2018-08-30 10:29:12,484:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI3_PhichData.dat
2018-08-30 10:29:12,489:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI7_UlTpcGrant.dat
2018-08-30 10:29:12,493:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI6_CtrlNumData.dat
2018-08-30 10:29:12,496:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI9_PhichData.dat
2018-08-30 10:29:12,500:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI9_DlRachGrant.dat
2018-08-30 10:29:12,505:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI8_PhichData.dat
2018-08-30 10:29:12,509:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI2_PhichData.dat
2018-08-30 10:29:12,513:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI8_CtrlNumData.dat
2018-08-30 10:29:12,516:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI9_UlTpcGrant.dat
2018-08-30 10:29:12,519:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI2_UlTpcGrant.dat
2018-08-30 10:29:12,525:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI7_CtrlNumData.dat
2018-08-30 10:29:12,528:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SysSet.dat
2018-08-30 10:29:12,530:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI0_PhichData.dat
2018-08-30 10:29:12,535:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI1_PhichData.dat
2018-08-30 10:29:12,539:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI6_UlTpcGrant.dat
2018-08-30 10:29:12,542:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI8_DlRachGrant.dat
2018-08-30 10:29:12,546:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI5_CtrlNumData.dat
2018-08-30 10:29:12,549:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI2_DlRachGrant.dat
2018-08-30 10:29:12,553:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI1_DlRachGrant.dat
2018-08-30 10:29:12,559:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI3_PdschCtrl.dat
2018-08-30 10:29:12,562:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI9_PdschCtrl.dat
2018-08-30 10:29:12,565:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI5_PhichData.dat
2018-08-30 10:29:12,569:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI0_DlRachGrant.dat
2018-08-30 10:29:12,575:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI4_PhichData.dat
2018-08-30 10:29:12,578:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI6_PhichData.dat
2018-08-30 10:29:12,582:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI7_DlRachGrant.dat
2018-08-30 10:29:12,585:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/SFN0_TTI1_PdschCtrl.dat
2018-08-30 10:29:12,589:DEBUG    TV/DL/SOC_tc0001/Testvectors/CPU_DSP/PhyCtrl.dat
2018-08-30 10:29:12,592:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/
2018-08-30 10:29:12,693:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_ifft_in_IQswap_sfn0_tti8_ant0.dat
2018-08-30 10:29:12,697:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_rfSample_frame0_tti7_ant0.dat
2018-08-30 10:29:12,703:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pdsch0_2.dat
2018-08-30 10:29:12,709:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_rfSample_frame0_tti9_ant0.dat
2018-08-30 10:29:12,713:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_ifft_in_IQswap_sfn0_tti9_ant0.dat
2018-08-30 10:29:12,719:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_rfSample_frame0_tti0_ant0.dat
2018-08-30 10:29:12,726:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_ifft_in_IQswap_sfn0_tti7_ant0.dat
2018-08-30 10:29:12,730:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pdcch_9.dat
2018-08-30 10:29:12,733:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pdsch0_6.dat
2018-08-30 10:29:12,740:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/RFIF_rfSample_frame0_tti9_ant0.dat
2018-08-30 10:29:12,746:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_ifft_in_sfn0_tti4_ant0.dat
2018-08-30 10:29:12,750:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pcfich_3.dat
2018-08-30 10:29:12,757:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pcfich_9.dat
2018-08-30 10:29:12,760:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pdcch_8.dat
2018-08-30 10:29:12,763:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_phich_6.dat
2018-08-30 10:29:12,766:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pcfich_5.dat
2018-08-30 10:29:12,772:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_ifft_in_IQswap_sfn0_tti3_ant0.dat
2018-08-30 10:29:12,776:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_rfSample_frame0_tti1_ant0.dat
2018-08-30 10:29:12,779:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/RFIF_rfSample_frame0_tti8_ant0.dat
2018-08-30 10:29:12,783:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pdcch_2.dat
2018-08-30 10:29:12,788:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_rfSample_frame0_tti6_ant0.dat
2018-08-30 10:29:12,793:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_ifft_in_IQswap_sfn0_tti2_ant0.dat
2018-08-30 10:29:12,796:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pdcch_6.dat
2018-08-30 10:29:12,801:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_ifft_in_sfn0_tti8_ant0.dat
2018-08-30 10:29:12,803:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pdcch_3.dat
2018-08-30 10:29:12,808:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_phich_8.dat
2018-08-30 10:29:12,812:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_ifft_in_sfn0_tti0_ant0.dat
2018-08-30 10:29:12,815:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_ifft_in_IQswap_sfn0_tti1_ant0.dat
2018-08-30 10:29:12,819:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pcfich_0.dat
2018-08-30 10:29:12,823:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pdsch0_4.dat
2018-08-30 10:29:12,828:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pdcch_5.dat
2018-08-30 10:29:12,832:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_ifft_in_IQswap_sfn0_tti5_ant0.dat
2018-08-30 10:29:12,835:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_phich_3.dat
2018-08-30 10:29:12,839:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_ifft_in_sfn0_tti7_ant0.dat
2018-08-30 10:29:12,844:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_ifft_in_sfn0_tti2_ant0.dat
2018-08-30 10:29:12,846:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pdsch0_8.dat
2018-08-30 10:29:12,851:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_rfSample_frame0_tti4_ant0.dat
2018-08-30 10:29:12,857:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_rfSample_frame0_tti8_ant0.dat
2018-08-30 10:29:12,859:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pcfich_4.dat
2018-08-30 10:29:12,864:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pdsch0_3.dat
2018-08-30 10:29:12,867:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_phich_2.dat
2018-08-30 10:29:12,871:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pdsch0_0.dat
2018-08-30 10:29:12,875:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pdcch_4.dat
2018-08-30 10:29:12,878:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_rfSample_frame0_tti2_ant0.dat
2018-08-30 10:29:12,881:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pcfich_8.dat
2018-08-30 10:29:12,887:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_ifft_in_IQswap_sfn0_tti4_ant0.dat
2018-08-30 10:29:12,891:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pdsch0_1.dat
2018-08-30 10:29:12,895:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_ifft_in_sfn0_tti9_ant0.dat
2018-08-30 10:29:12,898:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pdsch0_9.dat
2018-08-30 10:29:12,903:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_ifft_in_sfn0_tti3_ant0.dat
2018-08-30 10:29:12,907:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_rfSample_frame0_tti3_ant0.dat
2018-08-30 10:29:12,911:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pdsch0_5.dat
2018-08-30 10:29:12,914:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_phich_5.dat
2018-08-30 10:29:12,918:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_rfSample_frame0_tti5_ant0.dat
2018-08-30 10:29:12,924:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_ifft_in_IQswap_sfn0_tti0_ant0.dat
2018-08-30 10:29:12,927:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pcfich_1.dat
2018-08-30 10:29:12,930:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pdcch_0.dat
2018-08-30 10:29:12,934:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/RFIF_rfSample_frame0_tti2_ant0.dat
2018-08-30 10:29:12,937:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pdcch_1.dat
2018-08-30 10:29:12,941:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_phich_4.dat
2018-08-30 10:29:12,946:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/RFIF_rfSample_frame0_tti3_ant0.dat
2018-08-30 10:29:12,950:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/RFIF_rfSample_frame0_tti5_ant0.dat
2018-08-30 10:29:12,953:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_phich_1.dat
2018-08-30 10:29:12,959:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/RFIF_rfSample_frame0_tti7_ant0.dat
2018-08-30 10:29:13,010:DEBUG    TV/DL/SOC_tc0001/Testvector
2018-08-30 10:29:13,035:DEBUG    s/PLT/RFIF_rfSample_frame0_tti1_ant0.dat
2018-08-30 10:29:13,042:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_phich_7.dat
2018-08-30 10:29:13,046:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_ifft_in_sfn0_tti5_ant0.dat
2018-08-30 10:29:13,051:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pcfich_2.dat
2018-08-30 10:29:13,058:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pdsch0_7.dat
2018-08-30 10:29:13,062:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_ifft_in_sfn0_tti1_ant0.dat
2018-08-30 10:29:13,068:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pcfich_7.dat
2018-08-30 10:29:13,072:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pcfich_6.dat
2018-08-30 10:29:13,076:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_phich_9.dat
2018-08-30 10:29:13,081:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_phich_0.dat
2018-08-30 10:29:13,086:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/RFIF_rfSample_frame0_tti6_ant0.dat
2018-08-30 10:29:13,094:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/RFIF_rfSample_frame0_tti4_ant0.dat
2018-08-30 10:29:13,098:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_ifft_in_sfn0_tti6_ant0.dat
2018-08-30 10:29:13,105:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/RFIF_rfSample_frame0_tti0_ant0.dat
2018-08-30 10:29:13,109:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pdcch_7.dat
2018-08-30 10:29:13,114:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_mem_pbch_0.dat
2018-08-30 10:29:13,118:DEBUG    TV/DL/SOC_tc0001/Testvectors/PLT/plt_ifft_in_IQswap_sfn0_tti6_ant0.dat
2018-08-30 10:29:13,124:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/
2018-08-30 10:29:13,128:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN04_PdschData1.dat
2018-08-30 10:29:13,132:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN02_PdschCtrl.dat
2018-08-30 10:29:13,138:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN00_PdschData0.dat
2018-08-30 10:29:13,144:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN06_PdschData1.dat
2018-08-30 10:29:13,148:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN00_PdschCtrl.dat
2018-08-30 10:29:13,153:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN07_PdschData1.dat
2018-08-30 10:29:13,158:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN09_PhichData.dat
2018-08-30 10:29:13,164:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN07_PdschCtrl.dat
2018-08-30 10:29:13,167:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN08_PdschData1.dat
2018-08-30 10:29:13,174:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN09_PdschData1.dat
2018-08-30 10:29:13,178:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN09_DlRachGrant.dat
2018-08-30 10:29:13,183:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN09_PdschCtrl.dat
2018-08-30 10:29:13,188:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN04_PcfichData.dat
2018-08-30 10:29:13,194:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN09_PbchData.dat
2018-08-30 10:29:13,197:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN09_PdschData0.dat
2018-08-30 10:29:13,200:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN06_PdschCtrl.dat
2018-08-30 10:29:13,204:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN07_PcfichData.dat
2018-08-30 10:29:13,209:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN03_PdschCtrl.dat
2018-08-30 10:29:13,211:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN06_PhichData.dat
2018-08-30 10:29:13,217:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN03_UlTpcGrant.dat
2018-08-30 10:29:13,220:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN04_PdschData0.dat
2018-08-30 10:29:13,226:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN06_UlTpcGrant.dat
2018-08-30 10:29:13,229:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN02_PdschData0.dat
2018-08-30 10:29:13,232:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN04_PhichData.dat
2018-08-30 10:29:13,236:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN07_PbchData.dat
2018-08-30 10:29:13,240:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN02_PcfichData.dat
2018-08-30 10:29:13,243:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN07_UlTpcGrant.dat
2018-08-30 10:29:13,247:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN08_PdschData0.dat
2018-08-30 10:29:13,250:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN06_DlRachGrant.dat
2018-08-30 10:29:13,255:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN03_PdschData1.dat
2018-08-30 10:29:13,259:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN08_UlTpcGrant.dat
2018-08-30 10:29:13,263:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN09_PcfichData.dat
2018-08-30 10:29:13,266:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN08_PhichData.dat
2018-08-30 10:29:13,269:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN03_DlRachGrant.dat
2018-08-30 10:29:13,275:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN01_PdschData0.dat
2018-08-30 10:29:13,278:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/DrvCellConfig.dat
2018-08-30 10:29:13,280:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN00_UlTpcGrant.dat
2018-08-30 10:29:13,285:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN02_PhichData.dat
2018-08-30 10:29:13,289:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN05_PdschCtrl.dat
2018-08-30 10:29:13,292:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN00_DlRachGrant.dat
2018-08-30 10:29:13,296:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN00_PdschData1.dat
2018-08-30 10:29:13,299:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN01_UlTpcGrant.dat
2018-08-30 10:29:13,303:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN01_PdschCtrl.dat
2018-08-30 10:29:13,309:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN01_PdschData1.dat
2018-08-30 10:29:13,312:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN08_PcfichData.dat
2018-08-30 10:29:13,315:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN05_PcfichData.dat
2018-08-30 10:29:13,319:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN05_UlTpcGrant.dat
2018-08-30 10:29:13,323:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN07_PdschData0.dat
2018-08-30 10:29:13,328:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN08_DlRachGrant.dat
2018-08-30 10:29:13,331:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN07_PhichData.dat
2018-08-30 10:29:13,335:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN00_PhichData.dat
2018-08-30 10:29:13,338:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN03_PhichData.dat
2018-08-30 10:29:13,342:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN00_PcfichData.dat
2018-08-30 10:29:13,345:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN06_PbchData.dat
2018-08-30 10:29:13,349:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN05_DlRachGrant.dat
2018-08-30 10:29:13,354:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN06_PdschData0.dat
2018-08-30 10:29:13,358:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN04_UlTpcGrant.dat
2018-08-30 10:29:13,361:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN07_DlRachGrant.dat
2018-08-30 10:29:13,365:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/DrvPhyCtrl.dat
2018-08-30 10:29:13,368:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN01_PbchData.dat
2018-08-30 10:29:13,371:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN02_PbchData.dat
2018-08-30 10:29:13,377:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN06_PcfichData.dat
2018-08-30 10:29:13,380:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN05_PbchData.dat
2018-08-30 10:29:13,382:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN02_DlRachGrant.dat
2018-08-30 10:29:13,388:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN05_PdschData1.dat
2018-08-30 10:29:13,391:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN01_PhichData.dat
2018-08-30 10:29:13,395:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN02_PdschData1.dat
2018-08-30 10:29:13,398:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN01_DlRachGrant.dat
2018-08-30 10:29:13,403:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN02_UlTpcGrant.dat
2018-08-30 10:29:13,407:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN09_UlTpcGrant.dat
2018-08-30 10:29:13,411:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN05_PdschData0.dat
2018-08-30 10:29:13,414:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN08_PdschCtrl.dat
2018-08-30 10:29:13,417:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN03_PdschData0.dat
2018-08-30 10:29:13,421:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN04_PbchData.dat
2018-08-30 10:29:13,426:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN04_PdschCtrl.dat
2018-08-30 10:29:13,430:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN03_PcfichData.dat
2018-08-30 10:29:13,433:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN00_PbchData.dat
2018-08-30 10:29:13,436:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN03_PbchData.dat
2018-08-30 10:29:13,441:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN04_DlRachGrant.dat
2018-08-30 10:29:13,446:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN05_PhichData.dat
2018-08-30 10:29:13,448:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN08_PbchData.dat
2018-08-30 10:29:13,453:DEBUG    TV/DL/SOC_tc0001/Testvectors/SOC_DRV/SFN01_PcfichData.dat
2018-08-30 10:29:13,453:DEBUG    TV/
2018-08-30 10:29:13,454:DEBUG    TV/UL/
2018-08-30 10:29:13,456:DEBUG    TV/UL/5m/
2018-08-30 10:29:13,457:DEBUG    TV/UL/5m/tc0901/
2018-08-30 10:29:13,460:DEBUG    TV/UL/5m/tc0901/ulBasebandSample_tti04.dat
2018-08-30 10:29:13,463:DEBUG    TV/UL/5m/tc0901/ulBasebandSample_tti07.dat
2018-08-30 10:29:13,466:DEBUG    TV/UL/5m/tc0901/UlDspSfData_tti04.dat
2018-08-30 10:29:13,467:DEBUG    TV/UL/5m/tc0901/ulBasebandSample_tti09.dat
2018-08-30 10:29:13,470:DEBUG    TV/UL/5m/tc0901/UlDspSfData_tti08.dat
2018-08-30 10:29:13,474:DEBUG    TV/UL/5m/tc0901/UlDspSfData_tti09.dat
2018-08-30 10:29:13,476:DEBUG    TV/UL/5m/tc0901/UlDspSfCtrl_tti04.dat
2018-08-30 10:29:13,479:DEBUG    TV/UL/5m/tc0901/UlDspSfData_tti03.dat
2018-08-30 10:29:13,482:DEBUG    TV/UL/5m/tc0901/ulBasebandSample_tti08.dat
2018-08-30 10:29:13,483:DEBUG    TV/UL/5m/tc0901/UlDspSfData_tti07.dat
2018-08-30 10:29:13,486:DEBUG    TV/UL/5m/tc0901/UlDspSfCtrl_tti09.dat
2018-08-30 10:29:13,490:DEBUG    TV/UL/5m/tc0901/ulBasebandSample_tti01.dat
2018-08-30 10:29:13,493:DEBUG    TV/UL/5m/tc0901/UlDspSfData_tti02.dat
2018-08-30 10:29:13,494:DEBUG    TV/UL/5m/tc0901/UlDspSfCtrl_tti00.dat
2018-08-30 10:29:13,497:DEBUG    TV/UL/5m/tc0901/ulBasebandSample_tti03.dat
2018-08-30 10:29:13,500:DEBUG    TV/UL/5m/tc0901/UlDspSfCtrl_tti06.dat
2018-08-30 10:29:13,503:DEBUG    TV/UL/5m/tc0901/UlDspCellSpecific.dat
2018-08-30 10:29:13,505:DEBUG    TV/UL/5m/tc0901/ulBasebandSample_tti05.dat
2018-08-30 10:29:13,509:DEBUG    TV/UL/5m/tc0901/ulBasebandSample_tti02.dat
2018-08-30 10:29:13,510:DEBUG    TV/UL/5m/tc0901/ulBasebandSample_tti00.dat
2018-08-30 10:29:13,530:DEBUG    TV/UL/5m/tc0901/UlDspSfData_tti00.dat
2018-08-30 10:29:13,532:DEBUG    TV/UL/5m/tc0901/UlDspSfCtrl_tti01.dat
2018-08-30 10:29:13,535:DEBUG    TV/UL/5m/tc0901/LsmUlDrvCellCfg.dat
2018-08-30 10:29:13,538:DEBUG    TV/UL/5m/tc0901/UlDspSfCtrl_tti07.dat
2018-08-30 10:29:13,542:DEBUG    TV/UL/5m/tc0901/UlDspSfCtrl_tti02.dat
2018-08-30 10:29:13,543:DEBUG    TV/UL/5m/tc0901/ulBasebandSample_tti06.dat
2018-08-30 10:29:13,588:DEBUG    TV/UL/5m/tc0901/LsmUlDrvSched.dat
2018-08-30 10:29:13,592:DEBUG    TV/UL/5m/tc0901/UlDspSfData_tti05.dat
2018-08-30 10:29:13,595:DEBUG    TV/UL/5m/tc0901/UlDspSfData_tti01.dat
2018-08-30 10:29:13,598:DEBUG    TV/UL/5m/tc0901/UlDspSfData_tti06.dat
2018-08-30 10:29:13,601:DEBUG    TV/UL/5m/tc0901/UlDspSfCtrl_tti08.dat
2018-08-30 10:29:13,605:DEBUG    TV/UL/5m/tc0901/UlDspSfCtrl_tti03.dat
2018-08-30 10:29:13,609:DEBUG    TV/UL/5m/tc0901/UlDspSfCtrl_tti05.dat
2018-08-30 10:29:14,581:DEBUG    7. Get PLTD Application :pltD
2018-08-30 10:29:15,917:DEBUG    9. Program DSP Image
2018-08-30 10:29:15,921:DEBUG    Setting affinity to 0x1
2018-08-30 10:29:15,924:DEBUG    CVMX_SHARED: 0x120250000-0x120280000
2018-08-30 10:29:15,927:DEBUG    Active coremask = 0x1
2018-08-30 10:29:15,931:DEBUG    ======================================================================
2018-08-30 10:29:15,936:DEBUG    Start CAZAC     Downloading!!!
2018-08-30 10:29:15,943:DEBUG    ======================================================================
2018-08-30 10:29:17,490:DEBUG    cazac table downloading is done
2018-08-30 10:29:17,506:DEBUG    calGrant table download is done
2018-08-30 10:29:18,349:DEBUG    ======================================================================
2018-08-30 10:29:18,354:DEBUG    Start DSP Image Downloading!!!
2018-08-30 10:29:18,359:DEBUG    ======================================================================
2018-08-30 10:29:18,361:DEBUG    Initialized.....OK!
2018-08-30 10:29:18,556:DEBUG    Load Image to IMEM....Complete!!
2018-08-30 10:29:18,571:DEBUG    Load Image to SMEM....Complete!!
2018-08-30 10:29:18,573:DEBUG    Load Image to DMEM....Complete!!
2018-08-30 10:29:18,588:DEBUG    SMEM downloading...OK!
2018-08-30 10:29:18,812:DEBUG    Load Image to IMEM....Complete!!
2018-08-30 10:29:18,842:DEBUG    Load Image to SMEM....Complete!!
2018-08-30 10:29:18,858:DEBUG    Load Image to DMEM....Complete!!
2018-08-30 10:29:18,875:DEBUG    SMEM downloading...OK!
2018-08-30 10:29:19,112:DEBUG    Load Image to IMEM....Complete!!
2018-08-30 10:29:19,115:DEBUG    Load Image to SMEM....Complete!!
2018-08-30 10:29:19,131:DEBUG    Load Image to DMEM....Complete!!
2018-08-30 10:29:19,147:DEBUG    SMEM downloading...OK!
2018-08-30 10:29:20,039:DEBUG    PP3:~CONSOLE->  Bootmem Allocation File Name: fapiInterfaceMgr.cpp  Function Name : sched_shm_alloc and Line No 403
2018-08-30 10:29:20,046:DEBUG    PP3:~CONSOLE-> [Control]SHM Create Successful :mpu8ShmSchedBase/mpu8CschedReqShmBase/mpu8CschedCnfShmBase
2018-08-30 10:29:20,051:DEBUG    PP3:~CONSOLE-> **************PLTD INIT DONE
2018-08-30 10:29:20,061:DEBUG    PP3:~CONSOLE->  Bootmem Allocation File Name: core2Stats.cpp  Function Name : intialiseCore2StatsShm and Line No 86
2018-08-30 10:29:20,069:DEBUG    PP3:~CONSOLE->  Bootmem Allocation File Name: core2Stats.cpp  Function Name : initialiseCavAlgoStatsShm and Line No 41
2018-08-30 10:29:20,078:DEBUG    PP3:~CONSOLE->  Bootmem Allocation File Name: core2Stats.cpp  Function Name : intialiseMlbStatsShm and Line No 113
2018-08-30 10:29:20,088:DEBUG    PP3:~CONSOLE->  Bootmem Allocation File Name: macMain.cpp  Function Name : mac_dma_alloc and Line No 1430
2018-08-30 10:29:20,096:DEBUG    PP3:~CONSOLE->  Bootmem Allocation File Name: macMain.cpp  Function Name : mac_dma_alloc and Line No 1459
2018-08-30 10:29:20,105:DEBUG    PP3:~CONSOLE->  Bootmem Allocation File Name: macMain.cpp  Function Name : mac_dma_alloc and Line No 1489
2018-08-30 10:29:20,112:DEBUG    PP3:~CONSOLE->  Bootmem Allocation File Name: macMain.cpp  Function Name : mac_dma_alloc and Line No 1519
2018-08-30 10:29:20,121:DEBUG    PP3:~CONSOLE->  Bootmem Allocation File Name: macMain.cpp  Function Name : mac_dma_alloc and Line No 1548
2018-08-30 10:29:20,127:DEBUG    PP3:~CONSOLE->  Bootmem Allocation File Name: macMain.cpp  Function Name : mac_dma_alloc and Line No 1576
2018-08-30 10:29:20,132:DEBUG    PP3:~CONSOLE->  Bootmem Allocation File Name: macMain.cpp  Function Name : mac_dma_alloc and Line No 1607
2018-08-30 10:29:20,135:DEBUG    PP3:~CONSOLE-> [Scheduler] Initialize Done
2018-08-30 10:29:20,142:DEBUG    PP3:~CONSOLE->  Bootmem Allocation File Name: macMain.cpp  Function Name : mac_oam_shm_alloc and Line No 1674
2018-08-30 10:29:20,148:DEBUG    PP3:~CONSOLE->  Bootmem Allocation File Name: macControl.cpp  Function Name : control_mem_init and Line No 100
2018-08-30 10:29:20,154:DEBUG    PP3:~CONSOLE-> [Control]SHM Create Successful : MAC_SHM_C0_C2
2018-08-30 10:29:20,160:DEBUG    PP3:~CONSOLE->  Bootmem Allocation File Name: macControl.cpp  Function Name : control_mem_init and Line No 133
2018-08-30 10:29:20,164:DEBUG    PP3:~CONSOLE-> [Control]SHM Create Successful : MAC_SHM_C2_C0
2018-08-30 10:29:20,171:DEBUG    PP3:~CONSOLE->  Bootmem Allocation File Name: core_analysis.cpp  Function Name : initaliseCoreAnalysisShm and Line No 38
2018-08-30 10:29:20,177:DEBUG    PP3:~CONSOLE-> SUCCESS: CoreCounterAnalysis: SHM alloc SUCCESS addr: 0xafbe30
2018-08-30 10:29:20,183:DEBUG    PP3:~CONSOLE->  Bootmem Allocation File Name: pltShmManager.cpp  Function Name : createSharedMemory and Line No 31
2018-08-30 10:29:21,266:DEBUG    [/usr/bin/bringup] Done setting dl PLTD mode.
2018-08-30 10:29:22,306:DEBUG    Setting
2018-08-30 10:29:22,516:DEBUG    up receive path for TIP board
2018-08-30 10:29:22,519:DEBUG    Setting affinity to 0x1
2018-08-30 10:29:22,523:DEBUG    CVMX_SHARED: 0x120300000-0x120320000
2018-08-30 10:29:22,523:DEBUG    WARNING:
2018-08-30 10:29:22,529:DEBUG    Parameter checks are enabled. Expect some performance loss due to the extra checking
2018-08-30 10:29:22,530:DEBUG    WARNING:
2018-08-30 10:29:22,538:DEBUG    CSR address checks are enabled. Expect some performance loss due to the extra checking
2018-08-30 10:29:22,539:DEBUG    WARNING:
2018-08-30 10:29:22,545:DEBUG    POW state checks are enabled. Expect some performance loss due to the extra checking
2018-08-30 10:29:22,546:DEBUG    Active coremask = 0x1
2018-08-30 10:29:22,549:DEBUG    RFIC Device Id = 65290
2018-08-30 10:29:22,553:DEBUG    ****************************************
2018-08-30 10:29:22,556:DEBUG    RF Driver Main Menu, version 2015.07.15
2018-08-30 10:29:22,559:DEBUG    ****************************************
2018-08-30 10:29:22,562:DEBUG    0.SPI Device Select[spi]
2018-08-30 10:29:22,565:DEBUG    1.RFIC Soft Reset[rst]
2018-08-30 10:29:22,565:DEBUG    2.Init[i]
2018-08-30 10:29:22,568:DEBUG    3.Init with File[if]
2018-08-30 10:29:22,569:DEBUG    4.TX Freq[d]
2018-08-30 10:29:22,571:DEBUG    5.RX Freq[u]
2018-08-30 10:29:22,572:DEBUG    6.RX Gain Select[g]
2018-08-30 10:29:22,573:DEBUG    7.TX Attenuator Select[a]
2018-08-30 10:29:22,575:DEBUG    8.TX Power Select[t]
2018-08-30 10:29:22,575:DEBUG    9.RSSI Measure[s]
2018-08-30 10:29:22,578:DEBUG    10.GPIO Set[gpio]
2018-08-30 10:29:22,579:DEBUG    11.DAC Clock Control[dac,dax]
2018-08-30 10:29:22,582:DEBUG    12.PWM Clock Control[pwm]
2018-08-30 10:29:22,582:DEBUG    13.SPI read[r]
2018-08-30 10:29:22,585:DEBUG    14.SPI write[w]
2018-08-30 10:29:22,586:DEBUG    15.Cal TX Power[T]
2018-08-30 10:29:22,588:DEBUG    16.Cal RX RSSI[S]
2018-08-30 10:29:22,589:DEBUG    17.Cal Ref Clock[C]
2018-08-30 10:29:22,592:DEBUG    18.RF EEPROM Control[e]
2018-08-30 10:29:22,592:DEBUG    19.BB EEPROM Control[be]
2018-08-30 10:29:22,595:DEBUG    20.Temp Sensor read[mr,mb,mc]
2018-08-30 10:29:22,596:DEBUG    21.Temp Compensation[tp,td,tx]
2018-08-30 10:29:22,599:DEBUG    22.Dump registers to reg_dump.txt[dr]
2018-08-30 10:29:22,602:DEBUG    23.Read Attenuation & Gain[rag]
2018-08-30 10:29:22,604:DEBUG    24.Quit[q]
2018-08-30 10:29:22,608:DEBUG    Select the Option:Enter the Address [Hex]:Enter the Value [Hex]:
2018-08-30 10:29:22,611:DEBUG    ****************************************
2018-08-30 10:29:22,612:DEBUG    RF Driver Main Menu, version 2015.07.15
2018-08-30 10:29:22,615:DEBUG    ****************************************
2018-08-30 10:29:22,618:DEBUG    0.SPI Device Select[spi]
2018-08-30 10:29:22,621:DEBUG    1.RFIC Soft Reset[rst]
2018-08-30 10:29:22,621:DEBUG    2.Init[i]
2018-08-30 10:29:22,622:DEBUG    3.Init with File[if]
2018-08-30 10:29:22,624:DEBUG    4.TX Freq[d]
2018-08-30 10:29:22,625:DEBUG    5.RX Freq[u]
2018-08-30 10:29:22,627:DEBUG    6.RX Gain Select[g]
2018-08-30 10:29:22,628:DEBUG    7.TX Attenuator Select[a]
2018-08-30 10:29:22,630:DEBUG    8.TX Power Select[t]
2018-08-30 10:29:22,631:DEBUG    9.RSSI Measure[s]
2018-08-30 10:29:22,632:DEBUG    10.GPIO Set[gpio]
2018-08-30 10:29:22,634:DEBUG    11.DAC Clock Control[dac,dax]
2018-08-30 10:29:22,637:DEBUG    12.PWM Clock Control[pwm]
2018-08-30 10:29:22,638:DEBUG    13.SPI read[r]
2018-08-30 10:29:22,640:DEBUG    14.SPI write[w]
2018-08-30 10:29:22,641:DEBUG    15.Cal TX Power[T]
2018-08-30 10:29:22,642:DEBUG    16.Cal RX RSSI[S]
2018-08-30 10:29:22,644:DEBUG    17.Cal Ref Clock[C]
2018-08-30 10:29:22,645:DEBUG    18.RF EEPROM Control[e]
2018-08-30 10:29:22,647:DEBUG    19.BB EEPROM Control[be]
2018-08-30 10:29:22,648:DEBUG    20.Temp Sensor read[mr,mb,mc]
2018-08-30 10:29:22,651:DEBUG    21.Temp Compensation[tp,td,tx]
2018-08-30 10:29:22,654:DEBUG    22.Dump registers to reg_dump.txt[dr]
2018-08-30 10:29:22,657:DEBUG    23.Read Attenuation & Gain[rag]
2018-08-30 10:29:22,657:DEBUG    24.Quit[q]
2018-08-30 10:29:22,661:DEBUG    Select the Option:Enter the Address [Hex]:Enter the Value [Hex]:
2018-08-30 10:29:22,664:DEBUG    ****************************************
2018-08-30 10:29:22,667:DEBUG    RF Driver Main Menu, version 2015.07.15
2018-08-30 10:29:22,668:DEBUG    ****************************************
2018-08-30 10:29:22,671:DEBUG    0.SPI Device Select[spi]
2018-08-30 10:29:22,673:DEBUG    1.RFIC Soft Reset[rst]
2018-08-30 10:29:22,674:DEBUG    2.Init[i]
2018-08-30 10:29:22,674:DEBUG    3.Init with File[if]
2018-08-30 10:29:22,677:DEBUG    4.TX Freq[d]
2018-08-30 10:29:22,677:DEBUG    5.RX Freq[u]
2018-08-30 10:29:22,678:DEBUG    6.RX Gain Select[g]
2018-08-30 10:29:22,680:DEBUG    7.TX Attenuator Select[a]
2018-08-30 10:29:22,681:DEBUG    8.TX Power Select[t]
2018-08-30 10:29:22,683:DEBUG    9.RSSI Measure[s]
2018-08-30 10:29:22,686:DEBUG    10.GPIO Set[gpio]
2018-08-30 10:29:22,687:DEBUG    11.DAC Clock Control[dac,dax]
2018-08-30 10:29:22,690:DEBUG    12.PWM Clock Control[pwm]
2018-08-30 10:29:22,690:DEBUG    13.SPI read[r]
2018-08-30 10:29:22,691:DEBUG    14.SPI write[w]
2018-08-30 10:29:22,693:DEBUG    15.Cal TX Power[T]
2018-08-30 10:29:22,694:DEBUG    16.Cal RX RSSI[S]
2018-08-30 10:29:22,696:DEBUG    17.Cal Ref Clock[C]
2018-08-30 10:29:22,697:DEBUG    18.RF EEPROM Control[e]
2018-08-30 10:29:22,700:DEBUG    19.BB EEPROM Control[be]
2018-08-30 10:29:22,703:DEBUG    20.Temp Sensor read[mr,mb,mc]
2018-08-30 10:29:22,706:DEBUG    21.Temp Compensation[tp,td,tx]
2018-08-30 10:29:22,707:DEBUG    22.Dump registers to reg_dump.txt[dr]
2018-08-30 10:29:22,710:DEBUG    23.Read Attenuation & Gain[rag]
2018-08-30 10:29:22,710:DEBUG    24.Quit[q]
2018-08-30 10:29:22,713:DEBUG    Select the Option:RF Module Driver Exited
2018-08-30 10:29:23,463:DEBUG    Setting affinity to 0x1
2018-08-30 10:29:23,466:DEBUG    CVMX_SHARED: 0x120300000-0x120320000
2018-08-30 10:29:23,467:DEBUG    WARNING:
2018-08-30 10:29:23,474:DEBUG    Parameter checks are enabled. Expect some performance loss due to the extra checking
2018-08-30 10:29:23,476:DEBUG    WARNING:
2018-08-30 10:29:23,480:DEBUG    CSR address checks are enabled. Expect some performance loss due to the extra checking
2018-08-30 10:29:23,483:DEBUG    WARNING:
2018-08-30 10:29:23,490:DEBUG    POW state checks are enabled. Expect some performance loss due to the extra checking
2018-08-30 10:29:23,493:DEBUG    Active coremask = 0x1
2018-08-30 10:29:23,496:DEBUG    usage: oct_fusion_rfic_drv-E2E [RFIC type] [DSP version]
2018-08-30 10:29:23,500:DEBUG    RFIC Device Id = 65290
2018-08-30 10:29:23,503:DEBUG    ****************************************
2018-08-30 10:29:23,507:DEBUG    RF Driver Main Menu, version 2015.07.15
2018-08-30 10:29:23,510:DEBUG    ****************************************
2018-08-30 10:29:23,513:DEBUG    0.SPI Device Select[spi]
2018-08-30 10:29:23,515:DEBUG    1.RFIC Soft Reset[rst]
2018-08-30 10:29:23,516:DEBUG    2.Init[i]
2018-08-30 10:29:23,519:DEBUG    3.Init with File[if]
2018-08-30 10:29:23,520:DEBUG    4.TX Freq[d]
2018-08-30 10:29:23,522:DEBUG    5.RX Freq[u]
2018-08-30 10:29:23,523:DEBUG    6.RX Gain Select[g]
2018-08-30 10:29:23,526:DEBUG    7.TX Attenuator Select[a]
2018-08-30 10:29:23,528:DEBUG    8.TX Power Select[t]
2018-08-30 10:29:23,529:DEBUG    9.RSSI Measure[s]
2018-08-30 10:29:23,530:DEBUG    10.GPIO Set[gpio]
2018-08-30 10:29:23,535:DEBUG    11.DAC Clock Control[dac,dax]
2018-08-30 10:29:23,536:DEBUG    12.PWM Clock Control[pwm]
2018-08-30 10:29:23,538:DEBUG    13.SPI read[r]
2018-08-30 10:29:23,539:DEBUG    14.SPI write[w]
2018-08-30 10:29:23,540:DEBUG    15.Cal TX Power[T]
2018-08-30 10:29:23,542:DEBUG    16.Cal RX RSSI[S]
2018-08-30 10:29:23,543:DEBUG    17.Cal Ref Clock[C]
2018-08-30 10:29:23,545:DEBUG    18.RF EEPROM Control[e]
2018-08-30 10:29:23,546:DEBUG    19.BB EEPROM Control[be]
2018-08-30 10:29:23,549:DEBUG    20.Temp Sensor read[mr,mb,mc]
2018-08-30 10:29:23,553:DEBUG    21.Temp Compensation[tp,td,tx]
2018-08-30 10:29:23,555:DEBUG    22.Dump registers to reg_dump.txt[dr]
2018-08-30 10:29:23,558:DEBUG    23.Read Attenuation & Gain[rag]
2018-08-30 10:29:23,559:DEBUG    24.Quit[q]
2018-08-30 10:29:23,562:DEBUG    Select the Option:Enter the Address [Hex]:Enter the Value [Hex]:
2018-08-30 10:29:23,565:DEBUG    ****************************************
2018-08-30 10:29:23,569:DEBUG    RF Driver Main Menu, version 2015.07.15
2018-08-30 10:29:23,572:DEBUG    ****************************************
2018-08-30 10:29:23,573:DEBUG    0.SPI Device Select[spi]
2018-08-30 10:29:23,575:DEBUG    1.RFIC Soft Reset[rst]
2018-08-30 10:29:23,576:DEBUG    2.Init[i]
2018-08-30 10:29:23,578:DEBUG    3.Init with File[if]
2018-08-30 10:29:23,578:DEBUG    4.TX Freq[d]
2018-08-30 10:29:23,579:DEBUG    5.RX Freq[u]
2018-08-30 10:29:23,581:DEBUG    6.RX Gain Select[g]
2018-08-30 10:29:23,584:DEBUG    7.TX Attenuator Select[a]
2018-08-30 10:29:23,585:DEBUG    8.TX Power Select[t]
2018-08-30 10:29:23,588:DEBUG    9.RSSI Measure[s]
2018-08-30 10:29:23,589:DEBUG    10.GPIO Set[gpio]
2018-08-30 10:29:23,592:DEBUG    11.DAC Clock Control[dac,dax]
2018-08-30 10:29:23,592:DEBUG    12.PWM Clock Control[pwm]
2018-08-30 10:29:23,594:DEBUG    13.SPI read[r]
2018-08-30 10:29:23,595:DEBUG    14.SPI write[w]
2018-08-30 10:29:23,596:DEBUG    15.Cal TX Power[T]
2018-08-30 10:29:23,598:DEBUG    16.Cal RX RSSI[S]
2018-08-30 10:29:23,598:DEBUG    17.Cal Ref Clock[C]
2018-08-30 10:29:23,601:DEBUG    18.RF EEPROM Control[e]
2018-08-30 10:29:23,604:DEBUG    19.BB EEPROM Control[be]
2018-08-30 10:29:23,605:DEBUG    20.Temp Sensor read[mr,mb,mc]
2018-08-30 10:29:23,608:DEBUG    21.Temp Compensation[tp,td,tx]
2018-08-30 10:29:23,609:DEBUG    22.Dump registers to reg_dump.txt[dr]
2018-08-30 10:29:23,611:DEBUG    23.Read Attenuation & Gain[rag]
2018-08-30 10:29:23,612:DEBUG    24.Quit[q]
2018-08-30 10:29:23,615:DEBUG    Select the Option:RF Module Driver Exited
2018-08-30 10:29:24,358:DEBUG    [/usr/bin/bringup] SmallCell in pltd mode
2018-08-30 10:29:24,361:DEBUG    Start fe-manager
2018-08-30 10:29:24,364:DEBUG    WARNING: Failed finding application /bin/fe-manager!
2018-08-30 10:29:24,368:DEBUG    [/etc/init.d/S90startapp] DONE
2018-08-30 10:29:24,369:DEBUG    sh: bad number
2018-08-30 10:29:24,371:DEBUG    /sbin/rc complete
2018-08-30 10:29:24,519:DEBUG    LSM login:
