Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: Pipeline_fpga.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Pipeline_fpga.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Pipeline_fpga"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : Pipeline_fpga
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/sean/Dropbox/CPU/CPU/ALU/ADD.v" into library work
Parsing module <ADD>.
Analyzing Verilog file "/home/sean/Dropbox/CPU/CPU/ALU/SUB.v" into library work
Parsing module <SUB>.
Analyzing Verilog file "/home/sean/Dropbox/CPU/CPU/Pipeline/MUX2.v" into library work
Parsing module <MUX2>.
Analyzing Verilog file "/home/sean/Dropbox/CPU/CPU/Pipeline/MUX.v" into library work
Parsing module <MUX4>.
Analyzing Verilog file "/home/sean/Dropbox/CPU/CPU/Peripheral/Peripheral.v" into library work
Parsing module <Peripheral>.
Analyzing Verilog file "/home/sean/Dropbox/CPU/CPU/Peripheral/divider_16.v" into library work
Parsing module <divider_16>.
Analyzing Verilog file "/home/sean/Dropbox/CPU/CPU/ALU/SHIFT.v" into library work
Parsing module <Shift>.
Analyzing Verilog file "/home/sean/Dropbox/CPU/CPU/ALU/LOGIC.v" into library work
Parsing module <Logic>.
Analyzing Verilog file "/home/sean/Dropbox/CPU/CPU/ALU/CMP.v" into library work
Parsing module <Compare>.
Analyzing Verilog file "/home/sean/Dropbox/CPU/CPU/ALU/ARITH.v" into library work
Parsing module <Arith>.
Analyzing Verilog file "/home/sean/Dropbox/CPU/CPU/Pipeline/rom.v" into library work
Parsing module <ROM>.
Analyzing Verilog file "/home/sean/Dropbox/CPU/CPU/Pipeline/Pipeline_Regfile.v" into library work
Parsing module <RegFile>.
Analyzing Verilog file "/home/sean/Dropbox/CPU/CPU/Pipeline/PC_REG.v" into library work
Parsing module <PC_REG>.
Analyzing Verilog file "/home/sean/Dropbox/CPU/CPU/Pipeline/MUX8.v" into library work
Parsing module <MUX8>.
Analyzing Verilog file "/home/sean/Dropbox/CPU/CPU/Pipeline/MEM_WB_REG.v" into library work
Parsing module <MEM_WB_REG>.
Analyzing Verilog file "/home/sean/Dropbox/CPU/CPU/Pipeline/IF_ID_REG.v" into library work
Parsing module <IF_ID_REG>.
Analyzing Verilog file "/home/sean/Dropbox/CPU/CPU/Pipeline/ID_EX_REG.v" into library work
Parsing module <ID_EX_REG>.
Analyzing Verilog file "/home/sean/Dropbox/CPU/CPU/Pipeline/Hazard_Detection_Unit.v" into library work
Parsing module <Hazard_Detection_Unit>.
Analyzing Verilog file "/home/sean/Dropbox/CPU/CPU/Pipeline/Forward_Unit.v" into library work
Parsing module <Forward_Unit>.
Analyzing Verilog file "/home/sean/Dropbox/CPU/CPU/Pipeline/EX_MEM_REG.v" into library work
Parsing module <EX_MEM_REG>.
Analyzing Verilog file "/home/sean/Dropbox/CPU/CPU/Pipeline/Extend.v" into library work
Parsing module <Extend>.
Analyzing Verilog file "/home/sean/Dropbox/CPU/CPU/Pipeline/Control_Unit.v" into library work
Parsing module <Control_Unit>.
Analyzing Verilog file "/home/sean/Dropbox/CPU/CPU/Peripheral/UART_Sender.v" into library work
Parsing module <UART_Sender>.
Analyzing Verilog file "/home/sean/Dropbox/CPU/CPU/Peripheral/UART_Receiver.v" into library work
Parsing module <UART_Receiver>.
Analyzing Verilog file "/home/sean/Dropbox/CPU/CPU/Peripheral/UART_Baud_Rate_Generator.v" into library work
Parsing module <UART_Baud_Rate_Generator>.
Analyzing Verilog file "/home/sean/Dropbox/CPU/CPU/Peripheral/DataMem.v" into library work
Parsing module <DataMem>.
Analyzing Verilog file "/home/sean/Dropbox/CPU/CPU/ALU/ALU.v" into library work
Parsing module <ALU>.
Analyzing Verilog file "/home/sean/Dropbox/CPU/CPU/Pipeline/Pipeline_Core.v" into library work
Parsing module <Pipeline_Core>.
Analyzing Verilog file "/home/sean/Dropbox/CPU/CPU/Peripheral/UART.v" into library work
Parsing module <UART>.
Parsing module <negedge_detc>.
Analyzing Verilog file "/home/sean/Dropbox/CPU/CPU/Pipeline/Pipeline_fpga.v" into library work
Parsing module <Pipeline_fpga>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Pipeline_fpga>.

Elaborating module <UART>.

Elaborating module <negedge_detc>.

Elaborating module <UART_Baud_Rate_Generator>.

Elaborating module <UART_Receiver>.

Elaborating module <divider_16>.

Elaborating module <UART_Sender>.
WARNING:HDLCompiler:462 - "/home/sean/Dropbox/CPU/CPU/Peripheral/UART_Sender.v" Line 38: if-condition does not match any sensitivity list edge
WARNING:HDLCompiler:1016 - "/home/sean/Dropbox/CPU/CPU/Pipeline/Pipeline_Core.v" Line 109: Port Zero is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/sean/Dropbox/CPU/CPU/Pipeline/Pipeline_Core.v" Line 276: Port IF_ID_Rd is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/sean/Dropbox/CPU/CPU/Pipeline/Pipeline_Core.v" Line 312: Port Zero is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/sean/Dropbox/CPU/CPU/Pipeline/Pipeline_Core.v" Line 357: Port read_acc is not connected to this instance

Elaborating module <Pipeline_Core>.

Elaborating module <MUX4>.

Elaborating module <MUX8>.

Elaborating module <MUX2>.

Elaborating module <PC_REG>.

Elaborating module <ADD>.

Elaborating module <ROM>.

Elaborating module <IF_ID_REG>.
WARNING:HDLCompiler:1127 - "/home/sean/Dropbox/CPU/CPU/Pipeline/Pipeline_Core.v" Line 130: Assignment to IF_ID_FORMAT ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/sean/Dropbox/CPU/CPU/Pipeline/Pipeline_Core.v" Line 137: Assignment to IF_ID_FUNCT ignored, since the identifier is never used

Elaborating module <Hazard_Detection_Unit>.

Elaborating module <RegFile>.

Elaborating module <Control_Unit>.

Elaborating module <Extend>.

Elaborating module <ID_EX_REG>.

Elaborating module <Forward_Unit>.

Elaborating module <ALU>.

Elaborating module <Arith>.

Elaborating module <SUB>.
WARNING:HDLCompiler:1127 - "/home/sean/Dropbox/CPU/CPU/ALU/SUB.v" Line 31: Assignment to m_zero ignored, since the identifier is never used

Elaborating module <Compare>.

Elaborating module <Logic>.

Elaborating module <Shift>.

Elaborating module <EX_MEM_REG>.
WARNING:HDLCompiler:1127 - "/home/sean/Dropbox/CPU/CPU/Pipeline/Pipeline_Core.v" Line 341: Assignment to EX_MEM_PCSrc ignored, since the identifier is never used

Elaborating module <DataMem>.

Elaborating module <Peripheral>.

Elaborating module <MEM_WB_REG>.
WARNING:HDLCompiler:552 - "/home/sean/Dropbox/CPU/CPU/Pipeline/Pipeline_Core.v" Line 276: Input port IF_ID_Rd[4] is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Pipeline_fpga>.
    Related source file is "/home/sean/Dropbox/CPU/CPU/Pipeline/Pipeline_fpga.v".
    Found 8-bit register for signal <count>.
    Found 1-bit register for signal <clk>.
    Found 8-bit adder for signal <count[7]_GND_1_o_add_1_OUT> created at line 57.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Pipeline_fpga> synthesized.

Synthesizing Unit <UART>.
    Related source file is "/home/sean/Dropbox/CPU/CPU/Peripheral/UART.v".
    Found 1-bit register for signal <RX_EFF>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <UART> synthesized.

Synthesizing Unit <negedge_detc>.
    Related source file is "/home/sean/Dropbox/CPU/CPU/Peripheral/UART.v".
    Found 2-bit register for signal <status>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <negedge_detc> synthesized.

Synthesizing Unit <UART_Baud_Rate_Generator>.
    Related source file is "/home/sean/Dropbox/CPU/CPU/Peripheral/UART_Baud_Rate_Generator.v".
    Found 9-bit register for signal <state>.
    Found 1-bit register for signal <clkout_reg>.
    Found 9-bit adder for signal <state[8]_GND_4_o_add_1_OUT> created at line 29.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <UART_Baud_Rate_Generator> synthesized.

Synthesizing Unit <UART_Receiver>.
    Related source file is "/home/sean/Dropbox/CPU/CPU/Peripheral/UART_Receiver.v".
    Found 8-bit register for signal <RX_DATA_REG>.
    Found 8-bit register for signal <RX_DATA_TEMP>.
    Found 8-bit register for signal <count>.
    Found 1-bit register for signal <sample_en>.
    Found 1-bit register for signal <x>.
    Found 1-bit register for signal <RX_STATUS_REG>.
    Found 8-bit adder for signal <count[7]_GND_5_o_add_3_OUT> created at line 54.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <UART_Receiver> synthesized.

Synthesizing Unit <divider_16>.
    Related source file is "/home/sean/Dropbox/CPU/CPU/Peripheral/divider_16.v".
    Found 3-bit register for signal <state>.
    Found 1-bit register for signal <clkout_reg>.
    Found 3-bit adder for signal <state[2]_GND_6_o_add_1_OUT> created at line 27.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <divider_16> synthesized.

Synthesizing Unit <UART_Sender>.
    Related source file is "/home/sean/Dropbox/CPU/CPU/Peripheral/UART_Sender.v".
WARNING:Xst:647 - Input <sysclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <TX_STATUS_REG>.
    Found 1-bit register for signal <UART_TX_REG>.
    Found 4-bit register for signal <count>.
    Found 1-bit register for signal <TX_DATA_REG<7>>.
    Found 1-bit register for signal <TX_DATA_REG<6>>.
    Found 1-bit register for signal <TX_DATA_REG<5>>.
    Found 1-bit register for signal <TX_DATA_REG<4>>.
    Found 1-bit register for signal <TX_DATA_REG<3>>.
    Found 1-bit register for signal <TX_DATA_REG<2>>.
    Found 1-bit register for signal <TX_DATA_REG<1>>.
    Found 1-bit register for signal <TX_DATA_REG<0>>.
    Found 4-bit adder for signal <count[3]_GND_7_o_add_0_OUT> created at line 66.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <UART_Sender> synthesized.

Synthesizing Unit <Pipeline_Core>.
    Related source file is "/home/sean/Dropbox/CPU/CPU/Pipeline/Pipeline_Core.v".
WARNING:Xst:2898 - Port 'IF_ID_Rd', unconnected in block instance 'Forward_Unit_INST', is tied to GND.
WARNING:Xst:2898 - Port 'ID_EX_Rd', unconnected in block instance 'Forward_Unit_INST', is tied to GND.
INFO:Xst:3210 - "/home/sean/Dropbox/CPU/CPU/Pipeline/Pipeline_Core.v" line 109: Output port <Zero> of the instance <PC_ADDER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/sean/Dropbox/CPU/CPU/Pipeline/Pipeline_Core.v" line 109: Output port <Overflow> of the instance <PC_ADDER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/sean/Dropbox/CPU/CPU/Pipeline/Pipeline_Core.v" line 109: Output port <Negative> of the instance <PC_ADDER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/sean/Dropbox/CPU/CPU/Pipeline/Pipeline_Core.v" line 121: Output port <FORMAT> of the instance <IF_ID_REG_INST> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/sean/Dropbox/CPU/CPU/Pipeline/Pipeline_Core.v" line 121: Output port <FUNCT> of the instance <IF_ID_REG_INST> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/sean/Dropbox/CPU/CPU/Pipeline/Pipeline_Core.v" line 312: Output port <Zero> of the instance <ConBA_ADD_INST> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/sean/Dropbox/CPU/CPU/Pipeline/Pipeline_Core.v" line 312: Output port <Overflow> of the instance <ConBA_ADD_INST> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/sean/Dropbox/CPU/CPU/Pipeline/Pipeline_Core.v" line 312: Output port <Negative> of the instance <ConBA_ADD_INST> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/sean/Dropbox/CPU/CPU/Pipeline/Pipeline_Core.v" line 328: Output port <oPCSrc> of the instance <EX_MEM_REG_INST> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/sean/Dropbox/CPU/CPU/Pipeline/Pipeline_Core.v" line 357: Output port <read_acc> of the instance <DataMem_INST> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/sean/Dropbox/CPU/CPU/Pipeline/Pipeline_Core.v" line 357: Output port <write_acc> of the instance <DataMem_INST> is unconnected or connected to loadless signal.
    Summary:
	inferred   2 Multiplexer(s).
Unit <Pipeline_Core> synthesized.

Synthesizing Unit <MUX4>.
    Related source file is "/home/sean/Dropbox/CPU/CPU/Pipeline/MUX.v".
    Found 32-bit 4-to-1 multiplexer for signal <oData> created at line 13.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX4> synthesized.

Synthesizing Unit <MUX8>.
    Related source file is "/home/sean/Dropbox/CPU/CPU/Pipeline/MUX8.v".
    Summary:
	no macro.
Unit <MUX8> synthesized.

Synthesizing Unit <MUX2>.
    Related source file is "/home/sean/Dropbox/CPU/CPU/Pipeline/MUX2.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX2> synthesized.

Synthesizing Unit <PC_REG>.
    Related source file is "/home/sean/Dropbox/CPU/CPU/Pipeline/PC_REG.v".
    Found 32-bit register for signal <oPC>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <PC_REG> synthesized.

Synthesizing Unit <ADD>.
    Related source file is "/home/sean/Dropbox/CPU/CPU/ALU/ADD.v".
    Found 32-bit adder for signal <S> created at line 27.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <ADD> synthesized.

Synthesizing Unit <ROM>.
    Related source file is "/home/sean/Dropbox/CPU/CPU/Pipeline/rom.v".
    Summary:
	no macro.
Unit <ROM> synthesized.

Synthesizing Unit <IF_ID_REG>.
    Related source file is "/home/sean/Dropbox/CPU/CPU/Pipeline/IF_ID_REG.v".
    Found 32-bit register for signal <oInstruction>.
    Found 32-bit register for signal <oNextPC>.
    Summary:
	inferred  64 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <IF_ID_REG> synthesized.

Synthesizing Unit <Hazard_Detection_Unit>.
    Related source file is "/home/sean/Dropbox/CPU/CPU/Pipeline/Hazard_Detection_Unit.v".
    Found 5-bit comparator equal for signal <ID_EX_Rt[4]_IF_ID_Rs[4]_equal_2_o> created at line 23
    Found 5-bit comparator equal for signal <ID_EX_Rt[4]_IF_ID_Rt[4]_equal_3_o> created at line 23
    Summary:
	inferred   2 Comparator(s).
Unit <Hazard_Detection_Unit> synthesized.

Synthesizing Unit <RegFile>.
    Related source file is "/home/sean/Dropbox/CPU/CPU/Pipeline/Pipeline_Regfile.v".
        STACK_BOTTOM = 32'b00111111111111111111111111111100
    Found 992-bit register for signal <n0050[991:0]>.
    Found 32-bit 31-to-1 multiplexer for signal <addr1[4]_RF_DATA[31][31]_wide_mux_1_OUT> created at line 13.
    Found 32-bit 31-to-1 multiplexer for signal <addr2[4]_RF_DATA[31][31]_wide_mux_4_OUT> created at line 14.
    Summary:
	inferred 992 D-type flip-flop(s).
	inferred  35 Multiplexer(s).
Unit <RegFile> synthesized.

Synthesizing Unit <Control_Unit>.
    Related source file is "/home/sean/Dropbox/CPU/CPU/Pipeline/Control_Unit.v".
        FORMAT_R = 6'b000000
        FORMAT_LW = 6'b100011
        FORMAT_SW = 6'b101011
        FORMAT_LUI = 6'b001111
        FORMAT_ADDI = 6'b001000
        FORMAT_ADDIU = 6'b001001
        FORMAT_ANDI = 6'b001100
        FORMAT_SLTI = 6'b001010
        FORMAT_SLTIU = 6'b001011
        FORMAT_BEQ = 6'b000100
        FORMAT_BNE = 6'b000101
        FORMAT_BLEZ = 6'b000110
        FORMAT_BGTZ = 6'b000111
        FORMAT_BLTZ = 6'b000001
        FORMAT_J = 6'b000010
        FORMAT_JAL = 6'b000011
        FUNCT_ADD = 6'b100000
        FUNCT_ADDU = 6'b100001
        FUNCT_SUB = 6'b100010
        FUNCT_SUBU = 6'b100011
        FUNCT_AND = 6'b100100
        FUNCT_OR = 6'b100101
        FUNCT_XOR = 6'b100110
        FUNCT_NOR = 6'b100111
        FUNCT_SLL = 6'b000000
        FUNCT_SRL = 6'b000010
        FUNCT_SRA = 6'b000011
        FUNCT_SLT = 6'b101010
        FUNCT_JR = 6'b001000
        FUNCT_JALR = 6'b001001
        PCSrc_ADD4 = 3'b000
        PCSrc_Branch = 3'b001
        PCSrc_JT = 3'b010
        PCSrc_Ra = 3'b011
        PCSrc_ILLOP = 3'b100
        PCSrc_XADR = 3'b101
        RegDst_Rd = 2'b00
        RegDst_Rt = 2'b01
        RegDst_Ra = 2'b10
        RegDst_Xp = 2'b11
        RegWr_EN = 1'b1
        RegWr_DIS = 1'b0
        ALUSrc1_REG = 1'b0
        ALUSrc1_SHA = 1'b1
        ALUSrc2_REG = 1'b0
        ALUSrc2_IMM = 1'b1
        ALU_ARITH = 2'b00
        ALUFUNC_ADD = 6'b000000
        ALUFUNC_SUB = 6'b000001
        ALU_LOGIC = 2'b01
        ALUFUNC_AND = 6'b011000
        ALUFUNC_OR = 6'b011110
        ALUFUNC_XOR = 6'b010110
        ALUFUNC_NOR = 6'b010001
        ALUFUNC_A = 6'b011010
        ALU_SHIFT = 2'b10
        ALUFUNC_SLL = 6'b100000
        ALUFUNC_SRL = 6'b100001
        ALUFUNC_SRA = 6'b100011
        ALU_CMP = 2'b11
        ALUFUNC_EQ = 6'b110011
        ALUFUNC_NEQ = 6'b110001
        ALUFUNC_LT = 6'b110101
        ALUFUNC_LEZ = 6'b111101
        ALUFUNC_GEZ = 6'b111001
        ALUFUNC_GTZ = 6'b111111
        Sign_EN = 1'b1
        Sign_DIS = 1'b0
        MemWr_EN = 1'b1
        MemWr_DIS = 1'b0
        MemRd_EN = 1'b1
        MemRd_DIS = 1'b0
        MemToReg_ALU = 2'b00
        MemToReg_MEM = 2'b01
        MemToReg_PC = 2'b10
        EXTOp_SIGNED = 1'b1
        EXTOp_UNSIGNED = 1'b0
        LUOp_EN = 1'b1
        LUOp_DIS = 1'b0
WARNING:Xst:647 - Input <Instruction<25:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 1-bit latch for signal <MemRd>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUSrc1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUFun<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUFun<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUFun<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUFun<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUFun<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUFun<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUSrc2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Sign>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <EXTOp>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LUOp>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <MemWr>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred  13 Latch(s).
	inferred  46 Multiplexer(s).
Unit <Control_Unit> synthesized.

Synthesizing Unit <Extend>.
    Related source file is "/home/sean/Dropbox/CPU/CPU/Pipeline/Extend.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <Extend> synthesized.

Synthesizing Unit <ID_EX_REG>.
    Related source file is "/home/sean/Dropbox/CPU/CPU/Pipeline/ID_EX_REG.v".
    Found 2-bit register for signal <oRegDst>.
    Found 2-bit register for signal <oMemToReg>.
    Found 6-bit register for signal <oALUFun>.
    Found 32-bit register for signal <oExtend>.
    Found 32-bit register for signal <oALUSrc2_ELSE>.
    Found 32-bit register for signal <oReadData1>.
    Found 32-bit register for signal <oReadData2>.
    Found 32-bit register for signal <oNextPC>.
    Found 5-bit register for signal <oRs>.
    Found 5-bit register for signal <oRt>.
    Found 5-bit register for signal <oRd>.
    Found 5-bit register for signal <oShamt>.
    Found 3-bit register for signal <oPCSrc>.
    Found 1-bit register for signal <oRegWr>.
    Found 1-bit register for signal <oALUSrc1>.
    Found 1-bit register for signal <oALUSrc2>.
    Found 1-bit register for signal <oSign>.
    Found 1-bit register for signal <oMemWr>.
    Found 1-bit register for signal <oMemRd>.
    Summary:
	inferred 199 D-type flip-flop(s).
	inferred  19 Multiplexer(s).
Unit <ID_EX_REG> synthesized.

Synthesizing Unit <Forward_Unit>.
    Related source file is "/home/sean/Dropbox/CPU/CPU/Pipeline/Forward_Unit.v".
    Found 5-bit comparator equal for signal <EX_MEM_RegDst[4]_ID_EX_Rs[4]_equal_3_o> created at line 22
    Found 5-bit comparator equal for signal <MEM_WB_RegDst[4]_ID_EX_Rs[4]_equal_7_o> created at line 28
    Found 5-bit comparator equal for signal <EX_MEM_RegDst[4]_ID_EX_Rt[4]_equal_12_o> created at line 36
    Found 5-bit comparator equal for signal <MEM_WB_RegDst[4]_ID_EX_Rt[4]_equal_16_o> created at line 42
    Summary:
	inferred   4 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <Forward_Unit> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "/home/sean/Dropbox/CPU/CPU/ALU/ALU.v".
        ALU_ARITH = 2'b00
        ALUFUNC_ADD = 6'b000000
        ALUFUNC_SUB = 6'b000001
        ALU_LOGIC = 2'b01
        ALUFUNC_AND = 6'b011000
        ALUFUNC_OR = 6'b011110
        ALUFUNC_XOR = 6'b010110
        ALUFUNC_NOR = 6'b010001
        ALUFUNC_A = 6'b011010
        ALU_SHIFT = 2'b10
        ALUFUNC_SLL = 6'b100000
        ALUFUNC_SRL = 6'b100001
        ALUFUNC_SRA = 6'b100011
        ALU_CMP = 2'b11
        ALUFUNC_EQ = 6'b110011
        ALUFUNC_NEQ = 6'b110001
        ALUFUNC_LT = 6'b110101
        ALUFUNC_LEZ = 6'b111101
        ALUFUNC_GEZ = 6'b111001
        ALUFUNC_GTZ = 6'b111111
    Found 32-bit 4-to-1 multiplexer for signal <S> created at line 20.
    Summary:
	inferred   1 Multiplexer(s).
Unit <ALU> synthesized.

Synthesizing Unit <Arith>.
    Related source file is "/home/sean/Dropbox/CPU/CPU/ALU/ARITH.v".
    Summary:
	inferred   4 Multiplexer(s).
Unit <Arith> synthesized.

Synthesizing Unit <SUB>.
    Related source file is "/home/sean/Dropbox/CPU/CPU/ALU/SUB.v".
INFO:Xst:3210 - "/home/sean/Dropbox/CPU/CPU/ALU/SUB.v" line 31: Output port <Zero> of the instance <m_add> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/sean/Dropbox/CPU/CPU/ALU/SUB.v" line 31: Output port <Overflow> of the instance <m_add> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/sean/Dropbox/CPU/CPU/ALU/SUB.v" line 31: Output port <Negative> of the instance <m_add> is unconnected or connected to loadless signal.
    Found 32-bit adder for signal <B[31]_GND_41_o_add_1_OUT> created at line 31.
    Found 1-bit comparator equal for signal <A[31]_B[31]_equal_4_o> created at line 62
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <SUB> synthesized.

Synthesizing Unit <Compare>.
    Related source file is "/home/sean/Dropbox/CPU/CPU/ALU/CMP.v".
        FT_CMP_EQ = 3'b001
        FT_CMP_NEQ = 3'b000
        FT_CMP_LT = 3'b010
        FT_CMP_LEZ = 3'b110
        FT_CMP_GEZ = 3'b100
        FT_CMP_GTZ = 3'b111
        ERROR_OUTPUT = 1'b1
WARNING:Xst:647 - Input <Overflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit 8-to-1 multiplexer for signal <S> created at line 21.
    Summary:
	inferred   1 Multiplexer(s).
Unit <Compare> synthesized.

Synthesizing Unit <Logic>.
    Related source file is "/home/sean/Dropbox/CPU/CPU/ALU/LOGIC.v".
        FT_LOGIC_AND = 4'b1000
        FT_LOGIC_OR = 4'b1110
        FT_LOGIC_XOR = 4'b0110
        FT_LOGIC_NOR = 4'b0001
        FT_LOGIC_A = 4'b1010
        ERROR_OUTPUT = 1
    Summary:
	inferred  12 Multiplexer(s).
Unit <Logic> synthesized.

Synthesizing Unit <Shift>.
    Related source file is "/home/sean/Dropbox/CPU/CPU/ALU/SHIFT.v".
        FT_SHIFT_SLL = 2'b00
        FT_SHIFT_SRL = 2'b01
        FT_SHIFT_SRA = 2'b11
        ERROR_OUTPUT = 1
    Found 32-bit 4-to-1 multiplexer for signal <GND_44_o_B[15]_mux_5_OUT> created at line 33.
    Found 32-bit 4-to-1 multiplexer for signal <GND_44_o_shift_16[23]_mux_12_OUT> created at line 42.
    Found 32-bit 4-to-1 multiplexer for signal <GND_44_o_shift_8[27]_mux_19_OUT> created at line 51.
    Found 32-bit 4-to-1 multiplexer for signal <GND_44_o_shift_4[29]_mux_26_OUT> created at line 60.
    Found 32-bit 4-to-1 multiplexer for signal <GND_44_o_shift_2[30]_mux_33_OUT> created at line 69.
    Summary:
	inferred  10 Multiplexer(s).
Unit <Shift> synthesized.

Synthesizing Unit <EX_MEM_REG>.
    Related source file is "/home/sean/Dropbox/CPU/CPU/Pipeline/EX_MEM_REG.v".
    Found 2-bit register for signal <oMemToReg>.
    Found 32-bit register for signal <oALUResult>.
    Found 32-bit register for signal <oReadData2>.
    Found 32-bit register for signal <oRegDst>.
    Found 32-bit register for signal <oNextPC>.
    Found 3-bit register for signal <oPCSrc>.
    Found 1-bit register for signal <oRegWr>.
    Found 1-bit register for signal <oMemWr>.
    Found 1-bit register for signal <oMemRd>.
    Summary:
	inferred 136 D-type flip-flop(s).
Unit <EX_MEM_REG> synthesized.

Synthesizing Unit <DataMem>.
    Related source file is "/home/sean/Dropbox/CPU/CPU/Peripheral/DataMem.v".
        RAM_SIZE = 16
        STACK_SIZE = 16
    Found 512-bit register for signal <n0101[511:0]>.
    Found 512-bit register for signal <n0100[511:0]>.
    Found 1-bit register for signal <write_acc>.
    Found 32-bit 16-to-1 multiplexer for signal <addr_eff[5]_RAM_DATA[15][31]_wide_mux_6_OUT> created at line 95.
    Found 32-bit 16-to-1 multiplexer for signal <addr_eff[11]_STACK_DATA[1023][31]_wide_mux_9_OUT> created at line 103.
    Found 10-bit comparator greater for signal <addr_eff[11]_GND_46_o_LessThan_6_o> created at line 94
    Found 10-bit comparator greater for signal <PWR_51_o_addr_eff[11]_LessThan_9_o> created at line 102
    Found 10-bit comparator lessequal for signal <n0025> created at line 155
    Summary:
	inferred 1025 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  42 Multiplexer(s).
Unit <DataMem> synthesized.

Synthesizing Unit <Peripheral>.
    Related source file is "/home/sean/Dropbox/CPU/CPU/Peripheral/Peripheral.v".
    Found 32-bit register for signal <TL>.
    Found 32-bit register for signal <TH>.
    Found 8-bit register for signal <led>.
    Found 8-bit register for signal <UART_TXD>.
    Found 12-bit register for signal <digits>.
    Found 1-bit register for signal <TCON<2>>.
    Found 1-bit register for signal <TCON<1>>.
    Found 1-bit register for signal <TCON<0>>.
    Found 1-bit register for signal <TX_EN>.
    Found 1-bit register for signal <write_acc>.
    Found 32-bit adder for signal <TL[31]_GND_47_o_add_16_OUT> created at line 92.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  97 D-type flip-flop(s).
	inferred  32 Latch(s).
	inferred  10 Multiplexer(s).
Unit <Peripheral> synthesized.

Synthesizing Unit <MEM_WB_REG>.
    Related source file is "/home/sean/Dropbox/CPU/CPU/Pipeline/MEM_WB_REG.v".
    Found 32-bit register for signal <oALUResult>.
    Found 32-bit register for signal <oReadData>.
    Found 32-bit register for signal <oRegDst>.
    Found 32-bit register for signal <oNextPC>.
    Found 2-bit register for signal <oMemToReg>.
    Found 1-bit register for signal <oRegWr>.
    Summary:
	inferred 131 D-type flip-flop(s).
Unit <MEM_WB_REG> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 12
 3-bit adder                                           : 2
 32-bit adder                                          : 6
 4-bit adder                                           : 1
 8-bit adder                                           : 2
 9-bit adder                                           : 1
# Registers                                            : 78
 1-bit register                                        : 34
 12-bit register                                       : 1
 2-bit register                                        : 5
 3-bit register                                        : 4
 32-bit register                                       : 18
 4-bit register                                        : 1
 5-bit register                                        : 4
 512-bit register                                      : 2
 6-bit register                                        : 1
 8-bit register                                        : 6
 9-bit register                                        : 1
 992-bit register                                      : 1
# Latches                                              : 45
 1-bit latch                                           : 45
# Comparators                                          : 10
 1-bit comparator equal                                : 1
 10-bit comparator greater                             : 2
 10-bit comparator lessequal                           : 1
 5-bit comparator equal                                : 6
# Multiplexers                                         : 225
 1-bit 2-to-1 multiplexer                              : 70
 1-bit 8-to-1 multiplexer                              : 1
 2-bit 2-to-1 multiplexer                              : 14
 3-bit 2-to-1 multiplexer                              : 11
 32-bit 16-to-1 multiplexer                            : 2
 32-bit 2-to-1 multiplexer                             : 102
 32-bit 31-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 13
 5-bit 2-to-1 multiplexer                              : 4
 6-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 4
 9-bit 2-to-1 multiplexer                              : 1
# Xors                                                 : 6
 1-bit xor2                                            : 5
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <oExtend_30> of sequential type is unconnected in block <ID_EX_REG_INST>.
WARNING:Xst:2677 - Node <oExtend_31> of sequential type is unconnected in block <ID_EX_REG_INST>.
WARNING:Xst:2677 - Node <oRegDst_5> of sequential type is unconnected in block <EX_MEM_REG_INST>.
WARNING:Xst:2677 - Node <oRegDst_6> of sequential type is unconnected in block <EX_MEM_REG_INST>.
WARNING:Xst:2677 - Node <oRegDst_7> of sequential type is unconnected in block <EX_MEM_REG_INST>.
WARNING:Xst:2677 - Node <oRegDst_8> of sequential type is unconnected in block <EX_MEM_REG_INST>.
WARNING:Xst:2677 - Node <oRegDst_9> of sequential type is unconnected in block <EX_MEM_REG_INST>.
WARNING:Xst:2677 - Node <oRegDst_10> of sequential type is unconnected in block <EX_MEM_REG_INST>.
WARNING:Xst:2677 - Node <oRegDst_11> of sequential type is unconnected in block <EX_MEM_REG_INST>.
WARNING:Xst:2677 - Node <oRegDst_12> of sequential type is unconnected in block <EX_MEM_REG_INST>.
WARNING:Xst:2677 - Node <oRegDst_13> of sequential type is unconnected in block <EX_MEM_REG_INST>.
WARNING:Xst:2677 - Node <oRegDst_14> of sequential type is unconnected in block <EX_MEM_REG_INST>.
WARNING:Xst:2677 - Node <oRegDst_15> of sequential type is unconnected in block <EX_MEM_REG_INST>.
WARNING:Xst:2677 - Node <oRegDst_16> of sequential type is unconnected in block <EX_MEM_REG_INST>.
WARNING:Xst:2677 - Node <oRegDst_17> of sequential type is unconnected in block <EX_MEM_REG_INST>.
WARNING:Xst:2677 - Node <oRegDst_18> of sequential type is unconnected in block <EX_MEM_REG_INST>.
WARNING:Xst:2677 - Node <oRegDst_19> of sequential type is unconnected in block <EX_MEM_REG_INST>.
WARNING:Xst:2677 - Node <oRegDst_20> of sequential type is unconnected in block <EX_MEM_REG_INST>.
WARNING:Xst:2677 - Node <oRegDst_21> of sequential type is unconnected in block <EX_MEM_REG_INST>.
WARNING:Xst:2677 - Node <oRegDst_22> of sequential type is unconnected in block <EX_MEM_REG_INST>.
WARNING:Xst:2677 - Node <oRegDst_23> of sequential type is unconnected in block <EX_MEM_REG_INST>.
WARNING:Xst:2677 - Node <oRegDst_24> of sequential type is unconnected in block <EX_MEM_REG_INST>.
WARNING:Xst:2677 - Node <oRegDst_25> of sequential type is unconnected in block <EX_MEM_REG_INST>.
WARNING:Xst:2677 - Node <oRegDst_26> of sequential type is unconnected in block <EX_MEM_REG_INST>.
WARNING:Xst:2677 - Node <oRegDst_27> of sequential type is unconnected in block <EX_MEM_REG_INST>.
WARNING:Xst:2677 - Node <oRegDst_28> of sequential type is unconnected in block <EX_MEM_REG_INST>.
WARNING:Xst:2677 - Node <oRegDst_29> of sequential type is unconnected in block <EX_MEM_REG_INST>.
WARNING:Xst:2677 - Node <oRegDst_30> of sequential type is unconnected in block <EX_MEM_REG_INST>.
WARNING:Xst:2677 - Node <oRegDst_31> of sequential type is unconnected in block <EX_MEM_REG_INST>.
WARNING:Xst:2677 - Node <oRegDst_5> of sequential type is unconnected in block <MEM_WB_REG_INST>.
WARNING:Xst:2677 - Node <oRegDst_6> of sequential type is unconnected in block <MEM_WB_REG_INST>.
WARNING:Xst:2677 - Node <oRegDst_7> of sequential type is unconnected in block <MEM_WB_REG_INST>.
WARNING:Xst:2677 - Node <oRegDst_8> of sequential type is unconnected in block <MEM_WB_REG_INST>.
WARNING:Xst:2677 - Node <oRegDst_9> of sequential type is unconnected in block <MEM_WB_REG_INST>.
WARNING:Xst:2677 - Node <oRegDst_10> of sequential type is unconnected in block <MEM_WB_REG_INST>.
WARNING:Xst:2677 - Node <oRegDst_11> of sequential type is unconnected in block <MEM_WB_REG_INST>.
WARNING:Xst:2677 - Node <oRegDst_12> of sequential type is unconnected in block <MEM_WB_REG_INST>.
WARNING:Xst:2677 - Node <oRegDst_13> of sequential type is unconnected in block <MEM_WB_REG_INST>.
WARNING:Xst:2677 - Node <oRegDst_14> of sequential type is unconnected in block <MEM_WB_REG_INST>.
WARNING:Xst:2677 - Node <oRegDst_15> of sequential type is unconnected in block <MEM_WB_REG_INST>.
WARNING:Xst:2677 - Node <oRegDst_16> of sequential type is unconnected in block <MEM_WB_REG_INST>.
WARNING:Xst:2677 - Node <oRegDst_17> of sequential type is unconnected in block <MEM_WB_REG_INST>.
WARNING:Xst:2677 - Node <oRegDst_18> of sequential type is unconnected in block <MEM_WB_REG_INST>.
WARNING:Xst:2677 - Node <oRegDst_19> of sequential type is unconnected in block <MEM_WB_REG_INST>.
WARNING:Xst:2677 - Node <oRegDst_20> of sequential type is unconnected in block <MEM_WB_REG_INST>.
WARNING:Xst:2677 - Node <oRegDst_21> of sequential type is unconnected in block <MEM_WB_REG_INST>.
WARNING:Xst:2677 - Node <oRegDst_22> of sequential type is unconnected in block <MEM_WB_REG_INST>.
WARNING:Xst:2677 - Node <oRegDst_23> of sequential type is unconnected in block <MEM_WB_REG_INST>.
WARNING:Xst:2677 - Node <oRegDst_24> of sequential type is unconnected in block <MEM_WB_REG_INST>.
WARNING:Xst:2677 - Node <oRegDst_25> of sequential type is unconnected in block <MEM_WB_REG_INST>.
WARNING:Xst:2677 - Node <oRegDst_26> of sequential type is unconnected in block <MEM_WB_REG_INST>.
WARNING:Xst:2677 - Node <oRegDst_27> of sequential type is unconnected in block <MEM_WB_REG_INST>.
WARNING:Xst:2677 - Node <oRegDst_28> of sequential type is unconnected in block <MEM_WB_REG_INST>.
WARNING:Xst:2677 - Node <oRegDst_29> of sequential type is unconnected in block <MEM_WB_REG_INST>.
WARNING:Xst:2677 - Node <oRegDst_30> of sequential type is unconnected in block <MEM_WB_REG_INST>.
WARNING:Xst:2677 - Node <oRegDst_31> of sequential type is unconnected in block <MEM_WB_REG_INST>.

Synthesizing (advanced) Unit <Pipeline_fpga>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <Pipeline_fpga> synthesized (advanced).

Synthesizing (advanced) Unit <UART_Baud_Rate_Generator>.
The following registers are absorbed into counter <state>: 1 register on signal <state>.
Unit <UART_Baud_Rate_Generator> synthesized (advanced).

Synthesizing (advanced) Unit <divider_16>.
The following registers are absorbed into counter <state>: 1 register on signal <state>.
Unit <divider_16> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 8
 32-bit adder                                          : 6
 4-bit adder                                           : 1
 8-bit adder                                           : 1
# Counters                                             : 4
 3-bit up counter                                      : 2
 8-bit up counter                                      : 1
 9-bit up counter                                      : 1
# Registers                                            : 2724
 Flip-Flops                                            : 2724
# Comparators                                          : 10
 1-bit comparator equal                                : 1
 10-bit comparator greater                             : 2
 10-bit comparator lessequal                           : 1
 5-bit comparator equal                                : 6
# Multiplexers                                         : 1299
 1-bit 16-to-1 multiplexer                             : 64
 1-bit 2-to-1 multiplexer                              : 1119
 1-bit 8-to-1 multiplexer                              : 1
 2-bit 2-to-1 multiplexer                              : 14
 3-bit 2-to-1 multiplexer                              : 9
 32-bit 2-to-1 multiplexer                             : 69
 32-bit 31-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 13
 5-bit 2-to-1 multiplexer                              : 4
 6-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 3
# Xors                                                 : 3
 1-bit xor2                                            : 2
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <oExtend_16> in Unit <ID_EX_REG> is equivalent to the following 15 FFs/Latches, which will be removed : <oExtend_17> <oExtend_18> <oExtend_19> <oExtend_20> <oExtend_21> <oExtend_22> <oExtend_23> <oExtend_24> <oExtend_25> <oExtend_26> <oExtend_27> <oExtend_28> <oExtend_29> <oExtend_30> <oExtend_31> 
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    TX_DATA_REG_7 in unit <UART_Sender>
    TX_DATA_REG_1 in unit <UART_Sender>
    TX_DATA_REG_2 in unit <UART_Sender>
    TX_DATA_REG_0 in unit <UART_Sender>
    TX_DATA_REG_4 in unit <UART_Sender>
    TX_DATA_REG_5 in unit <UART_Sender>
    TX_DATA_REG_3 in unit <UART_Sender>
    count_0 in unit <UART_Sender>
    TX_DATA_REG_6 in unit <UART_Sender>


Optimizing unit <Pipeline_fpga> ...

Optimizing unit <Pipeline_Core> ...

Optimizing unit <DataMem> ...

Optimizing unit <Peripheral> ...

Optimizing unit <PC_REG> ...

Optimizing unit <IF_ID_REG> ...

Optimizing unit <RegFile> ...

Optimizing unit <ID_EX_REG> ...

Optimizing unit <EX_MEM_REG> ...

Optimizing unit <MEM_WB_REG> ...

Optimizing unit <Control_Unit> ...

Optimizing unit <ROM> ...

Optimizing unit <Arith> ...

Optimizing unit <SUB> ...

Optimizing unit <Shift> ...

Optimizing unit <UART> ...

Optimizing unit <UART_Sender> ...

Optimizing unit <UART_Receiver> ...
WARNING:Xst:2677 - Node <Pipeline_Core_INST/DataMem_INST/write_acc> of sequential type is unconnected in block <Pipeline_fpga>.
WARNING:Xst:2677 - Node <Pipeline_Core_INST/DataMem_INST/peripheral_inst/write_acc> of sequential type is unconnected in block <Pipeline_fpga>.
WARNING:Xst:2677 - Node <Pipeline_Core_INST/EX_MEM_REG_INST/oRegDst_31> of sequential type is unconnected in block <Pipeline_fpga>.
WARNING:Xst:2677 - Node <Pipeline_Core_INST/EX_MEM_REG_INST/oRegDst_30> of sequential type is unconnected in block <Pipeline_fpga>.
WARNING:Xst:2677 - Node <Pipeline_Core_INST/EX_MEM_REG_INST/oRegDst_29> of sequential type is unconnected in block <Pipeline_fpga>.
WARNING:Xst:2677 - Node <Pipeline_Core_INST/EX_MEM_REG_INST/oRegDst_28> of sequential type is unconnected in block <Pipeline_fpga>.
WARNING:Xst:2677 - Node <Pipeline_Core_INST/EX_MEM_REG_INST/oRegDst_27> of sequential type is unconnected in block <Pipeline_fpga>.
WARNING:Xst:2677 - Node <Pipeline_Core_INST/EX_MEM_REG_INST/oRegDst_26> of sequential type is unconnected in block <Pipeline_fpga>.
WARNING:Xst:2677 - Node <Pipeline_Core_INST/EX_MEM_REG_INST/oRegDst_25> of sequential type is unconnected in block <Pipeline_fpga>.
WARNING:Xst:2677 - Node <Pipeline_Core_INST/EX_MEM_REG_INST/oRegDst_24> of sequential type is unconnected in block <Pipeline_fpga>.
WARNING:Xst:2677 - Node <Pipeline_Core_INST/EX_MEM_REG_INST/oRegDst_23> of sequential type is unconnected in block <Pipeline_fpga>.
WARNING:Xst:2677 - Node <Pipeline_Core_INST/EX_MEM_REG_INST/oRegDst_22> of sequential type is unconnected in block <Pipeline_fpga>.
WARNING:Xst:2677 - Node <Pipeline_Core_INST/EX_MEM_REG_INST/oRegDst_21> of sequential type is unconnected in block <Pipeline_fpga>.
WARNING:Xst:2677 - Node <Pipeline_Core_INST/EX_MEM_REG_INST/oRegDst_20> of sequential type is unconnected in block <Pipeline_fpga>.
WARNING:Xst:2677 - Node <Pipeline_Core_INST/EX_MEM_REG_INST/oRegDst_19> of sequential type is unconnected in block <Pipeline_fpga>.
WARNING:Xst:2677 - Node <Pipeline_Core_INST/EX_MEM_REG_INST/oRegDst_18> of sequential type is unconnected in block <Pipeline_fpga>.
WARNING:Xst:2677 - Node <Pipeline_Core_INST/EX_MEM_REG_INST/oRegDst_17> of sequential type is unconnected in block <Pipeline_fpga>.
WARNING:Xst:2677 - Node <Pipeline_Core_INST/EX_MEM_REG_INST/oRegDst_16> of sequential type is unconnected in block <Pipeline_fpga>.
WARNING:Xst:2677 - Node <Pipeline_Core_INST/EX_MEM_REG_INST/oRegDst_15> of sequential type is unconnected in block <Pipeline_fpga>.
WARNING:Xst:2677 - Node <Pipeline_Core_INST/EX_MEM_REG_INST/oRegDst_14> of sequential type is unconnected in block <Pipeline_fpga>.
WARNING:Xst:2677 - Node <Pipeline_Core_INST/EX_MEM_REG_INST/oRegDst_13> of sequential type is unconnected in block <Pipeline_fpga>.
WARNING:Xst:2677 - Node <Pipeline_Core_INST/EX_MEM_REG_INST/oRegDst_12> of sequential type is unconnected in block <Pipeline_fpga>.
WARNING:Xst:2677 - Node <Pipeline_Core_INST/EX_MEM_REG_INST/oRegDst_11> of sequential type is unconnected in block <Pipeline_fpga>.
WARNING:Xst:2677 - Node <Pipeline_Core_INST/EX_MEM_REG_INST/oRegDst_10> of sequential type is unconnected in block <Pipeline_fpga>.
WARNING:Xst:2677 - Node <Pipeline_Core_INST/EX_MEM_REG_INST/oRegDst_9> of sequential type is unconnected in block <Pipeline_fpga>.
WARNING:Xst:2677 - Node <Pipeline_Core_INST/EX_MEM_REG_INST/oRegDst_8> of sequential type is unconnected in block <Pipeline_fpga>.
WARNING:Xst:2677 - Node <Pipeline_Core_INST/EX_MEM_REG_INST/oRegDst_7> of sequential type is unconnected in block <Pipeline_fpga>.
WARNING:Xst:2677 - Node <Pipeline_Core_INST/EX_MEM_REG_INST/oRegDst_6> of sequential type is unconnected in block <Pipeline_fpga>.
WARNING:Xst:2677 - Node <Pipeline_Core_INST/EX_MEM_REG_INST/oRegDst_5> of sequential type is unconnected in block <Pipeline_fpga>.
WARNING:Xst:2677 - Node <Pipeline_Core_INST/EX_MEM_REG_INST/oPCSrc_2> of sequential type is unconnected in block <Pipeline_fpga>.
WARNING:Xst:2677 - Node <Pipeline_Core_INST/EX_MEM_REG_INST/oPCSrc_1> of sequential type is unconnected in block <Pipeline_fpga>.
WARNING:Xst:2677 - Node <Pipeline_Core_INST/EX_MEM_REG_INST/oPCSrc_0> of sequential type is unconnected in block <Pipeline_fpga>.
WARNING:Xst:2677 - Node <Pipeline_Core_INST/MEM_WB_REG_INST/oRegDst_31> of sequential type is unconnected in block <Pipeline_fpga>.
WARNING:Xst:2677 - Node <Pipeline_Core_INST/MEM_WB_REG_INST/oRegDst_30> of sequential type is unconnected in block <Pipeline_fpga>.
WARNING:Xst:2677 - Node <Pipeline_Core_INST/MEM_WB_REG_INST/oRegDst_29> of sequential type is unconnected in block <Pipeline_fpga>.
WARNING:Xst:2677 - Node <Pipeline_Core_INST/MEM_WB_REG_INST/oRegDst_28> of sequential type is unconnected in block <Pipeline_fpga>.
WARNING:Xst:2677 - Node <Pipeline_Core_INST/MEM_WB_REG_INST/oRegDst_27> of sequential type is unconnected in block <Pipeline_fpga>.
WARNING:Xst:2677 - Node <Pipeline_Core_INST/MEM_WB_REG_INST/oRegDst_26> of sequential type is unconnected in block <Pipeline_fpga>.
WARNING:Xst:2677 - Node <Pipeline_Core_INST/MEM_WB_REG_INST/oRegDst_25> of sequential type is unconnected in block <Pipeline_fpga>.
WARNING:Xst:2677 - Node <Pipeline_Core_INST/MEM_WB_REG_INST/oRegDst_24> of sequential type is unconnected in block <Pipeline_fpga>.
WARNING:Xst:2677 - Node <Pipeline_Core_INST/MEM_WB_REG_INST/oRegDst_23> of sequential type is unconnected in block <Pipeline_fpga>.
WARNING:Xst:2677 - Node <Pipeline_Core_INST/MEM_WB_REG_INST/oRegDst_22> of sequential type is unconnected in block <Pipeline_fpga>.
WARNING:Xst:2677 - Node <Pipeline_Core_INST/MEM_WB_REG_INST/oRegDst_21> of sequential type is unconnected in block <Pipeline_fpga>.
WARNING:Xst:2677 - Node <Pipeline_Core_INST/MEM_WB_REG_INST/oRegDst_20> of sequential type is unconnected in block <Pipeline_fpga>.
WARNING:Xst:2677 - Node <Pipeline_Core_INST/MEM_WB_REG_INST/oRegDst_19> of sequential type is unconnected in block <Pipeline_fpga>.
WARNING:Xst:2677 - Node <Pipeline_Core_INST/MEM_WB_REG_INST/oRegDst_18> of sequential type is unconnected in block <Pipeline_fpga>.
WARNING:Xst:2677 - Node <Pipeline_Core_INST/MEM_WB_REG_INST/oRegDst_17> of sequential type is unconnected in block <Pipeline_fpga>.
WARNING:Xst:2677 - Node <Pipeline_Core_INST/MEM_WB_REG_INST/oRegDst_16> of sequential type is unconnected in block <Pipeline_fpga>.
WARNING:Xst:2677 - Node <Pipeline_Core_INST/MEM_WB_REG_INST/oRegDst_15> of sequential type is unconnected in block <Pipeline_fpga>.
WARNING:Xst:2677 - Node <Pipeline_Core_INST/MEM_WB_REG_INST/oRegDst_14> of sequential type is unconnected in block <Pipeline_fpga>.
WARNING:Xst:2677 - Node <Pipeline_Core_INST/MEM_WB_REG_INST/oRegDst_13> of sequential type is unconnected in block <Pipeline_fpga>.
WARNING:Xst:2677 - Node <Pipeline_Core_INST/MEM_WB_REG_INST/oRegDst_12> of sequential type is unconnected in block <Pipeline_fpga>.
WARNING:Xst:2677 - Node <Pipeline_Core_INST/MEM_WB_REG_INST/oRegDst_11> of sequential type is unconnected in block <Pipeline_fpga>.
WARNING:Xst:2677 - Node <Pipeline_Core_INST/MEM_WB_REG_INST/oRegDst_10> of sequential type is unconnected in block <Pipeline_fpga>.
WARNING:Xst:2677 - Node <Pipeline_Core_INST/MEM_WB_REG_INST/oRegDst_9> of sequential type is unconnected in block <Pipeline_fpga>.
WARNING:Xst:2677 - Node <Pipeline_Core_INST/MEM_WB_REG_INST/oRegDst_8> of sequential type is unconnected in block <Pipeline_fpga>.
WARNING:Xst:2677 - Node <Pipeline_Core_INST/MEM_WB_REG_INST/oRegDst_7> of sequential type is unconnected in block <Pipeline_fpga>.
WARNING:Xst:2677 - Node <Pipeline_Core_INST/MEM_WB_REG_INST/oRegDst_6> of sequential type is unconnected in block <Pipeline_fpga>.
WARNING:Xst:2677 - Node <Pipeline_Core_INST/MEM_WB_REG_INST/oRegDst_5> of sequential type is unconnected in block <Pipeline_fpga>.
INFO:Xst:2261 - The FF/Latch <Pipeline_Core_INST/ID_EX_REG_INST/oShamt_0> in Unit <Pipeline_fpga> is equivalent to the following FF/Latch, which will be removed : <Pipeline_Core_INST/ID_EX_REG_INST/oExtend_6> 
INFO:Xst:2261 - The FF/Latch <Pipeline_Core_INST/ID_EX_REG_INST/oShamt_1> in Unit <Pipeline_fpga> is equivalent to the following FF/Latch, which will be removed : <Pipeline_Core_INST/ID_EX_REG_INST/oExtend_7> 
INFO:Xst:2261 - The FF/Latch <Pipeline_Core_INST/ID_EX_REG_INST/oShamt_2> in Unit <Pipeline_fpga> is equivalent to the following FF/Latch, which will be removed : <Pipeline_Core_INST/ID_EX_REG_INST/oExtend_8> 
INFO:Xst:2261 - The FF/Latch <Pipeline_Core_INST/ID_EX_REG_INST/oShamt_3> in Unit <Pipeline_fpga> is equivalent to the following FF/Latch, which will be removed : <Pipeline_Core_INST/ID_EX_REG_INST/oExtend_9> 
INFO:Xst:2261 - The FF/Latch <Pipeline_Core_INST/ID_EX_REG_INST/oShamt_4> in Unit <Pipeline_fpga> is equivalent to the following FF/Latch, which will be removed : <Pipeline_Core_INST/ID_EX_REG_INST/oExtend_10> 
INFO:Xst:2261 - The FF/Latch <Pipeline_Core_INST/ID_EX_REG_INST/oExtend_11> in Unit <Pipeline_fpga> is equivalent to the following FF/Latch, which will be removed : <Pipeline_Core_INST/ID_EX_REG_INST/oRd_0> 
INFO:Xst:2261 - The FF/Latch <Pipeline_Core_INST/ID_EX_REG_INST/oExtend_12> in Unit <Pipeline_fpga> is equivalent to the following FF/Latch, which will be removed : <Pipeline_Core_INST/ID_EX_REG_INST/oRd_1> 
INFO:Xst:2261 - The FF/Latch <Pipeline_Core_INST/ID_EX_REG_INST/oExtend_13> in Unit <Pipeline_fpga> is equivalent to the following FF/Latch, which will be removed : <Pipeline_Core_INST/ID_EX_REG_INST/oRd_2> 
INFO:Xst:2261 - The FF/Latch <Pipeline_Core_INST/ID_EX_REG_INST/oExtend_14> in Unit <Pipeline_fpga> is equivalent to the following FF/Latch, which will be removed : <Pipeline_Core_INST/ID_EX_REG_INST/oRd_3> 
INFO:Xst:2261 - The FF/Latch <Pipeline_Core_INST/ID_EX_REG_INST/oExtend_15> in Unit <Pipeline_fpga> is equivalent to the following FF/Latch, which will be removed : <Pipeline_Core_INST/ID_EX_REG_INST/oRd_4> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Pipeline_fpga, actual ratio is 73.
FlipFlop Pipeline_Core_INST/EX_MEM_REG_INST/oALUResult_2 has been replicated 1 time(s)
FlipFlop Pipeline_Core_INST/EX_MEM_REG_INST/oALUResult_3 has been replicated 1 time(s)
FlipFlop Pipeline_Core_INST/EX_MEM_REG_INST/oALUResult_4 has been replicated 1 time(s)
FlipFlop Pipeline_Core_INST/EX_MEM_REG_INST/oALUResult_5 has been replicated 1 time(s)
FlipFlop Pipeline_Core_INST/EX_MEM_REG_INST/oRegWr has been replicated 1 time(s)
FlipFlop Pipeline_Core_INST/MEM_WB_REG_INST/oRegDst_0 has been replicated 2 time(s)
FlipFlop Pipeline_Core_INST/MEM_WB_REG_INST/oRegDst_1 has been replicated 2 time(s)
FlipFlop Pipeline_Core_INST/MEM_WB_REG_INST/oRegDst_2 has been replicated 2 time(s)
FlipFlop Pipeline_Core_INST/MEM_WB_REG_INST/oRegDst_3 has been replicated 1 time(s)
FlipFlop Pipeline_Core_INST/MEM_WB_REG_INST/oRegDst_4 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2685
 Flip-Flops                                            : 2685

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Pipeline_fpga.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 5656
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 60
#      LUT2                        : 122
#      LUT3                        : 2289
#      LUT4                        : 274
#      LUT5                        : 460
#      LUT6                        : 1860
#      MUXCY                       : 166
#      MUXF7                       : 179
#      MUXF8                       : 64
#      VCC                         : 1
#      XORCY                       : 173
# FlipFlops/Latches                : 2739
#      FD                          : 2
#      FDC                         : 493
#      FDCE                        : 1153
#      FDCE_1                      : 964
#      FDP                         : 10
#      FDPE                        : 35
#      FDPE_1                      : 28
#      LD                          : 36
#      LDC                         : 9
#      LDCE_1                      : 2
#      LDE_1                       : 7
# Clock Buffers                    : 4
#      BUFG                        : 3
#      BUFGP                       : 1
# IO Buffers                       : 31
#      IBUF                        : 10
#      OBUF                        : 21

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            2739  out of  18224    15%  
 Number of Slice LUTs:                 5072  out of   9112    55%  
    Number used as Logic:              5072  out of   9112    55%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   5251
   Number with an unused Flip Flop:    2512  out of   5251    47%  
   Number with an unused LUT:           179  out of   5251     3%  
   Number of fully used LUT-FF pairs:  2560  out of   5251    48%  
   Number of unique control sets:        54

IO Utilization: 
 Number of IOs:                          32
 Number of bonded IOBs:                  32  out of    232    13%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                4  out of     16    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------+
Clock Signal                                                                                                             | Clock buffer(FF name)                                | Load  |
-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------+
sysclk                                                                                                                   | BUFGP                                                | 32    |
clk                                                                                                                      | BUFG                                                 | 2605  |
Pipeline_Core_INST/EX_MEM_REG_INST/oMemRd                                                                                | BUFG                                                 | 32    |
Pipeline_Core_INST/Ctrl_Inst/Interrupt_FORMAT[5]_AND_302_o(Pipeline_Core_INST/Ctrl_Inst/Interrupt_FORMAT[5]_AND_302_o1:O)| NONE(*)(Pipeline_Core_INST/Ctrl_Inst/ALUFun_0)       | 7     |
Pipeline_Core_INST/DataMem_INST/peripheral_inst/TCON_2                                                                   | NONE(Pipeline_Core_INST/Ctrl_Inst/MemWr)             | 2     |
Pipeline_Core_INST/Ctrl_Inst/Interrupt_Interrupt_AND_345_o(Pipeline_Core_INST/Ctrl_Inst/Interrupt_Interrupt_AND_345_o3:O)| NONE(*)(Pipeline_Core_INST/Ctrl_Inst/Sign)           | 1     |
Pipeline_Core_INST/Ctrl_Inst/Interrupt_Interrupt_AND_343_o(Pipeline_Core_INST/Ctrl_Inst/Interrupt_Interrupt_AND_343_o1:O)| NONE(*)(Pipeline_Core_INST/Ctrl_Inst/EXTOp)          | 3     |
UART_inst/UBRG_inst/clkout_reg                                                                                           | NONE(UART_inst/di/state_2)                           | 17    |
UART_inst/di/clkout_reg                                                                                                  | BUFG                                                 | 23    |
UART_inst/UART_Receiver_inst/di/clkout_reg                                                                               | NONE(UART_inst/UART_Receiver_inst/RX_DATA_TEMP_7)    | 8     |
UART_inst/UART_Sender_inst/TX_EN_TX_DATA[7]_AND_18_o(UART_inst/UART_Sender_inst/TX_EN_TX_DATA[7]_AND_18_o1:O)            | NONE(*)(UART_inst/UART_Sender_inst/TX_DATA_REG_7_LDC)| 1     |
UART_inst/UART_Sender_inst/TX_EN_TX_DATA[1]_AND_30_o(UART_inst/UART_Sender_inst/TX_EN_TX_DATA[1]_AND_30_o1:O)            | NONE(*)(UART_inst/UART_Sender_inst/TX_DATA_REG_1_LDC)| 1     |
UART_inst/UART_Sender_inst/TX_EN_TX_DATA[2]_AND_28_o(UART_inst/UART_Sender_inst/TX_EN_TX_DATA[2]_AND_28_o1:O)            | NONE(*)(UART_inst/UART_Sender_inst/TX_DATA_REG_2_LDC)| 1     |
UART_inst/UART_Sender_inst/TX_EN_TX_DATA[0]_AND_32_o(UART_inst/UART_Sender_inst/TX_EN_TX_DATA[0]_AND_32_o1:O)            | NONE(*)(UART_inst/UART_Sender_inst/TX_DATA_REG_0_LDC)| 1     |
UART_inst/UART_Sender_inst/TX_EN_TX_DATA[4]_AND_24_o(UART_inst/UART_Sender_inst/TX_EN_TX_DATA[4]_AND_24_o1:O)            | NONE(*)(UART_inst/UART_Sender_inst/TX_DATA_REG_4_LDC)| 1     |
UART_inst/UART_Sender_inst/TX_EN_TX_DATA[5]_AND_22_o(UART_inst/UART_Sender_inst/TX_EN_TX_DATA[5]_AND_22_o1:O)            | NONE(*)(UART_inst/UART_Sender_inst/TX_DATA_REG_5_LDC)| 1     |
UART_inst/UART_Sender_inst/TX_EN_TX_DATA[3]_AND_26_o(UART_inst/UART_Sender_inst/TX_EN_TX_DATA[3]_AND_26_o1:O)            | NONE(*)(UART_inst/UART_Sender_inst/TX_DATA_REG_3_LDC)| 1     |
UART_inst/UART_Sender_inst/TX_EN1(UART_inst/UART_Sender_inst/TX_EN1:O)                                                   | NONE(*)(UART_inst/UART_Sender_inst/count_0_LDC)      | 1     |
UART_inst/UART_Sender_inst/TX_EN_TX_DATA[6]_AND_20_o(UART_inst/UART_Sender_inst/TX_EN_TX_DATA[6]_AND_20_o1:O)            | NONE(*)(UART_inst/UART_Sender_inst/TX_DATA_REG_6_LDC)| 1     |
-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------+
(*) These 12 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 12.401ns (Maximum Frequency: 80.636MHz)
   Minimum input arrival time before clock: 5.593ns
   Maximum output required time after clock: 3.634ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'sysclk'
  Clock period: 4.322ns (frequency: 231.361MHz)
  Total number of paths / destination ports: 955 / 33
-------------------------------------------------------------------------
Delay:               4.322ns (Levels of Logic = 12)
  Source:            UART_inst/UBRG_inst/state_4 (FF)
  Destination:       UART_inst/UBRG_inst/state_8 (FF)
  Source Clock:      sysclk rising
  Destination Clock: sysclk rising

  Data Path: UART_inst/UBRG_inst/state_4 to UART_inst/UBRG_inst/state_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.864  UART_inst/UBRG_inst/state_4 (UART_inst/UBRG_inst/state_4)
     LUT4:I0->O            3   0.203   0.755  UART_inst/UBRG_inst/state[8]_PWR_4_o_equal_1_o_inv_SW0 (N163)
     LUT6:I4->O            9   0.203   1.058  UART_inst/UBRG_inst/state[8]_PWR_4_o_equal_1_o<8> (UART_inst/UBRG_inst/state[8]_PWR_4_o_equal_1_o)
     LUT3:I0->O            1   0.205   0.000  UART_inst/UBRG_inst/Mcount_state_lut<0> (UART_inst/UBRG_inst/Mcount_state_lut<0>)
     MUXCY:S->O            1   0.172   0.000  UART_inst/UBRG_inst/Mcount_state_cy<0> (UART_inst/UBRG_inst/Mcount_state_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  UART_inst/UBRG_inst/Mcount_state_cy<1> (UART_inst/UBRG_inst/Mcount_state_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  UART_inst/UBRG_inst/Mcount_state_cy<2> (UART_inst/UBRG_inst/Mcount_state_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  UART_inst/UBRG_inst/Mcount_state_cy<3> (UART_inst/UBRG_inst/Mcount_state_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  UART_inst/UBRG_inst/Mcount_state_cy<4> (UART_inst/UBRG_inst/Mcount_state_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  UART_inst/UBRG_inst/Mcount_state_cy<5> (UART_inst/UBRG_inst/Mcount_state_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  UART_inst/UBRG_inst/Mcount_state_cy<6> (UART_inst/UBRG_inst/Mcount_state_cy<6>)
     MUXCY:CI->O           0   0.019   0.000  UART_inst/UBRG_inst/Mcount_state_cy<7> (UART_inst/UBRG_inst/Mcount_state_cy<7>)
     XORCY:CI->O           1   0.180   0.000  UART_inst/UBRG_inst/Mcount_state_xor<8> (UART_inst/UBRG_inst/Mcount_state8)
     FDC:D                     0.102          UART_inst/UBRG_inst/state_8
    ----------------------------------------
    Total                      4.322ns (1.645ns logic, 2.677ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 12.401ns (frequency: 80.636MHz)
  Total number of paths / destination ports: 86874398 / 4766
-------------------------------------------------------------------------
Delay:               12.401ns (Levels of Logic = 26)
  Source:            Pipeline_Core_INST/EX_MEM_REG_INST/oRegDst_0 (FF)
  Destination:       Pipeline_Core_INST/IF_ID_REG_INST/oInstruction_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Pipeline_Core_INST/EX_MEM_REG_INST/oRegDst_0 to Pipeline_Core_INST/IF_ID_REG_INST/oInstruction_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.447   1.147  Pipeline_Core_INST/EX_MEM_REG_INST/oRegDst_0 (Pipeline_Core_INST/EX_MEM_REG_INST/oRegDst_0)
     LUT6:I1->O            2   0.203   0.617  Pipeline_Core_INST/Forward_Unit_INST/EX_MEM_RegDst[4]_ID_EX_Rt[4]_equal_12_o5_SW0 (N4)
     LUT5:I4->O           14   0.205   1.062  Pipeline_Core_INST/Forward_Unit_INST/EX_MEM_RegDst[4]_ID_EX_Rt[4]_equal_12_o5_1 (Pipeline_Core_INST/Forward_Unit_INST/EX_MEM_RegDst[4]_ID_EX_Rt[4]_equal_12_o5)
     LUT6:I4->O            7   0.203   0.774  Pipeline_Core_INST/ForwardB_MUX/Mmux_oData121 (Pipeline_Core_INST/EX_ForwardBData<1>)
     LUT3:I2->O            2   0.205   0.721  Pipeline_Core_INST/ALU_INST/m_arith/m_sub/n0025<1>1 (Pipeline_Core_INST/ALU_INST/m_arith/m_sub/n0025<1>)
     LUT2:I0->O            1   0.203   0.580  Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S1 (Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S1)
     LUT3:I2->O            1   0.205   0.000  Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_lut<0>2 (Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_lut<0>2)
     MUXCY:S->O            1   0.172   0.000  Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_cy<0>_1 (Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_cy<0>2)
     MUXCY:CI->O           1   0.019   0.000  Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_cy<0>_2 (Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_cy<0>3)
     MUXCY:CI->O           1   0.019   0.000  Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_cy<0>_3 (Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_cy<0>4)
     MUXCY:CI->O           1   0.019   0.000  Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_cy<0>_4 (Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_cy<0>5)
     MUXCY:CI->O           1   0.019   0.000  Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_cy<0>_5 (Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_cy<0>6)
     MUXCY:CI->O           1   0.019   0.000  Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_cy<0>_6 (Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_cy<0>7)
     MUXCY:CI->O           1   0.019   0.000  Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_cy<0>_7 (Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_cy<0>8)
     MUXCY:CI->O           1   0.019   0.000  Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_cy<0>_8 (Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_cy<0>9)
     MUXCY:CI->O           1   0.019   0.000  Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_cy<0>_9 (Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_cy<0>10)
     MUXCY:CI->O           1   0.019   0.000  Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_cy<0>_10 (Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_cy<0>11)
     MUXCY:CI->O           1   0.019   0.000  Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_cy<0>_11 (Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_cy<0>12)
     MUXCY:CI->O           1   0.019   0.000  Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_cy<0>_12 (Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_cy<0>13)
     MUXCY:CI->O           1   0.019   0.000  Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_cy<0>_13 (Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_cy<0>14)
     MUXCY:CI->O           1   0.019   0.000  Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_cy<0>_14 (Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_cy<0>15)
     MUXCY:CI->O           1   0.019   0.000  Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_cy<0>_15 (Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_cy<0>16)
     XORCY:CI->O           2   0.180   0.864  Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_xor<0>_16 (Pipeline_Core_INST/ALU_INST/m_arith/S_SUB<17>)
     LUT4:I0->O            1   0.203   0.580  Pipeline_Core_INST/ALU_INST/m_arith/Mmux_Zero14 (Pipeline_Core_INST/ALU_INST/m_arith/Mmux_Zero13)
     LUT6:I5->O            2   0.205   0.617  Pipeline_Core_INST/ALU_INST/m_arith/Mmux_Zero15 (Pipeline_Core_INST/ALU_INST/m_arith/Mmux_Zero14)
     LUT6:I5->O           10   0.205   0.857  Pipeline_Core_INST/ALU_INST/m_arith/Mmux_Zero117_1 (Pipeline_Core_INST/ALU_INST/m_arith/Mmux_Zero117)
     LUT6:I5->O           23   0.205   1.153  Pipeline_Core_INST/IF_ID_REG_INST/_n0037_inv1 (Pipeline_Core_INST/IF_ID_REG_INST/_n0037_inv)
     FDCE:CE                   0.322          Pipeline_Core_INST/IF_ID_REG_INST/oInstruction_0
    ----------------------------------------
    Total                     12.401ns (3.429ns logic, 8.972ns route)
                                       (27.7% logic, 72.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'UART_inst/UBRG_inst/clkout_reg'
  Clock period: 3.716ns (frequency: 269.114MHz)
  Total number of paths / destination ports: 174 / 30
-------------------------------------------------------------------------
Delay:               3.716ns (Levels of Logic = 2)
  Source:            UART_inst/UART_Receiver_inst/count_1 (FF)
  Destination:       UART_inst/UART_Receiver_inst/count_7 (FF)
  Source Clock:      UART_inst/UBRG_inst/clkout_reg rising
  Destination Clock: UART_inst/UBRG_inst/clkout_reg rising

  Data Path: UART_inst/UART_Receiver_inst/count_1 to UART_inst/UART_Receiver_inst/count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            11   0.447   1.130  UART_inst/UART_Receiver_inst/count_1 (UART_inst/UART_Receiver_inst/count_1)
     LUT4:I0->O            1   0.203   0.580  UART_inst/UART_Receiver_inst/_n0051_inv_SW0 (N169)
     LUT6:I5->O            9   0.205   0.829  UART_inst/UART_Receiver_inst/_n0051_inv (UART_inst/UART_Receiver_inst/_n0051_inv)
     FDCE:CE                   0.322          UART_inst/UART_Receiver_inst/sample_en
    ----------------------------------------
    Total                      3.716ns (1.177ns logic, 2.539ns route)
                                       (31.7% logic, 68.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'UART_inst/di/clkout_reg'
  Clock period: 2.600ns (frequency: 384.601MHz)
  Total number of paths / destination ports: 145 / 23
-------------------------------------------------------------------------
Delay:               2.600ns (Levels of Logic = 2)
  Source:            UART_inst/UART_Sender_inst/TX_DATA_REG_2_C_2 (FF)
  Destination:       UART_inst/UART_Sender_inst/TX_DATA_REG_1_C_1 (FF)
  Source Clock:      UART_inst/di/clkout_reg rising
  Destination Clock: UART_inst/di/clkout_reg rising

  Data Path: UART_inst/UART_Sender_inst/TX_DATA_REG_2_C_2 to UART_inst/UART_Sender_inst/TX_DATA_REG_1_C_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.684  UART_inst/UART_Sender_inst/TX_DATA_REG_2_C_2 (UART_inst/UART_Sender_inst/TX_DATA_REG_2_C_2)
     LUT3:I1->O            2   0.203   0.961  UART_inst/UART_Sender_inst/TX_DATA_REG_21 (UART_inst/UART_Sender_inst/TX_DATA_REG_2)
     LUT5:I0->O            2   0.203   0.000  UART_inst/UART_Sender_inst/Mmux__n007221 (UART_inst/UART_Sender_inst/_n0072<1>)
     FDC:D                     0.102          UART_inst/UART_Sender_inst/TX_DATA_REG_1_C_1
    ----------------------------------------
    Total                      2.600ns (0.955ns logic, 1.645ns route)
                                       (36.7% logic, 63.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'UART_inst/UART_Receiver_inst/di/clkout_reg'
  Clock period: 1.165ns (frequency: 858.185MHz)
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Delay:               1.165ns (Levels of Logic = 0)
  Source:            UART_inst/UART_Receiver_inst/RX_DATA_TEMP_7 (FF)
  Destination:       UART_inst/UART_Receiver_inst/RX_DATA_TEMP_6 (FF)
  Source Clock:      UART_inst/UART_Receiver_inst/di/clkout_reg rising
  Destination Clock: UART_inst/UART_Receiver_inst/di/clkout_reg rising

  Data Path: UART_inst/UART_Receiver_inst/RX_DATA_TEMP_7 to UART_inst/UART_Receiver_inst/RX_DATA_TEMP_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  UART_inst/UART_Receiver_inst/RX_DATA_TEMP_7 (UART_inst/UART_Receiver_inst/RX_DATA_TEMP_7)
     FDC:D                     0.102          UART_inst/UART_Receiver_inst/RX_DATA_TEMP_6
    ----------------------------------------
    Total                      1.165ns (0.549ns logic, 0.616ns route)
                                       (47.1% logic, 52.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sysclk'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              5.593ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       count_0 (FF)
  Destination Clock: sysclk rising

  Data Path: reset to count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   1.222   1.133  reset_IBUF (reset_IBUF)
     INV:I->O           2646   0.206   2.602  reset_inv1_INV_0 (Pipeline_Core_INST/DataMem_INST/peripheral_inst/reset_inv)
     FDC:CLR                   0.430          count_0
    ----------------------------------------
    Total                      5.593ns (1.858ns logic, 3.735ns route)
                                       (33.2% logic, 66.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 2605 / 2605
-------------------------------------------------------------------------
Offset:              5.593ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       Pipeline_Core_INST/DataMem_INST/RAM_DATA_0_511 (FF)
  Destination Clock: clk rising

  Data Path: reset to Pipeline_Core_INST/DataMem_INST/RAM_DATA_0_511
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   1.222   1.133  reset_IBUF (reset_IBUF)
     INV:I->O           2646   0.206   2.602  reset_inv1_INV_0 (Pipeline_Core_INST/DataMem_INST/peripheral_inst/reset_inv)
     FDCE:CLR                  0.430          Pipeline_Core_INST/DataMem_INST/peripheral_inst/TH_0
    ----------------------------------------
    Total                      5.593ns (1.858ns logic, 3.735ns route)
                                       (33.2% logic, 66.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Pipeline_Core_INST/EX_MEM_REG_INST/oMemRd'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.285ns (Levels of Logic = 3)
  Source:            switch<3> (PAD)
  Destination:       Pipeline_Core_INST/DataMem_INST/peripheral_inst/rdata_3 (LATCH)
  Destination Clock: Pipeline_Core_INST/EX_MEM_REG_INST/oMemRd falling

  Data Path: switch<3> to Pipeline_Core_INST/DataMem_INST/peripheral_inst/rdata_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.808  switch_3_IBUF (switch_3_IBUF)
     LUT5:I2->O            1   0.205   0.808  Pipeline_Core_INST/DataMem_INST/peripheral_inst/_n0521<29>2 (Pipeline_Core_INST/DataMem_INST/peripheral_inst/_n0521<29>2)
     LUT6:I3->O            1   0.205   0.000  Pipeline_Core_INST/DataMem_INST/peripheral_inst/_n0521<29>3 (Pipeline_Core_INST/DataMem_INST/peripheral_inst/_n0521<29>)
     LD:D                      0.037          Pipeline_Core_INST/DataMem_INST/peripheral_inst/rdata_3
    ----------------------------------------
    Total                      3.285ns (1.669ns logic, 1.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'UART_inst/UBRG_inst/clkout_reg'
  Total number of paths / destination ports: 23 / 23
-------------------------------------------------------------------------
Offset:              5.593ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       UART_inst/UART_Receiver_inst/count_7 (FF)
  Destination Clock: UART_inst/UBRG_inst/clkout_reg rising

  Data Path: reset to UART_inst/UART_Receiver_inst/count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   1.222   1.133  reset_IBUF (reset_IBUF)
     INV:I->O           2646   0.206   2.602  reset_inv1_INV_0 (Pipeline_Core_INST/DataMem_INST/peripheral_inst/reset_inv)
     FDCE:CLR                  0.430          UART_inst/UART_Receiver_inst/count_0
    ----------------------------------------
    Total                      5.593ns (1.858ns logic, 3.735ns route)
                                       (33.2% logic, 66.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'UART_inst/di/clkout_reg'
  Total number of paths / destination ports: 23 / 23
-------------------------------------------------------------------------
Offset:              5.593ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       UART_inst/UART_Sender_inst/UART_TX_REG (FF)
  Destination Clock: UART_inst/di/clkout_reg rising

  Data Path: reset to UART_inst/UART_Sender_inst/UART_TX_REG
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   1.222   1.133  reset_IBUF (reset_IBUF)
     INV:I->O           2646   0.206   2.602  reset_inv1_INV_0 (Pipeline_Core_INST/DataMem_INST/peripheral_inst/reset_inv)
     FDPE:PRE                  0.430          UART_inst/UART_Sender_inst/TX_STATUS_REG
    ----------------------------------------
    Total                      5.593ns (1.858ns logic, 3.735ns route)
                                       (33.2% logic, 66.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'UART_inst/UART_Receiver_inst/di/clkout_reg'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              5.593ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       UART_inst/UART_Receiver_inst/RX_DATA_TEMP_7 (FF)
  Destination Clock: UART_inst/UART_Receiver_inst/di/clkout_reg rising

  Data Path: reset to UART_inst/UART_Receiver_inst/RX_DATA_TEMP_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   1.222   1.133  reset_IBUF (reset_IBUF)
     INV:I->O           2646   0.206   2.602  reset_inv1_INV_0 (Pipeline_Core_INST/DataMem_INST/peripheral_inst/reset_inv)
     FDC:CLR                   0.430          UART_inst/UART_Receiver_inst/RX_DATA_TEMP_0
    ----------------------------------------
    Total                      5.593ns (1.858ns logic, 3.735ns route)
                                       (33.2% logic, 66.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'UART_inst/UART_Sender_inst/TX_EN_TX_DATA[7]_AND_18_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.835ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       UART_inst/UART_Sender_inst/TX_DATA_REG_7_LDC (LATCH)
  Destination Clock: UART_inst/UART_Sender_inst/TX_EN_TX_DATA[7]_AND_18_o falling

  Data Path: reset to UART_inst/UART_Sender_inst/TX_DATA_REG_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   1.222   1.362  reset_IBUF (reset_IBUF)
     LUT3:I0->O            2   0.205   0.616  UART_inst/UART_Sender_inst/TX_EN_TX_DATA[7]_AND_19_o1 (UART_inst/UART_Sender_inst/TX_EN_TX_DATA[7]_AND_19_o)
     LDC:CLR                   0.430          UART_inst/UART_Sender_inst/TX_DATA_REG_7_LDC
    ----------------------------------------
    Total                      3.835ns (1.857ns logic, 1.978ns route)
                                       (48.4% logic, 51.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'UART_inst/UART_Sender_inst/TX_EN_TX_DATA[1]_AND_30_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.835ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       UART_inst/UART_Sender_inst/TX_DATA_REG_1_LDC (LATCH)
  Destination Clock: UART_inst/UART_Sender_inst/TX_EN_TX_DATA[1]_AND_30_o falling

  Data Path: reset to UART_inst/UART_Sender_inst/TX_DATA_REG_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   1.222   1.362  reset_IBUF (reset_IBUF)
     LUT3:I0->O            2   0.205   0.616  UART_inst/UART_Sender_inst/TX_EN_TX_DATA[1]_AND_31_o1 (UART_inst/UART_Sender_inst/TX_EN_TX_DATA[1]_AND_31_o)
     LDC:CLR                   0.430          UART_inst/UART_Sender_inst/TX_DATA_REG_1_LDC
    ----------------------------------------
    Total                      3.835ns (1.857ns logic, 1.978ns route)
                                       (48.4% logic, 51.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'UART_inst/UART_Sender_inst/TX_EN_TX_DATA[2]_AND_28_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.835ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       UART_inst/UART_Sender_inst/TX_DATA_REG_2_LDC (LATCH)
  Destination Clock: UART_inst/UART_Sender_inst/TX_EN_TX_DATA[2]_AND_28_o falling

  Data Path: reset to UART_inst/UART_Sender_inst/TX_DATA_REG_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   1.222   1.362  reset_IBUF (reset_IBUF)
     LUT3:I0->O            2   0.205   0.616  UART_inst/UART_Sender_inst/TX_EN_TX_DATA[2]_AND_29_o1 (UART_inst/UART_Sender_inst/TX_EN_TX_DATA[2]_AND_29_o)
     LDC:CLR                   0.430          UART_inst/UART_Sender_inst/TX_DATA_REG_2_LDC
    ----------------------------------------
    Total                      3.835ns (1.857ns logic, 1.978ns route)
                                       (48.4% logic, 51.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'UART_inst/UART_Sender_inst/TX_EN_TX_DATA[0]_AND_32_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.835ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       UART_inst/UART_Sender_inst/TX_DATA_REG_0_LDC (LATCH)
  Destination Clock: UART_inst/UART_Sender_inst/TX_EN_TX_DATA[0]_AND_32_o falling

  Data Path: reset to UART_inst/UART_Sender_inst/TX_DATA_REG_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   1.222   1.362  reset_IBUF (reset_IBUF)
     LUT3:I0->O            2   0.205   0.616  UART_inst/UART_Sender_inst/TX_EN_TX_DATA[0]_AND_33_o1 (UART_inst/UART_Sender_inst/TX_EN_TX_DATA[0]_AND_33_o)
     LDC:CLR                   0.430          UART_inst/UART_Sender_inst/TX_DATA_REG_0_LDC
    ----------------------------------------
    Total                      3.835ns (1.857ns logic, 1.978ns route)
                                       (48.4% logic, 51.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'UART_inst/UART_Sender_inst/TX_EN_TX_DATA[4]_AND_24_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.835ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       UART_inst/UART_Sender_inst/TX_DATA_REG_4_LDC (LATCH)
  Destination Clock: UART_inst/UART_Sender_inst/TX_EN_TX_DATA[4]_AND_24_o falling

  Data Path: reset to UART_inst/UART_Sender_inst/TX_DATA_REG_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   1.222   1.362  reset_IBUF (reset_IBUF)
     LUT3:I0->O            2   0.205   0.616  UART_inst/UART_Sender_inst/TX_EN_TX_DATA[4]_AND_25_o1 (UART_inst/UART_Sender_inst/TX_EN_TX_DATA[4]_AND_25_o)
     LDC:CLR                   0.430          UART_inst/UART_Sender_inst/TX_DATA_REG_4_LDC
    ----------------------------------------
    Total                      3.835ns (1.857ns logic, 1.978ns route)
                                       (48.4% logic, 51.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'UART_inst/UART_Sender_inst/TX_EN_TX_DATA[5]_AND_22_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.835ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       UART_inst/UART_Sender_inst/TX_DATA_REG_5_LDC (LATCH)
  Destination Clock: UART_inst/UART_Sender_inst/TX_EN_TX_DATA[5]_AND_22_o falling

  Data Path: reset to UART_inst/UART_Sender_inst/TX_DATA_REG_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   1.222   1.362  reset_IBUF (reset_IBUF)
     LUT3:I0->O            2   0.205   0.616  UART_inst/UART_Sender_inst/TX_EN_TX_DATA[5]_AND_23_o1 (UART_inst/UART_Sender_inst/TX_EN_TX_DATA[5]_AND_23_o)
     LDC:CLR                   0.430          UART_inst/UART_Sender_inst/TX_DATA_REG_5_LDC
    ----------------------------------------
    Total                      3.835ns (1.857ns logic, 1.978ns route)
                                       (48.4% logic, 51.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'UART_inst/UART_Sender_inst/TX_EN_TX_DATA[3]_AND_26_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.835ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       UART_inst/UART_Sender_inst/TX_DATA_REG_3_LDC (LATCH)
  Destination Clock: UART_inst/UART_Sender_inst/TX_EN_TX_DATA[3]_AND_26_o falling

  Data Path: reset to UART_inst/UART_Sender_inst/TX_DATA_REG_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   1.222   1.362  reset_IBUF (reset_IBUF)
     LUT3:I0->O            2   0.205   0.616  UART_inst/UART_Sender_inst/TX_EN_TX_DATA[3]_AND_27_o1 (UART_inst/UART_Sender_inst/TX_EN_TX_DATA[3]_AND_27_o)
     LDC:CLR                   0.430          UART_inst/UART_Sender_inst/TX_DATA_REG_3_LDC
    ----------------------------------------
    Total                      3.835ns (1.857ns logic, 1.978ns route)
                                       (48.4% logic, 51.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'UART_inst/UART_Sender_inst/TX_EN1'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.593ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       UART_inst/UART_Sender_inst/count_0_LDC (LATCH)
  Destination Clock: UART_inst/UART_Sender_inst/TX_EN1 falling

  Data Path: reset to UART_inst/UART_Sender_inst/count_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   1.222   1.133  reset_IBUF (reset_IBUF)
     INV:I->O           2646   0.206   2.602  reset_inv1_INV_0 (Pipeline_Core_INST/DataMem_INST/peripheral_inst/reset_inv)
     LDC:CLR                   0.430          UART_inst/UART_Sender_inst/count_0_LDC
    ----------------------------------------
    Total                      5.593ns (1.858ns logic, 3.735ns route)
                                       (33.2% logic, 66.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'UART_inst/UART_Sender_inst/TX_EN_TX_DATA[6]_AND_20_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.835ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       UART_inst/UART_Sender_inst/TX_DATA_REG_6_LDC (LATCH)
  Destination Clock: UART_inst/UART_Sender_inst/TX_EN_TX_DATA[6]_AND_20_o falling

  Data Path: reset to UART_inst/UART_Sender_inst/TX_DATA_REG_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   1.222   1.362  reset_IBUF (reset_IBUF)
     LUT3:I0->O            2   0.205   0.616  UART_inst/UART_Sender_inst/TX_EN_TX_DATA[6]_AND_21_o1 (UART_inst/UART_Sender_inst/TX_EN_TX_DATA[6]_AND_21_o)
     LDC:CLR                   0.430          UART_inst/UART_Sender_inst/TX_DATA_REG_6_LDC
    ----------------------------------------
    Total                      3.835ns (1.857ns logic, 1.978ns route)
                                       (48.4% logic, 51.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            Pipeline_Core_INST/DataMem_INST/peripheral_inst/led_7 (FF)
  Destination:       leds<7> (PAD)
  Source Clock:      clk rising

  Data Path: Pipeline_Core_INST/DataMem_INST/peripheral_inst/led_7 to leds<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.616  Pipeline_Core_INST/DataMem_INST/peripheral_inst/led_7 (Pipeline_Core_INST/DataMem_INST/peripheral_inst/led_7)
     OBUF:I->O                 2.571          leds_7_OBUF (leds<7>)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'UART_inst/di/clkout_reg'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            UART_inst/UART_Sender_inst/UART_TX_REG (FF)
  Destination:       UART_TX (PAD)
  Source Clock:      UART_inst/di/clkout_reg rising

  Data Path: UART_inst/UART_Sender_inst/UART_TX_REG to UART_TX
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q             2   0.447   0.616  UART_inst/UART_Sender_inst/UART_TX_REG (UART_inst/UART_Sender_inst/UART_TX_REG)
     OBUF:I->O                 2.571          UART_TX_OBUF (UART_TX)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Pipeline_Core_INST/Ctrl_Inst/Interrupt_FORMAT[5]_AND_302_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.047|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Pipeline_Core_INST/Ctrl_Inst/Interrupt_Interrupt_AND_343_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    3.786|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Pipeline_Core_INST/Ctrl_Inst/Interrupt_Interrupt_AND_345_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    3.888|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Pipeline_Core_INST/DataMem_INST/peripheral_inst/TCON_2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.125|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Pipeline_Core_INST/EX_MEM_REG_INST/oMemRd
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
UART_inst/di/clkout_reg|         |         |    2.091|         |
clk                    |         |         |    7.296|         |
sysclk                 |         |         |    3.312|         |
-----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock UART_inst/UART_Receiver_inst/di/clkout_reg
------------------------------------------+---------+---------+---------+---------+
                                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------+---------+---------+---------+---------+
UART_inst/UART_Receiver_inst/di/clkout_reg|    1.165|         |         |         |
------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock UART_inst/UART_Sender_inst/TX_EN_TX_DATA[0]_AND_32_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.914|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock UART_inst/UART_Sender_inst/TX_EN_TX_DATA[1]_AND_30_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.914|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock UART_inst/UART_Sender_inst/TX_EN_TX_DATA[2]_AND_28_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.914|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock UART_inst/UART_Sender_inst/TX_EN_TX_DATA[3]_AND_26_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.914|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock UART_inst/UART_Sender_inst/TX_EN_TX_DATA[4]_AND_24_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.914|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock UART_inst/UART_Sender_inst/TX_EN_TX_DATA[5]_AND_22_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.914|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock UART_inst/UART_Sender_inst/TX_EN_TX_DATA[6]_AND_20_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.914|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock UART_inst/UART_Sender_inst/TX_EN_TX_DATA[7]_AND_18_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.914|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock UART_inst/UBRG_inst/clkout_reg
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
UART_inst/UBRG_inst/clkout_reg|    3.716|         |         |         |
sysclk                        |    2.792|         |         |         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock UART_inst/di/clkout_reg
----------------------------------------------------+---------+---------+---------+---------+
                                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------+---------+---------+---------+---------+
UART_inst/UART_Sender_inst/TX_EN1                   |         |    2.672|         |         |
UART_inst/UART_Sender_inst/TX_EN_TX_DATA[0]_AND_32_o|         |    2.435|         |         |
UART_inst/UART_Sender_inst/TX_EN_TX_DATA[1]_AND_30_o|         |    2.777|         |         |
UART_inst/UART_Sender_inst/TX_EN_TX_DATA[2]_AND_28_o|         |    2.777|         |         |
UART_inst/UART_Sender_inst/TX_EN_TX_DATA[3]_AND_26_o|         |    2.777|         |         |
UART_inst/UART_Sender_inst/TX_EN_TX_DATA[4]_AND_24_o|         |    2.777|         |         |
UART_inst/UART_Sender_inst/TX_EN_TX_DATA[5]_AND_22_o|         |    2.777|         |         |
UART_inst/UART_Sender_inst/TX_EN_TX_DATA[6]_AND_20_o|         |    2.777|         |         |
UART_inst/UART_Sender_inst/TX_EN_TX_DATA[7]_AND_18_o|         |    2.777|         |         |
UART_inst/di/clkout_reg                             |    2.600|         |         |         |
clk                                                 |    3.040|         |         |         |
----------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
----------------------------------------------------------+---------+---------+---------+---------+
                                                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------+---------+---------+---------+---------+
Pipeline_Core_INST/Ctrl_Inst/Interrupt_FORMAT[5]_AND_302_o|    1.747|         |         |         |
Pipeline_Core_INST/Ctrl_Inst/Interrupt_Interrupt_AND_343_o|         |    2.846|         |         |
Pipeline_Core_INST/Ctrl_Inst/Interrupt_Interrupt_AND_345_o|         |    1.747|         |         |
Pipeline_Core_INST/DataMem_INST/peripheral_inst/TCON_2    |    1.747|         |         |         |
Pipeline_Core_INST/EX_MEM_REG_INST/oMemRd                 |         |    2.398|         |         |
clk                                                       |   12.401|    4.760|    4.947|         |
----------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock sysclk
------------------------------------------+---------+---------+---------+---------+
                                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------+---------+---------+---------+---------+
UART_inst/UART_Receiver_inst/di/clkout_reg|    1.165|         |         |         |
UART_inst/UBRG_inst/clkout_reg            |    3.753|         |         |         |
clk                                       |    5.525|         |         |         |
sysclk                                    |    4.322|         |         |         |
------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 43.00 secs
Total CPU time to Xst completion: 42.08 secs
 
--> 


Total memory usage is 445648 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  176 (   0 filtered)
Number of infos    :   26 (   0 filtered)

