{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713823035599 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713823035604 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 22 23:57:15 2024 " "Processing started: Mon Apr 22 23:57:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713823035604 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713823035604 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off accum_N_bits_add_sub_decoders -c accum_N_bits_add_sub_decoders " "Command: quartus_map --read_settings_files=on --write_settings_files=off accum_N_bits_add_sub_decoders -c accum_N_bits_add_sub_decoders" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713823035604 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713823035999 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713823036000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mateusz/desktop/systemy wbudowane/lab 8/zadanie 1/bcd_converter_8_bits/bcd_converter_8_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mateusz/desktop/systemy wbudowane/lab 8/zadanie 1/bcd_converter_8_bits/bcd_converter_8_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_converter_8_bits " "Found entity 1: bcd_converter_8_bits" {  } { { "../../Zadanie 1/bcd_converter_8_bits/bcd_converter_8_bits.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 1/bcd_converter_8_bits/bcd_converter_8_bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713823042304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713823042304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mateusz/desktop/systemy wbudowane/lab 8/zadanie 1/full_adder/full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mateusz/desktop/systemy wbudowane/lab 8/zadanie 1/full_adder/full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "../../Zadanie 1/full_adder/full_adder.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 1/full_adder/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713823042307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713823042307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mateusz/desktop/systemy wbudowane/lab 5/zadanie 5/reg_n_bits_with_areset/reg_n_bits_with_areset.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mateusz/desktop/systemy wbudowane/lab 5/zadanie 5/reg_n_bits_with_areset/reg_n_bits_with_areset.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_N_bits_with_areset " "Found entity 1: reg_N_bits_with_areset" {  } { { "../../../LAB 5/Zadanie 5/reg_N_bits_with_areset/reg_N_bits_with_areset.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 5/Zadanie 5/reg_N_bits_with_areset/reg_N_bits_with_areset.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713823042310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713823042310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mateusz/desktop/systemy wbudowane/lab 8/zadanie 2/accum_n_bits_add_sub/accum_n_bits_add_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mateusz/desktop/systemy wbudowane/lab 8/zadanie 2/accum_n_bits_add_sub/accum_n_bits_add_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 accum_N_bits_add_sub " "Found entity 1: accum_N_bits_add_sub" {  } { { "../accum_N_bits_add_sub/accum_N_bits_add_sub.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 2/accum_N_bits_add_sub/accum_N_bits_add_sub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713823042313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713823042313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mateusz/desktop/systemy wbudowane/lab 8/zadanie 2/logic_circuit_add_sub/logic_circuit_add_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mateusz/desktop/systemy wbudowane/lab 8/zadanie 2/logic_circuit_add_sub/logic_circuit_add_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 logic_circuit_add_sub " "Found entity 1: logic_circuit_add_sub" {  } { { "../logic_circuit_add_sub/logic_circuit_add_sub.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 2/logic_circuit_add_sub/logic_circuit_add_sub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713823042316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713823042316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mateusz/desktop/systemy wbudowane/lab 8/zadanie 2/ripple_carry_adder_subtractor/ripple_carry_adder_subtractor.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mateusz/desktop/systemy wbudowane/lab 8/zadanie 2/ripple_carry_adder_subtractor/ripple_carry_adder_subtractor.v" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_carry_adder_subtractor " "Found entity 1: ripple_carry_adder_subtractor" {  } { { "../ripple_carry_adder_subtractor/ripple_carry_adder_subtractor.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 2/ripple_carry_adder_subtractor/ripple_carry_adder_subtractor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713823042319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713823042319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accum_n_bits_add_sub_decoders.v 1 1 " "Found 1 design units, including 1 entities, in source file accum_n_bits_add_sub_decoders.v" { { "Info" "ISGN_ENTITY_NAME" "1 accum_N_bits_add_sub_decoders " "Found entity 1: accum_N_bits_add_sub_decoders" {  } { { "accum_N_bits_add_sub_decoders.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 2/accum_N_bits_add_sub_decoders/accum_N_bits_add_sub_decoders.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713823042322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713823042322 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "accum_N_bits_add_sub_decoders " "Elaborating entity \"accum_N_bits_add_sub_decoders\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713823042341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accum_N_bits_add_sub accum_N_bits_add_sub:accumulator " "Elaborating entity \"accum_N_bits_add_sub\" for hierarchy \"accum_N_bits_add_sub:accumulator\"" {  } { { "accum_N_bits_add_sub_decoders.v" "accumulator" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 2/accum_N_bits_add_sub_decoders/accum_N_bits_add_sub_decoders.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713823042358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_N_bits_with_areset accum_N_bits_add_sub:accumulator\|reg_N_bits_with_areset:reg_A " "Elaborating entity \"reg_N_bits_with_areset\" for hierarchy \"accum_N_bits_add_sub:accumulator\|reg_N_bits_with_areset:reg_A\"" {  } { { "../accum_N_bits_add_sub/accum_N_bits_add_sub.v" "reg_A" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 2/accum_N_bits_add_sub/accum_N_bits_add_sub.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713823042363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripple_carry_adder_subtractor accum_N_bits_add_sub:accumulator\|ripple_carry_adder_subtractor:RCAS " "Elaborating entity \"ripple_carry_adder_subtractor\" for hierarchy \"accum_N_bits_add_sub:accumulator\|ripple_carry_adder_subtractor:RCAS\"" {  } { { "../accum_N_bits_add_sub/accum_N_bits_add_sub.v" "RCAS" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 2/accum_N_bits_add_sub/accum_N_bits_add_sub.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713823042367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder accum_N_bits_add_sub:accumulator\|ripple_carry_adder_subtractor:RCAS\|full_adder:add_or_sub\[0\].FA " "Elaborating entity \"full_adder\" for hierarchy \"accum_N_bits_add_sub:accumulator\|ripple_carry_adder_subtractor:RCAS\|full_adder:add_or_sub\[0\].FA\"" {  } { { "../ripple_carry_adder_subtractor/ripple_carry_adder_subtractor.v" "add_or_sub\[0\].FA" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 2/ripple_carry_adder_subtractor/ripple_carry_adder_subtractor.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713823042373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_circuit_add_sub accum_N_bits_add_sub:accumulator\|logic_circuit_add_sub:check_overflow " "Elaborating entity \"logic_circuit_add_sub\" for hierarchy \"accum_N_bits_add_sub:accumulator\|logic_circuit_add_sub:check_overflow\"" {  } { { "../accum_N_bits_add_sub/accum_N_bits_add_sub.v" "check_overflow" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 2/accum_N_bits_add_sub/accum_N_bits_add_sub.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713823042384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_converter_8_bits bcd_converter_8_bits:conv_A " "Elaborating entity \"bcd_converter_8_bits\" for hierarchy \"bcd_converter_8_bits:conv_A\"" {  } { { "accum_N_bits_add_sub_decoders.v" "conv_A" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 2/accum_N_bits_add_sub_decoders/accum_N_bits_add_sub_decoders.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713823042388 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd_converter_8_bits.v(8) " "Verilog HDL assignment warning at bcd_converter_8_bits.v(8): truncated value with size 32 to match size of target (4)" {  } { { "../../Zadanie 1/bcd_converter_8_bits/bcd_converter_8_bits.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 1/bcd_converter_8_bits/bcd_converter_8_bits.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713823042388 "|accum_N_bits_add_sub_decoders|bcd_converter_8_bits:conv_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd_converter_8_bits.v(12) " "Verilog HDL assignment warning at bcd_converter_8_bits.v(12): truncated value with size 32 to match size of target (4)" {  } { { "../../Zadanie 1/bcd_converter_8_bits/bcd_converter_8_bits.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 1/bcd_converter_8_bits/bcd_converter_8_bits.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713823042388 "|accum_N_bits_add_sub_decoders|bcd_converter_8_bits:conv_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd_converter_8_bits.v(16) " "Verilog HDL assignment warning at bcd_converter_8_bits.v(16): truncated value with size 32 to match size of target (4)" {  } { { "../../Zadanie 1/bcd_converter_8_bits/bcd_converter_8_bits.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 1/bcd_converter_8_bits/bcd_converter_8_bits.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713823042389 "|accum_N_bits_add_sub_decoders|bcd_converter_8_bits:conv_A"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "dec_A_0 decoder_hex_10 " "Node instance \"dec_A_0\" instantiates undefined entity \"decoder_hex_10\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "accum_N_bits_add_sub_decoders.v" "dec_A_0" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 2/accum_N_bits_add_sub_decoders/accum_N_bits_add_sub_decoders.v" 18 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1713823042424 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "dec_A_1 decoder_hex_10 " "Node instance \"dec_A_1\" instantiates undefined entity \"decoder_hex_10\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "accum_N_bits_add_sub_decoders.v" "dec_A_1" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 2/accum_N_bits_add_sub_decoders/accum_N_bits_add_sub_decoders.v" 19 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1713823042424 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "dec_S_0 decoder_hex_10 " "Node instance \"dec_S_0\" instantiates undefined entity \"decoder_hex_10\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "accum_N_bits_add_sub_decoders.v" "dec_S_0" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 2/accum_N_bits_add_sub_decoders/accum_N_bits_add_sub_decoders.v" 21 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1713823042424 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "dec_S_1 decoder_hex_10 " "Node instance \"dec_S_1\" instantiates undefined entity \"decoder_hex_10\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "accum_N_bits_add_sub_decoders.v" "dec_S_1" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 2/accum_N_bits_add_sub_decoders/accum_N_bits_add_sub_decoders.v" 22 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1713823042424 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4768 " "Peak virtual memory: 4768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713823042458 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 22 23:57:22 2024 " "Processing ended: Mon Apr 22 23:57:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713823042458 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713823042458 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713823042458 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713823042458 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713823043042 ""}
