
---------- Begin Simulation Statistics ----------
final_tick                                57691158500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 207467                       # Simulator instruction rate (inst/s)
host_mem_usage                                4436544                       # Number of bytes of host memory used
host_op_rate                                   342192                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    87.71                       # Real time elapsed on the host
host_tick_rate                              657727423                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    18197518                       # Number of instructions simulated
sim_ops                                      30014598                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.057691                       # Number of seconds simulated
sim_ticks                                 57691158500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               38                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               76                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             34                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              34                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     76                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           21                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    8197517                       # Number of instructions committed
system.cpu0.committedOps                     15505230                       # Number of ops (including micro ops) committed
system.cpu0.cpi                             14.075275                       # CPI: cycles per instruction
system.cpu0.discardedOps                      2867416                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    2059023                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                        27443                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    1508355                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                         1037                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       88567186                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.071047                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    2745839                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          211                       # TLB misses on write requests
system.cpu0.numCycles                       115382310                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              32362      0.21%      0.21% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               12162051     78.44%     78.65% # Class of committed instruction
system.cpu0.op_class_0::IntMult                 32440      0.21%     78.86% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1365      0.01%     78.87% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                20562      0.13%     79.00% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     79.00% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  160      0.00%     79.00% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     79.00% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     79.00% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     79.00% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     79.00% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     79.00% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   946      0.01%     79.00% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     79.00% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1027      0.01%     79.01% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                    12      0.00%     79.01% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                 22910      0.15%     79.16% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                93589      0.60%     79.76% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     79.76% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     79.76% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 446      0.00%     79.77% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     79.77% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     79.77% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     79.77% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     79.77% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     79.77% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     79.77% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     79.77% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     79.77% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     79.77% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     79.77% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     79.77% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     79.77% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     79.77% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     79.77% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     79.77% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     79.77% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     79.77% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     79.77% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     79.77% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     79.77% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     79.77% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     79.77% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     79.77% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     79.77% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     79.77% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     79.77% # Class of committed instruction
system.cpu0.op_class_0::MemRead               1684246     10.86%     90.63% # Class of committed instruction
system.cpu0.op_class_0::MemWrite              1367360      8.82%     99.45% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            53948      0.35%     99.79% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           31806      0.21%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                15505230                       # Class of committed instruction
system.cpu0.tickCycles                       26815124                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   38                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               40                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               85                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             25                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              25                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     85                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000001                       # Number of instructions committed
system.cpu1.committedOps                     14509368                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             11.538231                       # CPI: cycles per instruction
system.cpu1.discardedOps                      1920445                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    1871003                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                       365546                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    7295814                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                        28454                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       95412105                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.086668                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    2313327                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          264                       # TLB misses on write requests
system.cpu1.numCycles                       115382317                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass               1997      0.01%      0.01% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                4979363     34.32%     34.33% # Class of committed instruction
system.cpu1.op_class_0::IntMult                    36      0.00%     34.33% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1447      0.01%     34.34% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd              1090392      7.52%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  112      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                  1140      0.01%     41.87% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     41.87% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1367      0.01%     41.88% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                    12      0.00%     41.88% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1866      0.01%     41.89% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                 1287      0.01%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 426      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                2      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::MemRead                 42409      0.29%     42.19% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               389289      2.68%     44.88% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead          1092474      7.53%     52.40% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite         6905749     47.60%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                14509368                       # Class of committed instruction
system.cpu1.tickCycles                       19970212                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   40                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1388642                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2778326                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2797105                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        47304                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5594277                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          47304                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             444243                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       950568                       # Transaction distribution
system.membus.trans_dist::CleanEvict           438074                       # Transaction distribution
system.membus.trans_dist::ReadExReq            945441                       # Transaction distribution
system.membus.trans_dist::ReadExResp           945441                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        444243                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      4168010                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      4168010                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4168010                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    149776128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    149776128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               149776128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1389684                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1389684    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1389684                       # Request fanout histogram
system.membus.reqLayer4.occupancy          7010831000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization              12.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         7345401500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             12.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  57691158500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      1407408                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1407408                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      1407408                       # number of overall hits
system.cpu0.icache.overall_hits::total        1407408                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      1338378                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1338378                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      1338378                       # number of overall misses
system.cpu0.icache.overall_misses::total      1338378                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  40404836000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  40404836000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  40404836000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  40404836000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      2745786                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2745786                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      2745786                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2745786                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.487430                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.487430                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.487430                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.487430                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 30189.405385                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 30189.405385                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 30189.405385                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 30189.405385                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      1338362                       # number of writebacks
system.cpu0.icache.writebacks::total          1338362                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      1338378                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      1338378                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      1338378                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1338378                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  39066458000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  39066458000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  39066458000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  39066458000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.487430                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.487430                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.487430                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.487430                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 29189.405385                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 29189.405385                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 29189.405385                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 29189.405385                       # average overall mshr miss latency
system.cpu0.icache.replacements               1338362                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      1407408                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1407408                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      1338378                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1338378                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  40404836000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  40404836000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      2745786                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2745786                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.487430                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.487430                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 30189.405385                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 30189.405385                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      1338378                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      1338378                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  39066458000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  39066458000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.487430                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.487430                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 29189.405385                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 29189.405385                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  57691158500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999763                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2745786                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1338378                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             2.051577                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999763                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999985                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         23304666                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        23304666                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57691158500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57691158500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57691158500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57691158500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57691158500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57691158500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      2798956                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2798956                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      2798956                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2798956                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       599268                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        599268                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       599268                       # number of overall misses
system.cpu0.dcache.overall_misses::total       599268                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  24614349500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  24614349500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  24614349500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  24614349500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      3398224                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      3398224                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      3398224                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      3398224                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.176347                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.176347                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.176347                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.176347                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 41074.026145                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 41074.026145                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 41074.026145                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 41074.026145                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       338542                       # number of writebacks
system.cpu0.dcache.writebacks::total           338542                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        71166                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        71166                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        71166                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        71166                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       528102                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       528102                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       528102                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       528102                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  21132562000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  21132562000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  21132562000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  21132562000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.155405                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.155405                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.155405                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.155405                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 40016.061291                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 40016.061291                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 40016.061291                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 40016.061291                       # average overall mshr miss latency
system.cpu0.dcache.replacements                528084                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1613285                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1613285                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       386276                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       386276                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data  17129222000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  17129222000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      1999561                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1999561                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.193180                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.193180                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 44344.515321                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 44344.515321                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data        14935                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        14935                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       371341                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       371341                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  16298008500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  16298008500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.185711                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.185711                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 43889.601471                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 43889.601471                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1185671                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1185671                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       212992                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       212992                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   7485127500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   7485127500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1398663                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1398663                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.152283                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.152283                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 35142.763578                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 35142.763578                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        56231                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        56231                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       156761                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       156761                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   4834553500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   4834553500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.112079                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.112079                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 30840.282341                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 30840.282341                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  57691158500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999778                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            3327056                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           528100                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             6.300049                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999778                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999986                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999986                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         27713892                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        27713892                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57691158500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  57691158500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57691158500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      2302148                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2302148                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      2302148                       # number of overall hits
system.cpu1.icache.overall_hits::total        2302148                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        11112                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         11112                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        11112                       # number of overall misses
system.cpu1.icache.overall_misses::total        11112                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    277140500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    277140500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    277140500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    277140500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      2313260                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2313260                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      2313260                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2313260                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.004804                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004804                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.004804                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004804                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 24940.649748                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 24940.649748                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 24940.649748                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 24940.649748                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        11096                       # number of writebacks
system.cpu1.icache.writebacks::total            11096                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        11112                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        11112                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        11112                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        11112                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    266028500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    266028500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    266028500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    266028500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.004804                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004804                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.004804                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004804                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 23940.649748                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 23940.649748                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 23940.649748                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 23940.649748                       # average overall mshr miss latency
system.cpu1.icache.replacements                 11096                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      2302148                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2302148                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        11112                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        11112                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    277140500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    277140500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      2313260                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2313260                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.004804                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004804                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 24940.649748                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 24940.649748                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        11112                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        11112                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    266028500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    266028500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.004804                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004804                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 23940.649748                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 23940.649748                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  57691158500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999753                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2313260                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            11112                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           208.176746                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999753                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999985                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         18517192                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        18517192                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57691158500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57691158500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57691158500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57691158500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57691158500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57691158500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      7320173                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         7320173                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      7320173                       # number of overall hits
system.cpu1.dcache.overall_hits::total        7320173                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1465669                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1465669                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1465669                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1465669                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  99075629500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  99075629500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  99075629500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  99075629500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      8785842                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      8785842                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      8785842                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      8785842                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.166822                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.166822                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.166822                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.166822                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 67597.547263                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 67597.547263                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 67597.547263                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 67597.547263                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       913333                       # number of writebacks
system.cpu1.dcache.writebacks::total           913333                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       546089                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       546089                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       546089                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       546089                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       919580                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       919580                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       919580                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       919580                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  78339208000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  78339208000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  78339208000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  78339208000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.104666                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.104666                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.104666                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.104666                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 85190.204224                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 85190.204224                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 85190.204224                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 85190.204224                       # average overall mshr miss latency
system.cpu1.dcache.replacements                919563                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1495635                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1495635                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data         9375                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         9375                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data    327760000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    327760000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1505010                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1505010                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.006229                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006229                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 34961.066667                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 34961.066667                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          335                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          335                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data         9040                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         9040                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data    304489000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    304489000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.006007                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006007                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 33682.411504                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 33682.411504                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5824538                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5824538                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1456294                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1456294                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  98747869500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  98747869500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      7280832                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7280832                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.200018                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.200018                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 67807.647014                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 67807.647014                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       545754                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       545754                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       910540                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       910540                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  78034719000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  78034719000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.125060                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.125060                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 85701.582577                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 85701.582577                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  57691158500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999769                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            8239752                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           919579                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.960353                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999769                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999986                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999986                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         71206315                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        71206315                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57691158500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  57691158500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57691158500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst             1036076                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              354337                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                9334                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                7739                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1407486                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst            1036076                       # number of overall hits
system.l2.overall_hits::.cpu0.data             354337                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               9334                       # number of overall hits
system.l2.overall_hits::.cpu1.data               7739                       # number of overall hits
system.l2.overall_hits::total                 1407486                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            302302                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            173765                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1778                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            911841                       # number of demand (read+write) misses
system.l2.demand_misses::total                1389686                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           302302                       # number of overall misses
system.l2.overall_misses::.cpu0.data           173765                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1778                       # number of overall misses
system.l2.overall_misses::.cpu1.data           911841                       # number of overall misses
system.l2.overall_misses::total               1389686                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  26124918500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  16390920500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    146035500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  76844143000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     119506017500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  26124918500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  16390920500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    146035500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  76844143000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    119506017500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         1338378                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          528102                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           11112                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          919580                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2797172                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        1338378                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         528102                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          11112                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         919580                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2797172                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.225872                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.329037                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.160007                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.991584                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.496818                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.225872                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.329037                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.160007                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.991584                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.496818                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 86419.932716                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 94328.089661                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 82134.701912                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 84273.621169                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85994.978362                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 86419.932716                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 94328.089661                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 82134.701912                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 84273.621169                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85994.978362                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              950568                       # number of writebacks
system.l2.writebacks::total                    950568                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst       302302                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       173765                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1778                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       911841                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1389686                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       302302                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       173765                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1778                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       911841                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1389686                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  23101898500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  14653280500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    128255500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  67725743000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 105609177500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  23101898500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  14653280500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    128255500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  67725743000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 105609177500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.225872                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.329037                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.160007                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.991584                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.496818                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.225872                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.329037                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.160007                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.991584                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.496818                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76419.932716                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 84328.147210                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 72134.701912                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 74273.632135                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75994.992754                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76419.932716                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 84328.147210                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 72134.701912                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 74273.632135                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75994.992754                       # average overall mshr miss latency
system.l2.replacements                        1392723                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1251875                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1251875                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1251875                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1251875                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1349458                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1349458                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1349458                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1349458                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        43223                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         43223                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data           120449                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             1409                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                121858                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          36312                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         909131                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              945443                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   3324648000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  76621524000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   79946172000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       156761                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       910540                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1067301                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.231639                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.998453                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.885826                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 91557.832122                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 84279.959654                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84559.483755                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        36312                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       909131                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         945443                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2961538000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  67530224000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  70491762000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.231639                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.998453                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.885826                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 81558.107513                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 74279.970653                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74559.504909                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst       1036076                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          9334                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1045410                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       302302                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1778                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           304080                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  26124918500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    146035500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  26270954000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      1338378                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        11112                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1349490                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.225872                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.160007                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.225330                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 86419.932716                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 82134.701912                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86394.876348                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       302302                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1778                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       304080                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  23101898500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    128255500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  23230154000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.225872                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.160007                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.225330                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76419.932716                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 72134.701912                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76394.876348                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       233888                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data         6330                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            240218                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       137453                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         2710                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          140163                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  13066272500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    222619000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  13288891500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       371341                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data         9040                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        380381                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.370153                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.299779                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.368481                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 95059.929576                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 82147.232472                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94810.267332                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       137453                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         2710                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       140163                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  11691742500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    195519000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  11887261500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.370153                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.299779                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.368481                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 85059.929576                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 72147.232472                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84810.267332                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  57691158500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.412414                       # Cycle average of tags in use
system.l2.tags.total_refs                     5551052                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1393747                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.982826                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      90.802740                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       69.242955                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       58.741062                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        2.850522                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      801.775136                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.088675                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.067620                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.057364                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002784                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.782984                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999426                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          196                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          680                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           90                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  46147963                       # Number of tag accesses
system.l2.tags.data_accesses                 46147963                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57691158500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst      19347328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      11120896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        113792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      58357760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           88939776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     19347328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       113792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      19461120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     60836352                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        60836352                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         302302                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         173764                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1778                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         911840                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1389684                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       950568                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             950568                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        335360365                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        192766037                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          1972434                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1011554656                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1541653493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    335360365                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      1972434                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        337332799                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1054517773                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1054517773                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1054517773                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       335360365                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       192766037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         1972434                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1011554656                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2596171266                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    950474.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    302302.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    172803.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1778.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    911818.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000217378500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        59156                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        59156                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3542708                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             892918                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1389684                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     950568                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1389684                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   950568                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    983                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    94                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             60323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             74939                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             92608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            107794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             60996                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             72932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             64812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            116203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            166250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            100342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            65315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           108882                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           103212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            64997                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            59439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            69657                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             58843                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             59118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             59049                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             58916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             58726                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             58831                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             58852                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             59048                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             60949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             64030                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            58935                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            58954                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            59054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            59094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            58976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            59077                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.96                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.18                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  22218190250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 6943505000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             48256334000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15999.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34749.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1110086                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  839739                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.94                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.35                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1389684                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               950568                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  703986                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  515398                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  155614                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   13692                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  34675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  58219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  59948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  60456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  59841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  59744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  59854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  59866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  63846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  66865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  60970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  62229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  62791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  59933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  59858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  59394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       389317                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    384.528515                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   216.700134                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   379.086546                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       135633     34.84%     34.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        78106     20.06%     54.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        29277      7.52%     62.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        25038      6.43%     68.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        14525      3.73%     72.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         9940      2.55%     75.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        10028      2.58%     77.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        10035      2.58%     80.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        76735     19.71%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       389317                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        59156                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.475117                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.125978                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.548221                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          58800     99.40%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           290      0.49%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             8      0.01%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           16      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           15      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           11      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            4      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            5      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-991            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         59156                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        59156                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.066874                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.061401                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.446125                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            57585     97.34%     97.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              440      0.74%     98.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              246      0.42%     98.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              547      0.92%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              309      0.52%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               27      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         59156                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               88876864                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   62912                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                60828928                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                88939776                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             60836352                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1540.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1054.39                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1541.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1054.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        20.27                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    12.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   57691120000                       # Total gap between requests
system.mem_ctrls.avgGap                      24651.67                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     19347328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     11059392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       113792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     58356352                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     60828928                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 335360365.488240301609                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 191699946.535135030746                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 1972433.956236118916                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1011530250.341566681862                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1054389088.061041474342                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       302302                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       173764                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1778                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       911840                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       950568                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  10633850000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   7446580000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     55315000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  30120589000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1448560205000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35176.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     42854.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     31110.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     33032.76                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1523889.09                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1412142060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            750559920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5269991160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2500740180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4553867760.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      25933503180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        314665440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        40735469700                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        706.095540                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    582403250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1926340000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  55182415250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1367659860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            726898095                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          4645333980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2460619260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4553867760.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      25948185810                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        302301120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        40004865885                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        693.431488                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    564827750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1926340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  55199990750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  57691158500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           1729870                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2202443                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1349458                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          637927                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1067301                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1067299                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1349490                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       380381                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      4015118                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1584286                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        33320                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2758722                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8391446                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    171311360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     55465088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1421312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    117306368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              345504128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1392723                       # Total snoops (count)
system.tol2bus.snoopTraffic                  60836352                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4189895                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.011290                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.105653                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4142591     98.87%     98.87% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  47304      1.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4189895                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5398471500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1385455799                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          16679475                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         792222355                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        2007625881                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.5                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  57691158500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
