

================================================================
== Vitis HLS Report for 'sparse_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_10_2_s'
================================================================
* Date:           Thu Apr  3 16:59:13 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        model_test_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.506 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       78|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       27|     -|
|Register             |        -|      -|       32|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       32|      105|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |icmp_ln172_1_fu_54_p2  |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln172_fu_36_p2    |      icmp|   0|  0|  23|          16|           1|
    |ap_block_state1        |        or|   0|  0|   2|           1|           1|
    |data_1_fu_60_p3        |    select|   0|  0|  15|           1|          15|
    |data_fu_42_p3          |    select|   0|  0|  15|           1|          15|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  78|          35|          33|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_done      |   9|          2|    1|          2|
    |ap_return_0  |   9|          2|   15|         30|
    |ap_return_1  |   9|          2|   15|         30|
    +-------------+----+-----------+-----+-----------+
    |Total        |  27|          6|   31|         62|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |   1|   0|    1|          0|
    |ap_done_reg       |   1|   0|    1|          0|
    |ap_return_0_preg  |  15|   0|   15|          0|
    |ap_return_1_preg  |  15|   0|   15|          0|
    +------------------+----+----+-----+-----------+
    |Total             |  32|   0|   32|          0|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+-------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  sparse_relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, 10, 2>|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  sparse_relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, 10, 2>|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  sparse_relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, 10, 2>|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  sparse_relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, 10, 2>|  return value|
|ap_continue  |   in|    1|  ap_ctrl_hs|  sparse_relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, 10, 2>|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  sparse_relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, 10, 2>|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  sparse_relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, 10, 2>|  return value|
|ap_return_0  |  out|   15|  ap_ctrl_hs|  sparse_relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, 10, 2>|  return value|
|ap_return_1  |  out|   15|  ap_ctrl_hs|  sparse_relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, 10, 2>|  return value|
|p_read       |   in|   16|     ap_none|                                                                  p_read|        scalar|
|p_read1      |   in|   16|     ap_none|                                                                 p_read1|        scalar|
+-------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

