
PORTABLE DIGITAL SOURCE V1.3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009c28  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000294c  08009ce8  08009ce8  0000ace8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c634  0800c634  0000e1ec  2**0
                  CONTENTS
  4 .ARM          00000000  0800c634  0800c634  0000e1ec  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800c634  0800c634  0000e1ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c634  0800c634  0000d634  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c638  0800c638  0000d638  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001ec  20000000  0800c63c  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000072c  200001f0  0800c828  0000e1f0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000091c  0800c828  0000e91c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000e1ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   000171a0  00000000  00000000  0000e214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003a41  00000000  00000000  000253b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001068  00000000  00000000  00028df8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000108e  00000000  00000000  00029e60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00014b53  00000000  00000000  0002aeee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001cef9  00000000  00000000  0003fa41  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000754d9  00000000  00000000  0005c93a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d1e13  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004070  00000000  00000000  000d1e58  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loclists 0000b19d  00000000  00000000  000d5ec8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000086  00000000  00000000  000e1065  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001f0 	.word	0x200001f0
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08009cd0 	.word	0x08009cd0

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001f4 	.word	0x200001f4
 8000104:	08009cd0 	.word	0x08009cd0

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			@ (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	@ 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			@ (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	@ 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	@ 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			@ (mov r8, r8)

0800042c <__aeabi_llsr>:
 800042c:	40d0      	lsrs	r0, r2
 800042e:	000b      	movs	r3, r1
 8000430:	40d1      	lsrs	r1, r2
 8000432:	469c      	mov	ip, r3
 8000434:	3a20      	subs	r2, #32
 8000436:	40d3      	lsrs	r3, r2
 8000438:	4318      	orrs	r0, r3
 800043a:	4252      	negs	r2, r2
 800043c:	4663      	mov	r3, ip
 800043e:	4093      	lsls	r3, r2
 8000440:	4318      	orrs	r0, r3
 8000442:	4770      	bx	lr

08000444 <__aeabi_cdrcmple>:
 8000444:	4684      	mov	ip, r0
 8000446:	0010      	movs	r0, r2
 8000448:	4662      	mov	r2, ip
 800044a:	468c      	mov	ip, r1
 800044c:	0019      	movs	r1, r3
 800044e:	4663      	mov	r3, ip
 8000450:	e000      	b.n	8000454 <__aeabi_cdcmpeq>
 8000452:	46c0      	nop			@ (mov r8, r8)

08000454 <__aeabi_cdcmpeq>:
 8000454:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000456:	f002 f869 	bl	800252c <__ledf2>
 800045a:	2800      	cmp	r0, #0
 800045c:	d401      	bmi.n	8000462 <__aeabi_cdcmpeq+0xe>
 800045e:	2100      	movs	r1, #0
 8000460:	42c8      	cmn	r0, r1
 8000462:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000464 <__aeabi_dcmpeq>:
 8000464:	b510      	push	{r4, lr}
 8000466:	f001 ffad 	bl	80023c4 <__eqdf2>
 800046a:	4240      	negs	r0, r0
 800046c:	3001      	adds	r0, #1
 800046e:	bd10      	pop	{r4, pc}

08000470 <__aeabi_dcmplt>:
 8000470:	b510      	push	{r4, lr}
 8000472:	f002 f85b 	bl	800252c <__ledf2>
 8000476:	2800      	cmp	r0, #0
 8000478:	db01      	blt.n	800047e <__aeabi_dcmplt+0xe>
 800047a:	2000      	movs	r0, #0
 800047c:	bd10      	pop	{r4, pc}
 800047e:	2001      	movs	r0, #1
 8000480:	bd10      	pop	{r4, pc}
 8000482:	46c0      	nop			@ (mov r8, r8)

08000484 <__aeabi_dcmple>:
 8000484:	b510      	push	{r4, lr}
 8000486:	f002 f851 	bl	800252c <__ledf2>
 800048a:	2800      	cmp	r0, #0
 800048c:	dd01      	ble.n	8000492 <__aeabi_dcmple+0xe>
 800048e:	2000      	movs	r0, #0
 8000490:	bd10      	pop	{r4, pc}
 8000492:	2001      	movs	r0, #1
 8000494:	bd10      	pop	{r4, pc}
 8000496:	46c0      	nop			@ (mov r8, r8)

08000498 <__aeabi_dcmpgt>:
 8000498:	b510      	push	{r4, lr}
 800049a:	f001 ffd7 	bl	800244c <__gedf2>
 800049e:	2800      	cmp	r0, #0
 80004a0:	dc01      	bgt.n	80004a6 <__aeabi_dcmpgt+0xe>
 80004a2:	2000      	movs	r0, #0
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	2001      	movs	r0, #1
 80004a8:	bd10      	pop	{r4, pc}
 80004aa:	46c0      	nop			@ (mov r8, r8)

080004ac <__aeabi_dcmpge>:
 80004ac:	b510      	push	{r4, lr}
 80004ae:	f001 ffcd 	bl	800244c <__gedf2>
 80004b2:	2800      	cmp	r0, #0
 80004b4:	da01      	bge.n	80004ba <__aeabi_dcmpge+0xe>
 80004b6:	2000      	movs	r0, #0
 80004b8:	bd10      	pop	{r4, pc}
 80004ba:	2001      	movs	r0, #1
 80004bc:	bd10      	pop	{r4, pc}
 80004be:	46c0      	nop			@ (mov r8, r8)

080004c0 <__aeabi_cfrcmple>:
 80004c0:	4684      	mov	ip, r0
 80004c2:	0008      	movs	r0, r1
 80004c4:	4661      	mov	r1, ip
 80004c6:	e7ff      	b.n	80004c8 <__aeabi_cfcmpeq>

080004c8 <__aeabi_cfcmpeq>:
 80004c8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80004ca:	f000 fbe1 	bl	8000c90 <__lesf2>
 80004ce:	2800      	cmp	r0, #0
 80004d0:	d401      	bmi.n	80004d6 <__aeabi_cfcmpeq+0xe>
 80004d2:	2100      	movs	r1, #0
 80004d4:	42c8      	cmn	r0, r1
 80004d6:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080004d8 <__aeabi_fcmpeq>:
 80004d8:	b510      	push	{r4, lr}
 80004da:	f000 fb69 	bl	8000bb0 <__eqsf2>
 80004de:	4240      	negs	r0, r0
 80004e0:	3001      	adds	r0, #1
 80004e2:	bd10      	pop	{r4, pc}

080004e4 <__aeabi_fcmplt>:
 80004e4:	b510      	push	{r4, lr}
 80004e6:	f000 fbd3 	bl	8000c90 <__lesf2>
 80004ea:	2800      	cmp	r0, #0
 80004ec:	db01      	blt.n	80004f2 <__aeabi_fcmplt+0xe>
 80004ee:	2000      	movs	r0, #0
 80004f0:	bd10      	pop	{r4, pc}
 80004f2:	2001      	movs	r0, #1
 80004f4:	bd10      	pop	{r4, pc}
 80004f6:	46c0      	nop			@ (mov r8, r8)

080004f8 <__aeabi_fcmple>:
 80004f8:	b510      	push	{r4, lr}
 80004fa:	f000 fbc9 	bl	8000c90 <__lesf2>
 80004fe:	2800      	cmp	r0, #0
 8000500:	dd01      	ble.n	8000506 <__aeabi_fcmple+0xe>
 8000502:	2000      	movs	r0, #0
 8000504:	bd10      	pop	{r4, pc}
 8000506:	2001      	movs	r0, #1
 8000508:	bd10      	pop	{r4, pc}
 800050a:	46c0      	nop			@ (mov r8, r8)

0800050c <__aeabi_fcmpgt>:
 800050c:	b510      	push	{r4, lr}
 800050e:	f000 fb77 	bl	8000c00 <__gesf2>
 8000512:	2800      	cmp	r0, #0
 8000514:	dc01      	bgt.n	800051a <__aeabi_fcmpgt+0xe>
 8000516:	2000      	movs	r0, #0
 8000518:	bd10      	pop	{r4, pc}
 800051a:	2001      	movs	r0, #1
 800051c:	bd10      	pop	{r4, pc}
 800051e:	46c0      	nop			@ (mov r8, r8)

08000520 <__aeabi_fcmpge>:
 8000520:	b510      	push	{r4, lr}
 8000522:	f000 fb6d 	bl	8000c00 <__gesf2>
 8000526:	2800      	cmp	r0, #0
 8000528:	da01      	bge.n	800052e <__aeabi_fcmpge+0xe>
 800052a:	2000      	movs	r0, #0
 800052c:	bd10      	pop	{r4, pc}
 800052e:	2001      	movs	r0, #1
 8000530:	bd10      	pop	{r4, pc}
 8000532:	46c0      	nop			@ (mov r8, r8)

08000534 <__aeabi_f2uiz>:
 8000534:	219e      	movs	r1, #158	@ 0x9e
 8000536:	b510      	push	{r4, lr}
 8000538:	05c9      	lsls	r1, r1, #23
 800053a:	1c04      	adds	r4, r0, #0
 800053c:	f7ff fff0 	bl	8000520 <__aeabi_fcmpge>
 8000540:	2800      	cmp	r0, #0
 8000542:	d103      	bne.n	800054c <__aeabi_f2uiz+0x18>
 8000544:	1c20      	adds	r0, r4, #0
 8000546:	f000 ffa9 	bl	800149c <__aeabi_f2iz>
 800054a:	bd10      	pop	{r4, pc}
 800054c:	219e      	movs	r1, #158	@ 0x9e
 800054e:	1c20      	adds	r0, r4, #0
 8000550:	05c9      	lsls	r1, r1, #23
 8000552:	f000 fd3f 	bl	8000fd4 <__aeabi_fsub>
 8000556:	f000 ffa1 	bl	800149c <__aeabi_f2iz>
 800055a:	2380      	movs	r3, #128	@ 0x80
 800055c:	061b      	lsls	r3, r3, #24
 800055e:	469c      	mov	ip, r3
 8000560:	4460      	add	r0, ip
 8000562:	e7f2      	b.n	800054a <__aeabi_f2uiz+0x16>

08000564 <__aeabi_d2uiz>:
 8000564:	b570      	push	{r4, r5, r6, lr}
 8000566:	2200      	movs	r2, #0
 8000568:	4b0c      	ldr	r3, [pc, #48]	@ (800059c <__aeabi_d2uiz+0x38>)
 800056a:	0004      	movs	r4, r0
 800056c:	000d      	movs	r5, r1
 800056e:	f7ff ff9d 	bl	80004ac <__aeabi_dcmpge>
 8000572:	2800      	cmp	r0, #0
 8000574:	d104      	bne.n	8000580 <__aeabi_d2uiz+0x1c>
 8000576:	0020      	movs	r0, r4
 8000578:	0029      	movs	r1, r5
 800057a:	f002 ff57 	bl	800342c <__aeabi_d2iz>
 800057e:	bd70      	pop	{r4, r5, r6, pc}
 8000580:	4b06      	ldr	r3, [pc, #24]	@ (800059c <__aeabi_d2uiz+0x38>)
 8000582:	2200      	movs	r2, #0
 8000584:	0020      	movs	r0, r4
 8000586:	0029      	movs	r1, r5
 8000588:	f002 fb24 	bl	8002bd4 <__aeabi_dsub>
 800058c:	f002 ff4e 	bl	800342c <__aeabi_d2iz>
 8000590:	2380      	movs	r3, #128	@ 0x80
 8000592:	061b      	lsls	r3, r3, #24
 8000594:	469c      	mov	ip, r3
 8000596:	4460      	add	r0, ip
 8000598:	e7f1      	b.n	800057e <__aeabi_d2uiz+0x1a>
 800059a:	46c0      	nop			@ (mov r8, r8)
 800059c:	41e00000 	.word	0x41e00000

080005a0 <__aeabi_fadd>:
 80005a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80005a2:	024b      	lsls	r3, r1, #9
 80005a4:	0a5a      	lsrs	r2, r3, #9
 80005a6:	4694      	mov	ip, r2
 80005a8:	004a      	lsls	r2, r1, #1
 80005aa:	0fc9      	lsrs	r1, r1, #31
 80005ac:	46ce      	mov	lr, r9
 80005ae:	4647      	mov	r7, r8
 80005b0:	4689      	mov	r9, r1
 80005b2:	0045      	lsls	r5, r0, #1
 80005b4:	0246      	lsls	r6, r0, #9
 80005b6:	0e2d      	lsrs	r5, r5, #24
 80005b8:	0e12      	lsrs	r2, r2, #24
 80005ba:	b580      	push	{r7, lr}
 80005bc:	0999      	lsrs	r1, r3, #6
 80005be:	0a77      	lsrs	r7, r6, #9
 80005c0:	0fc4      	lsrs	r4, r0, #31
 80005c2:	09b6      	lsrs	r6, r6, #6
 80005c4:	1aab      	subs	r3, r5, r2
 80005c6:	454c      	cmp	r4, r9
 80005c8:	d020      	beq.n	800060c <__aeabi_fadd+0x6c>
 80005ca:	2b00      	cmp	r3, #0
 80005cc:	dd0c      	ble.n	80005e8 <__aeabi_fadd+0x48>
 80005ce:	2a00      	cmp	r2, #0
 80005d0:	d134      	bne.n	800063c <__aeabi_fadd+0x9c>
 80005d2:	2900      	cmp	r1, #0
 80005d4:	d02a      	beq.n	800062c <__aeabi_fadd+0x8c>
 80005d6:	1e5a      	subs	r2, r3, #1
 80005d8:	2b01      	cmp	r3, #1
 80005da:	d100      	bne.n	80005de <__aeabi_fadd+0x3e>
 80005dc:	e08f      	b.n	80006fe <__aeabi_fadd+0x15e>
 80005de:	2bff      	cmp	r3, #255	@ 0xff
 80005e0:	d100      	bne.n	80005e4 <__aeabi_fadd+0x44>
 80005e2:	e0cd      	b.n	8000780 <__aeabi_fadd+0x1e0>
 80005e4:	0013      	movs	r3, r2
 80005e6:	e02f      	b.n	8000648 <__aeabi_fadd+0xa8>
 80005e8:	2b00      	cmp	r3, #0
 80005ea:	d060      	beq.n	80006ae <__aeabi_fadd+0x10e>
 80005ec:	1b53      	subs	r3, r2, r5
 80005ee:	2d00      	cmp	r5, #0
 80005f0:	d000      	beq.n	80005f4 <__aeabi_fadd+0x54>
 80005f2:	e0ee      	b.n	80007d2 <__aeabi_fadd+0x232>
 80005f4:	2e00      	cmp	r6, #0
 80005f6:	d100      	bne.n	80005fa <__aeabi_fadd+0x5a>
 80005f8:	e13e      	b.n	8000878 <__aeabi_fadd+0x2d8>
 80005fa:	1e5c      	subs	r4, r3, #1
 80005fc:	2b01      	cmp	r3, #1
 80005fe:	d100      	bne.n	8000602 <__aeabi_fadd+0x62>
 8000600:	e16b      	b.n	80008da <__aeabi_fadd+0x33a>
 8000602:	2bff      	cmp	r3, #255	@ 0xff
 8000604:	d100      	bne.n	8000608 <__aeabi_fadd+0x68>
 8000606:	e0b9      	b.n	800077c <__aeabi_fadd+0x1dc>
 8000608:	0023      	movs	r3, r4
 800060a:	e0e7      	b.n	80007dc <__aeabi_fadd+0x23c>
 800060c:	2b00      	cmp	r3, #0
 800060e:	dc00      	bgt.n	8000612 <__aeabi_fadd+0x72>
 8000610:	e0a4      	b.n	800075c <__aeabi_fadd+0x1bc>
 8000612:	2a00      	cmp	r2, #0
 8000614:	d069      	beq.n	80006ea <__aeabi_fadd+0x14a>
 8000616:	2dff      	cmp	r5, #255	@ 0xff
 8000618:	d100      	bne.n	800061c <__aeabi_fadd+0x7c>
 800061a:	e0b1      	b.n	8000780 <__aeabi_fadd+0x1e0>
 800061c:	2280      	movs	r2, #128	@ 0x80
 800061e:	04d2      	lsls	r2, r2, #19
 8000620:	4311      	orrs	r1, r2
 8000622:	2b1b      	cmp	r3, #27
 8000624:	dc00      	bgt.n	8000628 <__aeabi_fadd+0x88>
 8000626:	e0e9      	b.n	80007fc <__aeabi_fadd+0x25c>
 8000628:	002b      	movs	r3, r5
 800062a:	3605      	adds	r6, #5
 800062c:	08f7      	lsrs	r7, r6, #3
 800062e:	2bff      	cmp	r3, #255	@ 0xff
 8000630:	d100      	bne.n	8000634 <__aeabi_fadd+0x94>
 8000632:	e0a5      	b.n	8000780 <__aeabi_fadd+0x1e0>
 8000634:	027a      	lsls	r2, r7, #9
 8000636:	0a52      	lsrs	r2, r2, #9
 8000638:	b2d8      	uxtb	r0, r3
 800063a:	e030      	b.n	800069e <__aeabi_fadd+0xfe>
 800063c:	2dff      	cmp	r5, #255	@ 0xff
 800063e:	d100      	bne.n	8000642 <__aeabi_fadd+0xa2>
 8000640:	e09e      	b.n	8000780 <__aeabi_fadd+0x1e0>
 8000642:	2280      	movs	r2, #128	@ 0x80
 8000644:	04d2      	lsls	r2, r2, #19
 8000646:	4311      	orrs	r1, r2
 8000648:	2001      	movs	r0, #1
 800064a:	2b1b      	cmp	r3, #27
 800064c:	dc08      	bgt.n	8000660 <__aeabi_fadd+0xc0>
 800064e:	0008      	movs	r0, r1
 8000650:	2220      	movs	r2, #32
 8000652:	40d8      	lsrs	r0, r3
 8000654:	1ad3      	subs	r3, r2, r3
 8000656:	4099      	lsls	r1, r3
 8000658:	000b      	movs	r3, r1
 800065a:	1e5a      	subs	r2, r3, #1
 800065c:	4193      	sbcs	r3, r2
 800065e:	4318      	orrs	r0, r3
 8000660:	1a36      	subs	r6, r6, r0
 8000662:	0173      	lsls	r3, r6, #5
 8000664:	d400      	bmi.n	8000668 <__aeabi_fadd+0xc8>
 8000666:	e071      	b.n	800074c <__aeabi_fadd+0x1ac>
 8000668:	01b6      	lsls	r6, r6, #6
 800066a:	09b7      	lsrs	r7, r6, #6
 800066c:	0038      	movs	r0, r7
 800066e:	f003 f835 	bl	80036dc <__clzsi2>
 8000672:	003b      	movs	r3, r7
 8000674:	3805      	subs	r0, #5
 8000676:	4083      	lsls	r3, r0
 8000678:	4285      	cmp	r5, r0
 800067a:	dd4d      	ble.n	8000718 <__aeabi_fadd+0x178>
 800067c:	4eb4      	ldr	r6, [pc, #720]	@ (8000950 <__aeabi_fadd+0x3b0>)
 800067e:	1a2d      	subs	r5, r5, r0
 8000680:	401e      	ands	r6, r3
 8000682:	075a      	lsls	r2, r3, #29
 8000684:	d068      	beq.n	8000758 <__aeabi_fadd+0x1b8>
 8000686:	220f      	movs	r2, #15
 8000688:	4013      	ands	r3, r2
 800068a:	2b04      	cmp	r3, #4
 800068c:	d064      	beq.n	8000758 <__aeabi_fadd+0x1b8>
 800068e:	3604      	adds	r6, #4
 8000690:	0173      	lsls	r3, r6, #5
 8000692:	d561      	bpl.n	8000758 <__aeabi_fadd+0x1b8>
 8000694:	1c68      	adds	r0, r5, #1
 8000696:	2dfe      	cmp	r5, #254	@ 0xfe
 8000698:	d154      	bne.n	8000744 <__aeabi_fadd+0x1a4>
 800069a:	20ff      	movs	r0, #255	@ 0xff
 800069c:	2200      	movs	r2, #0
 800069e:	05c0      	lsls	r0, r0, #23
 80006a0:	4310      	orrs	r0, r2
 80006a2:	07e4      	lsls	r4, r4, #31
 80006a4:	4320      	orrs	r0, r4
 80006a6:	bcc0      	pop	{r6, r7}
 80006a8:	46b9      	mov	r9, r7
 80006aa:	46b0      	mov	r8, r6
 80006ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80006ae:	22fe      	movs	r2, #254	@ 0xfe
 80006b0:	4690      	mov	r8, r2
 80006b2:	1c68      	adds	r0, r5, #1
 80006b4:	0002      	movs	r2, r0
 80006b6:	4640      	mov	r0, r8
 80006b8:	4210      	tst	r0, r2
 80006ba:	d16b      	bne.n	8000794 <__aeabi_fadd+0x1f4>
 80006bc:	2d00      	cmp	r5, #0
 80006be:	d000      	beq.n	80006c2 <__aeabi_fadd+0x122>
 80006c0:	e0dd      	b.n	800087e <__aeabi_fadd+0x2de>
 80006c2:	2e00      	cmp	r6, #0
 80006c4:	d100      	bne.n	80006c8 <__aeabi_fadd+0x128>
 80006c6:	e102      	b.n	80008ce <__aeabi_fadd+0x32e>
 80006c8:	2900      	cmp	r1, #0
 80006ca:	d0b3      	beq.n	8000634 <__aeabi_fadd+0x94>
 80006cc:	2280      	movs	r2, #128	@ 0x80
 80006ce:	1a77      	subs	r7, r6, r1
 80006d0:	04d2      	lsls	r2, r2, #19
 80006d2:	4217      	tst	r7, r2
 80006d4:	d100      	bne.n	80006d8 <__aeabi_fadd+0x138>
 80006d6:	e136      	b.n	8000946 <__aeabi_fadd+0x3a6>
 80006d8:	464c      	mov	r4, r9
 80006da:	1b8e      	subs	r6, r1, r6
 80006dc:	d061      	beq.n	80007a2 <__aeabi_fadd+0x202>
 80006de:	2001      	movs	r0, #1
 80006e0:	4216      	tst	r6, r2
 80006e2:	d130      	bne.n	8000746 <__aeabi_fadd+0x1a6>
 80006e4:	2300      	movs	r3, #0
 80006e6:	08f7      	lsrs	r7, r6, #3
 80006e8:	e7a4      	b.n	8000634 <__aeabi_fadd+0x94>
 80006ea:	2900      	cmp	r1, #0
 80006ec:	d09e      	beq.n	800062c <__aeabi_fadd+0x8c>
 80006ee:	1e5a      	subs	r2, r3, #1
 80006f0:	2b01      	cmp	r3, #1
 80006f2:	d100      	bne.n	80006f6 <__aeabi_fadd+0x156>
 80006f4:	e0ca      	b.n	800088c <__aeabi_fadd+0x2ec>
 80006f6:	2bff      	cmp	r3, #255	@ 0xff
 80006f8:	d042      	beq.n	8000780 <__aeabi_fadd+0x1e0>
 80006fa:	0013      	movs	r3, r2
 80006fc:	e791      	b.n	8000622 <__aeabi_fadd+0x82>
 80006fe:	1a71      	subs	r1, r6, r1
 8000700:	014b      	lsls	r3, r1, #5
 8000702:	d400      	bmi.n	8000706 <__aeabi_fadd+0x166>
 8000704:	e0d1      	b.n	80008aa <__aeabi_fadd+0x30a>
 8000706:	018f      	lsls	r7, r1, #6
 8000708:	09bf      	lsrs	r7, r7, #6
 800070a:	0038      	movs	r0, r7
 800070c:	f002 ffe6 	bl	80036dc <__clzsi2>
 8000710:	003b      	movs	r3, r7
 8000712:	3805      	subs	r0, #5
 8000714:	4083      	lsls	r3, r0
 8000716:	2501      	movs	r5, #1
 8000718:	2220      	movs	r2, #32
 800071a:	1b40      	subs	r0, r0, r5
 800071c:	3001      	adds	r0, #1
 800071e:	1a12      	subs	r2, r2, r0
 8000720:	001e      	movs	r6, r3
 8000722:	4093      	lsls	r3, r2
 8000724:	40c6      	lsrs	r6, r0
 8000726:	1e5a      	subs	r2, r3, #1
 8000728:	4193      	sbcs	r3, r2
 800072a:	431e      	orrs	r6, r3
 800072c:	d039      	beq.n	80007a2 <__aeabi_fadd+0x202>
 800072e:	0773      	lsls	r3, r6, #29
 8000730:	d100      	bne.n	8000734 <__aeabi_fadd+0x194>
 8000732:	e11b      	b.n	800096c <__aeabi_fadd+0x3cc>
 8000734:	230f      	movs	r3, #15
 8000736:	2500      	movs	r5, #0
 8000738:	4033      	ands	r3, r6
 800073a:	2b04      	cmp	r3, #4
 800073c:	d1a7      	bne.n	800068e <__aeabi_fadd+0xee>
 800073e:	2001      	movs	r0, #1
 8000740:	0172      	lsls	r2, r6, #5
 8000742:	d57c      	bpl.n	800083e <__aeabi_fadd+0x29e>
 8000744:	b2c0      	uxtb	r0, r0
 8000746:	01b2      	lsls	r2, r6, #6
 8000748:	0a52      	lsrs	r2, r2, #9
 800074a:	e7a8      	b.n	800069e <__aeabi_fadd+0xfe>
 800074c:	0773      	lsls	r3, r6, #29
 800074e:	d003      	beq.n	8000758 <__aeabi_fadd+0x1b8>
 8000750:	230f      	movs	r3, #15
 8000752:	4033      	ands	r3, r6
 8000754:	2b04      	cmp	r3, #4
 8000756:	d19a      	bne.n	800068e <__aeabi_fadd+0xee>
 8000758:	002b      	movs	r3, r5
 800075a:	e767      	b.n	800062c <__aeabi_fadd+0x8c>
 800075c:	2b00      	cmp	r3, #0
 800075e:	d023      	beq.n	80007a8 <__aeabi_fadd+0x208>
 8000760:	1b53      	subs	r3, r2, r5
 8000762:	2d00      	cmp	r5, #0
 8000764:	d17b      	bne.n	800085e <__aeabi_fadd+0x2be>
 8000766:	2e00      	cmp	r6, #0
 8000768:	d100      	bne.n	800076c <__aeabi_fadd+0x1cc>
 800076a:	e086      	b.n	800087a <__aeabi_fadd+0x2da>
 800076c:	1e5d      	subs	r5, r3, #1
 800076e:	2b01      	cmp	r3, #1
 8000770:	d100      	bne.n	8000774 <__aeabi_fadd+0x1d4>
 8000772:	e08b      	b.n	800088c <__aeabi_fadd+0x2ec>
 8000774:	2bff      	cmp	r3, #255	@ 0xff
 8000776:	d002      	beq.n	800077e <__aeabi_fadd+0x1de>
 8000778:	002b      	movs	r3, r5
 800077a:	e075      	b.n	8000868 <__aeabi_fadd+0x2c8>
 800077c:	464c      	mov	r4, r9
 800077e:	4667      	mov	r7, ip
 8000780:	2f00      	cmp	r7, #0
 8000782:	d100      	bne.n	8000786 <__aeabi_fadd+0x1e6>
 8000784:	e789      	b.n	800069a <__aeabi_fadd+0xfa>
 8000786:	2280      	movs	r2, #128	@ 0x80
 8000788:	03d2      	lsls	r2, r2, #15
 800078a:	433a      	orrs	r2, r7
 800078c:	0252      	lsls	r2, r2, #9
 800078e:	20ff      	movs	r0, #255	@ 0xff
 8000790:	0a52      	lsrs	r2, r2, #9
 8000792:	e784      	b.n	800069e <__aeabi_fadd+0xfe>
 8000794:	1a77      	subs	r7, r6, r1
 8000796:	017b      	lsls	r3, r7, #5
 8000798:	d46b      	bmi.n	8000872 <__aeabi_fadd+0x2d2>
 800079a:	2f00      	cmp	r7, #0
 800079c:	d000      	beq.n	80007a0 <__aeabi_fadd+0x200>
 800079e:	e765      	b.n	800066c <__aeabi_fadd+0xcc>
 80007a0:	2400      	movs	r4, #0
 80007a2:	2000      	movs	r0, #0
 80007a4:	2200      	movs	r2, #0
 80007a6:	e77a      	b.n	800069e <__aeabi_fadd+0xfe>
 80007a8:	22fe      	movs	r2, #254	@ 0xfe
 80007aa:	1c6b      	adds	r3, r5, #1
 80007ac:	421a      	tst	r2, r3
 80007ae:	d149      	bne.n	8000844 <__aeabi_fadd+0x2a4>
 80007b0:	2d00      	cmp	r5, #0
 80007b2:	d000      	beq.n	80007b6 <__aeabi_fadd+0x216>
 80007b4:	e09f      	b.n	80008f6 <__aeabi_fadd+0x356>
 80007b6:	2e00      	cmp	r6, #0
 80007b8:	d100      	bne.n	80007bc <__aeabi_fadd+0x21c>
 80007ba:	e0ba      	b.n	8000932 <__aeabi_fadd+0x392>
 80007bc:	2900      	cmp	r1, #0
 80007be:	d100      	bne.n	80007c2 <__aeabi_fadd+0x222>
 80007c0:	e0cf      	b.n	8000962 <__aeabi_fadd+0x3c2>
 80007c2:	1872      	adds	r2, r6, r1
 80007c4:	0153      	lsls	r3, r2, #5
 80007c6:	d400      	bmi.n	80007ca <__aeabi_fadd+0x22a>
 80007c8:	e0cd      	b.n	8000966 <__aeabi_fadd+0x3c6>
 80007ca:	0192      	lsls	r2, r2, #6
 80007cc:	2001      	movs	r0, #1
 80007ce:	0a52      	lsrs	r2, r2, #9
 80007d0:	e765      	b.n	800069e <__aeabi_fadd+0xfe>
 80007d2:	2aff      	cmp	r2, #255	@ 0xff
 80007d4:	d0d2      	beq.n	800077c <__aeabi_fadd+0x1dc>
 80007d6:	2080      	movs	r0, #128	@ 0x80
 80007d8:	04c0      	lsls	r0, r0, #19
 80007da:	4306      	orrs	r6, r0
 80007dc:	2001      	movs	r0, #1
 80007de:	2b1b      	cmp	r3, #27
 80007e0:	dc08      	bgt.n	80007f4 <__aeabi_fadd+0x254>
 80007e2:	0030      	movs	r0, r6
 80007e4:	2420      	movs	r4, #32
 80007e6:	40d8      	lsrs	r0, r3
 80007e8:	1ae3      	subs	r3, r4, r3
 80007ea:	409e      	lsls	r6, r3
 80007ec:	0033      	movs	r3, r6
 80007ee:	1e5c      	subs	r4, r3, #1
 80007f0:	41a3      	sbcs	r3, r4
 80007f2:	4318      	orrs	r0, r3
 80007f4:	464c      	mov	r4, r9
 80007f6:	0015      	movs	r5, r2
 80007f8:	1a0e      	subs	r6, r1, r0
 80007fa:	e732      	b.n	8000662 <__aeabi_fadd+0xc2>
 80007fc:	0008      	movs	r0, r1
 80007fe:	2220      	movs	r2, #32
 8000800:	40d8      	lsrs	r0, r3
 8000802:	1ad3      	subs	r3, r2, r3
 8000804:	4099      	lsls	r1, r3
 8000806:	000b      	movs	r3, r1
 8000808:	1e5a      	subs	r2, r3, #1
 800080a:	4193      	sbcs	r3, r2
 800080c:	4303      	orrs	r3, r0
 800080e:	18f6      	adds	r6, r6, r3
 8000810:	0173      	lsls	r3, r6, #5
 8000812:	d59b      	bpl.n	800074c <__aeabi_fadd+0x1ac>
 8000814:	3501      	adds	r5, #1
 8000816:	2dff      	cmp	r5, #255	@ 0xff
 8000818:	d100      	bne.n	800081c <__aeabi_fadd+0x27c>
 800081a:	e73e      	b.n	800069a <__aeabi_fadd+0xfa>
 800081c:	2301      	movs	r3, #1
 800081e:	494d      	ldr	r1, [pc, #308]	@ (8000954 <__aeabi_fadd+0x3b4>)
 8000820:	0872      	lsrs	r2, r6, #1
 8000822:	4033      	ands	r3, r6
 8000824:	400a      	ands	r2, r1
 8000826:	431a      	orrs	r2, r3
 8000828:	0016      	movs	r6, r2
 800082a:	0753      	lsls	r3, r2, #29
 800082c:	d004      	beq.n	8000838 <__aeabi_fadd+0x298>
 800082e:	230f      	movs	r3, #15
 8000830:	4013      	ands	r3, r2
 8000832:	2b04      	cmp	r3, #4
 8000834:	d000      	beq.n	8000838 <__aeabi_fadd+0x298>
 8000836:	e72a      	b.n	800068e <__aeabi_fadd+0xee>
 8000838:	0173      	lsls	r3, r6, #5
 800083a:	d500      	bpl.n	800083e <__aeabi_fadd+0x29e>
 800083c:	e72a      	b.n	8000694 <__aeabi_fadd+0xf4>
 800083e:	002b      	movs	r3, r5
 8000840:	08f7      	lsrs	r7, r6, #3
 8000842:	e6f7      	b.n	8000634 <__aeabi_fadd+0x94>
 8000844:	2bff      	cmp	r3, #255	@ 0xff
 8000846:	d100      	bne.n	800084a <__aeabi_fadd+0x2aa>
 8000848:	e727      	b.n	800069a <__aeabi_fadd+0xfa>
 800084a:	1871      	adds	r1, r6, r1
 800084c:	0849      	lsrs	r1, r1, #1
 800084e:	074a      	lsls	r2, r1, #29
 8000850:	d02f      	beq.n	80008b2 <__aeabi_fadd+0x312>
 8000852:	220f      	movs	r2, #15
 8000854:	400a      	ands	r2, r1
 8000856:	2a04      	cmp	r2, #4
 8000858:	d02b      	beq.n	80008b2 <__aeabi_fadd+0x312>
 800085a:	1d0e      	adds	r6, r1, #4
 800085c:	e6e6      	b.n	800062c <__aeabi_fadd+0x8c>
 800085e:	2aff      	cmp	r2, #255	@ 0xff
 8000860:	d08d      	beq.n	800077e <__aeabi_fadd+0x1de>
 8000862:	2080      	movs	r0, #128	@ 0x80
 8000864:	04c0      	lsls	r0, r0, #19
 8000866:	4306      	orrs	r6, r0
 8000868:	2b1b      	cmp	r3, #27
 800086a:	dd24      	ble.n	80008b6 <__aeabi_fadd+0x316>
 800086c:	0013      	movs	r3, r2
 800086e:	1d4e      	adds	r6, r1, #5
 8000870:	e6dc      	b.n	800062c <__aeabi_fadd+0x8c>
 8000872:	464c      	mov	r4, r9
 8000874:	1b8f      	subs	r7, r1, r6
 8000876:	e6f9      	b.n	800066c <__aeabi_fadd+0xcc>
 8000878:	464c      	mov	r4, r9
 800087a:	000e      	movs	r6, r1
 800087c:	e6d6      	b.n	800062c <__aeabi_fadd+0x8c>
 800087e:	2e00      	cmp	r6, #0
 8000880:	d149      	bne.n	8000916 <__aeabi_fadd+0x376>
 8000882:	2900      	cmp	r1, #0
 8000884:	d068      	beq.n	8000958 <__aeabi_fadd+0x3b8>
 8000886:	4667      	mov	r7, ip
 8000888:	464c      	mov	r4, r9
 800088a:	e77c      	b.n	8000786 <__aeabi_fadd+0x1e6>
 800088c:	1870      	adds	r0, r6, r1
 800088e:	0143      	lsls	r3, r0, #5
 8000890:	d574      	bpl.n	800097c <__aeabi_fadd+0x3dc>
 8000892:	4930      	ldr	r1, [pc, #192]	@ (8000954 <__aeabi_fadd+0x3b4>)
 8000894:	0840      	lsrs	r0, r0, #1
 8000896:	4001      	ands	r1, r0
 8000898:	0743      	lsls	r3, r0, #29
 800089a:	d009      	beq.n	80008b0 <__aeabi_fadd+0x310>
 800089c:	230f      	movs	r3, #15
 800089e:	4003      	ands	r3, r0
 80008a0:	2b04      	cmp	r3, #4
 80008a2:	d005      	beq.n	80008b0 <__aeabi_fadd+0x310>
 80008a4:	2302      	movs	r3, #2
 80008a6:	1d0e      	adds	r6, r1, #4
 80008a8:	e6c0      	b.n	800062c <__aeabi_fadd+0x8c>
 80008aa:	2301      	movs	r3, #1
 80008ac:	08cf      	lsrs	r7, r1, #3
 80008ae:	e6c1      	b.n	8000634 <__aeabi_fadd+0x94>
 80008b0:	2302      	movs	r3, #2
 80008b2:	08cf      	lsrs	r7, r1, #3
 80008b4:	e6be      	b.n	8000634 <__aeabi_fadd+0x94>
 80008b6:	2520      	movs	r5, #32
 80008b8:	0030      	movs	r0, r6
 80008ba:	40d8      	lsrs	r0, r3
 80008bc:	1aeb      	subs	r3, r5, r3
 80008be:	409e      	lsls	r6, r3
 80008c0:	0033      	movs	r3, r6
 80008c2:	1e5d      	subs	r5, r3, #1
 80008c4:	41ab      	sbcs	r3, r5
 80008c6:	4303      	orrs	r3, r0
 80008c8:	0015      	movs	r5, r2
 80008ca:	185e      	adds	r6, r3, r1
 80008cc:	e7a0      	b.n	8000810 <__aeabi_fadd+0x270>
 80008ce:	2900      	cmp	r1, #0
 80008d0:	d100      	bne.n	80008d4 <__aeabi_fadd+0x334>
 80008d2:	e765      	b.n	80007a0 <__aeabi_fadd+0x200>
 80008d4:	464c      	mov	r4, r9
 80008d6:	4667      	mov	r7, ip
 80008d8:	e6ac      	b.n	8000634 <__aeabi_fadd+0x94>
 80008da:	1b8f      	subs	r7, r1, r6
 80008dc:	017b      	lsls	r3, r7, #5
 80008de:	d52e      	bpl.n	800093e <__aeabi_fadd+0x39e>
 80008e0:	01bf      	lsls	r7, r7, #6
 80008e2:	09bf      	lsrs	r7, r7, #6
 80008e4:	0038      	movs	r0, r7
 80008e6:	f002 fef9 	bl	80036dc <__clzsi2>
 80008ea:	003b      	movs	r3, r7
 80008ec:	3805      	subs	r0, #5
 80008ee:	4083      	lsls	r3, r0
 80008f0:	464c      	mov	r4, r9
 80008f2:	3501      	adds	r5, #1
 80008f4:	e710      	b.n	8000718 <__aeabi_fadd+0x178>
 80008f6:	2e00      	cmp	r6, #0
 80008f8:	d100      	bne.n	80008fc <__aeabi_fadd+0x35c>
 80008fa:	e740      	b.n	800077e <__aeabi_fadd+0x1de>
 80008fc:	2900      	cmp	r1, #0
 80008fe:	d100      	bne.n	8000902 <__aeabi_fadd+0x362>
 8000900:	e741      	b.n	8000786 <__aeabi_fadd+0x1e6>
 8000902:	2380      	movs	r3, #128	@ 0x80
 8000904:	03db      	lsls	r3, r3, #15
 8000906:	429f      	cmp	r7, r3
 8000908:	d200      	bcs.n	800090c <__aeabi_fadd+0x36c>
 800090a:	e73c      	b.n	8000786 <__aeabi_fadd+0x1e6>
 800090c:	459c      	cmp	ip, r3
 800090e:	d300      	bcc.n	8000912 <__aeabi_fadd+0x372>
 8000910:	e739      	b.n	8000786 <__aeabi_fadd+0x1e6>
 8000912:	4667      	mov	r7, ip
 8000914:	e737      	b.n	8000786 <__aeabi_fadd+0x1e6>
 8000916:	2900      	cmp	r1, #0
 8000918:	d100      	bne.n	800091c <__aeabi_fadd+0x37c>
 800091a:	e734      	b.n	8000786 <__aeabi_fadd+0x1e6>
 800091c:	2380      	movs	r3, #128	@ 0x80
 800091e:	03db      	lsls	r3, r3, #15
 8000920:	429f      	cmp	r7, r3
 8000922:	d200      	bcs.n	8000926 <__aeabi_fadd+0x386>
 8000924:	e72f      	b.n	8000786 <__aeabi_fadd+0x1e6>
 8000926:	459c      	cmp	ip, r3
 8000928:	d300      	bcc.n	800092c <__aeabi_fadd+0x38c>
 800092a:	e72c      	b.n	8000786 <__aeabi_fadd+0x1e6>
 800092c:	464c      	mov	r4, r9
 800092e:	4667      	mov	r7, ip
 8000930:	e729      	b.n	8000786 <__aeabi_fadd+0x1e6>
 8000932:	2900      	cmp	r1, #0
 8000934:	d100      	bne.n	8000938 <__aeabi_fadd+0x398>
 8000936:	e734      	b.n	80007a2 <__aeabi_fadd+0x202>
 8000938:	2300      	movs	r3, #0
 800093a:	08cf      	lsrs	r7, r1, #3
 800093c:	e67a      	b.n	8000634 <__aeabi_fadd+0x94>
 800093e:	464c      	mov	r4, r9
 8000940:	2301      	movs	r3, #1
 8000942:	08ff      	lsrs	r7, r7, #3
 8000944:	e676      	b.n	8000634 <__aeabi_fadd+0x94>
 8000946:	2f00      	cmp	r7, #0
 8000948:	d100      	bne.n	800094c <__aeabi_fadd+0x3ac>
 800094a:	e729      	b.n	80007a0 <__aeabi_fadd+0x200>
 800094c:	08ff      	lsrs	r7, r7, #3
 800094e:	e671      	b.n	8000634 <__aeabi_fadd+0x94>
 8000950:	fbffffff 	.word	0xfbffffff
 8000954:	7dffffff 	.word	0x7dffffff
 8000958:	2280      	movs	r2, #128	@ 0x80
 800095a:	2400      	movs	r4, #0
 800095c:	20ff      	movs	r0, #255	@ 0xff
 800095e:	03d2      	lsls	r2, r2, #15
 8000960:	e69d      	b.n	800069e <__aeabi_fadd+0xfe>
 8000962:	2300      	movs	r3, #0
 8000964:	e666      	b.n	8000634 <__aeabi_fadd+0x94>
 8000966:	2300      	movs	r3, #0
 8000968:	08d7      	lsrs	r7, r2, #3
 800096a:	e663      	b.n	8000634 <__aeabi_fadd+0x94>
 800096c:	2001      	movs	r0, #1
 800096e:	0172      	lsls	r2, r6, #5
 8000970:	d500      	bpl.n	8000974 <__aeabi_fadd+0x3d4>
 8000972:	e6e7      	b.n	8000744 <__aeabi_fadd+0x1a4>
 8000974:	0031      	movs	r1, r6
 8000976:	2300      	movs	r3, #0
 8000978:	08cf      	lsrs	r7, r1, #3
 800097a:	e65b      	b.n	8000634 <__aeabi_fadd+0x94>
 800097c:	2301      	movs	r3, #1
 800097e:	08c7      	lsrs	r7, r0, #3
 8000980:	e658      	b.n	8000634 <__aeabi_fadd+0x94>
 8000982:	46c0      	nop			@ (mov r8, r8)

08000984 <__aeabi_fdiv>:
 8000984:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000986:	4646      	mov	r6, r8
 8000988:	464f      	mov	r7, r9
 800098a:	46d6      	mov	lr, sl
 800098c:	0245      	lsls	r5, r0, #9
 800098e:	b5c0      	push	{r6, r7, lr}
 8000990:	0fc3      	lsrs	r3, r0, #31
 8000992:	0047      	lsls	r7, r0, #1
 8000994:	4698      	mov	r8, r3
 8000996:	1c0e      	adds	r6, r1, #0
 8000998:	0a6d      	lsrs	r5, r5, #9
 800099a:	0e3f      	lsrs	r7, r7, #24
 800099c:	d05b      	beq.n	8000a56 <__aeabi_fdiv+0xd2>
 800099e:	2fff      	cmp	r7, #255	@ 0xff
 80009a0:	d021      	beq.n	80009e6 <__aeabi_fdiv+0x62>
 80009a2:	2380      	movs	r3, #128	@ 0x80
 80009a4:	00ed      	lsls	r5, r5, #3
 80009a6:	04db      	lsls	r3, r3, #19
 80009a8:	431d      	orrs	r5, r3
 80009aa:	2300      	movs	r3, #0
 80009ac:	4699      	mov	r9, r3
 80009ae:	469a      	mov	sl, r3
 80009b0:	3f7f      	subs	r7, #127	@ 0x7f
 80009b2:	0274      	lsls	r4, r6, #9
 80009b4:	0073      	lsls	r3, r6, #1
 80009b6:	0a64      	lsrs	r4, r4, #9
 80009b8:	0e1b      	lsrs	r3, r3, #24
 80009ba:	0ff6      	lsrs	r6, r6, #31
 80009bc:	2b00      	cmp	r3, #0
 80009be:	d020      	beq.n	8000a02 <__aeabi_fdiv+0x7e>
 80009c0:	2bff      	cmp	r3, #255	@ 0xff
 80009c2:	d043      	beq.n	8000a4c <__aeabi_fdiv+0xc8>
 80009c4:	2280      	movs	r2, #128	@ 0x80
 80009c6:	2000      	movs	r0, #0
 80009c8:	00e4      	lsls	r4, r4, #3
 80009ca:	04d2      	lsls	r2, r2, #19
 80009cc:	4314      	orrs	r4, r2
 80009ce:	3b7f      	subs	r3, #127	@ 0x7f
 80009d0:	4642      	mov	r2, r8
 80009d2:	1aff      	subs	r7, r7, r3
 80009d4:	464b      	mov	r3, r9
 80009d6:	4072      	eors	r2, r6
 80009d8:	2b0f      	cmp	r3, #15
 80009da:	d900      	bls.n	80009de <__aeabi_fdiv+0x5a>
 80009dc:	e09d      	b.n	8000b1a <__aeabi_fdiv+0x196>
 80009de:	4971      	ldr	r1, [pc, #452]	@ (8000ba4 <__aeabi_fdiv+0x220>)
 80009e0:	009b      	lsls	r3, r3, #2
 80009e2:	58cb      	ldr	r3, [r1, r3]
 80009e4:	469f      	mov	pc, r3
 80009e6:	2d00      	cmp	r5, #0
 80009e8:	d15a      	bne.n	8000aa0 <__aeabi_fdiv+0x11c>
 80009ea:	2308      	movs	r3, #8
 80009ec:	4699      	mov	r9, r3
 80009ee:	3b06      	subs	r3, #6
 80009f0:	0274      	lsls	r4, r6, #9
 80009f2:	469a      	mov	sl, r3
 80009f4:	0073      	lsls	r3, r6, #1
 80009f6:	27ff      	movs	r7, #255	@ 0xff
 80009f8:	0a64      	lsrs	r4, r4, #9
 80009fa:	0e1b      	lsrs	r3, r3, #24
 80009fc:	0ff6      	lsrs	r6, r6, #31
 80009fe:	2b00      	cmp	r3, #0
 8000a00:	d1de      	bne.n	80009c0 <__aeabi_fdiv+0x3c>
 8000a02:	2c00      	cmp	r4, #0
 8000a04:	d13b      	bne.n	8000a7e <__aeabi_fdiv+0xfa>
 8000a06:	2301      	movs	r3, #1
 8000a08:	4642      	mov	r2, r8
 8000a0a:	4649      	mov	r1, r9
 8000a0c:	4072      	eors	r2, r6
 8000a0e:	4319      	orrs	r1, r3
 8000a10:	290e      	cmp	r1, #14
 8000a12:	d818      	bhi.n	8000a46 <__aeabi_fdiv+0xc2>
 8000a14:	4864      	ldr	r0, [pc, #400]	@ (8000ba8 <__aeabi_fdiv+0x224>)
 8000a16:	0089      	lsls	r1, r1, #2
 8000a18:	5841      	ldr	r1, [r0, r1]
 8000a1a:	468f      	mov	pc, r1
 8000a1c:	4653      	mov	r3, sl
 8000a1e:	2b02      	cmp	r3, #2
 8000a20:	d100      	bne.n	8000a24 <__aeabi_fdiv+0xa0>
 8000a22:	e0b8      	b.n	8000b96 <__aeabi_fdiv+0x212>
 8000a24:	2b03      	cmp	r3, #3
 8000a26:	d06e      	beq.n	8000b06 <__aeabi_fdiv+0x182>
 8000a28:	4642      	mov	r2, r8
 8000a2a:	002c      	movs	r4, r5
 8000a2c:	2b01      	cmp	r3, #1
 8000a2e:	d140      	bne.n	8000ab2 <__aeabi_fdiv+0x12e>
 8000a30:	2000      	movs	r0, #0
 8000a32:	2400      	movs	r4, #0
 8000a34:	05c0      	lsls	r0, r0, #23
 8000a36:	4320      	orrs	r0, r4
 8000a38:	07d2      	lsls	r2, r2, #31
 8000a3a:	4310      	orrs	r0, r2
 8000a3c:	bce0      	pop	{r5, r6, r7}
 8000a3e:	46ba      	mov	sl, r7
 8000a40:	46b1      	mov	r9, r6
 8000a42:	46a8      	mov	r8, r5
 8000a44:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a46:	20ff      	movs	r0, #255	@ 0xff
 8000a48:	2400      	movs	r4, #0
 8000a4a:	e7f3      	b.n	8000a34 <__aeabi_fdiv+0xb0>
 8000a4c:	2c00      	cmp	r4, #0
 8000a4e:	d120      	bne.n	8000a92 <__aeabi_fdiv+0x10e>
 8000a50:	2302      	movs	r3, #2
 8000a52:	3fff      	subs	r7, #255	@ 0xff
 8000a54:	e7d8      	b.n	8000a08 <__aeabi_fdiv+0x84>
 8000a56:	2d00      	cmp	r5, #0
 8000a58:	d105      	bne.n	8000a66 <__aeabi_fdiv+0xe2>
 8000a5a:	2304      	movs	r3, #4
 8000a5c:	4699      	mov	r9, r3
 8000a5e:	3b03      	subs	r3, #3
 8000a60:	2700      	movs	r7, #0
 8000a62:	469a      	mov	sl, r3
 8000a64:	e7a5      	b.n	80009b2 <__aeabi_fdiv+0x2e>
 8000a66:	0028      	movs	r0, r5
 8000a68:	f002 fe38 	bl	80036dc <__clzsi2>
 8000a6c:	2776      	movs	r7, #118	@ 0x76
 8000a6e:	1f43      	subs	r3, r0, #5
 8000a70:	409d      	lsls	r5, r3
 8000a72:	2300      	movs	r3, #0
 8000a74:	427f      	negs	r7, r7
 8000a76:	4699      	mov	r9, r3
 8000a78:	469a      	mov	sl, r3
 8000a7a:	1a3f      	subs	r7, r7, r0
 8000a7c:	e799      	b.n	80009b2 <__aeabi_fdiv+0x2e>
 8000a7e:	0020      	movs	r0, r4
 8000a80:	f002 fe2c 	bl	80036dc <__clzsi2>
 8000a84:	1f43      	subs	r3, r0, #5
 8000a86:	409c      	lsls	r4, r3
 8000a88:	2376      	movs	r3, #118	@ 0x76
 8000a8a:	425b      	negs	r3, r3
 8000a8c:	1a1b      	subs	r3, r3, r0
 8000a8e:	2000      	movs	r0, #0
 8000a90:	e79e      	b.n	80009d0 <__aeabi_fdiv+0x4c>
 8000a92:	2303      	movs	r3, #3
 8000a94:	464a      	mov	r2, r9
 8000a96:	431a      	orrs	r2, r3
 8000a98:	4691      	mov	r9, r2
 8000a9a:	2003      	movs	r0, #3
 8000a9c:	33fc      	adds	r3, #252	@ 0xfc
 8000a9e:	e797      	b.n	80009d0 <__aeabi_fdiv+0x4c>
 8000aa0:	230c      	movs	r3, #12
 8000aa2:	4699      	mov	r9, r3
 8000aa4:	3b09      	subs	r3, #9
 8000aa6:	27ff      	movs	r7, #255	@ 0xff
 8000aa8:	469a      	mov	sl, r3
 8000aaa:	e782      	b.n	80009b2 <__aeabi_fdiv+0x2e>
 8000aac:	2803      	cmp	r0, #3
 8000aae:	d02c      	beq.n	8000b0a <__aeabi_fdiv+0x186>
 8000ab0:	0032      	movs	r2, r6
 8000ab2:	0038      	movs	r0, r7
 8000ab4:	307f      	adds	r0, #127	@ 0x7f
 8000ab6:	2800      	cmp	r0, #0
 8000ab8:	dd47      	ble.n	8000b4a <__aeabi_fdiv+0x1c6>
 8000aba:	0763      	lsls	r3, r4, #29
 8000abc:	d004      	beq.n	8000ac8 <__aeabi_fdiv+0x144>
 8000abe:	230f      	movs	r3, #15
 8000ac0:	4023      	ands	r3, r4
 8000ac2:	2b04      	cmp	r3, #4
 8000ac4:	d000      	beq.n	8000ac8 <__aeabi_fdiv+0x144>
 8000ac6:	3404      	adds	r4, #4
 8000ac8:	0123      	lsls	r3, r4, #4
 8000aca:	d503      	bpl.n	8000ad4 <__aeabi_fdiv+0x150>
 8000acc:	0038      	movs	r0, r7
 8000ace:	4b37      	ldr	r3, [pc, #220]	@ (8000bac <__aeabi_fdiv+0x228>)
 8000ad0:	3080      	adds	r0, #128	@ 0x80
 8000ad2:	401c      	ands	r4, r3
 8000ad4:	28fe      	cmp	r0, #254	@ 0xfe
 8000ad6:	dcb6      	bgt.n	8000a46 <__aeabi_fdiv+0xc2>
 8000ad8:	01a4      	lsls	r4, r4, #6
 8000ada:	0a64      	lsrs	r4, r4, #9
 8000adc:	b2c0      	uxtb	r0, r0
 8000ade:	e7a9      	b.n	8000a34 <__aeabi_fdiv+0xb0>
 8000ae0:	2480      	movs	r4, #128	@ 0x80
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	20ff      	movs	r0, #255	@ 0xff
 8000ae6:	03e4      	lsls	r4, r4, #15
 8000ae8:	e7a4      	b.n	8000a34 <__aeabi_fdiv+0xb0>
 8000aea:	2380      	movs	r3, #128	@ 0x80
 8000aec:	03db      	lsls	r3, r3, #15
 8000aee:	421d      	tst	r5, r3
 8000af0:	d001      	beq.n	8000af6 <__aeabi_fdiv+0x172>
 8000af2:	421c      	tst	r4, r3
 8000af4:	d00b      	beq.n	8000b0e <__aeabi_fdiv+0x18a>
 8000af6:	2480      	movs	r4, #128	@ 0x80
 8000af8:	03e4      	lsls	r4, r4, #15
 8000afa:	432c      	orrs	r4, r5
 8000afc:	0264      	lsls	r4, r4, #9
 8000afe:	4642      	mov	r2, r8
 8000b00:	20ff      	movs	r0, #255	@ 0xff
 8000b02:	0a64      	lsrs	r4, r4, #9
 8000b04:	e796      	b.n	8000a34 <__aeabi_fdiv+0xb0>
 8000b06:	4646      	mov	r6, r8
 8000b08:	002c      	movs	r4, r5
 8000b0a:	2380      	movs	r3, #128	@ 0x80
 8000b0c:	03db      	lsls	r3, r3, #15
 8000b0e:	431c      	orrs	r4, r3
 8000b10:	0264      	lsls	r4, r4, #9
 8000b12:	0032      	movs	r2, r6
 8000b14:	20ff      	movs	r0, #255	@ 0xff
 8000b16:	0a64      	lsrs	r4, r4, #9
 8000b18:	e78c      	b.n	8000a34 <__aeabi_fdiv+0xb0>
 8000b1a:	016d      	lsls	r5, r5, #5
 8000b1c:	0160      	lsls	r0, r4, #5
 8000b1e:	4285      	cmp	r5, r0
 8000b20:	d22d      	bcs.n	8000b7e <__aeabi_fdiv+0x1fa>
 8000b22:	231b      	movs	r3, #27
 8000b24:	2400      	movs	r4, #0
 8000b26:	3f01      	subs	r7, #1
 8000b28:	2601      	movs	r6, #1
 8000b2a:	0029      	movs	r1, r5
 8000b2c:	0064      	lsls	r4, r4, #1
 8000b2e:	006d      	lsls	r5, r5, #1
 8000b30:	2900      	cmp	r1, #0
 8000b32:	db01      	blt.n	8000b38 <__aeabi_fdiv+0x1b4>
 8000b34:	4285      	cmp	r5, r0
 8000b36:	d301      	bcc.n	8000b3c <__aeabi_fdiv+0x1b8>
 8000b38:	1a2d      	subs	r5, r5, r0
 8000b3a:	4334      	orrs	r4, r6
 8000b3c:	3b01      	subs	r3, #1
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d1f3      	bne.n	8000b2a <__aeabi_fdiv+0x1a6>
 8000b42:	1e6b      	subs	r3, r5, #1
 8000b44:	419d      	sbcs	r5, r3
 8000b46:	432c      	orrs	r4, r5
 8000b48:	e7b3      	b.n	8000ab2 <__aeabi_fdiv+0x12e>
 8000b4a:	2301      	movs	r3, #1
 8000b4c:	1a1b      	subs	r3, r3, r0
 8000b4e:	2b1b      	cmp	r3, #27
 8000b50:	dd00      	ble.n	8000b54 <__aeabi_fdiv+0x1d0>
 8000b52:	e76d      	b.n	8000a30 <__aeabi_fdiv+0xac>
 8000b54:	0021      	movs	r1, r4
 8000b56:	379e      	adds	r7, #158	@ 0x9e
 8000b58:	40d9      	lsrs	r1, r3
 8000b5a:	40bc      	lsls	r4, r7
 8000b5c:	000b      	movs	r3, r1
 8000b5e:	1e61      	subs	r1, r4, #1
 8000b60:	418c      	sbcs	r4, r1
 8000b62:	4323      	orrs	r3, r4
 8000b64:	0759      	lsls	r1, r3, #29
 8000b66:	d004      	beq.n	8000b72 <__aeabi_fdiv+0x1ee>
 8000b68:	210f      	movs	r1, #15
 8000b6a:	4019      	ands	r1, r3
 8000b6c:	2904      	cmp	r1, #4
 8000b6e:	d000      	beq.n	8000b72 <__aeabi_fdiv+0x1ee>
 8000b70:	3304      	adds	r3, #4
 8000b72:	0159      	lsls	r1, r3, #5
 8000b74:	d413      	bmi.n	8000b9e <__aeabi_fdiv+0x21a>
 8000b76:	019b      	lsls	r3, r3, #6
 8000b78:	2000      	movs	r0, #0
 8000b7a:	0a5c      	lsrs	r4, r3, #9
 8000b7c:	e75a      	b.n	8000a34 <__aeabi_fdiv+0xb0>
 8000b7e:	231a      	movs	r3, #26
 8000b80:	2401      	movs	r4, #1
 8000b82:	1a2d      	subs	r5, r5, r0
 8000b84:	e7d0      	b.n	8000b28 <__aeabi_fdiv+0x1a4>
 8000b86:	1e98      	subs	r0, r3, #2
 8000b88:	4243      	negs	r3, r0
 8000b8a:	4158      	adcs	r0, r3
 8000b8c:	4240      	negs	r0, r0
 8000b8e:	0032      	movs	r2, r6
 8000b90:	2400      	movs	r4, #0
 8000b92:	b2c0      	uxtb	r0, r0
 8000b94:	e74e      	b.n	8000a34 <__aeabi_fdiv+0xb0>
 8000b96:	4642      	mov	r2, r8
 8000b98:	20ff      	movs	r0, #255	@ 0xff
 8000b9a:	2400      	movs	r4, #0
 8000b9c:	e74a      	b.n	8000a34 <__aeabi_fdiv+0xb0>
 8000b9e:	2001      	movs	r0, #1
 8000ba0:	2400      	movs	r4, #0
 8000ba2:	e747      	b.n	8000a34 <__aeabi_fdiv+0xb0>
 8000ba4:	08009ce8 	.word	0x08009ce8
 8000ba8:	08009d28 	.word	0x08009d28
 8000bac:	f7ffffff 	.word	0xf7ffffff

08000bb0 <__eqsf2>:
 8000bb0:	b570      	push	{r4, r5, r6, lr}
 8000bb2:	0042      	lsls	r2, r0, #1
 8000bb4:	024e      	lsls	r6, r1, #9
 8000bb6:	004c      	lsls	r4, r1, #1
 8000bb8:	0245      	lsls	r5, r0, #9
 8000bba:	0a6d      	lsrs	r5, r5, #9
 8000bbc:	0e12      	lsrs	r2, r2, #24
 8000bbe:	0fc3      	lsrs	r3, r0, #31
 8000bc0:	0a76      	lsrs	r6, r6, #9
 8000bc2:	0e24      	lsrs	r4, r4, #24
 8000bc4:	0fc9      	lsrs	r1, r1, #31
 8000bc6:	2aff      	cmp	r2, #255	@ 0xff
 8000bc8:	d010      	beq.n	8000bec <__eqsf2+0x3c>
 8000bca:	2cff      	cmp	r4, #255	@ 0xff
 8000bcc:	d00c      	beq.n	8000be8 <__eqsf2+0x38>
 8000bce:	2001      	movs	r0, #1
 8000bd0:	42a2      	cmp	r2, r4
 8000bd2:	d10a      	bne.n	8000bea <__eqsf2+0x3a>
 8000bd4:	42b5      	cmp	r5, r6
 8000bd6:	d108      	bne.n	8000bea <__eqsf2+0x3a>
 8000bd8:	428b      	cmp	r3, r1
 8000bda:	d00f      	beq.n	8000bfc <__eqsf2+0x4c>
 8000bdc:	2a00      	cmp	r2, #0
 8000bde:	d104      	bne.n	8000bea <__eqsf2+0x3a>
 8000be0:	0028      	movs	r0, r5
 8000be2:	1e43      	subs	r3, r0, #1
 8000be4:	4198      	sbcs	r0, r3
 8000be6:	e000      	b.n	8000bea <__eqsf2+0x3a>
 8000be8:	2001      	movs	r0, #1
 8000bea:	bd70      	pop	{r4, r5, r6, pc}
 8000bec:	2001      	movs	r0, #1
 8000bee:	2cff      	cmp	r4, #255	@ 0xff
 8000bf0:	d1fb      	bne.n	8000bea <__eqsf2+0x3a>
 8000bf2:	4335      	orrs	r5, r6
 8000bf4:	d1f9      	bne.n	8000bea <__eqsf2+0x3a>
 8000bf6:	404b      	eors	r3, r1
 8000bf8:	0018      	movs	r0, r3
 8000bfa:	e7f6      	b.n	8000bea <__eqsf2+0x3a>
 8000bfc:	2000      	movs	r0, #0
 8000bfe:	e7f4      	b.n	8000bea <__eqsf2+0x3a>

08000c00 <__gesf2>:
 8000c00:	b530      	push	{r4, r5, lr}
 8000c02:	0042      	lsls	r2, r0, #1
 8000c04:	0244      	lsls	r4, r0, #9
 8000c06:	024d      	lsls	r5, r1, #9
 8000c08:	0fc3      	lsrs	r3, r0, #31
 8000c0a:	0048      	lsls	r0, r1, #1
 8000c0c:	0a64      	lsrs	r4, r4, #9
 8000c0e:	0e12      	lsrs	r2, r2, #24
 8000c10:	0a6d      	lsrs	r5, r5, #9
 8000c12:	0e00      	lsrs	r0, r0, #24
 8000c14:	0fc9      	lsrs	r1, r1, #31
 8000c16:	2aff      	cmp	r2, #255	@ 0xff
 8000c18:	d018      	beq.n	8000c4c <__gesf2+0x4c>
 8000c1a:	28ff      	cmp	r0, #255	@ 0xff
 8000c1c:	d00a      	beq.n	8000c34 <__gesf2+0x34>
 8000c1e:	2a00      	cmp	r2, #0
 8000c20:	d11e      	bne.n	8000c60 <__gesf2+0x60>
 8000c22:	2800      	cmp	r0, #0
 8000c24:	d10a      	bne.n	8000c3c <__gesf2+0x3c>
 8000c26:	2d00      	cmp	r5, #0
 8000c28:	d029      	beq.n	8000c7e <__gesf2+0x7e>
 8000c2a:	2c00      	cmp	r4, #0
 8000c2c:	d12d      	bne.n	8000c8a <__gesf2+0x8a>
 8000c2e:	0048      	lsls	r0, r1, #1
 8000c30:	3801      	subs	r0, #1
 8000c32:	bd30      	pop	{r4, r5, pc}
 8000c34:	2d00      	cmp	r5, #0
 8000c36:	d125      	bne.n	8000c84 <__gesf2+0x84>
 8000c38:	2a00      	cmp	r2, #0
 8000c3a:	d101      	bne.n	8000c40 <__gesf2+0x40>
 8000c3c:	2c00      	cmp	r4, #0
 8000c3e:	d0f6      	beq.n	8000c2e <__gesf2+0x2e>
 8000c40:	428b      	cmp	r3, r1
 8000c42:	d019      	beq.n	8000c78 <__gesf2+0x78>
 8000c44:	2001      	movs	r0, #1
 8000c46:	425b      	negs	r3, r3
 8000c48:	4318      	orrs	r0, r3
 8000c4a:	e7f2      	b.n	8000c32 <__gesf2+0x32>
 8000c4c:	2c00      	cmp	r4, #0
 8000c4e:	d119      	bne.n	8000c84 <__gesf2+0x84>
 8000c50:	28ff      	cmp	r0, #255	@ 0xff
 8000c52:	d1f7      	bne.n	8000c44 <__gesf2+0x44>
 8000c54:	2d00      	cmp	r5, #0
 8000c56:	d115      	bne.n	8000c84 <__gesf2+0x84>
 8000c58:	2000      	movs	r0, #0
 8000c5a:	428b      	cmp	r3, r1
 8000c5c:	d1f2      	bne.n	8000c44 <__gesf2+0x44>
 8000c5e:	e7e8      	b.n	8000c32 <__gesf2+0x32>
 8000c60:	2800      	cmp	r0, #0
 8000c62:	d0ef      	beq.n	8000c44 <__gesf2+0x44>
 8000c64:	428b      	cmp	r3, r1
 8000c66:	d1ed      	bne.n	8000c44 <__gesf2+0x44>
 8000c68:	4282      	cmp	r2, r0
 8000c6a:	dceb      	bgt.n	8000c44 <__gesf2+0x44>
 8000c6c:	db04      	blt.n	8000c78 <__gesf2+0x78>
 8000c6e:	42ac      	cmp	r4, r5
 8000c70:	d8e8      	bhi.n	8000c44 <__gesf2+0x44>
 8000c72:	2000      	movs	r0, #0
 8000c74:	42ac      	cmp	r4, r5
 8000c76:	d2dc      	bcs.n	8000c32 <__gesf2+0x32>
 8000c78:	0058      	lsls	r0, r3, #1
 8000c7a:	3801      	subs	r0, #1
 8000c7c:	e7d9      	b.n	8000c32 <__gesf2+0x32>
 8000c7e:	2c00      	cmp	r4, #0
 8000c80:	d0d7      	beq.n	8000c32 <__gesf2+0x32>
 8000c82:	e7df      	b.n	8000c44 <__gesf2+0x44>
 8000c84:	2002      	movs	r0, #2
 8000c86:	4240      	negs	r0, r0
 8000c88:	e7d3      	b.n	8000c32 <__gesf2+0x32>
 8000c8a:	428b      	cmp	r3, r1
 8000c8c:	d1da      	bne.n	8000c44 <__gesf2+0x44>
 8000c8e:	e7ee      	b.n	8000c6e <__gesf2+0x6e>

08000c90 <__lesf2>:
 8000c90:	b530      	push	{r4, r5, lr}
 8000c92:	0042      	lsls	r2, r0, #1
 8000c94:	0244      	lsls	r4, r0, #9
 8000c96:	024d      	lsls	r5, r1, #9
 8000c98:	0fc3      	lsrs	r3, r0, #31
 8000c9a:	0048      	lsls	r0, r1, #1
 8000c9c:	0a64      	lsrs	r4, r4, #9
 8000c9e:	0e12      	lsrs	r2, r2, #24
 8000ca0:	0a6d      	lsrs	r5, r5, #9
 8000ca2:	0e00      	lsrs	r0, r0, #24
 8000ca4:	0fc9      	lsrs	r1, r1, #31
 8000ca6:	2aff      	cmp	r2, #255	@ 0xff
 8000ca8:	d017      	beq.n	8000cda <__lesf2+0x4a>
 8000caa:	28ff      	cmp	r0, #255	@ 0xff
 8000cac:	d00a      	beq.n	8000cc4 <__lesf2+0x34>
 8000cae:	2a00      	cmp	r2, #0
 8000cb0:	d11b      	bne.n	8000cea <__lesf2+0x5a>
 8000cb2:	2800      	cmp	r0, #0
 8000cb4:	d10a      	bne.n	8000ccc <__lesf2+0x3c>
 8000cb6:	2d00      	cmp	r5, #0
 8000cb8:	d01d      	beq.n	8000cf6 <__lesf2+0x66>
 8000cba:	2c00      	cmp	r4, #0
 8000cbc:	d12d      	bne.n	8000d1a <__lesf2+0x8a>
 8000cbe:	0048      	lsls	r0, r1, #1
 8000cc0:	3801      	subs	r0, #1
 8000cc2:	e011      	b.n	8000ce8 <__lesf2+0x58>
 8000cc4:	2d00      	cmp	r5, #0
 8000cc6:	d10e      	bne.n	8000ce6 <__lesf2+0x56>
 8000cc8:	2a00      	cmp	r2, #0
 8000cca:	d101      	bne.n	8000cd0 <__lesf2+0x40>
 8000ccc:	2c00      	cmp	r4, #0
 8000cce:	d0f6      	beq.n	8000cbe <__lesf2+0x2e>
 8000cd0:	428b      	cmp	r3, r1
 8000cd2:	d10c      	bne.n	8000cee <__lesf2+0x5e>
 8000cd4:	0058      	lsls	r0, r3, #1
 8000cd6:	3801      	subs	r0, #1
 8000cd8:	e006      	b.n	8000ce8 <__lesf2+0x58>
 8000cda:	2c00      	cmp	r4, #0
 8000cdc:	d103      	bne.n	8000ce6 <__lesf2+0x56>
 8000cde:	28ff      	cmp	r0, #255	@ 0xff
 8000ce0:	d105      	bne.n	8000cee <__lesf2+0x5e>
 8000ce2:	2d00      	cmp	r5, #0
 8000ce4:	d015      	beq.n	8000d12 <__lesf2+0x82>
 8000ce6:	2002      	movs	r0, #2
 8000ce8:	bd30      	pop	{r4, r5, pc}
 8000cea:	2800      	cmp	r0, #0
 8000cec:	d106      	bne.n	8000cfc <__lesf2+0x6c>
 8000cee:	2001      	movs	r0, #1
 8000cf0:	425b      	negs	r3, r3
 8000cf2:	4318      	orrs	r0, r3
 8000cf4:	e7f8      	b.n	8000ce8 <__lesf2+0x58>
 8000cf6:	2c00      	cmp	r4, #0
 8000cf8:	d0f6      	beq.n	8000ce8 <__lesf2+0x58>
 8000cfa:	e7f8      	b.n	8000cee <__lesf2+0x5e>
 8000cfc:	428b      	cmp	r3, r1
 8000cfe:	d1f6      	bne.n	8000cee <__lesf2+0x5e>
 8000d00:	4282      	cmp	r2, r0
 8000d02:	dcf4      	bgt.n	8000cee <__lesf2+0x5e>
 8000d04:	dbe6      	blt.n	8000cd4 <__lesf2+0x44>
 8000d06:	42ac      	cmp	r4, r5
 8000d08:	d8f1      	bhi.n	8000cee <__lesf2+0x5e>
 8000d0a:	2000      	movs	r0, #0
 8000d0c:	42ac      	cmp	r4, r5
 8000d0e:	d2eb      	bcs.n	8000ce8 <__lesf2+0x58>
 8000d10:	e7e0      	b.n	8000cd4 <__lesf2+0x44>
 8000d12:	2000      	movs	r0, #0
 8000d14:	428b      	cmp	r3, r1
 8000d16:	d1ea      	bne.n	8000cee <__lesf2+0x5e>
 8000d18:	e7e6      	b.n	8000ce8 <__lesf2+0x58>
 8000d1a:	428b      	cmp	r3, r1
 8000d1c:	d1e7      	bne.n	8000cee <__lesf2+0x5e>
 8000d1e:	e7f2      	b.n	8000d06 <__lesf2+0x76>

08000d20 <__aeabi_fmul>:
 8000d20:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000d22:	464f      	mov	r7, r9
 8000d24:	4646      	mov	r6, r8
 8000d26:	46d6      	mov	lr, sl
 8000d28:	0044      	lsls	r4, r0, #1
 8000d2a:	b5c0      	push	{r6, r7, lr}
 8000d2c:	0246      	lsls	r6, r0, #9
 8000d2e:	1c0f      	adds	r7, r1, #0
 8000d30:	0a76      	lsrs	r6, r6, #9
 8000d32:	0e24      	lsrs	r4, r4, #24
 8000d34:	0fc5      	lsrs	r5, r0, #31
 8000d36:	2c00      	cmp	r4, #0
 8000d38:	d100      	bne.n	8000d3c <__aeabi_fmul+0x1c>
 8000d3a:	e0da      	b.n	8000ef2 <__aeabi_fmul+0x1d2>
 8000d3c:	2cff      	cmp	r4, #255	@ 0xff
 8000d3e:	d074      	beq.n	8000e2a <__aeabi_fmul+0x10a>
 8000d40:	2380      	movs	r3, #128	@ 0x80
 8000d42:	00f6      	lsls	r6, r6, #3
 8000d44:	04db      	lsls	r3, r3, #19
 8000d46:	431e      	orrs	r6, r3
 8000d48:	2300      	movs	r3, #0
 8000d4a:	4699      	mov	r9, r3
 8000d4c:	469a      	mov	sl, r3
 8000d4e:	3c7f      	subs	r4, #127	@ 0x7f
 8000d50:	027b      	lsls	r3, r7, #9
 8000d52:	0a5b      	lsrs	r3, r3, #9
 8000d54:	4698      	mov	r8, r3
 8000d56:	007b      	lsls	r3, r7, #1
 8000d58:	0e1b      	lsrs	r3, r3, #24
 8000d5a:	0fff      	lsrs	r7, r7, #31
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d074      	beq.n	8000e4a <__aeabi_fmul+0x12a>
 8000d60:	2bff      	cmp	r3, #255	@ 0xff
 8000d62:	d100      	bne.n	8000d66 <__aeabi_fmul+0x46>
 8000d64:	e08e      	b.n	8000e84 <__aeabi_fmul+0x164>
 8000d66:	4642      	mov	r2, r8
 8000d68:	2180      	movs	r1, #128	@ 0x80
 8000d6a:	00d2      	lsls	r2, r2, #3
 8000d6c:	04c9      	lsls	r1, r1, #19
 8000d6e:	4311      	orrs	r1, r2
 8000d70:	3b7f      	subs	r3, #127	@ 0x7f
 8000d72:	002a      	movs	r2, r5
 8000d74:	18e4      	adds	r4, r4, r3
 8000d76:	464b      	mov	r3, r9
 8000d78:	407a      	eors	r2, r7
 8000d7a:	4688      	mov	r8, r1
 8000d7c:	b2d2      	uxtb	r2, r2
 8000d7e:	2b0a      	cmp	r3, #10
 8000d80:	dc75      	bgt.n	8000e6e <__aeabi_fmul+0x14e>
 8000d82:	464b      	mov	r3, r9
 8000d84:	2000      	movs	r0, #0
 8000d86:	2b02      	cmp	r3, #2
 8000d88:	dd0f      	ble.n	8000daa <__aeabi_fmul+0x8a>
 8000d8a:	4649      	mov	r1, r9
 8000d8c:	2301      	movs	r3, #1
 8000d8e:	408b      	lsls	r3, r1
 8000d90:	21a6      	movs	r1, #166	@ 0xa6
 8000d92:	00c9      	lsls	r1, r1, #3
 8000d94:	420b      	tst	r3, r1
 8000d96:	d169      	bne.n	8000e6c <__aeabi_fmul+0x14c>
 8000d98:	2190      	movs	r1, #144	@ 0x90
 8000d9a:	0089      	lsls	r1, r1, #2
 8000d9c:	420b      	tst	r3, r1
 8000d9e:	d000      	beq.n	8000da2 <__aeabi_fmul+0x82>
 8000da0:	e100      	b.n	8000fa4 <__aeabi_fmul+0x284>
 8000da2:	2188      	movs	r1, #136	@ 0x88
 8000da4:	4219      	tst	r1, r3
 8000da6:	d000      	beq.n	8000daa <__aeabi_fmul+0x8a>
 8000da8:	e0f5      	b.n	8000f96 <__aeabi_fmul+0x276>
 8000daa:	4641      	mov	r1, r8
 8000dac:	0409      	lsls	r1, r1, #16
 8000dae:	0c09      	lsrs	r1, r1, #16
 8000db0:	4643      	mov	r3, r8
 8000db2:	0008      	movs	r0, r1
 8000db4:	0c35      	lsrs	r5, r6, #16
 8000db6:	0436      	lsls	r6, r6, #16
 8000db8:	0c1b      	lsrs	r3, r3, #16
 8000dba:	0c36      	lsrs	r6, r6, #16
 8000dbc:	4370      	muls	r0, r6
 8000dbe:	4369      	muls	r1, r5
 8000dc0:	435e      	muls	r6, r3
 8000dc2:	435d      	muls	r5, r3
 8000dc4:	1876      	adds	r6, r6, r1
 8000dc6:	0c03      	lsrs	r3, r0, #16
 8000dc8:	199b      	adds	r3, r3, r6
 8000dca:	4299      	cmp	r1, r3
 8000dcc:	d903      	bls.n	8000dd6 <__aeabi_fmul+0xb6>
 8000dce:	2180      	movs	r1, #128	@ 0x80
 8000dd0:	0249      	lsls	r1, r1, #9
 8000dd2:	468c      	mov	ip, r1
 8000dd4:	4465      	add	r5, ip
 8000dd6:	0400      	lsls	r0, r0, #16
 8000dd8:	0419      	lsls	r1, r3, #16
 8000dda:	0c00      	lsrs	r0, r0, #16
 8000ddc:	1809      	adds	r1, r1, r0
 8000dde:	018e      	lsls	r6, r1, #6
 8000de0:	1e70      	subs	r0, r6, #1
 8000de2:	4186      	sbcs	r6, r0
 8000de4:	0c1b      	lsrs	r3, r3, #16
 8000de6:	0e89      	lsrs	r1, r1, #26
 8000de8:	195b      	adds	r3, r3, r5
 8000dea:	430e      	orrs	r6, r1
 8000dec:	019b      	lsls	r3, r3, #6
 8000dee:	431e      	orrs	r6, r3
 8000df0:	011b      	lsls	r3, r3, #4
 8000df2:	d46c      	bmi.n	8000ece <__aeabi_fmul+0x1ae>
 8000df4:	0023      	movs	r3, r4
 8000df6:	337f      	adds	r3, #127	@ 0x7f
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	dc00      	bgt.n	8000dfe <__aeabi_fmul+0xde>
 8000dfc:	e0b1      	b.n	8000f62 <__aeabi_fmul+0x242>
 8000dfe:	0015      	movs	r5, r2
 8000e00:	0771      	lsls	r1, r6, #29
 8000e02:	d00b      	beq.n	8000e1c <__aeabi_fmul+0xfc>
 8000e04:	200f      	movs	r0, #15
 8000e06:	0021      	movs	r1, r4
 8000e08:	4030      	ands	r0, r6
 8000e0a:	2804      	cmp	r0, #4
 8000e0c:	d006      	beq.n	8000e1c <__aeabi_fmul+0xfc>
 8000e0e:	3604      	adds	r6, #4
 8000e10:	0132      	lsls	r2, r6, #4
 8000e12:	d503      	bpl.n	8000e1c <__aeabi_fmul+0xfc>
 8000e14:	4b6e      	ldr	r3, [pc, #440]	@ (8000fd0 <__aeabi_fmul+0x2b0>)
 8000e16:	401e      	ands	r6, r3
 8000e18:	000b      	movs	r3, r1
 8000e1a:	3380      	adds	r3, #128	@ 0x80
 8000e1c:	2bfe      	cmp	r3, #254	@ 0xfe
 8000e1e:	dd00      	ble.n	8000e22 <__aeabi_fmul+0x102>
 8000e20:	e0bd      	b.n	8000f9e <__aeabi_fmul+0x27e>
 8000e22:	01b2      	lsls	r2, r6, #6
 8000e24:	0a52      	lsrs	r2, r2, #9
 8000e26:	b2db      	uxtb	r3, r3
 8000e28:	e048      	b.n	8000ebc <__aeabi_fmul+0x19c>
 8000e2a:	2e00      	cmp	r6, #0
 8000e2c:	d000      	beq.n	8000e30 <__aeabi_fmul+0x110>
 8000e2e:	e092      	b.n	8000f56 <__aeabi_fmul+0x236>
 8000e30:	2308      	movs	r3, #8
 8000e32:	4699      	mov	r9, r3
 8000e34:	3b06      	subs	r3, #6
 8000e36:	469a      	mov	sl, r3
 8000e38:	027b      	lsls	r3, r7, #9
 8000e3a:	0a5b      	lsrs	r3, r3, #9
 8000e3c:	4698      	mov	r8, r3
 8000e3e:	007b      	lsls	r3, r7, #1
 8000e40:	24ff      	movs	r4, #255	@ 0xff
 8000e42:	0e1b      	lsrs	r3, r3, #24
 8000e44:	0fff      	lsrs	r7, r7, #31
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d18a      	bne.n	8000d60 <__aeabi_fmul+0x40>
 8000e4a:	4642      	mov	r2, r8
 8000e4c:	2a00      	cmp	r2, #0
 8000e4e:	d164      	bne.n	8000f1a <__aeabi_fmul+0x1fa>
 8000e50:	4649      	mov	r1, r9
 8000e52:	3201      	adds	r2, #1
 8000e54:	4311      	orrs	r1, r2
 8000e56:	4689      	mov	r9, r1
 8000e58:	290a      	cmp	r1, #10
 8000e5a:	dc08      	bgt.n	8000e6e <__aeabi_fmul+0x14e>
 8000e5c:	407d      	eors	r5, r7
 8000e5e:	2001      	movs	r0, #1
 8000e60:	b2ea      	uxtb	r2, r5
 8000e62:	2902      	cmp	r1, #2
 8000e64:	dc91      	bgt.n	8000d8a <__aeabi_fmul+0x6a>
 8000e66:	0015      	movs	r5, r2
 8000e68:	2200      	movs	r2, #0
 8000e6a:	e027      	b.n	8000ebc <__aeabi_fmul+0x19c>
 8000e6c:	0015      	movs	r5, r2
 8000e6e:	4653      	mov	r3, sl
 8000e70:	2b02      	cmp	r3, #2
 8000e72:	d100      	bne.n	8000e76 <__aeabi_fmul+0x156>
 8000e74:	e093      	b.n	8000f9e <__aeabi_fmul+0x27e>
 8000e76:	2b03      	cmp	r3, #3
 8000e78:	d01a      	beq.n	8000eb0 <__aeabi_fmul+0x190>
 8000e7a:	2b01      	cmp	r3, #1
 8000e7c:	d12c      	bne.n	8000ed8 <__aeabi_fmul+0x1b8>
 8000e7e:	2300      	movs	r3, #0
 8000e80:	2200      	movs	r2, #0
 8000e82:	e01b      	b.n	8000ebc <__aeabi_fmul+0x19c>
 8000e84:	4643      	mov	r3, r8
 8000e86:	34ff      	adds	r4, #255	@ 0xff
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d055      	beq.n	8000f38 <__aeabi_fmul+0x218>
 8000e8c:	2103      	movs	r1, #3
 8000e8e:	464b      	mov	r3, r9
 8000e90:	430b      	orrs	r3, r1
 8000e92:	0019      	movs	r1, r3
 8000e94:	2b0a      	cmp	r3, #10
 8000e96:	dc00      	bgt.n	8000e9a <__aeabi_fmul+0x17a>
 8000e98:	e092      	b.n	8000fc0 <__aeabi_fmul+0x2a0>
 8000e9a:	2b0f      	cmp	r3, #15
 8000e9c:	d000      	beq.n	8000ea0 <__aeabi_fmul+0x180>
 8000e9e:	e08c      	b.n	8000fba <__aeabi_fmul+0x29a>
 8000ea0:	2280      	movs	r2, #128	@ 0x80
 8000ea2:	03d2      	lsls	r2, r2, #15
 8000ea4:	4216      	tst	r6, r2
 8000ea6:	d003      	beq.n	8000eb0 <__aeabi_fmul+0x190>
 8000ea8:	4643      	mov	r3, r8
 8000eaa:	4213      	tst	r3, r2
 8000eac:	d100      	bne.n	8000eb0 <__aeabi_fmul+0x190>
 8000eae:	e07d      	b.n	8000fac <__aeabi_fmul+0x28c>
 8000eb0:	2280      	movs	r2, #128	@ 0x80
 8000eb2:	03d2      	lsls	r2, r2, #15
 8000eb4:	4332      	orrs	r2, r6
 8000eb6:	0252      	lsls	r2, r2, #9
 8000eb8:	0a52      	lsrs	r2, r2, #9
 8000eba:	23ff      	movs	r3, #255	@ 0xff
 8000ebc:	05d8      	lsls	r0, r3, #23
 8000ebe:	07ed      	lsls	r5, r5, #31
 8000ec0:	4310      	orrs	r0, r2
 8000ec2:	4328      	orrs	r0, r5
 8000ec4:	bce0      	pop	{r5, r6, r7}
 8000ec6:	46ba      	mov	sl, r7
 8000ec8:	46b1      	mov	r9, r6
 8000eca:	46a8      	mov	r8, r5
 8000ecc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000ece:	2301      	movs	r3, #1
 8000ed0:	0015      	movs	r5, r2
 8000ed2:	0871      	lsrs	r1, r6, #1
 8000ed4:	401e      	ands	r6, r3
 8000ed6:	430e      	orrs	r6, r1
 8000ed8:	0023      	movs	r3, r4
 8000eda:	3380      	adds	r3, #128	@ 0x80
 8000edc:	1c61      	adds	r1, r4, #1
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	dd41      	ble.n	8000f66 <__aeabi_fmul+0x246>
 8000ee2:	0772      	lsls	r2, r6, #29
 8000ee4:	d094      	beq.n	8000e10 <__aeabi_fmul+0xf0>
 8000ee6:	220f      	movs	r2, #15
 8000ee8:	4032      	ands	r2, r6
 8000eea:	2a04      	cmp	r2, #4
 8000eec:	d000      	beq.n	8000ef0 <__aeabi_fmul+0x1d0>
 8000eee:	e78e      	b.n	8000e0e <__aeabi_fmul+0xee>
 8000ef0:	e78e      	b.n	8000e10 <__aeabi_fmul+0xf0>
 8000ef2:	2e00      	cmp	r6, #0
 8000ef4:	d105      	bne.n	8000f02 <__aeabi_fmul+0x1e2>
 8000ef6:	2304      	movs	r3, #4
 8000ef8:	4699      	mov	r9, r3
 8000efa:	3b03      	subs	r3, #3
 8000efc:	2400      	movs	r4, #0
 8000efe:	469a      	mov	sl, r3
 8000f00:	e726      	b.n	8000d50 <__aeabi_fmul+0x30>
 8000f02:	0030      	movs	r0, r6
 8000f04:	f002 fbea 	bl	80036dc <__clzsi2>
 8000f08:	2476      	movs	r4, #118	@ 0x76
 8000f0a:	1f43      	subs	r3, r0, #5
 8000f0c:	409e      	lsls	r6, r3
 8000f0e:	2300      	movs	r3, #0
 8000f10:	4264      	negs	r4, r4
 8000f12:	4699      	mov	r9, r3
 8000f14:	469a      	mov	sl, r3
 8000f16:	1a24      	subs	r4, r4, r0
 8000f18:	e71a      	b.n	8000d50 <__aeabi_fmul+0x30>
 8000f1a:	4640      	mov	r0, r8
 8000f1c:	f002 fbde 	bl	80036dc <__clzsi2>
 8000f20:	464b      	mov	r3, r9
 8000f22:	1a24      	subs	r4, r4, r0
 8000f24:	3c76      	subs	r4, #118	@ 0x76
 8000f26:	2b0a      	cmp	r3, #10
 8000f28:	dca1      	bgt.n	8000e6e <__aeabi_fmul+0x14e>
 8000f2a:	4643      	mov	r3, r8
 8000f2c:	3805      	subs	r0, #5
 8000f2e:	4083      	lsls	r3, r0
 8000f30:	407d      	eors	r5, r7
 8000f32:	4698      	mov	r8, r3
 8000f34:	b2ea      	uxtb	r2, r5
 8000f36:	e724      	b.n	8000d82 <__aeabi_fmul+0x62>
 8000f38:	464a      	mov	r2, r9
 8000f3a:	3302      	adds	r3, #2
 8000f3c:	4313      	orrs	r3, r2
 8000f3e:	002a      	movs	r2, r5
 8000f40:	407a      	eors	r2, r7
 8000f42:	b2d2      	uxtb	r2, r2
 8000f44:	2b0a      	cmp	r3, #10
 8000f46:	dc92      	bgt.n	8000e6e <__aeabi_fmul+0x14e>
 8000f48:	4649      	mov	r1, r9
 8000f4a:	0015      	movs	r5, r2
 8000f4c:	2900      	cmp	r1, #0
 8000f4e:	d026      	beq.n	8000f9e <__aeabi_fmul+0x27e>
 8000f50:	4699      	mov	r9, r3
 8000f52:	2002      	movs	r0, #2
 8000f54:	e719      	b.n	8000d8a <__aeabi_fmul+0x6a>
 8000f56:	230c      	movs	r3, #12
 8000f58:	4699      	mov	r9, r3
 8000f5a:	3b09      	subs	r3, #9
 8000f5c:	24ff      	movs	r4, #255	@ 0xff
 8000f5e:	469a      	mov	sl, r3
 8000f60:	e6f6      	b.n	8000d50 <__aeabi_fmul+0x30>
 8000f62:	0015      	movs	r5, r2
 8000f64:	0021      	movs	r1, r4
 8000f66:	2201      	movs	r2, #1
 8000f68:	1ad3      	subs	r3, r2, r3
 8000f6a:	2b1b      	cmp	r3, #27
 8000f6c:	dd00      	ble.n	8000f70 <__aeabi_fmul+0x250>
 8000f6e:	e786      	b.n	8000e7e <__aeabi_fmul+0x15e>
 8000f70:	319e      	adds	r1, #158	@ 0x9e
 8000f72:	0032      	movs	r2, r6
 8000f74:	408e      	lsls	r6, r1
 8000f76:	40da      	lsrs	r2, r3
 8000f78:	1e73      	subs	r3, r6, #1
 8000f7a:	419e      	sbcs	r6, r3
 8000f7c:	4332      	orrs	r2, r6
 8000f7e:	0753      	lsls	r3, r2, #29
 8000f80:	d004      	beq.n	8000f8c <__aeabi_fmul+0x26c>
 8000f82:	230f      	movs	r3, #15
 8000f84:	4013      	ands	r3, r2
 8000f86:	2b04      	cmp	r3, #4
 8000f88:	d000      	beq.n	8000f8c <__aeabi_fmul+0x26c>
 8000f8a:	3204      	adds	r2, #4
 8000f8c:	0153      	lsls	r3, r2, #5
 8000f8e:	d510      	bpl.n	8000fb2 <__aeabi_fmul+0x292>
 8000f90:	2301      	movs	r3, #1
 8000f92:	2200      	movs	r2, #0
 8000f94:	e792      	b.n	8000ebc <__aeabi_fmul+0x19c>
 8000f96:	003d      	movs	r5, r7
 8000f98:	4646      	mov	r6, r8
 8000f9a:	4682      	mov	sl, r0
 8000f9c:	e767      	b.n	8000e6e <__aeabi_fmul+0x14e>
 8000f9e:	23ff      	movs	r3, #255	@ 0xff
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	e78b      	b.n	8000ebc <__aeabi_fmul+0x19c>
 8000fa4:	2280      	movs	r2, #128	@ 0x80
 8000fa6:	2500      	movs	r5, #0
 8000fa8:	03d2      	lsls	r2, r2, #15
 8000faa:	e786      	b.n	8000eba <__aeabi_fmul+0x19a>
 8000fac:	003d      	movs	r5, r7
 8000fae:	431a      	orrs	r2, r3
 8000fb0:	e783      	b.n	8000eba <__aeabi_fmul+0x19a>
 8000fb2:	0192      	lsls	r2, r2, #6
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	0a52      	lsrs	r2, r2, #9
 8000fb8:	e780      	b.n	8000ebc <__aeabi_fmul+0x19c>
 8000fba:	003d      	movs	r5, r7
 8000fbc:	4646      	mov	r6, r8
 8000fbe:	e777      	b.n	8000eb0 <__aeabi_fmul+0x190>
 8000fc0:	002a      	movs	r2, r5
 8000fc2:	2301      	movs	r3, #1
 8000fc4:	407a      	eors	r2, r7
 8000fc6:	408b      	lsls	r3, r1
 8000fc8:	2003      	movs	r0, #3
 8000fca:	b2d2      	uxtb	r2, r2
 8000fcc:	e6e9      	b.n	8000da2 <__aeabi_fmul+0x82>
 8000fce:	46c0      	nop			@ (mov r8, r8)
 8000fd0:	f7ffffff 	.word	0xf7ffffff

08000fd4 <__aeabi_fsub>:
 8000fd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000fd6:	4647      	mov	r7, r8
 8000fd8:	46ce      	mov	lr, r9
 8000fda:	0243      	lsls	r3, r0, #9
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	0a5f      	lsrs	r7, r3, #9
 8000fe0:	099b      	lsrs	r3, r3, #6
 8000fe2:	0045      	lsls	r5, r0, #1
 8000fe4:	004a      	lsls	r2, r1, #1
 8000fe6:	469c      	mov	ip, r3
 8000fe8:	024b      	lsls	r3, r1, #9
 8000fea:	0fc4      	lsrs	r4, r0, #31
 8000fec:	0fce      	lsrs	r6, r1, #31
 8000fee:	0e2d      	lsrs	r5, r5, #24
 8000ff0:	0a58      	lsrs	r0, r3, #9
 8000ff2:	0e12      	lsrs	r2, r2, #24
 8000ff4:	0999      	lsrs	r1, r3, #6
 8000ff6:	2aff      	cmp	r2, #255	@ 0xff
 8000ff8:	d06b      	beq.n	80010d2 <__aeabi_fsub+0xfe>
 8000ffa:	2301      	movs	r3, #1
 8000ffc:	405e      	eors	r6, r3
 8000ffe:	1aab      	subs	r3, r5, r2
 8001000:	42b4      	cmp	r4, r6
 8001002:	d04b      	beq.n	800109c <__aeabi_fsub+0xc8>
 8001004:	2b00      	cmp	r3, #0
 8001006:	dc00      	bgt.n	800100a <__aeabi_fsub+0x36>
 8001008:	e0ff      	b.n	800120a <__aeabi_fsub+0x236>
 800100a:	2a00      	cmp	r2, #0
 800100c:	d100      	bne.n	8001010 <__aeabi_fsub+0x3c>
 800100e:	e088      	b.n	8001122 <__aeabi_fsub+0x14e>
 8001010:	2dff      	cmp	r5, #255	@ 0xff
 8001012:	d100      	bne.n	8001016 <__aeabi_fsub+0x42>
 8001014:	e0ef      	b.n	80011f6 <__aeabi_fsub+0x222>
 8001016:	2280      	movs	r2, #128	@ 0x80
 8001018:	04d2      	lsls	r2, r2, #19
 800101a:	4311      	orrs	r1, r2
 800101c:	2001      	movs	r0, #1
 800101e:	2b1b      	cmp	r3, #27
 8001020:	dc08      	bgt.n	8001034 <__aeabi_fsub+0x60>
 8001022:	0008      	movs	r0, r1
 8001024:	2220      	movs	r2, #32
 8001026:	40d8      	lsrs	r0, r3
 8001028:	1ad3      	subs	r3, r2, r3
 800102a:	4099      	lsls	r1, r3
 800102c:	000b      	movs	r3, r1
 800102e:	1e5a      	subs	r2, r3, #1
 8001030:	4193      	sbcs	r3, r2
 8001032:	4318      	orrs	r0, r3
 8001034:	4663      	mov	r3, ip
 8001036:	1a1b      	subs	r3, r3, r0
 8001038:	469c      	mov	ip, r3
 800103a:	4663      	mov	r3, ip
 800103c:	015b      	lsls	r3, r3, #5
 800103e:	d400      	bmi.n	8001042 <__aeabi_fsub+0x6e>
 8001040:	e0cd      	b.n	80011de <__aeabi_fsub+0x20a>
 8001042:	4663      	mov	r3, ip
 8001044:	019f      	lsls	r7, r3, #6
 8001046:	09bf      	lsrs	r7, r7, #6
 8001048:	0038      	movs	r0, r7
 800104a:	f002 fb47 	bl	80036dc <__clzsi2>
 800104e:	003b      	movs	r3, r7
 8001050:	3805      	subs	r0, #5
 8001052:	4083      	lsls	r3, r0
 8001054:	4285      	cmp	r5, r0
 8001056:	dc00      	bgt.n	800105a <__aeabi_fsub+0x86>
 8001058:	e0a2      	b.n	80011a0 <__aeabi_fsub+0x1cc>
 800105a:	4ab7      	ldr	r2, [pc, #732]	@ (8001338 <__aeabi_fsub+0x364>)
 800105c:	1a2d      	subs	r5, r5, r0
 800105e:	401a      	ands	r2, r3
 8001060:	4694      	mov	ip, r2
 8001062:	075a      	lsls	r2, r3, #29
 8001064:	d100      	bne.n	8001068 <__aeabi_fsub+0x94>
 8001066:	e0c3      	b.n	80011f0 <__aeabi_fsub+0x21c>
 8001068:	220f      	movs	r2, #15
 800106a:	4013      	ands	r3, r2
 800106c:	2b04      	cmp	r3, #4
 800106e:	d100      	bne.n	8001072 <__aeabi_fsub+0x9e>
 8001070:	e0be      	b.n	80011f0 <__aeabi_fsub+0x21c>
 8001072:	2304      	movs	r3, #4
 8001074:	4698      	mov	r8, r3
 8001076:	44c4      	add	ip, r8
 8001078:	4663      	mov	r3, ip
 800107a:	015b      	lsls	r3, r3, #5
 800107c:	d400      	bmi.n	8001080 <__aeabi_fsub+0xac>
 800107e:	e0b7      	b.n	80011f0 <__aeabi_fsub+0x21c>
 8001080:	1c68      	adds	r0, r5, #1
 8001082:	2dfe      	cmp	r5, #254	@ 0xfe
 8001084:	d000      	beq.n	8001088 <__aeabi_fsub+0xb4>
 8001086:	e0a5      	b.n	80011d4 <__aeabi_fsub+0x200>
 8001088:	20ff      	movs	r0, #255	@ 0xff
 800108a:	2200      	movs	r2, #0
 800108c:	05c0      	lsls	r0, r0, #23
 800108e:	4310      	orrs	r0, r2
 8001090:	07e4      	lsls	r4, r4, #31
 8001092:	4320      	orrs	r0, r4
 8001094:	bcc0      	pop	{r6, r7}
 8001096:	46b9      	mov	r9, r7
 8001098:	46b0      	mov	r8, r6
 800109a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800109c:	2b00      	cmp	r3, #0
 800109e:	dc00      	bgt.n	80010a2 <__aeabi_fsub+0xce>
 80010a0:	e1eb      	b.n	800147a <__aeabi_fsub+0x4a6>
 80010a2:	2a00      	cmp	r2, #0
 80010a4:	d046      	beq.n	8001134 <__aeabi_fsub+0x160>
 80010a6:	2dff      	cmp	r5, #255	@ 0xff
 80010a8:	d100      	bne.n	80010ac <__aeabi_fsub+0xd8>
 80010aa:	e0a4      	b.n	80011f6 <__aeabi_fsub+0x222>
 80010ac:	2280      	movs	r2, #128	@ 0x80
 80010ae:	04d2      	lsls	r2, r2, #19
 80010b0:	4311      	orrs	r1, r2
 80010b2:	2b1b      	cmp	r3, #27
 80010b4:	dc00      	bgt.n	80010b8 <__aeabi_fsub+0xe4>
 80010b6:	e0fb      	b.n	80012b0 <__aeabi_fsub+0x2dc>
 80010b8:	2305      	movs	r3, #5
 80010ba:	4698      	mov	r8, r3
 80010bc:	002b      	movs	r3, r5
 80010be:	44c4      	add	ip, r8
 80010c0:	4662      	mov	r2, ip
 80010c2:	08d7      	lsrs	r7, r2, #3
 80010c4:	2bff      	cmp	r3, #255	@ 0xff
 80010c6:	d100      	bne.n	80010ca <__aeabi_fsub+0xf6>
 80010c8:	e095      	b.n	80011f6 <__aeabi_fsub+0x222>
 80010ca:	027a      	lsls	r2, r7, #9
 80010cc:	0a52      	lsrs	r2, r2, #9
 80010ce:	b2d8      	uxtb	r0, r3
 80010d0:	e7dc      	b.n	800108c <__aeabi_fsub+0xb8>
 80010d2:	002b      	movs	r3, r5
 80010d4:	3bff      	subs	r3, #255	@ 0xff
 80010d6:	4699      	mov	r9, r3
 80010d8:	2900      	cmp	r1, #0
 80010da:	d118      	bne.n	800110e <__aeabi_fsub+0x13a>
 80010dc:	2301      	movs	r3, #1
 80010de:	405e      	eors	r6, r3
 80010e0:	42b4      	cmp	r4, r6
 80010e2:	d100      	bne.n	80010e6 <__aeabi_fsub+0x112>
 80010e4:	e0ca      	b.n	800127c <__aeabi_fsub+0x2a8>
 80010e6:	464b      	mov	r3, r9
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d02d      	beq.n	8001148 <__aeabi_fsub+0x174>
 80010ec:	2d00      	cmp	r5, #0
 80010ee:	d000      	beq.n	80010f2 <__aeabi_fsub+0x11e>
 80010f0:	e13c      	b.n	800136c <__aeabi_fsub+0x398>
 80010f2:	23ff      	movs	r3, #255	@ 0xff
 80010f4:	4664      	mov	r4, ip
 80010f6:	2c00      	cmp	r4, #0
 80010f8:	d100      	bne.n	80010fc <__aeabi_fsub+0x128>
 80010fa:	e15f      	b.n	80013bc <__aeabi_fsub+0x3e8>
 80010fc:	1e5d      	subs	r5, r3, #1
 80010fe:	2b01      	cmp	r3, #1
 8001100:	d100      	bne.n	8001104 <__aeabi_fsub+0x130>
 8001102:	e174      	b.n	80013ee <__aeabi_fsub+0x41a>
 8001104:	0034      	movs	r4, r6
 8001106:	2bff      	cmp	r3, #255	@ 0xff
 8001108:	d074      	beq.n	80011f4 <__aeabi_fsub+0x220>
 800110a:	002b      	movs	r3, r5
 800110c:	e103      	b.n	8001316 <__aeabi_fsub+0x342>
 800110e:	42b4      	cmp	r4, r6
 8001110:	d100      	bne.n	8001114 <__aeabi_fsub+0x140>
 8001112:	e09c      	b.n	800124e <__aeabi_fsub+0x27a>
 8001114:	2b00      	cmp	r3, #0
 8001116:	d017      	beq.n	8001148 <__aeabi_fsub+0x174>
 8001118:	2d00      	cmp	r5, #0
 800111a:	d0ea      	beq.n	80010f2 <__aeabi_fsub+0x11e>
 800111c:	0007      	movs	r7, r0
 800111e:	0034      	movs	r4, r6
 8001120:	e06c      	b.n	80011fc <__aeabi_fsub+0x228>
 8001122:	2900      	cmp	r1, #0
 8001124:	d0cc      	beq.n	80010c0 <__aeabi_fsub+0xec>
 8001126:	1e5a      	subs	r2, r3, #1
 8001128:	2b01      	cmp	r3, #1
 800112a:	d02b      	beq.n	8001184 <__aeabi_fsub+0x1b0>
 800112c:	2bff      	cmp	r3, #255	@ 0xff
 800112e:	d062      	beq.n	80011f6 <__aeabi_fsub+0x222>
 8001130:	0013      	movs	r3, r2
 8001132:	e773      	b.n	800101c <__aeabi_fsub+0x48>
 8001134:	2900      	cmp	r1, #0
 8001136:	d0c3      	beq.n	80010c0 <__aeabi_fsub+0xec>
 8001138:	1e5a      	subs	r2, r3, #1
 800113a:	2b01      	cmp	r3, #1
 800113c:	d100      	bne.n	8001140 <__aeabi_fsub+0x16c>
 800113e:	e11e      	b.n	800137e <__aeabi_fsub+0x3aa>
 8001140:	2bff      	cmp	r3, #255	@ 0xff
 8001142:	d058      	beq.n	80011f6 <__aeabi_fsub+0x222>
 8001144:	0013      	movs	r3, r2
 8001146:	e7b4      	b.n	80010b2 <__aeabi_fsub+0xde>
 8001148:	22fe      	movs	r2, #254	@ 0xfe
 800114a:	1c6b      	adds	r3, r5, #1
 800114c:	421a      	tst	r2, r3
 800114e:	d10d      	bne.n	800116c <__aeabi_fsub+0x198>
 8001150:	2d00      	cmp	r5, #0
 8001152:	d060      	beq.n	8001216 <__aeabi_fsub+0x242>
 8001154:	4663      	mov	r3, ip
 8001156:	2b00      	cmp	r3, #0
 8001158:	d000      	beq.n	800115c <__aeabi_fsub+0x188>
 800115a:	e120      	b.n	800139e <__aeabi_fsub+0x3ca>
 800115c:	2900      	cmp	r1, #0
 800115e:	d000      	beq.n	8001162 <__aeabi_fsub+0x18e>
 8001160:	e128      	b.n	80013b4 <__aeabi_fsub+0x3e0>
 8001162:	2280      	movs	r2, #128	@ 0x80
 8001164:	2400      	movs	r4, #0
 8001166:	20ff      	movs	r0, #255	@ 0xff
 8001168:	03d2      	lsls	r2, r2, #15
 800116a:	e78f      	b.n	800108c <__aeabi_fsub+0xb8>
 800116c:	4663      	mov	r3, ip
 800116e:	1a5f      	subs	r7, r3, r1
 8001170:	017b      	lsls	r3, r7, #5
 8001172:	d500      	bpl.n	8001176 <__aeabi_fsub+0x1a2>
 8001174:	e0fe      	b.n	8001374 <__aeabi_fsub+0x3a0>
 8001176:	2f00      	cmp	r7, #0
 8001178:	d000      	beq.n	800117c <__aeabi_fsub+0x1a8>
 800117a:	e765      	b.n	8001048 <__aeabi_fsub+0x74>
 800117c:	2400      	movs	r4, #0
 800117e:	2000      	movs	r0, #0
 8001180:	2200      	movs	r2, #0
 8001182:	e783      	b.n	800108c <__aeabi_fsub+0xb8>
 8001184:	4663      	mov	r3, ip
 8001186:	1a59      	subs	r1, r3, r1
 8001188:	014b      	lsls	r3, r1, #5
 800118a:	d400      	bmi.n	800118e <__aeabi_fsub+0x1ba>
 800118c:	e119      	b.n	80013c2 <__aeabi_fsub+0x3ee>
 800118e:	018f      	lsls	r7, r1, #6
 8001190:	09bf      	lsrs	r7, r7, #6
 8001192:	0038      	movs	r0, r7
 8001194:	f002 faa2 	bl	80036dc <__clzsi2>
 8001198:	003b      	movs	r3, r7
 800119a:	3805      	subs	r0, #5
 800119c:	4083      	lsls	r3, r0
 800119e:	2501      	movs	r5, #1
 80011a0:	2220      	movs	r2, #32
 80011a2:	1b40      	subs	r0, r0, r5
 80011a4:	3001      	adds	r0, #1
 80011a6:	1a12      	subs	r2, r2, r0
 80011a8:	0019      	movs	r1, r3
 80011aa:	4093      	lsls	r3, r2
 80011ac:	40c1      	lsrs	r1, r0
 80011ae:	1e5a      	subs	r2, r3, #1
 80011b0:	4193      	sbcs	r3, r2
 80011b2:	4319      	orrs	r1, r3
 80011b4:	468c      	mov	ip, r1
 80011b6:	1e0b      	subs	r3, r1, #0
 80011b8:	d0e1      	beq.n	800117e <__aeabi_fsub+0x1aa>
 80011ba:	075b      	lsls	r3, r3, #29
 80011bc:	d100      	bne.n	80011c0 <__aeabi_fsub+0x1ec>
 80011be:	e152      	b.n	8001466 <__aeabi_fsub+0x492>
 80011c0:	230f      	movs	r3, #15
 80011c2:	2500      	movs	r5, #0
 80011c4:	400b      	ands	r3, r1
 80011c6:	2b04      	cmp	r3, #4
 80011c8:	d000      	beq.n	80011cc <__aeabi_fsub+0x1f8>
 80011ca:	e752      	b.n	8001072 <__aeabi_fsub+0x9e>
 80011cc:	2001      	movs	r0, #1
 80011ce:	014a      	lsls	r2, r1, #5
 80011d0:	d400      	bmi.n	80011d4 <__aeabi_fsub+0x200>
 80011d2:	e092      	b.n	80012fa <__aeabi_fsub+0x326>
 80011d4:	b2c0      	uxtb	r0, r0
 80011d6:	4663      	mov	r3, ip
 80011d8:	019a      	lsls	r2, r3, #6
 80011da:	0a52      	lsrs	r2, r2, #9
 80011dc:	e756      	b.n	800108c <__aeabi_fsub+0xb8>
 80011de:	4663      	mov	r3, ip
 80011e0:	075b      	lsls	r3, r3, #29
 80011e2:	d005      	beq.n	80011f0 <__aeabi_fsub+0x21c>
 80011e4:	230f      	movs	r3, #15
 80011e6:	4662      	mov	r2, ip
 80011e8:	4013      	ands	r3, r2
 80011ea:	2b04      	cmp	r3, #4
 80011ec:	d000      	beq.n	80011f0 <__aeabi_fsub+0x21c>
 80011ee:	e740      	b.n	8001072 <__aeabi_fsub+0x9e>
 80011f0:	002b      	movs	r3, r5
 80011f2:	e765      	b.n	80010c0 <__aeabi_fsub+0xec>
 80011f4:	0007      	movs	r7, r0
 80011f6:	2f00      	cmp	r7, #0
 80011f8:	d100      	bne.n	80011fc <__aeabi_fsub+0x228>
 80011fa:	e745      	b.n	8001088 <__aeabi_fsub+0xb4>
 80011fc:	2280      	movs	r2, #128	@ 0x80
 80011fe:	03d2      	lsls	r2, r2, #15
 8001200:	433a      	orrs	r2, r7
 8001202:	0252      	lsls	r2, r2, #9
 8001204:	20ff      	movs	r0, #255	@ 0xff
 8001206:	0a52      	lsrs	r2, r2, #9
 8001208:	e740      	b.n	800108c <__aeabi_fsub+0xb8>
 800120a:	2b00      	cmp	r3, #0
 800120c:	d179      	bne.n	8001302 <__aeabi_fsub+0x32e>
 800120e:	22fe      	movs	r2, #254	@ 0xfe
 8001210:	1c6b      	adds	r3, r5, #1
 8001212:	421a      	tst	r2, r3
 8001214:	d1aa      	bne.n	800116c <__aeabi_fsub+0x198>
 8001216:	4663      	mov	r3, ip
 8001218:	2b00      	cmp	r3, #0
 800121a:	d100      	bne.n	800121e <__aeabi_fsub+0x24a>
 800121c:	e0f5      	b.n	800140a <__aeabi_fsub+0x436>
 800121e:	2900      	cmp	r1, #0
 8001220:	d100      	bne.n	8001224 <__aeabi_fsub+0x250>
 8001222:	e0d1      	b.n	80013c8 <__aeabi_fsub+0x3f4>
 8001224:	1a5f      	subs	r7, r3, r1
 8001226:	2380      	movs	r3, #128	@ 0x80
 8001228:	04db      	lsls	r3, r3, #19
 800122a:	421f      	tst	r7, r3
 800122c:	d100      	bne.n	8001230 <__aeabi_fsub+0x25c>
 800122e:	e10e      	b.n	800144e <__aeabi_fsub+0x47a>
 8001230:	4662      	mov	r2, ip
 8001232:	2401      	movs	r4, #1
 8001234:	1a8a      	subs	r2, r1, r2
 8001236:	4694      	mov	ip, r2
 8001238:	2000      	movs	r0, #0
 800123a:	4034      	ands	r4, r6
 800123c:	2a00      	cmp	r2, #0
 800123e:	d100      	bne.n	8001242 <__aeabi_fsub+0x26e>
 8001240:	e724      	b.n	800108c <__aeabi_fsub+0xb8>
 8001242:	2001      	movs	r0, #1
 8001244:	421a      	tst	r2, r3
 8001246:	d1c6      	bne.n	80011d6 <__aeabi_fsub+0x202>
 8001248:	2300      	movs	r3, #0
 800124a:	08d7      	lsrs	r7, r2, #3
 800124c:	e73d      	b.n	80010ca <__aeabi_fsub+0xf6>
 800124e:	2b00      	cmp	r3, #0
 8001250:	d017      	beq.n	8001282 <__aeabi_fsub+0x2ae>
 8001252:	2d00      	cmp	r5, #0
 8001254:	d000      	beq.n	8001258 <__aeabi_fsub+0x284>
 8001256:	e0af      	b.n	80013b8 <__aeabi_fsub+0x3e4>
 8001258:	23ff      	movs	r3, #255	@ 0xff
 800125a:	4665      	mov	r5, ip
 800125c:	2d00      	cmp	r5, #0
 800125e:	d100      	bne.n	8001262 <__aeabi_fsub+0x28e>
 8001260:	e0ad      	b.n	80013be <__aeabi_fsub+0x3ea>
 8001262:	1e5e      	subs	r6, r3, #1
 8001264:	2b01      	cmp	r3, #1
 8001266:	d100      	bne.n	800126a <__aeabi_fsub+0x296>
 8001268:	e089      	b.n	800137e <__aeabi_fsub+0x3aa>
 800126a:	2bff      	cmp	r3, #255	@ 0xff
 800126c:	d0c2      	beq.n	80011f4 <__aeabi_fsub+0x220>
 800126e:	2e1b      	cmp	r6, #27
 8001270:	dc00      	bgt.n	8001274 <__aeabi_fsub+0x2a0>
 8001272:	e0ab      	b.n	80013cc <__aeabi_fsub+0x3f8>
 8001274:	1d4b      	adds	r3, r1, #5
 8001276:	469c      	mov	ip, r3
 8001278:	0013      	movs	r3, r2
 800127a:	e721      	b.n	80010c0 <__aeabi_fsub+0xec>
 800127c:	464b      	mov	r3, r9
 800127e:	2b00      	cmp	r3, #0
 8001280:	d170      	bne.n	8001364 <__aeabi_fsub+0x390>
 8001282:	22fe      	movs	r2, #254	@ 0xfe
 8001284:	1c6b      	adds	r3, r5, #1
 8001286:	421a      	tst	r2, r3
 8001288:	d15e      	bne.n	8001348 <__aeabi_fsub+0x374>
 800128a:	2d00      	cmp	r5, #0
 800128c:	d000      	beq.n	8001290 <__aeabi_fsub+0x2bc>
 800128e:	e0c3      	b.n	8001418 <__aeabi_fsub+0x444>
 8001290:	4663      	mov	r3, ip
 8001292:	2b00      	cmp	r3, #0
 8001294:	d100      	bne.n	8001298 <__aeabi_fsub+0x2c4>
 8001296:	e0d0      	b.n	800143a <__aeabi_fsub+0x466>
 8001298:	2900      	cmp	r1, #0
 800129a:	d100      	bne.n	800129e <__aeabi_fsub+0x2ca>
 800129c:	e094      	b.n	80013c8 <__aeabi_fsub+0x3f4>
 800129e:	000a      	movs	r2, r1
 80012a0:	4462      	add	r2, ip
 80012a2:	0153      	lsls	r3, r2, #5
 80012a4:	d400      	bmi.n	80012a8 <__aeabi_fsub+0x2d4>
 80012a6:	e0d8      	b.n	800145a <__aeabi_fsub+0x486>
 80012a8:	0192      	lsls	r2, r2, #6
 80012aa:	2001      	movs	r0, #1
 80012ac:	0a52      	lsrs	r2, r2, #9
 80012ae:	e6ed      	b.n	800108c <__aeabi_fsub+0xb8>
 80012b0:	0008      	movs	r0, r1
 80012b2:	2220      	movs	r2, #32
 80012b4:	40d8      	lsrs	r0, r3
 80012b6:	1ad3      	subs	r3, r2, r3
 80012b8:	4099      	lsls	r1, r3
 80012ba:	000b      	movs	r3, r1
 80012bc:	1e5a      	subs	r2, r3, #1
 80012be:	4193      	sbcs	r3, r2
 80012c0:	4303      	orrs	r3, r0
 80012c2:	449c      	add	ip, r3
 80012c4:	4663      	mov	r3, ip
 80012c6:	015b      	lsls	r3, r3, #5
 80012c8:	d589      	bpl.n	80011de <__aeabi_fsub+0x20a>
 80012ca:	3501      	adds	r5, #1
 80012cc:	2dff      	cmp	r5, #255	@ 0xff
 80012ce:	d100      	bne.n	80012d2 <__aeabi_fsub+0x2fe>
 80012d0:	e6da      	b.n	8001088 <__aeabi_fsub+0xb4>
 80012d2:	4662      	mov	r2, ip
 80012d4:	2301      	movs	r3, #1
 80012d6:	4919      	ldr	r1, [pc, #100]	@ (800133c <__aeabi_fsub+0x368>)
 80012d8:	4013      	ands	r3, r2
 80012da:	0852      	lsrs	r2, r2, #1
 80012dc:	400a      	ands	r2, r1
 80012de:	431a      	orrs	r2, r3
 80012e0:	0013      	movs	r3, r2
 80012e2:	4694      	mov	ip, r2
 80012e4:	075b      	lsls	r3, r3, #29
 80012e6:	d004      	beq.n	80012f2 <__aeabi_fsub+0x31e>
 80012e8:	230f      	movs	r3, #15
 80012ea:	4013      	ands	r3, r2
 80012ec:	2b04      	cmp	r3, #4
 80012ee:	d000      	beq.n	80012f2 <__aeabi_fsub+0x31e>
 80012f0:	e6bf      	b.n	8001072 <__aeabi_fsub+0x9e>
 80012f2:	4663      	mov	r3, ip
 80012f4:	015b      	lsls	r3, r3, #5
 80012f6:	d500      	bpl.n	80012fa <__aeabi_fsub+0x326>
 80012f8:	e6c2      	b.n	8001080 <__aeabi_fsub+0xac>
 80012fa:	4663      	mov	r3, ip
 80012fc:	08df      	lsrs	r7, r3, #3
 80012fe:	002b      	movs	r3, r5
 8001300:	e6e3      	b.n	80010ca <__aeabi_fsub+0xf6>
 8001302:	1b53      	subs	r3, r2, r5
 8001304:	2d00      	cmp	r5, #0
 8001306:	d100      	bne.n	800130a <__aeabi_fsub+0x336>
 8001308:	e6f4      	b.n	80010f4 <__aeabi_fsub+0x120>
 800130a:	2080      	movs	r0, #128	@ 0x80
 800130c:	4664      	mov	r4, ip
 800130e:	04c0      	lsls	r0, r0, #19
 8001310:	4304      	orrs	r4, r0
 8001312:	46a4      	mov	ip, r4
 8001314:	0034      	movs	r4, r6
 8001316:	2001      	movs	r0, #1
 8001318:	2b1b      	cmp	r3, #27
 800131a:	dc09      	bgt.n	8001330 <__aeabi_fsub+0x35c>
 800131c:	2520      	movs	r5, #32
 800131e:	4660      	mov	r0, ip
 8001320:	40d8      	lsrs	r0, r3
 8001322:	1aeb      	subs	r3, r5, r3
 8001324:	4665      	mov	r5, ip
 8001326:	409d      	lsls	r5, r3
 8001328:	002b      	movs	r3, r5
 800132a:	1e5d      	subs	r5, r3, #1
 800132c:	41ab      	sbcs	r3, r5
 800132e:	4318      	orrs	r0, r3
 8001330:	1a0b      	subs	r3, r1, r0
 8001332:	469c      	mov	ip, r3
 8001334:	0015      	movs	r5, r2
 8001336:	e680      	b.n	800103a <__aeabi_fsub+0x66>
 8001338:	fbffffff 	.word	0xfbffffff
 800133c:	7dffffff 	.word	0x7dffffff
 8001340:	22fe      	movs	r2, #254	@ 0xfe
 8001342:	1c6b      	adds	r3, r5, #1
 8001344:	4213      	tst	r3, r2
 8001346:	d0a3      	beq.n	8001290 <__aeabi_fsub+0x2bc>
 8001348:	2bff      	cmp	r3, #255	@ 0xff
 800134a:	d100      	bne.n	800134e <__aeabi_fsub+0x37a>
 800134c:	e69c      	b.n	8001088 <__aeabi_fsub+0xb4>
 800134e:	4461      	add	r1, ip
 8001350:	0849      	lsrs	r1, r1, #1
 8001352:	074a      	lsls	r2, r1, #29
 8001354:	d049      	beq.n	80013ea <__aeabi_fsub+0x416>
 8001356:	220f      	movs	r2, #15
 8001358:	400a      	ands	r2, r1
 800135a:	2a04      	cmp	r2, #4
 800135c:	d045      	beq.n	80013ea <__aeabi_fsub+0x416>
 800135e:	1d0a      	adds	r2, r1, #4
 8001360:	4694      	mov	ip, r2
 8001362:	e6ad      	b.n	80010c0 <__aeabi_fsub+0xec>
 8001364:	2d00      	cmp	r5, #0
 8001366:	d100      	bne.n	800136a <__aeabi_fsub+0x396>
 8001368:	e776      	b.n	8001258 <__aeabi_fsub+0x284>
 800136a:	e68d      	b.n	8001088 <__aeabi_fsub+0xb4>
 800136c:	0034      	movs	r4, r6
 800136e:	20ff      	movs	r0, #255	@ 0xff
 8001370:	2200      	movs	r2, #0
 8001372:	e68b      	b.n	800108c <__aeabi_fsub+0xb8>
 8001374:	4663      	mov	r3, ip
 8001376:	2401      	movs	r4, #1
 8001378:	1acf      	subs	r7, r1, r3
 800137a:	4034      	ands	r4, r6
 800137c:	e664      	b.n	8001048 <__aeabi_fsub+0x74>
 800137e:	4461      	add	r1, ip
 8001380:	014b      	lsls	r3, r1, #5
 8001382:	d56d      	bpl.n	8001460 <__aeabi_fsub+0x48c>
 8001384:	0848      	lsrs	r0, r1, #1
 8001386:	4944      	ldr	r1, [pc, #272]	@ (8001498 <__aeabi_fsub+0x4c4>)
 8001388:	4001      	ands	r1, r0
 800138a:	0743      	lsls	r3, r0, #29
 800138c:	d02c      	beq.n	80013e8 <__aeabi_fsub+0x414>
 800138e:	230f      	movs	r3, #15
 8001390:	4003      	ands	r3, r0
 8001392:	2b04      	cmp	r3, #4
 8001394:	d028      	beq.n	80013e8 <__aeabi_fsub+0x414>
 8001396:	1d0b      	adds	r3, r1, #4
 8001398:	469c      	mov	ip, r3
 800139a:	2302      	movs	r3, #2
 800139c:	e690      	b.n	80010c0 <__aeabi_fsub+0xec>
 800139e:	2900      	cmp	r1, #0
 80013a0:	d100      	bne.n	80013a4 <__aeabi_fsub+0x3d0>
 80013a2:	e72b      	b.n	80011fc <__aeabi_fsub+0x228>
 80013a4:	2380      	movs	r3, #128	@ 0x80
 80013a6:	03db      	lsls	r3, r3, #15
 80013a8:	429f      	cmp	r7, r3
 80013aa:	d200      	bcs.n	80013ae <__aeabi_fsub+0x3da>
 80013ac:	e726      	b.n	80011fc <__aeabi_fsub+0x228>
 80013ae:	4298      	cmp	r0, r3
 80013b0:	d300      	bcc.n	80013b4 <__aeabi_fsub+0x3e0>
 80013b2:	e723      	b.n	80011fc <__aeabi_fsub+0x228>
 80013b4:	2401      	movs	r4, #1
 80013b6:	4034      	ands	r4, r6
 80013b8:	0007      	movs	r7, r0
 80013ba:	e71f      	b.n	80011fc <__aeabi_fsub+0x228>
 80013bc:	0034      	movs	r4, r6
 80013be:	468c      	mov	ip, r1
 80013c0:	e67e      	b.n	80010c0 <__aeabi_fsub+0xec>
 80013c2:	2301      	movs	r3, #1
 80013c4:	08cf      	lsrs	r7, r1, #3
 80013c6:	e680      	b.n	80010ca <__aeabi_fsub+0xf6>
 80013c8:	2300      	movs	r3, #0
 80013ca:	e67e      	b.n	80010ca <__aeabi_fsub+0xf6>
 80013cc:	2020      	movs	r0, #32
 80013ce:	4665      	mov	r5, ip
 80013d0:	1b80      	subs	r0, r0, r6
 80013d2:	4085      	lsls	r5, r0
 80013d4:	4663      	mov	r3, ip
 80013d6:	0028      	movs	r0, r5
 80013d8:	40f3      	lsrs	r3, r6
 80013da:	1e45      	subs	r5, r0, #1
 80013dc:	41a8      	sbcs	r0, r5
 80013de:	4303      	orrs	r3, r0
 80013e0:	469c      	mov	ip, r3
 80013e2:	0015      	movs	r5, r2
 80013e4:	448c      	add	ip, r1
 80013e6:	e76d      	b.n	80012c4 <__aeabi_fsub+0x2f0>
 80013e8:	2302      	movs	r3, #2
 80013ea:	08cf      	lsrs	r7, r1, #3
 80013ec:	e66d      	b.n	80010ca <__aeabi_fsub+0xf6>
 80013ee:	1b0f      	subs	r7, r1, r4
 80013f0:	017b      	lsls	r3, r7, #5
 80013f2:	d528      	bpl.n	8001446 <__aeabi_fsub+0x472>
 80013f4:	01bf      	lsls	r7, r7, #6
 80013f6:	09bf      	lsrs	r7, r7, #6
 80013f8:	0038      	movs	r0, r7
 80013fa:	f002 f96f 	bl	80036dc <__clzsi2>
 80013fe:	003b      	movs	r3, r7
 8001400:	3805      	subs	r0, #5
 8001402:	4083      	lsls	r3, r0
 8001404:	0034      	movs	r4, r6
 8001406:	2501      	movs	r5, #1
 8001408:	e6ca      	b.n	80011a0 <__aeabi_fsub+0x1cc>
 800140a:	2900      	cmp	r1, #0
 800140c:	d100      	bne.n	8001410 <__aeabi_fsub+0x43c>
 800140e:	e6b5      	b.n	800117c <__aeabi_fsub+0x1a8>
 8001410:	2401      	movs	r4, #1
 8001412:	0007      	movs	r7, r0
 8001414:	4034      	ands	r4, r6
 8001416:	e658      	b.n	80010ca <__aeabi_fsub+0xf6>
 8001418:	4663      	mov	r3, ip
 800141a:	2b00      	cmp	r3, #0
 800141c:	d100      	bne.n	8001420 <__aeabi_fsub+0x44c>
 800141e:	e6e9      	b.n	80011f4 <__aeabi_fsub+0x220>
 8001420:	2900      	cmp	r1, #0
 8001422:	d100      	bne.n	8001426 <__aeabi_fsub+0x452>
 8001424:	e6ea      	b.n	80011fc <__aeabi_fsub+0x228>
 8001426:	2380      	movs	r3, #128	@ 0x80
 8001428:	03db      	lsls	r3, r3, #15
 800142a:	429f      	cmp	r7, r3
 800142c:	d200      	bcs.n	8001430 <__aeabi_fsub+0x45c>
 800142e:	e6e5      	b.n	80011fc <__aeabi_fsub+0x228>
 8001430:	4298      	cmp	r0, r3
 8001432:	d300      	bcc.n	8001436 <__aeabi_fsub+0x462>
 8001434:	e6e2      	b.n	80011fc <__aeabi_fsub+0x228>
 8001436:	0007      	movs	r7, r0
 8001438:	e6e0      	b.n	80011fc <__aeabi_fsub+0x228>
 800143a:	2900      	cmp	r1, #0
 800143c:	d100      	bne.n	8001440 <__aeabi_fsub+0x46c>
 800143e:	e69e      	b.n	800117e <__aeabi_fsub+0x1aa>
 8001440:	2300      	movs	r3, #0
 8001442:	08cf      	lsrs	r7, r1, #3
 8001444:	e641      	b.n	80010ca <__aeabi_fsub+0xf6>
 8001446:	0034      	movs	r4, r6
 8001448:	2301      	movs	r3, #1
 800144a:	08ff      	lsrs	r7, r7, #3
 800144c:	e63d      	b.n	80010ca <__aeabi_fsub+0xf6>
 800144e:	2f00      	cmp	r7, #0
 8001450:	d100      	bne.n	8001454 <__aeabi_fsub+0x480>
 8001452:	e693      	b.n	800117c <__aeabi_fsub+0x1a8>
 8001454:	2300      	movs	r3, #0
 8001456:	08ff      	lsrs	r7, r7, #3
 8001458:	e637      	b.n	80010ca <__aeabi_fsub+0xf6>
 800145a:	2300      	movs	r3, #0
 800145c:	08d7      	lsrs	r7, r2, #3
 800145e:	e634      	b.n	80010ca <__aeabi_fsub+0xf6>
 8001460:	2301      	movs	r3, #1
 8001462:	08cf      	lsrs	r7, r1, #3
 8001464:	e631      	b.n	80010ca <__aeabi_fsub+0xf6>
 8001466:	2280      	movs	r2, #128	@ 0x80
 8001468:	000b      	movs	r3, r1
 800146a:	04d2      	lsls	r2, r2, #19
 800146c:	2001      	movs	r0, #1
 800146e:	4013      	ands	r3, r2
 8001470:	4211      	tst	r1, r2
 8001472:	d000      	beq.n	8001476 <__aeabi_fsub+0x4a2>
 8001474:	e6ae      	b.n	80011d4 <__aeabi_fsub+0x200>
 8001476:	08cf      	lsrs	r7, r1, #3
 8001478:	e627      	b.n	80010ca <__aeabi_fsub+0xf6>
 800147a:	2b00      	cmp	r3, #0
 800147c:	d100      	bne.n	8001480 <__aeabi_fsub+0x4ac>
 800147e:	e75f      	b.n	8001340 <__aeabi_fsub+0x36c>
 8001480:	1b56      	subs	r6, r2, r5
 8001482:	2d00      	cmp	r5, #0
 8001484:	d101      	bne.n	800148a <__aeabi_fsub+0x4b6>
 8001486:	0033      	movs	r3, r6
 8001488:	e6e7      	b.n	800125a <__aeabi_fsub+0x286>
 800148a:	2380      	movs	r3, #128	@ 0x80
 800148c:	4660      	mov	r0, ip
 800148e:	04db      	lsls	r3, r3, #19
 8001490:	4318      	orrs	r0, r3
 8001492:	4684      	mov	ip, r0
 8001494:	e6eb      	b.n	800126e <__aeabi_fsub+0x29a>
 8001496:	46c0      	nop			@ (mov r8, r8)
 8001498:	7dffffff 	.word	0x7dffffff

0800149c <__aeabi_f2iz>:
 800149c:	0241      	lsls	r1, r0, #9
 800149e:	0042      	lsls	r2, r0, #1
 80014a0:	0fc3      	lsrs	r3, r0, #31
 80014a2:	0a49      	lsrs	r1, r1, #9
 80014a4:	2000      	movs	r0, #0
 80014a6:	0e12      	lsrs	r2, r2, #24
 80014a8:	2a7e      	cmp	r2, #126	@ 0x7e
 80014aa:	dd03      	ble.n	80014b4 <__aeabi_f2iz+0x18>
 80014ac:	2a9d      	cmp	r2, #157	@ 0x9d
 80014ae:	dd02      	ble.n	80014b6 <__aeabi_f2iz+0x1a>
 80014b0:	4a09      	ldr	r2, [pc, #36]	@ (80014d8 <__aeabi_f2iz+0x3c>)
 80014b2:	1898      	adds	r0, r3, r2
 80014b4:	4770      	bx	lr
 80014b6:	2080      	movs	r0, #128	@ 0x80
 80014b8:	0400      	lsls	r0, r0, #16
 80014ba:	4301      	orrs	r1, r0
 80014bc:	2a95      	cmp	r2, #149	@ 0x95
 80014be:	dc07      	bgt.n	80014d0 <__aeabi_f2iz+0x34>
 80014c0:	2096      	movs	r0, #150	@ 0x96
 80014c2:	1a82      	subs	r2, r0, r2
 80014c4:	40d1      	lsrs	r1, r2
 80014c6:	4248      	negs	r0, r1
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d1f3      	bne.n	80014b4 <__aeabi_f2iz+0x18>
 80014cc:	0008      	movs	r0, r1
 80014ce:	e7f1      	b.n	80014b4 <__aeabi_f2iz+0x18>
 80014d0:	3a96      	subs	r2, #150	@ 0x96
 80014d2:	4091      	lsls	r1, r2
 80014d4:	e7f7      	b.n	80014c6 <__aeabi_f2iz+0x2a>
 80014d6:	46c0      	nop			@ (mov r8, r8)
 80014d8:	7fffffff 	.word	0x7fffffff

080014dc <__aeabi_i2f>:
 80014dc:	b570      	push	{r4, r5, r6, lr}
 80014de:	2800      	cmp	r0, #0
 80014e0:	d012      	beq.n	8001508 <__aeabi_i2f+0x2c>
 80014e2:	17c3      	asrs	r3, r0, #31
 80014e4:	18c5      	adds	r5, r0, r3
 80014e6:	405d      	eors	r5, r3
 80014e8:	0fc4      	lsrs	r4, r0, #31
 80014ea:	0028      	movs	r0, r5
 80014ec:	f002 f8f6 	bl	80036dc <__clzsi2>
 80014f0:	239e      	movs	r3, #158	@ 0x9e
 80014f2:	1a1b      	subs	r3, r3, r0
 80014f4:	2b96      	cmp	r3, #150	@ 0x96
 80014f6:	dc0f      	bgt.n	8001518 <__aeabi_i2f+0x3c>
 80014f8:	2808      	cmp	r0, #8
 80014fa:	d038      	beq.n	800156e <__aeabi_i2f+0x92>
 80014fc:	3808      	subs	r0, #8
 80014fe:	4085      	lsls	r5, r0
 8001500:	026d      	lsls	r5, r5, #9
 8001502:	0a6d      	lsrs	r5, r5, #9
 8001504:	b2d8      	uxtb	r0, r3
 8001506:	e002      	b.n	800150e <__aeabi_i2f+0x32>
 8001508:	2400      	movs	r4, #0
 800150a:	2000      	movs	r0, #0
 800150c:	2500      	movs	r5, #0
 800150e:	05c0      	lsls	r0, r0, #23
 8001510:	4328      	orrs	r0, r5
 8001512:	07e4      	lsls	r4, r4, #31
 8001514:	4320      	orrs	r0, r4
 8001516:	bd70      	pop	{r4, r5, r6, pc}
 8001518:	2b99      	cmp	r3, #153	@ 0x99
 800151a:	dc14      	bgt.n	8001546 <__aeabi_i2f+0x6a>
 800151c:	1f42      	subs	r2, r0, #5
 800151e:	4095      	lsls	r5, r2
 8001520:	002a      	movs	r2, r5
 8001522:	4915      	ldr	r1, [pc, #84]	@ (8001578 <__aeabi_i2f+0x9c>)
 8001524:	4011      	ands	r1, r2
 8001526:	0755      	lsls	r5, r2, #29
 8001528:	d01c      	beq.n	8001564 <__aeabi_i2f+0x88>
 800152a:	250f      	movs	r5, #15
 800152c:	402a      	ands	r2, r5
 800152e:	2a04      	cmp	r2, #4
 8001530:	d018      	beq.n	8001564 <__aeabi_i2f+0x88>
 8001532:	3104      	adds	r1, #4
 8001534:	08ca      	lsrs	r2, r1, #3
 8001536:	0149      	lsls	r1, r1, #5
 8001538:	d515      	bpl.n	8001566 <__aeabi_i2f+0x8a>
 800153a:	239f      	movs	r3, #159	@ 0x9f
 800153c:	0252      	lsls	r2, r2, #9
 800153e:	1a18      	subs	r0, r3, r0
 8001540:	0a55      	lsrs	r5, r2, #9
 8001542:	b2c0      	uxtb	r0, r0
 8001544:	e7e3      	b.n	800150e <__aeabi_i2f+0x32>
 8001546:	2205      	movs	r2, #5
 8001548:	0029      	movs	r1, r5
 800154a:	1a12      	subs	r2, r2, r0
 800154c:	40d1      	lsrs	r1, r2
 800154e:	0002      	movs	r2, r0
 8001550:	321b      	adds	r2, #27
 8001552:	4095      	lsls	r5, r2
 8001554:	002a      	movs	r2, r5
 8001556:	1e55      	subs	r5, r2, #1
 8001558:	41aa      	sbcs	r2, r5
 800155a:	430a      	orrs	r2, r1
 800155c:	4906      	ldr	r1, [pc, #24]	@ (8001578 <__aeabi_i2f+0x9c>)
 800155e:	4011      	ands	r1, r2
 8001560:	0755      	lsls	r5, r2, #29
 8001562:	d1e2      	bne.n	800152a <__aeabi_i2f+0x4e>
 8001564:	08ca      	lsrs	r2, r1, #3
 8001566:	0252      	lsls	r2, r2, #9
 8001568:	0a55      	lsrs	r5, r2, #9
 800156a:	b2d8      	uxtb	r0, r3
 800156c:	e7cf      	b.n	800150e <__aeabi_i2f+0x32>
 800156e:	026d      	lsls	r5, r5, #9
 8001570:	0a6d      	lsrs	r5, r5, #9
 8001572:	308e      	adds	r0, #142	@ 0x8e
 8001574:	e7cb      	b.n	800150e <__aeabi_i2f+0x32>
 8001576:	46c0      	nop			@ (mov r8, r8)
 8001578:	fbffffff 	.word	0xfbffffff

0800157c <__aeabi_ui2f>:
 800157c:	b510      	push	{r4, lr}
 800157e:	1e04      	subs	r4, r0, #0
 8001580:	d00d      	beq.n	800159e <__aeabi_ui2f+0x22>
 8001582:	f002 f8ab 	bl	80036dc <__clzsi2>
 8001586:	239e      	movs	r3, #158	@ 0x9e
 8001588:	1a1b      	subs	r3, r3, r0
 800158a:	2b96      	cmp	r3, #150	@ 0x96
 800158c:	dc0c      	bgt.n	80015a8 <__aeabi_ui2f+0x2c>
 800158e:	2808      	cmp	r0, #8
 8001590:	d034      	beq.n	80015fc <__aeabi_ui2f+0x80>
 8001592:	3808      	subs	r0, #8
 8001594:	4084      	lsls	r4, r0
 8001596:	0264      	lsls	r4, r4, #9
 8001598:	0a64      	lsrs	r4, r4, #9
 800159a:	b2d8      	uxtb	r0, r3
 800159c:	e001      	b.n	80015a2 <__aeabi_ui2f+0x26>
 800159e:	2000      	movs	r0, #0
 80015a0:	2400      	movs	r4, #0
 80015a2:	05c0      	lsls	r0, r0, #23
 80015a4:	4320      	orrs	r0, r4
 80015a6:	bd10      	pop	{r4, pc}
 80015a8:	2b99      	cmp	r3, #153	@ 0x99
 80015aa:	dc13      	bgt.n	80015d4 <__aeabi_ui2f+0x58>
 80015ac:	1f42      	subs	r2, r0, #5
 80015ae:	4094      	lsls	r4, r2
 80015b0:	4a14      	ldr	r2, [pc, #80]	@ (8001604 <__aeabi_ui2f+0x88>)
 80015b2:	4022      	ands	r2, r4
 80015b4:	0761      	lsls	r1, r4, #29
 80015b6:	d01c      	beq.n	80015f2 <__aeabi_ui2f+0x76>
 80015b8:	210f      	movs	r1, #15
 80015ba:	4021      	ands	r1, r4
 80015bc:	2904      	cmp	r1, #4
 80015be:	d018      	beq.n	80015f2 <__aeabi_ui2f+0x76>
 80015c0:	3204      	adds	r2, #4
 80015c2:	08d4      	lsrs	r4, r2, #3
 80015c4:	0152      	lsls	r2, r2, #5
 80015c6:	d515      	bpl.n	80015f4 <__aeabi_ui2f+0x78>
 80015c8:	239f      	movs	r3, #159	@ 0x9f
 80015ca:	0264      	lsls	r4, r4, #9
 80015cc:	1a18      	subs	r0, r3, r0
 80015ce:	0a64      	lsrs	r4, r4, #9
 80015d0:	b2c0      	uxtb	r0, r0
 80015d2:	e7e6      	b.n	80015a2 <__aeabi_ui2f+0x26>
 80015d4:	0002      	movs	r2, r0
 80015d6:	0021      	movs	r1, r4
 80015d8:	321b      	adds	r2, #27
 80015da:	4091      	lsls	r1, r2
 80015dc:	000a      	movs	r2, r1
 80015de:	1e51      	subs	r1, r2, #1
 80015e0:	418a      	sbcs	r2, r1
 80015e2:	2105      	movs	r1, #5
 80015e4:	1a09      	subs	r1, r1, r0
 80015e6:	40cc      	lsrs	r4, r1
 80015e8:	4314      	orrs	r4, r2
 80015ea:	4a06      	ldr	r2, [pc, #24]	@ (8001604 <__aeabi_ui2f+0x88>)
 80015ec:	4022      	ands	r2, r4
 80015ee:	0761      	lsls	r1, r4, #29
 80015f0:	d1e2      	bne.n	80015b8 <__aeabi_ui2f+0x3c>
 80015f2:	08d4      	lsrs	r4, r2, #3
 80015f4:	0264      	lsls	r4, r4, #9
 80015f6:	0a64      	lsrs	r4, r4, #9
 80015f8:	b2d8      	uxtb	r0, r3
 80015fa:	e7d2      	b.n	80015a2 <__aeabi_ui2f+0x26>
 80015fc:	0264      	lsls	r4, r4, #9
 80015fe:	0a64      	lsrs	r4, r4, #9
 8001600:	308e      	adds	r0, #142	@ 0x8e
 8001602:	e7ce      	b.n	80015a2 <__aeabi_ui2f+0x26>
 8001604:	fbffffff 	.word	0xfbffffff

08001608 <__aeabi_dadd>:
 8001608:	b5f0      	push	{r4, r5, r6, r7, lr}
 800160a:	464f      	mov	r7, r9
 800160c:	4646      	mov	r6, r8
 800160e:	46d6      	mov	lr, sl
 8001610:	b5c0      	push	{r6, r7, lr}
 8001612:	b082      	sub	sp, #8
 8001614:	9000      	str	r0, [sp, #0]
 8001616:	9101      	str	r1, [sp, #4]
 8001618:	030e      	lsls	r6, r1, #12
 800161a:	004c      	lsls	r4, r1, #1
 800161c:	0fcd      	lsrs	r5, r1, #31
 800161e:	0a71      	lsrs	r1, r6, #9
 8001620:	9e00      	ldr	r6, [sp, #0]
 8001622:	005f      	lsls	r7, r3, #1
 8001624:	0f76      	lsrs	r6, r6, #29
 8001626:	430e      	orrs	r6, r1
 8001628:	9900      	ldr	r1, [sp, #0]
 800162a:	9200      	str	r2, [sp, #0]
 800162c:	9301      	str	r3, [sp, #4]
 800162e:	00c9      	lsls	r1, r1, #3
 8001630:	4689      	mov	r9, r1
 8001632:	0319      	lsls	r1, r3, #12
 8001634:	0d7b      	lsrs	r3, r7, #21
 8001636:	4698      	mov	r8, r3
 8001638:	9b01      	ldr	r3, [sp, #4]
 800163a:	0a49      	lsrs	r1, r1, #9
 800163c:	0fdb      	lsrs	r3, r3, #31
 800163e:	469c      	mov	ip, r3
 8001640:	9b00      	ldr	r3, [sp, #0]
 8001642:	9a00      	ldr	r2, [sp, #0]
 8001644:	0f5b      	lsrs	r3, r3, #29
 8001646:	430b      	orrs	r3, r1
 8001648:	4641      	mov	r1, r8
 800164a:	0d64      	lsrs	r4, r4, #21
 800164c:	00d2      	lsls	r2, r2, #3
 800164e:	1a61      	subs	r1, r4, r1
 8001650:	4565      	cmp	r5, ip
 8001652:	d100      	bne.n	8001656 <__aeabi_dadd+0x4e>
 8001654:	e0a6      	b.n	80017a4 <__aeabi_dadd+0x19c>
 8001656:	2900      	cmp	r1, #0
 8001658:	dd72      	ble.n	8001740 <__aeabi_dadd+0x138>
 800165a:	4647      	mov	r7, r8
 800165c:	2f00      	cmp	r7, #0
 800165e:	d100      	bne.n	8001662 <__aeabi_dadd+0x5a>
 8001660:	e0dd      	b.n	800181e <__aeabi_dadd+0x216>
 8001662:	4fcc      	ldr	r7, [pc, #816]	@ (8001994 <__aeabi_dadd+0x38c>)
 8001664:	42bc      	cmp	r4, r7
 8001666:	d100      	bne.n	800166a <__aeabi_dadd+0x62>
 8001668:	e19a      	b.n	80019a0 <__aeabi_dadd+0x398>
 800166a:	2701      	movs	r7, #1
 800166c:	2938      	cmp	r1, #56	@ 0x38
 800166e:	dc17      	bgt.n	80016a0 <__aeabi_dadd+0x98>
 8001670:	2780      	movs	r7, #128	@ 0x80
 8001672:	043f      	lsls	r7, r7, #16
 8001674:	433b      	orrs	r3, r7
 8001676:	291f      	cmp	r1, #31
 8001678:	dd00      	ble.n	800167c <__aeabi_dadd+0x74>
 800167a:	e1dd      	b.n	8001a38 <__aeabi_dadd+0x430>
 800167c:	2720      	movs	r7, #32
 800167e:	1a78      	subs	r0, r7, r1
 8001680:	001f      	movs	r7, r3
 8001682:	4087      	lsls	r7, r0
 8001684:	46ba      	mov	sl, r7
 8001686:	0017      	movs	r7, r2
 8001688:	40cf      	lsrs	r7, r1
 800168a:	4684      	mov	ip, r0
 800168c:	0038      	movs	r0, r7
 800168e:	4657      	mov	r7, sl
 8001690:	4307      	orrs	r7, r0
 8001692:	4660      	mov	r0, ip
 8001694:	4082      	lsls	r2, r0
 8001696:	40cb      	lsrs	r3, r1
 8001698:	1e50      	subs	r0, r2, #1
 800169a:	4182      	sbcs	r2, r0
 800169c:	1af6      	subs	r6, r6, r3
 800169e:	4317      	orrs	r7, r2
 80016a0:	464b      	mov	r3, r9
 80016a2:	1bdf      	subs	r7, r3, r7
 80016a4:	45b9      	cmp	r9, r7
 80016a6:	4180      	sbcs	r0, r0
 80016a8:	4240      	negs	r0, r0
 80016aa:	1a36      	subs	r6, r6, r0
 80016ac:	0233      	lsls	r3, r6, #8
 80016ae:	d400      	bmi.n	80016b2 <__aeabi_dadd+0xaa>
 80016b0:	e0ff      	b.n	80018b2 <__aeabi_dadd+0x2aa>
 80016b2:	0276      	lsls	r6, r6, #9
 80016b4:	0a76      	lsrs	r6, r6, #9
 80016b6:	2e00      	cmp	r6, #0
 80016b8:	d100      	bne.n	80016bc <__aeabi_dadd+0xb4>
 80016ba:	e13c      	b.n	8001936 <__aeabi_dadd+0x32e>
 80016bc:	0030      	movs	r0, r6
 80016be:	f002 f80d 	bl	80036dc <__clzsi2>
 80016c2:	0003      	movs	r3, r0
 80016c4:	3b08      	subs	r3, #8
 80016c6:	2120      	movs	r1, #32
 80016c8:	0038      	movs	r0, r7
 80016ca:	1aca      	subs	r2, r1, r3
 80016cc:	40d0      	lsrs	r0, r2
 80016ce:	409e      	lsls	r6, r3
 80016d0:	0002      	movs	r2, r0
 80016d2:	409f      	lsls	r7, r3
 80016d4:	4332      	orrs	r2, r6
 80016d6:	429c      	cmp	r4, r3
 80016d8:	dd00      	ble.n	80016dc <__aeabi_dadd+0xd4>
 80016da:	e1a6      	b.n	8001a2a <__aeabi_dadd+0x422>
 80016dc:	1b18      	subs	r0, r3, r4
 80016de:	3001      	adds	r0, #1
 80016e0:	1a09      	subs	r1, r1, r0
 80016e2:	003e      	movs	r6, r7
 80016e4:	408f      	lsls	r7, r1
 80016e6:	40c6      	lsrs	r6, r0
 80016e8:	1e7b      	subs	r3, r7, #1
 80016ea:	419f      	sbcs	r7, r3
 80016ec:	0013      	movs	r3, r2
 80016ee:	408b      	lsls	r3, r1
 80016f0:	4337      	orrs	r7, r6
 80016f2:	431f      	orrs	r7, r3
 80016f4:	40c2      	lsrs	r2, r0
 80016f6:	003b      	movs	r3, r7
 80016f8:	0016      	movs	r6, r2
 80016fa:	2400      	movs	r4, #0
 80016fc:	4313      	orrs	r3, r2
 80016fe:	d100      	bne.n	8001702 <__aeabi_dadd+0xfa>
 8001700:	e1df      	b.n	8001ac2 <__aeabi_dadd+0x4ba>
 8001702:	077b      	lsls	r3, r7, #29
 8001704:	d100      	bne.n	8001708 <__aeabi_dadd+0x100>
 8001706:	e332      	b.n	8001d6e <__aeabi_dadd+0x766>
 8001708:	230f      	movs	r3, #15
 800170a:	003a      	movs	r2, r7
 800170c:	403b      	ands	r3, r7
 800170e:	2b04      	cmp	r3, #4
 8001710:	d004      	beq.n	800171c <__aeabi_dadd+0x114>
 8001712:	1d3a      	adds	r2, r7, #4
 8001714:	42ba      	cmp	r2, r7
 8001716:	41bf      	sbcs	r7, r7
 8001718:	427f      	negs	r7, r7
 800171a:	19f6      	adds	r6, r6, r7
 800171c:	0233      	lsls	r3, r6, #8
 800171e:	d400      	bmi.n	8001722 <__aeabi_dadd+0x11a>
 8001720:	e323      	b.n	8001d6a <__aeabi_dadd+0x762>
 8001722:	4b9c      	ldr	r3, [pc, #624]	@ (8001994 <__aeabi_dadd+0x38c>)
 8001724:	3401      	adds	r4, #1
 8001726:	429c      	cmp	r4, r3
 8001728:	d100      	bne.n	800172c <__aeabi_dadd+0x124>
 800172a:	e0b4      	b.n	8001896 <__aeabi_dadd+0x28e>
 800172c:	4b9a      	ldr	r3, [pc, #616]	@ (8001998 <__aeabi_dadd+0x390>)
 800172e:	0564      	lsls	r4, r4, #21
 8001730:	401e      	ands	r6, r3
 8001732:	0d64      	lsrs	r4, r4, #21
 8001734:	0777      	lsls	r7, r6, #29
 8001736:	08d2      	lsrs	r2, r2, #3
 8001738:	0276      	lsls	r6, r6, #9
 800173a:	4317      	orrs	r7, r2
 800173c:	0b36      	lsrs	r6, r6, #12
 800173e:	e0ac      	b.n	800189a <__aeabi_dadd+0x292>
 8001740:	2900      	cmp	r1, #0
 8001742:	d100      	bne.n	8001746 <__aeabi_dadd+0x13e>
 8001744:	e07e      	b.n	8001844 <__aeabi_dadd+0x23c>
 8001746:	4641      	mov	r1, r8
 8001748:	1b09      	subs	r1, r1, r4
 800174a:	2c00      	cmp	r4, #0
 800174c:	d000      	beq.n	8001750 <__aeabi_dadd+0x148>
 800174e:	e160      	b.n	8001a12 <__aeabi_dadd+0x40a>
 8001750:	0034      	movs	r4, r6
 8001752:	4648      	mov	r0, r9
 8001754:	4304      	orrs	r4, r0
 8001756:	d100      	bne.n	800175a <__aeabi_dadd+0x152>
 8001758:	e1c9      	b.n	8001aee <__aeabi_dadd+0x4e6>
 800175a:	1e4c      	subs	r4, r1, #1
 800175c:	2901      	cmp	r1, #1
 800175e:	d100      	bne.n	8001762 <__aeabi_dadd+0x15a>
 8001760:	e22e      	b.n	8001bc0 <__aeabi_dadd+0x5b8>
 8001762:	4d8c      	ldr	r5, [pc, #560]	@ (8001994 <__aeabi_dadd+0x38c>)
 8001764:	42a9      	cmp	r1, r5
 8001766:	d100      	bne.n	800176a <__aeabi_dadd+0x162>
 8001768:	e224      	b.n	8001bb4 <__aeabi_dadd+0x5ac>
 800176a:	2701      	movs	r7, #1
 800176c:	2c38      	cmp	r4, #56	@ 0x38
 800176e:	dc11      	bgt.n	8001794 <__aeabi_dadd+0x18c>
 8001770:	0021      	movs	r1, r4
 8001772:	291f      	cmp	r1, #31
 8001774:	dd00      	ble.n	8001778 <__aeabi_dadd+0x170>
 8001776:	e20b      	b.n	8001b90 <__aeabi_dadd+0x588>
 8001778:	2420      	movs	r4, #32
 800177a:	0037      	movs	r7, r6
 800177c:	4648      	mov	r0, r9
 800177e:	1a64      	subs	r4, r4, r1
 8001780:	40a7      	lsls	r7, r4
 8001782:	40c8      	lsrs	r0, r1
 8001784:	4307      	orrs	r7, r0
 8001786:	4648      	mov	r0, r9
 8001788:	40a0      	lsls	r0, r4
 800178a:	40ce      	lsrs	r6, r1
 800178c:	1e44      	subs	r4, r0, #1
 800178e:	41a0      	sbcs	r0, r4
 8001790:	1b9b      	subs	r3, r3, r6
 8001792:	4307      	orrs	r7, r0
 8001794:	1bd7      	subs	r7, r2, r7
 8001796:	42ba      	cmp	r2, r7
 8001798:	4192      	sbcs	r2, r2
 800179a:	4252      	negs	r2, r2
 800179c:	4665      	mov	r5, ip
 800179e:	4644      	mov	r4, r8
 80017a0:	1a9e      	subs	r6, r3, r2
 80017a2:	e783      	b.n	80016ac <__aeabi_dadd+0xa4>
 80017a4:	2900      	cmp	r1, #0
 80017a6:	dc00      	bgt.n	80017aa <__aeabi_dadd+0x1a2>
 80017a8:	e09c      	b.n	80018e4 <__aeabi_dadd+0x2dc>
 80017aa:	4647      	mov	r7, r8
 80017ac:	2f00      	cmp	r7, #0
 80017ae:	d167      	bne.n	8001880 <__aeabi_dadd+0x278>
 80017b0:	001f      	movs	r7, r3
 80017b2:	4317      	orrs	r7, r2
 80017b4:	d100      	bne.n	80017b8 <__aeabi_dadd+0x1b0>
 80017b6:	e0e4      	b.n	8001982 <__aeabi_dadd+0x37a>
 80017b8:	1e48      	subs	r0, r1, #1
 80017ba:	2901      	cmp	r1, #1
 80017bc:	d100      	bne.n	80017c0 <__aeabi_dadd+0x1b8>
 80017be:	e19b      	b.n	8001af8 <__aeabi_dadd+0x4f0>
 80017c0:	4f74      	ldr	r7, [pc, #464]	@ (8001994 <__aeabi_dadd+0x38c>)
 80017c2:	42b9      	cmp	r1, r7
 80017c4:	d100      	bne.n	80017c8 <__aeabi_dadd+0x1c0>
 80017c6:	e0eb      	b.n	80019a0 <__aeabi_dadd+0x398>
 80017c8:	2701      	movs	r7, #1
 80017ca:	0001      	movs	r1, r0
 80017cc:	2838      	cmp	r0, #56	@ 0x38
 80017ce:	dc11      	bgt.n	80017f4 <__aeabi_dadd+0x1ec>
 80017d0:	291f      	cmp	r1, #31
 80017d2:	dd00      	ble.n	80017d6 <__aeabi_dadd+0x1ce>
 80017d4:	e1c7      	b.n	8001b66 <__aeabi_dadd+0x55e>
 80017d6:	2720      	movs	r7, #32
 80017d8:	1a78      	subs	r0, r7, r1
 80017da:	001f      	movs	r7, r3
 80017dc:	4684      	mov	ip, r0
 80017de:	4087      	lsls	r7, r0
 80017e0:	0010      	movs	r0, r2
 80017e2:	40c8      	lsrs	r0, r1
 80017e4:	4307      	orrs	r7, r0
 80017e6:	4660      	mov	r0, ip
 80017e8:	4082      	lsls	r2, r0
 80017ea:	40cb      	lsrs	r3, r1
 80017ec:	1e50      	subs	r0, r2, #1
 80017ee:	4182      	sbcs	r2, r0
 80017f0:	18f6      	adds	r6, r6, r3
 80017f2:	4317      	orrs	r7, r2
 80017f4:	444f      	add	r7, r9
 80017f6:	454f      	cmp	r7, r9
 80017f8:	4180      	sbcs	r0, r0
 80017fa:	4240      	negs	r0, r0
 80017fc:	1836      	adds	r6, r6, r0
 80017fe:	0233      	lsls	r3, r6, #8
 8001800:	d557      	bpl.n	80018b2 <__aeabi_dadd+0x2aa>
 8001802:	4b64      	ldr	r3, [pc, #400]	@ (8001994 <__aeabi_dadd+0x38c>)
 8001804:	3401      	adds	r4, #1
 8001806:	429c      	cmp	r4, r3
 8001808:	d045      	beq.n	8001896 <__aeabi_dadd+0x28e>
 800180a:	2101      	movs	r1, #1
 800180c:	4b62      	ldr	r3, [pc, #392]	@ (8001998 <__aeabi_dadd+0x390>)
 800180e:	087a      	lsrs	r2, r7, #1
 8001810:	401e      	ands	r6, r3
 8001812:	4039      	ands	r1, r7
 8001814:	430a      	orrs	r2, r1
 8001816:	07f7      	lsls	r7, r6, #31
 8001818:	4317      	orrs	r7, r2
 800181a:	0876      	lsrs	r6, r6, #1
 800181c:	e771      	b.n	8001702 <__aeabi_dadd+0xfa>
 800181e:	001f      	movs	r7, r3
 8001820:	4317      	orrs	r7, r2
 8001822:	d100      	bne.n	8001826 <__aeabi_dadd+0x21e>
 8001824:	e0ad      	b.n	8001982 <__aeabi_dadd+0x37a>
 8001826:	1e4f      	subs	r7, r1, #1
 8001828:	46bc      	mov	ip, r7
 800182a:	2901      	cmp	r1, #1
 800182c:	d100      	bne.n	8001830 <__aeabi_dadd+0x228>
 800182e:	e182      	b.n	8001b36 <__aeabi_dadd+0x52e>
 8001830:	4f58      	ldr	r7, [pc, #352]	@ (8001994 <__aeabi_dadd+0x38c>)
 8001832:	42b9      	cmp	r1, r7
 8001834:	d100      	bne.n	8001838 <__aeabi_dadd+0x230>
 8001836:	e190      	b.n	8001b5a <__aeabi_dadd+0x552>
 8001838:	4661      	mov	r1, ip
 800183a:	2701      	movs	r7, #1
 800183c:	2938      	cmp	r1, #56	@ 0x38
 800183e:	dd00      	ble.n	8001842 <__aeabi_dadd+0x23a>
 8001840:	e72e      	b.n	80016a0 <__aeabi_dadd+0x98>
 8001842:	e718      	b.n	8001676 <__aeabi_dadd+0x6e>
 8001844:	4f55      	ldr	r7, [pc, #340]	@ (800199c <__aeabi_dadd+0x394>)
 8001846:	1c61      	adds	r1, r4, #1
 8001848:	4239      	tst	r1, r7
 800184a:	d000      	beq.n	800184e <__aeabi_dadd+0x246>
 800184c:	e0d0      	b.n	80019f0 <__aeabi_dadd+0x3e8>
 800184e:	0031      	movs	r1, r6
 8001850:	4648      	mov	r0, r9
 8001852:	001f      	movs	r7, r3
 8001854:	4301      	orrs	r1, r0
 8001856:	4317      	orrs	r7, r2
 8001858:	2c00      	cmp	r4, #0
 800185a:	d000      	beq.n	800185e <__aeabi_dadd+0x256>
 800185c:	e13d      	b.n	8001ada <__aeabi_dadd+0x4d2>
 800185e:	2900      	cmp	r1, #0
 8001860:	d100      	bne.n	8001864 <__aeabi_dadd+0x25c>
 8001862:	e1bc      	b.n	8001bde <__aeabi_dadd+0x5d6>
 8001864:	2f00      	cmp	r7, #0
 8001866:	d000      	beq.n	800186a <__aeabi_dadd+0x262>
 8001868:	e1bf      	b.n	8001bea <__aeabi_dadd+0x5e2>
 800186a:	464b      	mov	r3, r9
 800186c:	2100      	movs	r1, #0
 800186e:	08d8      	lsrs	r0, r3, #3
 8001870:	0777      	lsls	r7, r6, #29
 8001872:	4307      	orrs	r7, r0
 8001874:	08f0      	lsrs	r0, r6, #3
 8001876:	0306      	lsls	r6, r0, #12
 8001878:	054c      	lsls	r4, r1, #21
 800187a:	0b36      	lsrs	r6, r6, #12
 800187c:	0d64      	lsrs	r4, r4, #21
 800187e:	e00c      	b.n	800189a <__aeabi_dadd+0x292>
 8001880:	4f44      	ldr	r7, [pc, #272]	@ (8001994 <__aeabi_dadd+0x38c>)
 8001882:	42bc      	cmp	r4, r7
 8001884:	d100      	bne.n	8001888 <__aeabi_dadd+0x280>
 8001886:	e08b      	b.n	80019a0 <__aeabi_dadd+0x398>
 8001888:	2701      	movs	r7, #1
 800188a:	2938      	cmp	r1, #56	@ 0x38
 800188c:	dcb2      	bgt.n	80017f4 <__aeabi_dadd+0x1ec>
 800188e:	2780      	movs	r7, #128	@ 0x80
 8001890:	043f      	lsls	r7, r7, #16
 8001892:	433b      	orrs	r3, r7
 8001894:	e79c      	b.n	80017d0 <__aeabi_dadd+0x1c8>
 8001896:	2600      	movs	r6, #0
 8001898:	2700      	movs	r7, #0
 800189a:	0524      	lsls	r4, r4, #20
 800189c:	4334      	orrs	r4, r6
 800189e:	07ed      	lsls	r5, r5, #31
 80018a0:	432c      	orrs	r4, r5
 80018a2:	0038      	movs	r0, r7
 80018a4:	0021      	movs	r1, r4
 80018a6:	b002      	add	sp, #8
 80018a8:	bce0      	pop	{r5, r6, r7}
 80018aa:	46ba      	mov	sl, r7
 80018ac:	46b1      	mov	r9, r6
 80018ae:	46a8      	mov	r8, r5
 80018b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80018b2:	077b      	lsls	r3, r7, #29
 80018b4:	d004      	beq.n	80018c0 <__aeabi_dadd+0x2b8>
 80018b6:	230f      	movs	r3, #15
 80018b8:	403b      	ands	r3, r7
 80018ba:	2b04      	cmp	r3, #4
 80018bc:	d000      	beq.n	80018c0 <__aeabi_dadd+0x2b8>
 80018be:	e728      	b.n	8001712 <__aeabi_dadd+0x10a>
 80018c0:	08f8      	lsrs	r0, r7, #3
 80018c2:	4b34      	ldr	r3, [pc, #208]	@ (8001994 <__aeabi_dadd+0x38c>)
 80018c4:	0777      	lsls	r7, r6, #29
 80018c6:	4307      	orrs	r7, r0
 80018c8:	08f0      	lsrs	r0, r6, #3
 80018ca:	429c      	cmp	r4, r3
 80018cc:	d000      	beq.n	80018d0 <__aeabi_dadd+0x2c8>
 80018ce:	e24a      	b.n	8001d66 <__aeabi_dadd+0x75e>
 80018d0:	003b      	movs	r3, r7
 80018d2:	4303      	orrs	r3, r0
 80018d4:	d059      	beq.n	800198a <__aeabi_dadd+0x382>
 80018d6:	2680      	movs	r6, #128	@ 0x80
 80018d8:	0336      	lsls	r6, r6, #12
 80018da:	4306      	orrs	r6, r0
 80018dc:	0336      	lsls	r6, r6, #12
 80018de:	4c2d      	ldr	r4, [pc, #180]	@ (8001994 <__aeabi_dadd+0x38c>)
 80018e0:	0b36      	lsrs	r6, r6, #12
 80018e2:	e7da      	b.n	800189a <__aeabi_dadd+0x292>
 80018e4:	2900      	cmp	r1, #0
 80018e6:	d061      	beq.n	80019ac <__aeabi_dadd+0x3a4>
 80018e8:	4641      	mov	r1, r8
 80018ea:	1b09      	subs	r1, r1, r4
 80018ec:	2c00      	cmp	r4, #0
 80018ee:	d100      	bne.n	80018f2 <__aeabi_dadd+0x2ea>
 80018f0:	e0b9      	b.n	8001a66 <__aeabi_dadd+0x45e>
 80018f2:	4c28      	ldr	r4, [pc, #160]	@ (8001994 <__aeabi_dadd+0x38c>)
 80018f4:	45a0      	cmp	r8, r4
 80018f6:	d100      	bne.n	80018fa <__aeabi_dadd+0x2f2>
 80018f8:	e1a5      	b.n	8001c46 <__aeabi_dadd+0x63e>
 80018fa:	2701      	movs	r7, #1
 80018fc:	2938      	cmp	r1, #56	@ 0x38
 80018fe:	dc13      	bgt.n	8001928 <__aeabi_dadd+0x320>
 8001900:	2480      	movs	r4, #128	@ 0x80
 8001902:	0424      	lsls	r4, r4, #16
 8001904:	4326      	orrs	r6, r4
 8001906:	291f      	cmp	r1, #31
 8001908:	dd00      	ble.n	800190c <__aeabi_dadd+0x304>
 800190a:	e1c8      	b.n	8001c9e <__aeabi_dadd+0x696>
 800190c:	2420      	movs	r4, #32
 800190e:	0037      	movs	r7, r6
 8001910:	4648      	mov	r0, r9
 8001912:	1a64      	subs	r4, r4, r1
 8001914:	40a7      	lsls	r7, r4
 8001916:	40c8      	lsrs	r0, r1
 8001918:	4307      	orrs	r7, r0
 800191a:	4648      	mov	r0, r9
 800191c:	40a0      	lsls	r0, r4
 800191e:	40ce      	lsrs	r6, r1
 8001920:	1e44      	subs	r4, r0, #1
 8001922:	41a0      	sbcs	r0, r4
 8001924:	199b      	adds	r3, r3, r6
 8001926:	4307      	orrs	r7, r0
 8001928:	18bf      	adds	r7, r7, r2
 800192a:	4297      	cmp	r7, r2
 800192c:	4192      	sbcs	r2, r2
 800192e:	4252      	negs	r2, r2
 8001930:	4644      	mov	r4, r8
 8001932:	18d6      	adds	r6, r2, r3
 8001934:	e763      	b.n	80017fe <__aeabi_dadd+0x1f6>
 8001936:	0038      	movs	r0, r7
 8001938:	f001 fed0 	bl	80036dc <__clzsi2>
 800193c:	0003      	movs	r3, r0
 800193e:	3318      	adds	r3, #24
 8001940:	2b1f      	cmp	r3, #31
 8001942:	dc00      	bgt.n	8001946 <__aeabi_dadd+0x33e>
 8001944:	e6bf      	b.n	80016c6 <__aeabi_dadd+0xbe>
 8001946:	003a      	movs	r2, r7
 8001948:	3808      	subs	r0, #8
 800194a:	4082      	lsls	r2, r0
 800194c:	429c      	cmp	r4, r3
 800194e:	dd00      	ble.n	8001952 <__aeabi_dadd+0x34a>
 8001950:	e083      	b.n	8001a5a <__aeabi_dadd+0x452>
 8001952:	1b1b      	subs	r3, r3, r4
 8001954:	1c58      	adds	r0, r3, #1
 8001956:	281f      	cmp	r0, #31
 8001958:	dc00      	bgt.n	800195c <__aeabi_dadd+0x354>
 800195a:	e1b4      	b.n	8001cc6 <__aeabi_dadd+0x6be>
 800195c:	0017      	movs	r7, r2
 800195e:	3b1f      	subs	r3, #31
 8001960:	40df      	lsrs	r7, r3
 8001962:	2820      	cmp	r0, #32
 8001964:	d005      	beq.n	8001972 <__aeabi_dadd+0x36a>
 8001966:	2340      	movs	r3, #64	@ 0x40
 8001968:	1a1b      	subs	r3, r3, r0
 800196a:	409a      	lsls	r2, r3
 800196c:	1e53      	subs	r3, r2, #1
 800196e:	419a      	sbcs	r2, r3
 8001970:	4317      	orrs	r7, r2
 8001972:	2400      	movs	r4, #0
 8001974:	2f00      	cmp	r7, #0
 8001976:	d00a      	beq.n	800198e <__aeabi_dadd+0x386>
 8001978:	077b      	lsls	r3, r7, #29
 800197a:	d000      	beq.n	800197e <__aeabi_dadd+0x376>
 800197c:	e6c4      	b.n	8001708 <__aeabi_dadd+0x100>
 800197e:	0026      	movs	r6, r4
 8001980:	e79e      	b.n	80018c0 <__aeabi_dadd+0x2b8>
 8001982:	464b      	mov	r3, r9
 8001984:	000c      	movs	r4, r1
 8001986:	08d8      	lsrs	r0, r3, #3
 8001988:	e79b      	b.n	80018c2 <__aeabi_dadd+0x2ba>
 800198a:	2700      	movs	r7, #0
 800198c:	4c01      	ldr	r4, [pc, #4]	@ (8001994 <__aeabi_dadd+0x38c>)
 800198e:	2600      	movs	r6, #0
 8001990:	e783      	b.n	800189a <__aeabi_dadd+0x292>
 8001992:	46c0      	nop			@ (mov r8, r8)
 8001994:	000007ff 	.word	0x000007ff
 8001998:	ff7fffff 	.word	0xff7fffff
 800199c:	000007fe 	.word	0x000007fe
 80019a0:	464b      	mov	r3, r9
 80019a2:	0777      	lsls	r7, r6, #29
 80019a4:	08d8      	lsrs	r0, r3, #3
 80019a6:	4307      	orrs	r7, r0
 80019a8:	08f0      	lsrs	r0, r6, #3
 80019aa:	e791      	b.n	80018d0 <__aeabi_dadd+0x2c8>
 80019ac:	4fcd      	ldr	r7, [pc, #820]	@ (8001ce4 <__aeabi_dadd+0x6dc>)
 80019ae:	1c61      	adds	r1, r4, #1
 80019b0:	4239      	tst	r1, r7
 80019b2:	d16b      	bne.n	8001a8c <__aeabi_dadd+0x484>
 80019b4:	0031      	movs	r1, r6
 80019b6:	4648      	mov	r0, r9
 80019b8:	4301      	orrs	r1, r0
 80019ba:	2c00      	cmp	r4, #0
 80019bc:	d000      	beq.n	80019c0 <__aeabi_dadd+0x3b8>
 80019be:	e14b      	b.n	8001c58 <__aeabi_dadd+0x650>
 80019c0:	001f      	movs	r7, r3
 80019c2:	4317      	orrs	r7, r2
 80019c4:	2900      	cmp	r1, #0
 80019c6:	d100      	bne.n	80019ca <__aeabi_dadd+0x3c2>
 80019c8:	e181      	b.n	8001cce <__aeabi_dadd+0x6c6>
 80019ca:	2f00      	cmp	r7, #0
 80019cc:	d100      	bne.n	80019d0 <__aeabi_dadd+0x3c8>
 80019ce:	e74c      	b.n	800186a <__aeabi_dadd+0x262>
 80019d0:	444a      	add	r2, r9
 80019d2:	454a      	cmp	r2, r9
 80019d4:	4180      	sbcs	r0, r0
 80019d6:	18f6      	adds	r6, r6, r3
 80019d8:	4240      	negs	r0, r0
 80019da:	1836      	adds	r6, r6, r0
 80019dc:	0233      	lsls	r3, r6, #8
 80019de:	d500      	bpl.n	80019e2 <__aeabi_dadd+0x3da>
 80019e0:	e1b0      	b.n	8001d44 <__aeabi_dadd+0x73c>
 80019e2:	0017      	movs	r7, r2
 80019e4:	4691      	mov	r9, r2
 80019e6:	4337      	orrs	r7, r6
 80019e8:	d000      	beq.n	80019ec <__aeabi_dadd+0x3e4>
 80019ea:	e73e      	b.n	800186a <__aeabi_dadd+0x262>
 80019ec:	2600      	movs	r6, #0
 80019ee:	e754      	b.n	800189a <__aeabi_dadd+0x292>
 80019f0:	4649      	mov	r1, r9
 80019f2:	1a89      	subs	r1, r1, r2
 80019f4:	4688      	mov	r8, r1
 80019f6:	45c1      	cmp	r9, r8
 80019f8:	41bf      	sbcs	r7, r7
 80019fa:	1af1      	subs	r1, r6, r3
 80019fc:	427f      	negs	r7, r7
 80019fe:	1bc9      	subs	r1, r1, r7
 8001a00:	020f      	lsls	r7, r1, #8
 8001a02:	d461      	bmi.n	8001ac8 <__aeabi_dadd+0x4c0>
 8001a04:	4647      	mov	r7, r8
 8001a06:	430f      	orrs	r7, r1
 8001a08:	d100      	bne.n	8001a0c <__aeabi_dadd+0x404>
 8001a0a:	e0bd      	b.n	8001b88 <__aeabi_dadd+0x580>
 8001a0c:	000e      	movs	r6, r1
 8001a0e:	4647      	mov	r7, r8
 8001a10:	e651      	b.n	80016b6 <__aeabi_dadd+0xae>
 8001a12:	4cb5      	ldr	r4, [pc, #724]	@ (8001ce8 <__aeabi_dadd+0x6e0>)
 8001a14:	45a0      	cmp	r8, r4
 8001a16:	d100      	bne.n	8001a1a <__aeabi_dadd+0x412>
 8001a18:	e100      	b.n	8001c1c <__aeabi_dadd+0x614>
 8001a1a:	2701      	movs	r7, #1
 8001a1c:	2938      	cmp	r1, #56	@ 0x38
 8001a1e:	dd00      	ble.n	8001a22 <__aeabi_dadd+0x41a>
 8001a20:	e6b8      	b.n	8001794 <__aeabi_dadd+0x18c>
 8001a22:	2480      	movs	r4, #128	@ 0x80
 8001a24:	0424      	lsls	r4, r4, #16
 8001a26:	4326      	orrs	r6, r4
 8001a28:	e6a3      	b.n	8001772 <__aeabi_dadd+0x16a>
 8001a2a:	4eb0      	ldr	r6, [pc, #704]	@ (8001cec <__aeabi_dadd+0x6e4>)
 8001a2c:	1ae4      	subs	r4, r4, r3
 8001a2e:	4016      	ands	r6, r2
 8001a30:	077b      	lsls	r3, r7, #29
 8001a32:	d000      	beq.n	8001a36 <__aeabi_dadd+0x42e>
 8001a34:	e73f      	b.n	80018b6 <__aeabi_dadd+0x2ae>
 8001a36:	e743      	b.n	80018c0 <__aeabi_dadd+0x2b8>
 8001a38:	000f      	movs	r7, r1
 8001a3a:	0018      	movs	r0, r3
 8001a3c:	3f20      	subs	r7, #32
 8001a3e:	40f8      	lsrs	r0, r7
 8001a40:	4684      	mov	ip, r0
 8001a42:	2920      	cmp	r1, #32
 8001a44:	d003      	beq.n	8001a4e <__aeabi_dadd+0x446>
 8001a46:	2740      	movs	r7, #64	@ 0x40
 8001a48:	1a79      	subs	r1, r7, r1
 8001a4a:	408b      	lsls	r3, r1
 8001a4c:	431a      	orrs	r2, r3
 8001a4e:	1e53      	subs	r3, r2, #1
 8001a50:	419a      	sbcs	r2, r3
 8001a52:	4663      	mov	r3, ip
 8001a54:	0017      	movs	r7, r2
 8001a56:	431f      	orrs	r7, r3
 8001a58:	e622      	b.n	80016a0 <__aeabi_dadd+0x98>
 8001a5a:	48a4      	ldr	r0, [pc, #656]	@ (8001cec <__aeabi_dadd+0x6e4>)
 8001a5c:	1ae1      	subs	r1, r4, r3
 8001a5e:	4010      	ands	r0, r2
 8001a60:	0747      	lsls	r7, r0, #29
 8001a62:	08c0      	lsrs	r0, r0, #3
 8001a64:	e707      	b.n	8001876 <__aeabi_dadd+0x26e>
 8001a66:	0034      	movs	r4, r6
 8001a68:	4648      	mov	r0, r9
 8001a6a:	4304      	orrs	r4, r0
 8001a6c:	d100      	bne.n	8001a70 <__aeabi_dadd+0x468>
 8001a6e:	e0fa      	b.n	8001c66 <__aeabi_dadd+0x65e>
 8001a70:	1e4c      	subs	r4, r1, #1
 8001a72:	2901      	cmp	r1, #1
 8001a74:	d100      	bne.n	8001a78 <__aeabi_dadd+0x470>
 8001a76:	e0d7      	b.n	8001c28 <__aeabi_dadd+0x620>
 8001a78:	4f9b      	ldr	r7, [pc, #620]	@ (8001ce8 <__aeabi_dadd+0x6e0>)
 8001a7a:	42b9      	cmp	r1, r7
 8001a7c:	d100      	bne.n	8001a80 <__aeabi_dadd+0x478>
 8001a7e:	e0e2      	b.n	8001c46 <__aeabi_dadd+0x63e>
 8001a80:	2701      	movs	r7, #1
 8001a82:	2c38      	cmp	r4, #56	@ 0x38
 8001a84:	dd00      	ble.n	8001a88 <__aeabi_dadd+0x480>
 8001a86:	e74f      	b.n	8001928 <__aeabi_dadd+0x320>
 8001a88:	0021      	movs	r1, r4
 8001a8a:	e73c      	b.n	8001906 <__aeabi_dadd+0x2fe>
 8001a8c:	4c96      	ldr	r4, [pc, #600]	@ (8001ce8 <__aeabi_dadd+0x6e0>)
 8001a8e:	42a1      	cmp	r1, r4
 8001a90:	d100      	bne.n	8001a94 <__aeabi_dadd+0x48c>
 8001a92:	e0dd      	b.n	8001c50 <__aeabi_dadd+0x648>
 8001a94:	444a      	add	r2, r9
 8001a96:	454a      	cmp	r2, r9
 8001a98:	4180      	sbcs	r0, r0
 8001a9a:	18f3      	adds	r3, r6, r3
 8001a9c:	4240      	negs	r0, r0
 8001a9e:	1818      	adds	r0, r3, r0
 8001aa0:	07c7      	lsls	r7, r0, #31
 8001aa2:	0852      	lsrs	r2, r2, #1
 8001aa4:	4317      	orrs	r7, r2
 8001aa6:	0846      	lsrs	r6, r0, #1
 8001aa8:	0752      	lsls	r2, r2, #29
 8001aaa:	d005      	beq.n	8001ab8 <__aeabi_dadd+0x4b0>
 8001aac:	220f      	movs	r2, #15
 8001aae:	000c      	movs	r4, r1
 8001ab0:	403a      	ands	r2, r7
 8001ab2:	2a04      	cmp	r2, #4
 8001ab4:	d000      	beq.n	8001ab8 <__aeabi_dadd+0x4b0>
 8001ab6:	e62c      	b.n	8001712 <__aeabi_dadd+0x10a>
 8001ab8:	0776      	lsls	r6, r6, #29
 8001aba:	08ff      	lsrs	r7, r7, #3
 8001abc:	4337      	orrs	r7, r6
 8001abe:	0900      	lsrs	r0, r0, #4
 8001ac0:	e6d9      	b.n	8001876 <__aeabi_dadd+0x26e>
 8001ac2:	2700      	movs	r7, #0
 8001ac4:	2600      	movs	r6, #0
 8001ac6:	e6e8      	b.n	800189a <__aeabi_dadd+0x292>
 8001ac8:	4649      	mov	r1, r9
 8001aca:	1a57      	subs	r7, r2, r1
 8001acc:	42ba      	cmp	r2, r7
 8001ace:	4192      	sbcs	r2, r2
 8001ad0:	1b9e      	subs	r6, r3, r6
 8001ad2:	4252      	negs	r2, r2
 8001ad4:	4665      	mov	r5, ip
 8001ad6:	1ab6      	subs	r6, r6, r2
 8001ad8:	e5ed      	b.n	80016b6 <__aeabi_dadd+0xae>
 8001ada:	2900      	cmp	r1, #0
 8001adc:	d000      	beq.n	8001ae0 <__aeabi_dadd+0x4d8>
 8001ade:	e0c6      	b.n	8001c6e <__aeabi_dadd+0x666>
 8001ae0:	2f00      	cmp	r7, #0
 8001ae2:	d167      	bne.n	8001bb4 <__aeabi_dadd+0x5ac>
 8001ae4:	2680      	movs	r6, #128	@ 0x80
 8001ae6:	2500      	movs	r5, #0
 8001ae8:	4c7f      	ldr	r4, [pc, #508]	@ (8001ce8 <__aeabi_dadd+0x6e0>)
 8001aea:	0336      	lsls	r6, r6, #12
 8001aec:	e6d5      	b.n	800189a <__aeabi_dadd+0x292>
 8001aee:	4665      	mov	r5, ip
 8001af0:	000c      	movs	r4, r1
 8001af2:	001e      	movs	r6, r3
 8001af4:	08d0      	lsrs	r0, r2, #3
 8001af6:	e6e4      	b.n	80018c2 <__aeabi_dadd+0x2ba>
 8001af8:	444a      	add	r2, r9
 8001afa:	454a      	cmp	r2, r9
 8001afc:	4180      	sbcs	r0, r0
 8001afe:	18f3      	adds	r3, r6, r3
 8001b00:	4240      	negs	r0, r0
 8001b02:	1818      	adds	r0, r3, r0
 8001b04:	0011      	movs	r1, r2
 8001b06:	0203      	lsls	r3, r0, #8
 8001b08:	d400      	bmi.n	8001b0c <__aeabi_dadd+0x504>
 8001b0a:	e096      	b.n	8001c3a <__aeabi_dadd+0x632>
 8001b0c:	4b77      	ldr	r3, [pc, #476]	@ (8001cec <__aeabi_dadd+0x6e4>)
 8001b0e:	0849      	lsrs	r1, r1, #1
 8001b10:	4018      	ands	r0, r3
 8001b12:	07c3      	lsls	r3, r0, #31
 8001b14:	430b      	orrs	r3, r1
 8001b16:	0844      	lsrs	r4, r0, #1
 8001b18:	0749      	lsls	r1, r1, #29
 8001b1a:	d100      	bne.n	8001b1e <__aeabi_dadd+0x516>
 8001b1c:	e129      	b.n	8001d72 <__aeabi_dadd+0x76a>
 8001b1e:	220f      	movs	r2, #15
 8001b20:	401a      	ands	r2, r3
 8001b22:	2a04      	cmp	r2, #4
 8001b24:	d100      	bne.n	8001b28 <__aeabi_dadd+0x520>
 8001b26:	e0ea      	b.n	8001cfe <__aeabi_dadd+0x6f6>
 8001b28:	1d1f      	adds	r7, r3, #4
 8001b2a:	429f      	cmp	r7, r3
 8001b2c:	41b6      	sbcs	r6, r6
 8001b2e:	4276      	negs	r6, r6
 8001b30:	1936      	adds	r6, r6, r4
 8001b32:	2402      	movs	r4, #2
 8001b34:	e6c4      	b.n	80018c0 <__aeabi_dadd+0x2b8>
 8001b36:	4649      	mov	r1, r9
 8001b38:	1a8f      	subs	r7, r1, r2
 8001b3a:	45b9      	cmp	r9, r7
 8001b3c:	4180      	sbcs	r0, r0
 8001b3e:	1af6      	subs	r6, r6, r3
 8001b40:	4240      	negs	r0, r0
 8001b42:	1a36      	subs	r6, r6, r0
 8001b44:	0233      	lsls	r3, r6, #8
 8001b46:	d406      	bmi.n	8001b56 <__aeabi_dadd+0x54e>
 8001b48:	0773      	lsls	r3, r6, #29
 8001b4a:	08ff      	lsrs	r7, r7, #3
 8001b4c:	2101      	movs	r1, #1
 8001b4e:	431f      	orrs	r7, r3
 8001b50:	08f0      	lsrs	r0, r6, #3
 8001b52:	e690      	b.n	8001876 <__aeabi_dadd+0x26e>
 8001b54:	4665      	mov	r5, ip
 8001b56:	2401      	movs	r4, #1
 8001b58:	e5ab      	b.n	80016b2 <__aeabi_dadd+0xaa>
 8001b5a:	464b      	mov	r3, r9
 8001b5c:	0777      	lsls	r7, r6, #29
 8001b5e:	08d8      	lsrs	r0, r3, #3
 8001b60:	4307      	orrs	r7, r0
 8001b62:	08f0      	lsrs	r0, r6, #3
 8001b64:	e6b4      	b.n	80018d0 <__aeabi_dadd+0x2c8>
 8001b66:	000f      	movs	r7, r1
 8001b68:	0018      	movs	r0, r3
 8001b6a:	3f20      	subs	r7, #32
 8001b6c:	40f8      	lsrs	r0, r7
 8001b6e:	4684      	mov	ip, r0
 8001b70:	2920      	cmp	r1, #32
 8001b72:	d003      	beq.n	8001b7c <__aeabi_dadd+0x574>
 8001b74:	2740      	movs	r7, #64	@ 0x40
 8001b76:	1a79      	subs	r1, r7, r1
 8001b78:	408b      	lsls	r3, r1
 8001b7a:	431a      	orrs	r2, r3
 8001b7c:	1e53      	subs	r3, r2, #1
 8001b7e:	419a      	sbcs	r2, r3
 8001b80:	4663      	mov	r3, ip
 8001b82:	0017      	movs	r7, r2
 8001b84:	431f      	orrs	r7, r3
 8001b86:	e635      	b.n	80017f4 <__aeabi_dadd+0x1ec>
 8001b88:	2500      	movs	r5, #0
 8001b8a:	2400      	movs	r4, #0
 8001b8c:	2600      	movs	r6, #0
 8001b8e:	e684      	b.n	800189a <__aeabi_dadd+0x292>
 8001b90:	000c      	movs	r4, r1
 8001b92:	0035      	movs	r5, r6
 8001b94:	3c20      	subs	r4, #32
 8001b96:	40e5      	lsrs	r5, r4
 8001b98:	2920      	cmp	r1, #32
 8001b9a:	d005      	beq.n	8001ba8 <__aeabi_dadd+0x5a0>
 8001b9c:	2440      	movs	r4, #64	@ 0x40
 8001b9e:	1a61      	subs	r1, r4, r1
 8001ba0:	408e      	lsls	r6, r1
 8001ba2:	4649      	mov	r1, r9
 8001ba4:	4331      	orrs	r1, r6
 8001ba6:	4689      	mov	r9, r1
 8001ba8:	4648      	mov	r0, r9
 8001baa:	1e41      	subs	r1, r0, #1
 8001bac:	4188      	sbcs	r0, r1
 8001bae:	0007      	movs	r7, r0
 8001bb0:	432f      	orrs	r7, r5
 8001bb2:	e5ef      	b.n	8001794 <__aeabi_dadd+0x18c>
 8001bb4:	08d2      	lsrs	r2, r2, #3
 8001bb6:	075f      	lsls	r7, r3, #29
 8001bb8:	4665      	mov	r5, ip
 8001bba:	4317      	orrs	r7, r2
 8001bbc:	08d8      	lsrs	r0, r3, #3
 8001bbe:	e687      	b.n	80018d0 <__aeabi_dadd+0x2c8>
 8001bc0:	1a17      	subs	r7, r2, r0
 8001bc2:	42ba      	cmp	r2, r7
 8001bc4:	4192      	sbcs	r2, r2
 8001bc6:	1b9e      	subs	r6, r3, r6
 8001bc8:	4252      	negs	r2, r2
 8001bca:	1ab6      	subs	r6, r6, r2
 8001bcc:	0233      	lsls	r3, r6, #8
 8001bce:	d4c1      	bmi.n	8001b54 <__aeabi_dadd+0x54c>
 8001bd0:	0773      	lsls	r3, r6, #29
 8001bd2:	08ff      	lsrs	r7, r7, #3
 8001bd4:	4665      	mov	r5, ip
 8001bd6:	2101      	movs	r1, #1
 8001bd8:	431f      	orrs	r7, r3
 8001bda:	08f0      	lsrs	r0, r6, #3
 8001bdc:	e64b      	b.n	8001876 <__aeabi_dadd+0x26e>
 8001bde:	2f00      	cmp	r7, #0
 8001be0:	d07b      	beq.n	8001cda <__aeabi_dadd+0x6d2>
 8001be2:	4665      	mov	r5, ip
 8001be4:	001e      	movs	r6, r3
 8001be6:	4691      	mov	r9, r2
 8001be8:	e63f      	b.n	800186a <__aeabi_dadd+0x262>
 8001bea:	1a81      	subs	r1, r0, r2
 8001bec:	4688      	mov	r8, r1
 8001bee:	45c1      	cmp	r9, r8
 8001bf0:	41a4      	sbcs	r4, r4
 8001bf2:	1af1      	subs	r1, r6, r3
 8001bf4:	4264      	negs	r4, r4
 8001bf6:	1b09      	subs	r1, r1, r4
 8001bf8:	2480      	movs	r4, #128	@ 0x80
 8001bfa:	0424      	lsls	r4, r4, #16
 8001bfc:	4221      	tst	r1, r4
 8001bfe:	d077      	beq.n	8001cf0 <__aeabi_dadd+0x6e8>
 8001c00:	1a10      	subs	r0, r2, r0
 8001c02:	4282      	cmp	r2, r0
 8001c04:	4192      	sbcs	r2, r2
 8001c06:	0007      	movs	r7, r0
 8001c08:	1b9e      	subs	r6, r3, r6
 8001c0a:	4252      	negs	r2, r2
 8001c0c:	1ab6      	subs	r6, r6, r2
 8001c0e:	4337      	orrs	r7, r6
 8001c10:	d000      	beq.n	8001c14 <__aeabi_dadd+0x60c>
 8001c12:	e0a0      	b.n	8001d56 <__aeabi_dadd+0x74e>
 8001c14:	4665      	mov	r5, ip
 8001c16:	2400      	movs	r4, #0
 8001c18:	2600      	movs	r6, #0
 8001c1a:	e63e      	b.n	800189a <__aeabi_dadd+0x292>
 8001c1c:	075f      	lsls	r7, r3, #29
 8001c1e:	08d2      	lsrs	r2, r2, #3
 8001c20:	4665      	mov	r5, ip
 8001c22:	4317      	orrs	r7, r2
 8001c24:	08d8      	lsrs	r0, r3, #3
 8001c26:	e653      	b.n	80018d0 <__aeabi_dadd+0x2c8>
 8001c28:	1881      	adds	r1, r0, r2
 8001c2a:	4291      	cmp	r1, r2
 8001c2c:	4192      	sbcs	r2, r2
 8001c2e:	18f0      	adds	r0, r6, r3
 8001c30:	4252      	negs	r2, r2
 8001c32:	1880      	adds	r0, r0, r2
 8001c34:	0203      	lsls	r3, r0, #8
 8001c36:	d500      	bpl.n	8001c3a <__aeabi_dadd+0x632>
 8001c38:	e768      	b.n	8001b0c <__aeabi_dadd+0x504>
 8001c3a:	0747      	lsls	r7, r0, #29
 8001c3c:	08c9      	lsrs	r1, r1, #3
 8001c3e:	430f      	orrs	r7, r1
 8001c40:	08c0      	lsrs	r0, r0, #3
 8001c42:	2101      	movs	r1, #1
 8001c44:	e617      	b.n	8001876 <__aeabi_dadd+0x26e>
 8001c46:	08d2      	lsrs	r2, r2, #3
 8001c48:	075f      	lsls	r7, r3, #29
 8001c4a:	4317      	orrs	r7, r2
 8001c4c:	08d8      	lsrs	r0, r3, #3
 8001c4e:	e63f      	b.n	80018d0 <__aeabi_dadd+0x2c8>
 8001c50:	000c      	movs	r4, r1
 8001c52:	2600      	movs	r6, #0
 8001c54:	2700      	movs	r7, #0
 8001c56:	e620      	b.n	800189a <__aeabi_dadd+0x292>
 8001c58:	2900      	cmp	r1, #0
 8001c5a:	d156      	bne.n	8001d0a <__aeabi_dadd+0x702>
 8001c5c:	075f      	lsls	r7, r3, #29
 8001c5e:	08d2      	lsrs	r2, r2, #3
 8001c60:	4317      	orrs	r7, r2
 8001c62:	08d8      	lsrs	r0, r3, #3
 8001c64:	e634      	b.n	80018d0 <__aeabi_dadd+0x2c8>
 8001c66:	000c      	movs	r4, r1
 8001c68:	001e      	movs	r6, r3
 8001c6a:	08d0      	lsrs	r0, r2, #3
 8001c6c:	e629      	b.n	80018c2 <__aeabi_dadd+0x2ba>
 8001c6e:	08c1      	lsrs	r1, r0, #3
 8001c70:	0770      	lsls	r0, r6, #29
 8001c72:	4301      	orrs	r1, r0
 8001c74:	08f0      	lsrs	r0, r6, #3
 8001c76:	2f00      	cmp	r7, #0
 8001c78:	d062      	beq.n	8001d40 <__aeabi_dadd+0x738>
 8001c7a:	2480      	movs	r4, #128	@ 0x80
 8001c7c:	0324      	lsls	r4, r4, #12
 8001c7e:	4220      	tst	r0, r4
 8001c80:	d007      	beq.n	8001c92 <__aeabi_dadd+0x68a>
 8001c82:	08de      	lsrs	r6, r3, #3
 8001c84:	4226      	tst	r6, r4
 8001c86:	d104      	bne.n	8001c92 <__aeabi_dadd+0x68a>
 8001c88:	4665      	mov	r5, ip
 8001c8a:	0030      	movs	r0, r6
 8001c8c:	08d1      	lsrs	r1, r2, #3
 8001c8e:	075b      	lsls	r3, r3, #29
 8001c90:	4319      	orrs	r1, r3
 8001c92:	0f4f      	lsrs	r7, r1, #29
 8001c94:	00c9      	lsls	r1, r1, #3
 8001c96:	08c9      	lsrs	r1, r1, #3
 8001c98:	077f      	lsls	r7, r7, #29
 8001c9a:	430f      	orrs	r7, r1
 8001c9c:	e618      	b.n	80018d0 <__aeabi_dadd+0x2c8>
 8001c9e:	000c      	movs	r4, r1
 8001ca0:	0030      	movs	r0, r6
 8001ca2:	3c20      	subs	r4, #32
 8001ca4:	40e0      	lsrs	r0, r4
 8001ca6:	4684      	mov	ip, r0
 8001ca8:	2920      	cmp	r1, #32
 8001caa:	d005      	beq.n	8001cb8 <__aeabi_dadd+0x6b0>
 8001cac:	2440      	movs	r4, #64	@ 0x40
 8001cae:	1a61      	subs	r1, r4, r1
 8001cb0:	408e      	lsls	r6, r1
 8001cb2:	4649      	mov	r1, r9
 8001cb4:	4331      	orrs	r1, r6
 8001cb6:	4689      	mov	r9, r1
 8001cb8:	4648      	mov	r0, r9
 8001cba:	1e41      	subs	r1, r0, #1
 8001cbc:	4188      	sbcs	r0, r1
 8001cbe:	4661      	mov	r1, ip
 8001cc0:	0007      	movs	r7, r0
 8001cc2:	430f      	orrs	r7, r1
 8001cc4:	e630      	b.n	8001928 <__aeabi_dadd+0x320>
 8001cc6:	2120      	movs	r1, #32
 8001cc8:	2700      	movs	r7, #0
 8001cca:	1a09      	subs	r1, r1, r0
 8001ccc:	e50e      	b.n	80016ec <__aeabi_dadd+0xe4>
 8001cce:	001e      	movs	r6, r3
 8001cd0:	2f00      	cmp	r7, #0
 8001cd2:	d000      	beq.n	8001cd6 <__aeabi_dadd+0x6ce>
 8001cd4:	e522      	b.n	800171c <__aeabi_dadd+0x114>
 8001cd6:	2400      	movs	r4, #0
 8001cd8:	e758      	b.n	8001b8c <__aeabi_dadd+0x584>
 8001cda:	2500      	movs	r5, #0
 8001cdc:	2400      	movs	r4, #0
 8001cde:	2600      	movs	r6, #0
 8001ce0:	e5db      	b.n	800189a <__aeabi_dadd+0x292>
 8001ce2:	46c0      	nop			@ (mov r8, r8)
 8001ce4:	000007fe 	.word	0x000007fe
 8001ce8:	000007ff 	.word	0x000007ff
 8001cec:	ff7fffff 	.word	0xff7fffff
 8001cf0:	4647      	mov	r7, r8
 8001cf2:	430f      	orrs	r7, r1
 8001cf4:	d100      	bne.n	8001cf8 <__aeabi_dadd+0x6f0>
 8001cf6:	e747      	b.n	8001b88 <__aeabi_dadd+0x580>
 8001cf8:	000e      	movs	r6, r1
 8001cfa:	46c1      	mov	r9, r8
 8001cfc:	e5b5      	b.n	800186a <__aeabi_dadd+0x262>
 8001cfe:	08df      	lsrs	r7, r3, #3
 8001d00:	0764      	lsls	r4, r4, #29
 8001d02:	2102      	movs	r1, #2
 8001d04:	4327      	orrs	r7, r4
 8001d06:	0900      	lsrs	r0, r0, #4
 8001d08:	e5b5      	b.n	8001876 <__aeabi_dadd+0x26e>
 8001d0a:	0019      	movs	r1, r3
 8001d0c:	08c0      	lsrs	r0, r0, #3
 8001d0e:	0777      	lsls	r7, r6, #29
 8001d10:	4307      	orrs	r7, r0
 8001d12:	4311      	orrs	r1, r2
 8001d14:	08f0      	lsrs	r0, r6, #3
 8001d16:	2900      	cmp	r1, #0
 8001d18:	d100      	bne.n	8001d1c <__aeabi_dadd+0x714>
 8001d1a:	e5d9      	b.n	80018d0 <__aeabi_dadd+0x2c8>
 8001d1c:	2180      	movs	r1, #128	@ 0x80
 8001d1e:	0309      	lsls	r1, r1, #12
 8001d20:	4208      	tst	r0, r1
 8001d22:	d007      	beq.n	8001d34 <__aeabi_dadd+0x72c>
 8001d24:	08dc      	lsrs	r4, r3, #3
 8001d26:	420c      	tst	r4, r1
 8001d28:	d104      	bne.n	8001d34 <__aeabi_dadd+0x72c>
 8001d2a:	08d2      	lsrs	r2, r2, #3
 8001d2c:	075b      	lsls	r3, r3, #29
 8001d2e:	431a      	orrs	r2, r3
 8001d30:	0017      	movs	r7, r2
 8001d32:	0020      	movs	r0, r4
 8001d34:	0f7b      	lsrs	r3, r7, #29
 8001d36:	00ff      	lsls	r7, r7, #3
 8001d38:	08ff      	lsrs	r7, r7, #3
 8001d3a:	075b      	lsls	r3, r3, #29
 8001d3c:	431f      	orrs	r7, r3
 8001d3e:	e5c7      	b.n	80018d0 <__aeabi_dadd+0x2c8>
 8001d40:	000f      	movs	r7, r1
 8001d42:	e5c5      	b.n	80018d0 <__aeabi_dadd+0x2c8>
 8001d44:	4b12      	ldr	r3, [pc, #72]	@ (8001d90 <__aeabi_dadd+0x788>)
 8001d46:	08d2      	lsrs	r2, r2, #3
 8001d48:	4033      	ands	r3, r6
 8001d4a:	075f      	lsls	r7, r3, #29
 8001d4c:	025b      	lsls	r3, r3, #9
 8001d4e:	2401      	movs	r4, #1
 8001d50:	4317      	orrs	r7, r2
 8001d52:	0b1e      	lsrs	r6, r3, #12
 8001d54:	e5a1      	b.n	800189a <__aeabi_dadd+0x292>
 8001d56:	4226      	tst	r6, r4
 8001d58:	d012      	beq.n	8001d80 <__aeabi_dadd+0x778>
 8001d5a:	4b0d      	ldr	r3, [pc, #52]	@ (8001d90 <__aeabi_dadd+0x788>)
 8001d5c:	4665      	mov	r5, ip
 8001d5e:	0002      	movs	r2, r0
 8001d60:	2401      	movs	r4, #1
 8001d62:	401e      	ands	r6, r3
 8001d64:	e4e6      	b.n	8001734 <__aeabi_dadd+0x12c>
 8001d66:	0021      	movs	r1, r4
 8001d68:	e585      	b.n	8001876 <__aeabi_dadd+0x26e>
 8001d6a:	0017      	movs	r7, r2
 8001d6c:	e5a8      	b.n	80018c0 <__aeabi_dadd+0x2b8>
 8001d6e:	003a      	movs	r2, r7
 8001d70:	e4d4      	b.n	800171c <__aeabi_dadd+0x114>
 8001d72:	08db      	lsrs	r3, r3, #3
 8001d74:	0764      	lsls	r4, r4, #29
 8001d76:	431c      	orrs	r4, r3
 8001d78:	0027      	movs	r7, r4
 8001d7a:	2102      	movs	r1, #2
 8001d7c:	0900      	lsrs	r0, r0, #4
 8001d7e:	e57a      	b.n	8001876 <__aeabi_dadd+0x26e>
 8001d80:	08c0      	lsrs	r0, r0, #3
 8001d82:	0777      	lsls	r7, r6, #29
 8001d84:	4307      	orrs	r7, r0
 8001d86:	4665      	mov	r5, ip
 8001d88:	2100      	movs	r1, #0
 8001d8a:	08f0      	lsrs	r0, r6, #3
 8001d8c:	e573      	b.n	8001876 <__aeabi_dadd+0x26e>
 8001d8e:	46c0      	nop			@ (mov r8, r8)
 8001d90:	ff7fffff 	.word	0xff7fffff

08001d94 <__aeabi_ddiv>:
 8001d94:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001d96:	46de      	mov	lr, fp
 8001d98:	4645      	mov	r5, r8
 8001d9a:	4657      	mov	r7, sl
 8001d9c:	464e      	mov	r6, r9
 8001d9e:	b5e0      	push	{r5, r6, r7, lr}
 8001da0:	b087      	sub	sp, #28
 8001da2:	9200      	str	r2, [sp, #0]
 8001da4:	9301      	str	r3, [sp, #4]
 8001da6:	030b      	lsls	r3, r1, #12
 8001da8:	0b1b      	lsrs	r3, r3, #12
 8001daa:	469b      	mov	fp, r3
 8001dac:	0fca      	lsrs	r2, r1, #31
 8001dae:	004b      	lsls	r3, r1, #1
 8001db0:	0004      	movs	r4, r0
 8001db2:	4680      	mov	r8, r0
 8001db4:	0d5b      	lsrs	r3, r3, #21
 8001db6:	9202      	str	r2, [sp, #8]
 8001db8:	d100      	bne.n	8001dbc <__aeabi_ddiv+0x28>
 8001dba:	e098      	b.n	8001eee <__aeabi_ddiv+0x15a>
 8001dbc:	4a7c      	ldr	r2, [pc, #496]	@ (8001fb0 <__aeabi_ddiv+0x21c>)
 8001dbe:	4293      	cmp	r3, r2
 8001dc0:	d037      	beq.n	8001e32 <__aeabi_ddiv+0x9e>
 8001dc2:	4659      	mov	r1, fp
 8001dc4:	0f42      	lsrs	r2, r0, #29
 8001dc6:	00c9      	lsls	r1, r1, #3
 8001dc8:	430a      	orrs	r2, r1
 8001dca:	2180      	movs	r1, #128	@ 0x80
 8001dcc:	0409      	lsls	r1, r1, #16
 8001dce:	4311      	orrs	r1, r2
 8001dd0:	00c2      	lsls	r2, r0, #3
 8001dd2:	4690      	mov	r8, r2
 8001dd4:	4a77      	ldr	r2, [pc, #476]	@ (8001fb4 <__aeabi_ddiv+0x220>)
 8001dd6:	4689      	mov	r9, r1
 8001dd8:	4692      	mov	sl, r2
 8001dda:	449a      	add	sl, r3
 8001ddc:	2300      	movs	r3, #0
 8001dde:	2400      	movs	r4, #0
 8001de0:	9303      	str	r3, [sp, #12]
 8001de2:	9e00      	ldr	r6, [sp, #0]
 8001de4:	9f01      	ldr	r7, [sp, #4]
 8001de6:	033b      	lsls	r3, r7, #12
 8001de8:	0b1b      	lsrs	r3, r3, #12
 8001dea:	469b      	mov	fp, r3
 8001dec:	007b      	lsls	r3, r7, #1
 8001dee:	0030      	movs	r0, r6
 8001df0:	0d5b      	lsrs	r3, r3, #21
 8001df2:	0ffd      	lsrs	r5, r7, #31
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d059      	beq.n	8001eac <__aeabi_ddiv+0x118>
 8001df8:	4a6d      	ldr	r2, [pc, #436]	@ (8001fb0 <__aeabi_ddiv+0x21c>)
 8001dfa:	4293      	cmp	r3, r2
 8001dfc:	d048      	beq.n	8001e90 <__aeabi_ddiv+0xfc>
 8001dfe:	4659      	mov	r1, fp
 8001e00:	0f72      	lsrs	r2, r6, #29
 8001e02:	00c9      	lsls	r1, r1, #3
 8001e04:	430a      	orrs	r2, r1
 8001e06:	2180      	movs	r1, #128	@ 0x80
 8001e08:	0409      	lsls	r1, r1, #16
 8001e0a:	4311      	orrs	r1, r2
 8001e0c:	468b      	mov	fp, r1
 8001e0e:	4969      	ldr	r1, [pc, #420]	@ (8001fb4 <__aeabi_ddiv+0x220>)
 8001e10:	00f2      	lsls	r2, r6, #3
 8001e12:	468c      	mov	ip, r1
 8001e14:	4651      	mov	r1, sl
 8001e16:	4463      	add	r3, ip
 8001e18:	1acb      	subs	r3, r1, r3
 8001e1a:	469a      	mov	sl, r3
 8001e1c:	2100      	movs	r1, #0
 8001e1e:	9e02      	ldr	r6, [sp, #8]
 8001e20:	406e      	eors	r6, r5
 8001e22:	b2f6      	uxtb	r6, r6
 8001e24:	2c0f      	cmp	r4, #15
 8001e26:	d900      	bls.n	8001e2a <__aeabi_ddiv+0x96>
 8001e28:	e0ce      	b.n	8001fc8 <__aeabi_ddiv+0x234>
 8001e2a:	4b63      	ldr	r3, [pc, #396]	@ (8001fb8 <__aeabi_ddiv+0x224>)
 8001e2c:	00a4      	lsls	r4, r4, #2
 8001e2e:	591b      	ldr	r3, [r3, r4]
 8001e30:	469f      	mov	pc, r3
 8001e32:	465a      	mov	r2, fp
 8001e34:	4302      	orrs	r2, r0
 8001e36:	4691      	mov	r9, r2
 8001e38:	d000      	beq.n	8001e3c <__aeabi_ddiv+0xa8>
 8001e3a:	e090      	b.n	8001f5e <__aeabi_ddiv+0x1ca>
 8001e3c:	469a      	mov	sl, r3
 8001e3e:	2302      	movs	r3, #2
 8001e40:	4690      	mov	r8, r2
 8001e42:	2408      	movs	r4, #8
 8001e44:	9303      	str	r3, [sp, #12]
 8001e46:	e7cc      	b.n	8001de2 <__aeabi_ddiv+0x4e>
 8001e48:	46cb      	mov	fp, r9
 8001e4a:	4642      	mov	r2, r8
 8001e4c:	9d02      	ldr	r5, [sp, #8]
 8001e4e:	9903      	ldr	r1, [sp, #12]
 8001e50:	2902      	cmp	r1, #2
 8001e52:	d100      	bne.n	8001e56 <__aeabi_ddiv+0xc2>
 8001e54:	e1de      	b.n	8002214 <__aeabi_ddiv+0x480>
 8001e56:	2903      	cmp	r1, #3
 8001e58:	d100      	bne.n	8001e5c <__aeabi_ddiv+0xc8>
 8001e5a:	e08d      	b.n	8001f78 <__aeabi_ddiv+0x1e4>
 8001e5c:	2901      	cmp	r1, #1
 8001e5e:	d000      	beq.n	8001e62 <__aeabi_ddiv+0xce>
 8001e60:	e179      	b.n	8002156 <__aeabi_ddiv+0x3c2>
 8001e62:	002e      	movs	r6, r5
 8001e64:	2200      	movs	r2, #0
 8001e66:	2300      	movs	r3, #0
 8001e68:	2400      	movs	r4, #0
 8001e6a:	4690      	mov	r8, r2
 8001e6c:	051b      	lsls	r3, r3, #20
 8001e6e:	4323      	orrs	r3, r4
 8001e70:	07f6      	lsls	r6, r6, #31
 8001e72:	4333      	orrs	r3, r6
 8001e74:	4640      	mov	r0, r8
 8001e76:	0019      	movs	r1, r3
 8001e78:	b007      	add	sp, #28
 8001e7a:	bcf0      	pop	{r4, r5, r6, r7}
 8001e7c:	46bb      	mov	fp, r7
 8001e7e:	46b2      	mov	sl, r6
 8001e80:	46a9      	mov	r9, r5
 8001e82:	46a0      	mov	r8, r4
 8001e84:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001e86:	2200      	movs	r2, #0
 8001e88:	2400      	movs	r4, #0
 8001e8a:	4690      	mov	r8, r2
 8001e8c:	4b48      	ldr	r3, [pc, #288]	@ (8001fb0 <__aeabi_ddiv+0x21c>)
 8001e8e:	e7ed      	b.n	8001e6c <__aeabi_ddiv+0xd8>
 8001e90:	465a      	mov	r2, fp
 8001e92:	9b00      	ldr	r3, [sp, #0]
 8001e94:	431a      	orrs	r2, r3
 8001e96:	4b49      	ldr	r3, [pc, #292]	@ (8001fbc <__aeabi_ddiv+0x228>)
 8001e98:	469c      	mov	ip, r3
 8001e9a:	44e2      	add	sl, ip
 8001e9c:	2a00      	cmp	r2, #0
 8001e9e:	d159      	bne.n	8001f54 <__aeabi_ddiv+0x1c0>
 8001ea0:	2302      	movs	r3, #2
 8001ea2:	431c      	orrs	r4, r3
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	2102      	movs	r1, #2
 8001ea8:	469b      	mov	fp, r3
 8001eaa:	e7b8      	b.n	8001e1e <__aeabi_ddiv+0x8a>
 8001eac:	465a      	mov	r2, fp
 8001eae:	9b00      	ldr	r3, [sp, #0]
 8001eb0:	431a      	orrs	r2, r3
 8001eb2:	d049      	beq.n	8001f48 <__aeabi_ddiv+0x1b4>
 8001eb4:	465b      	mov	r3, fp
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d100      	bne.n	8001ebc <__aeabi_ddiv+0x128>
 8001eba:	e19c      	b.n	80021f6 <__aeabi_ddiv+0x462>
 8001ebc:	4658      	mov	r0, fp
 8001ebe:	f001 fc0d 	bl	80036dc <__clzsi2>
 8001ec2:	0002      	movs	r2, r0
 8001ec4:	0003      	movs	r3, r0
 8001ec6:	3a0b      	subs	r2, #11
 8001ec8:	271d      	movs	r7, #29
 8001eca:	9e00      	ldr	r6, [sp, #0]
 8001ecc:	1aba      	subs	r2, r7, r2
 8001ece:	0019      	movs	r1, r3
 8001ed0:	4658      	mov	r0, fp
 8001ed2:	40d6      	lsrs	r6, r2
 8001ed4:	3908      	subs	r1, #8
 8001ed6:	4088      	lsls	r0, r1
 8001ed8:	0032      	movs	r2, r6
 8001eda:	4302      	orrs	r2, r0
 8001edc:	4693      	mov	fp, r2
 8001ede:	9a00      	ldr	r2, [sp, #0]
 8001ee0:	408a      	lsls	r2, r1
 8001ee2:	4937      	ldr	r1, [pc, #220]	@ (8001fc0 <__aeabi_ddiv+0x22c>)
 8001ee4:	4453      	add	r3, sl
 8001ee6:	468a      	mov	sl, r1
 8001ee8:	2100      	movs	r1, #0
 8001eea:	449a      	add	sl, r3
 8001eec:	e797      	b.n	8001e1e <__aeabi_ddiv+0x8a>
 8001eee:	465b      	mov	r3, fp
 8001ef0:	4303      	orrs	r3, r0
 8001ef2:	4699      	mov	r9, r3
 8001ef4:	d021      	beq.n	8001f3a <__aeabi_ddiv+0x1a6>
 8001ef6:	465b      	mov	r3, fp
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d100      	bne.n	8001efe <__aeabi_ddiv+0x16a>
 8001efc:	e169      	b.n	80021d2 <__aeabi_ddiv+0x43e>
 8001efe:	4658      	mov	r0, fp
 8001f00:	f001 fbec 	bl	80036dc <__clzsi2>
 8001f04:	230b      	movs	r3, #11
 8001f06:	425b      	negs	r3, r3
 8001f08:	469c      	mov	ip, r3
 8001f0a:	0002      	movs	r2, r0
 8001f0c:	4484      	add	ip, r0
 8001f0e:	4666      	mov	r6, ip
 8001f10:	231d      	movs	r3, #29
 8001f12:	1b9b      	subs	r3, r3, r6
 8001f14:	0026      	movs	r6, r4
 8001f16:	0011      	movs	r1, r2
 8001f18:	4658      	mov	r0, fp
 8001f1a:	40de      	lsrs	r6, r3
 8001f1c:	3908      	subs	r1, #8
 8001f1e:	4088      	lsls	r0, r1
 8001f20:	0033      	movs	r3, r6
 8001f22:	4303      	orrs	r3, r0
 8001f24:	4699      	mov	r9, r3
 8001f26:	0023      	movs	r3, r4
 8001f28:	408b      	lsls	r3, r1
 8001f2a:	4698      	mov	r8, r3
 8001f2c:	4b25      	ldr	r3, [pc, #148]	@ (8001fc4 <__aeabi_ddiv+0x230>)
 8001f2e:	2400      	movs	r4, #0
 8001f30:	1a9b      	subs	r3, r3, r2
 8001f32:	469a      	mov	sl, r3
 8001f34:	2300      	movs	r3, #0
 8001f36:	9303      	str	r3, [sp, #12]
 8001f38:	e753      	b.n	8001de2 <__aeabi_ddiv+0x4e>
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	4698      	mov	r8, r3
 8001f3e:	469a      	mov	sl, r3
 8001f40:	3301      	adds	r3, #1
 8001f42:	2404      	movs	r4, #4
 8001f44:	9303      	str	r3, [sp, #12]
 8001f46:	e74c      	b.n	8001de2 <__aeabi_ddiv+0x4e>
 8001f48:	2301      	movs	r3, #1
 8001f4a:	431c      	orrs	r4, r3
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	2101      	movs	r1, #1
 8001f50:	469b      	mov	fp, r3
 8001f52:	e764      	b.n	8001e1e <__aeabi_ddiv+0x8a>
 8001f54:	2303      	movs	r3, #3
 8001f56:	0032      	movs	r2, r6
 8001f58:	2103      	movs	r1, #3
 8001f5a:	431c      	orrs	r4, r3
 8001f5c:	e75f      	b.n	8001e1e <__aeabi_ddiv+0x8a>
 8001f5e:	469a      	mov	sl, r3
 8001f60:	2303      	movs	r3, #3
 8001f62:	46d9      	mov	r9, fp
 8001f64:	240c      	movs	r4, #12
 8001f66:	9303      	str	r3, [sp, #12]
 8001f68:	e73b      	b.n	8001de2 <__aeabi_ddiv+0x4e>
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	2480      	movs	r4, #128	@ 0x80
 8001f6e:	4698      	mov	r8, r3
 8001f70:	2600      	movs	r6, #0
 8001f72:	4b0f      	ldr	r3, [pc, #60]	@ (8001fb0 <__aeabi_ddiv+0x21c>)
 8001f74:	0324      	lsls	r4, r4, #12
 8001f76:	e779      	b.n	8001e6c <__aeabi_ddiv+0xd8>
 8001f78:	2480      	movs	r4, #128	@ 0x80
 8001f7a:	465b      	mov	r3, fp
 8001f7c:	0324      	lsls	r4, r4, #12
 8001f7e:	431c      	orrs	r4, r3
 8001f80:	0324      	lsls	r4, r4, #12
 8001f82:	002e      	movs	r6, r5
 8001f84:	4690      	mov	r8, r2
 8001f86:	4b0a      	ldr	r3, [pc, #40]	@ (8001fb0 <__aeabi_ddiv+0x21c>)
 8001f88:	0b24      	lsrs	r4, r4, #12
 8001f8a:	e76f      	b.n	8001e6c <__aeabi_ddiv+0xd8>
 8001f8c:	2480      	movs	r4, #128	@ 0x80
 8001f8e:	464b      	mov	r3, r9
 8001f90:	0324      	lsls	r4, r4, #12
 8001f92:	4223      	tst	r3, r4
 8001f94:	d002      	beq.n	8001f9c <__aeabi_ddiv+0x208>
 8001f96:	465b      	mov	r3, fp
 8001f98:	4223      	tst	r3, r4
 8001f9a:	d0f0      	beq.n	8001f7e <__aeabi_ddiv+0x1ea>
 8001f9c:	2480      	movs	r4, #128	@ 0x80
 8001f9e:	464b      	mov	r3, r9
 8001fa0:	0324      	lsls	r4, r4, #12
 8001fa2:	431c      	orrs	r4, r3
 8001fa4:	0324      	lsls	r4, r4, #12
 8001fa6:	9e02      	ldr	r6, [sp, #8]
 8001fa8:	4b01      	ldr	r3, [pc, #4]	@ (8001fb0 <__aeabi_ddiv+0x21c>)
 8001faa:	0b24      	lsrs	r4, r4, #12
 8001fac:	e75e      	b.n	8001e6c <__aeabi_ddiv+0xd8>
 8001fae:	46c0      	nop			@ (mov r8, r8)
 8001fb0:	000007ff 	.word	0x000007ff
 8001fb4:	fffffc01 	.word	0xfffffc01
 8001fb8:	08009d64 	.word	0x08009d64
 8001fbc:	fffff801 	.word	0xfffff801
 8001fc0:	000003f3 	.word	0x000003f3
 8001fc4:	fffffc0d 	.word	0xfffffc0d
 8001fc8:	45cb      	cmp	fp, r9
 8001fca:	d200      	bcs.n	8001fce <__aeabi_ddiv+0x23a>
 8001fcc:	e0f8      	b.n	80021c0 <__aeabi_ddiv+0x42c>
 8001fce:	d100      	bne.n	8001fd2 <__aeabi_ddiv+0x23e>
 8001fd0:	e0f3      	b.n	80021ba <__aeabi_ddiv+0x426>
 8001fd2:	2301      	movs	r3, #1
 8001fd4:	425b      	negs	r3, r3
 8001fd6:	469c      	mov	ip, r3
 8001fd8:	4644      	mov	r4, r8
 8001fda:	4648      	mov	r0, r9
 8001fdc:	2500      	movs	r5, #0
 8001fde:	44e2      	add	sl, ip
 8001fe0:	465b      	mov	r3, fp
 8001fe2:	0e17      	lsrs	r7, r2, #24
 8001fe4:	021b      	lsls	r3, r3, #8
 8001fe6:	431f      	orrs	r7, r3
 8001fe8:	0c19      	lsrs	r1, r3, #16
 8001fea:	043b      	lsls	r3, r7, #16
 8001fec:	0212      	lsls	r2, r2, #8
 8001fee:	9700      	str	r7, [sp, #0]
 8001ff0:	0c1f      	lsrs	r7, r3, #16
 8001ff2:	4691      	mov	r9, r2
 8001ff4:	9102      	str	r1, [sp, #8]
 8001ff6:	9703      	str	r7, [sp, #12]
 8001ff8:	f7fe f928 	bl	800024c <__aeabi_uidivmod>
 8001ffc:	0002      	movs	r2, r0
 8001ffe:	437a      	muls	r2, r7
 8002000:	040b      	lsls	r3, r1, #16
 8002002:	0c21      	lsrs	r1, r4, #16
 8002004:	4680      	mov	r8, r0
 8002006:	4319      	orrs	r1, r3
 8002008:	428a      	cmp	r2, r1
 800200a:	d909      	bls.n	8002020 <__aeabi_ddiv+0x28c>
 800200c:	9f00      	ldr	r7, [sp, #0]
 800200e:	2301      	movs	r3, #1
 8002010:	46bc      	mov	ip, r7
 8002012:	425b      	negs	r3, r3
 8002014:	4461      	add	r1, ip
 8002016:	469c      	mov	ip, r3
 8002018:	44e0      	add	r8, ip
 800201a:	428f      	cmp	r7, r1
 800201c:	d800      	bhi.n	8002020 <__aeabi_ddiv+0x28c>
 800201e:	e15c      	b.n	80022da <__aeabi_ddiv+0x546>
 8002020:	1a88      	subs	r0, r1, r2
 8002022:	9902      	ldr	r1, [sp, #8]
 8002024:	f7fe f912 	bl	800024c <__aeabi_uidivmod>
 8002028:	9a03      	ldr	r2, [sp, #12]
 800202a:	0424      	lsls	r4, r4, #16
 800202c:	4342      	muls	r2, r0
 800202e:	0409      	lsls	r1, r1, #16
 8002030:	0c24      	lsrs	r4, r4, #16
 8002032:	0003      	movs	r3, r0
 8002034:	430c      	orrs	r4, r1
 8002036:	42a2      	cmp	r2, r4
 8002038:	d906      	bls.n	8002048 <__aeabi_ddiv+0x2b4>
 800203a:	9900      	ldr	r1, [sp, #0]
 800203c:	3b01      	subs	r3, #1
 800203e:	468c      	mov	ip, r1
 8002040:	4464      	add	r4, ip
 8002042:	42a1      	cmp	r1, r4
 8002044:	d800      	bhi.n	8002048 <__aeabi_ddiv+0x2b4>
 8002046:	e142      	b.n	80022ce <__aeabi_ddiv+0x53a>
 8002048:	1aa0      	subs	r0, r4, r2
 800204a:	4642      	mov	r2, r8
 800204c:	0412      	lsls	r2, r2, #16
 800204e:	431a      	orrs	r2, r3
 8002050:	4693      	mov	fp, r2
 8002052:	464b      	mov	r3, r9
 8002054:	4659      	mov	r1, fp
 8002056:	0c1b      	lsrs	r3, r3, #16
 8002058:	001f      	movs	r7, r3
 800205a:	9304      	str	r3, [sp, #16]
 800205c:	040b      	lsls	r3, r1, #16
 800205e:	4649      	mov	r1, r9
 8002060:	0409      	lsls	r1, r1, #16
 8002062:	0c09      	lsrs	r1, r1, #16
 8002064:	000c      	movs	r4, r1
 8002066:	0c1b      	lsrs	r3, r3, #16
 8002068:	435c      	muls	r4, r3
 800206a:	0c12      	lsrs	r2, r2, #16
 800206c:	437b      	muls	r3, r7
 800206e:	4688      	mov	r8, r1
 8002070:	4351      	muls	r1, r2
 8002072:	437a      	muls	r2, r7
 8002074:	0c27      	lsrs	r7, r4, #16
 8002076:	46bc      	mov	ip, r7
 8002078:	185b      	adds	r3, r3, r1
 800207a:	4463      	add	r3, ip
 800207c:	4299      	cmp	r1, r3
 800207e:	d903      	bls.n	8002088 <__aeabi_ddiv+0x2f4>
 8002080:	2180      	movs	r1, #128	@ 0x80
 8002082:	0249      	lsls	r1, r1, #9
 8002084:	468c      	mov	ip, r1
 8002086:	4462      	add	r2, ip
 8002088:	0c19      	lsrs	r1, r3, #16
 800208a:	0424      	lsls	r4, r4, #16
 800208c:	041b      	lsls	r3, r3, #16
 800208e:	0c24      	lsrs	r4, r4, #16
 8002090:	188a      	adds	r2, r1, r2
 8002092:	191c      	adds	r4, r3, r4
 8002094:	4290      	cmp	r0, r2
 8002096:	d302      	bcc.n	800209e <__aeabi_ddiv+0x30a>
 8002098:	d116      	bne.n	80020c8 <__aeabi_ddiv+0x334>
 800209a:	42a5      	cmp	r5, r4
 800209c:	d214      	bcs.n	80020c8 <__aeabi_ddiv+0x334>
 800209e:	465b      	mov	r3, fp
 80020a0:	9f00      	ldr	r7, [sp, #0]
 80020a2:	3b01      	subs	r3, #1
 80020a4:	444d      	add	r5, r9
 80020a6:	9305      	str	r3, [sp, #20]
 80020a8:	454d      	cmp	r5, r9
 80020aa:	419b      	sbcs	r3, r3
 80020ac:	46bc      	mov	ip, r7
 80020ae:	425b      	negs	r3, r3
 80020b0:	4463      	add	r3, ip
 80020b2:	18c0      	adds	r0, r0, r3
 80020b4:	4287      	cmp	r7, r0
 80020b6:	d300      	bcc.n	80020ba <__aeabi_ddiv+0x326>
 80020b8:	e102      	b.n	80022c0 <__aeabi_ddiv+0x52c>
 80020ba:	4282      	cmp	r2, r0
 80020bc:	d900      	bls.n	80020c0 <__aeabi_ddiv+0x32c>
 80020be:	e129      	b.n	8002314 <__aeabi_ddiv+0x580>
 80020c0:	d100      	bne.n	80020c4 <__aeabi_ddiv+0x330>
 80020c2:	e124      	b.n	800230e <__aeabi_ddiv+0x57a>
 80020c4:	9b05      	ldr	r3, [sp, #20]
 80020c6:	469b      	mov	fp, r3
 80020c8:	1b2c      	subs	r4, r5, r4
 80020ca:	42a5      	cmp	r5, r4
 80020cc:	41ad      	sbcs	r5, r5
 80020ce:	9b00      	ldr	r3, [sp, #0]
 80020d0:	1a80      	subs	r0, r0, r2
 80020d2:	426d      	negs	r5, r5
 80020d4:	1b40      	subs	r0, r0, r5
 80020d6:	4283      	cmp	r3, r0
 80020d8:	d100      	bne.n	80020dc <__aeabi_ddiv+0x348>
 80020da:	e10f      	b.n	80022fc <__aeabi_ddiv+0x568>
 80020dc:	9902      	ldr	r1, [sp, #8]
 80020de:	f7fe f8b5 	bl	800024c <__aeabi_uidivmod>
 80020e2:	9a03      	ldr	r2, [sp, #12]
 80020e4:	040b      	lsls	r3, r1, #16
 80020e6:	4342      	muls	r2, r0
 80020e8:	0c21      	lsrs	r1, r4, #16
 80020ea:	0005      	movs	r5, r0
 80020ec:	4319      	orrs	r1, r3
 80020ee:	428a      	cmp	r2, r1
 80020f0:	d900      	bls.n	80020f4 <__aeabi_ddiv+0x360>
 80020f2:	e0cb      	b.n	800228c <__aeabi_ddiv+0x4f8>
 80020f4:	1a88      	subs	r0, r1, r2
 80020f6:	9902      	ldr	r1, [sp, #8]
 80020f8:	f7fe f8a8 	bl	800024c <__aeabi_uidivmod>
 80020fc:	9a03      	ldr	r2, [sp, #12]
 80020fe:	0424      	lsls	r4, r4, #16
 8002100:	4342      	muls	r2, r0
 8002102:	0409      	lsls	r1, r1, #16
 8002104:	0c24      	lsrs	r4, r4, #16
 8002106:	0003      	movs	r3, r0
 8002108:	430c      	orrs	r4, r1
 800210a:	42a2      	cmp	r2, r4
 800210c:	d900      	bls.n	8002110 <__aeabi_ddiv+0x37c>
 800210e:	e0ca      	b.n	80022a6 <__aeabi_ddiv+0x512>
 8002110:	4641      	mov	r1, r8
 8002112:	1aa4      	subs	r4, r4, r2
 8002114:	042a      	lsls	r2, r5, #16
 8002116:	431a      	orrs	r2, r3
 8002118:	9f04      	ldr	r7, [sp, #16]
 800211a:	0413      	lsls	r3, r2, #16
 800211c:	0c1b      	lsrs	r3, r3, #16
 800211e:	4359      	muls	r1, r3
 8002120:	4640      	mov	r0, r8
 8002122:	437b      	muls	r3, r7
 8002124:	469c      	mov	ip, r3
 8002126:	0c15      	lsrs	r5, r2, #16
 8002128:	4368      	muls	r0, r5
 800212a:	0c0b      	lsrs	r3, r1, #16
 800212c:	4484      	add	ip, r0
 800212e:	4463      	add	r3, ip
 8002130:	437d      	muls	r5, r7
 8002132:	4298      	cmp	r0, r3
 8002134:	d903      	bls.n	800213e <__aeabi_ddiv+0x3aa>
 8002136:	2080      	movs	r0, #128	@ 0x80
 8002138:	0240      	lsls	r0, r0, #9
 800213a:	4684      	mov	ip, r0
 800213c:	4465      	add	r5, ip
 800213e:	0c18      	lsrs	r0, r3, #16
 8002140:	0409      	lsls	r1, r1, #16
 8002142:	041b      	lsls	r3, r3, #16
 8002144:	0c09      	lsrs	r1, r1, #16
 8002146:	1940      	adds	r0, r0, r5
 8002148:	185b      	adds	r3, r3, r1
 800214a:	4284      	cmp	r4, r0
 800214c:	d327      	bcc.n	800219e <__aeabi_ddiv+0x40a>
 800214e:	d023      	beq.n	8002198 <__aeabi_ddiv+0x404>
 8002150:	2301      	movs	r3, #1
 8002152:	0035      	movs	r5, r6
 8002154:	431a      	orrs	r2, r3
 8002156:	4b94      	ldr	r3, [pc, #592]	@ (80023a8 <__aeabi_ddiv+0x614>)
 8002158:	4453      	add	r3, sl
 800215a:	2b00      	cmp	r3, #0
 800215c:	dd60      	ble.n	8002220 <__aeabi_ddiv+0x48c>
 800215e:	0751      	lsls	r1, r2, #29
 8002160:	d000      	beq.n	8002164 <__aeabi_ddiv+0x3d0>
 8002162:	e086      	b.n	8002272 <__aeabi_ddiv+0x4de>
 8002164:	002e      	movs	r6, r5
 8002166:	08d1      	lsrs	r1, r2, #3
 8002168:	465a      	mov	r2, fp
 800216a:	01d2      	lsls	r2, r2, #7
 800216c:	d506      	bpl.n	800217c <__aeabi_ddiv+0x3e8>
 800216e:	465a      	mov	r2, fp
 8002170:	4b8e      	ldr	r3, [pc, #568]	@ (80023ac <__aeabi_ddiv+0x618>)
 8002172:	401a      	ands	r2, r3
 8002174:	2380      	movs	r3, #128	@ 0x80
 8002176:	4693      	mov	fp, r2
 8002178:	00db      	lsls	r3, r3, #3
 800217a:	4453      	add	r3, sl
 800217c:	4a8c      	ldr	r2, [pc, #560]	@ (80023b0 <__aeabi_ddiv+0x61c>)
 800217e:	4293      	cmp	r3, r2
 8002180:	dd00      	ble.n	8002184 <__aeabi_ddiv+0x3f0>
 8002182:	e680      	b.n	8001e86 <__aeabi_ddiv+0xf2>
 8002184:	465a      	mov	r2, fp
 8002186:	0752      	lsls	r2, r2, #29
 8002188:	430a      	orrs	r2, r1
 800218a:	4690      	mov	r8, r2
 800218c:	465a      	mov	r2, fp
 800218e:	055b      	lsls	r3, r3, #21
 8002190:	0254      	lsls	r4, r2, #9
 8002192:	0b24      	lsrs	r4, r4, #12
 8002194:	0d5b      	lsrs	r3, r3, #21
 8002196:	e669      	b.n	8001e6c <__aeabi_ddiv+0xd8>
 8002198:	0035      	movs	r5, r6
 800219a:	2b00      	cmp	r3, #0
 800219c:	d0db      	beq.n	8002156 <__aeabi_ddiv+0x3c2>
 800219e:	9d00      	ldr	r5, [sp, #0]
 80021a0:	1e51      	subs	r1, r2, #1
 80021a2:	46ac      	mov	ip, r5
 80021a4:	4464      	add	r4, ip
 80021a6:	42ac      	cmp	r4, r5
 80021a8:	d200      	bcs.n	80021ac <__aeabi_ddiv+0x418>
 80021aa:	e09e      	b.n	80022ea <__aeabi_ddiv+0x556>
 80021ac:	4284      	cmp	r4, r0
 80021ae:	d200      	bcs.n	80021b2 <__aeabi_ddiv+0x41e>
 80021b0:	e0e1      	b.n	8002376 <__aeabi_ddiv+0x5e2>
 80021b2:	d100      	bne.n	80021b6 <__aeabi_ddiv+0x422>
 80021b4:	e0ee      	b.n	8002394 <__aeabi_ddiv+0x600>
 80021b6:	000a      	movs	r2, r1
 80021b8:	e7ca      	b.n	8002150 <__aeabi_ddiv+0x3bc>
 80021ba:	4542      	cmp	r2, r8
 80021bc:	d900      	bls.n	80021c0 <__aeabi_ddiv+0x42c>
 80021be:	e708      	b.n	8001fd2 <__aeabi_ddiv+0x23e>
 80021c0:	464b      	mov	r3, r9
 80021c2:	07dc      	lsls	r4, r3, #31
 80021c4:	0858      	lsrs	r0, r3, #1
 80021c6:	4643      	mov	r3, r8
 80021c8:	085b      	lsrs	r3, r3, #1
 80021ca:	431c      	orrs	r4, r3
 80021cc:	4643      	mov	r3, r8
 80021ce:	07dd      	lsls	r5, r3, #31
 80021d0:	e706      	b.n	8001fe0 <__aeabi_ddiv+0x24c>
 80021d2:	f001 fa83 	bl	80036dc <__clzsi2>
 80021d6:	2315      	movs	r3, #21
 80021d8:	469c      	mov	ip, r3
 80021da:	4484      	add	ip, r0
 80021dc:	0002      	movs	r2, r0
 80021de:	4663      	mov	r3, ip
 80021e0:	3220      	adds	r2, #32
 80021e2:	2b1c      	cmp	r3, #28
 80021e4:	dc00      	bgt.n	80021e8 <__aeabi_ddiv+0x454>
 80021e6:	e692      	b.n	8001f0e <__aeabi_ddiv+0x17a>
 80021e8:	0023      	movs	r3, r4
 80021ea:	3808      	subs	r0, #8
 80021ec:	4083      	lsls	r3, r0
 80021ee:	4699      	mov	r9, r3
 80021f0:	2300      	movs	r3, #0
 80021f2:	4698      	mov	r8, r3
 80021f4:	e69a      	b.n	8001f2c <__aeabi_ddiv+0x198>
 80021f6:	f001 fa71 	bl	80036dc <__clzsi2>
 80021fa:	0002      	movs	r2, r0
 80021fc:	0003      	movs	r3, r0
 80021fe:	3215      	adds	r2, #21
 8002200:	3320      	adds	r3, #32
 8002202:	2a1c      	cmp	r2, #28
 8002204:	dc00      	bgt.n	8002208 <__aeabi_ddiv+0x474>
 8002206:	e65f      	b.n	8001ec8 <__aeabi_ddiv+0x134>
 8002208:	9900      	ldr	r1, [sp, #0]
 800220a:	3808      	subs	r0, #8
 800220c:	4081      	lsls	r1, r0
 800220e:	2200      	movs	r2, #0
 8002210:	468b      	mov	fp, r1
 8002212:	e666      	b.n	8001ee2 <__aeabi_ddiv+0x14e>
 8002214:	2200      	movs	r2, #0
 8002216:	002e      	movs	r6, r5
 8002218:	2400      	movs	r4, #0
 800221a:	4690      	mov	r8, r2
 800221c:	4b65      	ldr	r3, [pc, #404]	@ (80023b4 <__aeabi_ddiv+0x620>)
 800221e:	e625      	b.n	8001e6c <__aeabi_ddiv+0xd8>
 8002220:	002e      	movs	r6, r5
 8002222:	2101      	movs	r1, #1
 8002224:	1ac9      	subs	r1, r1, r3
 8002226:	2938      	cmp	r1, #56	@ 0x38
 8002228:	dd00      	ble.n	800222c <__aeabi_ddiv+0x498>
 800222a:	e61b      	b.n	8001e64 <__aeabi_ddiv+0xd0>
 800222c:	291f      	cmp	r1, #31
 800222e:	dc7e      	bgt.n	800232e <__aeabi_ddiv+0x59a>
 8002230:	4861      	ldr	r0, [pc, #388]	@ (80023b8 <__aeabi_ddiv+0x624>)
 8002232:	0014      	movs	r4, r2
 8002234:	4450      	add	r0, sl
 8002236:	465b      	mov	r3, fp
 8002238:	4082      	lsls	r2, r0
 800223a:	4083      	lsls	r3, r0
 800223c:	40cc      	lsrs	r4, r1
 800223e:	1e50      	subs	r0, r2, #1
 8002240:	4182      	sbcs	r2, r0
 8002242:	4323      	orrs	r3, r4
 8002244:	431a      	orrs	r2, r3
 8002246:	465b      	mov	r3, fp
 8002248:	40cb      	lsrs	r3, r1
 800224a:	0751      	lsls	r1, r2, #29
 800224c:	d009      	beq.n	8002262 <__aeabi_ddiv+0x4ce>
 800224e:	210f      	movs	r1, #15
 8002250:	4011      	ands	r1, r2
 8002252:	2904      	cmp	r1, #4
 8002254:	d005      	beq.n	8002262 <__aeabi_ddiv+0x4ce>
 8002256:	1d11      	adds	r1, r2, #4
 8002258:	4291      	cmp	r1, r2
 800225a:	4192      	sbcs	r2, r2
 800225c:	4252      	negs	r2, r2
 800225e:	189b      	adds	r3, r3, r2
 8002260:	000a      	movs	r2, r1
 8002262:	0219      	lsls	r1, r3, #8
 8002264:	d400      	bmi.n	8002268 <__aeabi_ddiv+0x4d4>
 8002266:	e09b      	b.n	80023a0 <__aeabi_ddiv+0x60c>
 8002268:	2200      	movs	r2, #0
 800226a:	2301      	movs	r3, #1
 800226c:	2400      	movs	r4, #0
 800226e:	4690      	mov	r8, r2
 8002270:	e5fc      	b.n	8001e6c <__aeabi_ddiv+0xd8>
 8002272:	210f      	movs	r1, #15
 8002274:	4011      	ands	r1, r2
 8002276:	2904      	cmp	r1, #4
 8002278:	d100      	bne.n	800227c <__aeabi_ddiv+0x4e8>
 800227a:	e773      	b.n	8002164 <__aeabi_ddiv+0x3d0>
 800227c:	1d11      	adds	r1, r2, #4
 800227e:	4291      	cmp	r1, r2
 8002280:	4192      	sbcs	r2, r2
 8002282:	4252      	negs	r2, r2
 8002284:	002e      	movs	r6, r5
 8002286:	08c9      	lsrs	r1, r1, #3
 8002288:	4493      	add	fp, r2
 800228a:	e76d      	b.n	8002168 <__aeabi_ddiv+0x3d4>
 800228c:	9b00      	ldr	r3, [sp, #0]
 800228e:	3d01      	subs	r5, #1
 8002290:	469c      	mov	ip, r3
 8002292:	4461      	add	r1, ip
 8002294:	428b      	cmp	r3, r1
 8002296:	d900      	bls.n	800229a <__aeabi_ddiv+0x506>
 8002298:	e72c      	b.n	80020f4 <__aeabi_ddiv+0x360>
 800229a:	428a      	cmp	r2, r1
 800229c:	d800      	bhi.n	80022a0 <__aeabi_ddiv+0x50c>
 800229e:	e729      	b.n	80020f4 <__aeabi_ddiv+0x360>
 80022a0:	1e85      	subs	r5, r0, #2
 80022a2:	4461      	add	r1, ip
 80022a4:	e726      	b.n	80020f4 <__aeabi_ddiv+0x360>
 80022a6:	9900      	ldr	r1, [sp, #0]
 80022a8:	3b01      	subs	r3, #1
 80022aa:	468c      	mov	ip, r1
 80022ac:	4464      	add	r4, ip
 80022ae:	42a1      	cmp	r1, r4
 80022b0:	d900      	bls.n	80022b4 <__aeabi_ddiv+0x520>
 80022b2:	e72d      	b.n	8002110 <__aeabi_ddiv+0x37c>
 80022b4:	42a2      	cmp	r2, r4
 80022b6:	d800      	bhi.n	80022ba <__aeabi_ddiv+0x526>
 80022b8:	e72a      	b.n	8002110 <__aeabi_ddiv+0x37c>
 80022ba:	1e83      	subs	r3, r0, #2
 80022bc:	4464      	add	r4, ip
 80022be:	e727      	b.n	8002110 <__aeabi_ddiv+0x37c>
 80022c0:	4287      	cmp	r7, r0
 80022c2:	d000      	beq.n	80022c6 <__aeabi_ddiv+0x532>
 80022c4:	e6fe      	b.n	80020c4 <__aeabi_ddiv+0x330>
 80022c6:	45a9      	cmp	r9, r5
 80022c8:	d900      	bls.n	80022cc <__aeabi_ddiv+0x538>
 80022ca:	e6fb      	b.n	80020c4 <__aeabi_ddiv+0x330>
 80022cc:	e6f5      	b.n	80020ba <__aeabi_ddiv+0x326>
 80022ce:	42a2      	cmp	r2, r4
 80022d0:	d800      	bhi.n	80022d4 <__aeabi_ddiv+0x540>
 80022d2:	e6b9      	b.n	8002048 <__aeabi_ddiv+0x2b4>
 80022d4:	1e83      	subs	r3, r0, #2
 80022d6:	4464      	add	r4, ip
 80022d8:	e6b6      	b.n	8002048 <__aeabi_ddiv+0x2b4>
 80022da:	428a      	cmp	r2, r1
 80022dc:	d800      	bhi.n	80022e0 <__aeabi_ddiv+0x54c>
 80022de:	e69f      	b.n	8002020 <__aeabi_ddiv+0x28c>
 80022e0:	46bc      	mov	ip, r7
 80022e2:	1e83      	subs	r3, r0, #2
 80022e4:	4698      	mov	r8, r3
 80022e6:	4461      	add	r1, ip
 80022e8:	e69a      	b.n	8002020 <__aeabi_ddiv+0x28c>
 80022ea:	000a      	movs	r2, r1
 80022ec:	4284      	cmp	r4, r0
 80022ee:	d000      	beq.n	80022f2 <__aeabi_ddiv+0x55e>
 80022f0:	e72e      	b.n	8002150 <__aeabi_ddiv+0x3bc>
 80022f2:	454b      	cmp	r3, r9
 80022f4:	d000      	beq.n	80022f8 <__aeabi_ddiv+0x564>
 80022f6:	e72b      	b.n	8002150 <__aeabi_ddiv+0x3bc>
 80022f8:	0035      	movs	r5, r6
 80022fa:	e72c      	b.n	8002156 <__aeabi_ddiv+0x3c2>
 80022fc:	4b2a      	ldr	r3, [pc, #168]	@ (80023a8 <__aeabi_ddiv+0x614>)
 80022fe:	4a2f      	ldr	r2, [pc, #188]	@ (80023bc <__aeabi_ddiv+0x628>)
 8002300:	4453      	add	r3, sl
 8002302:	4592      	cmp	sl, r2
 8002304:	db43      	blt.n	800238e <__aeabi_ddiv+0x5fa>
 8002306:	2201      	movs	r2, #1
 8002308:	2100      	movs	r1, #0
 800230a:	4493      	add	fp, r2
 800230c:	e72c      	b.n	8002168 <__aeabi_ddiv+0x3d4>
 800230e:	42ac      	cmp	r4, r5
 8002310:	d800      	bhi.n	8002314 <__aeabi_ddiv+0x580>
 8002312:	e6d7      	b.n	80020c4 <__aeabi_ddiv+0x330>
 8002314:	2302      	movs	r3, #2
 8002316:	425b      	negs	r3, r3
 8002318:	469c      	mov	ip, r3
 800231a:	9900      	ldr	r1, [sp, #0]
 800231c:	444d      	add	r5, r9
 800231e:	454d      	cmp	r5, r9
 8002320:	419b      	sbcs	r3, r3
 8002322:	44e3      	add	fp, ip
 8002324:	468c      	mov	ip, r1
 8002326:	425b      	negs	r3, r3
 8002328:	4463      	add	r3, ip
 800232a:	18c0      	adds	r0, r0, r3
 800232c:	e6cc      	b.n	80020c8 <__aeabi_ddiv+0x334>
 800232e:	201f      	movs	r0, #31
 8002330:	4240      	negs	r0, r0
 8002332:	1ac3      	subs	r3, r0, r3
 8002334:	4658      	mov	r0, fp
 8002336:	40d8      	lsrs	r0, r3
 8002338:	2920      	cmp	r1, #32
 800233a:	d004      	beq.n	8002346 <__aeabi_ddiv+0x5b2>
 800233c:	4659      	mov	r1, fp
 800233e:	4b20      	ldr	r3, [pc, #128]	@ (80023c0 <__aeabi_ddiv+0x62c>)
 8002340:	4453      	add	r3, sl
 8002342:	4099      	lsls	r1, r3
 8002344:	430a      	orrs	r2, r1
 8002346:	1e53      	subs	r3, r2, #1
 8002348:	419a      	sbcs	r2, r3
 800234a:	2307      	movs	r3, #7
 800234c:	0019      	movs	r1, r3
 800234e:	4302      	orrs	r2, r0
 8002350:	2400      	movs	r4, #0
 8002352:	4011      	ands	r1, r2
 8002354:	4213      	tst	r3, r2
 8002356:	d009      	beq.n	800236c <__aeabi_ddiv+0x5d8>
 8002358:	3308      	adds	r3, #8
 800235a:	4013      	ands	r3, r2
 800235c:	2b04      	cmp	r3, #4
 800235e:	d01d      	beq.n	800239c <__aeabi_ddiv+0x608>
 8002360:	1d13      	adds	r3, r2, #4
 8002362:	4293      	cmp	r3, r2
 8002364:	4189      	sbcs	r1, r1
 8002366:	001a      	movs	r2, r3
 8002368:	4249      	negs	r1, r1
 800236a:	0749      	lsls	r1, r1, #29
 800236c:	08d2      	lsrs	r2, r2, #3
 800236e:	430a      	orrs	r2, r1
 8002370:	4690      	mov	r8, r2
 8002372:	2300      	movs	r3, #0
 8002374:	e57a      	b.n	8001e6c <__aeabi_ddiv+0xd8>
 8002376:	4649      	mov	r1, r9
 8002378:	9f00      	ldr	r7, [sp, #0]
 800237a:	004d      	lsls	r5, r1, #1
 800237c:	454d      	cmp	r5, r9
 800237e:	4189      	sbcs	r1, r1
 8002380:	46bc      	mov	ip, r7
 8002382:	4249      	negs	r1, r1
 8002384:	4461      	add	r1, ip
 8002386:	46a9      	mov	r9, r5
 8002388:	3a02      	subs	r2, #2
 800238a:	1864      	adds	r4, r4, r1
 800238c:	e7ae      	b.n	80022ec <__aeabi_ddiv+0x558>
 800238e:	2201      	movs	r2, #1
 8002390:	4252      	negs	r2, r2
 8002392:	e746      	b.n	8002222 <__aeabi_ddiv+0x48e>
 8002394:	4599      	cmp	r9, r3
 8002396:	d3ee      	bcc.n	8002376 <__aeabi_ddiv+0x5e2>
 8002398:	000a      	movs	r2, r1
 800239a:	e7aa      	b.n	80022f2 <__aeabi_ddiv+0x55e>
 800239c:	2100      	movs	r1, #0
 800239e:	e7e5      	b.n	800236c <__aeabi_ddiv+0x5d8>
 80023a0:	0759      	lsls	r1, r3, #29
 80023a2:	025b      	lsls	r3, r3, #9
 80023a4:	0b1c      	lsrs	r4, r3, #12
 80023a6:	e7e1      	b.n	800236c <__aeabi_ddiv+0x5d8>
 80023a8:	000003ff 	.word	0x000003ff
 80023ac:	feffffff 	.word	0xfeffffff
 80023b0:	000007fe 	.word	0x000007fe
 80023b4:	000007ff 	.word	0x000007ff
 80023b8:	0000041e 	.word	0x0000041e
 80023bc:	fffffc02 	.word	0xfffffc02
 80023c0:	0000043e 	.word	0x0000043e

080023c4 <__eqdf2>:
 80023c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80023c6:	4657      	mov	r7, sl
 80023c8:	46de      	mov	lr, fp
 80023ca:	464e      	mov	r6, r9
 80023cc:	4645      	mov	r5, r8
 80023ce:	b5e0      	push	{r5, r6, r7, lr}
 80023d0:	000d      	movs	r5, r1
 80023d2:	0004      	movs	r4, r0
 80023d4:	0fe8      	lsrs	r0, r5, #31
 80023d6:	4683      	mov	fp, r0
 80023d8:	0309      	lsls	r1, r1, #12
 80023da:	0fd8      	lsrs	r0, r3, #31
 80023dc:	0b09      	lsrs	r1, r1, #12
 80023de:	4682      	mov	sl, r0
 80023e0:	4819      	ldr	r0, [pc, #100]	@ (8002448 <__eqdf2+0x84>)
 80023e2:	468c      	mov	ip, r1
 80023e4:	031f      	lsls	r7, r3, #12
 80023e6:	0069      	lsls	r1, r5, #1
 80023e8:	005e      	lsls	r6, r3, #1
 80023ea:	0d49      	lsrs	r1, r1, #21
 80023ec:	0b3f      	lsrs	r7, r7, #12
 80023ee:	0d76      	lsrs	r6, r6, #21
 80023f0:	4281      	cmp	r1, r0
 80023f2:	d018      	beq.n	8002426 <__eqdf2+0x62>
 80023f4:	4286      	cmp	r6, r0
 80023f6:	d00f      	beq.n	8002418 <__eqdf2+0x54>
 80023f8:	2001      	movs	r0, #1
 80023fa:	42b1      	cmp	r1, r6
 80023fc:	d10d      	bne.n	800241a <__eqdf2+0x56>
 80023fe:	45bc      	cmp	ip, r7
 8002400:	d10b      	bne.n	800241a <__eqdf2+0x56>
 8002402:	4294      	cmp	r4, r2
 8002404:	d109      	bne.n	800241a <__eqdf2+0x56>
 8002406:	45d3      	cmp	fp, sl
 8002408:	d01c      	beq.n	8002444 <__eqdf2+0x80>
 800240a:	2900      	cmp	r1, #0
 800240c:	d105      	bne.n	800241a <__eqdf2+0x56>
 800240e:	4660      	mov	r0, ip
 8002410:	4320      	orrs	r0, r4
 8002412:	1e43      	subs	r3, r0, #1
 8002414:	4198      	sbcs	r0, r3
 8002416:	e000      	b.n	800241a <__eqdf2+0x56>
 8002418:	2001      	movs	r0, #1
 800241a:	bcf0      	pop	{r4, r5, r6, r7}
 800241c:	46bb      	mov	fp, r7
 800241e:	46b2      	mov	sl, r6
 8002420:	46a9      	mov	r9, r5
 8002422:	46a0      	mov	r8, r4
 8002424:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002426:	2001      	movs	r0, #1
 8002428:	428e      	cmp	r6, r1
 800242a:	d1f6      	bne.n	800241a <__eqdf2+0x56>
 800242c:	4661      	mov	r1, ip
 800242e:	4339      	orrs	r1, r7
 8002430:	000f      	movs	r7, r1
 8002432:	4317      	orrs	r7, r2
 8002434:	4327      	orrs	r7, r4
 8002436:	d1f0      	bne.n	800241a <__eqdf2+0x56>
 8002438:	465b      	mov	r3, fp
 800243a:	4652      	mov	r2, sl
 800243c:	1a98      	subs	r0, r3, r2
 800243e:	1e43      	subs	r3, r0, #1
 8002440:	4198      	sbcs	r0, r3
 8002442:	e7ea      	b.n	800241a <__eqdf2+0x56>
 8002444:	2000      	movs	r0, #0
 8002446:	e7e8      	b.n	800241a <__eqdf2+0x56>
 8002448:	000007ff 	.word	0x000007ff

0800244c <__gedf2>:
 800244c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800244e:	4657      	mov	r7, sl
 8002450:	464e      	mov	r6, r9
 8002452:	4645      	mov	r5, r8
 8002454:	46de      	mov	lr, fp
 8002456:	b5e0      	push	{r5, r6, r7, lr}
 8002458:	000d      	movs	r5, r1
 800245a:	030e      	lsls	r6, r1, #12
 800245c:	0049      	lsls	r1, r1, #1
 800245e:	0d49      	lsrs	r1, r1, #21
 8002460:	468a      	mov	sl, r1
 8002462:	0fdf      	lsrs	r7, r3, #31
 8002464:	0fe9      	lsrs	r1, r5, #31
 8002466:	46bc      	mov	ip, r7
 8002468:	b083      	sub	sp, #12
 800246a:	4f2f      	ldr	r7, [pc, #188]	@ (8002528 <__gedf2+0xdc>)
 800246c:	0004      	movs	r4, r0
 800246e:	4680      	mov	r8, r0
 8002470:	9101      	str	r1, [sp, #4]
 8002472:	0058      	lsls	r0, r3, #1
 8002474:	0319      	lsls	r1, r3, #12
 8002476:	4691      	mov	r9, r2
 8002478:	0b36      	lsrs	r6, r6, #12
 800247a:	0b09      	lsrs	r1, r1, #12
 800247c:	0d40      	lsrs	r0, r0, #21
 800247e:	45ba      	cmp	sl, r7
 8002480:	d01d      	beq.n	80024be <__gedf2+0x72>
 8002482:	42b8      	cmp	r0, r7
 8002484:	d00d      	beq.n	80024a2 <__gedf2+0x56>
 8002486:	4657      	mov	r7, sl
 8002488:	2f00      	cmp	r7, #0
 800248a:	d12a      	bne.n	80024e2 <__gedf2+0x96>
 800248c:	4334      	orrs	r4, r6
 800248e:	2800      	cmp	r0, #0
 8002490:	d124      	bne.n	80024dc <__gedf2+0x90>
 8002492:	430a      	orrs	r2, r1
 8002494:	d036      	beq.n	8002504 <__gedf2+0xb8>
 8002496:	2c00      	cmp	r4, #0
 8002498:	d141      	bne.n	800251e <__gedf2+0xd2>
 800249a:	4663      	mov	r3, ip
 800249c:	0058      	lsls	r0, r3, #1
 800249e:	3801      	subs	r0, #1
 80024a0:	e015      	b.n	80024ce <__gedf2+0x82>
 80024a2:	4311      	orrs	r1, r2
 80024a4:	d138      	bne.n	8002518 <__gedf2+0xcc>
 80024a6:	4653      	mov	r3, sl
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d101      	bne.n	80024b0 <__gedf2+0x64>
 80024ac:	4326      	orrs	r6, r4
 80024ae:	d0f4      	beq.n	800249a <__gedf2+0x4e>
 80024b0:	9b01      	ldr	r3, [sp, #4]
 80024b2:	4563      	cmp	r3, ip
 80024b4:	d107      	bne.n	80024c6 <__gedf2+0x7a>
 80024b6:	9b01      	ldr	r3, [sp, #4]
 80024b8:	0058      	lsls	r0, r3, #1
 80024ba:	3801      	subs	r0, #1
 80024bc:	e007      	b.n	80024ce <__gedf2+0x82>
 80024be:	4326      	orrs	r6, r4
 80024c0:	d12a      	bne.n	8002518 <__gedf2+0xcc>
 80024c2:	4550      	cmp	r0, sl
 80024c4:	d021      	beq.n	800250a <__gedf2+0xbe>
 80024c6:	2001      	movs	r0, #1
 80024c8:	9b01      	ldr	r3, [sp, #4]
 80024ca:	425f      	negs	r7, r3
 80024cc:	4338      	orrs	r0, r7
 80024ce:	b003      	add	sp, #12
 80024d0:	bcf0      	pop	{r4, r5, r6, r7}
 80024d2:	46bb      	mov	fp, r7
 80024d4:	46b2      	mov	sl, r6
 80024d6:	46a9      	mov	r9, r5
 80024d8:	46a0      	mov	r8, r4
 80024da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80024dc:	2c00      	cmp	r4, #0
 80024de:	d0dc      	beq.n	800249a <__gedf2+0x4e>
 80024e0:	e7e6      	b.n	80024b0 <__gedf2+0x64>
 80024e2:	2800      	cmp	r0, #0
 80024e4:	d0ef      	beq.n	80024c6 <__gedf2+0x7a>
 80024e6:	9b01      	ldr	r3, [sp, #4]
 80024e8:	4563      	cmp	r3, ip
 80024ea:	d1ec      	bne.n	80024c6 <__gedf2+0x7a>
 80024ec:	4582      	cmp	sl, r0
 80024ee:	dcea      	bgt.n	80024c6 <__gedf2+0x7a>
 80024f0:	dbe1      	blt.n	80024b6 <__gedf2+0x6a>
 80024f2:	428e      	cmp	r6, r1
 80024f4:	d8e7      	bhi.n	80024c6 <__gedf2+0x7a>
 80024f6:	d1de      	bne.n	80024b6 <__gedf2+0x6a>
 80024f8:	45c8      	cmp	r8, r9
 80024fa:	d8e4      	bhi.n	80024c6 <__gedf2+0x7a>
 80024fc:	2000      	movs	r0, #0
 80024fe:	45c8      	cmp	r8, r9
 8002500:	d2e5      	bcs.n	80024ce <__gedf2+0x82>
 8002502:	e7d8      	b.n	80024b6 <__gedf2+0x6a>
 8002504:	2c00      	cmp	r4, #0
 8002506:	d0e2      	beq.n	80024ce <__gedf2+0x82>
 8002508:	e7dd      	b.n	80024c6 <__gedf2+0x7a>
 800250a:	4311      	orrs	r1, r2
 800250c:	d104      	bne.n	8002518 <__gedf2+0xcc>
 800250e:	9b01      	ldr	r3, [sp, #4]
 8002510:	4563      	cmp	r3, ip
 8002512:	d1d8      	bne.n	80024c6 <__gedf2+0x7a>
 8002514:	2000      	movs	r0, #0
 8002516:	e7da      	b.n	80024ce <__gedf2+0x82>
 8002518:	2002      	movs	r0, #2
 800251a:	4240      	negs	r0, r0
 800251c:	e7d7      	b.n	80024ce <__gedf2+0x82>
 800251e:	9b01      	ldr	r3, [sp, #4]
 8002520:	4563      	cmp	r3, ip
 8002522:	d0e6      	beq.n	80024f2 <__gedf2+0xa6>
 8002524:	e7cf      	b.n	80024c6 <__gedf2+0x7a>
 8002526:	46c0      	nop			@ (mov r8, r8)
 8002528:	000007ff 	.word	0x000007ff

0800252c <__ledf2>:
 800252c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800252e:	4657      	mov	r7, sl
 8002530:	464e      	mov	r6, r9
 8002532:	4645      	mov	r5, r8
 8002534:	46de      	mov	lr, fp
 8002536:	b5e0      	push	{r5, r6, r7, lr}
 8002538:	000d      	movs	r5, r1
 800253a:	030e      	lsls	r6, r1, #12
 800253c:	0049      	lsls	r1, r1, #1
 800253e:	0d49      	lsrs	r1, r1, #21
 8002540:	468a      	mov	sl, r1
 8002542:	0fdf      	lsrs	r7, r3, #31
 8002544:	0fe9      	lsrs	r1, r5, #31
 8002546:	46bc      	mov	ip, r7
 8002548:	b083      	sub	sp, #12
 800254a:	4f2e      	ldr	r7, [pc, #184]	@ (8002604 <__ledf2+0xd8>)
 800254c:	0004      	movs	r4, r0
 800254e:	4680      	mov	r8, r0
 8002550:	9101      	str	r1, [sp, #4]
 8002552:	0058      	lsls	r0, r3, #1
 8002554:	0319      	lsls	r1, r3, #12
 8002556:	4691      	mov	r9, r2
 8002558:	0b36      	lsrs	r6, r6, #12
 800255a:	0b09      	lsrs	r1, r1, #12
 800255c:	0d40      	lsrs	r0, r0, #21
 800255e:	45ba      	cmp	sl, r7
 8002560:	d01e      	beq.n	80025a0 <__ledf2+0x74>
 8002562:	42b8      	cmp	r0, r7
 8002564:	d00d      	beq.n	8002582 <__ledf2+0x56>
 8002566:	4657      	mov	r7, sl
 8002568:	2f00      	cmp	r7, #0
 800256a:	d127      	bne.n	80025bc <__ledf2+0x90>
 800256c:	4334      	orrs	r4, r6
 800256e:	2800      	cmp	r0, #0
 8002570:	d133      	bne.n	80025da <__ledf2+0xae>
 8002572:	430a      	orrs	r2, r1
 8002574:	d034      	beq.n	80025e0 <__ledf2+0xb4>
 8002576:	2c00      	cmp	r4, #0
 8002578:	d140      	bne.n	80025fc <__ledf2+0xd0>
 800257a:	4663      	mov	r3, ip
 800257c:	0058      	lsls	r0, r3, #1
 800257e:	3801      	subs	r0, #1
 8002580:	e015      	b.n	80025ae <__ledf2+0x82>
 8002582:	4311      	orrs	r1, r2
 8002584:	d112      	bne.n	80025ac <__ledf2+0x80>
 8002586:	4653      	mov	r3, sl
 8002588:	2b00      	cmp	r3, #0
 800258a:	d101      	bne.n	8002590 <__ledf2+0x64>
 800258c:	4326      	orrs	r6, r4
 800258e:	d0f4      	beq.n	800257a <__ledf2+0x4e>
 8002590:	9b01      	ldr	r3, [sp, #4]
 8002592:	4563      	cmp	r3, ip
 8002594:	d01d      	beq.n	80025d2 <__ledf2+0xa6>
 8002596:	2001      	movs	r0, #1
 8002598:	9b01      	ldr	r3, [sp, #4]
 800259a:	425f      	negs	r7, r3
 800259c:	4338      	orrs	r0, r7
 800259e:	e006      	b.n	80025ae <__ledf2+0x82>
 80025a0:	4326      	orrs	r6, r4
 80025a2:	d103      	bne.n	80025ac <__ledf2+0x80>
 80025a4:	4550      	cmp	r0, sl
 80025a6:	d1f6      	bne.n	8002596 <__ledf2+0x6a>
 80025a8:	4311      	orrs	r1, r2
 80025aa:	d01c      	beq.n	80025e6 <__ledf2+0xba>
 80025ac:	2002      	movs	r0, #2
 80025ae:	b003      	add	sp, #12
 80025b0:	bcf0      	pop	{r4, r5, r6, r7}
 80025b2:	46bb      	mov	fp, r7
 80025b4:	46b2      	mov	sl, r6
 80025b6:	46a9      	mov	r9, r5
 80025b8:	46a0      	mov	r8, r4
 80025ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80025bc:	2800      	cmp	r0, #0
 80025be:	d0ea      	beq.n	8002596 <__ledf2+0x6a>
 80025c0:	9b01      	ldr	r3, [sp, #4]
 80025c2:	4563      	cmp	r3, ip
 80025c4:	d1e7      	bne.n	8002596 <__ledf2+0x6a>
 80025c6:	4582      	cmp	sl, r0
 80025c8:	dce5      	bgt.n	8002596 <__ledf2+0x6a>
 80025ca:	db02      	blt.n	80025d2 <__ledf2+0xa6>
 80025cc:	428e      	cmp	r6, r1
 80025ce:	d8e2      	bhi.n	8002596 <__ledf2+0x6a>
 80025d0:	d00e      	beq.n	80025f0 <__ledf2+0xc4>
 80025d2:	9b01      	ldr	r3, [sp, #4]
 80025d4:	0058      	lsls	r0, r3, #1
 80025d6:	3801      	subs	r0, #1
 80025d8:	e7e9      	b.n	80025ae <__ledf2+0x82>
 80025da:	2c00      	cmp	r4, #0
 80025dc:	d0cd      	beq.n	800257a <__ledf2+0x4e>
 80025de:	e7d7      	b.n	8002590 <__ledf2+0x64>
 80025e0:	2c00      	cmp	r4, #0
 80025e2:	d0e4      	beq.n	80025ae <__ledf2+0x82>
 80025e4:	e7d7      	b.n	8002596 <__ledf2+0x6a>
 80025e6:	9b01      	ldr	r3, [sp, #4]
 80025e8:	2000      	movs	r0, #0
 80025ea:	4563      	cmp	r3, ip
 80025ec:	d0df      	beq.n	80025ae <__ledf2+0x82>
 80025ee:	e7d2      	b.n	8002596 <__ledf2+0x6a>
 80025f0:	45c8      	cmp	r8, r9
 80025f2:	d8d0      	bhi.n	8002596 <__ledf2+0x6a>
 80025f4:	2000      	movs	r0, #0
 80025f6:	45c8      	cmp	r8, r9
 80025f8:	d2d9      	bcs.n	80025ae <__ledf2+0x82>
 80025fa:	e7ea      	b.n	80025d2 <__ledf2+0xa6>
 80025fc:	9b01      	ldr	r3, [sp, #4]
 80025fe:	4563      	cmp	r3, ip
 8002600:	d0e4      	beq.n	80025cc <__ledf2+0xa0>
 8002602:	e7c8      	b.n	8002596 <__ledf2+0x6a>
 8002604:	000007ff 	.word	0x000007ff

08002608 <__aeabi_dmul>:
 8002608:	b5f0      	push	{r4, r5, r6, r7, lr}
 800260a:	4657      	mov	r7, sl
 800260c:	464e      	mov	r6, r9
 800260e:	46de      	mov	lr, fp
 8002610:	4645      	mov	r5, r8
 8002612:	b5e0      	push	{r5, r6, r7, lr}
 8002614:	001f      	movs	r7, r3
 8002616:	030b      	lsls	r3, r1, #12
 8002618:	0b1b      	lsrs	r3, r3, #12
 800261a:	0016      	movs	r6, r2
 800261c:	469a      	mov	sl, r3
 800261e:	0fca      	lsrs	r2, r1, #31
 8002620:	004b      	lsls	r3, r1, #1
 8002622:	0004      	movs	r4, r0
 8002624:	4691      	mov	r9, r2
 8002626:	b085      	sub	sp, #20
 8002628:	0d5b      	lsrs	r3, r3, #21
 800262a:	d100      	bne.n	800262e <__aeabi_dmul+0x26>
 800262c:	e1cf      	b.n	80029ce <__aeabi_dmul+0x3c6>
 800262e:	4acd      	ldr	r2, [pc, #820]	@ (8002964 <__aeabi_dmul+0x35c>)
 8002630:	4293      	cmp	r3, r2
 8002632:	d055      	beq.n	80026e0 <__aeabi_dmul+0xd8>
 8002634:	4651      	mov	r1, sl
 8002636:	0f42      	lsrs	r2, r0, #29
 8002638:	00c9      	lsls	r1, r1, #3
 800263a:	430a      	orrs	r2, r1
 800263c:	2180      	movs	r1, #128	@ 0x80
 800263e:	0409      	lsls	r1, r1, #16
 8002640:	4311      	orrs	r1, r2
 8002642:	00c2      	lsls	r2, r0, #3
 8002644:	4690      	mov	r8, r2
 8002646:	4ac8      	ldr	r2, [pc, #800]	@ (8002968 <__aeabi_dmul+0x360>)
 8002648:	468a      	mov	sl, r1
 800264a:	4693      	mov	fp, r2
 800264c:	449b      	add	fp, r3
 800264e:	2300      	movs	r3, #0
 8002650:	2500      	movs	r5, #0
 8002652:	9302      	str	r3, [sp, #8]
 8002654:	033c      	lsls	r4, r7, #12
 8002656:	007b      	lsls	r3, r7, #1
 8002658:	0ffa      	lsrs	r2, r7, #31
 800265a:	9601      	str	r6, [sp, #4]
 800265c:	0b24      	lsrs	r4, r4, #12
 800265e:	0d5b      	lsrs	r3, r3, #21
 8002660:	9200      	str	r2, [sp, #0]
 8002662:	d100      	bne.n	8002666 <__aeabi_dmul+0x5e>
 8002664:	e188      	b.n	8002978 <__aeabi_dmul+0x370>
 8002666:	4abf      	ldr	r2, [pc, #764]	@ (8002964 <__aeabi_dmul+0x35c>)
 8002668:	4293      	cmp	r3, r2
 800266a:	d100      	bne.n	800266e <__aeabi_dmul+0x66>
 800266c:	e092      	b.n	8002794 <__aeabi_dmul+0x18c>
 800266e:	4abe      	ldr	r2, [pc, #760]	@ (8002968 <__aeabi_dmul+0x360>)
 8002670:	4694      	mov	ip, r2
 8002672:	4463      	add	r3, ip
 8002674:	449b      	add	fp, r3
 8002676:	2d0a      	cmp	r5, #10
 8002678:	dc42      	bgt.n	8002700 <__aeabi_dmul+0xf8>
 800267a:	00e4      	lsls	r4, r4, #3
 800267c:	0f73      	lsrs	r3, r6, #29
 800267e:	4323      	orrs	r3, r4
 8002680:	2480      	movs	r4, #128	@ 0x80
 8002682:	4649      	mov	r1, r9
 8002684:	0424      	lsls	r4, r4, #16
 8002686:	431c      	orrs	r4, r3
 8002688:	00f3      	lsls	r3, r6, #3
 800268a:	9301      	str	r3, [sp, #4]
 800268c:	9b00      	ldr	r3, [sp, #0]
 800268e:	2000      	movs	r0, #0
 8002690:	4059      	eors	r1, r3
 8002692:	b2cb      	uxtb	r3, r1
 8002694:	9303      	str	r3, [sp, #12]
 8002696:	2d02      	cmp	r5, #2
 8002698:	dc00      	bgt.n	800269c <__aeabi_dmul+0x94>
 800269a:	e094      	b.n	80027c6 <__aeabi_dmul+0x1be>
 800269c:	2301      	movs	r3, #1
 800269e:	40ab      	lsls	r3, r5
 80026a0:	001d      	movs	r5, r3
 80026a2:	23a6      	movs	r3, #166	@ 0xa6
 80026a4:	002a      	movs	r2, r5
 80026a6:	00db      	lsls	r3, r3, #3
 80026a8:	401a      	ands	r2, r3
 80026aa:	421d      	tst	r5, r3
 80026ac:	d000      	beq.n	80026b0 <__aeabi_dmul+0xa8>
 80026ae:	e229      	b.n	8002b04 <__aeabi_dmul+0x4fc>
 80026b0:	2390      	movs	r3, #144	@ 0x90
 80026b2:	009b      	lsls	r3, r3, #2
 80026b4:	421d      	tst	r5, r3
 80026b6:	d100      	bne.n	80026ba <__aeabi_dmul+0xb2>
 80026b8:	e24d      	b.n	8002b56 <__aeabi_dmul+0x54e>
 80026ba:	2300      	movs	r3, #0
 80026bc:	2480      	movs	r4, #128	@ 0x80
 80026be:	4699      	mov	r9, r3
 80026c0:	0324      	lsls	r4, r4, #12
 80026c2:	4ba8      	ldr	r3, [pc, #672]	@ (8002964 <__aeabi_dmul+0x35c>)
 80026c4:	0010      	movs	r0, r2
 80026c6:	464a      	mov	r2, r9
 80026c8:	051b      	lsls	r3, r3, #20
 80026ca:	4323      	orrs	r3, r4
 80026cc:	07d2      	lsls	r2, r2, #31
 80026ce:	4313      	orrs	r3, r2
 80026d0:	0019      	movs	r1, r3
 80026d2:	b005      	add	sp, #20
 80026d4:	bcf0      	pop	{r4, r5, r6, r7}
 80026d6:	46bb      	mov	fp, r7
 80026d8:	46b2      	mov	sl, r6
 80026da:	46a9      	mov	r9, r5
 80026dc:	46a0      	mov	r8, r4
 80026de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80026e0:	4652      	mov	r2, sl
 80026e2:	4302      	orrs	r2, r0
 80026e4:	4690      	mov	r8, r2
 80026e6:	d000      	beq.n	80026ea <__aeabi_dmul+0xe2>
 80026e8:	e1ac      	b.n	8002a44 <__aeabi_dmul+0x43c>
 80026ea:	469b      	mov	fp, r3
 80026ec:	2302      	movs	r3, #2
 80026ee:	4692      	mov	sl, r2
 80026f0:	2508      	movs	r5, #8
 80026f2:	9302      	str	r3, [sp, #8]
 80026f4:	e7ae      	b.n	8002654 <__aeabi_dmul+0x4c>
 80026f6:	9b00      	ldr	r3, [sp, #0]
 80026f8:	46a2      	mov	sl, r4
 80026fa:	4699      	mov	r9, r3
 80026fc:	9b01      	ldr	r3, [sp, #4]
 80026fe:	4698      	mov	r8, r3
 8002700:	9b02      	ldr	r3, [sp, #8]
 8002702:	2b02      	cmp	r3, #2
 8002704:	d100      	bne.n	8002708 <__aeabi_dmul+0x100>
 8002706:	e1ca      	b.n	8002a9e <__aeabi_dmul+0x496>
 8002708:	2b03      	cmp	r3, #3
 800270a:	d100      	bne.n	800270e <__aeabi_dmul+0x106>
 800270c:	e192      	b.n	8002a34 <__aeabi_dmul+0x42c>
 800270e:	2b01      	cmp	r3, #1
 8002710:	d110      	bne.n	8002734 <__aeabi_dmul+0x12c>
 8002712:	2300      	movs	r3, #0
 8002714:	2400      	movs	r4, #0
 8002716:	2200      	movs	r2, #0
 8002718:	e7d4      	b.n	80026c4 <__aeabi_dmul+0xbc>
 800271a:	2201      	movs	r2, #1
 800271c:	087b      	lsrs	r3, r7, #1
 800271e:	403a      	ands	r2, r7
 8002720:	4313      	orrs	r3, r2
 8002722:	4652      	mov	r2, sl
 8002724:	07d2      	lsls	r2, r2, #31
 8002726:	4313      	orrs	r3, r2
 8002728:	4698      	mov	r8, r3
 800272a:	4653      	mov	r3, sl
 800272c:	085b      	lsrs	r3, r3, #1
 800272e:	469a      	mov	sl, r3
 8002730:	9b03      	ldr	r3, [sp, #12]
 8002732:	4699      	mov	r9, r3
 8002734:	465b      	mov	r3, fp
 8002736:	1c58      	adds	r0, r3, #1
 8002738:	2380      	movs	r3, #128	@ 0x80
 800273a:	00db      	lsls	r3, r3, #3
 800273c:	445b      	add	r3, fp
 800273e:	2b00      	cmp	r3, #0
 8002740:	dc00      	bgt.n	8002744 <__aeabi_dmul+0x13c>
 8002742:	e1b1      	b.n	8002aa8 <__aeabi_dmul+0x4a0>
 8002744:	4642      	mov	r2, r8
 8002746:	0752      	lsls	r2, r2, #29
 8002748:	d00b      	beq.n	8002762 <__aeabi_dmul+0x15a>
 800274a:	220f      	movs	r2, #15
 800274c:	4641      	mov	r1, r8
 800274e:	400a      	ands	r2, r1
 8002750:	2a04      	cmp	r2, #4
 8002752:	d006      	beq.n	8002762 <__aeabi_dmul+0x15a>
 8002754:	4642      	mov	r2, r8
 8002756:	1d11      	adds	r1, r2, #4
 8002758:	4541      	cmp	r1, r8
 800275a:	4192      	sbcs	r2, r2
 800275c:	4688      	mov	r8, r1
 800275e:	4252      	negs	r2, r2
 8002760:	4492      	add	sl, r2
 8002762:	4652      	mov	r2, sl
 8002764:	01d2      	lsls	r2, r2, #7
 8002766:	d506      	bpl.n	8002776 <__aeabi_dmul+0x16e>
 8002768:	4652      	mov	r2, sl
 800276a:	4b80      	ldr	r3, [pc, #512]	@ (800296c <__aeabi_dmul+0x364>)
 800276c:	401a      	ands	r2, r3
 800276e:	2380      	movs	r3, #128	@ 0x80
 8002770:	4692      	mov	sl, r2
 8002772:	00db      	lsls	r3, r3, #3
 8002774:	18c3      	adds	r3, r0, r3
 8002776:	4a7e      	ldr	r2, [pc, #504]	@ (8002970 <__aeabi_dmul+0x368>)
 8002778:	4293      	cmp	r3, r2
 800277a:	dd00      	ble.n	800277e <__aeabi_dmul+0x176>
 800277c:	e18f      	b.n	8002a9e <__aeabi_dmul+0x496>
 800277e:	4642      	mov	r2, r8
 8002780:	08d1      	lsrs	r1, r2, #3
 8002782:	4652      	mov	r2, sl
 8002784:	0752      	lsls	r2, r2, #29
 8002786:	430a      	orrs	r2, r1
 8002788:	4651      	mov	r1, sl
 800278a:	055b      	lsls	r3, r3, #21
 800278c:	024c      	lsls	r4, r1, #9
 800278e:	0b24      	lsrs	r4, r4, #12
 8002790:	0d5b      	lsrs	r3, r3, #21
 8002792:	e797      	b.n	80026c4 <__aeabi_dmul+0xbc>
 8002794:	4b73      	ldr	r3, [pc, #460]	@ (8002964 <__aeabi_dmul+0x35c>)
 8002796:	4326      	orrs	r6, r4
 8002798:	469c      	mov	ip, r3
 800279a:	44e3      	add	fp, ip
 800279c:	2e00      	cmp	r6, #0
 800279e:	d100      	bne.n	80027a2 <__aeabi_dmul+0x19a>
 80027a0:	e16f      	b.n	8002a82 <__aeabi_dmul+0x47a>
 80027a2:	2303      	movs	r3, #3
 80027a4:	4649      	mov	r1, r9
 80027a6:	431d      	orrs	r5, r3
 80027a8:	9b00      	ldr	r3, [sp, #0]
 80027aa:	4059      	eors	r1, r3
 80027ac:	b2cb      	uxtb	r3, r1
 80027ae:	9303      	str	r3, [sp, #12]
 80027b0:	2d0a      	cmp	r5, #10
 80027b2:	dd00      	ble.n	80027b6 <__aeabi_dmul+0x1ae>
 80027b4:	e133      	b.n	8002a1e <__aeabi_dmul+0x416>
 80027b6:	2301      	movs	r3, #1
 80027b8:	40ab      	lsls	r3, r5
 80027ba:	001d      	movs	r5, r3
 80027bc:	2303      	movs	r3, #3
 80027be:	9302      	str	r3, [sp, #8]
 80027c0:	2288      	movs	r2, #136	@ 0x88
 80027c2:	422a      	tst	r2, r5
 80027c4:	d197      	bne.n	80026f6 <__aeabi_dmul+0xee>
 80027c6:	4642      	mov	r2, r8
 80027c8:	4643      	mov	r3, r8
 80027ca:	0412      	lsls	r2, r2, #16
 80027cc:	0c12      	lsrs	r2, r2, #16
 80027ce:	0016      	movs	r6, r2
 80027d0:	9801      	ldr	r0, [sp, #4]
 80027d2:	0c1d      	lsrs	r5, r3, #16
 80027d4:	0c03      	lsrs	r3, r0, #16
 80027d6:	0400      	lsls	r0, r0, #16
 80027d8:	0c00      	lsrs	r0, r0, #16
 80027da:	4346      	muls	r6, r0
 80027dc:	46b4      	mov	ip, r6
 80027de:	001e      	movs	r6, r3
 80027e0:	436e      	muls	r6, r5
 80027e2:	9600      	str	r6, [sp, #0]
 80027e4:	0016      	movs	r6, r2
 80027e6:	0007      	movs	r7, r0
 80027e8:	435e      	muls	r6, r3
 80027ea:	4661      	mov	r1, ip
 80027ec:	46b0      	mov	r8, r6
 80027ee:	436f      	muls	r7, r5
 80027f0:	0c0e      	lsrs	r6, r1, #16
 80027f2:	44b8      	add	r8, r7
 80027f4:	4446      	add	r6, r8
 80027f6:	42b7      	cmp	r7, r6
 80027f8:	d905      	bls.n	8002806 <__aeabi_dmul+0x1fe>
 80027fa:	2180      	movs	r1, #128	@ 0x80
 80027fc:	0249      	lsls	r1, r1, #9
 80027fe:	4688      	mov	r8, r1
 8002800:	9f00      	ldr	r7, [sp, #0]
 8002802:	4447      	add	r7, r8
 8002804:	9700      	str	r7, [sp, #0]
 8002806:	4661      	mov	r1, ip
 8002808:	0409      	lsls	r1, r1, #16
 800280a:	0c09      	lsrs	r1, r1, #16
 800280c:	0c37      	lsrs	r7, r6, #16
 800280e:	0436      	lsls	r6, r6, #16
 8002810:	468c      	mov	ip, r1
 8002812:	0031      	movs	r1, r6
 8002814:	4461      	add	r1, ip
 8002816:	9101      	str	r1, [sp, #4]
 8002818:	0011      	movs	r1, r2
 800281a:	0c26      	lsrs	r6, r4, #16
 800281c:	0424      	lsls	r4, r4, #16
 800281e:	0c24      	lsrs	r4, r4, #16
 8002820:	4361      	muls	r1, r4
 8002822:	468c      	mov	ip, r1
 8002824:	0021      	movs	r1, r4
 8002826:	4369      	muls	r1, r5
 8002828:	4689      	mov	r9, r1
 800282a:	4661      	mov	r1, ip
 800282c:	0c09      	lsrs	r1, r1, #16
 800282e:	4688      	mov	r8, r1
 8002830:	4372      	muls	r2, r6
 8002832:	444a      	add	r2, r9
 8002834:	4442      	add	r2, r8
 8002836:	4375      	muls	r5, r6
 8002838:	4591      	cmp	r9, r2
 800283a:	d903      	bls.n	8002844 <__aeabi_dmul+0x23c>
 800283c:	2180      	movs	r1, #128	@ 0x80
 800283e:	0249      	lsls	r1, r1, #9
 8002840:	4688      	mov	r8, r1
 8002842:	4445      	add	r5, r8
 8002844:	0c11      	lsrs	r1, r2, #16
 8002846:	4688      	mov	r8, r1
 8002848:	4661      	mov	r1, ip
 800284a:	0409      	lsls	r1, r1, #16
 800284c:	0c09      	lsrs	r1, r1, #16
 800284e:	468c      	mov	ip, r1
 8002850:	0412      	lsls	r2, r2, #16
 8002852:	4462      	add	r2, ip
 8002854:	18b9      	adds	r1, r7, r2
 8002856:	9102      	str	r1, [sp, #8]
 8002858:	4651      	mov	r1, sl
 800285a:	0c09      	lsrs	r1, r1, #16
 800285c:	468c      	mov	ip, r1
 800285e:	4651      	mov	r1, sl
 8002860:	040f      	lsls	r7, r1, #16
 8002862:	0c3f      	lsrs	r7, r7, #16
 8002864:	0039      	movs	r1, r7
 8002866:	4341      	muls	r1, r0
 8002868:	4445      	add	r5, r8
 800286a:	4688      	mov	r8, r1
 800286c:	4661      	mov	r1, ip
 800286e:	4341      	muls	r1, r0
 8002870:	468a      	mov	sl, r1
 8002872:	4641      	mov	r1, r8
 8002874:	4660      	mov	r0, ip
 8002876:	0c09      	lsrs	r1, r1, #16
 8002878:	4689      	mov	r9, r1
 800287a:	4358      	muls	r0, r3
 800287c:	437b      	muls	r3, r7
 800287e:	4453      	add	r3, sl
 8002880:	444b      	add	r3, r9
 8002882:	459a      	cmp	sl, r3
 8002884:	d903      	bls.n	800288e <__aeabi_dmul+0x286>
 8002886:	2180      	movs	r1, #128	@ 0x80
 8002888:	0249      	lsls	r1, r1, #9
 800288a:	4689      	mov	r9, r1
 800288c:	4448      	add	r0, r9
 800288e:	0c19      	lsrs	r1, r3, #16
 8002890:	4689      	mov	r9, r1
 8002892:	4641      	mov	r1, r8
 8002894:	0409      	lsls	r1, r1, #16
 8002896:	0c09      	lsrs	r1, r1, #16
 8002898:	4688      	mov	r8, r1
 800289a:	0039      	movs	r1, r7
 800289c:	4361      	muls	r1, r4
 800289e:	041b      	lsls	r3, r3, #16
 80028a0:	4443      	add	r3, r8
 80028a2:	4688      	mov	r8, r1
 80028a4:	4661      	mov	r1, ip
 80028a6:	434c      	muls	r4, r1
 80028a8:	4371      	muls	r1, r6
 80028aa:	468c      	mov	ip, r1
 80028ac:	4641      	mov	r1, r8
 80028ae:	4377      	muls	r7, r6
 80028b0:	0c0e      	lsrs	r6, r1, #16
 80028b2:	193f      	adds	r7, r7, r4
 80028b4:	19f6      	adds	r6, r6, r7
 80028b6:	4448      	add	r0, r9
 80028b8:	42b4      	cmp	r4, r6
 80028ba:	d903      	bls.n	80028c4 <__aeabi_dmul+0x2bc>
 80028bc:	2180      	movs	r1, #128	@ 0x80
 80028be:	0249      	lsls	r1, r1, #9
 80028c0:	4689      	mov	r9, r1
 80028c2:	44cc      	add	ip, r9
 80028c4:	9902      	ldr	r1, [sp, #8]
 80028c6:	9f00      	ldr	r7, [sp, #0]
 80028c8:	4689      	mov	r9, r1
 80028ca:	0431      	lsls	r1, r6, #16
 80028cc:	444f      	add	r7, r9
 80028ce:	4689      	mov	r9, r1
 80028d0:	4641      	mov	r1, r8
 80028d2:	4297      	cmp	r7, r2
 80028d4:	4192      	sbcs	r2, r2
 80028d6:	040c      	lsls	r4, r1, #16
 80028d8:	0c24      	lsrs	r4, r4, #16
 80028da:	444c      	add	r4, r9
 80028dc:	18ff      	adds	r7, r7, r3
 80028de:	4252      	negs	r2, r2
 80028e0:	1964      	adds	r4, r4, r5
 80028e2:	18a1      	adds	r1, r4, r2
 80028e4:	429f      	cmp	r7, r3
 80028e6:	419b      	sbcs	r3, r3
 80028e8:	4688      	mov	r8, r1
 80028ea:	4682      	mov	sl, r0
 80028ec:	425b      	negs	r3, r3
 80028ee:	4699      	mov	r9, r3
 80028f0:	4590      	cmp	r8, r2
 80028f2:	4192      	sbcs	r2, r2
 80028f4:	42ac      	cmp	r4, r5
 80028f6:	41a4      	sbcs	r4, r4
 80028f8:	44c2      	add	sl, r8
 80028fa:	44d1      	add	r9, sl
 80028fc:	4252      	negs	r2, r2
 80028fe:	4264      	negs	r4, r4
 8002900:	4314      	orrs	r4, r2
 8002902:	4599      	cmp	r9, r3
 8002904:	419b      	sbcs	r3, r3
 8002906:	4582      	cmp	sl, r0
 8002908:	4192      	sbcs	r2, r2
 800290a:	425b      	negs	r3, r3
 800290c:	4252      	negs	r2, r2
 800290e:	4313      	orrs	r3, r2
 8002910:	464a      	mov	r2, r9
 8002912:	0c36      	lsrs	r6, r6, #16
 8002914:	19a4      	adds	r4, r4, r6
 8002916:	18e3      	adds	r3, r4, r3
 8002918:	4463      	add	r3, ip
 800291a:	025b      	lsls	r3, r3, #9
 800291c:	0dd2      	lsrs	r2, r2, #23
 800291e:	431a      	orrs	r2, r3
 8002920:	9901      	ldr	r1, [sp, #4]
 8002922:	4692      	mov	sl, r2
 8002924:	027a      	lsls	r2, r7, #9
 8002926:	430a      	orrs	r2, r1
 8002928:	1e50      	subs	r0, r2, #1
 800292a:	4182      	sbcs	r2, r0
 800292c:	0dff      	lsrs	r7, r7, #23
 800292e:	4317      	orrs	r7, r2
 8002930:	464a      	mov	r2, r9
 8002932:	0252      	lsls	r2, r2, #9
 8002934:	4317      	orrs	r7, r2
 8002936:	46b8      	mov	r8, r7
 8002938:	01db      	lsls	r3, r3, #7
 800293a:	d500      	bpl.n	800293e <__aeabi_dmul+0x336>
 800293c:	e6ed      	b.n	800271a <__aeabi_dmul+0x112>
 800293e:	4b0d      	ldr	r3, [pc, #52]	@ (8002974 <__aeabi_dmul+0x36c>)
 8002940:	9a03      	ldr	r2, [sp, #12]
 8002942:	445b      	add	r3, fp
 8002944:	4691      	mov	r9, r2
 8002946:	2b00      	cmp	r3, #0
 8002948:	dc00      	bgt.n	800294c <__aeabi_dmul+0x344>
 800294a:	e0ac      	b.n	8002aa6 <__aeabi_dmul+0x49e>
 800294c:	003a      	movs	r2, r7
 800294e:	0752      	lsls	r2, r2, #29
 8002950:	d100      	bne.n	8002954 <__aeabi_dmul+0x34c>
 8002952:	e710      	b.n	8002776 <__aeabi_dmul+0x16e>
 8002954:	220f      	movs	r2, #15
 8002956:	4658      	mov	r0, fp
 8002958:	403a      	ands	r2, r7
 800295a:	2a04      	cmp	r2, #4
 800295c:	d000      	beq.n	8002960 <__aeabi_dmul+0x358>
 800295e:	e6f9      	b.n	8002754 <__aeabi_dmul+0x14c>
 8002960:	e709      	b.n	8002776 <__aeabi_dmul+0x16e>
 8002962:	46c0      	nop			@ (mov r8, r8)
 8002964:	000007ff 	.word	0x000007ff
 8002968:	fffffc01 	.word	0xfffffc01
 800296c:	feffffff 	.word	0xfeffffff
 8002970:	000007fe 	.word	0x000007fe
 8002974:	000003ff 	.word	0x000003ff
 8002978:	0022      	movs	r2, r4
 800297a:	4332      	orrs	r2, r6
 800297c:	d06f      	beq.n	8002a5e <__aeabi_dmul+0x456>
 800297e:	2c00      	cmp	r4, #0
 8002980:	d100      	bne.n	8002984 <__aeabi_dmul+0x37c>
 8002982:	e0c2      	b.n	8002b0a <__aeabi_dmul+0x502>
 8002984:	0020      	movs	r0, r4
 8002986:	f000 fea9 	bl	80036dc <__clzsi2>
 800298a:	0002      	movs	r2, r0
 800298c:	0003      	movs	r3, r0
 800298e:	3a0b      	subs	r2, #11
 8002990:	201d      	movs	r0, #29
 8002992:	1a82      	subs	r2, r0, r2
 8002994:	0030      	movs	r0, r6
 8002996:	0019      	movs	r1, r3
 8002998:	40d0      	lsrs	r0, r2
 800299a:	3908      	subs	r1, #8
 800299c:	408c      	lsls	r4, r1
 800299e:	0002      	movs	r2, r0
 80029a0:	4322      	orrs	r2, r4
 80029a2:	0034      	movs	r4, r6
 80029a4:	408c      	lsls	r4, r1
 80029a6:	4659      	mov	r1, fp
 80029a8:	1acb      	subs	r3, r1, r3
 80029aa:	4986      	ldr	r1, [pc, #536]	@ (8002bc4 <__aeabi_dmul+0x5bc>)
 80029ac:	468b      	mov	fp, r1
 80029ae:	449b      	add	fp, r3
 80029b0:	2d0a      	cmp	r5, #10
 80029b2:	dd00      	ble.n	80029b6 <__aeabi_dmul+0x3ae>
 80029b4:	e6a4      	b.n	8002700 <__aeabi_dmul+0xf8>
 80029b6:	4649      	mov	r1, r9
 80029b8:	9b00      	ldr	r3, [sp, #0]
 80029ba:	9401      	str	r4, [sp, #4]
 80029bc:	4059      	eors	r1, r3
 80029be:	b2cb      	uxtb	r3, r1
 80029c0:	0014      	movs	r4, r2
 80029c2:	2000      	movs	r0, #0
 80029c4:	9303      	str	r3, [sp, #12]
 80029c6:	2d02      	cmp	r5, #2
 80029c8:	dd00      	ble.n	80029cc <__aeabi_dmul+0x3c4>
 80029ca:	e667      	b.n	800269c <__aeabi_dmul+0x94>
 80029cc:	e6fb      	b.n	80027c6 <__aeabi_dmul+0x1be>
 80029ce:	4653      	mov	r3, sl
 80029d0:	4303      	orrs	r3, r0
 80029d2:	4698      	mov	r8, r3
 80029d4:	d03c      	beq.n	8002a50 <__aeabi_dmul+0x448>
 80029d6:	4653      	mov	r3, sl
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d100      	bne.n	80029de <__aeabi_dmul+0x3d6>
 80029dc:	e0a3      	b.n	8002b26 <__aeabi_dmul+0x51e>
 80029de:	4650      	mov	r0, sl
 80029e0:	f000 fe7c 	bl	80036dc <__clzsi2>
 80029e4:	230b      	movs	r3, #11
 80029e6:	425b      	negs	r3, r3
 80029e8:	469c      	mov	ip, r3
 80029ea:	0002      	movs	r2, r0
 80029ec:	4484      	add	ip, r0
 80029ee:	0011      	movs	r1, r2
 80029f0:	4650      	mov	r0, sl
 80029f2:	3908      	subs	r1, #8
 80029f4:	4088      	lsls	r0, r1
 80029f6:	231d      	movs	r3, #29
 80029f8:	4680      	mov	r8, r0
 80029fa:	4660      	mov	r0, ip
 80029fc:	1a1b      	subs	r3, r3, r0
 80029fe:	0020      	movs	r0, r4
 8002a00:	40d8      	lsrs	r0, r3
 8002a02:	0003      	movs	r3, r0
 8002a04:	4640      	mov	r0, r8
 8002a06:	4303      	orrs	r3, r0
 8002a08:	469a      	mov	sl, r3
 8002a0a:	0023      	movs	r3, r4
 8002a0c:	408b      	lsls	r3, r1
 8002a0e:	4698      	mov	r8, r3
 8002a10:	4b6c      	ldr	r3, [pc, #432]	@ (8002bc4 <__aeabi_dmul+0x5bc>)
 8002a12:	2500      	movs	r5, #0
 8002a14:	1a9b      	subs	r3, r3, r2
 8002a16:	469b      	mov	fp, r3
 8002a18:	2300      	movs	r3, #0
 8002a1a:	9302      	str	r3, [sp, #8]
 8002a1c:	e61a      	b.n	8002654 <__aeabi_dmul+0x4c>
 8002a1e:	2d0f      	cmp	r5, #15
 8002a20:	d000      	beq.n	8002a24 <__aeabi_dmul+0x41c>
 8002a22:	e0c9      	b.n	8002bb8 <__aeabi_dmul+0x5b0>
 8002a24:	2380      	movs	r3, #128	@ 0x80
 8002a26:	4652      	mov	r2, sl
 8002a28:	031b      	lsls	r3, r3, #12
 8002a2a:	421a      	tst	r2, r3
 8002a2c:	d002      	beq.n	8002a34 <__aeabi_dmul+0x42c>
 8002a2e:	421c      	tst	r4, r3
 8002a30:	d100      	bne.n	8002a34 <__aeabi_dmul+0x42c>
 8002a32:	e092      	b.n	8002b5a <__aeabi_dmul+0x552>
 8002a34:	2480      	movs	r4, #128	@ 0x80
 8002a36:	4653      	mov	r3, sl
 8002a38:	0324      	lsls	r4, r4, #12
 8002a3a:	431c      	orrs	r4, r3
 8002a3c:	0324      	lsls	r4, r4, #12
 8002a3e:	4642      	mov	r2, r8
 8002a40:	0b24      	lsrs	r4, r4, #12
 8002a42:	e63e      	b.n	80026c2 <__aeabi_dmul+0xba>
 8002a44:	469b      	mov	fp, r3
 8002a46:	2303      	movs	r3, #3
 8002a48:	4680      	mov	r8, r0
 8002a4a:	250c      	movs	r5, #12
 8002a4c:	9302      	str	r3, [sp, #8]
 8002a4e:	e601      	b.n	8002654 <__aeabi_dmul+0x4c>
 8002a50:	2300      	movs	r3, #0
 8002a52:	469a      	mov	sl, r3
 8002a54:	469b      	mov	fp, r3
 8002a56:	3301      	adds	r3, #1
 8002a58:	2504      	movs	r5, #4
 8002a5a:	9302      	str	r3, [sp, #8]
 8002a5c:	e5fa      	b.n	8002654 <__aeabi_dmul+0x4c>
 8002a5e:	2101      	movs	r1, #1
 8002a60:	430d      	orrs	r5, r1
 8002a62:	2d0a      	cmp	r5, #10
 8002a64:	dd00      	ble.n	8002a68 <__aeabi_dmul+0x460>
 8002a66:	e64b      	b.n	8002700 <__aeabi_dmul+0xf8>
 8002a68:	4649      	mov	r1, r9
 8002a6a:	9800      	ldr	r0, [sp, #0]
 8002a6c:	4041      	eors	r1, r0
 8002a6e:	b2c9      	uxtb	r1, r1
 8002a70:	9103      	str	r1, [sp, #12]
 8002a72:	2d02      	cmp	r5, #2
 8002a74:	dc00      	bgt.n	8002a78 <__aeabi_dmul+0x470>
 8002a76:	e096      	b.n	8002ba6 <__aeabi_dmul+0x59e>
 8002a78:	2300      	movs	r3, #0
 8002a7a:	2400      	movs	r4, #0
 8002a7c:	2001      	movs	r0, #1
 8002a7e:	9301      	str	r3, [sp, #4]
 8002a80:	e60c      	b.n	800269c <__aeabi_dmul+0x94>
 8002a82:	4649      	mov	r1, r9
 8002a84:	2302      	movs	r3, #2
 8002a86:	9a00      	ldr	r2, [sp, #0]
 8002a88:	432b      	orrs	r3, r5
 8002a8a:	4051      	eors	r1, r2
 8002a8c:	b2ca      	uxtb	r2, r1
 8002a8e:	9203      	str	r2, [sp, #12]
 8002a90:	2b0a      	cmp	r3, #10
 8002a92:	dd00      	ble.n	8002a96 <__aeabi_dmul+0x48e>
 8002a94:	e634      	b.n	8002700 <__aeabi_dmul+0xf8>
 8002a96:	2d00      	cmp	r5, #0
 8002a98:	d157      	bne.n	8002b4a <__aeabi_dmul+0x542>
 8002a9a:	9b03      	ldr	r3, [sp, #12]
 8002a9c:	4699      	mov	r9, r3
 8002a9e:	2400      	movs	r4, #0
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	4b49      	ldr	r3, [pc, #292]	@ (8002bc8 <__aeabi_dmul+0x5c0>)
 8002aa4:	e60e      	b.n	80026c4 <__aeabi_dmul+0xbc>
 8002aa6:	4658      	mov	r0, fp
 8002aa8:	2101      	movs	r1, #1
 8002aaa:	1ac9      	subs	r1, r1, r3
 8002aac:	2938      	cmp	r1, #56	@ 0x38
 8002aae:	dd00      	ble.n	8002ab2 <__aeabi_dmul+0x4aa>
 8002ab0:	e62f      	b.n	8002712 <__aeabi_dmul+0x10a>
 8002ab2:	291f      	cmp	r1, #31
 8002ab4:	dd56      	ble.n	8002b64 <__aeabi_dmul+0x55c>
 8002ab6:	221f      	movs	r2, #31
 8002ab8:	4654      	mov	r4, sl
 8002aba:	4252      	negs	r2, r2
 8002abc:	1ad3      	subs	r3, r2, r3
 8002abe:	40dc      	lsrs	r4, r3
 8002ac0:	2920      	cmp	r1, #32
 8002ac2:	d007      	beq.n	8002ad4 <__aeabi_dmul+0x4cc>
 8002ac4:	4b41      	ldr	r3, [pc, #260]	@ (8002bcc <__aeabi_dmul+0x5c4>)
 8002ac6:	4642      	mov	r2, r8
 8002ac8:	469c      	mov	ip, r3
 8002aca:	4653      	mov	r3, sl
 8002acc:	4460      	add	r0, ip
 8002ace:	4083      	lsls	r3, r0
 8002ad0:	431a      	orrs	r2, r3
 8002ad2:	4690      	mov	r8, r2
 8002ad4:	4642      	mov	r2, r8
 8002ad6:	2107      	movs	r1, #7
 8002ad8:	1e53      	subs	r3, r2, #1
 8002ada:	419a      	sbcs	r2, r3
 8002adc:	000b      	movs	r3, r1
 8002ade:	4322      	orrs	r2, r4
 8002ae0:	4013      	ands	r3, r2
 8002ae2:	2400      	movs	r4, #0
 8002ae4:	4211      	tst	r1, r2
 8002ae6:	d009      	beq.n	8002afc <__aeabi_dmul+0x4f4>
 8002ae8:	230f      	movs	r3, #15
 8002aea:	4013      	ands	r3, r2
 8002aec:	2b04      	cmp	r3, #4
 8002aee:	d05d      	beq.n	8002bac <__aeabi_dmul+0x5a4>
 8002af0:	1d11      	adds	r1, r2, #4
 8002af2:	4291      	cmp	r1, r2
 8002af4:	419b      	sbcs	r3, r3
 8002af6:	000a      	movs	r2, r1
 8002af8:	425b      	negs	r3, r3
 8002afa:	075b      	lsls	r3, r3, #29
 8002afc:	08d2      	lsrs	r2, r2, #3
 8002afe:	431a      	orrs	r2, r3
 8002b00:	2300      	movs	r3, #0
 8002b02:	e5df      	b.n	80026c4 <__aeabi_dmul+0xbc>
 8002b04:	9b03      	ldr	r3, [sp, #12]
 8002b06:	4699      	mov	r9, r3
 8002b08:	e5fa      	b.n	8002700 <__aeabi_dmul+0xf8>
 8002b0a:	9801      	ldr	r0, [sp, #4]
 8002b0c:	f000 fde6 	bl	80036dc <__clzsi2>
 8002b10:	0002      	movs	r2, r0
 8002b12:	0003      	movs	r3, r0
 8002b14:	3215      	adds	r2, #21
 8002b16:	3320      	adds	r3, #32
 8002b18:	2a1c      	cmp	r2, #28
 8002b1a:	dc00      	bgt.n	8002b1e <__aeabi_dmul+0x516>
 8002b1c:	e738      	b.n	8002990 <__aeabi_dmul+0x388>
 8002b1e:	9a01      	ldr	r2, [sp, #4]
 8002b20:	3808      	subs	r0, #8
 8002b22:	4082      	lsls	r2, r0
 8002b24:	e73f      	b.n	80029a6 <__aeabi_dmul+0x39e>
 8002b26:	f000 fdd9 	bl	80036dc <__clzsi2>
 8002b2a:	2315      	movs	r3, #21
 8002b2c:	469c      	mov	ip, r3
 8002b2e:	4484      	add	ip, r0
 8002b30:	0002      	movs	r2, r0
 8002b32:	4663      	mov	r3, ip
 8002b34:	3220      	adds	r2, #32
 8002b36:	2b1c      	cmp	r3, #28
 8002b38:	dc00      	bgt.n	8002b3c <__aeabi_dmul+0x534>
 8002b3a:	e758      	b.n	80029ee <__aeabi_dmul+0x3e6>
 8002b3c:	2300      	movs	r3, #0
 8002b3e:	4698      	mov	r8, r3
 8002b40:	0023      	movs	r3, r4
 8002b42:	3808      	subs	r0, #8
 8002b44:	4083      	lsls	r3, r0
 8002b46:	469a      	mov	sl, r3
 8002b48:	e762      	b.n	8002a10 <__aeabi_dmul+0x408>
 8002b4a:	001d      	movs	r5, r3
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	2400      	movs	r4, #0
 8002b50:	2002      	movs	r0, #2
 8002b52:	9301      	str	r3, [sp, #4]
 8002b54:	e5a2      	b.n	800269c <__aeabi_dmul+0x94>
 8002b56:	9002      	str	r0, [sp, #8]
 8002b58:	e632      	b.n	80027c0 <__aeabi_dmul+0x1b8>
 8002b5a:	431c      	orrs	r4, r3
 8002b5c:	9b00      	ldr	r3, [sp, #0]
 8002b5e:	9a01      	ldr	r2, [sp, #4]
 8002b60:	4699      	mov	r9, r3
 8002b62:	e5ae      	b.n	80026c2 <__aeabi_dmul+0xba>
 8002b64:	4b1a      	ldr	r3, [pc, #104]	@ (8002bd0 <__aeabi_dmul+0x5c8>)
 8002b66:	4652      	mov	r2, sl
 8002b68:	18c3      	adds	r3, r0, r3
 8002b6a:	4640      	mov	r0, r8
 8002b6c:	409a      	lsls	r2, r3
 8002b6e:	40c8      	lsrs	r0, r1
 8002b70:	4302      	orrs	r2, r0
 8002b72:	4640      	mov	r0, r8
 8002b74:	4098      	lsls	r0, r3
 8002b76:	0003      	movs	r3, r0
 8002b78:	1e58      	subs	r0, r3, #1
 8002b7a:	4183      	sbcs	r3, r0
 8002b7c:	4654      	mov	r4, sl
 8002b7e:	431a      	orrs	r2, r3
 8002b80:	40cc      	lsrs	r4, r1
 8002b82:	0753      	lsls	r3, r2, #29
 8002b84:	d009      	beq.n	8002b9a <__aeabi_dmul+0x592>
 8002b86:	230f      	movs	r3, #15
 8002b88:	4013      	ands	r3, r2
 8002b8a:	2b04      	cmp	r3, #4
 8002b8c:	d005      	beq.n	8002b9a <__aeabi_dmul+0x592>
 8002b8e:	1d13      	adds	r3, r2, #4
 8002b90:	4293      	cmp	r3, r2
 8002b92:	4192      	sbcs	r2, r2
 8002b94:	4252      	negs	r2, r2
 8002b96:	18a4      	adds	r4, r4, r2
 8002b98:	001a      	movs	r2, r3
 8002b9a:	0223      	lsls	r3, r4, #8
 8002b9c:	d508      	bpl.n	8002bb0 <__aeabi_dmul+0x5a8>
 8002b9e:	2301      	movs	r3, #1
 8002ba0:	2400      	movs	r4, #0
 8002ba2:	2200      	movs	r2, #0
 8002ba4:	e58e      	b.n	80026c4 <__aeabi_dmul+0xbc>
 8002ba6:	4689      	mov	r9, r1
 8002ba8:	2400      	movs	r4, #0
 8002baa:	e58b      	b.n	80026c4 <__aeabi_dmul+0xbc>
 8002bac:	2300      	movs	r3, #0
 8002bae:	e7a5      	b.n	8002afc <__aeabi_dmul+0x4f4>
 8002bb0:	0763      	lsls	r3, r4, #29
 8002bb2:	0264      	lsls	r4, r4, #9
 8002bb4:	0b24      	lsrs	r4, r4, #12
 8002bb6:	e7a1      	b.n	8002afc <__aeabi_dmul+0x4f4>
 8002bb8:	9b00      	ldr	r3, [sp, #0]
 8002bba:	46a2      	mov	sl, r4
 8002bbc:	4699      	mov	r9, r3
 8002bbe:	9b01      	ldr	r3, [sp, #4]
 8002bc0:	4698      	mov	r8, r3
 8002bc2:	e737      	b.n	8002a34 <__aeabi_dmul+0x42c>
 8002bc4:	fffffc0d 	.word	0xfffffc0d
 8002bc8:	000007ff 	.word	0x000007ff
 8002bcc:	0000043e 	.word	0x0000043e
 8002bd0:	0000041e 	.word	0x0000041e

08002bd4 <__aeabi_dsub>:
 8002bd4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002bd6:	4657      	mov	r7, sl
 8002bd8:	464e      	mov	r6, r9
 8002bda:	4645      	mov	r5, r8
 8002bdc:	46de      	mov	lr, fp
 8002bde:	b5e0      	push	{r5, r6, r7, lr}
 8002be0:	b083      	sub	sp, #12
 8002be2:	9000      	str	r0, [sp, #0]
 8002be4:	9101      	str	r1, [sp, #4]
 8002be6:	030c      	lsls	r4, r1, #12
 8002be8:	004d      	lsls	r5, r1, #1
 8002bea:	0fce      	lsrs	r6, r1, #31
 8002bec:	0a61      	lsrs	r1, r4, #9
 8002bee:	9c00      	ldr	r4, [sp, #0]
 8002bf0:	005f      	lsls	r7, r3, #1
 8002bf2:	0f64      	lsrs	r4, r4, #29
 8002bf4:	430c      	orrs	r4, r1
 8002bf6:	9900      	ldr	r1, [sp, #0]
 8002bf8:	9200      	str	r2, [sp, #0]
 8002bfa:	9301      	str	r3, [sp, #4]
 8002bfc:	00c8      	lsls	r0, r1, #3
 8002bfe:	0319      	lsls	r1, r3, #12
 8002c00:	0d7b      	lsrs	r3, r7, #21
 8002c02:	4699      	mov	r9, r3
 8002c04:	9b01      	ldr	r3, [sp, #4]
 8002c06:	4fcc      	ldr	r7, [pc, #816]	@ (8002f38 <__aeabi_dsub+0x364>)
 8002c08:	0fdb      	lsrs	r3, r3, #31
 8002c0a:	469c      	mov	ip, r3
 8002c0c:	0a4b      	lsrs	r3, r1, #9
 8002c0e:	9900      	ldr	r1, [sp, #0]
 8002c10:	4680      	mov	r8, r0
 8002c12:	0f49      	lsrs	r1, r1, #29
 8002c14:	4319      	orrs	r1, r3
 8002c16:	9b00      	ldr	r3, [sp, #0]
 8002c18:	468b      	mov	fp, r1
 8002c1a:	00da      	lsls	r2, r3, #3
 8002c1c:	4692      	mov	sl, r2
 8002c1e:	0d6d      	lsrs	r5, r5, #21
 8002c20:	45b9      	cmp	r9, r7
 8002c22:	d100      	bne.n	8002c26 <__aeabi_dsub+0x52>
 8002c24:	e0bf      	b.n	8002da6 <__aeabi_dsub+0x1d2>
 8002c26:	2301      	movs	r3, #1
 8002c28:	4661      	mov	r1, ip
 8002c2a:	4059      	eors	r1, r3
 8002c2c:	464b      	mov	r3, r9
 8002c2e:	468c      	mov	ip, r1
 8002c30:	1aeb      	subs	r3, r5, r3
 8002c32:	428e      	cmp	r6, r1
 8002c34:	d075      	beq.n	8002d22 <__aeabi_dsub+0x14e>
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	dc00      	bgt.n	8002c3c <__aeabi_dsub+0x68>
 8002c3a:	e2a3      	b.n	8003184 <__aeabi_dsub+0x5b0>
 8002c3c:	4649      	mov	r1, r9
 8002c3e:	2900      	cmp	r1, #0
 8002c40:	d100      	bne.n	8002c44 <__aeabi_dsub+0x70>
 8002c42:	e0ce      	b.n	8002de2 <__aeabi_dsub+0x20e>
 8002c44:	42bd      	cmp	r5, r7
 8002c46:	d100      	bne.n	8002c4a <__aeabi_dsub+0x76>
 8002c48:	e200      	b.n	800304c <__aeabi_dsub+0x478>
 8002c4a:	2701      	movs	r7, #1
 8002c4c:	2b38      	cmp	r3, #56	@ 0x38
 8002c4e:	dc19      	bgt.n	8002c84 <__aeabi_dsub+0xb0>
 8002c50:	2780      	movs	r7, #128	@ 0x80
 8002c52:	4659      	mov	r1, fp
 8002c54:	043f      	lsls	r7, r7, #16
 8002c56:	4339      	orrs	r1, r7
 8002c58:	468b      	mov	fp, r1
 8002c5a:	2b1f      	cmp	r3, #31
 8002c5c:	dd00      	ble.n	8002c60 <__aeabi_dsub+0x8c>
 8002c5e:	e1fa      	b.n	8003056 <__aeabi_dsub+0x482>
 8002c60:	2720      	movs	r7, #32
 8002c62:	1af9      	subs	r1, r7, r3
 8002c64:	468c      	mov	ip, r1
 8002c66:	4659      	mov	r1, fp
 8002c68:	4667      	mov	r7, ip
 8002c6a:	40b9      	lsls	r1, r7
 8002c6c:	000f      	movs	r7, r1
 8002c6e:	0011      	movs	r1, r2
 8002c70:	40d9      	lsrs	r1, r3
 8002c72:	430f      	orrs	r7, r1
 8002c74:	4661      	mov	r1, ip
 8002c76:	408a      	lsls	r2, r1
 8002c78:	1e51      	subs	r1, r2, #1
 8002c7a:	418a      	sbcs	r2, r1
 8002c7c:	4659      	mov	r1, fp
 8002c7e:	40d9      	lsrs	r1, r3
 8002c80:	4317      	orrs	r7, r2
 8002c82:	1a64      	subs	r4, r4, r1
 8002c84:	1bc7      	subs	r7, r0, r7
 8002c86:	42b8      	cmp	r0, r7
 8002c88:	4180      	sbcs	r0, r0
 8002c8a:	4240      	negs	r0, r0
 8002c8c:	1a24      	subs	r4, r4, r0
 8002c8e:	0223      	lsls	r3, r4, #8
 8002c90:	d400      	bmi.n	8002c94 <__aeabi_dsub+0xc0>
 8002c92:	e140      	b.n	8002f16 <__aeabi_dsub+0x342>
 8002c94:	0264      	lsls	r4, r4, #9
 8002c96:	0a64      	lsrs	r4, r4, #9
 8002c98:	2c00      	cmp	r4, #0
 8002c9a:	d100      	bne.n	8002c9e <__aeabi_dsub+0xca>
 8002c9c:	e154      	b.n	8002f48 <__aeabi_dsub+0x374>
 8002c9e:	0020      	movs	r0, r4
 8002ca0:	f000 fd1c 	bl	80036dc <__clzsi2>
 8002ca4:	0003      	movs	r3, r0
 8002ca6:	3b08      	subs	r3, #8
 8002ca8:	2120      	movs	r1, #32
 8002caa:	0038      	movs	r0, r7
 8002cac:	1aca      	subs	r2, r1, r3
 8002cae:	40d0      	lsrs	r0, r2
 8002cb0:	409c      	lsls	r4, r3
 8002cb2:	0002      	movs	r2, r0
 8002cb4:	409f      	lsls	r7, r3
 8002cb6:	4322      	orrs	r2, r4
 8002cb8:	429d      	cmp	r5, r3
 8002cba:	dd00      	ble.n	8002cbe <__aeabi_dsub+0xea>
 8002cbc:	e1a6      	b.n	800300c <__aeabi_dsub+0x438>
 8002cbe:	1b58      	subs	r0, r3, r5
 8002cc0:	3001      	adds	r0, #1
 8002cc2:	1a09      	subs	r1, r1, r0
 8002cc4:	003c      	movs	r4, r7
 8002cc6:	408f      	lsls	r7, r1
 8002cc8:	40c4      	lsrs	r4, r0
 8002cca:	1e7b      	subs	r3, r7, #1
 8002ccc:	419f      	sbcs	r7, r3
 8002cce:	0013      	movs	r3, r2
 8002cd0:	408b      	lsls	r3, r1
 8002cd2:	4327      	orrs	r7, r4
 8002cd4:	431f      	orrs	r7, r3
 8002cd6:	40c2      	lsrs	r2, r0
 8002cd8:	003b      	movs	r3, r7
 8002cda:	0014      	movs	r4, r2
 8002cdc:	2500      	movs	r5, #0
 8002cde:	4313      	orrs	r3, r2
 8002ce0:	d100      	bne.n	8002ce4 <__aeabi_dsub+0x110>
 8002ce2:	e1f7      	b.n	80030d4 <__aeabi_dsub+0x500>
 8002ce4:	077b      	lsls	r3, r7, #29
 8002ce6:	d100      	bne.n	8002cea <__aeabi_dsub+0x116>
 8002ce8:	e377      	b.n	80033da <__aeabi_dsub+0x806>
 8002cea:	230f      	movs	r3, #15
 8002cec:	0038      	movs	r0, r7
 8002cee:	403b      	ands	r3, r7
 8002cf0:	2b04      	cmp	r3, #4
 8002cf2:	d004      	beq.n	8002cfe <__aeabi_dsub+0x12a>
 8002cf4:	1d38      	adds	r0, r7, #4
 8002cf6:	42b8      	cmp	r0, r7
 8002cf8:	41bf      	sbcs	r7, r7
 8002cfa:	427f      	negs	r7, r7
 8002cfc:	19e4      	adds	r4, r4, r7
 8002cfe:	0223      	lsls	r3, r4, #8
 8002d00:	d400      	bmi.n	8002d04 <__aeabi_dsub+0x130>
 8002d02:	e368      	b.n	80033d6 <__aeabi_dsub+0x802>
 8002d04:	4b8c      	ldr	r3, [pc, #560]	@ (8002f38 <__aeabi_dsub+0x364>)
 8002d06:	3501      	adds	r5, #1
 8002d08:	429d      	cmp	r5, r3
 8002d0a:	d100      	bne.n	8002d0e <__aeabi_dsub+0x13a>
 8002d0c:	e0f4      	b.n	8002ef8 <__aeabi_dsub+0x324>
 8002d0e:	4b8b      	ldr	r3, [pc, #556]	@ (8002f3c <__aeabi_dsub+0x368>)
 8002d10:	056d      	lsls	r5, r5, #21
 8002d12:	401c      	ands	r4, r3
 8002d14:	0d6d      	lsrs	r5, r5, #21
 8002d16:	0767      	lsls	r7, r4, #29
 8002d18:	08c0      	lsrs	r0, r0, #3
 8002d1a:	0264      	lsls	r4, r4, #9
 8002d1c:	4307      	orrs	r7, r0
 8002d1e:	0b24      	lsrs	r4, r4, #12
 8002d20:	e0ec      	b.n	8002efc <__aeabi_dsub+0x328>
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	dc00      	bgt.n	8002d28 <__aeabi_dsub+0x154>
 8002d26:	e329      	b.n	800337c <__aeabi_dsub+0x7a8>
 8002d28:	4649      	mov	r1, r9
 8002d2a:	2900      	cmp	r1, #0
 8002d2c:	d000      	beq.n	8002d30 <__aeabi_dsub+0x15c>
 8002d2e:	e0d6      	b.n	8002ede <__aeabi_dsub+0x30a>
 8002d30:	4659      	mov	r1, fp
 8002d32:	4311      	orrs	r1, r2
 8002d34:	d100      	bne.n	8002d38 <__aeabi_dsub+0x164>
 8002d36:	e12e      	b.n	8002f96 <__aeabi_dsub+0x3c2>
 8002d38:	1e59      	subs	r1, r3, #1
 8002d3a:	2b01      	cmp	r3, #1
 8002d3c:	d100      	bne.n	8002d40 <__aeabi_dsub+0x16c>
 8002d3e:	e1e6      	b.n	800310e <__aeabi_dsub+0x53a>
 8002d40:	42bb      	cmp	r3, r7
 8002d42:	d100      	bne.n	8002d46 <__aeabi_dsub+0x172>
 8002d44:	e182      	b.n	800304c <__aeabi_dsub+0x478>
 8002d46:	2701      	movs	r7, #1
 8002d48:	000b      	movs	r3, r1
 8002d4a:	2938      	cmp	r1, #56	@ 0x38
 8002d4c:	dc14      	bgt.n	8002d78 <__aeabi_dsub+0x1a4>
 8002d4e:	2b1f      	cmp	r3, #31
 8002d50:	dd00      	ble.n	8002d54 <__aeabi_dsub+0x180>
 8002d52:	e23c      	b.n	80031ce <__aeabi_dsub+0x5fa>
 8002d54:	2720      	movs	r7, #32
 8002d56:	1af9      	subs	r1, r7, r3
 8002d58:	468c      	mov	ip, r1
 8002d5a:	4659      	mov	r1, fp
 8002d5c:	4667      	mov	r7, ip
 8002d5e:	40b9      	lsls	r1, r7
 8002d60:	000f      	movs	r7, r1
 8002d62:	0011      	movs	r1, r2
 8002d64:	40d9      	lsrs	r1, r3
 8002d66:	430f      	orrs	r7, r1
 8002d68:	4661      	mov	r1, ip
 8002d6a:	408a      	lsls	r2, r1
 8002d6c:	1e51      	subs	r1, r2, #1
 8002d6e:	418a      	sbcs	r2, r1
 8002d70:	4659      	mov	r1, fp
 8002d72:	40d9      	lsrs	r1, r3
 8002d74:	4317      	orrs	r7, r2
 8002d76:	1864      	adds	r4, r4, r1
 8002d78:	183f      	adds	r7, r7, r0
 8002d7a:	4287      	cmp	r7, r0
 8002d7c:	4180      	sbcs	r0, r0
 8002d7e:	4240      	negs	r0, r0
 8002d80:	1824      	adds	r4, r4, r0
 8002d82:	0223      	lsls	r3, r4, #8
 8002d84:	d400      	bmi.n	8002d88 <__aeabi_dsub+0x1b4>
 8002d86:	e0c6      	b.n	8002f16 <__aeabi_dsub+0x342>
 8002d88:	4b6b      	ldr	r3, [pc, #428]	@ (8002f38 <__aeabi_dsub+0x364>)
 8002d8a:	3501      	adds	r5, #1
 8002d8c:	429d      	cmp	r5, r3
 8002d8e:	d100      	bne.n	8002d92 <__aeabi_dsub+0x1be>
 8002d90:	e0b2      	b.n	8002ef8 <__aeabi_dsub+0x324>
 8002d92:	2101      	movs	r1, #1
 8002d94:	4b69      	ldr	r3, [pc, #420]	@ (8002f3c <__aeabi_dsub+0x368>)
 8002d96:	087a      	lsrs	r2, r7, #1
 8002d98:	401c      	ands	r4, r3
 8002d9a:	4039      	ands	r1, r7
 8002d9c:	430a      	orrs	r2, r1
 8002d9e:	07e7      	lsls	r7, r4, #31
 8002da0:	4317      	orrs	r7, r2
 8002da2:	0864      	lsrs	r4, r4, #1
 8002da4:	e79e      	b.n	8002ce4 <__aeabi_dsub+0x110>
 8002da6:	4b66      	ldr	r3, [pc, #408]	@ (8002f40 <__aeabi_dsub+0x36c>)
 8002da8:	4311      	orrs	r1, r2
 8002daa:	468a      	mov	sl, r1
 8002dac:	18eb      	adds	r3, r5, r3
 8002dae:	2900      	cmp	r1, #0
 8002db0:	d028      	beq.n	8002e04 <__aeabi_dsub+0x230>
 8002db2:	4566      	cmp	r6, ip
 8002db4:	d02c      	beq.n	8002e10 <__aeabi_dsub+0x23c>
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d05b      	beq.n	8002e72 <__aeabi_dsub+0x29e>
 8002dba:	2d00      	cmp	r5, #0
 8002dbc:	d100      	bne.n	8002dc0 <__aeabi_dsub+0x1ec>
 8002dbe:	e12c      	b.n	800301a <__aeabi_dsub+0x446>
 8002dc0:	465b      	mov	r3, fp
 8002dc2:	4666      	mov	r6, ip
 8002dc4:	075f      	lsls	r7, r3, #29
 8002dc6:	08d2      	lsrs	r2, r2, #3
 8002dc8:	4317      	orrs	r7, r2
 8002dca:	08dd      	lsrs	r5, r3, #3
 8002dcc:	003b      	movs	r3, r7
 8002dce:	432b      	orrs	r3, r5
 8002dd0:	d100      	bne.n	8002dd4 <__aeabi_dsub+0x200>
 8002dd2:	e0e2      	b.n	8002f9a <__aeabi_dsub+0x3c6>
 8002dd4:	2480      	movs	r4, #128	@ 0x80
 8002dd6:	0324      	lsls	r4, r4, #12
 8002dd8:	432c      	orrs	r4, r5
 8002dda:	0324      	lsls	r4, r4, #12
 8002ddc:	4d56      	ldr	r5, [pc, #344]	@ (8002f38 <__aeabi_dsub+0x364>)
 8002dde:	0b24      	lsrs	r4, r4, #12
 8002de0:	e08c      	b.n	8002efc <__aeabi_dsub+0x328>
 8002de2:	4659      	mov	r1, fp
 8002de4:	4311      	orrs	r1, r2
 8002de6:	d100      	bne.n	8002dea <__aeabi_dsub+0x216>
 8002de8:	e0d5      	b.n	8002f96 <__aeabi_dsub+0x3c2>
 8002dea:	1e59      	subs	r1, r3, #1
 8002dec:	2b01      	cmp	r3, #1
 8002dee:	d100      	bne.n	8002df2 <__aeabi_dsub+0x21e>
 8002df0:	e1b9      	b.n	8003166 <__aeabi_dsub+0x592>
 8002df2:	42bb      	cmp	r3, r7
 8002df4:	d100      	bne.n	8002df8 <__aeabi_dsub+0x224>
 8002df6:	e1b1      	b.n	800315c <__aeabi_dsub+0x588>
 8002df8:	2701      	movs	r7, #1
 8002dfa:	000b      	movs	r3, r1
 8002dfc:	2938      	cmp	r1, #56	@ 0x38
 8002dfe:	dd00      	ble.n	8002e02 <__aeabi_dsub+0x22e>
 8002e00:	e740      	b.n	8002c84 <__aeabi_dsub+0xb0>
 8002e02:	e72a      	b.n	8002c5a <__aeabi_dsub+0x86>
 8002e04:	4661      	mov	r1, ip
 8002e06:	2701      	movs	r7, #1
 8002e08:	4079      	eors	r1, r7
 8002e0a:	468c      	mov	ip, r1
 8002e0c:	4566      	cmp	r6, ip
 8002e0e:	d1d2      	bne.n	8002db6 <__aeabi_dsub+0x1e2>
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d100      	bne.n	8002e16 <__aeabi_dsub+0x242>
 8002e14:	e0c5      	b.n	8002fa2 <__aeabi_dsub+0x3ce>
 8002e16:	2d00      	cmp	r5, #0
 8002e18:	d000      	beq.n	8002e1c <__aeabi_dsub+0x248>
 8002e1a:	e155      	b.n	80030c8 <__aeabi_dsub+0x4f4>
 8002e1c:	464b      	mov	r3, r9
 8002e1e:	0025      	movs	r5, r4
 8002e20:	4305      	orrs	r5, r0
 8002e22:	d100      	bne.n	8002e26 <__aeabi_dsub+0x252>
 8002e24:	e212      	b.n	800324c <__aeabi_dsub+0x678>
 8002e26:	1e59      	subs	r1, r3, #1
 8002e28:	468c      	mov	ip, r1
 8002e2a:	2b01      	cmp	r3, #1
 8002e2c:	d100      	bne.n	8002e30 <__aeabi_dsub+0x25c>
 8002e2e:	e249      	b.n	80032c4 <__aeabi_dsub+0x6f0>
 8002e30:	4d41      	ldr	r5, [pc, #260]	@ (8002f38 <__aeabi_dsub+0x364>)
 8002e32:	42ab      	cmp	r3, r5
 8002e34:	d100      	bne.n	8002e38 <__aeabi_dsub+0x264>
 8002e36:	e28f      	b.n	8003358 <__aeabi_dsub+0x784>
 8002e38:	2701      	movs	r7, #1
 8002e3a:	2938      	cmp	r1, #56	@ 0x38
 8002e3c:	dc11      	bgt.n	8002e62 <__aeabi_dsub+0x28e>
 8002e3e:	4663      	mov	r3, ip
 8002e40:	2b1f      	cmp	r3, #31
 8002e42:	dd00      	ble.n	8002e46 <__aeabi_dsub+0x272>
 8002e44:	e25b      	b.n	80032fe <__aeabi_dsub+0x72a>
 8002e46:	4661      	mov	r1, ip
 8002e48:	2320      	movs	r3, #32
 8002e4a:	0027      	movs	r7, r4
 8002e4c:	1a5b      	subs	r3, r3, r1
 8002e4e:	0005      	movs	r5, r0
 8002e50:	4098      	lsls	r0, r3
 8002e52:	409f      	lsls	r7, r3
 8002e54:	40cd      	lsrs	r5, r1
 8002e56:	1e43      	subs	r3, r0, #1
 8002e58:	4198      	sbcs	r0, r3
 8002e5a:	40cc      	lsrs	r4, r1
 8002e5c:	432f      	orrs	r7, r5
 8002e5e:	4307      	orrs	r7, r0
 8002e60:	44a3      	add	fp, r4
 8002e62:	18bf      	adds	r7, r7, r2
 8002e64:	4297      	cmp	r7, r2
 8002e66:	4192      	sbcs	r2, r2
 8002e68:	4252      	negs	r2, r2
 8002e6a:	445a      	add	r2, fp
 8002e6c:	0014      	movs	r4, r2
 8002e6e:	464d      	mov	r5, r9
 8002e70:	e787      	b.n	8002d82 <__aeabi_dsub+0x1ae>
 8002e72:	4f34      	ldr	r7, [pc, #208]	@ (8002f44 <__aeabi_dsub+0x370>)
 8002e74:	1c6b      	adds	r3, r5, #1
 8002e76:	423b      	tst	r3, r7
 8002e78:	d000      	beq.n	8002e7c <__aeabi_dsub+0x2a8>
 8002e7a:	e0b6      	b.n	8002fea <__aeabi_dsub+0x416>
 8002e7c:	4659      	mov	r1, fp
 8002e7e:	0023      	movs	r3, r4
 8002e80:	4311      	orrs	r1, r2
 8002e82:	000f      	movs	r7, r1
 8002e84:	4303      	orrs	r3, r0
 8002e86:	2d00      	cmp	r5, #0
 8002e88:	d000      	beq.n	8002e8c <__aeabi_dsub+0x2b8>
 8002e8a:	e126      	b.n	80030da <__aeabi_dsub+0x506>
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d100      	bne.n	8002e92 <__aeabi_dsub+0x2be>
 8002e90:	e1c0      	b.n	8003214 <__aeabi_dsub+0x640>
 8002e92:	2900      	cmp	r1, #0
 8002e94:	d100      	bne.n	8002e98 <__aeabi_dsub+0x2c4>
 8002e96:	e0a1      	b.n	8002fdc <__aeabi_dsub+0x408>
 8002e98:	1a83      	subs	r3, r0, r2
 8002e9a:	4698      	mov	r8, r3
 8002e9c:	465b      	mov	r3, fp
 8002e9e:	4540      	cmp	r0, r8
 8002ea0:	41ad      	sbcs	r5, r5
 8002ea2:	1ae3      	subs	r3, r4, r3
 8002ea4:	426d      	negs	r5, r5
 8002ea6:	1b5b      	subs	r3, r3, r5
 8002ea8:	2580      	movs	r5, #128	@ 0x80
 8002eaa:	042d      	lsls	r5, r5, #16
 8002eac:	422b      	tst	r3, r5
 8002eae:	d100      	bne.n	8002eb2 <__aeabi_dsub+0x2de>
 8002eb0:	e14b      	b.n	800314a <__aeabi_dsub+0x576>
 8002eb2:	465b      	mov	r3, fp
 8002eb4:	1a10      	subs	r0, r2, r0
 8002eb6:	4282      	cmp	r2, r0
 8002eb8:	4192      	sbcs	r2, r2
 8002eba:	1b1c      	subs	r4, r3, r4
 8002ebc:	0007      	movs	r7, r0
 8002ebe:	2601      	movs	r6, #1
 8002ec0:	4663      	mov	r3, ip
 8002ec2:	4252      	negs	r2, r2
 8002ec4:	1aa4      	subs	r4, r4, r2
 8002ec6:	4327      	orrs	r7, r4
 8002ec8:	401e      	ands	r6, r3
 8002eca:	2f00      	cmp	r7, #0
 8002ecc:	d100      	bne.n	8002ed0 <__aeabi_dsub+0x2fc>
 8002ece:	e142      	b.n	8003156 <__aeabi_dsub+0x582>
 8002ed0:	422c      	tst	r4, r5
 8002ed2:	d100      	bne.n	8002ed6 <__aeabi_dsub+0x302>
 8002ed4:	e26d      	b.n	80033b2 <__aeabi_dsub+0x7de>
 8002ed6:	4b19      	ldr	r3, [pc, #100]	@ (8002f3c <__aeabi_dsub+0x368>)
 8002ed8:	2501      	movs	r5, #1
 8002eda:	401c      	ands	r4, r3
 8002edc:	e71b      	b.n	8002d16 <__aeabi_dsub+0x142>
 8002ede:	42bd      	cmp	r5, r7
 8002ee0:	d100      	bne.n	8002ee4 <__aeabi_dsub+0x310>
 8002ee2:	e13b      	b.n	800315c <__aeabi_dsub+0x588>
 8002ee4:	2701      	movs	r7, #1
 8002ee6:	2b38      	cmp	r3, #56	@ 0x38
 8002ee8:	dd00      	ble.n	8002eec <__aeabi_dsub+0x318>
 8002eea:	e745      	b.n	8002d78 <__aeabi_dsub+0x1a4>
 8002eec:	2780      	movs	r7, #128	@ 0x80
 8002eee:	4659      	mov	r1, fp
 8002ef0:	043f      	lsls	r7, r7, #16
 8002ef2:	4339      	orrs	r1, r7
 8002ef4:	468b      	mov	fp, r1
 8002ef6:	e72a      	b.n	8002d4e <__aeabi_dsub+0x17a>
 8002ef8:	2400      	movs	r4, #0
 8002efa:	2700      	movs	r7, #0
 8002efc:	052d      	lsls	r5, r5, #20
 8002efe:	4325      	orrs	r5, r4
 8002f00:	07f6      	lsls	r6, r6, #31
 8002f02:	4335      	orrs	r5, r6
 8002f04:	0038      	movs	r0, r7
 8002f06:	0029      	movs	r1, r5
 8002f08:	b003      	add	sp, #12
 8002f0a:	bcf0      	pop	{r4, r5, r6, r7}
 8002f0c:	46bb      	mov	fp, r7
 8002f0e:	46b2      	mov	sl, r6
 8002f10:	46a9      	mov	r9, r5
 8002f12:	46a0      	mov	r8, r4
 8002f14:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002f16:	077b      	lsls	r3, r7, #29
 8002f18:	d004      	beq.n	8002f24 <__aeabi_dsub+0x350>
 8002f1a:	230f      	movs	r3, #15
 8002f1c:	403b      	ands	r3, r7
 8002f1e:	2b04      	cmp	r3, #4
 8002f20:	d000      	beq.n	8002f24 <__aeabi_dsub+0x350>
 8002f22:	e6e7      	b.n	8002cf4 <__aeabi_dsub+0x120>
 8002f24:	002b      	movs	r3, r5
 8002f26:	08f8      	lsrs	r0, r7, #3
 8002f28:	4a03      	ldr	r2, [pc, #12]	@ (8002f38 <__aeabi_dsub+0x364>)
 8002f2a:	0767      	lsls	r7, r4, #29
 8002f2c:	4307      	orrs	r7, r0
 8002f2e:	08e5      	lsrs	r5, r4, #3
 8002f30:	4293      	cmp	r3, r2
 8002f32:	d100      	bne.n	8002f36 <__aeabi_dsub+0x362>
 8002f34:	e74a      	b.n	8002dcc <__aeabi_dsub+0x1f8>
 8002f36:	e0a5      	b.n	8003084 <__aeabi_dsub+0x4b0>
 8002f38:	000007ff 	.word	0x000007ff
 8002f3c:	ff7fffff 	.word	0xff7fffff
 8002f40:	fffff801 	.word	0xfffff801
 8002f44:	000007fe 	.word	0x000007fe
 8002f48:	0038      	movs	r0, r7
 8002f4a:	f000 fbc7 	bl	80036dc <__clzsi2>
 8002f4e:	0003      	movs	r3, r0
 8002f50:	3318      	adds	r3, #24
 8002f52:	2b1f      	cmp	r3, #31
 8002f54:	dc00      	bgt.n	8002f58 <__aeabi_dsub+0x384>
 8002f56:	e6a7      	b.n	8002ca8 <__aeabi_dsub+0xd4>
 8002f58:	003a      	movs	r2, r7
 8002f5a:	3808      	subs	r0, #8
 8002f5c:	4082      	lsls	r2, r0
 8002f5e:	429d      	cmp	r5, r3
 8002f60:	dd00      	ble.n	8002f64 <__aeabi_dsub+0x390>
 8002f62:	e08a      	b.n	800307a <__aeabi_dsub+0x4a6>
 8002f64:	1b5b      	subs	r3, r3, r5
 8002f66:	1c58      	adds	r0, r3, #1
 8002f68:	281f      	cmp	r0, #31
 8002f6a:	dc00      	bgt.n	8002f6e <__aeabi_dsub+0x39a>
 8002f6c:	e1d8      	b.n	8003320 <__aeabi_dsub+0x74c>
 8002f6e:	0017      	movs	r7, r2
 8002f70:	3b1f      	subs	r3, #31
 8002f72:	40df      	lsrs	r7, r3
 8002f74:	2820      	cmp	r0, #32
 8002f76:	d005      	beq.n	8002f84 <__aeabi_dsub+0x3b0>
 8002f78:	2340      	movs	r3, #64	@ 0x40
 8002f7a:	1a1b      	subs	r3, r3, r0
 8002f7c:	409a      	lsls	r2, r3
 8002f7e:	1e53      	subs	r3, r2, #1
 8002f80:	419a      	sbcs	r2, r3
 8002f82:	4317      	orrs	r7, r2
 8002f84:	2500      	movs	r5, #0
 8002f86:	2f00      	cmp	r7, #0
 8002f88:	d100      	bne.n	8002f8c <__aeabi_dsub+0x3b8>
 8002f8a:	e0e5      	b.n	8003158 <__aeabi_dsub+0x584>
 8002f8c:	077b      	lsls	r3, r7, #29
 8002f8e:	d000      	beq.n	8002f92 <__aeabi_dsub+0x3be>
 8002f90:	e6ab      	b.n	8002cea <__aeabi_dsub+0x116>
 8002f92:	002c      	movs	r4, r5
 8002f94:	e7c6      	b.n	8002f24 <__aeabi_dsub+0x350>
 8002f96:	08c0      	lsrs	r0, r0, #3
 8002f98:	e7c6      	b.n	8002f28 <__aeabi_dsub+0x354>
 8002f9a:	2700      	movs	r7, #0
 8002f9c:	2400      	movs	r4, #0
 8002f9e:	4dd1      	ldr	r5, [pc, #836]	@ (80032e4 <__aeabi_dsub+0x710>)
 8002fa0:	e7ac      	b.n	8002efc <__aeabi_dsub+0x328>
 8002fa2:	4fd1      	ldr	r7, [pc, #836]	@ (80032e8 <__aeabi_dsub+0x714>)
 8002fa4:	1c6b      	adds	r3, r5, #1
 8002fa6:	423b      	tst	r3, r7
 8002fa8:	d171      	bne.n	800308e <__aeabi_dsub+0x4ba>
 8002faa:	0023      	movs	r3, r4
 8002fac:	4303      	orrs	r3, r0
 8002fae:	2d00      	cmp	r5, #0
 8002fb0:	d000      	beq.n	8002fb4 <__aeabi_dsub+0x3e0>
 8002fb2:	e14e      	b.n	8003252 <__aeabi_dsub+0x67e>
 8002fb4:	4657      	mov	r7, sl
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d100      	bne.n	8002fbc <__aeabi_dsub+0x3e8>
 8002fba:	e1b5      	b.n	8003328 <__aeabi_dsub+0x754>
 8002fbc:	2f00      	cmp	r7, #0
 8002fbe:	d00d      	beq.n	8002fdc <__aeabi_dsub+0x408>
 8002fc0:	1883      	adds	r3, r0, r2
 8002fc2:	4283      	cmp	r3, r0
 8002fc4:	4180      	sbcs	r0, r0
 8002fc6:	445c      	add	r4, fp
 8002fc8:	4240      	negs	r0, r0
 8002fca:	1824      	adds	r4, r4, r0
 8002fcc:	0222      	lsls	r2, r4, #8
 8002fce:	d500      	bpl.n	8002fd2 <__aeabi_dsub+0x3fe>
 8002fd0:	e1c8      	b.n	8003364 <__aeabi_dsub+0x790>
 8002fd2:	001f      	movs	r7, r3
 8002fd4:	4698      	mov	r8, r3
 8002fd6:	4327      	orrs	r7, r4
 8002fd8:	d100      	bne.n	8002fdc <__aeabi_dsub+0x408>
 8002fda:	e0bc      	b.n	8003156 <__aeabi_dsub+0x582>
 8002fdc:	4643      	mov	r3, r8
 8002fde:	0767      	lsls	r7, r4, #29
 8002fe0:	08db      	lsrs	r3, r3, #3
 8002fe2:	431f      	orrs	r7, r3
 8002fe4:	08e5      	lsrs	r5, r4, #3
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	e04c      	b.n	8003084 <__aeabi_dsub+0x4b0>
 8002fea:	1a83      	subs	r3, r0, r2
 8002fec:	4698      	mov	r8, r3
 8002fee:	465b      	mov	r3, fp
 8002ff0:	4540      	cmp	r0, r8
 8002ff2:	41bf      	sbcs	r7, r7
 8002ff4:	1ae3      	subs	r3, r4, r3
 8002ff6:	427f      	negs	r7, r7
 8002ff8:	1bdb      	subs	r3, r3, r7
 8002ffa:	021f      	lsls	r7, r3, #8
 8002ffc:	d47c      	bmi.n	80030f8 <__aeabi_dsub+0x524>
 8002ffe:	4647      	mov	r7, r8
 8003000:	431f      	orrs	r7, r3
 8003002:	d100      	bne.n	8003006 <__aeabi_dsub+0x432>
 8003004:	e0a6      	b.n	8003154 <__aeabi_dsub+0x580>
 8003006:	001c      	movs	r4, r3
 8003008:	4647      	mov	r7, r8
 800300a:	e645      	b.n	8002c98 <__aeabi_dsub+0xc4>
 800300c:	4cb7      	ldr	r4, [pc, #732]	@ (80032ec <__aeabi_dsub+0x718>)
 800300e:	1aed      	subs	r5, r5, r3
 8003010:	4014      	ands	r4, r2
 8003012:	077b      	lsls	r3, r7, #29
 8003014:	d000      	beq.n	8003018 <__aeabi_dsub+0x444>
 8003016:	e780      	b.n	8002f1a <__aeabi_dsub+0x346>
 8003018:	e784      	b.n	8002f24 <__aeabi_dsub+0x350>
 800301a:	464b      	mov	r3, r9
 800301c:	0025      	movs	r5, r4
 800301e:	4305      	orrs	r5, r0
 8003020:	d066      	beq.n	80030f0 <__aeabi_dsub+0x51c>
 8003022:	1e5f      	subs	r7, r3, #1
 8003024:	2b01      	cmp	r3, #1
 8003026:	d100      	bne.n	800302a <__aeabi_dsub+0x456>
 8003028:	e0fc      	b.n	8003224 <__aeabi_dsub+0x650>
 800302a:	4dae      	ldr	r5, [pc, #696]	@ (80032e4 <__aeabi_dsub+0x710>)
 800302c:	42ab      	cmp	r3, r5
 800302e:	d100      	bne.n	8003032 <__aeabi_dsub+0x45e>
 8003030:	e15e      	b.n	80032f0 <__aeabi_dsub+0x71c>
 8003032:	4666      	mov	r6, ip
 8003034:	2f38      	cmp	r7, #56	@ 0x38
 8003036:	dc00      	bgt.n	800303a <__aeabi_dsub+0x466>
 8003038:	e0b4      	b.n	80031a4 <__aeabi_dsub+0x5d0>
 800303a:	2001      	movs	r0, #1
 800303c:	1a17      	subs	r7, r2, r0
 800303e:	42ba      	cmp	r2, r7
 8003040:	4192      	sbcs	r2, r2
 8003042:	465b      	mov	r3, fp
 8003044:	4252      	negs	r2, r2
 8003046:	464d      	mov	r5, r9
 8003048:	1a9c      	subs	r4, r3, r2
 800304a:	e620      	b.n	8002c8e <__aeabi_dsub+0xba>
 800304c:	0767      	lsls	r7, r4, #29
 800304e:	08c0      	lsrs	r0, r0, #3
 8003050:	4307      	orrs	r7, r0
 8003052:	08e5      	lsrs	r5, r4, #3
 8003054:	e6ba      	b.n	8002dcc <__aeabi_dsub+0x1f8>
 8003056:	001f      	movs	r7, r3
 8003058:	4659      	mov	r1, fp
 800305a:	3f20      	subs	r7, #32
 800305c:	40f9      	lsrs	r1, r7
 800305e:	000f      	movs	r7, r1
 8003060:	2b20      	cmp	r3, #32
 8003062:	d005      	beq.n	8003070 <__aeabi_dsub+0x49c>
 8003064:	2140      	movs	r1, #64	@ 0x40
 8003066:	1acb      	subs	r3, r1, r3
 8003068:	4659      	mov	r1, fp
 800306a:	4099      	lsls	r1, r3
 800306c:	430a      	orrs	r2, r1
 800306e:	4692      	mov	sl, r2
 8003070:	4653      	mov	r3, sl
 8003072:	1e5a      	subs	r2, r3, #1
 8003074:	4193      	sbcs	r3, r2
 8003076:	431f      	orrs	r7, r3
 8003078:	e604      	b.n	8002c84 <__aeabi_dsub+0xb0>
 800307a:	1aeb      	subs	r3, r5, r3
 800307c:	4d9b      	ldr	r5, [pc, #620]	@ (80032ec <__aeabi_dsub+0x718>)
 800307e:	4015      	ands	r5, r2
 8003080:	076f      	lsls	r7, r5, #29
 8003082:	08ed      	lsrs	r5, r5, #3
 8003084:	032c      	lsls	r4, r5, #12
 8003086:	055d      	lsls	r5, r3, #21
 8003088:	0b24      	lsrs	r4, r4, #12
 800308a:	0d6d      	lsrs	r5, r5, #21
 800308c:	e736      	b.n	8002efc <__aeabi_dsub+0x328>
 800308e:	4d95      	ldr	r5, [pc, #596]	@ (80032e4 <__aeabi_dsub+0x710>)
 8003090:	42ab      	cmp	r3, r5
 8003092:	d100      	bne.n	8003096 <__aeabi_dsub+0x4c2>
 8003094:	e0d6      	b.n	8003244 <__aeabi_dsub+0x670>
 8003096:	1882      	adds	r2, r0, r2
 8003098:	0021      	movs	r1, r4
 800309a:	4282      	cmp	r2, r0
 800309c:	4180      	sbcs	r0, r0
 800309e:	4459      	add	r1, fp
 80030a0:	4240      	negs	r0, r0
 80030a2:	1808      	adds	r0, r1, r0
 80030a4:	07c7      	lsls	r7, r0, #31
 80030a6:	0852      	lsrs	r2, r2, #1
 80030a8:	4317      	orrs	r7, r2
 80030aa:	0844      	lsrs	r4, r0, #1
 80030ac:	0752      	lsls	r2, r2, #29
 80030ae:	d400      	bmi.n	80030b2 <__aeabi_dsub+0x4de>
 80030b0:	e185      	b.n	80033be <__aeabi_dsub+0x7ea>
 80030b2:	220f      	movs	r2, #15
 80030b4:	001d      	movs	r5, r3
 80030b6:	403a      	ands	r2, r7
 80030b8:	2a04      	cmp	r2, #4
 80030ba:	d000      	beq.n	80030be <__aeabi_dsub+0x4ea>
 80030bc:	e61a      	b.n	8002cf4 <__aeabi_dsub+0x120>
 80030be:	08ff      	lsrs	r7, r7, #3
 80030c0:	0764      	lsls	r4, r4, #29
 80030c2:	4327      	orrs	r7, r4
 80030c4:	0905      	lsrs	r5, r0, #4
 80030c6:	e7dd      	b.n	8003084 <__aeabi_dsub+0x4b0>
 80030c8:	465b      	mov	r3, fp
 80030ca:	08d2      	lsrs	r2, r2, #3
 80030cc:	075f      	lsls	r7, r3, #29
 80030ce:	4317      	orrs	r7, r2
 80030d0:	08dd      	lsrs	r5, r3, #3
 80030d2:	e67b      	b.n	8002dcc <__aeabi_dsub+0x1f8>
 80030d4:	2700      	movs	r7, #0
 80030d6:	2400      	movs	r4, #0
 80030d8:	e710      	b.n	8002efc <__aeabi_dsub+0x328>
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d000      	beq.n	80030e0 <__aeabi_dsub+0x50c>
 80030de:	e0d6      	b.n	800328e <__aeabi_dsub+0x6ba>
 80030e0:	2900      	cmp	r1, #0
 80030e2:	d000      	beq.n	80030e6 <__aeabi_dsub+0x512>
 80030e4:	e12f      	b.n	8003346 <__aeabi_dsub+0x772>
 80030e6:	2480      	movs	r4, #128	@ 0x80
 80030e8:	2600      	movs	r6, #0
 80030ea:	4d7e      	ldr	r5, [pc, #504]	@ (80032e4 <__aeabi_dsub+0x710>)
 80030ec:	0324      	lsls	r4, r4, #12
 80030ee:	e705      	b.n	8002efc <__aeabi_dsub+0x328>
 80030f0:	4666      	mov	r6, ip
 80030f2:	465c      	mov	r4, fp
 80030f4:	08d0      	lsrs	r0, r2, #3
 80030f6:	e717      	b.n	8002f28 <__aeabi_dsub+0x354>
 80030f8:	465b      	mov	r3, fp
 80030fa:	1a17      	subs	r7, r2, r0
 80030fc:	42ba      	cmp	r2, r7
 80030fe:	4192      	sbcs	r2, r2
 8003100:	1b1c      	subs	r4, r3, r4
 8003102:	2601      	movs	r6, #1
 8003104:	4663      	mov	r3, ip
 8003106:	4252      	negs	r2, r2
 8003108:	1aa4      	subs	r4, r4, r2
 800310a:	401e      	ands	r6, r3
 800310c:	e5c4      	b.n	8002c98 <__aeabi_dsub+0xc4>
 800310e:	1883      	adds	r3, r0, r2
 8003110:	4283      	cmp	r3, r0
 8003112:	4180      	sbcs	r0, r0
 8003114:	445c      	add	r4, fp
 8003116:	4240      	negs	r0, r0
 8003118:	1825      	adds	r5, r4, r0
 800311a:	022a      	lsls	r2, r5, #8
 800311c:	d400      	bmi.n	8003120 <__aeabi_dsub+0x54c>
 800311e:	e0da      	b.n	80032d6 <__aeabi_dsub+0x702>
 8003120:	4a72      	ldr	r2, [pc, #456]	@ (80032ec <__aeabi_dsub+0x718>)
 8003122:	085b      	lsrs	r3, r3, #1
 8003124:	4015      	ands	r5, r2
 8003126:	07ea      	lsls	r2, r5, #31
 8003128:	431a      	orrs	r2, r3
 800312a:	0869      	lsrs	r1, r5, #1
 800312c:	075b      	lsls	r3, r3, #29
 800312e:	d400      	bmi.n	8003132 <__aeabi_dsub+0x55e>
 8003130:	e14a      	b.n	80033c8 <__aeabi_dsub+0x7f4>
 8003132:	230f      	movs	r3, #15
 8003134:	4013      	ands	r3, r2
 8003136:	2b04      	cmp	r3, #4
 8003138:	d100      	bne.n	800313c <__aeabi_dsub+0x568>
 800313a:	e0fc      	b.n	8003336 <__aeabi_dsub+0x762>
 800313c:	1d17      	adds	r7, r2, #4
 800313e:	4297      	cmp	r7, r2
 8003140:	41a4      	sbcs	r4, r4
 8003142:	4264      	negs	r4, r4
 8003144:	2502      	movs	r5, #2
 8003146:	1864      	adds	r4, r4, r1
 8003148:	e6ec      	b.n	8002f24 <__aeabi_dsub+0x350>
 800314a:	4647      	mov	r7, r8
 800314c:	001c      	movs	r4, r3
 800314e:	431f      	orrs	r7, r3
 8003150:	d000      	beq.n	8003154 <__aeabi_dsub+0x580>
 8003152:	e743      	b.n	8002fdc <__aeabi_dsub+0x408>
 8003154:	2600      	movs	r6, #0
 8003156:	2500      	movs	r5, #0
 8003158:	2400      	movs	r4, #0
 800315a:	e6cf      	b.n	8002efc <__aeabi_dsub+0x328>
 800315c:	08c0      	lsrs	r0, r0, #3
 800315e:	0767      	lsls	r7, r4, #29
 8003160:	4307      	orrs	r7, r0
 8003162:	08e5      	lsrs	r5, r4, #3
 8003164:	e632      	b.n	8002dcc <__aeabi_dsub+0x1f8>
 8003166:	1a87      	subs	r7, r0, r2
 8003168:	465b      	mov	r3, fp
 800316a:	42b8      	cmp	r0, r7
 800316c:	4180      	sbcs	r0, r0
 800316e:	1ae4      	subs	r4, r4, r3
 8003170:	4240      	negs	r0, r0
 8003172:	1a24      	subs	r4, r4, r0
 8003174:	0223      	lsls	r3, r4, #8
 8003176:	d428      	bmi.n	80031ca <__aeabi_dsub+0x5f6>
 8003178:	0763      	lsls	r3, r4, #29
 800317a:	08ff      	lsrs	r7, r7, #3
 800317c:	431f      	orrs	r7, r3
 800317e:	08e5      	lsrs	r5, r4, #3
 8003180:	2301      	movs	r3, #1
 8003182:	e77f      	b.n	8003084 <__aeabi_dsub+0x4b0>
 8003184:	2b00      	cmp	r3, #0
 8003186:	d100      	bne.n	800318a <__aeabi_dsub+0x5b6>
 8003188:	e673      	b.n	8002e72 <__aeabi_dsub+0x29e>
 800318a:	464b      	mov	r3, r9
 800318c:	1b5f      	subs	r7, r3, r5
 800318e:	003b      	movs	r3, r7
 8003190:	2d00      	cmp	r5, #0
 8003192:	d100      	bne.n	8003196 <__aeabi_dsub+0x5c2>
 8003194:	e742      	b.n	800301c <__aeabi_dsub+0x448>
 8003196:	2f38      	cmp	r7, #56	@ 0x38
 8003198:	dd00      	ble.n	800319c <__aeabi_dsub+0x5c8>
 800319a:	e0ec      	b.n	8003376 <__aeabi_dsub+0x7a2>
 800319c:	2380      	movs	r3, #128	@ 0x80
 800319e:	000e      	movs	r6, r1
 80031a0:	041b      	lsls	r3, r3, #16
 80031a2:	431c      	orrs	r4, r3
 80031a4:	2f1f      	cmp	r7, #31
 80031a6:	dc25      	bgt.n	80031f4 <__aeabi_dsub+0x620>
 80031a8:	2520      	movs	r5, #32
 80031aa:	0023      	movs	r3, r4
 80031ac:	1bed      	subs	r5, r5, r7
 80031ae:	0001      	movs	r1, r0
 80031b0:	40a8      	lsls	r0, r5
 80031b2:	40ab      	lsls	r3, r5
 80031b4:	40f9      	lsrs	r1, r7
 80031b6:	1e45      	subs	r5, r0, #1
 80031b8:	41a8      	sbcs	r0, r5
 80031ba:	430b      	orrs	r3, r1
 80031bc:	40fc      	lsrs	r4, r7
 80031be:	4318      	orrs	r0, r3
 80031c0:	465b      	mov	r3, fp
 80031c2:	1b1b      	subs	r3, r3, r4
 80031c4:	469b      	mov	fp, r3
 80031c6:	e739      	b.n	800303c <__aeabi_dsub+0x468>
 80031c8:	4666      	mov	r6, ip
 80031ca:	2501      	movs	r5, #1
 80031cc:	e562      	b.n	8002c94 <__aeabi_dsub+0xc0>
 80031ce:	001f      	movs	r7, r3
 80031d0:	4659      	mov	r1, fp
 80031d2:	3f20      	subs	r7, #32
 80031d4:	40f9      	lsrs	r1, r7
 80031d6:	468c      	mov	ip, r1
 80031d8:	2b20      	cmp	r3, #32
 80031da:	d005      	beq.n	80031e8 <__aeabi_dsub+0x614>
 80031dc:	2740      	movs	r7, #64	@ 0x40
 80031de:	4659      	mov	r1, fp
 80031e0:	1afb      	subs	r3, r7, r3
 80031e2:	4099      	lsls	r1, r3
 80031e4:	430a      	orrs	r2, r1
 80031e6:	4692      	mov	sl, r2
 80031e8:	4657      	mov	r7, sl
 80031ea:	1e7b      	subs	r3, r7, #1
 80031ec:	419f      	sbcs	r7, r3
 80031ee:	4663      	mov	r3, ip
 80031f0:	431f      	orrs	r7, r3
 80031f2:	e5c1      	b.n	8002d78 <__aeabi_dsub+0x1a4>
 80031f4:	003b      	movs	r3, r7
 80031f6:	0025      	movs	r5, r4
 80031f8:	3b20      	subs	r3, #32
 80031fa:	40dd      	lsrs	r5, r3
 80031fc:	2f20      	cmp	r7, #32
 80031fe:	d004      	beq.n	800320a <__aeabi_dsub+0x636>
 8003200:	2340      	movs	r3, #64	@ 0x40
 8003202:	1bdb      	subs	r3, r3, r7
 8003204:	409c      	lsls	r4, r3
 8003206:	4320      	orrs	r0, r4
 8003208:	4680      	mov	r8, r0
 800320a:	4640      	mov	r0, r8
 800320c:	1e43      	subs	r3, r0, #1
 800320e:	4198      	sbcs	r0, r3
 8003210:	4328      	orrs	r0, r5
 8003212:	e713      	b.n	800303c <__aeabi_dsub+0x468>
 8003214:	2900      	cmp	r1, #0
 8003216:	d09d      	beq.n	8003154 <__aeabi_dsub+0x580>
 8003218:	2601      	movs	r6, #1
 800321a:	4663      	mov	r3, ip
 800321c:	465c      	mov	r4, fp
 800321e:	4690      	mov	r8, r2
 8003220:	401e      	ands	r6, r3
 8003222:	e6db      	b.n	8002fdc <__aeabi_dsub+0x408>
 8003224:	1a17      	subs	r7, r2, r0
 8003226:	465b      	mov	r3, fp
 8003228:	42ba      	cmp	r2, r7
 800322a:	4192      	sbcs	r2, r2
 800322c:	1b1c      	subs	r4, r3, r4
 800322e:	4252      	negs	r2, r2
 8003230:	1aa4      	subs	r4, r4, r2
 8003232:	0223      	lsls	r3, r4, #8
 8003234:	d4c8      	bmi.n	80031c8 <__aeabi_dsub+0x5f4>
 8003236:	0763      	lsls	r3, r4, #29
 8003238:	08ff      	lsrs	r7, r7, #3
 800323a:	431f      	orrs	r7, r3
 800323c:	4666      	mov	r6, ip
 800323e:	2301      	movs	r3, #1
 8003240:	08e5      	lsrs	r5, r4, #3
 8003242:	e71f      	b.n	8003084 <__aeabi_dsub+0x4b0>
 8003244:	001d      	movs	r5, r3
 8003246:	2400      	movs	r4, #0
 8003248:	2700      	movs	r7, #0
 800324a:	e657      	b.n	8002efc <__aeabi_dsub+0x328>
 800324c:	465c      	mov	r4, fp
 800324e:	08d0      	lsrs	r0, r2, #3
 8003250:	e66a      	b.n	8002f28 <__aeabi_dsub+0x354>
 8003252:	2b00      	cmp	r3, #0
 8003254:	d100      	bne.n	8003258 <__aeabi_dsub+0x684>
 8003256:	e737      	b.n	80030c8 <__aeabi_dsub+0x4f4>
 8003258:	4653      	mov	r3, sl
 800325a:	08c0      	lsrs	r0, r0, #3
 800325c:	0767      	lsls	r7, r4, #29
 800325e:	4307      	orrs	r7, r0
 8003260:	08e5      	lsrs	r5, r4, #3
 8003262:	2b00      	cmp	r3, #0
 8003264:	d100      	bne.n	8003268 <__aeabi_dsub+0x694>
 8003266:	e5b1      	b.n	8002dcc <__aeabi_dsub+0x1f8>
 8003268:	2380      	movs	r3, #128	@ 0x80
 800326a:	031b      	lsls	r3, r3, #12
 800326c:	421d      	tst	r5, r3
 800326e:	d008      	beq.n	8003282 <__aeabi_dsub+0x6ae>
 8003270:	4659      	mov	r1, fp
 8003272:	08c8      	lsrs	r0, r1, #3
 8003274:	4218      	tst	r0, r3
 8003276:	d104      	bne.n	8003282 <__aeabi_dsub+0x6ae>
 8003278:	08d2      	lsrs	r2, r2, #3
 800327a:	0749      	lsls	r1, r1, #29
 800327c:	430a      	orrs	r2, r1
 800327e:	0017      	movs	r7, r2
 8003280:	0005      	movs	r5, r0
 8003282:	0f7b      	lsrs	r3, r7, #29
 8003284:	00ff      	lsls	r7, r7, #3
 8003286:	08ff      	lsrs	r7, r7, #3
 8003288:	075b      	lsls	r3, r3, #29
 800328a:	431f      	orrs	r7, r3
 800328c:	e59e      	b.n	8002dcc <__aeabi_dsub+0x1f8>
 800328e:	08c0      	lsrs	r0, r0, #3
 8003290:	0763      	lsls	r3, r4, #29
 8003292:	4318      	orrs	r0, r3
 8003294:	08e5      	lsrs	r5, r4, #3
 8003296:	2900      	cmp	r1, #0
 8003298:	d053      	beq.n	8003342 <__aeabi_dsub+0x76e>
 800329a:	2380      	movs	r3, #128	@ 0x80
 800329c:	031b      	lsls	r3, r3, #12
 800329e:	421d      	tst	r5, r3
 80032a0:	d00a      	beq.n	80032b8 <__aeabi_dsub+0x6e4>
 80032a2:	4659      	mov	r1, fp
 80032a4:	08cc      	lsrs	r4, r1, #3
 80032a6:	421c      	tst	r4, r3
 80032a8:	d106      	bne.n	80032b8 <__aeabi_dsub+0x6e4>
 80032aa:	2601      	movs	r6, #1
 80032ac:	4663      	mov	r3, ip
 80032ae:	0025      	movs	r5, r4
 80032b0:	08d0      	lsrs	r0, r2, #3
 80032b2:	0749      	lsls	r1, r1, #29
 80032b4:	4308      	orrs	r0, r1
 80032b6:	401e      	ands	r6, r3
 80032b8:	0f47      	lsrs	r7, r0, #29
 80032ba:	00c0      	lsls	r0, r0, #3
 80032bc:	08c0      	lsrs	r0, r0, #3
 80032be:	077f      	lsls	r7, r7, #29
 80032c0:	4307      	orrs	r7, r0
 80032c2:	e583      	b.n	8002dcc <__aeabi_dsub+0x1f8>
 80032c4:	1883      	adds	r3, r0, r2
 80032c6:	4293      	cmp	r3, r2
 80032c8:	4192      	sbcs	r2, r2
 80032ca:	445c      	add	r4, fp
 80032cc:	4252      	negs	r2, r2
 80032ce:	18a5      	adds	r5, r4, r2
 80032d0:	022a      	lsls	r2, r5, #8
 80032d2:	d500      	bpl.n	80032d6 <__aeabi_dsub+0x702>
 80032d4:	e724      	b.n	8003120 <__aeabi_dsub+0x54c>
 80032d6:	076f      	lsls	r7, r5, #29
 80032d8:	08db      	lsrs	r3, r3, #3
 80032da:	431f      	orrs	r7, r3
 80032dc:	08ed      	lsrs	r5, r5, #3
 80032de:	2301      	movs	r3, #1
 80032e0:	e6d0      	b.n	8003084 <__aeabi_dsub+0x4b0>
 80032e2:	46c0      	nop			@ (mov r8, r8)
 80032e4:	000007ff 	.word	0x000007ff
 80032e8:	000007fe 	.word	0x000007fe
 80032ec:	ff7fffff 	.word	0xff7fffff
 80032f0:	465b      	mov	r3, fp
 80032f2:	08d2      	lsrs	r2, r2, #3
 80032f4:	075f      	lsls	r7, r3, #29
 80032f6:	4666      	mov	r6, ip
 80032f8:	4317      	orrs	r7, r2
 80032fa:	08dd      	lsrs	r5, r3, #3
 80032fc:	e566      	b.n	8002dcc <__aeabi_dsub+0x1f8>
 80032fe:	0025      	movs	r5, r4
 8003300:	3b20      	subs	r3, #32
 8003302:	40dd      	lsrs	r5, r3
 8003304:	4663      	mov	r3, ip
 8003306:	2b20      	cmp	r3, #32
 8003308:	d005      	beq.n	8003316 <__aeabi_dsub+0x742>
 800330a:	2340      	movs	r3, #64	@ 0x40
 800330c:	4661      	mov	r1, ip
 800330e:	1a5b      	subs	r3, r3, r1
 8003310:	409c      	lsls	r4, r3
 8003312:	4320      	orrs	r0, r4
 8003314:	4680      	mov	r8, r0
 8003316:	4647      	mov	r7, r8
 8003318:	1e7b      	subs	r3, r7, #1
 800331a:	419f      	sbcs	r7, r3
 800331c:	432f      	orrs	r7, r5
 800331e:	e5a0      	b.n	8002e62 <__aeabi_dsub+0x28e>
 8003320:	2120      	movs	r1, #32
 8003322:	2700      	movs	r7, #0
 8003324:	1a09      	subs	r1, r1, r0
 8003326:	e4d2      	b.n	8002cce <__aeabi_dsub+0xfa>
 8003328:	2f00      	cmp	r7, #0
 800332a:	d100      	bne.n	800332e <__aeabi_dsub+0x75a>
 800332c:	e713      	b.n	8003156 <__aeabi_dsub+0x582>
 800332e:	465c      	mov	r4, fp
 8003330:	0017      	movs	r7, r2
 8003332:	2500      	movs	r5, #0
 8003334:	e5f6      	b.n	8002f24 <__aeabi_dsub+0x350>
 8003336:	08d7      	lsrs	r7, r2, #3
 8003338:	0749      	lsls	r1, r1, #29
 800333a:	2302      	movs	r3, #2
 800333c:	430f      	orrs	r7, r1
 800333e:	092d      	lsrs	r5, r5, #4
 8003340:	e6a0      	b.n	8003084 <__aeabi_dsub+0x4b0>
 8003342:	0007      	movs	r7, r0
 8003344:	e542      	b.n	8002dcc <__aeabi_dsub+0x1f8>
 8003346:	465b      	mov	r3, fp
 8003348:	2601      	movs	r6, #1
 800334a:	075f      	lsls	r7, r3, #29
 800334c:	08dd      	lsrs	r5, r3, #3
 800334e:	4663      	mov	r3, ip
 8003350:	08d2      	lsrs	r2, r2, #3
 8003352:	4317      	orrs	r7, r2
 8003354:	401e      	ands	r6, r3
 8003356:	e539      	b.n	8002dcc <__aeabi_dsub+0x1f8>
 8003358:	465b      	mov	r3, fp
 800335a:	08d2      	lsrs	r2, r2, #3
 800335c:	075f      	lsls	r7, r3, #29
 800335e:	4317      	orrs	r7, r2
 8003360:	08dd      	lsrs	r5, r3, #3
 8003362:	e533      	b.n	8002dcc <__aeabi_dsub+0x1f8>
 8003364:	4a1e      	ldr	r2, [pc, #120]	@ (80033e0 <__aeabi_dsub+0x80c>)
 8003366:	08db      	lsrs	r3, r3, #3
 8003368:	4022      	ands	r2, r4
 800336a:	0757      	lsls	r7, r2, #29
 800336c:	0252      	lsls	r2, r2, #9
 800336e:	2501      	movs	r5, #1
 8003370:	431f      	orrs	r7, r3
 8003372:	0b14      	lsrs	r4, r2, #12
 8003374:	e5c2      	b.n	8002efc <__aeabi_dsub+0x328>
 8003376:	000e      	movs	r6, r1
 8003378:	2001      	movs	r0, #1
 800337a:	e65f      	b.n	800303c <__aeabi_dsub+0x468>
 800337c:	2b00      	cmp	r3, #0
 800337e:	d00d      	beq.n	800339c <__aeabi_dsub+0x7c8>
 8003380:	464b      	mov	r3, r9
 8003382:	1b5b      	subs	r3, r3, r5
 8003384:	469c      	mov	ip, r3
 8003386:	2d00      	cmp	r5, #0
 8003388:	d100      	bne.n	800338c <__aeabi_dsub+0x7b8>
 800338a:	e548      	b.n	8002e1e <__aeabi_dsub+0x24a>
 800338c:	2701      	movs	r7, #1
 800338e:	2b38      	cmp	r3, #56	@ 0x38
 8003390:	dd00      	ble.n	8003394 <__aeabi_dsub+0x7c0>
 8003392:	e566      	b.n	8002e62 <__aeabi_dsub+0x28e>
 8003394:	2380      	movs	r3, #128	@ 0x80
 8003396:	041b      	lsls	r3, r3, #16
 8003398:	431c      	orrs	r4, r3
 800339a:	e550      	b.n	8002e3e <__aeabi_dsub+0x26a>
 800339c:	1c6b      	adds	r3, r5, #1
 800339e:	4d11      	ldr	r5, [pc, #68]	@ (80033e4 <__aeabi_dsub+0x810>)
 80033a0:	422b      	tst	r3, r5
 80033a2:	d000      	beq.n	80033a6 <__aeabi_dsub+0x7d2>
 80033a4:	e673      	b.n	800308e <__aeabi_dsub+0x4ba>
 80033a6:	4659      	mov	r1, fp
 80033a8:	0023      	movs	r3, r4
 80033aa:	4311      	orrs	r1, r2
 80033ac:	468a      	mov	sl, r1
 80033ae:	4303      	orrs	r3, r0
 80033b0:	e600      	b.n	8002fb4 <__aeabi_dsub+0x3e0>
 80033b2:	0767      	lsls	r7, r4, #29
 80033b4:	08c0      	lsrs	r0, r0, #3
 80033b6:	2300      	movs	r3, #0
 80033b8:	4307      	orrs	r7, r0
 80033ba:	08e5      	lsrs	r5, r4, #3
 80033bc:	e662      	b.n	8003084 <__aeabi_dsub+0x4b0>
 80033be:	0764      	lsls	r4, r4, #29
 80033c0:	08ff      	lsrs	r7, r7, #3
 80033c2:	4327      	orrs	r7, r4
 80033c4:	0905      	lsrs	r5, r0, #4
 80033c6:	e65d      	b.n	8003084 <__aeabi_dsub+0x4b0>
 80033c8:	08d2      	lsrs	r2, r2, #3
 80033ca:	0749      	lsls	r1, r1, #29
 80033cc:	4311      	orrs	r1, r2
 80033ce:	000f      	movs	r7, r1
 80033d0:	2302      	movs	r3, #2
 80033d2:	092d      	lsrs	r5, r5, #4
 80033d4:	e656      	b.n	8003084 <__aeabi_dsub+0x4b0>
 80033d6:	0007      	movs	r7, r0
 80033d8:	e5a4      	b.n	8002f24 <__aeabi_dsub+0x350>
 80033da:	0038      	movs	r0, r7
 80033dc:	e48f      	b.n	8002cfe <__aeabi_dsub+0x12a>
 80033de:	46c0      	nop			@ (mov r8, r8)
 80033e0:	ff7fffff 	.word	0xff7fffff
 80033e4:	000007fe 	.word	0x000007fe

080033e8 <__aeabi_dcmpun>:
 80033e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80033ea:	46c6      	mov	lr, r8
 80033ec:	031e      	lsls	r6, r3, #12
 80033ee:	0b36      	lsrs	r6, r6, #12
 80033f0:	46b0      	mov	r8, r6
 80033f2:	4e0d      	ldr	r6, [pc, #52]	@ (8003428 <__aeabi_dcmpun+0x40>)
 80033f4:	030c      	lsls	r4, r1, #12
 80033f6:	004d      	lsls	r5, r1, #1
 80033f8:	005f      	lsls	r7, r3, #1
 80033fa:	b500      	push	{lr}
 80033fc:	0b24      	lsrs	r4, r4, #12
 80033fe:	0d6d      	lsrs	r5, r5, #21
 8003400:	0d7f      	lsrs	r7, r7, #21
 8003402:	42b5      	cmp	r5, r6
 8003404:	d00b      	beq.n	800341e <__aeabi_dcmpun+0x36>
 8003406:	4908      	ldr	r1, [pc, #32]	@ (8003428 <__aeabi_dcmpun+0x40>)
 8003408:	2000      	movs	r0, #0
 800340a:	428f      	cmp	r7, r1
 800340c:	d104      	bne.n	8003418 <__aeabi_dcmpun+0x30>
 800340e:	4646      	mov	r6, r8
 8003410:	4316      	orrs	r6, r2
 8003412:	0030      	movs	r0, r6
 8003414:	1e43      	subs	r3, r0, #1
 8003416:	4198      	sbcs	r0, r3
 8003418:	bc80      	pop	{r7}
 800341a:	46b8      	mov	r8, r7
 800341c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800341e:	4304      	orrs	r4, r0
 8003420:	2001      	movs	r0, #1
 8003422:	2c00      	cmp	r4, #0
 8003424:	d1f8      	bne.n	8003418 <__aeabi_dcmpun+0x30>
 8003426:	e7ee      	b.n	8003406 <__aeabi_dcmpun+0x1e>
 8003428:	000007ff 	.word	0x000007ff

0800342c <__aeabi_d2iz>:
 800342c:	000b      	movs	r3, r1
 800342e:	0002      	movs	r2, r0
 8003430:	b570      	push	{r4, r5, r6, lr}
 8003432:	4d16      	ldr	r5, [pc, #88]	@ (800348c <__aeabi_d2iz+0x60>)
 8003434:	030c      	lsls	r4, r1, #12
 8003436:	b082      	sub	sp, #8
 8003438:	0049      	lsls	r1, r1, #1
 800343a:	2000      	movs	r0, #0
 800343c:	9200      	str	r2, [sp, #0]
 800343e:	9301      	str	r3, [sp, #4]
 8003440:	0b24      	lsrs	r4, r4, #12
 8003442:	0d49      	lsrs	r1, r1, #21
 8003444:	0fde      	lsrs	r6, r3, #31
 8003446:	42a9      	cmp	r1, r5
 8003448:	dd04      	ble.n	8003454 <__aeabi_d2iz+0x28>
 800344a:	4811      	ldr	r0, [pc, #68]	@ (8003490 <__aeabi_d2iz+0x64>)
 800344c:	4281      	cmp	r1, r0
 800344e:	dd03      	ble.n	8003458 <__aeabi_d2iz+0x2c>
 8003450:	4b10      	ldr	r3, [pc, #64]	@ (8003494 <__aeabi_d2iz+0x68>)
 8003452:	18f0      	adds	r0, r6, r3
 8003454:	b002      	add	sp, #8
 8003456:	bd70      	pop	{r4, r5, r6, pc}
 8003458:	2080      	movs	r0, #128	@ 0x80
 800345a:	0340      	lsls	r0, r0, #13
 800345c:	4320      	orrs	r0, r4
 800345e:	4c0e      	ldr	r4, [pc, #56]	@ (8003498 <__aeabi_d2iz+0x6c>)
 8003460:	1a64      	subs	r4, r4, r1
 8003462:	2c1f      	cmp	r4, #31
 8003464:	dd08      	ble.n	8003478 <__aeabi_d2iz+0x4c>
 8003466:	4b0d      	ldr	r3, [pc, #52]	@ (800349c <__aeabi_d2iz+0x70>)
 8003468:	1a5b      	subs	r3, r3, r1
 800346a:	40d8      	lsrs	r0, r3
 800346c:	0003      	movs	r3, r0
 800346e:	4258      	negs	r0, r3
 8003470:	2e00      	cmp	r6, #0
 8003472:	d1ef      	bne.n	8003454 <__aeabi_d2iz+0x28>
 8003474:	0018      	movs	r0, r3
 8003476:	e7ed      	b.n	8003454 <__aeabi_d2iz+0x28>
 8003478:	4b09      	ldr	r3, [pc, #36]	@ (80034a0 <__aeabi_d2iz+0x74>)
 800347a:	9a00      	ldr	r2, [sp, #0]
 800347c:	469c      	mov	ip, r3
 800347e:	0003      	movs	r3, r0
 8003480:	4461      	add	r1, ip
 8003482:	408b      	lsls	r3, r1
 8003484:	40e2      	lsrs	r2, r4
 8003486:	4313      	orrs	r3, r2
 8003488:	e7f1      	b.n	800346e <__aeabi_d2iz+0x42>
 800348a:	46c0      	nop			@ (mov r8, r8)
 800348c:	000003fe 	.word	0x000003fe
 8003490:	0000041d 	.word	0x0000041d
 8003494:	7fffffff 	.word	0x7fffffff
 8003498:	00000433 	.word	0x00000433
 800349c:	00000413 	.word	0x00000413
 80034a0:	fffffbed 	.word	0xfffffbed

080034a4 <__aeabi_i2d>:
 80034a4:	b570      	push	{r4, r5, r6, lr}
 80034a6:	2800      	cmp	r0, #0
 80034a8:	d016      	beq.n	80034d8 <__aeabi_i2d+0x34>
 80034aa:	17c3      	asrs	r3, r0, #31
 80034ac:	18c5      	adds	r5, r0, r3
 80034ae:	405d      	eors	r5, r3
 80034b0:	0fc4      	lsrs	r4, r0, #31
 80034b2:	0028      	movs	r0, r5
 80034b4:	f000 f912 	bl	80036dc <__clzsi2>
 80034b8:	4b10      	ldr	r3, [pc, #64]	@ (80034fc <__aeabi_i2d+0x58>)
 80034ba:	1a1b      	subs	r3, r3, r0
 80034bc:	055b      	lsls	r3, r3, #21
 80034be:	0d5b      	lsrs	r3, r3, #21
 80034c0:	280a      	cmp	r0, #10
 80034c2:	dc14      	bgt.n	80034ee <__aeabi_i2d+0x4a>
 80034c4:	0002      	movs	r2, r0
 80034c6:	002e      	movs	r6, r5
 80034c8:	3215      	adds	r2, #21
 80034ca:	4096      	lsls	r6, r2
 80034cc:	220b      	movs	r2, #11
 80034ce:	1a12      	subs	r2, r2, r0
 80034d0:	40d5      	lsrs	r5, r2
 80034d2:	032d      	lsls	r5, r5, #12
 80034d4:	0b2d      	lsrs	r5, r5, #12
 80034d6:	e003      	b.n	80034e0 <__aeabi_i2d+0x3c>
 80034d8:	2400      	movs	r4, #0
 80034da:	2300      	movs	r3, #0
 80034dc:	2500      	movs	r5, #0
 80034de:	2600      	movs	r6, #0
 80034e0:	051b      	lsls	r3, r3, #20
 80034e2:	432b      	orrs	r3, r5
 80034e4:	07e4      	lsls	r4, r4, #31
 80034e6:	4323      	orrs	r3, r4
 80034e8:	0030      	movs	r0, r6
 80034ea:	0019      	movs	r1, r3
 80034ec:	bd70      	pop	{r4, r5, r6, pc}
 80034ee:	380b      	subs	r0, #11
 80034f0:	4085      	lsls	r5, r0
 80034f2:	032d      	lsls	r5, r5, #12
 80034f4:	2600      	movs	r6, #0
 80034f6:	0b2d      	lsrs	r5, r5, #12
 80034f8:	e7f2      	b.n	80034e0 <__aeabi_i2d+0x3c>
 80034fa:	46c0      	nop			@ (mov r8, r8)
 80034fc:	0000041e 	.word	0x0000041e

08003500 <__aeabi_ui2d>:
 8003500:	b510      	push	{r4, lr}
 8003502:	1e04      	subs	r4, r0, #0
 8003504:	d010      	beq.n	8003528 <__aeabi_ui2d+0x28>
 8003506:	f000 f8e9 	bl	80036dc <__clzsi2>
 800350a:	4b0e      	ldr	r3, [pc, #56]	@ (8003544 <__aeabi_ui2d+0x44>)
 800350c:	1a1b      	subs	r3, r3, r0
 800350e:	055b      	lsls	r3, r3, #21
 8003510:	0d5b      	lsrs	r3, r3, #21
 8003512:	280a      	cmp	r0, #10
 8003514:	dc0f      	bgt.n	8003536 <__aeabi_ui2d+0x36>
 8003516:	220b      	movs	r2, #11
 8003518:	0021      	movs	r1, r4
 800351a:	1a12      	subs	r2, r2, r0
 800351c:	40d1      	lsrs	r1, r2
 800351e:	3015      	adds	r0, #21
 8003520:	030a      	lsls	r2, r1, #12
 8003522:	4084      	lsls	r4, r0
 8003524:	0b12      	lsrs	r2, r2, #12
 8003526:	e001      	b.n	800352c <__aeabi_ui2d+0x2c>
 8003528:	2300      	movs	r3, #0
 800352a:	2200      	movs	r2, #0
 800352c:	051b      	lsls	r3, r3, #20
 800352e:	4313      	orrs	r3, r2
 8003530:	0020      	movs	r0, r4
 8003532:	0019      	movs	r1, r3
 8003534:	bd10      	pop	{r4, pc}
 8003536:	0022      	movs	r2, r4
 8003538:	380b      	subs	r0, #11
 800353a:	4082      	lsls	r2, r0
 800353c:	0312      	lsls	r2, r2, #12
 800353e:	2400      	movs	r4, #0
 8003540:	0b12      	lsrs	r2, r2, #12
 8003542:	e7f3      	b.n	800352c <__aeabi_ui2d+0x2c>
 8003544:	0000041e 	.word	0x0000041e

08003548 <__aeabi_f2d>:
 8003548:	b570      	push	{r4, r5, r6, lr}
 800354a:	0242      	lsls	r2, r0, #9
 800354c:	0043      	lsls	r3, r0, #1
 800354e:	0fc4      	lsrs	r4, r0, #31
 8003550:	20fe      	movs	r0, #254	@ 0xfe
 8003552:	0e1b      	lsrs	r3, r3, #24
 8003554:	1c59      	adds	r1, r3, #1
 8003556:	0a55      	lsrs	r5, r2, #9
 8003558:	4208      	tst	r0, r1
 800355a:	d00c      	beq.n	8003576 <__aeabi_f2d+0x2e>
 800355c:	21e0      	movs	r1, #224	@ 0xe0
 800355e:	0089      	lsls	r1, r1, #2
 8003560:	468c      	mov	ip, r1
 8003562:	076d      	lsls	r5, r5, #29
 8003564:	0b12      	lsrs	r2, r2, #12
 8003566:	4463      	add	r3, ip
 8003568:	051b      	lsls	r3, r3, #20
 800356a:	4313      	orrs	r3, r2
 800356c:	07e4      	lsls	r4, r4, #31
 800356e:	4323      	orrs	r3, r4
 8003570:	0028      	movs	r0, r5
 8003572:	0019      	movs	r1, r3
 8003574:	bd70      	pop	{r4, r5, r6, pc}
 8003576:	2b00      	cmp	r3, #0
 8003578:	d114      	bne.n	80035a4 <__aeabi_f2d+0x5c>
 800357a:	2d00      	cmp	r5, #0
 800357c:	d01b      	beq.n	80035b6 <__aeabi_f2d+0x6e>
 800357e:	0028      	movs	r0, r5
 8003580:	f000 f8ac 	bl	80036dc <__clzsi2>
 8003584:	280a      	cmp	r0, #10
 8003586:	dc1c      	bgt.n	80035c2 <__aeabi_f2d+0x7a>
 8003588:	230b      	movs	r3, #11
 800358a:	002a      	movs	r2, r5
 800358c:	1a1b      	subs	r3, r3, r0
 800358e:	40da      	lsrs	r2, r3
 8003590:	0003      	movs	r3, r0
 8003592:	3315      	adds	r3, #21
 8003594:	409d      	lsls	r5, r3
 8003596:	4b0e      	ldr	r3, [pc, #56]	@ (80035d0 <__aeabi_f2d+0x88>)
 8003598:	0312      	lsls	r2, r2, #12
 800359a:	1a1b      	subs	r3, r3, r0
 800359c:	055b      	lsls	r3, r3, #21
 800359e:	0b12      	lsrs	r2, r2, #12
 80035a0:	0d5b      	lsrs	r3, r3, #21
 80035a2:	e7e1      	b.n	8003568 <__aeabi_f2d+0x20>
 80035a4:	2d00      	cmp	r5, #0
 80035a6:	d009      	beq.n	80035bc <__aeabi_f2d+0x74>
 80035a8:	0b13      	lsrs	r3, r2, #12
 80035aa:	2280      	movs	r2, #128	@ 0x80
 80035ac:	0312      	lsls	r2, r2, #12
 80035ae:	431a      	orrs	r2, r3
 80035b0:	076d      	lsls	r5, r5, #29
 80035b2:	4b08      	ldr	r3, [pc, #32]	@ (80035d4 <__aeabi_f2d+0x8c>)
 80035b4:	e7d8      	b.n	8003568 <__aeabi_f2d+0x20>
 80035b6:	2300      	movs	r3, #0
 80035b8:	2200      	movs	r2, #0
 80035ba:	e7d5      	b.n	8003568 <__aeabi_f2d+0x20>
 80035bc:	2200      	movs	r2, #0
 80035be:	4b05      	ldr	r3, [pc, #20]	@ (80035d4 <__aeabi_f2d+0x8c>)
 80035c0:	e7d2      	b.n	8003568 <__aeabi_f2d+0x20>
 80035c2:	0003      	movs	r3, r0
 80035c4:	002a      	movs	r2, r5
 80035c6:	3b0b      	subs	r3, #11
 80035c8:	409a      	lsls	r2, r3
 80035ca:	2500      	movs	r5, #0
 80035cc:	e7e3      	b.n	8003596 <__aeabi_f2d+0x4e>
 80035ce:	46c0      	nop			@ (mov r8, r8)
 80035d0:	00000389 	.word	0x00000389
 80035d4:	000007ff 	.word	0x000007ff

080035d8 <__aeabi_d2f>:
 80035d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80035da:	004b      	lsls	r3, r1, #1
 80035dc:	030f      	lsls	r7, r1, #12
 80035de:	0d5b      	lsrs	r3, r3, #21
 80035e0:	4c3a      	ldr	r4, [pc, #232]	@ (80036cc <__aeabi_d2f+0xf4>)
 80035e2:	0f45      	lsrs	r5, r0, #29
 80035e4:	b083      	sub	sp, #12
 80035e6:	0a7f      	lsrs	r7, r7, #9
 80035e8:	1c5e      	adds	r6, r3, #1
 80035ea:	432f      	orrs	r7, r5
 80035ec:	9000      	str	r0, [sp, #0]
 80035ee:	9101      	str	r1, [sp, #4]
 80035f0:	0fca      	lsrs	r2, r1, #31
 80035f2:	00c5      	lsls	r5, r0, #3
 80035f4:	4226      	tst	r6, r4
 80035f6:	d00b      	beq.n	8003610 <__aeabi_d2f+0x38>
 80035f8:	4935      	ldr	r1, [pc, #212]	@ (80036d0 <__aeabi_d2f+0xf8>)
 80035fa:	185c      	adds	r4, r3, r1
 80035fc:	2cfe      	cmp	r4, #254	@ 0xfe
 80035fe:	dd13      	ble.n	8003628 <__aeabi_d2f+0x50>
 8003600:	20ff      	movs	r0, #255	@ 0xff
 8003602:	2300      	movs	r3, #0
 8003604:	05c0      	lsls	r0, r0, #23
 8003606:	4318      	orrs	r0, r3
 8003608:	07d2      	lsls	r2, r2, #31
 800360a:	4310      	orrs	r0, r2
 800360c:	b003      	add	sp, #12
 800360e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003610:	433d      	orrs	r5, r7
 8003612:	2b00      	cmp	r3, #0
 8003614:	d101      	bne.n	800361a <__aeabi_d2f+0x42>
 8003616:	2000      	movs	r0, #0
 8003618:	e7f4      	b.n	8003604 <__aeabi_d2f+0x2c>
 800361a:	2d00      	cmp	r5, #0
 800361c:	d0f0      	beq.n	8003600 <__aeabi_d2f+0x28>
 800361e:	2380      	movs	r3, #128	@ 0x80
 8003620:	03db      	lsls	r3, r3, #15
 8003622:	20ff      	movs	r0, #255	@ 0xff
 8003624:	433b      	orrs	r3, r7
 8003626:	e7ed      	b.n	8003604 <__aeabi_d2f+0x2c>
 8003628:	2c00      	cmp	r4, #0
 800362a:	dd0c      	ble.n	8003646 <__aeabi_d2f+0x6e>
 800362c:	9b00      	ldr	r3, [sp, #0]
 800362e:	00ff      	lsls	r7, r7, #3
 8003630:	019b      	lsls	r3, r3, #6
 8003632:	1e58      	subs	r0, r3, #1
 8003634:	4183      	sbcs	r3, r0
 8003636:	0f69      	lsrs	r1, r5, #29
 8003638:	433b      	orrs	r3, r7
 800363a:	430b      	orrs	r3, r1
 800363c:	0759      	lsls	r1, r3, #29
 800363e:	d127      	bne.n	8003690 <__aeabi_d2f+0xb8>
 8003640:	08db      	lsrs	r3, r3, #3
 8003642:	b2e0      	uxtb	r0, r4
 8003644:	e7de      	b.n	8003604 <__aeabi_d2f+0x2c>
 8003646:	0021      	movs	r1, r4
 8003648:	3117      	adds	r1, #23
 800364a:	db31      	blt.n	80036b0 <__aeabi_d2f+0xd8>
 800364c:	2180      	movs	r1, #128	@ 0x80
 800364e:	201e      	movs	r0, #30
 8003650:	0409      	lsls	r1, r1, #16
 8003652:	4339      	orrs	r1, r7
 8003654:	1b00      	subs	r0, r0, r4
 8003656:	281f      	cmp	r0, #31
 8003658:	dd2d      	ble.n	80036b6 <__aeabi_d2f+0xde>
 800365a:	2602      	movs	r6, #2
 800365c:	4276      	negs	r6, r6
 800365e:	1b34      	subs	r4, r6, r4
 8003660:	000e      	movs	r6, r1
 8003662:	40e6      	lsrs	r6, r4
 8003664:	0034      	movs	r4, r6
 8003666:	2820      	cmp	r0, #32
 8003668:	d004      	beq.n	8003674 <__aeabi_d2f+0x9c>
 800366a:	481a      	ldr	r0, [pc, #104]	@ (80036d4 <__aeabi_d2f+0xfc>)
 800366c:	4684      	mov	ip, r0
 800366e:	4463      	add	r3, ip
 8003670:	4099      	lsls	r1, r3
 8003672:	430d      	orrs	r5, r1
 8003674:	002b      	movs	r3, r5
 8003676:	1e59      	subs	r1, r3, #1
 8003678:	418b      	sbcs	r3, r1
 800367a:	4323      	orrs	r3, r4
 800367c:	0759      	lsls	r1, r3, #29
 800367e:	d003      	beq.n	8003688 <__aeabi_d2f+0xb0>
 8003680:	210f      	movs	r1, #15
 8003682:	4019      	ands	r1, r3
 8003684:	2904      	cmp	r1, #4
 8003686:	d10b      	bne.n	80036a0 <__aeabi_d2f+0xc8>
 8003688:	019b      	lsls	r3, r3, #6
 800368a:	2000      	movs	r0, #0
 800368c:	0a5b      	lsrs	r3, r3, #9
 800368e:	e7b9      	b.n	8003604 <__aeabi_d2f+0x2c>
 8003690:	210f      	movs	r1, #15
 8003692:	4019      	ands	r1, r3
 8003694:	2904      	cmp	r1, #4
 8003696:	d104      	bne.n	80036a2 <__aeabi_d2f+0xca>
 8003698:	019b      	lsls	r3, r3, #6
 800369a:	0a5b      	lsrs	r3, r3, #9
 800369c:	b2e0      	uxtb	r0, r4
 800369e:	e7b1      	b.n	8003604 <__aeabi_d2f+0x2c>
 80036a0:	2400      	movs	r4, #0
 80036a2:	3304      	adds	r3, #4
 80036a4:	0159      	lsls	r1, r3, #5
 80036a6:	d5f7      	bpl.n	8003698 <__aeabi_d2f+0xc0>
 80036a8:	3401      	adds	r4, #1
 80036aa:	2300      	movs	r3, #0
 80036ac:	b2e0      	uxtb	r0, r4
 80036ae:	e7a9      	b.n	8003604 <__aeabi_d2f+0x2c>
 80036b0:	2000      	movs	r0, #0
 80036b2:	2300      	movs	r3, #0
 80036b4:	e7a6      	b.n	8003604 <__aeabi_d2f+0x2c>
 80036b6:	4c08      	ldr	r4, [pc, #32]	@ (80036d8 <__aeabi_d2f+0x100>)
 80036b8:	191c      	adds	r4, r3, r4
 80036ba:	002b      	movs	r3, r5
 80036bc:	40a5      	lsls	r5, r4
 80036be:	40c3      	lsrs	r3, r0
 80036c0:	40a1      	lsls	r1, r4
 80036c2:	1e68      	subs	r0, r5, #1
 80036c4:	4185      	sbcs	r5, r0
 80036c6:	4329      	orrs	r1, r5
 80036c8:	430b      	orrs	r3, r1
 80036ca:	e7d7      	b.n	800367c <__aeabi_d2f+0xa4>
 80036cc:	000007fe 	.word	0x000007fe
 80036d0:	fffffc80 	.word	0xfffffc80
 80036d4:	fffffca2 	.word	0xfffffca2
 80036d8:	fffffc82 	.word	0xfffffc82

080036dc <__clzsi2>:
 80036dc:	211c      	movs	r1, #28
 80036de:	2301      	movs	r3, #1
 80036e0:	041b      	lsls	r3, r3, #16
 80036e2:	4298      	cmp	r0, r3
 80036e4:	d301      	bcc.n	80036ea <__clzsi2+0xe>
 80036e6:	0c00      	lsrs	r0, r0, #16
 80036e8:	3910      	subs	r1, #16
 80036ea:	0a1b      	lsrs	r3, r3, #8
 80036ec:	4298      	cmp	r0, r3
 80036ee:	d301      	bcc.n	80036f4 <__clzsi2+0x18>
 80036f0:	0a00      	lsrs	r0, r0, #8
 80036f2:	3908      	subs	r1, #8
 80036f4:	091b      	lsrs	r3, r3, #4
 80036f6:	4298      	cmp	r0, r3
 80036f8:	d301      	bcc.n	80036fe <__clzsi2+0x22>
 80036fa:	0900      	lsrs	r0, r0, #4
 80036fc:	3904      	subs	r1, #4
 80036fe:	a202      	add	r2, pc, #8	@ (adr r2, 8003708 <__clzsi2+0x2c>)
 8003700:	5c10      	ldrb	r0, [r2, r0]
 8003702:	1840      	adds	r0, r0, r1
 8003704:	4770      	bx	lr
 8003706:	46c0      	nop			@ (mov r8, r8)
 8003708:	02020304 	.word	0x02020304
 800370c:	01010101 	.word	0x01010101
	...

08003718 <Encoder_Run>:
float valor_Encoder   = 12.0;//valor inicial del encoder
float paso_Encoder    = 0.1; //con 12 sube aprox +-0.1V
/* Private functions ---------------------------------------------------------*/

/* Exported functions --------------------------------------------------------*/
float Encoder_Run(void){
 8003718:	b570      	push	{r4, r5, r6, lr}
    //FUNCION PARA LEER EL ENCODER ROTATIVOS, me base de aqui: https://www.youtube.com/watch?v=6c5nL2tcCs0&t=607s
    bit_actual = ((HAL_GPIO_ReadPin(DT_GPIO_Port, DT_Pin) << 1) | HAL_GPIO_ReadPin(CLK_GPIO_Port, CLK_Pin));                  //convierto a 'uint8_t' el valor ya que al compilar me daba un warning "la conversin implcita pierde precisin entera: 'int' a 'uint8_t'"
 800371a:	2140      	movs	r1, #64	@ 0x40
 800371c:	481c      	ldr	r0, [pc, #112]	@ (8003790 <Encoder_Run+0x78>)
 800371e:	f002 f8e3 	bl	80058e8 <HAL_GPIO_ReadPin>
 8003722:	2120      	movs	r1, #32
 8003724:	0004      	movs	r4, r0
 8003726:	481a      	ldr	r0, [pc, #104]	@ (8003790 <Encoder_Run+0x78>)
 8003728:	f002 f8de 	bl	80058e8 <HAL_GPIO_ReadPin>
 800372c:	0064      	lsls	r4, r4, #1
 800372e:	4b19      	ldr	r3, [pc, #100]	@ (8003794 <Encoder_Run+0x7c>)
    bit_armado = ((bit_anterior << 2) | bit_actual);
 8003730:	4a19      	ldr	r2, [pc, #100]	@ (8003798 <Encoder_Run+0x80>)
    bit_actual = ((HAL_GPIO_ReadPin(DT_GPIO_Port, DT_Pin) << 1) | HAL_GPIO_ReadPin(CLK_GPIO_Port, CLK_Pin));                  //convierto a 'uint8_t' el valor ya que al compilar me daba un warning "la conversin implcita pierde precisin entera: 'int' a 'uint8_t'"
 8003732:	4320      	orrs	r0, r4
 8003734:	b2c0      	uxtb	r0, r0
 8003736:	7018      	strb	r0, [r3, #0]
    bit_armado = ((bit_anterior << 2) | bit_actual);
 8003738:	7813      	ldrb	r3, [r2, #0]
 800373a:	4918      	ldr	r1, [pc, #96]	@ (800379c <Encoder_Run+0x84>)
 800373c:	009b      	lsls	r3, r3, #2
 800373e:	4303      	orrs	r3, r0
 8003740:	b2db      	uxtb	r3, r3
 8003742:	4c17      	ldr	r4, [pc, #92]	@ (80037a0 <Encoder_Run+0x88>)
 8003744:	700b      	strb	r3, [r1, #0]
    bit_anterior = bit_actual;
 8003746:	7010      	strb	r0, [r2, #0]

    //Lectura de encoder rotativo de 20 posiciones
    if(bit_armado==14){//horario
 8003748:	2b0e      	cmp	r3, #14
 800374a:	d119      	bne.n	8003780 <Encoder_Run+0x68>
    	valor_Encoder-=paso_Encoder;
 800374c:	4b15      	ldr	r3, [pc, #84]	@ (80037a4 <Encoder_Run+0x8c>)
 800374e:	6820      	ldr	r0, [r4, #0]
 8003750:	6819      	ldr	r1, [r3, #0]
 8003752:	f7fd fc3f 	bl	8000fd4 <__aeabi_fsub>
    }
    if(bit_armado==4){//antihorario
    	valor_Encoder+=paso_Encoder;
 8003756:	6020      	str	r0, [r4, #0]

    //Lectura de encoder rotativo de 30 posiciones
    //if( (bit_armado==14)||(bit_armado==7) ) valor_Encoder+=10;//horario
    //if( (bit_armado==4) ||(bit_armado==2) ) valor_Encoder-=10;//antihorario

    if(valor_Encoder <= val_Min_Encoder) valor_Encoder = val_Min_Encoder;
 8003758:	4b13      	ldr	r3, [pc, #76]	@ (80037a8 <Encoder_Run+0x90>)
 800375a:	6820      	ldr	r0, [r4, #0]
 800375c:	681d      	ldr	r5, [r3, #0]
 800375e:	1c29      	adds	r1, r5, #0
 8003760:	f7fc feca 	bl	80004f8 <__aeabi_fcmple>
 8003764:	2800      	cmp	r0, #0
 8003766:	d000      	beq.n	800376a <Encoder_Run+0x52>
 8003768:	6025      	str	r5, [r4, #0]
    if(valor_Encoder >= val_Max_Encoder) valor_Encoder = val_Max_Encoder;
 800376a:	4b10      	ldr	r3, [pc, #64]	@ (80037ac <Encoder_Run+0x94>)
 800376c:	6820      	ldr	r0, [r4, #0]
 800376e:	681d      	ldr	r5, [r3, #0]
 8003770:	1c29      	adds	r1, r5, #0
 8003772:	f7fc fed5 	bl	8000520 <__aeabi_fcmpge>
 8003776:	2800      	cmp	r0, #0
 8003778:	d000      	beq.n	800377c <Encoder_Run+0x64>
 800377a:	6025      	str	r5, [r4, #0]

    return valor_Encoder;
 800377c:	6820      	ldr	r0, [r4, #0]
}
 800377e:	bd70      	pop	{r4, r5, r6, pc}
    if(bit_armado==4){//antihorario
 8003780:	2b04      	cmp	r3, #4
 8003782:	d1e9      	bne.n	8003758 <Encoder_Run+0x40>
    	valor_Encoder+=paso_Encoder;
 8003784:	4b07      	ldr	r3, [pc, #28]	@ (80037a4 <Encoder_Run+0x8c>)
 8003786:	6821      	ldr	r1, [r4, #0]
 8003788:	6818      	ldr	r0, [r3, #0]
 800378a:	f7fc ff09 	bl	80005a0 <__aeabi_fadd>
 800378e:	e7e2      	b.n	8003756 <Encoder_Run+0x3e>
 8003790:	48000400 	.word	0x48000400
 8003794:	20000211 	.word	0x20000211
 8003798:	20000212 	.word	0x20000212
 800379c:	20000210 	.word	0x20000210
 80037a0:	20000004 	.word	0x20000004
 80037a4:	20000000 	.word	0x20000000
 80037a8:	2000020c 	.word	0x2000020c
 80037ac:	20000008 	.word	0x20000008

080037b0 <INA226_Init>:
/* Private macros ------------------------------------------------------------*/
/* Variables -----------------------------------------------------------------*/
Anglas_IN226 ina;
/* Private functions ---------------------------------------------------------*/
/* Exported functions --------------------------------------------------------*/
void INA226_Init(const double Maximum_Expected_Current, const uint16_t resMiliohmios, uint16_t AVG, uint16_t Time_Vbus, uint16_t Time_Vshunt, uint16_t ModeOperation){
 80037b0:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint8_t datos[3];
	uint8_t MSB,LSB;
	uint16_t REGISTER;

	ina.Rshunt = resMiliohmios; //esto lo hago porq necesito Rshunt para la funcion "INA226_Alert_Limit_Write"
 80037b2:	4e2f      	ldr	r6, [pc, #188]	@ (8003870 <INA226_Init+0xc0>)
void INA226_Init(const double Maximum_Expected_Current, const uint16_t resMiliohmios, uint16_t AVG, uint16_t Time_Vbus, uint16_t Time_Vshunt, uint16_t ModeOperation){
 80037b4:	b089      	sub	sp, #36	@ 0x24
	ina.Rshunt = resMiliohmios; //esto lo hago porq necesito Rshunt para la funcion "INA226_Alert_Limit_Write"
 80037b6:	81f2      	strh	r2, [r6, #14]
	 * bit 11-9 : 100 (AVG=128, promedio de numero de muestras)
	 * bit  8-6 : 100 (T=1.1ms, tiempo de conversion de Vbus)
	 * bit  5-3 : 111 (T=8.24ms, tiempo de conversion de Vshunt)
	 * bit  2-0 : 111 (Shunt & Bus continuo, modo de operacion)
	*/
	REGISTER = NO_RESET_INA226|(AVG << 9)|(Time_Vbus << 6)|(Time_Vshunt << 3)|ModeOperation;
 80037b8:	2280      	movs	r2, #128	@ 0x80
void INA226_Init(const double Maximum_Expected_Current, const uint16_t resMiliohmios, uint16_t AVG, uint16_t Time_Vbus, uint16_t Time_Vshunt, uint16_t ModeOperation){
 80037ba:	9002      	str	r0, [sp, #8]
 80037bc:	9103      	str	r1, [sp, #12]
 80037be:	a90e      	add	r1, sp, #56	@ 0x38
 80037c0:	8808      	ldrh	r0, [r1, #0]
 80037c2:	a90f      	add	r1, sp, #60	@ 0x3c
 80037c4:	880c      	ldrh	r4, [r1, #0]
	REGISTER = NO_RESET_INA226|(AVG << 9)|(Time_Vbus << 6)|(Time_Vshunt << 3)|ModeOperation;
 80037c6:	025b      	lsls	r3, r3, #9
 80037c8:	00e4      	lsls	r4, r4, #3
 80037ca:	4323      	orrs	r3, r4
 80037cc:	0180      	lsls	r0, r0, #6
 80037ce:	4303      	orrs	r3, r0
 80037d0:	01d2      	lsls	r2, r2, #7
 80037d2:	4313      	orrs	r3, r2

	MSB = (uint8_t)(REGISTER >> 8);
	LSB = (uint8_t)(REGISTER & 0xFF);

	datos[0] = INA_CONFIGURATION_REGISTER;
 80037d4:	2200      	movs	r2, #0
	datos[1] = MSB;
	datos[2] = LSB;
	HAL_I2C_Master_Transmit (&hi2c1, INA226_I2C_ADDRESS_WRITE, (uint8_t*)datos, 3, 100);
 80037d6:	2764      	movs	r7, #100	@ 0x64
void INA226_Init(const double Maximum_Expected_Current, const uint16_t resMiliohmios, uint16_t AVG, uint16_t Time_Vbus, uint16_t Time_Vshunt, uint16_t ModeOperation){
 80037d8:	a910      	add	r1, sp, #64	@ 0x40
 80037da:	8809      	ldrh	r1, [r1, #0]
	datos[0] = INA_CONFIGURATION_REGISTER;
 80037dc:	ac07      	add	r4, sp, #28
	REGISTER = NO_RESET_INA226|(AVG << 9)|(Time_Vbus << 6)|(Time_Vshunt << 3)|ModeOperation;
 80037de:	4319      	orrs	r1, r3
 80037e0:	b289      	uxth	r1, r1
	datos[0] = INA_CONFIGURATION_REGISTER;
 80037e2:	7022      	strb	r2, [r4, #0]
	HAL_I2C_Master_Transmit (&hi2c1, INA226_I2C_ADDRESS_WRITE, (uint8_t*)datos, 3, 100);
 80037e4:	4823      	ldr	r0, [pc, #140]	@ (8003874 <INA226_Init+0xc4>)
	MSB = (uint8_t)(REGISTER >> 8);
 80037e6:	0a0a      	lsrs	r2, r1, #8
	datos[1] = MSB;
 80037e8:	7062      	strb	r2, [r4, #1]
	datos[2] = LSB;
 80037ea:	70a1      	strb	r1, [r4, #2]
	HAL_I2C_Master_Transmit (&hi2c1, INA226_I2C_ADDRESS_WRITE, (uint8_t*)datos, 3, 100);
 80037ec:	0022      	movs	r2, r4
 80037ee:	2303      	movs	r3, #3
 80037f0:	2180      	movs	r1, #128	@ 0x80
 80037f2:	9700      	str	r7, [sp, #0]
 80037f4:	9005      	str	r0, [sp, #20]
 80037f6:	f002 fa51 	bl	8005c9c <HAL_I2C_Master_Transmit>

	ina.current_LSB = (Maximum_Expected_Current*1000000000/32768); // Conseguir el mejor LSB posible en nA
 80037fa:	9802      	ldr	r0, [sp, #8]
 80037fc:	9903      	ldr	r1, [sp, #12]
 80037fe:	2200      	movs	r2, #0
 8003800:	4b1d      	ldr	r3, [pc, #116]	@ (8003878 <INA226_Init+0xc8>)
 8003802:	f7fe ff01 	bl	8002608 <__aeabi_dmul>
 8003806:	23fc      	movs	r3, #252	@ 0xfc
 8003808:	2200      	movs	r2, #0
 800380a:	059b      	lsls	r3, r3, #22
 800380c:	f7fe fefc 	bl	8002608 <__aeabi_dmul>
 8003810:	f7fc fea8 	bl	8000564 <__aeabi_d2uiz>
 8003814:	6070      	str	r0, [r6, #4]
	ina.calibration = (float)5120000 / ((float)ina.current_LSB * ina.Rshunt/1000);  // Compute calibration register(CAL)
 8003816:	f7fd feb1 	bl	800157c <__aeabi_ui2f>
 800381a:	9002      	str	r0, [sp, #8]
 800381c:	89f0      	ldrh	r0, [r6, #14]
 800381e:	f7fd fe5d 	bl	80014dc <__aeabi_i2f>
 8003822:	9902      	ldr	r1, [sp, #8]
 8003824:	f7fd fa7c 	bl	8000d20 <__aeabi_fmul>
 8003828:	4914      	ldr	r1, [pc, #80]	@ (800387c <INA226_Init+0xcc>)
 800382a:	f7fd f8ab 	bl	8000984 <__aeabi_fdiv>
 800382e:	1c01      	adds	r1, r0, #0
 8003830:	4813      	ldr	r0, [pc, #76]	@ (8003880 <INA226_Init+0xd0>)
 8003832:	f7fd f8a7 	bl	8000984 <__aeabi_fdiv>
 8003836:	f7fc fe7d 	bl	8000534 <__aeabi_f2uiz>
 800383a:	b285      	uxth	r5, r0

	//La formula para "power_LSB" es solo multiplicar "current_LSB" por 25 (pag.16 datasheet)
	//Lo resto 900 para calibrar(probar desde 600 - 1500 )
	//Lo divido entre 1000 porq el numero es muy grande y para la operacion de "INA226_Power()" el numero excede de uint32_t
	ina.power_LSB   = (float)25 * ina.current_LSB/1000;
 800383c:	4911      	ldr	r1, [pc, #68]	@ (8003884 <INA226_Init+0xd4>)
 800383e:	9802      	ldr	r0, [sp, #8]
	ina.calibration = (float)5120000 / ((float)ina.current_LSB * ina.Rshunt/1000);  // Compute calibration register(CAL)
 8003840:	8075      	strh	r5, [r6, #2]
	ina.power_LSB   = (float)25 * ina.current_LSB/1000;
 8003842:	f7fd fa6d 	bl	8000d20 <__aeabi_fmul>
 8003846:	490d      	ldr	r1, [pc, #52]	@ (800387c <INA226_Init+0xcc>)
 8003848:	f7fd f89c 	bl	8000984 <__aeabi_fdiv>
 800384c:	f7fc fe72 	bl	8000534 <__aeabi_f2uiz>

	MSB = (uint8_t)(ina.calibration >> 8);
	LSB = (uint8_t)(ina.calibration & 0xFF);

	datos[0] = INA_CALIBRATION_REGISTER;
 8003850:	2305      	movs	r3, #5
 8003852:	7023      	strb	r3, [r4, #0]
	MSB = (uint8_t)(ina.calibration >> 8);
 8003854:	0a2b      	lsrs	r3, r5, #8
	ina.power_LSB   = (float)25 * ina.current_LSB/1000;
 8003856:	60b0      	str	r0, [r6, #8]
	datos[1] = MSB;
 8003858:	7063      	strb	r3, [r4, #1]
	datos[2] = LSB;
 800385a:	70a5      	strb	r5, [r4, #2]
	HAL_I2C_Master_Transmit (&hi2c1, INA226_I2C_ADDRESS_WRITE, (uint8_t*)datos, 3, 100);
 800385c:	2303      	movs	r3, #3
 800385e:	0022      	movs	r2, r4
 8003860:	2180      	movs	r1, #128	@ 0x80
 8003862:	9805      	ldr	r0, [sp, #20]
 8003864:	9700      	str	r7, [sp, #0]
 8003866:	f002 fa19 	bl	8005c9c <HAL_I2C_Master_Transmit>
}
 800386a:	b009      	add	sp, #36	@ 0x24
 800386c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800386e:	46c0      	nop			@ (mov r8, r8)
 8003870:	20000214 	.word	0x20000214
 8003874:	20000700 	.word	0x20000700
 8003878:	41cdcd65 	.word	0x41cdcd65
 800387c:	447a0000 	.word	0x447a0000
 8003880:	4a9c4000 	.word	0x4a9c4000
 8003884:	41c80000 	.word	0x41c80000

08003888 <INA226_Vshunt>:

float INA226_Vshunt(void){
 8003888:	b530      	push	{r4, r5, lr}
 800388a:	b085      	sub	sp, #20
	uint16_t dato;
	uint32_t Vshunt;
	uint8_t datos[3];

	datos[0] = INA_SHUNT_VOLTAGE_REGISTER;
 800388c:	2301      	movs	r3, #1
 800388e:	466a      	mov	r2, sp
	HAL_I2C_Master_Transmit (&hi2c1, INA226_I2C_ADDRESS_WRITE, (uint8_t*)datos, 1, 100);
 8003890:	2564      	movs	r5, #100	@ 0x64
 8003892:	4c11      	ldr	r4, [pc, #68]	@ (80038d8 <INA226_Vshunt+0x50>)
	datos[0] = INA_SHUNT_VOLTAGE_REGISTER;
 8003894:	7313      	strb	r3, [r2, #12]
	HAL_I2C_Master_Transmit (&hi2c1, INA226_I2C_ADDRESS_WRITE, (uint8_t*)datos, 1, 100);
 8003896:	2180      	movs	r1, #128	@ 0x80
 8003898:	aa03      	add	r2, sp, #12
 800389a:	0020      	movs	r0, r4
 800389c:	9500      	str	r5, [sp, #0]
 800389e:	f002 f9fd 	bl	8005c9c <HAL_I2C_Master_Transmit>

	HAL_I2C_Master_Receive(&hi2c1, INA226_I2C_ADDRESS_READ, (uint8_t*)datos, 2, 100);
 80038a2:	2302      	movs	r3, #2
 80038a4:	aa03      	add	r2, sp, #12
 80038a6:	2181      	movs	r1, #129	@ 0x81
 80038a8:	0020      	movs	r0, r4
 80038aa:	9500      	str	r5, [sp, #0]
 80038ac:	f002 fa82 	bl	8005db4 <HAL_I2C_Master_Receive>
	dato = ((datos[0]<<8)|datos[1]);
 80038b0:	466b      	mov	r3, sp
 80038b2:	899b      	ldrh	r3, [r3, #12]

	if(dato >= 65534){//si no hay carga conectada, devuelve el dato 65535(puede oscilar entre 65534 y 65535)
 80038b4:	4a09      	ldr	r2, [pc, #36]	@ (80038dc <INA226_Vshunt+0x54>)
 80038b6:	ba5b      	rev16	r3, r3
 80038b8:	b29b      	uxth	r3, r3
		return 0;
 80038ba:	2000      	movs	r0, #0
	if(dato >= 65534){//si no hay carga conectada, devuelve el dato 65535(puede oscilar entre 65534 y 65535)
 80038bc:	4293      	cmp	r3, r2
 80038be:	d809      	bhi.n	80038d4 <INA226_Vshunt+0x4c>
	}else{
		Vshunt = (uint32_t)dato * INA_SHUNT_VOLTAGE_LSB;
 80038c0:	2019      	movs	r0, #25
 80038c2:	4358      	muls	r0, r3
		return Vshunt/10000.0;
 80038c4:	f7ff fe1c 	bl	8003500 <__aeabi_ui2d>
 80038c8:	2200      	movs	r2, #0
 80038ca:	4b05      	ldr	r3, [pc, #20]	@ (80038e0 <INA226_Vshunt+0x58>)
 80038cc:	f7fe fa62 	bl	8001d94 <__aeabi_ddiv>
 80038d0:	f7ff fe82 	bl	80035d8 <__aeabi_d2f>
	}
}
 80038d4:	b005      	add	sp, #20
 80038d6:	bd30      	pop	{r4, r5, pc}
 80038d8:	20000700 	.word	0x20000700
 80038dc:	0000fffd 	.word	0x0000fffd
 80038e0:	40c38800 	.word	0x40c38800

080038e4 <INA226_Vbus>:

float INA226_Vbus(void){
 80038e4:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	uint16_t dato;
	uint32_t Vbus;
	uint8_t datos[3];

	datos[0] = INA_BUS_VOLTAGE_REGISTER;
 80038e6:	2502      	movs	r5, #2
 80038e8:	466b      	mov	r3, sp
	HAL_I2C_Master_Transmit (&hi2c1, INA226_I2C_ADDRESS_WRITE, (uint8_t*)datos, 1, 100);
 80038ea:	2664      	movs	r6, #100	@ 0x64
 80038ec:	4c0f      	ldr	r4, [pc, #60]	@ (800392c <INA226_Vbus+0x48>)
	datos[0] = INA_BUS_VOLTAGE_REGISTER;
 80038ee:	731d      	strb	r5, [r3, #12]
	HAL_I2C_Master_Transmit (&hi2c1, INA226_I2C_ADDRESS_WRITE, (uint8_t*)datos, 1, 100);
 80038f0:	aa03      	add	r2, sp, #12
 80038f2:	2301      	movs	r3, #1
 80038f4:	2180      	movs	r1, #128	@ 0x80
 80038f6:	0020      	movs	r0, r4
 80038f8:	9600      	str	r6, [sp, #0]
 80038fa:	f002 f9cf 	bl	8005c9c <HAL_I2C_Master_Transmit>

	HAL_I2C_Master_Receive(&hi2c1, INA226_I2C_ADDRESS_READ, (uint8_t*)datos, 2, 100);
 80038fe:	aa03      	add	r2, sp, #12
 8003900:	002b      	movs	r3, r5
 8003902:	2181      	movs	r1, #129	@ 0x81
 8003904:	0020      	movs	r0, r4
 8003906:	9600      	str	r6, [sp, #0]
 8003908:	f002 fa54 	bl	8005db4 <HAL_I2C_Master_Receive>
	dato = ((datos[0]<<8)|datos[1]);
	Vbus = (uint32_t)dato * INA_BUS_VOLTAGE_LSB;
 800390c:	466b      	mov	r3, sp
 800390e:	207d      	movs	r0, #125	@ 0x7d
 8003910:	899b      	ldrh	r3, [r3, #12]
 8003912:	ba5b      	rev16	r3, r3
 8003914:	b29b      	uxth	r3, r3
 8003916:	4358      	muls	r0, r3

	return Vbus/100000.0;//Voltios;
 8003918:	f7ff fdf2 	bl	8003500 <__aeabi_ui2d>
 800391c:	2200      	movs	r2, #0
 800391e:	4b04      	ldr	r3, [pc, #16]	@ (8003930 <INA226_Vbus+0x4c>)
 8003920:	f7fe fa38 	bl	8001d94 <__aeabi_ddiv>
 8003924:	f7ff fe58 	bl	80035d8 <__aeabi_d2f>
}
 8003928:	b004      	add	sp, #16
 800392a:	bd70      	pop	{r4, r5, r6, pc}
 800392c:	20000700 	.word	0x20000700
 8003930:	40f86a00 	.word	0x40f86a00

08003934 <INA226_Current>:

float INA226_Current(void){
 8003934:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint16_t dato;
	uint32_t current;
	uint8_t datos[3];

	//todo esto es lo mismo que float INA226_Vshunt(void) ya que si ingreso esta funcion dentro de esta funcion, no me deja hacer debug
	datos[0] = INA_SHUNT_VOLTAGE_REGISTER;
 8003936:	2701      	movs	r7, #1
	HAL_I2C_Master_Transmit (&hi2c1, INA226_I2C_ADDRESS_WRITE, (uint8_t*)datos, 1, 100);
 8003938:	2664      	movs	r6, #100	@ 0x64
float INA226_Current(void){
 800393a:	b085      	sub	sp, #20
	HAL_I2C_Master_Transmit (&hi2c1, INA226_I2C_ADDRESS_WRITE, (uint8_t*)datos, 1, 100);
 800393c:	4d1b      	ldr	r5, [pc, #108]	@ (80039ac <INA226_Current+0x78>)
	datos[0] = INA_SHUNT_VOLTAGE_REGISTER;
 800393e:	ac03      	add	r4, sp, #12
	HAL_I2C_Master_Transmit (&hi2c1, INA226_I2C_ADDRESS_WRITE, (uint8_t*)datos, 1, 100);
 8003940:	003b      	movs	r3, r7
 8003942:	0022      	movs	r2, r4
 8003944:	2180      	movs	r1, #128	@ 0x80
	datos[0] = INA_SHUNT_VOLTAGE_REGISTER;
 8003946:	7027      	strb	r7, [r4, #0]
	HAL_I2C_Master_Transmit (&hi2c1, INA226_I2C_ADDRESS_WRITE, (uint8_t*)datos, 1, 100);
 8003948:	0028      	movs	r0, r5
 800394a:	9600      	str	r6, [sp, #0]
 800394c:	f002 f9a6 	bl	8005c9c <HAL_I2C_Master_Transmit>

	HAL_I2C_Master_Receive(&hi2c1, INA226_I2C_ADDRESS_READ, (uint8_t*)datos, 2, 100);
 8003950:	2302      	movs	r3, #2
 8003952:	0022      	movs	r2, r4
 8003954:	2181      	movs	r1, #129	@ 0x81
 8003956:	0028      	movs	r0, r5
 8003958:	9600      	str	r6, [sp, #0]
 800395a:	f002 fa2b 	bl	8005db4 <HAL_I2C_Master_Receive>
	dato = ((datos[0]<<8)|datos[1]);

	if(dato >= 65534){//si no hay carga conectada, devuelve el dato 65535(puede oscilar entre 65534 y 65535)
 800395e:	8823      	ldrh	r3, [r4, #0]
 8003960:	4a13      	ldr	r2, [pc, #76]	@ (80039b0 <INA226_Current+0x7c>)
 8003962:	ba5b      	rev16	r3, r3
 8003964:	b29b      	uxth	r3, r3
		return 0;
 8003966:	2000      	movs	r0, #0
	if(dato >= 65534){//si no hay carga conectada, devuelve el dato 65535(puede oscilar entre 65534 y 65535)
 8003968:	4293      	cmp	r3, r2
 800396a:	d81c      	bhi.n	80039a6 <INA226_Current+0x72>
	///////////////////////////////////////////////////////////////////////////////////////////////////////////
	}else{
		datos[0] = INA_CURRENT_REGISTER;
 800396c:	2304      	movs	r3, #4
		HAL_I2C_Master_Transmit (&hi2c1, INA226_I2C_ADDRESS_WRITE, (uint8_t*)datos, 1, 100);
 800396e:	0022      	movs	r2, r4
		datos[0] = INA_CURRENT_REGISTER;
 8003970:	7023      	strb	r3, [r4, #0]
		HAL_I2C_Master_Transmit (&hi2c1, INA226_I2C_ADDRESS_WRITE, (uint8_t*)datos, 1, 100);
 8003972:	2180      	movs	r1, #128	@ 0x80
 8003974:	003b      	movs	r3, r7
 8003976:	0028      	movs	r0, r5
 8003978:	9600      	str	r6, [sp, #0]
 800397a:	f002 f98f 	bl	8005c9c <HAL_I2C_Master_Transmit>

		HAL_I2C_Master_Receive(&hi2c1, INA226_I2C_ADDRESS_READ, (uint8_t*)datos, 2, 100);
 800397e:	2302      	movs	r3, #2
 8003980:	0022      	movs	r2, r4
 8003982:	2181      	movs	r1, #129	@ 0x81
 8003984:	0028      	movs	r0, r5
 8003986:	9600      	str	r6, [sp, #0]
 8003988:	f002 fa14 	bl	8005db4 <HAL_I2C_Master_Receive>
		dato = ((datos[0]<<8)|datos[1]);
		current = (uint32_t)dato * (ina.current_LSB - 3750);//restar un valor entre 3000 y 5000 para calibrar las medidas (estoy lo hice con prueba error)
 800398c:	4a09      	ldr	r2, [pc, #36]	@ (80039b4 <INA226_Current+0x80>)
 800398e:	8823      	ldrh	r3, [r4, #0]
 8003990:	6850      	ldr	r0, [r2, #4]
 8003992:	4a09      	ldr	r2, [pc, #36]	@ (80039b8 <INA226_Current+0x84>)
 8003994:	ba5b      	rev16	r3, r3
 8003996:	b29b      	uxth	r3, r3
 8003998:	1880      	adds	r0, r0, r2
 800399a:	4358      	muls	r0, r3
		return current/1000000;//mA;
 800399c:	4907      	ldr	r1, [pc, #28]	@ (80039bc <INA226_Current+0x88>)
 800399e:	f7fc fbcf 	bl	8000140 <__udivsi3>
 80039a2:	f7fd fdeb 	bl	800157c <__aeabi_ui2f>
		HAL_I2C_Master_Receive(&hi2c1, INA226_I2C_ADDRESS_READ, (uint8_t*)datos, 2, 100);
		dato = ((datos[0]<<8)|datos[1]);
		current = (uint32_t)dato * (ina.current_LSB-900);
		return current/1000000.0;//mA;
	}*/
}
 80039a6:	b005      	add	sp, #20
 80039a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80039aa:	46c0      	nop			@ (mov r8, r8)
 80039ac:	20000700 	.word	0x20000700
 80039b0:	0000fffd 	.word	0x0000fffd
 80039b4:	20000214 	.word	0x20000214
 80039b8:	fffff15a 	.word	0xfffff15a
 80039bc:	000f4240 	.word	0x000f4240

080039c0 <INA226_Power>:

float INA226_Power(void){
 80039c0:	b530      	push	{r4, r5, lr}
 80039c2:	b085      	sub	sp, #20
	uint16_t dato;
	uint32_t power;
	uint8_t datos[3];

	datos[0] = INA_POWER_REGISTER;
 80039c4:	466a      	mov	r2, sp
	HAL_I2C_Master_Transmit (&hi2c1, INA226_I2C_ADDRESS_WRITE, (uint8_t*)datos, 1, 100);
 80039c6:	2564      	movs	r5, #100	@ 0x64
	datos[0] = INA_POWER_REGISTER;
 80039c8:	2303      	movs	r3, #3
	HAL_I2C_Master_Transmit (&hi2c1, INA226_I2C_ADDRESS_WRITE, (uint8_t*)datos, 1, 100);
 80039ca:	4c10      	ldr	r4, [pc, #64]	@ (8003a0c <INA226_Power+0x4c>)
	datos[0] = INA_POWER_REGISTER;
 80039cc:	7313      	strb	r3, [r2, #12]
	HAL_I2C_Master_Transmit (&hi2c1, INA226_I2C_ADDRESS_WRITE, (uint8_t*)datos, 1, 100);
 80039ce:	2180      	movs	r1, #128	@ 0x80
 80039d0:	aa03      	add	r2, sp, #12
 80039d2:	0020      	movs	r0, r4
 80039d4:	9500      	str	r5, [sp, #0]
 80039d6:	3b02      	subs	r3, #2
 80039d8:	f002 f960 	bl	8005c9c <HAL_I2C_Master_Transmit>

	HAL_I2C_Master_Receive(&hi2c1, INA226_I2C_ADDRESS_READ, (uint8_t*)datos, 2, 100);
 80039dc:	aa03      	add	r2, sp, #12
 80039de:	2302      	movs	r3, #2
 80039e0:	2181      	movs	r1, #129	@ 0x81
 80039e2:	0020      	movs	r0, r4
 80039e4:	9500      	str	r5, [sp, #0]
 80039e6:	f002 f9e5 	bl	8005db4 <HAL_I2C_Master_Receive>
	dato = ((datos[0]<<8)|datos[1]);
	power = (uint32_t)dato * ina.power_LSB;
 80039ea:	466b      	mov	r3, sp
 80039ec:	4a08      	ldr	r2, [pc, #32]	@ (8003a10 <INA226_Power+0x50>)
 80039ee:	899b      	ldrh	r3, [r3, #12]
 80039f0:	6890      	ldr	r0, [r2, #8]
 80039f2:	ba5b      	rev16	r3, r3
 80039f4:	b29b      	uxth	r3, r3
 80039f6:	4358      	muls	r0, r3
	return power/1000000.0;//Watts;
 80039f8:	f7ff fd82 	bl	8003500 <__aeabi_ui2d>
 80039fc:	2200      	movs	r2, #0
 80039fe:	4b05      	ldr	r3, [pc, #20]	@ (8003a14 <INA226_Power+0x54>)
 8003a00:	f7fe f9c8 	bl	8001d94 <__aeabi_ddiv>
 8003a04:	f7ff fde8 	bl	80035d8 <__aeabi_d2f>
}
 8003a08:	b005      	add	sp, #20
 8003a0a:	bd30      	pop	{r4, r5, pc}
 8003a0c:	20000700 	.word	0x20000700
 8003a10:	20000214 	.word	0x20000214
 8003a14:	412e8480 	.word	0x412e8480

08003a18 <OLED_Write_Command_3bytes>:
	HAL_I2C_Master_Transmit (&hi2c1, SSD1306_I2C_ADDRESS, (uint8_t*)datos, 26, 100);

	OLED_Clear();
}

void OLED_Write_Command_3bytes(uint8_t byte1, uint8_t byte2, uint8_t byte3){
 8003a18:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	uint8_t datos[4] = {CMD, byte1, byte2, byte3};
 8003a1a:	2300      	movs	r3, #0
 8003a1c:	ac03      	add	r4, sp, #12
 8003a1e:	7023      	strb	r3, [r4, #0]
	HAL_I2C_Master_Transmit (&hi2c1, SSD1306_I2C_ADDRESS, (uint8_t*)datos, 4, 100);
 8003a20:	3364      	adds	r3, #100	@ 0x64
	uint8_t datos[4] = {CMD, byte1, byte2, byte3};
 8003a22:	7060      	strb	r0, [r4, #1]
 8003a24:	70a1      	strb	r1, [r4, #2]
 8003a26:	70e2      	strb	r2, [r4, #3]
	HAL_I2C_Master_Transmit (&hi2c1, SSD1306_I2C_ADDRESS, (uint8_t*)datos, 4, 100);
 8003a28:	2178      	movs	r1, #120	@ 0x78
 8003a2a:	9300      	str	r3, [sp, #0]
 8003a2c:	0022      	movs	r2, r4
 8003a2e:	3b60      	subs	r3, #96	@ 0x60
 8003a30:	4801      	ldr	r0, [pc, #4]	@ (8003a38 <OLED_Write_Command_3bytes+0x20>)
 8003a32:	f002 f933 	bl	8005c9c <HAL_I2C_Master_Transmit>
}
 8003a36:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}
 8003a38:	20000700 	.word	0x20000700

08003a3c <OLED_Write_Data_1byte>:

void OLED_Write_Data_1byte(uint8_t byte1){
 8003a3c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	uint8_t datos[2] = {DAT, byte1};
 8003a3e:	2340      	movs	r3, #64	@ 0x40
 8003a40:	466a      	mov	r2, sp
 8003a42:	7313      	strb	r3, [r2, #12]
	HAL_I2C_Master_Transmit (&hi2c1, SSD1306_I2C_ADDRESS, (uint8_t*)datos, 2, 100);
 8003a44:	2364      	movs	r3, #100	@ 0x64
	uint8_t datos[2] = {DAT, byte1};
 8003a46:	7350      	strb	r0, [r2, #13]
	HAL_I2C_Master_Transmit (&hi2c1, SSD1306_I2C_ADDRESS, (uint8_t*)datos, 2, 100);
 8003a48:	2178      	movs	r1, #120	@ 0x78
 8003a4a:	9300      	str	r3, [sp, #0]
 8003a4c:	aa03      	add	r2, sp, #12
 8003a4e:	3b62      	subs	r3, #98	@ 0x62
 8003a50:	4802      	ldr	r0, [pc, #8]	@ (8003a5c <OLED_Write_Data_1byte+0x20>)
 8003a52:	f002 f923 	bl	8005c9c <HAL_I2C_Master_Transmit>
}
 8003a56:	b005      	add	sp, #20
 8003a58:	bd00      	pop	{pc}
 8003a5a:	46c0      	nop			@ (mov r8, r8)
 8003a5c:	20000700 	.word	0x20000700

08003a60 <OLED_Draw_Pixel>:

void OLED_Draw_Pixel(uint8_t pag_inicio, uint8_t pag_final, uint8_t col_inicio, uint16_t col_final, uint8_t pixel){
 8003a60:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8003a62:	0015      	movs	r5, r2
 8003a64:	001c      	movs	r4, r3
	uint8_t datos[2];
	OLED_Write_Command_3bytes(SSD1306_PAGEADDR,pag_inicio,pag_final);
 8003a66:	000a      	movs	r2, r1
void OLED_Draw_Pixel(uint8_t pag_inicio, uint8_t pag_final, uint8_t col_inicio, uint16_t col_final, uint8_t pixel){
 8003a68:	ab08      	add	r3, sp, #32
	OLED_Write_Command_3bytes(SSD1306_PAGEADDR,pag_inicio,pag_final);
 8003a6a:	0001      	movs	r1, r0
 8003a6c:	2022      	movs	r0, #34	@ 0x22
void OLED_Draw_Pixel(uint8_t pag_inicio, uint8_t pag_final, uint8_t col_inicio, uint16_t col_final, uint8_t pixel){
 8003a6e:	781e      	ldrb	r6, [r3, #0]
	OLED_Write_Command_3bytes(SSD1306_PAGEADDR,pag_inicio,pag_final);
 8003a70:	f7ff ffd2 	bl	8003a18 <OLED_Write_Command_3bytes>
	OLED_Write_Command_3bytes(SSD1306_COLUMNADDR,col_inicio,col_final);
 8003a74:	0029      	movs	r1, r5
 8003a76:	b2e2      	uxtb	r2, r4
 8003a78:	2021      	movs	r0, #33	@ 0x21
 8003a7a:	f7ff ffcd 	bl	8003a18 <OLED_Write_Command_3bytes>

	datos[0] = DAT;
 8003a7e:	466a      	mov	r2, sp
 8003a80:	2340      	movs	r3, #64	@ 0x40
 8003a82:	7313      	strb	r3, [r2, #12]
	datos[1] = pixel;

	HAL_I2C_Master_Transmit (&hi2c1, SSD1306_I2C_ADDRESS, (uint8_t*)datos, 2, 100);
 8003a84:	2364      	movs	r3, #100	@ 0x64
	datos[1] = pixel;
 8003a86:	7356      	strb	r6, [r2, #13]
	HAL_I2C_Master_Transmit (&hi2c1, SSD1306_I2C_ADDRESS, (uint8_t*)datos, 2, 100);
 8003a88:	2178      	movs	r1, #120	@ 0x78
 8003a8a:	9300      	str	r3, [sp, #0]
 8003a8c:	aa03      	add	r2, sp, #12
 8003a8e:	3b62      	subs	r3, #98	@ 0x62
 8003a90:	4801      	ldr	r0, [pc, #4]	@ (8003a98 <OLED_Draw_Pixel+0x38>)
 8003a92:	f002 f903 	bl	8005c9c <HAL_I2C_Master_Transmit>
}
 8003a96:	bd7f      	pop	{r0, r1, r2, r3, r4, r5, r6, pc}
 8003a98:	20000700 	.word	0x20000700

08003a9c <OLED_Clear>:

//Para limpiar la pantalla oled, esta funcion va desde la pag 0 hasta la pag 7
//Para la columna el datasheet menciona (en modo de direccionamiento horizontal):
//Si el puntero de la direccin de la columna alcanza la direccin final de la columna, el puntero de la direccin de la columna se restablece a la direccin de inicio de la columna y el puntero de direccin de pgina aumenta en 1.
//Es por eso que pongo de la columna 0 hasta la columna 1023(128columnas*8paginas)
void OLED_Clear(void){
 8003a9c:	b597      	push	{r0, r1, r2, r4, r7, lr}
	uint8_t  pixel = 0;//lleno de ceros todos los pixeles
	//una pagina tiene 8pixeles de alto, entonces 128x8=1024, hay 1024 pixeles por pagina(cantidad de datos a enviar para limpiar la pantalla por cada pagina)
	//128x32: DAT +  512datos = 513
	//128x64: DAT + 1024datos = 1025
	//Es por eso que al tamao de los datos[] a enviar le aumento 2
	uint8_t datos[col_final+2];
 8003a9e:	4b10      	ldr	r3, [pc, #64]	@ (8003ae0 <OLED_Clear+0x44>)
void OLED_Clear(void){
 8003aa0:	af02      	add	r7, sp, #8

	OLED_Write_Command_3bytes(SSD1306_PAGEADDR,pag_inicio,pag_final);
 8003aa2:	2207      	movs	r2, #7
	uint8_t datos[col_final+2];
 8003aa4:	449d      	add	sp, r3
	OLED_Write_Command_3bytes(SSD1306_PAGEADDR,pag_inicio,pag_final);
 8003aa6:	2100      	movs	r1, #0
 8003aa8:	2022      	movs	r0, #34	@ 0x22
 8003aaa:	f7ff ffb5 	bl	8003a18 <OLED_Write_Command_3bytes>
	OLED_Write_Command_3bytes(SSD1306_COLUMNADDR,col_inicio,col_final);
 8003aae:	22ff      	movs	r2, #255	@ 0xff
 8003ab0:	2100      	movs	r1, #0
 8003ab2:	2021      	movs	r0, #33	@ 0x21
 8003ab4:	f7ff ffb0 	bl	8003a18 <OLED_Write_Command_3bytes>

	datos[0] = DAT;
 8003ab8:	2340      	movs	r3, #64	@ 0x40

	for(int j=col_inicio;j<=col_final;j++){
		datos[j+1] = pixel;//dato[1], dato[2], dato[3], .... , dato[1023]
 8003aba:	2009      	movs	r0, #9
 8003abc:	2280      	movs	r2, #128	@ 0x80
	uint8_t datos[col_final+2];
 8003abe:	ac02      	add	r4, sp, #8
	datos[0] = DAT;
 8003ac0:	7023      	strb	r3, [r4, #0]
		datos[j+1] = pixel;//dato[1], dato[2], dato[3], .... , dato[1023]
 8003ac2:	2100      	movs	r1, #0
 8003ac4:	4468      	add	r0, sp
 8003ac6:	00d2      	lsls	r2, r2, #3
 8003ac8:	f003 ffa6 	bl	8007a18 <memset>
		//HAL_Delay(10); //descomentar para probar la libreria y ver la impresion de pixeles de manera lenta
	}

	HAL_I2C_Master_Transmit (&hi2c1, SSD1306_I2C_ADDRESS, (uint8_t*)datos, col_final+2, 100);
 8003acc:	2364      	movs	r3, #100	@ 0x64
 8003ace:	0022      	movs	r2, r4
 8003ad0:	9300      	str	r3, [sp, #0]
 8003ad2:	2178      	movs	r1, #120	@ 0x78
 8003ad4:	4b03      	ldr	r3, [pc, #12]	@ (8003ae4 <OLED_Clear+0x48>)
 8003ad6:	4804      	ldr	r0, [pc, #16]	@ (8003ae8 <OLED_Clear+0x4c>)
 8003ad8:	f002 f8e0 	bl	8005c9c <HAL_I2C_Master_Transmit>
}
 8003adc:	46bd      	mov	sp, r7
 8003ade:	bd91      	pop	{r0, r4, r7, pc}
 8003ae0:	fffffbf8 	.word	0xfffffbf8
 8003ae4:	00000401 	.word	0x00000401
 8003ae8:	20000700 	.word	0x20000700

08003aec <OLED_Init>:
void OLED_Init(void){
 8003aec:	b510      	push	{r4, lr}
	datos[0]  = CMD;
 8003aee:	4b0f      	ldr	r3, [pc, #60]	@ (8003b2c <OLED_Init+0x40>)
void OLED_Init(void){
 8003af0:	b08a      	sub	sp, #40	@ 0x28
	datos[0]  = CMD;
 8003af2:	9303      	str	r3, [sp, #12]
	datos[4]  = SSD1306_SETMULTIPLEX;//0xA8
 8003af4:	4b0e      	ldr	r3, [pc, #56]	@ (8003b30 <OLED_Init+0x44>)
	datos[24] = SSD1306_NORMALDISPLAY;	       //0xA6
 8003af6:	ac03      	add	r4, sp, #12
	datos[4]  = SSD1306_SETMULTIPLEX;//0xA8
 8003af8:	9304      	str	r3, [sp, #16]
	datos[8]  = (SSD1306_SETSTARTLINE | 0x00);  //0x40 ----> empezamos en la linea cero
 8003afa:	4b0e      	ldr	r3, [pc, #56]	@ (8003b34 <OLED_Init+0x48>)
	HAL_Delay(100);
 8003afc:	2064      	movs	r0, #100	@ 0x64
	datos[8]  = (SSD1306_SETSTARTLINE | 0x00);  //0x40 ----> empezamos en la linea cero
 8003afe:	9305      	str	r3, [sp, #20]
	datos[12] = HORIZONTAL_ADDRESSING_MODE;   //Modo de direccionamiento horizontal
 8003b00:	4b0d      	ldr	r3, [pc, #52]	@ (8003b38 <OLED_Init+0x4c>)
 8003b02:	9306      	str	r3, [sp, #24]
		case 64: datos[16] = 0x12;break;
 8003b04:	4b0d      	ldr	r3, [pc, #52]	@ (8003b3c <OLED_Init+0x50>)
 8003b06:	9307      	str	r3, [sp, #28]
	datos[20] = 0xF1;						   //0xF1
 8003b08:	4b0d      	ldr	r3, [pc, #52]	@ (8003b40 <OLED_Init+0x54>)
 8003b0a:	9308      	str	r3, [sp, #32]
	datos[24] = SSD1306_NORMALDISPLAY;	       //0xA6
 8003b0c:	4b0d      	ldr	r3, [pc, #52]	@ (8003b44 <OLED_Init+0x58>)
 8003b0e:	8323      	strh	r3, [r4, #24]
	HAL_Delay(100);
 8003b10:	f001 fa9c 	bl	800504c <HAL_Delay>
	HAL_I2C_Master_Transmit (&hi2c1, SSD1306_I2C_ADDRESS, (uint8_t*)datos, 26, 100);
 8003b14:	2364      	movs	r3, #100	@ 0x64
 8003b16:	0022      	movs	r2, r4
 8003b18:	2178      	movs	r1, #120	@ 0x78
 8003b1a:	9300      	str	r3, [sp, #0]
 8003b1c:	480a      	ldr	r0, [pc, #40]	@ (8003b48 <OLED_Init+0x5c>)
 8003b1e:	3b4a      	subs	r3, #74	@ 0x4a
 8003b20:	f002 f8bc 	bl	8005c9c <HAL_I2C_Master_Transmit>
	OLED_Clear();
 8003b24:	f7ff ffba 	bl	8003a9c <OLED_Clear>
}
 8003b28:	b00a      	add	sp, #40	@ 0x28
 8003b2a:	bd10      	pop	{r4, pc}
 8003b2c:	80d5ae00 	.word	0x80d5ae00
 8003b30:	00d33fa8 	.word	0x00d33fa8
 8003b34:	20148d40 	.word	0x20148d40
 8003b38:	dac8a100 	.word	0xdac8a100
 8003b3c:	d9cf8112 	.word	0xd9cf8112
 8003b40:	a440dbf1 	.word	0xa440dbf1
 8003b44:	ffffafa6 	.word	0xffffafa6
 8003b48:	20000700 	.word	0x20000700

08003b4c <OLED_Draw_8_Pixel>:

void OLED_Draw_8_Pixel(uint8_t pag_inicio, uint8_t col_inicio, uint8_t pixel_8bits){
 8003b4c:	b570      	push	{r4, r5, r6, lr}
 8003b4e:	000c      	movs	r4, r1
 8003b50:	0015      	movs	r5, r2
	OLED_Write_Command_3bytes(SSD1306_PAGEADDR,pag_inicio,pag_inicio);
 8003b52:	0001      	movs	r1, r0
 8003b54:	0002      	movs	r2, r0
 8003b56:	2022      	movs	r0, #34	@ 0x22
 8003b58:	f7ff ff5e 	bl	8003a18 <OLED_Write_Command_3bytes>
	OLED_Write_Command_3bytes(SSD1306_COLUMNADDR,col_inicio,col_inicio);
 8003b5c:	0022      	movs	r2, r4
 8003b5e:	0021      	movs	r1, r4
 8003b60:	2021      	movs	r0, #33	@ 0x21
 8003b62:	f7ff ff59 	bl	8003a18 <OLED_Write_Command_3bytes>
	OLED_Write_Data_1byte(pixel_8bits);
 8003b66:	0028      	movs	r0, r5
 8003b68:	f7ff ff68 	bl	8003a3c <OLED_Write_Data_1byte>
}
 8003b6c:	bd70      	pop	{r4, r5, r6, pc}
	...

08003b70 <OLED_Print_Letra>:

void OLED_Print_Letra(uint8_t pag, uint8_t col, uint8_t font_size, char letra){ //pagina(0,7)  columna(0-127)    letra
 8003b70:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint16_t pos;     //variable para almacenar la posicion recuperada de la matriz o arreglo
	letra = letra-32; //resto menos 32 para tener el codigo ASCCI
 8003b72:	3b20      	subs	r3, #32
void OLED_Print_Letra(uint8_t pag, uint8_t col, uint8_t font_size, char letra){ //pagina(0,7)  columna(0-127)    letra
 8003b74:	b087      	sub	sp, #28
 8003b76:	000c      	movs	r4, r1
 8003b78:	9001      	str	r0, [sp, #4]
	letra = letra-32; //resto menos 32 para tener el codigo ASCCI
 8003b7a:	b2dd      	uxtb	r5, r3

	switch(font_size){
 8003b7c:	2a02      	cmp	r2, #2
 8003b7e:	d013      	beq.n	8003ba8 <OLED_Print_Letra+0x38>
 8003b80:	2a03      	cmp	r2, #3
 8003b82:	d035      	beq.n	8003bf0 <OLED_Print_Letra+0x80>
 8003b84:	2a01      	cmp	r2, #1
 8003b86:	d10d      	bne.n	8003ba4 <OLED_Print_Letra+0x34>
		case 1:
				pos = letra * FONT_1_WIDTH;  //me ubico en su array correcto multiplicando por 6
 8003b88:	2306      	movs	r3, #6
 8003b8a:	435d      	muls	r5, r3
				for(int i=col; i<col+FONT_1_WIDTH; i++) {
 8003b8c:	18ce      	adds	r6, r1, r3
					OLED_Draw_8_Pixel(pag,i,FONT_1[pos]);
 8003b8e:	4b36      	ldr	r3, [pc, #216]	@ (8003c68 <OLED_Print_Letra+0xf8>)
 8003b90:	b2e1      	uxtb	r1, r4
 8003b92:	5d5a      	ldrb	r2, [r3, r5]
 8003b94:	9801      	ldr	r0, [sp, #4]
					pos++;
 8003b96:	3501      	adds	r5, #1
				for(int i=col; i<col+FONT_1_WIDTH; i++) {
 8003b98:	3401      	adds	r4, #1
					OLED_Draw_8_Pixel(pag,i,FONT_1[pos]);
 8003b9a:	f7ff ffd7 	bl	8003b4c <OLED_Draw_8_Pixel>
					pos++;
 8003b9e:	b2ad      	uxth	r5, r5
				for(int i=col; i<col+FONT_1_WIDTH; i++) {
 8003ba0:	42b4      	cmp	r4, r6
 8003ba2:	d1f4      	bne.n	8003b8e <OLED_Print_Letra+0x1e>
			OLED_Draw_8_Pixel(pag+2,i,FONT_3[pos3]);
			pos3+=3;
		}
		break;
    }
}
 8003ba4:	b007      	add	sp, #28
 8003ba6:	bdf0      	pop	{r4, r5, r6, r7, pc}
				pos = letra * (FONT_2_WIDTH*2);  //me ubico en su array correcto multiplico por 2 ya que la altura sera de 16pixeles utilizando 8pixles por pagina y en total usara 2 paginas
 8003ba8:	2312      	movs	r3, #18
 8003baa:	435d      	muls	r5, r3
				for(int i=col; i<col+FONT_2_WIDTH; i++) {       //9
 8003bac:	000b      	movs	r3, r1
 8003bae:	000f      	movs	r7, r1
				pos = letra * (FONT_2_WIDTH*2);  //me ubico en su array correcto multiplico por 2 ya que la altura sera de 16pixeles utilizando 8pixles por pagina y en total usara 2 paginas
 8003bb0:	002e      	movs	r6, r5
 8003bb2:	3309      	adds	r3, #9
 8003bb4:	9302      	str	r3, [sp, #8]
					OLED_Draw_8_Pixel(pag,i,FONT_2[pos]);
 8003bb6:	4b2d      	ldr	r3, [pc, #180]	@ (8003c6c <OLED_Print_Letra+0xfc>)
 8003bb8:	b2f9      	uxtb	r1, r7
 8003bba:	5d9a      	ldrb	r2, [r3, r6]
 8003bbc:	9801      	ldr	r0, [sp, #4]
 8003bbe:	9303      	str	r3, [sp, #12]
 8003bc0:	f7ff ffc4 	bl	8003b4c <OLED_Draw_8_Pixel>
				for(int i=col; i<col+FONT_2_WIDTH; i++) {       //9
 8003bc4:	9b02      	ldr	r3, [sp, #8]
					pos++;
 8003bc6:	3601      	adds	r6, #1
				for(int i=col; i<col+FONT_2_WIDTH; i++) {       //9
 8003bc8:	3701      	adds	r7, #1
					pos++;
 8003bca:	b2b6      	uxth	r6, r6
				for(int i=col; i<col+FONT_2_WIDTH; i++) {       //9
 8003bcc:	429f      	cmp	r7, r3
 8003bce:	d1f2      	bne.n	8003bb6 <OLED_Print_Letra+0x46>
 8003bd0:	3509      	adds	r5, #9
				for(int i=col; i<col+FONT_2_WIDTH; i++) {      //9
 8003bd2:	9b02      	ldr	r3, [sp, #8]
 8003bd4:	429c      	cmp	r4, r3
 8003bd6:	d0e5      	beq.n	8003ba4 <OLED_Print_Letra+0x34>
					OLED_Draw_8_Pixel(pag+1,i,FONT_2[pos]);
 8003bd8:	9b03      	ldr	r3, [sp, #12]
 8003bda:	b2e1      	uxtb	r1, r4
 8003bdc:	5d5a      	ldrb	r2, [r3, r5]
 8003bde:	9b01      	ldr	r3, [sp, #4]
					pos++;
 8003be0:	3501      	adds	r5, #1
					OLED_Draw_8_Pixel(pag+1,i,FONT_2[pos]);
 8003be2:	1c58      	adds	r0, r3, #1
 8003be4:	b2c0      	uxtb	r0, r0
 8003be6:	f7ff ffb1 	bl	8003b4c <OLED_Draw_8_Pixel>
					pos++;
 8003bea:	b2ad      	uxth	r5, r5
				for(int i=col; i<col+FONT_2_WIDTH; i++) {      //9
 8003bec:	3401      	adds	r4, #1
 8003bee:	e7f0      	b.n	8003bd2 <OLED_Print_Letra+0x62>
		pos = letra * (FONT_3_WIDTH*3);  //me ubico en su array correcto multiplico por 2 ya que la altura sera de 16pixeles utilizando 8pixles por pagina y en total usara 2 paginas
 8003bf0:	233c      	movs	r3, #60	@ 0x3c
 8003bf2:	435d      	muls	r5, r3
		uint16_t pos2 = (letra * (FONT_3_WIDTH*3))+1;
 8003bf4:	1c6b      	adds	r3, r5, #1
 8003bf6:	9302      	str	r3, [sp, #8]
		uint16_t pos3 = (letra * (FONT_3_WIDTH*3))+2;
 8003bf8:	1cab      	adds	r3, r5, #2
 8003bfa:	9303      	str	r3, [sp, #12]
		for(int i=col; i<col+FONT_3_WIDTH; i++) {
 8003bfc:	000b      	movs	r3, r1
 8003bfe:	000f      	movs	r7, r1
 8003c00:	000e      	movs	r6, r1
 8003c02:	3314      	adds	r3, #20
 8003c04:	9304      	str	r3, [sp, #16]
			OLED_Draw_8_Pixel(pag,i,FONT_3[pos]);
 8003c06:	4b1a      	ldr	r3, [pc, #104]	@ (8003c70 <OLED_Print_Letra+0x100>)
 8003c08:	b2f1      	uxtb	r1, r6
 8003c0a:	5d5a      	ldrb	r2, [r3, r5]
 8003c0c:	9801      	ldr	r0, [sp, #4]
 8003c0e:	9305      	str	r3, [sp, #20]
 8003c10:	f7ff ff9c 	bl	8003b4c <OLED_Draw_8_Pixel>
		for(int i=col; i<col+FONT_3_WIDTH; i++) {
 8003c14:	9b04      	ldr	r3, [sp, #16]
			pos+=3;
 8003c16:	3503      	adds	r5, #3
		for(int i=col; i<col+FONT_3_WIDTH; i++) {
 8003c18:	3601      	adds	r6, #1
			pos+=3;
 8003c1a:	b2ad      	uxth	r5, r5
		for(int i=col; i<col+FONT_3_WIDTH; i++) {
 8003c1c:	429e      	cmp	r6, r3
 8003c1e:	d1f2      	bne.n	8003c06 <OLED_Print_Letra+0x96>
		for(int i=col; i<col+FONT_3_WIDTH; i++) {
 8003c20:	9b04      	ldr	r3, [sp, #16]
 8003c22:	429c      	cmp	r4, r3
 8003c24:	d111      	bne.n	8003c4a <OLED_Print_Letra+0xda>
		for(int i=col; i<col+FONT_3_WIDTH; i++) {
 8003c26:	9b04      	ldr	r3, [sp, #16]
 8003c28:	429f      	cmp	r7, r3
 8003c2a:	d0bb      	beq.n	8003ba4 <OLED_Print_Letra+0x34>
			OLED_Draw_8_Pixel(pag+2,i,FONT_3[pos3]);
 8003c2c:	9b05      	ldr	r3, [sp, #20]
 8003c2e:	9a03      	ldr	r2, [sp, #12]
 8003c30:	b2f9      	uxtb	r1, r7
 8003c32:	5c9a      	ldrb	r2, [r3, r2]
 8003c34:	9b01      	ldr	r3, [sp, #4]
		for(int i=col; i<col+FONT_3_WIDTH; i++) {
 8003c36:	3701      	adds	r7, #1
			OLED_Draw_8_Pixel(pag+2,i,FONT_3[pos3]);
 8003c38:	1c98      	adds	r0, r3, #2
 8003c3a:	b2c0      	uxtb	r0, r0
 8003c3c:	f7ff ff86 	bl	8003b4c <OLED_Draw_8_Pixel>
			pos3+=3;
 8003c40:	9b03      	ldr	r3, [sp, #12]
 8003c42:	3303      	adds	r3, #3
 8003c44:	b29b      	uxth	r3, r3
 8003c46:	9303      	str	r3, [sp, #12]
		for(int i=col; i<col+FONT_3_WIDTH; i++) {
 8003c48:	e7ed      	b.n	8003c26 <OLED_Print_Letra+0xb6>
			OLED_Draw_8_Pixel(pag+1,i,FONT_3[pos2]);
 8003c4a:	4b09      	ldr	r3, [pc, #36]	@ (8003c70 <OLED_Print_Letra+0x100>)
 8003c4c:	9a02      	ldr	r2, [sp, #8]
 8003c4e:	b2e1      	uxtb	r1, r4
 8003c50:	5c9a      	ldrb	r2, [r3, r2]
 8003c52:	9b01      	ldr	r3, [sp, #4]
		for(int i=col; i<col+FONT_3_WIDTH; i++) {
 8003c54:	3401      	adds	r4, #1
			OLED_Draw_8_Pixel(pag+1,i,FONT_3[pos2]);
 8003c56:	1c58      	adds	r0, r3, #1
 8003c58:	b2c0      	uxtb	r0, r0
 8003c5a:	f7ff ff77 	bl	8003b4c <OLED_Draw_8_Pixel>
			pos2+=3;
 8003c5e:	9b02      	ldr	r3, [sp, #8]
 8003c60:	3303      	adds	r3, #3
 8003c62:	b29b      	uxth	r3, r3
 8003c64:	9302      	str	r3, [sp, #8]
		for(int i=col; i<col+FONT_3_WIDTH; i++) {
 8003c66:	e7db      	b.n	8003c20 <OLED_Print_Letra+0xb0>
 8003c68:	0800bad2 	.word	0x0800bad2
 8003c6c:	0800b424 	.word	0x0800b424
 8003c70:	08009da4 	.word	0x08009da4

08003c74 <OLED_Print_Text>:


void OLED_Print_Text(uint8_t pag, uint8_t col, uint8_t font_size, char *texto){
 8003c74:	b570      	push	{r4, r5, r6, lr}
 8003c76:	0006      	movs	r6, r0
 8003c78:	000c      	movs	r4, r1
 8003c7a:	001d      	movs	r5, r3

	switch(font_size){
 8003c7c:	2a02      	cmp	r2, #2
 8003c7e:	d018      	beq.n	8003cb2 <OLED_Print_Text+0x3e>
 8003c80:	2a03      	cmp	r2, #3
 8003c82:	d022      	beq.n	8003cca <OLED_Print_Text+0x56>
 8003c84:	2a01      	cmp	r2, #1
 8003c86:	d008      	beq.n	8003c9a <OLED_Print_Text+0x26>
					col=col+FONT_3_WIDTH; //aumento la posicion de la columna 9/11
		}
		break;
		///////////////////////////////////////////////////////////////////////////
	}
}
 8003c88:	bd70      	pop	{r4, r5, r6, pc}
					OLED_Print_Letra(pag,col,1,*texto++);
 8003c8a:	0021      	movs	r1, r4
 8003c8c:	2201      	movs	r2, #1
 8003c8e:	0030      	movs	r0, r6
 8003c90:	f7ff ff6e 	bl	8003b70 <OLED_Print_Letra>
					col=col+FONT_1_WIDTH; //aumento la posicion de la columna
 8003c94:	3406      	adds	r4, #6
					OLED_Print_Letra(pag,col,1,*texto++);
 8003c96:	3501      	adds	r5, #1
					col=col+FONT_1_WIDTH; //aumento la posicion de la columna
 8003c98:	b2e4      	uxtb	r4, r4
				while(*texto != '\0'){
 8003c9a:	782b      	ldrb	r3, [r5, #0]
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d1f4      	bne.n	8003c8a <OLED_Print_Text+0x16>
 8003ca0:	e7f2      	b.n	8003c88 <OLED_Print_Text+0x14>
					OLED_Print_Letra(pag,col,2,*texto++);
 8003ca2:	0021      	movs	r1, r4
 8003ca4:	2202      	movs	r2, #2
 8003ca6:	0030      	movs	r0, r6
 8003ca8:	f7ff ff62 	bl	8003b70 <OLED_Print_Letra>
					col=col+FONT_2_WIDTH; //aumento la posicion de la columna 9/11
 8003cac:	3409      	adds	r4, #9
					OLED_Print_Letra(pag,col,2,*texto++);
 8003cae:	3501      	adds	r5, #1
					col=col+FONT_2_WIDTH; //aumento la posicion de la columna 9/11
 8003cb0:	b2e4      	uxtb	r4, r4
				while(*texto != '\0'){
 8003cb2:	782b      	ldrb	r3, [r5, #0]
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d1f4      	bne.n	8003ca2 <OLED_Print_Text+0x2e>
 8003cb8:	e7e6      	b.n	8003c88 <OLED_Print_Text+0x14>
					OLED_Print_Letra(pag,col,3,*texto++);
 8003cba:	0021      	movs	r1, r4
 8003cbc:	2203      	movs	r2, #3
 8003cbe:	0030      	movs	r0, r6
 8003cc0:	f7ff ff56 	bl	8003b70 <OLED_Print_Letra>
					col=col+FONT_3_WIDTH; //aumento la posicion de la columna 9/11
 8003cc4:	3414      	adds	r4, #20
					OLED_Print_Letra(pag,col,3,*texto++);
 8003cc6:	3501      	adds	r5, #1
					col=col+FONT_3_WIDTH; //aumento la posicion de la columna 9/11
 8003cc8:	b2e4      	uxtb	r4, r4
				while(*texto != '\0'){
 8003cca:	782b      	ldrb	r3, [r5, #0]
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d1f4      	bne.n	8003cba <OLED_Print_Text+0x46>
 8003cd0:	e7da      	b.n	8003c88 <OLED_Print_Text+0x14>

08003cd2 <OLED_Imagen_Small>:
			k++;
		}
	}
}

void OLED_Imagen_Small(uint8_t pag, uint8_t col, const unsigned char imagen[], uint8_t size_x, uint8_t size_y){
 8003cd2:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003cd4:	b087      	sub	sp, #28
 8003cd6:	9305      	str	r3, [sp, #20]
 8003cd8:	ab0c      	add	r3, sp, #48	@ 0x30
 8003cda:	781b      	ldrb	r3, [r3, #0]
 8003cdc:	000d      	movs	r5, r1
//			OLED_Draw_Pixel(pag,size_y/8, col,col+size_x, imagen[k]);
//			k++;
//		}
//	}

	for(int i=pag;i<pag+size_y/8;i++){
 8003cde:	08db      	lsrs	r3, r3, #3
 8003ce0:	181b      	adds	r3, r3, r0
 8003ce2:	9303      	str	r3, [sp, #12]
	int k=0;
 8003ce4:	2300      	movs	r3, #0
	for(int i=pag;i<pag+size_y/8;i++){
 8003ce6:	0004      	movs	r4, r0
void OLED_Imagen_Small(uint8_t pag, uint8_t col, const unsigned char imagen[], uint8_t size_x, uint8_t size_y){
 8003ce8:	9204      	str	r2, [sp, #16]
	int k=0;
 8003cea:	9302      	str	r3, [sp, #8]
	for(int i=pag;i<pag+size_y/8;i++){
 8003cec:	9b03      	ldr	r3, [sp, #12]
 8003cee:	42a3      	cmp	r3, r4
 8003cf0:	dc01      	bgt.n	8003cf6 <OLED_Imagen_Small+0x24>
		for(int j=col;j<col+size_x;j++){
			OLED_Draw_Pixel(i,i, j,j, imagen[k]);
			k++;
		}
	}
}
 8003cf2:	b007      	add	sp, #28
 8003cf4:	bdf0      	pop	{r4, r5, r6, r7, pc}
		for(int j=col;j<col+size_x;j++){
 8003cf6:	002e      	movs	r6, r5
 8003cf8:	9b04      	ldr	r3, [sp, #16]
 8003cfa:	9a02      	ldr	r2, [sp, #8]
 8003cfc:	189f      	adds	r7, r3, r2
 8003cfe:	9b05      	ldr	r3, [sp, #20]
 8003d00:	195b      	adds	r3, r3, r5
 8003d02:	42b3      	cmp	r3, r6
 8003d04:	dc05      	bgt.n	8003d12 <OLED_Imagen_Small+0x40>
 8003d06:	9a02      	ldr	r2, [sp, #8]
 8003d08:	1b5b      	subs	r3, r3, r5
 8003d0a:	18d3      	adds	r3, r2, r3
 8003d0c:	9302      	str	r3, [sp, #8]
	for(int i=pag;i<pag+size_y/8;i++){
 8003d0e:	3401      	adds	r4, #1
 8003d10:	e7ec      	b.n	8003cec <OLED_Imagen_Small+0x1a>
			OLED_Draw_Pixel(i,i, j,j, imagen[k]);
 8003d12:	7839      	ldrb	r1, [r7, #0]
 8003d14:	b2e0      	uxtb	r0, r4
 8003d16:	b2b3      	uxth	r3, r6
 8003d18:	b2f2      	uxtb	r2, r6
 8003d1a:	9100      	str	r1, [sp, #0]
 8003d1c:	0001      	movs	r1, r0
 8003d1e:	f7ff fe9f 	bl	8003a60 <OLED_Draw_Pixel>
		for(int j=col;j<col+size_x;j++){
 8003d22:	3601      	adds	r6, #1
 8003d24:	3701      	adds	r7, #1
 8003d26:	e7ea      	b.n	8003cfe <OLED_Imagen_Small+0x2c>

08003d28 <ee_format>:
  return true;
#endif
}
//##########################################################################################################
bool ee_format(bool keepRamData)
{
 8003d28:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8003d2a:	0004      	movs	r4, r0
  uint32_t error;
  HAL_FLASH_Unlock();
 8003d2c:	f001 fc28 	bl	8005580 <HAL_FLASH_Unlock>
  FLASH_EraseInitTypeDef flashErase;
#if _EE_PAGE_OR_SECTOR == PAGE
	flashErase.NbPages = 1;
 8003d30:	2301      	movs	r3, #1
 8003d32:	9303      	str	r3, [sp, #12]
  flashErase.PageAddress = _EE_ADDR_INUSE;
 8003d34:	4b0e      	ldr	r3, [pc, #56]	@ (8003d70 <ee_format+0x48>)
  flashErase.Banks = _EE_FLASH_BANK;
#endif
#ifdef _EE_VOLTAGE_RANGE
  flashErase.VoltageRange = _EE_VOLTAGE_RANGE;
#endif
  if (HAL_FLASHEx_Erase(&flashErase, &error) == HAL_OK)
 8003d36:	4669      	mov	r1, sp
  flashErase.PageAddress = _EE_ADDR_INUSE;
 8003d38:	9302      	str	r3, [sp, #8]
  flashErase.TypeErase = FLASH_TYPEERASE_PAGES;
 8003d3a:	2300      	movs	r3, #0
  if (HAL_FLASHEx_Erase(&flashErase, &error) == HAL_OK)
 8003d3c:	a801      	add	r0, sp, #4
  flashErase.TypeErase = FLASH_TYPEERASE_PAGES;
 8003d3e:	9301      	str	r3, [sp, #4]
  if (HAL_FLASHEx_Erase(&flashErase, &error) == HAL_OK)
 8003d40:	f001 fcd0 	bl	80056e4 <HAL_FLASHEx_Erase>
 8003d44:	2800      	cmp	r0, #0
 8003d46:	d10f      	bne.n	8003d68 <ee_format+0x40>
  {
    HAL_FLASH_Lock();
 8003d48:	f001 fc2e 	bl	80055a8 <HAL_FLASH_Lock>
    if (error != 0xFFFFFFFF)
 8003d4c:	9b00      	ldr	r3, [sp, #0]
 8003d4e:	3301      	adds	r3, #1
 8003d50:	d10c      	bne.n	8003d6c <ee_format+0x44>
      return false;
    else
    {
#if (_EE_USE_RAM_BYTE > 0)
      if (keepRamData == false)
 8003d52:	2c00      	cmp	r4, #0
 8003d54:	d105      	bne.n	8003d62 <ee_format+0x3a>
        memset(ee_ram, 0xFF, _EE_USE_RAM_BYTE);
 8003d56:	2280      	movs	r2, #128	@ 0x80
 8003d58:	21ff      	movs	r1, #255	@ 0xff
 8003d5a:	4806      	ldr	r0, [pc, #24]	@ (8003d74 <ee_format+0x4c>)
 8003d5c:	00d2      	lsls	r2, r2, #3
 8003d5e:	f003 fe5b 	bl	8007a18 <memset>
      return false;
 8003d62:	2001      	movs	r0, #1
      return true;
    }
  }
  HAL_FLASH_Lock();
  return false;
}
 8003d64:	b004      	add	sp, #16
 8003d66:	bd10      	pop	{r4, pc}
  HAL_FLASH_Lock();
 8003d68:	f001 fc1e 	bl	80055a8 <HAL_FLASH_Lock>
      return false;
 8003d6c:	2000      	movs	r0, #0
 8003d6e:	e7f9      	b.n	8003d64 <ee_format+0x3c>
 8003d70:	0800f000 	.word	0x0800f000
 8003d74:	20000228 	.word	0x20000228

08003d78 <ee_read>:
//##########################################################################################################
bool ee_read(uint32_t startVirtualAddress, uint32_t len, uint8_t* data)
{
 8003d78:	b530      	push	{r4, r5, lr}
  if ((startVirtualAddress + len) > _EE_SIZE)
 8003d7a:	2480      	movs	r4, #128	@ 0x80
 8003d7c:	1841      	adds	r1, r0, r1
{
 8003d7e:	0003      	movs	r3, r0
  if ((startVirtualAddress + len) > _EE_SIZE)
 8003d80:	00e4      	lsls	r4, r4, #3
    return false;
 8003d82:	2000      	movs	r0, #0
  if ((startVirtualAddress + len) > _EE_SIZE)
 8003d84:	42a1      	cmp	r1, r4
 8003d86:	d803      	bhi.n	8003d90 <ee_read+0x18>
      *data = (*(__IO uint8_t*) (i + _EE_ADDR_INUSE));
      data++;
    }
#if (_EE_USE_RAM_BYTE > 0)
    if (i < _EE_USE_RAM_BYTE)
      ee_ram[i] = (*(__IO uint8_t*) (i + _EE_ADDR_INUSE));
 8003d88:	4c07      	ldr	r4, [pc, #28]	@ (8003da8 <ee_read+0x30>)
  for (uint32_t i = startVirtualAddress; i < len + startVirtualAddress; i++)
 8003d8a:	4299      	cmp	r1, r3
 8003d8c:	d801      	bhi.n	8003d92 <ee_read+0x1a>
#endif
  }
  return true;
 8003d8e:	2001      	movs	r0, #1
}
 8003d90:	bd30      	pop	{r4, r5, pc}
      *data = (*(__IO uint8_t*) (i + _EE_ADDR_INUSE));
 8003d92:	4806      	ldr	r0, [pc, #24]	@ (8003dac <ee_read+0x34>)
 8003d94:	1818      	adds	r0, r3, r0
    if (data != NULL)
 8003d96:	2a00      	cmp	r2, #0
 8003d98:	d002      	beq.n	8003da0 <ee_read+0x28>
      *data = (*(__IO uint8_t*) (i + _EE_ADDR_INUSE));
 8003d9a:	7805      	ldrb	r5, [r0, #0]
 8003d9c:	7015      	strb	r5, [r2, #0]
      data++;
 8003d9e:	3201      	adds	r2, #1
      ee_ram[i] = (*(__IO uint8_t*) (i + _EE_ADDR_INUSE));
 8003da0:	7800      	ldrb	r0, [r0, #0]
 8003da2:	54e0      	strb	r0, [r4, r3]
  for (uint32_t i = startVirtualAddress; i < len + startVirtualAddress; i++)
 8003da4:	3301      	adds	r3, #1
 8003da6:	e7f0      	b.n	8003d8a <ee_read+0x12>
 8003da8:	20000228 	.word	0x20000228
 8003dac:	0800f000 	.word	0x0800f000

08003db0 <ee_write>:
//##########################################################################################################
bool ee_write(uint32_t startVirtualAddress, uint32_t len, uint8_t *data)
{
  if ((startVirtualAddress + len) > _EE_SIZE)
 8003db0:	2380      	movs	r3, #128	@ 0x80
{
 8003db2:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003db4:	0014      	movs	r4, r2
 8003db6:	b093      	sub	sp, #76	@ 0x4c
  if ((startVirtualAddress + len) > _EE_SIZE)
 8003db8:	1842      	adds	r2, r0, r1
{
 8003dba:	0005      	movs	r5, r0
 8003dbc:	9103      	str	r1, [sp, #12]
  if ((startVirtualAddress + len) > _EE_SIZE)
 8003dbe:	00db      	lsls	r3, r3, #3
 8003dc0:	429a      	cmp	r2, r3
 8003dc2:	d822      	bhi.n	8003e0a <ee_write+0x5a>
    return false;
  if (data == NULL)
 8003dc4:	2c00      	cmp	r4, #0
 8003dc6:	d020      	beq.n	8003e0a <ee_write+0x5a>
    return false;
  HAL_FLASH_Unlock();
 8003dc8:	f001 fbda 	bl	8005580 <HAL_FLASH_Unlock>
      return false;
    }
  }	
#endif
#ifdef FLASH_TYPEPROGRAM_HALFWORD
  for (uint32_t i = 0; i < len ; i+=2)
 8003dcc:	002e      	movs	r6, r5
 8003dce:	0027      	movs	r7, r4
 8003dd0:	9a03      	ldr	r2, [sp, #12]
 8003dd2:	1b73      	subs	r3, r6, r5
 8003dd4:	429a      	cmp	r2, r3
 8003dd6:	d808      	bhi.n	8003dea <ee_write+0x3a>
 8003dd8:	002e      	movs	r6, r5
      return false;
    }
  }	
#endif
#ifdef FLASH_TYPEPROGRAM_DOUBLEWORD
  for (uint32_t i = 0; i < len; i += 8)
 8003dda:	9a03      	ldr	r2, [sp, #12]
 8003ddc:	1b73      	subs	r3, r6, r5
 8003dde:	429a      	cmp	r2, r3
 8003de0:	d816      	bhi.n	8003e10 <ee_write+0x60>
      HAL_FLASH_Lock();
      return false;
    }
  }
#endif
  HAL_FLASH_Lock();
 8003de2:	f001 fbe1 	bl	80055a8 <HAL_FLASH_Lock>
  return true;
 8003de6:	2001      	movs	r0, #1
 8003de8:	e010      	b.n	8003e0c <ee_write+0x5c>
    if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, ((i + startVirtualAddress)) + _EE_ADDR_INUSE, (uint64_t)(data[i] | (data[i+1] << 8))) != HAL_OK)
 8003dea:	787a      	ldrb	r2, [r7, #1]
 8003dec:	783b      	ldrb	r3, [r7, #0]
 8003dee:	0212      	lsls	r2, r2, #8
 8003df0:	431a      	orrs	r2, r3
 8003df2:	4b2e      	ldr	r3, [pc, #184]	@ (8003eac <ee_write+0xfc>)
 8003df4:	2001      	movs	r0, #1
 8003df6:	18f1      	adds	r1, r6, r3
 8003df8:	2300      	movs	r3, #0
 8003dfa:	f001 fc09 	bl	8005610 <HAL_FLASH_Program>
 8003dfe:	3702      	adds	r7, #2
 8003e00:	3602      	adds	r6, #2
 8003e02:	2800      	cmp	r0, #0
 8003e04:	d0e4      	beq.n	8003dd0 <ee_write+0x20>
      HAL_FLASH_Lock();
 8003e06:	f001 fbcf 	bl	80055a8 <HAL_FLASH_Lock>
    return false;
 8003e0a:	2000      	movs	r0, #0
}
 8003e0c:	b013      	add	sp, #76	@ 0x4c
 8003e0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    uint64_t data64 = data[i];
 8003e10:	2200      	movs	r2, #0
 8003e12:	7823      	ldrb	r3, [r4, #0]
    data64 += data[i + 2] * 0x10000;
 8003e14:	9207      	str	r2, [sp, #28]
    uint64_t data64 = data[i];
 8003e16:	9300      	str	r3, [sp, #0]
    data64 += data[i + 1] * 0x100;
 8003e18:	7863      	ldrb	r3, [r4, #1]
 8003e1a:	9205      	str	r2, [sp, #20]
 8003e1c:	021b      	lsls	r3, r3, #8
 8003e1e:	9304      	str	r3, [sp, #16]
    data64 += data[i + 2] * 0x10000;
 8003e20:	78a3      	ldrb	r3, [r4, #2]
    uint64_t data64 = data[i];
 8003e22:	9201      	str	r2, [sp, #4]
    data64 += data[i + 2] * 0x10000;
 8003e24:	041b      	lsls	r3, r3, #16
 8003e26:	9306      	str	r3, [sp, #24]
 8003e28:	9806      	ldr	r0, [sp, #24]
 8003e2a:	9907      	ldr	r1, [sp, #28]
 8003e2c:	9a04      	ldr	r2, [sp, #16]
 8003e2e:	9b05      	ldr	r3, [sp, #20]
 8003e30:	1812      	adds	r2, r2, r0
 8003e32:	414b      	adcs	r3, r1
 8003e34:	9800      	ldr	r0, [sp, #0]
 8003e36:	9901      	ldr	r1, [sp, #4]
 8003e38:	1812      	adds	r2, r2, r0
 8003e3a:	414b      	adcs	r3, r1
    data64 += data[i + 3] * 0x1000000;
 8003e3c:	78e1      	ldrb	r1, [r4, #3]
 8003e3e:	0609      	lsls	r1, r1, #24
 8003e40:	9108      	str	r1, [sp, #32]
 8003e42:	17c9      	asrs	r1, r1, #31
 8003e44:	9109      	str	r1, [sp, #36]	@ 0x24
 8003e46:	9808      	ldr	r0, [sp, #32]
 8003e48:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8003e4a:	1812      	adds	r2, r2, r0
 8003e4c:	414b      	adcs	r3, r1
    data64 += data[i + 4] * 0x100000000;
 8003e4e:	7921      	ldrb	r1, [r4, #4]
 8003e50:	910b      	str	r1, [sp, #44]	@ 0x2c
 8003e52:	2100      	movs	r1, #0
 8003e54:	910a      	str	r1, [sp, #40]	@ 0x28
 8003e56:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8003e58:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8003e5a:	1812      	adds	r2, r2, r0
 8003e5c:	414b      	adcs	r3, r1
    data64 += data[i + 5] * 0x10000000000;
 8003e5e:	7961      	ldrb	r1, [r4, #5]
 8003e60:	0209      	lsls	r1, r1, #8
 8003e62:	910d      	str	r1, [sp, #52]	@ 0x34
 8003e64:	2100      	movs	r1, #0
 8003e66:	910c      	str	r1, [sp, #48]	@ 0x30
 8003e68:	980c      	ldr	r0, [sp, #48]	@ 0x30
 8003e6a:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8003e6c:	1812      	adds	r2, r2, r0
 8003e6e:	414b      	adcs	r3, r1
    data64 += data[i + 6] * 0x1000000000000;
 8003e70:	79a1      	ldrb	r1, [r4, #6]
 8003e72:	0409      	lsls	r1, r1, #16
 8003e74:	910f      	str	r1, [sp, #60]	@ 0x3c
 8003e76:	2100      	movs	r1, #0
 8003e78:	910e      	str	r1, [sp, #56]	@ 0x38
 8003e7a:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8003e7c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8003e7e:	1812      	adds	r2, r2, r0
 8003e80:	414b      	adcs	r3, r1
    data64 += data[i + 7] * 0x100000000000000;
 8003e82:	79e1      	ldrb	r1, [r4, #7]
    if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, ((i + startVirtualAddress)) + _EE_ADDR_INUSE, data64) != HAL_OK)
 8003e84:	3408      	adds	r4, #8
    data64 += data[i + 7] * 0x100000000000000;
 8003e86:	0609      	lsls	r1, r1, #24
 8003e88:	9111      	str	r1, [sp, #68]	@ 0x44
 8003e8a:	2100      	movs	r1, #0
 8003e8c:	9110      	str	r1, [sp, #64]	@ 0x40
 8003e8e:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8003e90:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8003e92:	1812      	adds	r2, r2, r0
 8003e94:	414b      	adcs	r3, r1
    if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, ((i + startVirtualAddress)) + _EE_ADDR_INUSE, data64) != HAL_OK)
 8003e96:	4905      	ldr	r1, [pc, #20]	@ (8003eac <ee_write+0xfc>)
 8003e98:	2003      	movs	r0, #3
 8003e9a:	1871      	adds	r1, r6, r1
 8003e9c:	f001 fbb8 	bl	8005610 <HAL_FLASH_Program>
 8003ea0:	3608      	adds	r6, #8
 8003ea2:	2800      	cmp	r0, #0
 8003ea4:	d100      	bne.n	8003ea8 <ee_write+0xf8>
 8003ea6:	e798      	b.n	8003dda <ee_write+0x2a>
 8003ea8:	e7ad      	b.n	8003e06 <ee_write+0x56>
 8003eaa:	46c0      	nop			@ (mov r8, r8)
 8003eac:	0800f000 	.word	0x0800f000

08003eb0 <ee_writeToRam>:
//##########################################################################################################
bool ee_writeToRam(uint32_t startVirtualAddress, uint32_t len, uint8_t* data)
{
 8003eb0:	b570      	push	{r4, r5, r6, lr}
 8003eb2:	000c      	movs	r4, r1
 8003eb4:	0011      	movs	r1, r2
#if (_EE_USE_RAM_BYTE > 0)
  if ((startVirtualAddress + len) > _EE_USE_RAM_BYTE)
 8003eb6:	2280      	movs	r2, #128	@ 0x80
 8003eb8:	1905      	adds	r5, r0, r4
{
 8003eba:	0003      	movs	r3, r0
  if ((startVirtualAddress + len) > _EE_USE_RAM_BYTE)
 8003ebc:	00d2      	lsls	r2, r2, #3
    return false;
 8003ebe:	2000      	movs	r0, #0
  if ((startVirtualAddress + len) > _EE_USE_RAM_BYTE)
 8003ec0:	4295      	cmp	r5, r2
 8003ec2:	d807      	bhi.n	8003ed4 <ee_writeToRam+0x24>
    return false;
 8003ec4:	1e08      	subs	r0, r1, #0
  if (data == NULL)
 8003ec6:	d005      	beq.n	8003ed4 <ee_writeToRam+0x24>
    return false;
  memcpy(&ee_ram[startVirtualAddress], data, len);
 8003ec8:	4803      	ldr	r0, [pc, #12]	@ (8003ed8 <ee_writeToRam+0x28>)
 8003eca:	0022      	movs	r2, r4
 8003ecc:	1818      	adds	r0, r3, r0
 8003ece:	f003 fe35 	bl	8007b3c <memcpy>
  return true;
 8003ed2:	2001      	movs	r0, #1
#else
  return false;
#endif
}
 8003ed4:	bd70      	pop	{r4, r5, r6, pc}
 8003ed6:	46c0      	nop			@ (mov r8, r8)
 8003ed8:	20000228 	.word	0x20000228

08003edc <ee_commit>:
//##########################################################################################################
bool  ee_commit(void)
{
 8003edc:	b510      	push	{r4, lr}
#if (_EE_USE_RAM_BYTE > 0)
  if (ee_format(true) == false)
 8003ede:	2001      	movs	r0, #1
 8003ee0:	f7ff ff22 	bl	8003d28 <ee_format>
 8003ee4:	2800      	cmp	r0, #0
 8003ee6:	d005      	beq.n	8003ef4 <ee_commit+0x18>
    return false;
  return ee_write(0, _EE_USE_RAM_BYTE, ee_ram);
 8003ee8:	2180      	movs	r1, #128	@ 0x80
 8003eea:	2000      	movs	r0, #0
 8003eec:	4a02      	ldr	r2, [pc, #8]	@ (8003ef8 <ee_commit+0x1c>)
 8003eee:	00c9      	lsls	r1, r1, #3
 8003ef0:	f7ff ff5e 	bl	8003db0 <ee_write>
#else
  return false;
#endif
}
 8003ef4:	bd10      	pop	{r4, pc}
 8003ef6:	46c0      	nop			@ (mov r8, r8)
 8003ef8:	20000228 	.word	0x20000228

08003efc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003efc:	b570      	push	{r4, r5, r6, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003efe:	2410      	movs	r4, #16
{
 8003f00:	b096      	sub	sp, #88	@ 0x58
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003f02:	222c      	movs	r2, #44	@ 0x2c
 8003f04:	2100      	movs	r1, #0
 8003f06:	a80b      	add	r0, sp, #44	@ 0x2c
 8003f08:	f003 fd86 	bl	8007a18 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003f0c:	0022      	movs	r2, r4
 8003f0e:	2100      	movs	r1, #0
 8003f10:	a801      	add	r0, sp, #4
 8003f12:	f003 fd81 	bl	8007a18 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003f16:	2214      	movs	r2, #20
 8003f18:	2100      	movs	r1, #0
 8003f1a:	a805      	add	r0, sp, #20
 8003f1c:	f003 fd7c 	bl	8007a18 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14;
 8003f20:	2312      	movs	r3, #18
 8003f22:	930a      	str	r3, [sp, #40]	@ 0x28
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8003f24:	23a0      	movs	r3, #160	@ 0xa0
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003f26:	2501      	movs	r5, #1
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003f28:	2602      	movs	r6, #2
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8003f2a:	039b      	lsls	r3, r3, #14
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003f2c:	a80a      	add	r0, sp, #40	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003f2e:	950d      	str	r5, [sp, #52]	@ 0x34
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 8003f30:	950f      	str	r5, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003f32:	940e      	str	r4, [sp, #56]	@ 0x38
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 8003f34:	9410      	str	r4, [sp, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003f36:	9612      	str	r6, [sp, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8003f38:	9314      	str	r3, [sp, #80]	@ 0x50
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003f3a:	f002 f813 	bl	8005f64 <HAL_RCC_OscConfig>
 8003f3e:	2800      	cmp	r0, #0
 8003f40:	d001      	beq.n	8003f46 <SystemClock_Config+0x4a>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003f42:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003f44:	e7fe      	b.n	8003f44 <SystemClock_Config+0x48>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003f46:	2307      	movs	r3, #7
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003f48:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003f4a:	9004      	str	r0, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8003f4c:	0029      	movs	r1, r5
 8003f4e:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003f50:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003f52:	9602      	str	r6, [sp, #8]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8003f54:	f002 fa2a 	bl	80063ac <HAL_RCC_ClockConfig>
 8003f58:	2800      	cmp	r0, #0
 8003f5a:	d001      	beq.n	8003f60 <SystemClock_Config+0x64>
 8003f5c:	b672      	cpsid	i
  while (1)
 8003f5e:	e7fe      	b.n	8003f5e <SystemClock_Config+0x62>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8003f60:	2320      	movs	r3, #32
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003f62:	a805      	add	r0, sp, #20
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8003f64:	9305      	str	r3, [sp, #20]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_SYSCLK;
 8003f66:	9408      	str	r4, [sp, #32]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003f68:	f002 faa4 	bl	80064b4 <HAL_RCCEx_PeriphCLKConfig>
 8003f6c:	2800      	cmp	r0, #0
 8003f6e:	d001      	beq.n	8003f74 <SystemClock_Config+0x78>
 8003f70:	b672      	cpsid	i
  while (1)
 8003f72:	e7fe      	b.n	8003f72 <SystemClock_Config+0x76>
}
 8003f74:	b016      	add	sp, #88	@ 0x58
 8003f76:	bd70      	pop	{r4, r5, r6, pc}

08003f78 <HAL_TIM_PeriodElapsedCallback>:
	if (htim->Instance == TIM6) {//Leemos el encoder cada 5ms
 8003f78:	4b06      	ldr	r3, [pc, #24]	@ (8003f94 <HAL_TIM_PeriodElapsedCallback+0x1c>)
 8003f7a:	6802      	ldr	r2, [r0, #0]
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8003f7c:	b510      	push	{r4, lr}
	if (htim->Instance == TIM6) {//Leemos el encoder cada 5ms
 8003f7e:	429a      	cmp	r2, r3
 8003f80:	d107      	bne.n	8003f92 <HAL_TIM_PeriodElapsedCallback+0x1a>
		VoutMath = Encoder_Run();
 8003f82:	f7ff fbc9 	bl	8003718 <Encoder_Run>
 8003f86:	4b04      	ldr	r3, [pc, #16]	@ (8003f98 <HAL_TIM_PeriodElapsedCallback+0x20>)
		contMillis++;
 8003f88:	4a04      	ldr	r2, [pc, #16]	@ (8003f9c <HAL_TIM_PeriodElapsedCallback+0x24>)
		VoutMath = Encoder_Run();
 8003f8a:	6018      	str	r0, [r3, #0]
		contMillis++;
 8003f8c:	8813      	ldrh	r3, [r2, #0]
 8003f8e:	3301      	adds	r3, #1
 8003f90:	8013      	strh	r3, [r2, #0]
}
 8003f92:	bd10      	pop	{r4, pc}
 8003f94:	40001000 	.word	0x40001000
 8003f98:	20000640 	.word	0x20000640
 8003f9c:	2000062e 	.word	0x2000062e

08003fa0 <medirCorriente>:
void medirCorriente(void){
 8003fa0:	b510      	push	{r4, lr}
	current = INA226_Current();
 8003fa2:	f7ff fcc7 	bl	8003934 <INA226_Current>
 8003fa6:	4b0e      	ldr	r3, [pc, #56]	@ (8003fe0 <medirCorriente+0x40>)
	if(current>=0){
 8003fa8:	2100      	movs	r1, #0
	current = INA226_Current();
 8003faa:	6018      	str	r0, [r3, #0]
 8003fac:	1c04      	adds	r4, r0, #0
	if(current>=0){
 8003fae:	f7fc fab7 	bl	8000520 <__aeabi_fcmpge>
 8003fb2:	1e01      	subs	r1, r0, #0
 8003fb4:	d010      	beq.n	8003fd8 <medirCorriente+0x38>
		sprintf(buff,"%4.0fmA",current);
 8003fb6:	1c20      	adds	r0, r4, #0
 8003fb8:	f7ff fac6 	bl	8003548 <__aeabi_f2d>
 8003fbc:	4c09      	ldr	r4, [pc, #36]	@ (8003fe4 <medirCorriente+0x44>)
 8003fbe:	0002      	movs	r2, r0
 8003fc0:	000b      	movs	r3, r1
 8003fc2:	0020      	movs	r0, r4
 8003fc4:	4908      	ldr	r1, [pc, #32]	@ (8003fe8 <medirCorriente+0x48>)
 8003fc6:	f003 fcb9 	bl	800793c <siprintf>
		OLED_Print_Text(6,0,2,buff);
 8003fca:	0023      	movs	r3, r4
 8003fcc:	2202      	movs	r2, #2
 8003fce:	2100      	movs	r1, #0
		OLED_Print_Text(6,0,2,"   0mA");
 8003fd0:	2006      	movs	r0, #6
 8003fd2:	f7ff fe4f 	bl	8003c74 <OLED_Print_Text>
}
 8003fd6:	bd10      	pop	{r4, pc}
		OLED_Print_Text(6,0,2,"   0mA");
 8003fd8:	2202      	movs	r2, #2
 8003fda:	4b04      	ldr	r3, [pc, #16]	@ (8003fec <medirCorriente+0x4c>)
 8003fdc:	e7f8      	b.n	8003fd0 <medirCorriente+0x30>
 8003fde:	46c0      	nop			@ (mov r8, r8)
 8003fe0:	20000654 	.word	0x20000654
 8003fe4:	20000660 	.word	0x20000660
 8003fe8:	0800bd01 	.word	0x0800bd01
 8003fec:	0800bd09 	.word	0x0800bd09

08003ff0 <medirPotencia>:
void medirPotencia(void){
 8003ff0:	b510      	push	{r4, lr}
	power = INA226_Power();
 8003ff2:	f7ff fce5 	bl	80039c0 <INA226_Power>
 8003ff6:	4b0d      	ldr	r3, [pc, #52]	@ (800402c <medirPotencia+0x3c>)
    if(power>=0){
 8003ff8:	2100      	movs	r1, #0
	power = INA226_Power();
 8003ffa:	6018      	str	r0, [r3, #0]
 8003ffc:	1c04      	adds	r4, r0, #0
    if(power>=0){
 8003ffe:	f7fc fa8f 	bl	8000520 <__aeabi_fcmpge>
	    OLED_Print_Text(5,96,1,"0.0W ");
 8004002:	4b0b      	ldr	r3, [pc, #44]	@ (8004030 <medirPotencia+0x40>)
    if(power>=0){
 8004004:	2800      	cmp	r0, #0
 8004006:	d00a      	beq.n	800401e <medirPotencia+0x2e>
	    sprintf(buff,"%2.1fW ",power);
 8004008:	1c20      	adds	r0, r4, #0
 800400a:	f7ff fa9d 	bl	8003548 <__aeabi_f2d>
 800400e:	4c09      	ldr	r4, [pc, #36]	@ (8004034 <medirPotencia+0x44>)
 8004010:	000b      	movs	r3, r1
 8004012:	0002      	movs	r2, r0
 8004014:	4908      	ldr	r1, [pc, #32]	@ (8004038 <medirPotencia+0x48>)
 8004016:	0020      	movs	r0, r4
 8004018:	f003 fc90 	bl	800793c <siprintf>
	    OLED_Print_Text(5,96,1,buff);
 800401c:	0023      	movs	r3, r4
	    OLED_Print_Text(5,96,1,"0.0W ");
 800401e:	2201      	movs	r2, #1
 8004020:	2160      	movs	r1, #96	@ 0x60
 8004022:	2005      	movs	r0, #5
 8004024:	f7ff fe26 	bl	8003c74 <OLED_Print_Text>
}
 8004028:	bd10      	pop	{r4, pc}
 800402a:	46c0      	nop			@ (mov r8, r8)
 800402c:	20000658 	.word	0x20000658
 8004030:	0800bd18 	.word	0x0800bd18
 8004034:	20000660 	.word	0x20000660
 8004038:	0800bd10 	.word	0x0800bd10

0800403c <Control_Estabilizar>:
void Control_Estabilizar(void){
 800403c:	b5f0      	push	{r4, r5, r6, r7, lr}
    HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 800403e:	4bd5      	ldr	r3, [pc, #852]	@ (8004394 <Control_Estabilizar+0x358>)
void Control_Estabilizar(void){
 8004040:	b085      	sub	sp, #20
    HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 8004042:	2100      	movs	r1, #0
 8004044:	0018      	movs	r0, r3
 8004046:	9301      	str	r3, [sp, #4]
 8004048:	f001 fa43 	bl	80054d2 <HAL_DAC_Start>
    if(VoutMath > voltage){
 800404c:	4bd2      	ldr	r3, [pc, #840]	@ (8004398 <Control_Estabilizar+0x35c>)
 800404e:	681c      	ldr	r4, [r3, #0]
 8004050:	4bd2      	ldr	r3, [pc, #840]	@ (800439c <Control_Estabilizar+0x360>)
 8004052:	1c20      	adds	r0, r4, #0
 8004054:	681d      	ldr	r5, [r3, #0]
 8004056:	1c29      	adds	r1, r5, #0
 8004058:	f7fc fa58 	bl	800050c <__aeabi_fcmpgt>
 800405c:	2800      	cmp	r0, #0
 800405e:	d02d      	beq.n	80040bc <Control_Estabilizar+0x80>
    	difference = VoutMath - voltage;
 8004060:	1c29      	adds	r1, r5, #0
 8004062:	1c20      	adds	r0, r4, #0
 8004064:	f7fc ffb6 	bl	8000fd4 <__aeabi_fsub>
 8004068:	4bcd      	ldr	r3, [pc, #820]	@ (80043a0 <Control_Estabilizar+0x364>)
    		ENCO=ENCO-step;
 800406a:	4ece      	ldr	r6, [pc, #824]	@ (80043a4 <Control_Estabilizar+0x368>)
    	difference = VoutMath - voltage;
 800406c:	6018      	str	r0, [r3, #0]
    	if(difference>=0.001 && difference<=rango){
 800406e:	4bce      	ldr	r3, [pc, #824]	@ (80043a8 <Control_Estabilizar+0x36c>)
    	difference = VoutMath - voltage;
 8004070:	1c04      	adds	r4, r0, #0
    	if(difference>=0.001 && difference<=rango){
 8004072:	681d      	ldr	r5, [r3, #0]
 8004074:	f7ff fa68 	bl	8003548 <__aeabi_f2d>
 8004078:	4acc      	ldr	r2, [pc, #816]	@ (80043ac <Control_Estabilizar+0x370>)
 800407a:	4bcd      	ldr	r3, [pc, #820]	@ (80043b0 <Control_Estabilizar+0x374>)
    		ENCO=ENCO-step;
 800407c:	6837      	ldr	r7, [r6, #0]
    	if(difference>=0.001 && difference<=rango){
 800407e:	f7fc fa15 	bl	80004ac <__aeabi_dcmpge>
 8004082:	2800      	cmp	r0, #0
 8004084:	d056      	beq.n	8004134 <Control_Estabilizar+0xf8>
 8004086:	1c29      	adds	r1, r5, #0
 8004088:	1c20      	adds	r0, r4, #0
 800408a:	f7fc fa35 	bl	80004f8 <__aeabi_fcmple>
 800408e:	2800      	cmp	r0, #0
 8004090:	d050      	beq.n	8004134 <Control_Estabilizar+0xf8>
    		ENCO=ENCO-step;
 8004092:	4bc8      	ldr	r3, [pc, #800]	@ (80043b4 <Control_Estabilizar+0x378>)
 8004094:	6819      	ldr	r1, [r3, #0]
    		ENCO=ENCO-step*4;
 8004096:	1c38      	adds	r0, r7, #0
 8004098:	f7fc ff9c 	bl	8000fd4 <__aeabi_fsub>
 800409c:	6030      	str	r0, [r6, #0]
    	PWM = encoder+ENCO;
 800409e:	4bc6      	ldr	r3, [pc, #792]	@ (80043b8 <Control_Estabilizar+0x37c>)
 80040a0:	6831      	ldr	r1, [r6, #0]
 80040a2:	6818      	ldr	r0, [r3, #0]
 80040a4:	f7fc fa7c 	bl	80005a0 <__aeabi_fadd>
 80040a8:	4bc4      	ldr	r3, [pc, #784]	@ (80043bc <Control_Estabilizar+0x380>)
 80040aa:	6018      	str	r0, [r3, #0]
    	HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, PWM);
 80040ac:	f7fc fa42 	bl	8000534 <__aeabi_f2uiz>
 80040b0:	2200      	movs	r2, #0
 80040b2:	0003      	movs	r3, r0
 80040b4:	0011      	movs	r1, r2
 80040b6:	9801      	ldr	r0, [sp, #4]
 80040b8:	f001 f9e0 	bl	800547c <HAL_DAC_SetValue>
    if(VoutMath < voltage){
 80040bc:	4bb6      	ldr	r3, [pc, #728]	@ (8004398 <Control_Estabilizar+0x35c>)
 80040be:	681d      	ldr	r5, [r3, #0]
 80040c0:	4bb6      	ldr	r3, [pc, #728]	@ (800439c <Control_Estabilizar+0x360>)
 80040c2:	1c28      	adds	r0, r5, #0
 80040c4:	681c      	ldr	r4, [r3, #0]
 80040c6:	1c21      	adds	r1, r4, #0
 80040c8:	f7fc fa0c 	bl	80004e4 <__aeabi_fcmplt>
 80040cc:	2800      	cmp	r0, #0
 80040ce:	d02f      	beq.n	8004130 <Control_Estabilizar+0xf4>
    	difference = voltage - VoutMath;
 80040d0:	1c29      	adds	r1, r5, #0
 80040d2:	1c20      	adds	r0, r4, #0
 80040d4:	f7fc ff7e 	bl	8000fd4 <__aeabi_fsub>
 80040d8:	4bb1      	ldr	r3, [pc, #708]	@ (80043a0 <Control_Estabilizar+0x364>)
    		ENCO=ENCO+step;
 80040da:	4eb2      	ldr	r6, [pc, #712]	@ (80043a4 <Control_Estabilizar+0x368>)
    	difference = voltage - VoutMath;
 80040dc:	6018      	str	r0, [r3, #0]
    	if(difference>=0.001 && difference<=rango){
 80040de:	4bb2      	ldr	r3, [pc, #712]	@ (80043a8 <Control_Estabilizar+0x36c>)
    	difference = voltage - VoutMath;
 80040e0:	1c04      	adds	r4, r0, #0
    	if(difference>=0.001 && difference<=rango){
 80040e2:	681d      	ldr	r5, [r3, #0]
 80040e4:	f7ff fa30 	bl	8003548 <__aeabi_f2d>
 80040e8:	4ab0      	ldr	r2, [pc, #704]	@ (80043ac <Control_Estabilizar+0x370>)
 80040ea:	4bb1      	ldr	r3, [pc, #708]	@ (80043b0 <Control_Estabilizar+0x374>)
    		ENCO=ENCO+step;
 80040ec:	6837      	ldr	r7, [r6, #0]
    	if(difference>=0.001 && difference<=rango){
 80040ee:	f7fc f9dd 	bl	80004ac <__aeabi_dcmpge>
 80040f2:	2800      	cmp	r0, #0
 80040f4:	d100      	bne.n	80040f8 <Control_Estabilizar+0xbc>
 80040f6:	e0c0      	b.n	800427a <Control_Estabilizar+0x23e>
 80040f8:	1c29      	adds	r1, r5, #0
 80040fa:	1c20      	adds	r0, r4, #0
 80040fc:	f7fc f9fc 	bl	80004f8 <__aeabi_fcmple>
 8004100:	2800      	cmp	r0, #0
 8004102:	d100      	bne.n	8004106 <Control_Estabilizar+0xca>
 8004104:	e0b9      	b.n	800427a <Control_Estabilizar+0x23e>
    		ENCO=ENCO+step;
 8004106:	4bab      	ldr	r3, [pc, #684]	@ (80043b4 <Control_Estabilizar+0x378>)
 8004108:	1c39      	adds	r1, r7, #0
 800410a:	6818      	ldr	r0, [r3, #0]
    		ENCO=ENCO+step*4;
 800410c:	f7fc fa48 	bl	80005a0 <__aeabi_fadd>
 8004110:	6030      	str	r0, [r6, #0]
    	PWM = encoder+ENCO;
 8004112:	4ba9      	ldr	r3, [pc, #676]	@ (80043b8 <Control_Estabilizar+0x37c>)
 8004114:	6831      	ldr	r1, [r6, #0]
 8004116:	6818      	ldr	r0, [r3, #0]
 8004118:	f7fc fa42 	bl	80005a0 <__aeabi_fadd>
 800411c:	4ba7      	ldr	r3, [pc, #668]	@ (80043bc <Control_Estabilizar+0x380>)
 800411e:	6018      	str	r0, [r3, #0]
    	HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, PWM);
 8004120:	f7fc fa08 	bl	8000534 <__aeabi_f2uiz>
 8004124:	2200      	movs	r2, #0
 8004126:	0003      	movs	r3, r0
 8004128:	0011      	movs	r1, r2
 800412a:	9801      	ldr	r0, [sp, #4]
 800412c:	f001 f9a6 	bl	800547c <HAL_DAC_SetValue>
}
 8004130:	b005      	add	sp, #20
 8004132:	bdf0      	pop	{r4, r5, r6, r7, pc}
    	}else if(difference>rango && difference<=rango*2){
 8004134:	1c29      	adds	r1, r5, #0
 8004136:	1c28      	adds	r0, r5, #0
 8004138:	f7fc fa32 	bl	80005a0 <__aeabi_fadd>
 800413c:	1c29      	adds	r1, r5, #0
 800413e:	9002      	str	r0, [sp, #8]
 8004140:	1c20      	adds	r0, r4, #0
 8004142:	f7fc f9e3 	bl	800050c <__aeabi_fcmpgt>
 8004146:	2800      	cmp	r0, #0
 8004148:	d038      	beq.n	80041bc <Control_Estabilizar+0x180>
 800414a:	9902      	ldr	r1, [sp, #8]
 800414c:	1c20      	adds	r0, r4, #0
 800414e:	f7fc f9d3 	bl	80004f8 <__aeabi_fcmple>
 8004152:	2800      	cmp	r0, #0
 8004154:	d19d      	bne.n	8004092 <Control_Estabilizar+0x56>
    	}else if(difference>rango*2 && difference<=rango*3){
 8004156:	499a      	ldr	r1, [pc, #616]	@ (80043c0 <Control_Estabilizar+0x384>)
 8004158:	1c28      	adds	r0, r5, #0
 800415a:	f7fc fde1 	bl	8000d20 <__aeabi_fmul>
 800415e:	1c01      	adds	r1, r0, #0
 8004160:	1c20      	adds	r0, r4, #0
 8004162:	f7fc f9c9 	bl	80004f8 <__aeabi_fcmple>
 8004166:	2800      	cmp	r0, #0
 8004168:	d000      	beq.n	800416c <Control_Estabilizar+0x130>
 800416a:	e792      	b.n	8004092 <Control_Estabilizar+0x56>
    	}else if(difference>rango*3 && difference<=rango*4){
 800416c:	2181      	movs	r1, #129	@ 0x81
 800416e:	1c28      	adds	r0, r5, #0
 8004170:	05c9      	lsls	r1, r1, #23
 8004172:	f7fc fdd5 	bl	8000d20 <__aeabi_fmul>
 8004176:	1c01      	adds	r1, r0, #0
 8004178:	1c20      	adds	r0, r4, #0
 800417a:	f7fc f9bd 	bl	80004f8 <__aeabi_fcmple>
 800417e:	2800      	cmp	r0, #0
 8004180:	d000      	beq.n	8004184 <Control_Estabilizar+0x148>
 8004182:	e786      	b.n	8004092 <Control_Estabilizar+0x56>
    	}else if(difference>rango*4 && difference<=rango*5){
 8004184:	498f      	ldr	r1, [pc, #572]	@ (80043c4 <Control_Estabilizar+0x388>)
 8004186:	1c28      	adds	r0, r5, #0
 8004188:	f7fc fdca 	bl	8000d20 <__aeabi_fmul>
 800418c:	1c01      	adds	r1, r0, #0
 800418e:	1c20      	adds	r0, r4, #0
 8004190:	f7fc f9b2 	bl	80004f8 <__aeabi_fcmple>
 8004194:	2800      	cmp	r0, #0
 8004196:	d000      	beq.n	800419a <Control_Estabilizar+0x15e>
 8004198:	e77b      	b.n	8004092 <Control_Estabilizar+0x56>
    	}else if(difference>rango*5 && difference<=rango*6){
 800419a:	498b      	ldr	r1, [pc, #556]	@ (80043c8 <Control_Estabilizar+0x38c>)
 800419c:	1c28      	adds	r0, r5, #0
 800419e:	f7fc fdbf 	bl	8000d20 <__aeabi_fmul>
 80041a2:	1c01      	adds	r1, r0, #0
 80041a4:	1c20      	adds	r0, r4, #0
 80041a6:	f7fc f9a7 	bl	80004f8 <__aeabi_fcmple>
 80041aa:	2800      	cmp	r0, #0
 80041ac:	d03e      	beq.n	800422c <Control_Estabilizar+0x1f0>
    		ENCO=ENCO-step*2;
 80041ae:	4b81      	ldr	r3, [pc, #516]	@ (80043b4 <Control_Estabilizar+0x378>)
 80041b0:	6818      	ldr	r0, [r3, #0]
 80041b2:	1c01      	adds	r1, r0, #0
 80041b4:	f7fc f9f4 	bl	80005a0 <__aeabi_fadd>
    		ENCO=ENCO-step*4;
 80041b8:	1c01      	adds	r1, r0, #0
 80041ba:	e76c      	b.n	8004096 <Control_Estabilizar+0x5a>
    	}else if(difference>rango*3 && difference<=rango*4){
 80041bc:	4980      	ldr	r1, [pc, #512]	@ (80043c0 <Control_Estabilizar+0x384>)
 80041be:	1c28      	adds	r0, r5, #0
 80041c0:	f7fc fdae 	bl	8000d20 <__aeabi_fmul>
    	}else if(difference>rango*2 && difference<=rango*3){
 80041c4:	9902      	ldr	r1, [sp, #8]
    	}else if(difference>rango*3 && difference<=rango*4){
 80041c6:	9003      	str	r0, [sp, #12]
    	}else if(difference>rango*2 && difference<=rango*3){
 80041c8:	1c20      	adds	r0, r4, #0
 80041ca:	f7fc f99f 	bl	800050c <__aeabi_fcmpgt>
 80041ce:	2800      	cmp	r0, #0
 80041d0:	d1c1      	bne.n	8004156 <Control_Estabilizar+0x11a>
    	}else if(difference>rango*4 && difference<=rango*5){
 80041d2:	2181      	movs	r1, #129	@ 0x81
 80041d4:	1c28      	adds	r0, r5, #0
 80041d6:	05c9      	lsls	r1, r1, #23
 80041d8:	f7fc fda2 	bl	8000d20 <__aeabi_fmul>
    	}else if(difference>rango*3 && difference<=rango*4){
 80041dc:	9903      	ldr	r1, [sp, #12]
    	}else if(difference>rango*4 && difference<=rango*5){
 80041de:	9002      	str	r0, [sp, #8]
    	}else if(difference>rango*3 && difference<=rango*4){
 80041e0:	1c20      	adds	r0, r4, #0
 80041e2:	f7fc f993 	bl	800050c <__aeabi_fcmpgt>
 80041e6:	2800      	cmp	r0, #0
 80041e8:	d1c0      	bne.n	800416c <Control_Estabilizar+0x130>
    	}else if(difference>rango*5 && difference<=rango*6){
 80041ea:	4976      	ldr	r1, [pc, #472]	@ (80043c4 <Control_Estabilizar+0x388>)
 80041ec:	1c28      	adds	r0, r5, #0
 80041ee:	f7fc fd97 	bl	8000d20 <__aeabi_fmul>
    	}else if(difference>rango*4 && difference<=rango*5){
 80041f2:	9902      	ldr	r1, [sp, #8]
    	}else if(difference>rango*5 && difference<=rango*6){
 80041f4:	9003      	str	r0, [sp, #12]
    	}else if(difference>rango*4 && difference<=rango*5){
 80041f6:	1c20      	adds	r0, r4, #0
 80041f8:	f7fc f988 	bl	800050c <__aeabi_fcmpgt>
 80041fc:	2800      	cmp	r0, #0
 80041fe:	d1c1      	bne.n	8004184 <Control_Estabilizar+0x148>
    	}else if(difference>rango*6 && difference<=rango*7){
 8004200:	4971      	ldr	r1, [pc, #452]	@ (80043c8 <Control_Estabilizar+0x38c>)
 8004202:	1c28      	adds	r0, r5, #0
 8004204:	f7fc fd8c 	bl	8000d20 <__aeabi_fmul>
    	}else if(difference>rango*5 && difference<=rango*6){
 8004208:	9903      	ldr	r1, [sp, #12]
    	}else if(difference>rango*6 && difference<=rango*7){
 800420a:	9002      	str	r0, [sp, #8]
    	}else if(difference>rango*5 && difference<=rango*6){
 800420c:	1c20      	adds	r0, r4, #0
 800420e:	f7fc f97d 	bl	800050c <__aeabi_fcmpgt>
 8004212:	2800      	cmp	r0, #0
 8004214:	d1c1      	bne.n	800419a <Control_Estabilizar+0x15e>
    	}else if(difference>rango*7 && difference<=rango*8){
 8004216:	496d      	ldr	r1, [pc, #436]	@ (80043cc <Control_Estabilizar+0x390>)
 8004218:	1c28      	adds	r0, r5, #0
 800421a:	f7fc fd81 	bl	8000d20 <__aeabi_fmul>
    	}else if(difference>rango*6 && difference<=rango*7){
 800421e:	9902      	ldr	r1, [sp, #8]
    	}else if(difference>rango*7 && difference<=rango*8){
 8004220:	9003      	str	r0, [sp, #12]
    	}else if(difference>rango*6 && difference<=rango*7){
 8004222:	1c20      	adds	r0, r4, #0
 8004224:	f7fc f972 	bl	800050c <__aeabi_fcmpgt>
 8004228:	2800      	cmp	r0, #0
 800422a:	d00f      	beq.n	800424c <Control_Estabilizar+0x210>
 800422c:	4967      	ldr	r1, [pc, #412]	@ (80043cc <Control_Estabilizar+0x390>)
 800422e:	1c28      	adds	r0, r5, #0
 8004230:	f7fc fd76 	bl	8000d20 <__aeabi_fmul>
 8004234:	1c01      	adds	r1, r0, #0
 8004236:	1c20      	adds	r0, r4, #0
 8004238:	f7fc f95e 	bl	80004f8 <__aeabi_fcmple>
 800423c:	2800      	cmp	r0, #0
 800423e:	d00c      	beq.n	800425a <Control_Estabilizar+0x21e>
    		ENCO=ENCO-step*3;
 8004240:	4b5c      	ldr	r3, [pc, #368]	@ (80043b4 <Control_Estabilizar+0x378>)
 8004242:	495f      	ldr	r1, [pc, #380]	@ (80043c0 <Control_Estabilizar+0x384>)
    		ENCO=ENCO-step*4;
 8004244:	6818      	ldr	r0, [r3, #0]
 8004246:	f7fc fd6b 	bl	8000d20 <__aeabi_fmul>
 800424a:	e7b5      	b.n	80041b8 <Control_Estabilizar+0x17c>
    	}else if(difference>rango*7 && difference<=rango*8){
 800424c:	9903      	ldr	r1, [sp, #12]
 800424e:	1c20      	adds	r0, r4, #0
 8004250:	f7fc f95c 	bl	800050c <__aeabi_fcmpgt>
 8004254:	2800      	cmp	r0, #0
 8004256:	d100      	bne.n	800425a <Control_Estabilizar+0x21e>
 8004258:	e721      	b.n	800409e <Control_Estabilizar+0x62>
 800425a:	2182      	movs	r1, #130	@ 0x82
 800425c:	1c28      	adds	r0, r5, #0
 800425e:	05c9      	lsls	r1, r1, #23
 8004260:	f7fc fd5e 	bl	8000d20 <__aeabi_fmul>
 8004264:	1c01      	adds	r1, r0, #0
 8004266:	1c20      	adds	r0, r4, #0
 8004268:	f7fc f946 	bl	80004f8 <__aeabi_fcmple>
 800426c:	2800      	cmp	r0, #0
 800426e:	d100      	bne.n	8004272 <Control_Estabilizar+0x236>
 8004270:	e715      	b.n	800409e <Control_Estabilizar+0x62>
    		ENCO=ENCO-step*4;
 8004272:	2181      	movs	r1, #129	@ 0x81
 8004274:	4b4f      	ldr	r3, [pc, #316]	@ (80043b4 <Control_Estabilizar+0x378>)
 8004276:	05c9      	lsls	r1, r1, #23
 8004278:	e7e4      	b.n	8004244 <Control_Estabilizar+0x208>
    	}else if(difference>rango && difference<=rango*2){
 800427a:	1c29      	adds	r1, r5, #0
 800427c:	1c28      	adds	r0, r5, #0
 800427e:	f7fc f98f 	bl	80005a0 <__aeabi_fadd>
 8004282:	1c29      	adds	r1, r5, #0
 8004284:	9002      	str	r0, [sp, #8]
 8004286:	1c20      	adds	r0, r4, #0
 8004288:	f7fc f940 	bl	800050c <__aeabi_fcmpgt>
 800428c:	2800      	cmp	r0, #0
 800428e:	d039      	beq.n	8004304 <Control_Estabilizar+0x2c8>
 8004290:	9902      	ldr	r1, [sp, #8]
 8004292:	1c20      	adds	r0, r4, #0
 8004294:	f7fc f930 	bl	80004f8 <__aeabi_fcmple>
 8004298:	2800      	cmp	r0, #0
 800429a:	d000      	beq.n	800429e <Control_Estabilizar+0x262>
 800429c:	e733      	b.n	8004106 <Control_Estabilizar+0xca>
    	}else if(difference>rango*2 && difference<=rango*3){
 800429e:	4948      	ldr	r1, [pc, #288]	@ (80043c0 <Control_Estabilizar+0x384>)
 80042a0:	1c28      	adds	r0, r5, #0
 80042a2:	f7fc fd3d 	bl	8000d20 <__aeabi_fmul>
 80042a6:	1c01      	adds	r1, r0, #0
 80042a8:	1c20      	adds	r0, r4, #0
 80042aa:	f7fc f925 	bl	80004f8 <__aeabi_fcmple>
 80042ae:	2800      	cmp	r0, #0
 80042b0:	d000      	beq.n	80042b4 <Control_Estabilizar+0x278>
 80042b2:	e728      	b.n	8004106 <Control_Estabilizar+0xca>
    	}else if(difference>rango*3 && difference<=rango*4){
 80042b4:	2181      	movs	r1, #129	@ 0x81
 80042b6:	1c28      	adds	r0, r5, #0
 80042b8:	05c9      	lsls	r1, r1, #23
 80042ba:	f7fc fd31 	bl	8000d20 <__aeabi_fmul>
 80042be:	1c01      	adds	r1, r0, #0
 80042c0:	1c20      	adds	r0, r4, #0
 80042c2:	f7fc f919 	bl	80004f8 <__aeabi_fcmple>
 80042c6:	2800      	cmp	r0, #0
 80042c8:	d000      	beq.n	80042cc <Control_Estabilizar+0x290>
 80042ca:	e71c      	b.n	8004106 <Control_Estabilizar+0xca>
    	}else if(difference>rango*4 && difference<=rango*5){
 80042cc:	493d      	ldr	r1, [pc, #244]	@ (80043c4 <Control_Estabilizar+0x388>)
 80042ce:	1c28      	adds	r0, r5, #0
 80042d0:	f7fc fd26 	bl	8000d20 <__aeabi_fmul>
 80042d4:	1c01      	adds	r1, r0, #0
 80042d6:	1c20      	adds	r0, r4, #0
 80042d8:	f7fc f90e 	bl	80004f8 <__aeabi_fcmple>
 80042dc:	2800      	cmp	r0, #0
 80042de:	d000      	beq.n	80042e2 <Control_Estabilizar+0x2a6>
 80042e0:	e711      	b.n	8004106 <Control_Estabilizar+0xca>
    	}else if(difference>rango*5 && difference<=rango*6){
 80042e2:	4939      	ldr	r1, [pc, #228]	@ (80043c8 <Control_Estabilizar+0x38c>)
 80042e4:	1c28      	adds	r0, r5, #0
 80042e6:	f7fc fd1b 	bl	8000d20 <__aeabi_fmul>
 80042ea:	1c01      	adds	r1, r0, #0
 80042ec:	1c20      	adds	r0, r4, #0
 80042ee:	f7fc f903 	bl	80004f8 <__aeabi_fcmple>
 80042f2:	2800      	cmp	r0, #0
 80042f4:	d03e      	beq.n	8004374 <Control_Estabilizar+0x338>
    		ENCO=ENCO+step*2;
 80042f6:	4b2f      	ldr	r3, [pc, #188]	@ (80043b4 <Control_Estabilizar+0x378>)
 80042f8:	6818      	ldr	r0, [r3, #0]
 80042fa:	1c01      	adds	r1, r0, #0
 80042fc:	f7fc f950 	bl	80005a0 <__aeabi_fadd>
    		ENCO=ENCO+step*4;
 8004300:	1c39      	adds	r1, r7, #0
 8004302:	e703      	b.n	800410c <Control_Estabilizar+0xd0>
    	}else if(difference>rango*3 && difference<=rango*4){
 8004304:	492e      	ldr	r1, [pc, #184]	@ (80043c0 <Control_Estabilizar+0x384>)
 8004306:	1c28      	adds	r0, r5, #0
 8004308:	f7fc fd0a 	bl	8000d20 <__aeabi_fmul>
    	}else if(difference>rango*2 && difference<=rango*3){
 800430c:	9902      	ldr	r1, [sp, #8]
    	}else if(difference>rango*3 && difference<=rango*4){
 800430e:	9003      	str	r0, [sp, #12]
    	}else if(difference>rango*2 && difference<=rango*3){
 8004310:	1c20      	adds	r0, r4, #0
 8004312:	f7fc f8fb 	bl	800050c <__aeabi_fcmpgt>
 8004316:	2800      	cmp	r0, #0
 8004318:	d1c1      	bne.n	800429e <Control_Estabilizar+0x262>
    	}else if(difference>rango*4 && difference<=rango*5){
 800431a:	2181      	movs	r1, #129	@ 0x81
 800431c:	1c28      	adds	r0, r5, #0
 800431e:	05c9      	lsls	r1, r1, #23
 8004320:	f7fc fcfe 	bl	8000d20 <__aeabi_fmul>
    	}else if(difference>rango*3 && difference<=rango*4){
 8004324:	9903      	ldr	r1, [sp, #12]
    	}else if(difference>rango*4 && difference<=rango*5){
 8004326:	9002      	str	r0, [sp, #8]
    	}else if(difference>rango*3 && difference<=rango*4){
 8004328:	1c20      	adds	r0, r4, #0
 800432a:	f7fc f8ef 	bl	800050c <__aeabi_fcmpgt>
 800432e:	2800      	cmp	r0, #0
 8004330:	d1c0      	bne.n	80042b4 <Control_Estabilizar+0x278>
    	}else if(difference>rango*5 && difference<=rango*6){
 8004332:	4924      	ldr	r1, [pc, #144]	@ (80043c4 <Control_Estabilizar+0x388>)
 8004334:	1c28      	adds	r0, r5, #0
 8004336:	f7fc fcf3 	bl	8000d20 <__aeabi_fmul>
    	}else if(difference>rango*4 && difference<=rango*5){
 800433a:	9902      	ldr	r1, [sp, #8]
    	}else if(difference>rango*5 && difference<=rango*6){
 800433c:	9003      	str	r0, [sp, #12]
    	}else if(difference>rango*4 && difference<=rango*5){
 800433e:	1c20      	adds	r0, r4, #0
 8004340:	f7fc f8e4 	bl	800050c <__aeabi_fcmpgt>
 8004344:	2800      	cmp	r0, #0
 8004346:	d1c1      	bne.n	80042cc <Control_Estabilizar+0x290>
    	}else if(difference>rango*6 && difference<=rango*7){
 8004348:	491f      	ldr	r1, [pc, #124]	@ (80043c8 <Control_Estabilizar+0x38c>)
 800434a:	1c28      	adds	r0, r5, #0
 800434c:	f7fc fce8 	bl	8000d20 <__aeabi_fmul>
    	}else if(difference>rango*5 && difference<=rango*6){
 8004350:	9903      	ldr	r1, [sp, #12]
    	}else if(difference>rango*6 && difference<=rango*7){
 8004352:	9002      	str	r0, [sp, #8]
    	}else if(difference>rango*5 && difference<=rango*6){
 8004354:	1c20      	adds	r0, r4, #0
 8004356:	f7fc f8d9 	bl	800050c <__aeabi_fcmpgt>
 800435a:	2800      	cmp	r0, #0
 800435c:	d1c1      	bne.n	80042e2 <Control_Estabilizar+0x2a6>
    	}else if(difference>rango*7 && difference<=rango*8){
 800435e:	491b      	ldr	r1, [pc, #108]	@ (80043cc <Control_Estabilizar+0x390>)
 8004360:	1c28      	adds	r0, r5, #0
 8004362:	f7fc fcdd 	bl	8000d20 <__aeabi_fmul>
    	}else if(difference>rango*6 && difference<=rango*7){
 8004366:	9902      	ldr	r1, [sp, #8]
    	}else if(difference>rango*7 && difference<=rango*8){
 8004368:	9003      	str	r0, [sp, #12]
    	}else if(difference>rango*6 && difference<=rango*7){
 800436a:	1c20      	adds	r0, r4, #0
 800436c:	f7fc f8ce 	bl	800050c <__aeabi_fcmpgt>
 8004370:	2800      	cmp	r0, #0
 8004372:	d02d      	beq.n	80043d0 <Control_Estabilizar+0x394>
 8004374:	4915      	ldr	r1, [pc, #84]	@ (80043cc <Control_Estabilizar+0x390>)
 8004376:	1c28      	adds	r0, r5, #0
 8004378:	f7fc fcd2 	bl	8000d20 <__aeabi_fmul>
 800437c:	1c01      	adds	r1, r0, #0
 800437e:	1c20      	adds	r0, r4, #0
 8004380:	f7fc f8ba 	bl	80004f8 <__aeabi_fcmple>
 8004384:	2800      	cmp	r0, #0
 8004386:	d02a      	beq.n	80043de <Control_Estabilizar+0x3a2>
    		ENCO=ENCO+step*3;
 8004388:	4b0a      	ldr	r3, [pc, #40]	@ (80043b4 <Control_Estabilizar+0x378>)
 800438a:	490d      	ldr	r1, [pc, #52]	@ (80043c0 <Control_Estabilizar+0x384>)
    		ENCO=ENCO+step*4;
 800438c:	6818      	ldr	r0, [r3, #0]
 800438e:	f7fc fcc7 	bl	8000d20 <__aeabi_fmul>
 8004392:	e7b5      	b.n	8004300 <Control_Estabilizar+0x2c4>
 8004394:	20000754 	.word	0x20000754
 8004398:	20000640 	.word	0x20000640
 800439c:	20000650 	.word	0x20000650
 80043a0:	2000063c 	.word	0x2000063c
 80043a4:	20000634 	.word	0x20000634
 80043a8:	20000010 	.word	0x20000010
 80043ac:	d2f1a9fc 	.word	0xd2f1a9fc
 80043b0:	3f50624d 	.word	0x3f50624d
 80043b4:	2000000c 	.word	0x2000000c
 80043b8:	2000065c 	.word	0x2000065c
 80043bc:	20000638 	.word	0x20000638
 80043c0:	40400000 	.word	0x40400000
 80043c4:	40a00000 	.word	0x40a00000
 80043c8:	40c00000 	.word	0x40c00000
 80043cc:	40e00000 	.word	0x40e00000
    	}else if(difference>rango*7 && difference<=rango*8){
 80043d0:	9903      	ldr	r1, [sp, #12]
 80043d2:	1c20      	adds	r0, r4, #0
 80043d4:	f7fc f89a 	bl	800050c <__aeabi_fcmpgt>
 80043d8:	2800      	cmp	r0, #0
 80043da:	d100      	bne.n	80043de <Control_Estabilizar+0x3a2>
 80043dc:	e699      	b.n	8004112 <Control_Estabilizar+0xd6>
 80043de:	2182      	movs	r1, #130	@ 0x82
 80043e0:	1c28      	adds	r0, r5, #0
 80043e2:	05c9      	lsls	r1, r1, #23
 80043e4:	f7fc fc9c 	bl	8000d20 <__aeabi_fmul>
 80043e8:	1c01      	adds	r1, r0, #0
 80043ea:	1c20      	adds	r0, r4, #0
 80043ec:	f7fc f884 	bl	80004f8 <__aeabi_fcmple>
 80043f0:	2800      	cmp	r0, #0
 80043f2:	d100      	bne.n	80043f6 <Control_Estabilizar+0x3ba>
 80043f4:	e68d      	b.n	8004112 <Control_Estabilizar+0xd6>
    		ENCO=ENCO+step*4;
 80043f6:	2181      	movs	r1, #129	@ 0x81
 80043f8:	4b01      	ldr	r3, [pc, #4]	@ (8004400 <Control_Estabilizar+0x3c4>)
 80043fa:	05c9      	lsls	r1, r1, #23
 80043fc:	e7c6      	b.n	800438c <Control_Estabilizar+0x350>
 80043fe:	46c0      	nop			@ (mov r8, r8)
 8004400:	2000000c 	.word	0x2000000c

08004404 <PWM_set_Freq_DutyCycle>:
void PWM_set_Freq_DutyCycle(uint16_t freq, uint8_t duty, uint32_t tiempo){
 8004404:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004406:	000d      	movs	r5, r1
	freq = freqOsc/(freq*prescaler);
 8004408:	2118      	movs	r1, #24
 800440a:	4341      	muls	r1, r0
 800440c:	4811      	ldr	r0, [pc, #68]	@ (8004454 <PWM_set_Freq_DutyCycle+0x50>)
void PWM_set_Freq_DutyCycle(uint16_t freq, uint8_t duty, uint32_t tiempo){
 800440e:	9201      	str	r2, [sp, #4]
	freq = freqOsc/(freq*prescaler);
 8004410:	f7fb fe96 	bl	8000140 <__udivsi3>
 8004414:	0006      	movs	r6, r0
    HAL_TIM_PWM_Start(&htim15, TIM_CHANNEL_1);
 8004416:	4c10      	ldr	r4, [pc, #64]	@ (8004458 <PWM_set_Freq_DutyCycle+0x54>)
 8004418:	2100      	movs	r1, #0
 800441a:	0020      	movs	r0, r4
 800441c:	f002 fcb2 	bl	8006d84 <HAL_TIM_PWM_Start>
	__HAL_TIM_SET_AUTORELOAD(&htim15,freq);//Si quiero cambiar la frecuencia modifico: __HAL_TIM_SET_AUTORELOAD(&htim15, frecuencia que quiero)
 8004420:	6827      	ldr	r7, [r4, #0]
 8004422:	b2b3      	uxth	r3, r6
 8004424:	62fb      	str	r3, [r7, #44]	@ 0x2c
	valor_CCR = (__HAL_TIM_GET_AUTORELOAD(&htim15)+1)*duty/100;//__HAL_TIM_GET_AUTORELOAD(&htim15): esto es el valor de 10-1 osea 9, por eso le sumo 1 para volver a tener 10, y por 0.5 ya que quiero 50% del duty cycle
 8004426:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
	__HAL_TIM_SET_AUTORELOAD(&htim15,freq);//Si quiero cambiar la frecuencia modifico: __HAL_TIM_SET_AUTORELOAD(&htim15, frecuencia que quiero)
 8004428:	60e3      	str	r3, [r4, #12]
	valor_CCR = (__HAL_TIM_GET_AUTORELOAD(&htim15)+1)*duty/100;//__HAL_TIM_GET_AUTORELOAD(&htim15): esto es el valor de 10-1 osea 9, por eso le sumo 1 para volver a tener 10, y por 0.5 ya que quiero 50% del duty cycle
 800442a:	3201      	adds	r2, #1
	if(duty > 100) duty = 100;
 800442c:	1c28      	adds	r0, r5, #0
 800442e:	2d64      	cmp	r5, #100	@ 0x64
 8004430:	d900      	bls.n	8004434 <PWM_set_Freq_DutyCycle+0x30>
 8004432:	2064      	movs	r0, #100	@ 0x64
	valor_CCR = (__HAL_TIM_GET_AUTORELOAD(&htim15)+1)*duty/100;//__HAL_TIM_GET_AUTORELOAD(&htim15): esto es el valor de 10-1 osea 9, por eso le sumo 1 para volver a tener 10, y por 0.5 ya que quiero 50% del duty cycle
 8004434:	b2c0      	uxtb	r0, r0
 8004436:	4350      	muls	r0, r2
 8004438:	2164      	movs	r1, #100	@ 0x64
 800443a:	f7fb fe81 	bl	8000140 <__udivsi3>
 800443e:	b280      	uxth	r0, r0
    __HAL_TIM_SET_COMPARE(&htim15, TIM_CHANNEL_1, valor_CCR);
 8004440:	6378      	str	r0, [r7, #52]	@ 0x34
    HAL_Delay(tiempo);
 8004442:	9801      	ldr	r0, [sp, #4]
 8004444:	f000 fe02 	bl	800504c <HAL_Delay>
    HAL_TIM_PWM_Stop(&htim15, TIM_CHANNEL_1);
 8004448:	2100      	movs	r1, #0
 800444a:	0020      	movs	r0, r4
 800444c:	f002 fce8 	bl	8006e20 <HAL_TIM_PWM_Stop>
}
 8004450:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8004452:	46c0      	nop			@ (mov r8, r8)
 8004454:	02dc6c00 	.word	0x02dc6c00
 8004458:	20000670 	.word	0x20000670

0800445c <main>:
{
 800445c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800445e:	b0a3      	sub	sp, #140	@ 0x8c
  HAL_Init();
 8004460:	f000 fdd2 	bl	8005008 <HAL_Init>
  SystemClock_Config();
 8004464:	f7ff fd4a 	bl	8003efc <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004468:	2214      	movs	r2, #20
 800446a:	2100      	movs	r1, #0
 800446c:	a81a      	add	r0, sp, #104	@ 0x68
 800446e:	f003 fad3 	bl	8007a18 <memset>
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8004472:	2180      	movs	r1, #128	@ 0x80
 8004474:	4ba7      	ldr	r3, [pc, #668]	@ (8004714 <main+0x2b8>)
 8004476:	03c9      	lsls	r1, r1, #15
 8004478:	695a      	ldr	r2, [r3, #20]
  HAL_GPIO_WritePin(EN_XL6019_GPIO_Port, EN_XL6019_Pin, GPIO_PIN_RESET);
 800447a:	2580      	movs	r5, #128	@ 0x80
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800447c:	430a      	orrs	r2, r1
 800447e:	615a      	str	r2, [r3, #20]
 8004480:	695a      	ldr	r2, [r3, #20]
  HAL_GPIO_WritePin(EN_XL6019_GPIO_Port, EN_XL6019_Pin, GPIO_PIN_RESET);
 8004482:	2090      	movs	r0, #144	@ 0x90
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8004484:	400a      	ands	r2, r1
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004486:	2180      	movs	r1, #128	@ 0x80
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8004488:	920a      	str	r2, [sp, #40]	@ 0x28
 800448a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800448c:	695a      	ldr	r2, [r3, #20]
 800448e:	0289      	lsls	r1, r1, #10
 8004490:	430a      	orrs	r2, r1
 8004492:	615a      	str	r2, [r3, #20]
 8004494:	695a      	ldr	r2, [r3, #20]
  HAL_GPIO_WritePin(EN_XL6019_GPIO_Port, EN_XL6019_Pin, GPIO_PIN_RESET);
 8004496:	006d      	lsls	r5, r5, #1
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004498:	400a      	ands	r2, r1
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800449a:	2180      	movs	r1, #128	@ 0x80
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800449c:	920b      	str	r2, [sp, #44]	@ 0x2c
 800449e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80044a0:	695a      	ldr	r2, [r3, #20]
 80044a2:	02c9      	lsls	r1, r1, #11
 80044a4:	430a      	orrs	r2, r1
 80044a6:	615a      	str	r2, [r3, #20]
 80044a8:	695b      	ldr	r3, [r3, #20]
  HAL_GPIO_WritePin(EN_XL6019_GPIO_Port, EN_XL6019_Pin, GPIO_PIN_RESET);
 80044aa:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80044ac:	400b      	ands	r3, r1
 80044ae:	930c      	str	r3, [sp, #48]	@ 0x30
  HAL_GPIO_WritePin(EN_XL6019_GPIO_Port, EN_XL6019_Pin, GPIO_PIN_RESET);
 80044b0:	0029      	movs	r1, r5
 80044b2:	05c0      	lsls	r0, r0, #23
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80044b4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
  HAL_GPIO_WritePin(EN_XL6019_GPIO_Port, EN_XL6019_Pin, GPIO_PIN_RESET);
 80044b6:	f001 fa1d 	bl	80058f4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOF, LED1_Pin|LED2_Pin, GPIO_PIN_RESET);
 80044ba:	2200      	movs	r2, #0
 80044bc:	21c0      	movs	r1, #192	@ 0xc0
 80044be:	4896      	ldr	r0, [pc, #600]	@ (8004718 <main+0x2bc>)
 80044c0:	f001 fa18 	bl	80058f4 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = stateCharger_Pin;
 80044c4:	2380      	movs	r3, #128	@ 0x80
 80044c6:	00db      	lsls	r3, r3, #3
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80044c8:	2400      	movs	r4, #0
  GPIO_InitStruct.Pin = stateCharger_Pin;
 80044ca:	931a      	str	r3, [sp, #104]	@ 0x68
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80044cc:	2302      	movs	r3, #2
  HAL_GPIO_Init(stateCharger_GPIO_Port, &GPIO_InitStruct);
 80044ce:	4893      	ldr	r0, [pc, #588]	@ (800471c <main+0x2c0>)
 80044d0:	a91a      	add	r1, sp, #104	@ 0x68
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80044d2:	931c      	str	r3, [sp, #112]	@ 0x70
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80044d4:	941b      	str	r4, [sp, #108]	@ 0x6c
  HAL_GPIO_Init(stateCharger_GPIO_Port, &GPIO_InitStruct);
 80044d6:	f001 f94f 	bl	8005778 <HAL_GPIO_Init>
  HAL_GPIO_Init(EN_XL6019_GPIO_Port, &GPIO_InitStruct);
 80044da:	2090      	movs	r0, #144	@ 0x90
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80044dc:	2701      	movs	r7, #1
  HAL_GPIO_Init(EN_XL6019_GPIO_Port, &GPIO_InitStruct);
 80044de:	a91a      	add	r1, sp, #104	@ 0x68
 80044e0:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Pin = EN_XL6019_Pin;
 80044e2:	951a      	str	r5, [sp, #104]	@ 0x68
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80044e4:	971b      	str	r7, [sp, #108]	@ 0x6c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044e6:	941c      	str	r4, [sp, #112]	@ 0x70
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80044e8:	941d      	str	r4, [sp, #116]	@ 0x74
  HAL_GPIO_Init(EN_XL6019_GPIO_Port, &GPIO_InitStruct);
 80044ea:	f001 f945 	bl	8005778 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = SW1_Pin|SW2_Pin;
 80044ee:	23c0      	movs	r3, #192	@ 0xc0
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80044f0:	2090      	movs	r0, #144	@ 0x90
  GPIO_InitStruct.Pin = SW1_Pin|SW2_Pin;
 80044f2:	00db      	lsls	r3, r3, #3
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80044f4:	a91a      	add	r1, sp, #104	@ 0x68
 80044f6:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Pin = SW1_Pin|SW2_Pin;
 80044f8:	931a      	str	r3, [sp, #104]	@ 0x68
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80044fa:	941b      	str	r4, [sp, #108]	@ 0x6c
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80044fc:	971c      	str	r7, [sp, #112]	@ 0x70
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80044fe:	f001 f93b 	bl	8005778 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin;
 8004502:	23c0      	movs	r3, #192	@ 0xc0
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8004504:	4884      	ldr	r0, [pc, #528]	@ (8004718 <main+0x2bc>)
 8004506:	a91a      	add	r1, sp, #104	@ 0x68
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin;
 8004508:	931a      	str	r3, [sp, #104]	@ 0x68
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800450a:	971b      	str	r7, [sp, #108]	@ 0x6c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800450c:	941c      	str	r4, [sp, #112]	@ 0x70
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800450e:	941d      	str	r4, [sp, #116]	@ 0x74
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8004510:	f001 f932 	bl	8005778 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ALERT_Pin;
 8004514:	2310      	movs	r3, #16
  HAL_GPIO_Init(ALERT_GPIO_Port, &GPIO_InitStruct);
 8004516:	4881      	ldr	r0, [pc, #516]	@ (800471c <main+0x2c0>)
 8004518:	a91a      	add	r1, sp, #104	@ 0x68
  GPIO_InitStruct.Pin = ALERT_Pin;
 800451a:	931a      	str	r3, [sp, #104]	@ 0x68
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800451c:	941b      	str	r4, [sp, #108]	@ 0x6c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800451e:	941c      	str	r4, [sp, #112]	@ 0x70
  HAL_GPIO_Init(ALERT_GPIO_Port, &GPIO_InitStruct);
 8004520:	f001 f92a 	bl	8005778 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = CLK_Pin|DT_Pin|SW_Pin;
 8004524:	23e0      	movs	r3, #224	@ 0xe0
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004526:	a91a      	add	r1, sp, #104	@ 0x68
 8004528:	487c      	ldr	r0, [pc, #496]	@ (800471c <main+0x2c0>)
  GPIO_InitStruct.Pin = CLK_Pin|DT_Pin|SW_Pin;
 800452a:	931a      	str	r3, [sp, #104]	@ 0x68
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800452c:	941b      	str	r4, [sp, #108]	@ 0x6c
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800452e:	971c      	str	r7, [sp, #112]	@ 0x70
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004530:	f001 f922 	bl	8005778 <HAL_GPIO_Init>
  hi2c1.Instance = I2C1;
 8004534:	4d7a      	ldr	r5, [pc, #488]	@ (8004720 <main+0x2c4>)
 8004536:	4b7b      	ldr	r3, [pc, #492]	@ (8004724 <main+0x2c8>)
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8004538:	0028      	movs	r0, r5
  hi2c1.Instance = I2C1;
 800453a:	602b      	str	r3, [r5, #0]
  hi2c1.Init.Timing = 0x20000209;
 800453c:	4b7a      	ldr	r3, [pc, #488]	@ (8004728 <main+0x2cc>)
  hi2c1.Init.OwnAddress1 = 0;
 800453e:	60ac      	str	r4, [r5, #8]
  hi2c1.Init.Timing = 0x20000209;
 8004540:	606b      	str	r3, [r5, #4]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004542:	60ef      	str	r7, [r5, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004544:	612c      	str	r4, [r5, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8004546:	616c      	str	r4, [r5, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8004548:	61ac      	str	r4, [r5, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800454a:	61ec      	str	r4, [r5, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800454c:	622c      	str	r4, [r5, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800454e:	f001 fb4f 	bl	8005bf0 <HAL_I2C_Init>
 8004552:	0001      	movs	r1, r0
 8004554:	42a0      	cmp	r0, r4
 8004556:	d001      	beq.n	800455c <main+0x100>
 8004558:	b672      	cpsid	i
  while (1)
 800455a:	e7fe      	b.n	800455a <main+0xfe>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800455c:	0028      	movs	r0, r5
 800455e:	f001 fcb7 	bl	8005ed0 <HAL_I2CEx_ConfigAnalogFilter>
 8004562:	1e01      	subs	r1, r0, #0
 8004564:	d001      	beq.n	800456a <main+0x10e>
 8004566:	b672      	cpsid	i
  while (1)
 8004568:	e7fe      	b.n	8004568 <main+0x10c>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800456a:	0028      	movs	r0, r5
 800456c:	f001 fcd6 	bl	8005f1c <HAL_I2CEx_ConfigDigitalFilter>
 8004570:	1e04      	subs	r4, r0, #0
 8004572:	d001      	beq.n	8004578 <main+0x11c>
 8004574:	b672      	cpsid	i
  while (1)
 8004576:	e7fe      	b.n	8004576 <main+0x11a>
  __HAL_SYSCFG_FASTMODEPLUS_ENABLE(I2C_FASTMODEPLUS_I2C1);
 8004578:	4a6c      	ldr	r2, [pc, #432]	@ (800472c <main+0x2d0>)
 800457a:	4b6d      	ldr	r3, [pc, #436]	@ (8004730 <main+0x2d4>)
 800457c:	6811      	ldr	r1, [r2, #0]
 800457e:	430b      	orrs	r3, r1
 8004580:	6013      	str	r3, [r2, #0]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004582:	0001      	movs	r1, r0
 8004584:	2208      	movs	r2, #8
 8004586:	a81a      	add	r0, sp, #104	@ 0x68
 8004588:	f003 fa46 	bl	8007a18 <memset>
  htim6.Instance = TIM6;
 800458c:	4d69      	ldr	r5, [pc, #420]	@ (8004734 <main+0x2d8>)
 800458e:	4b6a      	ldr	r3, [pc, #424]	@ (8004738 <main+0x2dc>)
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8004590:	0028      	movs	r0, r5
  htim6.Instance = TIM6;
 8004592:	602b      	str	r3, [r5, #0]
  htim6.Init.Prescaler = 48000-1;
 8004594:	4b69      	ldr	r3, [pc, #420]	@ (800473c <main+0x2e0>)
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004596:	60ac      	str	r4, [r5, #8]
  htim6.Init.Prescaler = 48000-1;
 8004598:	606b      	str	r3, [r5, #4]
  htim6.Init.Period = 5-1;
 800459a:	2304      	movs	r3, #4
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800459c:	61ac      	str	r4, [r5, #24]
  htim6.Init.Period = 5-1;
 800459e:	60eb      	str	r3, [r5, #12]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80045a0:	f002 f9f0 	bl	8006984 <HAL_TIM_Base_Init>
 80045a4:	2800      	cmp	r0, #0
 80045a6:	d001      	beq.n	80045ac <main+0x150>
 80045a8:	b672      	cpsid	i
  while (1)
 80045aa:	e7fe      	b.n	80045aa <main+0x14e>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80045ac:	901a      	str	r0, [sp, #104]	@ 0x68
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80045ae:	901b      	str	r0, [sp, #108]	@ 0x6c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80045b0:	a91a      	add	r1, sp, #104	@ 0x68
 80045b2:	0028      	movs	r0, r5
 80045b4:	f002 fc38 	bl	8006e28 <HAL_TIMEx_MasterConfigSynchronization>
 80045b8:	1e01      	subs	r1, r0, #0
 80045ba:	d001      	beq.n	80045c0 <main+0x164>
 80045bc:	b672      	cpsid	i
  while (1)
 80045be:	e7fe      	b.n	80045be <main+0x162>
  DAC_ChannelConfTypeDef sConfig = {0};
 80045c0:	2208      	movs	r2, #8
 80045c2:	a81a      	add	r0, sp, #104	@ 0x68
 80045c4:	f003 fa28 	bl	8007a18 <memset>
  hdac1.Instance = DAC;
 80045c8:	4c5d      	ldr	r4, [pc, #372]	@ (8004740 <main+0x2e4>)
 80045ca:	4b5e      	ldr	r3, [pc, #376]	@ (8004744 <main+0x2e8>)
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80045cc:	0020      	movs	r0, r4
  hdac1.Instance = DAC;
 80045ce:	6023      	str	r3, [r4, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80045d0:	f000 ff40 	bl	8005454 <HAL_DAC_Init>
 80045d4:	1e02      	subs	r2, r0, #0
 80045d6:	d001      	beq.n	80045dc <main+0x180>
 80045d8:	b672      	cpsid	i
  while (1)
 80045da:	e7fe      	b.n	80045da <main+0x17e>
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80045dc:	901a      	str	r0, [sp, #104]	@ 0x68
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80045de:	901b      	str	r0, [sp, #108]	@ 0x6c
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80045e0:	a91a      	add	r1, sp, #104	@ 0x68
 80045e2:	0020      	movs	r0, r4
 80045e4:	f000 ff5d 	bl	80054a2 <HAL_DAC_ConfigChannel>
 80045e8:	1e06      	subs	r6, r0, #0
 80045ea:	d001      	beq.n	80045f0 <main+0x194>
 80045ec:	b672      	cpsid	i
  while (1)
 80045ee:	e7fe      	b.n	80045ee <main+0x192>
  ADC_ChannelConfTypeDef sConfig = {0};
 80045f0:	0001      	movs	r1, r0
 80045f2:	220c      	movs	r2, #12
 80045f4:	a81a      	add	r0, sp, #104	@ 0x68
 80045f6:	f003 fa0f 	bl	8007a18 <memset>
  hadc.Instance = ADC1;
 80045fa:	4c53      	ldr	r4, [pc, #332]	@ (8004748 <main+0x2ec>)
 80045fc:	4b53      	ldr	r3, [pc, #332]	@ (800474c <main+0x2f0>)
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 80045fe:	0020      	movs	r0, r4
  hadc.Instance = ADC1;
 8004600:	6023      	str	r3, [r4, #0]
  hadc.Init.Resolution = ADC_RESOLUTION_8B;
 8004602:	2310      	movs	r3, #16
 8004604:	60a3      	str	r3, [r4, #8]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8004606:	3b0c      	subs	r3, #12
 8004608:	6163      	str	r3, [r4, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 800460a:	2380      	movs	r3, #128	@ 0x80
 800460c:	025b      	lsls	r3, r3, #9
 800460e:	61a3      	str	r3, [r4, #24]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8004610:	23c2      	movs	r3, #194	@ 0xc2
 8004612:	33ff      	adds	r3, #255	@ 0xff
 8004614:	61e3      	str	r3, [r4, #28]
  hadc.Init.DMAContinuousRequests = DISABLE;
 8004616:	1d63      	adds	r3, r4, #5
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8004618:	6066      	str	r6, [r4, #4]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800461a:	60e6      	str	r6, [r4, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 800461c:	6127      	str	r7, [r4, #16]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800461e:	6226      	str	r6, [r4, #32]
  hadc.Init.DMAContinuousRequests = DISABLE;
 8004620:	77de      	strb	r6, [r3, #31]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8004622:	62a7      	str	r7, [r4, #40]	@ 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8004624:	f000 fd74 	bl	8005110 <HAL_ADC_Init>
 8004628:	2800      	cmp	r0, #0
 800462a:	d001      	beq.n	8004630 <main+0x1d4>
 800462c:	b672      	cpsid	i
  while (1)
 800462e:	e7fe      	b.n	800462e <main+0x1d2>
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8004630:	2380      	movs	r3, #128	@ 0x80
 8004632:	015b      	lsls	r3, r3, #5
 8004634:	931b      	str	r3, [sp, #108]	@ 0x6c
  sConfig.SamplingTime = ADC_SAMPLETIME_71CYCLES_5;
 8004636:	2306      	movs	r3, #6
  sConfig.Channel = ADC_CHANNEL_0;
 8004638:	901a      	str	r0, [sp, #104]	@ 0x68
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800463a:	a91a      	add	r1, sp, #104	@ 0x68
 800463c:	0020      	movs	r0, r4
  sConfig.SamplingTime = ADC_SAMPLETIME_71CYCLES_5;
 800463e:	931c      	str	r3, [sp, #112]	@ 0x70
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8004640:	f000 fe38 	bl	80052b4 <HAL_ADC_ConfigChannel>
 8004644:	1e06      	subs	r6, r0, #0
 8004646:	d001      	beq.n	800464c <main+0x1f0>
 8004648:	b672      	cpsid	i
  while (1)
 800464a:	e7fe      	b.n	800464a <main+0x1ee>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800464c:	0001      	movs	r1, r0
 800464e:	2210      	movs	r2, #16
 8004650:	a80f      	add	r0, sp, #60	@ 0x3c
 8004652:	f003 f9e1 	bl	8007a18 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004656:	2208      	movs	r2, #8
 8004658:	0031      	movs	r1, r6
 800465a:	a80d      	add	r0, sp, #52	@ 0x34
 800465c:	f003 f9dc 	bl	8007a18 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004660:	221c      	movs	r2, #28
 8004662:	0031      	movs	r1, r6
 8004664:	a813      	add	r0, sp, #76	@ 0x4c
 8004666:	f003 f9d7 	bl	8007a18 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800466a:	2220      	movs	r2, #32
 800466c:	0031      	movs	r1, r6
 800466e:	a81a      	add	r0, sp, #104	@ 0x68
 8004670:	f003 f9d2 	bl	8007a18 <memset>
  htim15.Instance = TIM15;
 8004674:	4c36      	ldr	r4, [pc, #216]	@ (8004750 <main+0x2f4>)
 8004676:	4b37      	ldr	r3, [pc, #220]	@ (8004754 <main+0x2f8>)
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8004678:	0020      	movs	r0, r4
  htim15.Instance = TIM15;
 800467a:	6023      	str	r3, [r4, #0]
  htim15.Init.Prescaler = 24-1;
 800467c:	2317      	movs	r3, #23
 800467e:	6063      	str	r3, [r4, #4]
  htim15.Init.Period = 20000-1;
 8004680:	4b35      	ldr	r3, [pc, #212]	@ (8004758 <main+0x2fc>)
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004682:	60a6      	str	r6, [r4, #8]
  htim15.Init.Period = 20000-1;
 8004684:	60e3      	str	r3, [r4, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004686:	6126      	str	r6, [r4, #16]
  htim15.Init.RepetitionCounter = 0;
 8004688:	6166      	str	r6, [r4, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800468a:	61a6      	str	r6, [r4, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 800468c:	f002 f97a 	bl	8006984 <HAL_TIM_Base_Init>
 8004690:	2800      	cmp	r0, #0
 8004692:	d001      	beq.n	8004698 <main+0x23c>
 8004694:	b672      	cpsid	i
  while (1)
 8004696:	e7fe      	b.n	8004696 <main+0x23a>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004698:	2380      	movs	r3, #128	@ 0x80
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 800469a:	0020      	movs	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800469c:	015b      	lsls	r3, r3, #5
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 800469e:	a90f      	add	r1, sp, #60	@ 0x3c
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80046a0:	930f      	str	r3, [sp, #60]	@ 0x3c
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 80046a2:	f002 fa6b 	bl	8006b7c <HAL_TIM_ConfigClockSource>
 80046a6:	2800      	cmp	r0, #0
 80046a8:	d001      	beq.n	80046ae <main+0x252>
 80046aa:	b672      	cpsid	i
  while (1)
 80046ac:	e7fe      	b.n	80046ac <main+0x250>
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 80046ae:	0020      	movs	r0, r4
 80046b0:	f002 f990 	bl	80069d4 <HAL_TIM_PWM_Init>
 80046b4:	2800      	cmp	r0, #0
 80046b6:	d001      	beq.n	80046bc <main+0x260>
 80046b8:	b672      	cpsid	i
  while (1)
 80046ba:	e7fe      	b.n	80046ba <main+0x25e>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80046bc:	900d      	str	r0, [sp, #52]	@ 0x34
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80046be:	900e      	str	r0, [sp, #56]	@ 0x38
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 80046c0:	a90d      	add	r1, sp, #52	@ 0x34
 80046c2:	0020      	movs	r0, r4
 80046c4:	f002 fbb0 	bl	8006e28 <HAL_TIMEx_MasterConfigSynchronization>
 80046c8:	1e02      	subs	r2, r0, #0
 80046ca:	d001      	beq.n	80046d0 <main+0x274>
 80046cc:	b672      	cpsid	i
  while (1)
 80046ce:	e7fe      	b.n	80046ce <main+0x272>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80046d0:	2360      	movs	r3, #96	@ 0x60
  sConfigOC.Pulse = 0;
 80046d2:	9014      	str	r0, [sp, #80]	@ 0x50
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80046d4:	9015      	str	r0, [sp, #84]	@ 0x54
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80046d6:	9016      	str	r0, [sp, #88]	@ 0x58
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80046d8:	9017      	str	r0, [sp, #92]	@ 0x5c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80046da:	9018      	str	r0, [sp, #96]	@ 0x60
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80046dc:	9019      	str	r0, [sp, #100]	@ 0x64
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80046de:	a913      	add	r1, sp, #76	@ 0x4c
 80046e0:	0020      	movs	r0, r4
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80046e2:	9313      	str	r3, [sp, #76]	@ 0x4c
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80046e4:	f002 f9de 	bl	8006aa4 <HAL_TIM_PWM_ConfigChannel>
 80046e8:	2800      	cmp	r0, #0
 80046ea:	d001      	beq.n	80046f0 <main+0x294>
 80046ec:	b672      	cpsid	i
  while (1)
 80046ee:	e7fe      	b.n	80046ee <main+0x292>
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80046f0:	2380      	movs	r3, #128	@ 0x80
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80046f2:	901a      	str	r0, [sp, #104]	@ 0x68
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80046f4:	901b      	str	r0, [sp, #108]	@ 0x6c
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80046f6:	901c      	str	r0, [sp, #112]	@ 0x70
  sBreakDeadTimeConfig.DeadTime = 0;
 80046f8:	901d      	str	r0, [sp, #116]	@ 0x74
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80046fa:	901e      	str	r0, [sp, #120]	@ 0x78
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80046fc:	019b      	lsls	r3, r3, #6
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80046fe:	9021      	str	r0, [sp, #132]	@ 0x84
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 8004700:	a91a      	add	r1, sp, #104	@ 0x68
 8004702:	0020      	movs	r0, r4
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8004704:	931f      	str	r3, [sp, #124]	@ 0x7c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 8004706:	f002 fbc1 	bl	8006e8c <HAL_TIMEx_ConfigBreakDeadTime>
 800470a:	1e06      	subs	r6, r0, #0
 800470c:	d026      	beq.n	800475c <main+0x300>
 800470e:	b672      	cpsid	i
  while (1)
 8004710:	e7fe      	b.n	8004710 <main+0x2b4>
 8004712:	46c0      	nop			@ (mov r8, r8)
 8004714:	40021000 	.word	0x40021000
 8004718:	48001400 	.word	0x48001400
 800471c:	48000400 	.word	0x48000400
 8004720:	20000700 	.word	0x20000700
 8004724:	40005400 	.word	0x40005400
 8004728:	20000209 	.word	0x20000209
 800472c:	40010000 	.word	0x40010000
 8004730:	aaaa0100 	.word	0xaaaa0100
 8004734:	200006b8 	.word	0x200006b8
 8004738:	40001000 	.word	0x40001000
 800473c:	0000bb7f 	.word	0x0000bb7f
 8004740:	20000754 	.word	0x20000754
 8004744:	40007400 	.word	0x40007400
 8004748:	20000768 	.word	0x20000768
 800474c:	40012400 	.word	0x40012400
 8004750:	20000670 	.word	0x20000670
 8004754:	40014000 	.word	0x40014000
 8004758:	00004e1f 	.word	0x00004e1f
  HAL_TIM_MspPostInit(&htim15);
 800475c:	0020      	movs	r0, r4
 800475e:	f000 fb73 	bl	8004e48 <HAL_TIM_MspPostInit>
  ee_read(0, sizeof(float), (uint8_t*)&valor_Encoder);//leo el valor de la eeprom
 8004762:	2104      	movs	r1, #4
 8004764:	4ae7      	ldr	r2, [pc, #924]	@ (8004b04 <main+0x6a8>)
 8004766:	0030      	movs	r0, r6
 8004768:	f7ff fb06 	bl	8003d78 <ee_read>
  OLED_Init();
 800476c:	f7ff f9be 	bl	8003aec <OLED_Init>
  OLED_Imagen_Small(2,0, AM_INTRO, 128, 64);
 8004770:	2340      	movs	r3, #64	@ 0x40
 8004772:	0031      	movs	r1, r6
 8004774:	2002      	movs	r0, #2
 8004776:	4ae4      	ldr	r2, [pc, #912]	@ (8004b08 <main+0x6ac>)
 8004778:	9300      	str	r3, [sp, #0]
 800477a:	18db      	adds	r3, r3, r3
 800477c:	f7ff faa9 	bl	8003cd2 <OLED_Imagen_Small>
  OLED_Print_Text(1,0,1,"Designed by G. Anglas");
 8004780:	2201      	movs	r2, #1
 8004782:	0031      	movs	r1, r6
 8004784:	0010      	movs	r0, r2
  while(HAL_GPIO_ReadPin(SW2_GPIO_Port, SW2_Pin));
 8004786:	2680      	movs	r6, #128	@ 0x80
 8004788:	2490      	movs	r4, #144	@ 0x90
  OLED_Print_Text(1,0,1,"Designed by G. Anglas");
 800478a:	4be0      	ldr	r3, [pc, #896]	@ (8004b0c <main+0x6b0>)
 800478c:	f7ff fa72 	bl	8003c74 <OLED_Print_Text>
  while(HAL_GPIO_ReadPin(SW2_GPIO_Port, SW2_Pin));
 8004790:	00f6      	lsls	r6, r6, #3
 8004792:	05e4      	lsls	r4, r4, #23
 8004794:	0031      	movs	r1, r6
 8004796:	0020      	movs	r0, r4
 8004798:	f001 f8a6 	bl	80058e8 <HAL_GPIO_ReadPin>
 800479c:	9005      	str	r0, [sp, #20]
 800479e:	2800      	cmp	r0, #0
 80047a0:	d1f8      	bne.n	8004794 <main+0x338>
  HAL_TIM_Base_Start_IT(&htim6);
 80047a2:	0028      	movs	r0, r5
 80047a4:	f001 ffcc 	bl	8006740 <HAL_TIM_Base_Start_IT>
  INA226_Init(3.2768,25,AVG_64,T_Vbus_588us,T_Vshunt_588us,MODE_SHUNT_BUS_CONTINUOUS);
 80047a8:	2403      	movs	r4, #3
  OLED_Clear();
 80047aa:	f7ff f977 	bl	8003a9c <OLED_Clear>
  INA226_Init(3.2768,25,AVG_64,T_Vbus_588us,T_Vshunt_588us,MODE_SHUNT_BUS_CONTINUOUS);
 80047ae:	2307      	movs	r3, #7
 80047b0:	2219      	movs	r2, #25
 80047b2:	48d7      	ldr	r0, [pc, #860]	@ (8004b10 <main+0x6b4>)
 80047b4:	49d7      	ldr	r1, [pc, #860]	@ (8004b14 <main+0x6b8>)
 80047b6:	9302      	str	r3, [sp, #8]
 80047b8:	9401      	str	r4, [sp, #4]
 80047ba:	0023      	movs	r3, r4
 80047bc:	9400      	str	r4, [sp, #0]
 80047be:	f7fe fff7 	bl	80037b0 <INA226_Init>
  OLED_Print_Text(3,104,2,"OFF");
 80047c2:	2202      	movs	r2, #2
 80047c4:	2168      	movs	r1, #104	@ 0x68
 80047c6:	0020      	movs	r0, r4
 80047c8:	4bd3      	ldr	r3, [pc, #844]	@ (8004b18 <main+0x6bc>)
 80047ca:	f7ff fa53 	bl	8003c74 <OLED_Print_Text>
  OLED_Print_Text(2,104,1,"0.1");
 80047ce:	2201      	movs	r2, #1
 80047d0:	2168      	movs	r1, #104	@ 0x68
 80047d2:	2002      	movs	r0, #2
 80047d4:	4bd1      	ldr	r3, [pc, #836]	@ (8004b1c <main+0x6c0>)
 80047d6:	f7ff fa4d 	bl	8003c74 <OLED_Print_Text>
	  if(HAL_GPIO_ReadPin(stateCharger_GPIO_Port, stateCharger_Pin)==1){//Cuando se conecta el cargador
 80047da:	2180      	movs	r1, #128	@ 0x80
 80047dc:	48d0      	ldr	r0, [pc, #832]	@ (8004b20 <main+0x6c4>)
 80047de:	00c9      	lsls	r1, r1, #3
 80047e0:	f001 f882 	bl	80058e8 <HAL_GPIO_ReadPin>
 80047e4:	2801      	cmp	r0, #1
 80047e6:	d104      	bne.n	80047f2 <main+0x396>
		  OLED_Print_Text(1,104,1,"ON ");
 80047e8:	0002      	movs	r2, r0
 80047ea:	2168      	movs	r1, #104	@ 0x68
 80047ec:	4bcd      	ldr	r3, [pc, #820]	@ (8004b24 <main+0x6c8>)
 80047ee:	f7ff fa41 	bl	8003c74 <OLED_Print_Text>
      if(HAL_GPIO_ReadPin(SW_GPIO_Port, SW_Pin) == 0 && mem == 0){mem = 1;}
 80047f2:	2180      	movs	r1, #128	@ 0x80
 80047f4:	48ca      	ldr	r0, [pc, #808]	@ (8004b20 <main+0x6c4>)
 80047f6:	f001 f877 	bl	80058e8 <HAL_GPIO_ReadPin>
 80047fa:	4dcb      	ldr	r5, [pc, #812]	@ (8004b28 <main+0x6cc>)
 80047fc:	782b      	ldrb	r3, [r5, #0]
 80047fe:	4318      	orrs	r0, r3
 8004800:	b2c0      	uxtb	r0, r0
 8004802:	2800      	cmp	r0, #0
 8004804:	d101      	bne.n	800480a <main+0x3ae>
 8004806:	2301      	movs	r3, #1
 8004808:	702b      	strb	r3, [r5, #0]
      if(HAL_GPIO_ReadPin(SW_GPIO_Port, SW_Pin) == 1 && mem == 1){suma++; mem = 0;}
 800480a:	2180      	movs	r1, #128	@ 0x80
 800480c:	48c4      	ldr	r0, [pc, #784]	@ (8004b20 <main+0x6c4>)
 800480e:	f001 f86b 	bl	80058e8 <HAL_GPIO_ReadPin>
 8004812:	4cc6      	ldr	r4, [pc, #792]	@ (8004b2c <main+0x6d0>)
 8004814:	2801      	cmp	r0, #1
 8004816:	d107      	bne.n	8004828 <main+0x3cc>
 8004818:	782b      	ldrb	r3, [r5, #0]
 800481a:	2b01      	cmp	r3, #1
 800481c:	d104      	bne.n	8004828 <main+0x3cc>
 800481e:	7823      	ldrb	r3, [r4, #0]
 8004820:	3301      	adds	r3, #1
 8004822:	7023      	strb	r3, [r4, #0]
 8004824:	9b05      	ldr	r3, [sp, #20]
 8004826:	702b      	strb	r3, [r5, #0]
      if(suma==1){
 8004828:	7822      	ldrb	r2, [r4, #0]
 800482a:	2a01      	cmp	r2, #1
 800482c:	d10a      	bne.n	8004844 <main+0x3e8>
          suma=2;  //cambio el contador para que solo haga una vez todo lo que esta dentro del if
 800482e:	2302      	movs	r3, #2
          paso_Encoder = 1.0;
 8004830:	21fe      	movs	r1, #254	@ 0xfe
          suma=2;  //cambio el contador para que solo haga una vez todo lo que esta dentro del if
 8004832:	7023      	strb	r3, [r4, #0]
          paso_Encoder = 1.0;
 8004834:	4bbe      	ldr	r3, [pc, #760]	@ (8004b30 <main+0x6d4>)
 8004836:	0589      	lsls	r1, r1, #22
 8004838:	6019      	str	r1, [r3, #0]
          OLED_Print_Text(2,104,1,"1.0");
 800483a:	2002      	movs	r0, #2
 800483c:	2168      	movs	r1, #104	@ 0x68
 800483e:	4bbd      	ldr	r3, [pc, #756]	@ (8004b34 <main+0x6d8>)
 8004840:	f7ff fa18 	bl	8003c74 <OLED_Print_Text>
      if(suma==3){
 8004844:	7823      	ldrb	r3, [r4, #0]
 8004846:	2b03      	cmp	r3, #3
 8004848:	d10a      	bne.n	8004860 <main+0x404>
          suma=0; //cambio el contador para que solo haga una vez todo lo que esta dentro del if
 800484a:	9b05      	ldr	r3, [sp, #20]
          paso_Encoder = 0.1;
 800484c:	4aba      	ldr	r2, [pc, #744]	@ (8004b38 <main+0x6dc>)
          suma=0; //cambio el contador para que solo haga una vez todo lo que esta dentro del if
 800484e:	7023      	strb	r3, [r4, #0]
          paso_Encoder = 0.1;
 8004850:	4bb7      	ldr	r3, [pc, #732]	@ (8004b30 <main+0x6d4>)
          OLED_Print_Text(2,104,1,"0.1");
 8004852:	2168      	movs	r1, #104	@ 0x68
          paso_Encoder = 0.1;
 8004854:	601a      	str	r2, [r3, #0]
          OLED_Print_Text(2,104,1,"0.1");
 8004856:	2002      	movs	r0, #2
 8004858:	2201      	movs	r2, #1
 800485a:	4bb0      	ldr	r3, [pc, #704]	@ (8004b1c <main+0x6c0>)
 800485c:	f7ff fa0a 	bl	8003c74 <OLED_Print_Text>
      if(HAL_GPIO_ReadPin(SW2_GPIO_Port, SW2_Pin) == 0){
 8004860:	2180      	movs	r1, #128	@ 0x80
 8004862:	2090      	movs	r0, #144	@ 0x90
 8004864:	00c9      	lsls	r1, r1, #3
 8004866:	05c0      	lsls	r0, r0, #23
 8004868:	f001 f83e 	bl	80058e8 <HAL_GPIO_ReadPin>
 800486c:	4cb3      	ldr	r4, [pc, #716]	@ (8004b3c <main+0x6e0>)
 800486e:	2800      	cmp	r0, #0
 8004870:	d107      	bne.n	8004882 <main+0x426>
    	  contButton++;
 8004872:	4ab3      	ldr	r2, [pc, #716]	@ (8004b40 <main+0x6e4>)
 8004874:	8813      	ldrh	r3, [r2, #0]
 8004876:	3301      	adds	r3, #1
 8004878:	b29b      	uxth	r3, r3
    	  if(contButton>15){// 1.5seg aprox
 800487a:	2b0f      	cmp	r3, #15
 800487c:	d900      	bls.n	8004880 <main+0x424>
 800487e:	e1b1      	b.n	8004be4 <main+0x788>
    	  contButton++;
 8004880:	8013      	strh	r3, [r2, #0]
      if(HAL_GPIO_ReadPin(SW2_GPIO_Port, SW2_Pin) == 1 && contButton>0){contButton=0;}
 8004882:	2180      	movs	r1, #128	@ 0x80
 8004884:	2090      	movs	r0, #144	@ 0x90
 8004886:	00c9      	lsls	r1, r1, #3
 8004888:	05c0      	lsls	r0, r0, #23
 800488a:	f001 f82d 	bl	80058e8 <HAL_GPIO_ReadPin>
 800488e:	2801      	cmp	r0, #1
 8004890:	d105      	bne.n	800489e <main+0x442>
 8004892:	4bab      	ldr	r3, [pc, #684]	@ (8004b40 <main+0x6e4>)
 8004894:	881a      	ldrh	r2, [r3, #0]
 8004896:	2a00      	cmp	r2, #0
 8004898:	d001      	beq.n	800489e <main+0x442>
 800489a:	9a05      	ldr	r2, [sp, #20]
 800489c:	801a      	strh	r2, [r3, #0]
      if(powerSupply==1){
 800489e:	7825      	ldrb	r5, [r4, #0]
 80048a0:	2d01      	cmp	r5, #1
 80048a2:	d120      	bne.n	80048e6 <main+0x48a>
    	  powerSupply=2;
 80048a4:	2302      	movs	r3, #2
    	  OLED_Print_Text(3,104,2,"ON ");
 80048a6:	2202      	movs	r2, #2
 80048a8:	2168      	movs	r1, #104	@ 0x68
 80048aa:	2003      	movs	r0, #3
    	  powerSupply=2;
 80048ac:	7023      	strb	r3, [r4, #0]
    	  OLED_Print_Text(3,104,2,"ON ");
 80048ae:	4b9d      	ldr	r3, [pc, #628]	@ (8004b24 <main+0x6c8>)
 80048b0:	f7ff f9e0 	bl	8003c74 <OLED_Print_Text>
    	  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, SET);
 80048b4:	002a      	movs	r2, r5
 80048b6:	2180      	movs	r1, #128	@ 0x80
 80048b8:	48a2      	ldr	r0, [pc, #648]	@ (8004b44 <main+0x6e8>)
 80048ba:	f001 f81b 	bl	80058f4 <HAL_GPIO_WritePin>
    	  HAL_GPIO_WritePin(EN_XL6019_GPIO_Port, EN_XL6019_Pin, SET);
 80048be:	2180      	movs	r1, #128	@ 0x80
 80048c0:	2090      	movs	r0, #144	@ 0x90
 80048c2:	002a      	movs	r2, r5
 80048c4:	0049      	lsls	r1, r1, #1
 80048c6:	05c0      	lsls	r0, r0, #23
 80048c8:	f001 f814 	bl	80058f4 <HAL_GPIO_WritePin>
    	  PWM_set_Freq_DutyCycle(4000,50,100);
 80048cc:	20fa      	movs	r0, #250	@ 0xfa
 80048ce:	2264      	movs	r2, #100	@ 0x64
 80048d0:	2132      	movs	r1, #50	@ 0x32
 80048d2:	0100      	lsls	r0, r0, #4
 80048d4:	f7ff fd96 	bl	8004404 <PWM_set_Freq_DutyCycle>
    	  ee_writeToRam(0, sizeof(float), (uint8_t*)&valor_Encoder);//escribo en al eeprom
 80048d8:	2104      	movs	r1, #4
 80048da:	4a8a      	ldr	r2, [pc, #552]	@ (8004b04 <main+0x6a8>)
 80048dc:	2000      	movs	r0, #0
 80048de:	f7ff fae7 	bl	8003eb0 <ee_writeToRam>
    	  ee_commit();
 80048e2:	f7ff fafb 	bl	8003edc <ee_commit>
      if(powerSupply==3){
 80048e6:	7820      	ldrb	r0, [r4, #0]
 80048e8:	2803      	cmp	r0, #3
 80048ea:	d11b      	bne.n	8004924 <main+0x4c8>
    	  powerSupply=0;
 80048ec:	9b05      	ldr	r3, [sp, #20]
    	  OLED_Print_Text(3,104,2,"OFF");
 80048ee:	2202      	movs	r2, #2
 80048f0:	2168      	movs	r1, #104	@ 0x68
    	  powerSupply=0;
 80048f2:	7023      	strb	r3, [r4, #0]
    	  OLED_Print_Text(3,104,2,"OFF");
 80048f4:	4b88      	ldr	r3, [pc, #544]	@ (8004b18 <main+0x6bc>)
 80048f6:	f7ff f9bd 	bl	8003c74 <OLED_Print_Text>
    	  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, RESET);
 80048fa:	2200      	movs	r2, #0
 80048fc:	2180      	movs	r1, #128	@ 0x80
 80048fe:	4891      	ldr	r0, [pc, #580]	@ (8004b44 <main+0x6e8>)
 8004900:	f000 fff8 	bl	80058f4 <HAL_GPIO_WritePin>
    	  HAL_GPIO_WritePin(EN_XL6019_GPIO_Port, EN_XL6019_Pin, RESET);
 8004904:	2180      	movs	r1, #128	@ 0x80
 8004906:	2090      	movs	r0, #144	@ 0x90
 8004908:	2200      	movs	r2, #0
 800490a:	0049      	lsls	r1, r1, #1
 800490c:	05c0      	lsls	r0, r0, #23
 800490e:	f000 fff1 	bl	80058f4 <HAL_GPIO_WritePin>
    	  PWM_set_Freq_DutyCycle(1000,50,100);
 8004912:	20fa      	movs	r0, #250	@ 0xfa
 8004914:	2264      	movs	r2, #100	@ 0x64
 8004916:	2132      	movs	r1, #50	@ 0x32
 8004918:	0080      	lsls	r0, r0, #2
 800491a:	f7ff fd73 	bl	8004404 <PWM_set_Freq_DutyCycle>
    	  ENCO=0;//ver si eliminar esta linea
 800491e:	2200      	movs	r2, #0
 8004920:	4b89      	ldr	r3, [pc, #548]	@ (8004b48 <main+0x6ec>)
 8004922:	601a      	str	r2, [r3, #0]
      if(HAL_GPIO_ReadPin(SW1_GPIO_Port, SW1_Pin) == 0){
 8004924:	2180      	movs	r1, #128	@ 0x80
 8004926:	2090      	movs	r0, #144	@ 0x90
 8004928:	0089      	lsls	r1, r1, #2
 800492a:	05c0      	lsls	r0, r0, #23
 800492c:	f000 ffdc 	bl	80058e8 <HAL_GPIO_ReadPin>
    	  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, SET);
 8004930:	2201      	movs	r2, #1
      if(HAL_GPIO_ReadPin(SW1_GPIO_Port, SW1_Pin) == 0){
 8004932:	2800      	cmp	r0, #0
 8004934:	d000      	beq.n	8004938 <main+0x4dc>
    	  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, RESET);
 8004936:	2200      	movs	r2, #0
 8004938:	2140      	movs	r1, #64	@ 0x40
 800493a:	4882      	ldr	r0, [pc, #520]	@ (8004b44 <main+0x6e8>)
 800493c:	f000 ffda 	bl	80058f4 <HAL_GPIO_WritePin>
      voltage = INA226_Vbus();//medimos el voltaje de salida
 8004940:	f7fe ffd0 	bl	80038e4 <INA226_Vbus>
 8004944:	4f81      	ldr	r7, [pc, #516]	@ (8004b4c <main+0x6f0>)
 8004946:	6038      	str	r0, [r7, #0]
      Vshunt = INA226_Vshunt();
 8004948:	f7fe ff9e 	bl	8003888 <INA226_Vshunt>
 800494c:	4b80      	ldr	r3, [pc, #512]	@ (8004b50 <main+0x6f4>)
      sprintf(buff,"SET:%2.1fV ",VoutMath);
 800494e:	4c81      	ldr	r4, [pc, #516]	@ (8004b54 <main+0x6f8>)
      Vshunt = INA226_Vshunt();
 8004950:	6018      	str	r0, [r3, #0]
      sprintf(buff,"SET:%2.1fV ",VoutMath);
 8004952:	6820      	ldr	r0, [r4, #0]
 8004954:	f7fe fdf8 	bl	8003548 <__aeabi_f2d>
 8004958:	0002      	movs	r2, r0
 800495a:	487f      	ldr	r0, [pc, #508]	@ (8004b58 <main+0x6fc>)
 800495c:	000b      	movs	r3, r1
 800495e:	497f      	ldr	r1, [pc, #508]	@ (8004b5c <main+0x700>)
 8004960:	9008      	str	r0, [sp, #32]
 8004962:	f002 ffeb 	bl	800793c <siprintf>
      OLED_Print_Text(0,0,2,buff);
 8004966:	2100      	movs	r1, #0
 8004968:	2202      	movs	r2, #2
 800496a:	0008      	movs	r0, r1
 800496c:	9b08      	ldr	r3, [sp, #32]
 800496e:	f7ff f981 	bl	8003c74 <OLED_Print_Text>
      Vdac = 3.1677 - VoutMath*0.09825;//coloque R1=560k pero para mejorar los calculos utilizo el valor de 570k y obtuve esta formula
 8004972:	6820      	ldr	r0, [r4, #0]
 8004974:	f7fe fde8 	bl	8003548 <__aeabi_f2d>
 8004978:	4a79      	ldr	r2, [pc, #484]	@ (8004b60 <main+0x704>)
 800497a:	4b7a      	ldr	r3, [pc, #488]	@ (8004b64 <main+0x708>)
 800497c:	f7fd fe44 	bl	8002608 <__aeabi_dmul>
 8004980:	0002      	movs	r2, r0
 8004982:	000b      	movs	r3, r1
 8004984:	4878      	ldr	r0, [pc, #480]	@ (8004b68 <main+0x70c>)
 8004986:	4979      	ldr	r1, [pc, #484]	@ (8004b6c <main+0x710>)
 8004988:	f7fe f924 	bl	8002bd4 <__aeabi_dsub>
 800498c:	f7fe fe24 	bl	80035d8 <__aeabi_d2f>
 8004990:	4b77      	ldr	r3, [pc, #476]	@ (8004b70 <main+0x714>)
 8004992:	6018      	str	r0, [r3, #0]
      encoder = Vdac * 4096.0/3.26;
 8004994:	f7fe fdd8 	bl	8003548 <__aeabi_f2d>
 8004998:	2200      	movs	r2, #0
 800499a:	4b76      	ldr	r3, [pc, #472]	@ (8004b74 <main+0x718>)
 800499c:	f7fd fe34 	bl	8002608 <__aeabi_dmul>
 80049a0:	4a75      	ldr	r2, [pc, #468]	@ (8004b78 <main+0x71c>)
 80049a2:	4b76      	ldr	r3, [pc, #472]	@ (8004b7c <main+0x720>)
 80049a4:	f7fd f9f6 	bl	8001d94 <__aeabi_ddiv>
 80049a8:	f7fe fe16 	bl	80035d8 <__aeabi_d2f>
      encoder = encoder - (0.00001*encoder*encoder-0.0156*encoder+6.4948);
 80049ac:	f7fe fdcc 	bl	8003548 <__aeabi_f2d>
 80049b0:	0004      	movs	r4, r0
 80049b2:	000d      	movs	r5, r1
 80049b4:	4a72      	ldr	r2, [pc, #456]	@ (8004b80 <main+0x724>)
 80049b6:	4b73      	ldr	r3, [pc, #460]	@ (8004b84 <main+0x728>)
 80049b8:	f7fd fe26 	bl	8002608 <__aeabi_dmul>
 80049bc:	0022      	movs	r2, r4
 80049be:	002b      	movs	r3, r5
 80049c0:	f7fd fe22 	bl	8002608 <__aeabi_dmul>
 80049c4:	4a70      	ldr	r2, [pc, #448]	@ (8004b88 <main+0x72c>)
 80049c6:	9006      	str	r0, [sp, #24]
 80049c8:	9107      	str	r1, [sp, #28]
 80049ca:	4b70      	ldr	r3, [pc, #448]	@ (8004b8c <main+0x730>)
 80049cc:	0020      	movs	r0, r4
 80049ce:	0029      	movs	r1, r5
 80049d0:	f7fd fe1a 	bl	8002608 <__aeabi_dmul>
 80049d4:	0002      	movs	r2, r0
 80049d6:	000b      	movs	r3, r1
 80049d8:	9806      	ldr	r0, [sp, #24]
 80049da:	9907      	ldr	r1, [sp, #28]
 80049dc:	f7fe f8fa 	bl	8002bd4 <__aeabi_dsub>
 80049e0:	4a6b      	ldr	r2, [pc, #428]	@ (8004b90 <main+0x734>)
 80049e2:	4b6c      	ldr	r3, [pc, #432]	@ (8004b94 <main+0x738>)
 80049e4:	f7fc fe10 	bl	8001608 <__aeabi_dadd>
 80049e8:	0002      	movs	r2, r0
 80049ea:	000b      	movs	r3, r1
 80049ec:	0020      	movs	r0, r4
 80049ee:	0029      	movs	r1, r5
 80049f0:	f7fe f8f0 	bl	8002bd4 <__aeabi_dsub>
 80049f4:	f7fe fdf0 	bl	80035d8 <__aeabi_d2f>
 80049f8:	4e67      	ldr	r6, [pc, #412]	@ (8004b98 <main+0x73c>)
      for(uint8_t i=0; i<muestras; i++) adcVbat += HAL_ADC_GetValue(&hadc);//Leo 20 muestras del adc para tener una lectura mas precisa
 80049fa:	2500      	movs	r5, #0
      encoder = encoder - (0.00001*encoder*encoder-0.0156*encoder+6.4948);
 80049fc:	6030      	str	r0, [r6, #0]
      Control_Estabilizar();
 80049fe:	f7ff fb1d 	bl	800403c <Control_Estabilizar>
	  HAL_ADC_Start(&hadc);
 8004a02:	4b66      	ldr	r3, [pc, #408]	@ (8004b9c <main+0x740>)
      for(uint8_t i=0; i<muestras; i++) adcVbat += HAL_ADC_GetValue(&hadc);//Leo 20 muestras del adc para tener una lectura mas precisa
 8004a04:	2400      	movs	r4, #0
	  HAL_ADC_Start(&hadc);
 8004a06:	0018      	movs	r0, r3
 8004a08:	9306      	str	r3, [sp, #24]
 8004a0a:	f000 fc23 	bl	8005254 <HAL_ADC_Start>
      for(uint8_t i=0; i<muestras; i++) adcVbat += HAL_ADC_GetValue(&hadc);//Leo 20 muestras del adc para tener una lectura mas precisa
 8004a0e:	4b64      	ldr	r3, [pc, #400]	@ (8004ba0 <main+0x744>)
	  adcVbat=0;
 8004a10:	4e64      	ldr	r6, [pc, #400]	@ (8004ba4 <main+0x748>)
      for(uint8_t i=0; i<muestras; i++) adcVbat += HAL_ADC_GetValue(&hadc);//Leo 20 muestras del adc para tener una lectura mas precisa
 8004a12:	7818      	ldrb	r0, [r3, #0]
	  adcVbat=0;
 8004a14:	6034      	str	r4, [r6, #0]
      for(uint8_t i=0; i<muestras; i++) adcVbat += HAL_ADC_GetValue(&hadc);//Leo 20 muestras del adc para tener una lectura mas precisa
 8004a16:	42a8      	cmp	r0, r5
 8004a18:	d900      	bls.n	8004a1c <main+0x5c0>
 8004a1a:	e0e8      	b.n	8004bee <main+0x792>
      adcVbat /= muestras;
 8004a1c:	f7fc fd5e 	bl	80014dc <__aeabi_i2f>
 8004a20:	1c01      	adds	r1, r0, #0
 8004a22:	1c20      	adds	r0, r4, #0
 8004a24:	f7fb ffae 	bl	8000984 <__aeabi_fdiv>
 8004a28:	6030      	str	r0, [r6, #0]
      Vbat = adcVbat*0.05826;//(3.3/2^8)*4.3 ------ divisor resistivo V*10k/(10K+33K) -> V = 4.3
 8004a2a:	f7fe fd8d 	bl	8003548 <__aeabi_f2d>
 8004a2e:	4a5e      	ldr	r2, [pc, #376]	@ (8004ba8 <main+0x74c>)
 8004a30:	4b5e      	ldr	r3, [pc, #376]	@ (8004bac <main+0x750>)
 8004a32:	f7fd fde9 	bl	8002608 <__aeabi_dmul>
 8004a36:	f7fe fdcf 	bl	80035d8 <__aeabi_d2f>
 8004a3a:	4c5d      	ldr	r4, [pc, #372]	@ (8004bb0 <main+0x754>)
 8004a3c:	6020      	str	r0, [r4, #0]
      if(voltage <= 9.9) OLED_Print_Text(2,80,3," ");
 8004a3e:	6838      	ldr	r0, [r7, #0]
 8004a40:	f7fe fd82 	bl	8003548 <__aeabi_f2d>
 8004a44:	4a5b      	ldr	r2, [pc, #364]	@ (8004bb4 <main+0x758>)
 8004a46:	4b5c      	ldr	r3, [pc, #368]	@ (8004bb8 <main+0x75c>)
 8004a48:	f7fb fd1c 	bl	8000484 <__aeabi_dcmple>
 8004a4c:	2800      	cmp	r0, #0
 8004a4e:	d005      	beq.n	8004a5c <main+0x600>
 8004a50:	2203      	movs	r2, #3
 8004a52:	2150      	movs	r1, #80	@ 0x50
 8004a54:	2002      	movs	r0, #2
 8004a56:	4b59      	ldr	r3, [pc, #356]	@ (8004bbc <main+0x760>)
 8004a58:	f7ff f90c 	bl	8003c74 <OLED_Print_Text>
      if(contMillis>=120){//cada (Xms * 5) imprimo en el oled
 8004a5c:	4b58      	ldr	r3, [pc, #352]	@ (8004bc0 <main+0x764>)
 8004a5e:	9306      	str	r3, [sp, #24]
 8004a60:	881b      	ldrh	r3, [r3, #0]
 8004a62:	2b77      	cmp	r3, #119	@ 0x77
 8004a64:	d800      	bhi.n	8004a68 <main+0x60c>
 8004a66:	e6b8      	b.n	80047da <main+0x37e>
    	  if(Vbat>9 && Vbat<=9.9){
 8004a68:	6826      	ldr	r6, [r4, #0]
 8004a6a:	1c30      	adds	r0, r6, #0
 8004a6c:	f7fe fd6c 	bl	8003548 <__aeabi_f2d>
 8004a70:	0004      	movs	r4, r0
 8004a72:	000d      	movs	r5, r1
 8004a74:	1c30      	adds	r0, r6, #0
 8004a76:	4953      	ldr	r1, [pc, #332]	@ (8004bc4 <main+0x768>)
 8004a78:	f7fb fd48 	bl	800050c <__aeabi_fcmpgt>
 8004a7c:	4a4d      	ldr	r2, [pc, #308]	@ (8004bb4 <main+0x758>)
 8004a7e:	4b4e      	ldr	r3, [pc, #312]	@ (8004bb8 <main+0x75c>)
 8004a80:	2800      	cmp	r0, #0
 8004a82:	d008      	beq.n	8004a96 <main+0x63a>
 8004a84:	0020      	movs	r0, r4
 8004a86:	0029      	movs	r1, r5
 8004a88:	f7fb fcfc 	bl	8000484 <__aeabi_dcmple>
    		  OLED_Imagen_Small(0, 96, bateria0, 32, 16);
 8004a8c:	4a4e      	ldr	r2, [pc, #312]	@ (8004bc8 <main+0x76c>)
    	  if(Vbat>9 && Vbat<=9.9){
 8004a8e:	2800      	cmp	r0, #0
 8004a90:	d110      	bne.n	8004ab4 <main+0x658>
    	  }else if(Vbat>9.9 && Vbat<=10.5){
 8004a92:	4a48      	ldr	r2, [pc, #288]	@ (8004bb4 <main+0x758>)
 8004a94:	4b48      	ldr	r3, [pc, #288]	@ (8004bb8 <main+0x75c>)
 8004a96:	0020      	movs	r0, r4
 8004a98:	0029      	movs	r1, r5
 8004a9a:	f7fb fcfd 	bl	8000498 <__aeabi_dcmpgt>
 8004a9e:	2800      	cmp	r0, #0
 8004aa0:	d00f      	beq.n	8004ac2 <main+0x666>
 8004aa2:	494a      	ldr	r1, [pc, #296]	@ (8004bcc <main+0x770>)
 8004aa4:	1c30      	adds	r0, r6, #0
 8004aa6:	f7fb fd27 	bl	80004f8 <__aeabi_fcmple>
 8004aaa:	9009      	str	r0, [sp, #36]	@ 0x24
 8004aac:	2800      	cmp	r0, #0
 8004aae:	d100      	bne.n	8004ab2 <main+0x656>
 8004ab0:	e0a9      	b.n	8004c06 <main+0x7aa>
    		  OLED_Imagen_Small(0, 96, bateria25, 32, 16);
 8004ab2:	4a47      	ldr	r2, [pc, #284]	@ (8004bd0 <main+0x774>)
 8004ab4:	2310      	movs	r3, #16
 8004ab6:	2160      	movs	r1, #96	@ 0x60
 8004ab8:	2000      	movs	r0, #0
 8004aba:	9300      	str	r3, [sp, #0]
 8004abc:	18db      	adds	r3, r3, r3
    		  OLED_Imagen_Small(0, 96, bateria100, 32, 16);
 8004abe:	f7ff f908 	bl	8003cd2 <OLED_Imagen_Small>
    	  if(voltage <= 9.9) OLED_Print_Text(2,80,3," ");
 8004ac2:	6838      	ldr	r0, [r7, #0]
 8004ac4:	f7fe fd40 	bl	8003548 <__aeabi_f2d>
 8004ac8:	4a3a      	ldr	r2, [pc, #232]	@ (8004bb4 <main+0x758>)
 8004aca:	4b3b      	ldr	r3, [pc, #236]	@ (8004bb8 <main+0x75c>)
 8004acc:	f7fb fcda 	bl	8000484 <__aeabi_dcmple>
 8004ad0:	2800      	cmp	r0, #0
 8004ad2:	d005      	beq.n	8004ae0 <main+0x684>
 8004ad4:	2203      	movs	r2, #3
 8004ad6:	2150      	movs	r1, #80	@ 0x50
 8004ad8:	2002      	movs	r0, #2
 8004ada:	4b38      	ldr	r3, [pc, #224]	@ (8004bbc <main+0x760>)
 8004adc:	f7ff f8ca 	bl	8003c74 <OLED_Print_Text>
    	  sprintf(buff,"%2.1fV",voltage);
 8004ae0:	6838      	ldr	r0, [r7, #0]
 8004ae2:	f7fe fd31 	bl	8003548 <__aeabi_f2d>
 8004ae6:	0002      	movs	r2, r0
 8004ae8:	000b      	movs	r3, r1
 8004aea:	9808      	ldr	r0, [sp, #32]
 8004aec:	4939      	ldr	r1, [pc, #228]	@ (8004bd4 <main+0x778>)
 8004aee:	f002 ff25 	bl	800793c <siprintf>
    	  OLED_Print_Text(2,0,3,buff);
 8004af2:	2203      	movs	r2, #3
 8004af4:	9b08      	ldr	r3, [sp, #32]
 8004af6:	2100      	movs	r1, #0
 8004af8:	2002      	movs	r0, #2
 8004afa:	f7ff f8bb 	bl	8003c74 <OLED_Print_Text>
    	  medirCorriente();
 8004afe:	f7ff fa4f 	bl	8003fa0 <medirCorriente>
 8004b02:	e069      	b.n	8004bd8 <main+0x77c>
 8004b04:	20000004 	.word	0x20000004
 8004b08:	0800bfff 	.word	0x0800bfff
 8004b0c:	0800bd1e 	.word	0x0800bd1e
 8004b10:	eb1c432d 	.word	0xeb1c432d
 8004b14:	400a36e2 	.word	0x400a36e2
 8004b18:	0800bd34 	.word	0x0800bd34
 8004b1c:	0800bd38 	.word	0x0800bd38
 8004b20:	48000400 	.word	0x48000400
 8004b24:	0800bd3c 	.word	0x0800bd3c
 8004b28:	20000629 	.word	0x20000629
 8004b2c:	20000628 	.word	0x20000628
 8004b30:	20000000 	.word	0x20000000
 8004b34:	0800bd40 	.word	0x0800bd40
 8004b38:	3dcccccd 	.word	0x3dcccccd
 8004b3c:	2000062a 	.word	0x2000062a
 8004b40:	2000062c 	.word	0x2000062c
 8004b44:	48001400 	.word	0x48001400
 8004b48:	20000634 	.word	0x20000634
 8004b4c:	20000650 	.word	0x20000650
 8004b50:	2000064c 	.word	0x2000064c
 8004b54:	20000640 	.word	0x20000640
 8004b58:	20000660 	.word	0x20000660
 8004b5c:	0800bd44 	.word	0x0800bd44
 8004b60:	78d4fdf4 	.word	0x78d4fdf4
 8004b64:	3fb926e9 	.word	0x3fb926e9
 8004b68:	18fc5048 	.word	0x18fc5048
 8004b6c:	40095773 	.word	0x40095773
 8004b70:	20000644 	.word	0x20000644
 8004b74:	40b00000 	.word	0x40b00000
 8004b78:	e147ae14 	.word	0xe147ae14
 8004b7c:	400a147a 	.word	0x400a147a
 8004b80:	88e368f1 	.word	0x88e368f1
 8004b84:	3ee4f8b5 	.word	0x3ee4f8b5
 8004b88:	8e8a71de 	.word	0x8e8a71de
 8004b8c:	3f8ff2e4 	.word	0x3f8ff2e4
 8004b90:	d9e83e42 	.word	0xd9e83e42
 8004b94:	4019faac 	.word	0x4019faac
 8004b98:	2000065c 	.word	0x2000065c
 8004b9c:	20000768 	.word	0x20000768
 8004ba0:	20000014 	.word	0x20000014
 8004ba4:	20000630 	.word	0x20000630
 8004ba8:	355475a3 	.word	0x355475a3
 8004bac:	3fadd441 	.word	0x3fadd441
 8004bb0:	20000648 	.word	0x20000648
 8004bb4:	cccccccd 	.word	0xcccccccd
 8004bb8:	4023cccc 	.word	0x4023cccc
 8004bbc:	0800be6c 	.word	0x0800be6c
 8004bc0:	2000062e 	.word	0x2000062e
 8004bc4:	41100000 	.word	0x41100000
 8004bc8:	0800bfbf 	.word	0x0800bfbf
 8004bcc:	41280000 	.word	0x41280000
 8004bd0:	0800bf7f 	.word	0x0800bf7f
 8004bd4:	0800bcfa 	.word	0x0800bcfa
    	  medirPotencia();
 8004bd8:	f7ff fa0a 	bl	8003ff0 <medirPotencia>
    	  contMillis=0;
 8004bdc:	9b06      	ldr	r3, [sp, #24]
 8004bde:	9a05      	ldr	r2, [sp, #20]
 8004be0:	801a      	strh	r2, [r3, #0]
 8004be2:	e5fa      	b.n	80047da <main+0x37e>
    		  powerSupply++;
 8004be4:	7823      	ldrb	r3, [r4, #0]
    		  contButton=0;
 8004be6:	8010      	strh	r0, [r2, #0]
    		  powerSupply++;
 8004be8:	3301      	adds	r3, #1
 8004bea:	7023      	strb	r3, [r4, #0]
 8004bec:	e649      	b.n	8004882 <main+0x426>
      for(uint8_t i=0; i<muestras; i++) adcVbat += HAL_ADC_GetValue(&hadc);//Leo 20 muestras del adc para tener una lectura mas precisa
 8004bee:	9806      	ldr	r0, [sp, #24]
 8004bf0:	f000 fb5c 	bl	80052ac <HAL_ADC_GetValue>
 8004bf4:	f7fc fcc2 	bl	800157c <__aeabi_ui2f>
 8004bf8:	6831      	ldr	r1, [r6, #0]
 8004bfa:	f7fb fcd1 	bl	80005a0 <__aeabi_fadd>
 8004bfe:	3501      	adds	r5, #1
 8004c00:	1c04      	adds	r4, r0, #0
 8004c02:	b2ed      	uxtb	r5, r5
 8004c04:	e703      	b.n	8004a0e <main+0x5b2>
    	  }else if(Vbat>10.5 && Vbat<=11.1){
 8004c06:	4919      	ldr	r1, [pc, #100]	@ (8004c6c <main+0x810>)
 8004c08:	1c30      	adds	r0, r6, #0
 8004c0a:	f7fb fc7f 	bl	800050c <__aeabi_fcmpgt>
 8004c0e:	2800      	cmp	r0, #0
 8004c10:	d009      	beq.n	8004c26 <main+0x7ca>
 8004c12:	0020      	movs	r0, r4
 8004c14:	0029      	movs	r1, r5
 8004c16:	4a16      	ldr	r2, [pc, #88]	@ (8004c70 <main+0x814>)
 8004c18:	4b16      	ldr	r3, [pc, #88]	@ (8004c74 <main+0x818>)
 8004c1a:	f7fb fc33 	bl	8000484 <__aeabi_dcmple>
 8004c1e:	2800      	cmp	r0, #0
 8004c20:	d00a      	beq.n	8004c38 <main+0x7dc>
    		  OLED_Imagen_Small(0, 96, bateria50, 32, 16);
 8004c22:	4a15      	ldr	r2, [pc, #84]	@ (8004c78 <main+0x81c>)
 8004c24:	e746      	b.n	8004ab4 <main+0x658>
    	  }else if(Vbat>11.1 && Vbat<=11.7){
 8004c26:	0020      	movs	r0, r4
 8004c28:	0029      	movs	r1, r5
 8004c2a:	4a11      	ldr	r2, [pc, #68]	@ (8004c70 <main+0x814>)
 8004c2c:	4b11      	ldr	r3, [pc, #68]	@ (8004c74 <main+0x818>)
 8004c2e:	f7fb fc33 	bl	8000498 <__aeabi_dcmpgt>
 8004c32:	2800      	cmp	r0, #0
 8004c34:	d100      	bne.n	8004c38 <main+0x7dc>
 8004c36:	e744      	b.n	8004ac2 <main+0x666>
 8004c38:	4a10      	ldr	r2, [pc, #64]	@ (8004c7c <main+0x820>)
 8004c3a:	0020      	movs	r0, r4
 8004c3c:	0029      	movs	r1, r5
 8004c3e:	4b10      	ldr	r3, [pc, #64]	@ (8004c80 <main+0x824>)
 8004c40:	f7fb fc20 	bl	8000484 <__aeabi_dcmple>
    		  OLED_Imagen_Small(0, 96, bateria75, 32, 16);
 8004c44:	4a0f      	ldr	r2, [pc, #60]	@ (8004c84 <main+0x828>)
    	  }else if(Vbat>11.1 && Vbat<=11.7){
 8004c46:	1e06      	subs	r6, r0, #0
 8004c48:	d000      	beq.n	8004c4c <main+0x7f0>
 8004c4a:	e733      	b.n	8004ab4 <main+0x658>
    	  }else if(Vbat>11.7 && Vbat<=12.6){
 8004c4c:	0020      	movs	r0, r4
 8004c4e:	0029      	movs	r1, r5
 8004c50:	4a07      	ldr	r2, [pc, #28]	@ (8004c70 <main+0x814>)
 8004c52:	4b0d      	ldr	r3, [pc, #52]	@ (8004c88 <main+0x82c>)
 8004c54:	f7fb fc16 	bl	8000484 <__aeabi_dcmple>
 8004c58:	2800      	cmp	r0, #0
 8004c5a:	d100      	bne.n	8004c5e <main+0x802>
 8004c5c:	e731      	b.n	8004ac2 <main+0x666>
    		  OLED_Imagen_Small(0, 96, bateria100, 32, 16);
 8004c5e:	2310      	movs	r3, #16
 8004c60:	2160      	movs	r1, #96	@ 0x60
 8004c62:	9300      	str	r3, [sp, #0]
 8004c64:	0030      	movs	r0, r6
 8004c66:	4a09      	ldr	r2, [pc, #36]	@ (8004c8c <main+0x830>)
 8004c68:	18db      	adds	r3, r3, r3
 8004c6a:	e728      	b.n	8004abe <main+0x662>
 8004c6c:	41280000 	.word	0x41280000
 8004c70:	33333333 	.word	0x33333333
 8004c74:	40263333 	.word	0x40263333
 8004c78:	0800bf3f 	.word	0x0800bf3f
 8004c7c:	66666666 	.word	0x66666666
 8004c80:	40276666 	.word	0x40276666
 8004c84:	0800beff 	.word	0x0800beff
 8004c88:	40293333 	.word	0x40293333
 8004c8c:	0800bebf 	.word	0x0800bebf

08004c90 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004c90:	2101      	movs	r1, #1
 8004c92:	4b0a      	ldr	r3, [pc, #40]	@ (8004cbc <HAL_MspInit+0x2c>)
{
 8004c94:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004c96:	699a      	ldr	r2, [r3, #24]
 8004c98:	430a      	orrs	r2, r1
 8004c9a:	619a      	str	r2, [r3, #24]
 8004c9c:	699a      	ldr	r2, [r3, #24]
 8004c9e:	400a      	ands	r2, r1
  __HAL_RCC_PWR_CLK_ENABLE();
 8004ca0:	2180      	movs	r1, #128	@ 0x80
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004ca2:	9200      	str	r2, [sp, #0]
 8004ca4:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004ca6:	69da      	ldr	r2, [r3, #28]
 8004ca8:	0549      	lsls	r1, r1, #21
 8004caa:	430a      	orrs	r2, r1
 8004cac:	61da      	str	r2, [r3, #28]
 8004cae:	69db      	ldr	r3, [r3, #28]
 8004cb0:	400b      	ands	r3, r1
 8004cb2:	9301      	str	r3, [sp, #4]
 8004cb4:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004cb6:	b002      	add	sp, #8
 8004cb8:	4770      	bx	lr
 8004cba:	46c0      	nop			@ (mov r8, r8)
 8004cbc:	40021000 	.word	0x40021000

08004cc0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004cc0:	b510      	push	{r4, lr}
 8004cc2:	0004      	movs	r4, r0
 8004cc4:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004cc6:	2214      	movs	r2, #20
 8004cc8:	2100      	movs	r1, #0
 8004cca:	a803      	add	r0, sp, #12
 8004ccc:	f002 fea4 	bl	8007a18 <memset>
  if(hadc->Instance==ADC1)
 8004cd0:	4b10      	ldr	r3, [pc, #64]	@ (8004d14 <HAL_ADC_MspInit+0x54>)
 8004cd2:	6822      	ldr	r2, [r4, #0]
 8004cd4:	429a      	cmp	r2, r3
 8004cd6:	d11b      	bne.n	8004d10 <HAL_ADC_MspInit+0x50>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8004cd8:	2180      	movs	r1, #128	@ 0x80
 8004cda:	4b0f      	ldr	r3, [pc, #60]	@ (8004d18 <HAL_ADC_MspInit+0x58>)
 8004cdc:	0089      	lsls	r1, r1, #2
 8004cde:	699a      	ldr	r2, [r3, #24]
    PA0     ------> ADC_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004ce0:	2090      	movs	r0, #144	@ 0x90
    __HAL_RCC_ADC1_CLK_ENABLE();
 8004ce2:	430a      	orrs	r2, r1
 8004ce4:	619a      	str	r2, [r3, #24]
 8004ce6:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004ce8:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_ADC1_CLK_ENABLE();
 8004cea:	400a      	ands	r2, r1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004cec:	2180      	movs	r1, #128	@ 0x80
    __HAL_RCC_ADC1_CLK_ENABLE();
 8004cee:	9201      	str	r2, [sp, #4]
 8004cf0:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004cf2:	695a      	ldr	r2, [r3, #20]
 8004cf4:	0289      	lsls	r1, r1, #10
 8004cf6:	430a      	orrs	r2, r1
 8004cf8:	615a      	str	r2, [r3, #20]
 8004cfa:	695b      	ldr	r3, [r3, #20]
 8004cfc:	400b      	ands	r3, r1
 8004cfe:	9302      	str	r3, [sp, #8]
 8004d00:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8004d02:	2301      	movs	r3, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004d04:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8004d06:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004d08:	3302      	adds	r3, #2
 8004d0a:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004d0c:	f000 fd34 	bl	8005778 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8004d10:	b008      	add	sp, #32
 8004d12:	bd10      	pop	{r4, pc}
 8004d14:	40012400 	.word	0x40012400
 8004d18:	40021000 	.word	0x40021000

08004d1c <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8004d1c:	b510      	push	{r4, lr}
 8004d1e:	0004      	movs	r4, r0
 8004d20:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004d22:	2214      	movs	r2, #20
 8004d24:	2100      	movs	r1, #0
 8004d26:	a803      	add	r0, sp, #12
 8004d28:	f002 fe76 	bl	8007a18 <memset>
  if(hdac->Instance==DAC)
 8004d2c:	4b14      	ldr	r3, [pc, #80]	@ (8004d80 <HAL_DAC_MspInit+0x64>)
 8004d2e:	6822      	ldr	r2, [r4, #0]
 8004d30:	429a      	cmp	r2, r3
 8004d32:	d123      	bne.n	8004d7c <HAL_DAC_MspInit+0x60>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8004d34:	2180      	movs	r1, #128	@ 0x80
 8004d36:	4b13      	ldr	r3, [pc, #76]	@ (8004d84 <HAL_DAC_MspInit+0x68>)
 8004d38:	0589      	lsls	r1, r1, #22
 8004d3a:	69da      	ldr	r2, [r3, #28]
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004d3c:	2090      	movs	r0, #144	@ 0x90
    __HAL_RCC_DAC1_CLK_ENABLE();
 8004d3e:	430a      	orrs	r2, r1
 8004d40:	61da      	str	r2, [r3, #28]
 8004d42:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004d44:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_DAC1_CLK_ENABLE();
 8004d46:	400a      	ands	r2, r1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004d48:	2180      	movs	r1, #128	@ 0x80
    __HAL_RCC_DAC1_CLK_ENABLE();
 8004d4a:	9201      	str	r2, [sp, #4]
 8004d4c:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004d4e:	695a      	ldr	r2, [r3, #20]
 8004d50:	0289      	lsls	r1, r1, #10
 8004d52:	430a      	orrs	r2, r1
 8004d54:	615a      	str	r2, [r3, #20]
 8004d56:	695b      	ldr	r3, [r3, #20]
 8004d58:	400b      	ands	r3, r1
 8004d5a:	9302      	str	r3, [sp, #8]
 8004d5c:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8004d5e:	2310      	movs	r3, #16
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004d60:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8004d62:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004d64:	3b0d      	subs	r3, #13
 8004d66:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004d68:	f000 fd06 	bl	8005778 <HAL_GPIO_Init>

    /* DAC interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8004d6c:	2200      	movs	r2, #0
 8004d6e:	2011      	movs	r0, #17
 8004d70:	0011      	movs	r1, r2
 8004d72:	f000 fb1f 	bl	80053b4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8004d76:	2011      	movs	r0, #17
 8004d78:	f000 fb46 	bl	8005408 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 8004d7c:	b008      	add	sp, #32
 8004d7e:	bd10      	pop	{r4, pc}
 8004d80:	40007400 	.word	0x40007400
 8004d84:	40021000 	.word	0x40021000

08004d88 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004d88:	b510      	push	{r4, lr}
 8004d8a:	0004      	movs	r4, r0
 8004d8c:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004d8e:	2214      	movs	r2, #20
 8004d90:	2100      	movs	r1, #0
 8004d92:	a803      	add	r0, sp, #12
 8004d94:	f002 fe40 	bl	8007a18 <memset>
  if(hi2c->Instance==I2C1)
 8004d98:	4b12      	ldr	r3, [pc, #72]	@ (8004de4 <HAL_I2C_MspInit+0x5c>)
 8004d9a:	6822      	ldr	r2, [r4, #0]
 8004d9c:	429a      	cmp	r2, r3
 8004d9e:	d11f      	bne.n	8004de0 <HAL_I2C_MspInit+0x58>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004da0:	2280      	movs	r2, #128	@ 0x80
 8004da2:	4c11      	ldr	r4, [pc, #68]	@ (8004de8 <HAL_I2C_MspInit+0x60>)
 8004da4:	02d2      	lsls	r2, r2, #11
 8004da6:	6963      	ldr	r3, [r4, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004da8:	4810      	ldr	r0, [pc, #64]	@ (8004dec <HAL_I2C_MspInit+0x64>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004daa:	4313      	orrs	r3, r2
 8004dac:	6163      	str	r3, [r4, #20]
 8004dae:	6963      	ldr	r3, [r4, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004db0:	a903      	add	r1, sp, #12
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004db2:	4013      	ands	r3, r2
 8004db4:	9301      	str	r3, [sp, #4]
 8004db6:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8004db8:	23c0      	movs	r3, #192	@ 0xc0
 8004dba:	009b      	lsls	r3, r3, #2
 8004dbc:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004dbe:	2312      	movs	r3, #18
 8004dc0:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004dc2:	3b0f      	subs	r3, #15
 8004dc4:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8004dc6:	3b02      	subs	r3, #2
 8004dc8:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004dca:	f000 fcd5 	bl	8005778 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004dce:	2280      	movs	r2, #128	@ 0x80
 8004dd0:	69e3      	ldr	r3, [r4, #28]
 8004dd2:	0392      	lsls	r2, r2, #14
 8004dd4:	4313      	orrs	r3, r2
 8004dd6:	61e3      	str	r3, [r4, #28]
 8004dd8:	69e3      	ldr	r3, [r4, #28]
 8004dda:	4013      	ands	r3, r2
 8004ddc:	9302      	str	r3, [sp, #8]
 8004dde:	9b02      	ldr	r3, [sp, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8004de0:	b008      	add	sp, #32
 8004de2:	bd10      	pop	{r4, pc}
 8004de4:	40005400 	.word	0x40005400
 8004de8:	40021000 	.word	0x40021000
 8004dec:	48000400 	.word	0x48000400

08004df0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004df0:	b507      	push	{r0, r1, r2, lr}
  if(htim_base->Instance==TIM6)
 8004df2:	6803      	ldr	r3, [r0, #0]
 8004df4:	4a11      	ldr	r2, [pc, #68]	@ (8004e3c <HAL_TIM_Base_MspInit+0x4c>)
 8004df6:	4293      	cmp	r3, r2
 8004df8:	d111      	bne.n	8004e1e <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8004dfa:	2110      	movs	r1, #16
 8004dfc:	4b10      	ldr	r3, [pc, #64]	@ (8004e40 <HAL_TIM_Base_MspInit+0x50>)
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8004dfe:	2011      	movs	r0, #17
    __HAL_RCC_TIM6_CLK_ENABLE();
 8004e00:	69da      	ldr	r2, [r3, #28]
 8004e02:	430a      	orrs	r2, r1
 8004e04:	61da      	str	r2, [r3, #28]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8004e06:	2200      	movs	r2, #0
    __HAL_RCC_TIM6_CLK_ENABLE();
 8004e08:	69db      	ldr	r3, [r3, #28]
 8004e0a:	400b      	ands	r3, r1
 8004e0c:	9300      	str	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8004e0e:	0011      	movs	r1, r2
    __HAL_RCC_TIM6_CLK_ENABLE();
 8004e10:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8004e12:	f000 facf 	bl	80053b4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8004e16:	2011      	movs	r0, #17
 8004e18:	f000 faf6 	bl	8005408 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }

}
 8004e1c:	bd07      	pop	{r0, r1, r2, pc}
  else if(htim_base->Instance==TIM15)
 8004e1e:	4a09      	ldr	r2, [pc, #36]	@ (8004e44 <HAL_TIM_Base_MspInit+0x54>)
 8004e20:	4293      	cmp	r3, r2
 8004e22:	d1fb      	bne.n	8004e1c <HAL_TIM_Base_MspInit+0x2c>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8004e24:	2180      	movs	r1, #128	@ 0x80
 8004e26:	4b06      	ldr	r3, [pc, #24]	@ (8004e40 <HAL_TIM_Base_MspInit+0x50>)
 8004e28:	0249      	lsls	r1, r1, #9
 8004e2a:	699a      	ldr	r2, [r3, #24]
 8004e2c:	430a      	orrs	r2, r1
 8004e2e:	619a      	str	r2, [r3, #24]
 8004e30:	699b      	ldr	r3, [r3, #24]
 8004e32:	400b      	ands	r3, r1
 8004e34:	9301      	str	r3, [sp, #4]
 8004e36:	9b01      	ldr	r3, [sp, #4]
}
 8004e38:	e7f0      	b.n	8004e1c <HAL_TIM_Base_MspInit+0x2c>
 8004e3a:	46c0      	nop			@ (mov r8, r8)
 8004e3c:	40001000 	.word	0x40001000
 8004e40:	40021000 	.word	0x40021000
 8004e44:	40014000 	.word	0x40014000

08004e48 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004e48:	b510      	push	{r4, lr}
 8004e4a:	0004      	movs	r4, r0
 8004e4c:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004e4e:	2214      	movs	r2, #20
 8004e50:	2100      	movs	r1, #0
 8004e52:	a801      	add	r0, sp, #4
 8004e54:	f002 fde0 	bl	8007a18 <memset>
  if(htim->Instance==TIM15)
 8004e58:	4b0c      	ldr	r3, [pc, #48]	@ (8004e8c <HAL_TIM_MspPostInit+0x44>)
 8004e5a:	6822      	ldr	r2, [r4, #0]
 8004e5c:	429a      	cmp	r2, r3
 8004e5e:	d112      	bne.n	8004e86 <HAL_TIM_MspPostInit+0x3e>
  {
  /* USER CODE BEGIN TIM15_MspPostInit 0 */

  /* USER CODE END TIM15_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004e60:	2180      	movs	r1, #128	@ 0x80
 8004e62:	4b0b      	ldr	r3, [pc, #44]	@ (8004e90 <HAL_TIM_MspPostInit+0x48>)
 8004e64:	0289      	lsls	r1, r1, #10
 8004e66:	695a      	ldr	r2, [r3, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF0_TIM15;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004e68:	2090      	movs	r0, #144	@ 0x90
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004e6a:	430a      	orrs	r2, r1
 8004e6c:	615a      	str	r2, [r3, #20]
 8004e6e:	695b      	ldr	r3, [r3, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004e70:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004e72:	400b      	ands	r3, r1
 8004e74:	9300      	str	r3, [sp, #0]
 8004e76:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004e78:	2304      	movs	r3, #4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004e7a:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004e7c:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e7e:	3b02      	subs	r3, #2
 8004e80:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004e82:	f000 fc79 	bl	8005778 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM15_MspPostInit 1 */

  /* USER CODE END TIM15_MspPostInit 1 */
  }

}
 8004e86:	b006      	add	sp, #24
 8004e88:	bd10      	pop	{r4, pc}
 8004e8a:	46c0      	nop			@ (mov r8, r8)
 8004e8c:	40014000 	.word	0x40014000
 8004e90:	40021000 	.word	0x40021000

08004e94 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004e94:	e7fe      	b.n	8004e94 <NMI_Handler>

08004e96 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004e96:	e7fe      	b.n	8004e96 <HardFault_Handler>

08004e98 <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8004e98:	4770      	bx	lr

08004e9a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 8004e9a:	4770      	bx	lr

08004e9c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004e9c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004e9e:	f000 f8c3 	bl	8005028 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004ea2:	bd10      	pop	{r4, pc}

08004ea4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global and DAC underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8004ea4:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8004ea6:	4803      	ldr	r0, [pc, #12]	@ (8004eb4 <TIM6_DAC_IRQHandler+0x10>)
 8004ea8:	f001 fc7f 	bl	80067aa <HAL_TIM_IRQHandler>
  HAL_DAC_IRQHandler(&hdac1);
 8004eac:	4802      	ldr	r0, [pc, #8]	@ (8004eb8 <TIM6_DAC_IRQHandler+0x14>)
 8004eae:	f000 fb2f 	bl	8005510 <HAL_DAC_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8004eb2:	bd10      	pop	{r4, pc}
 8004eb4:	200006b8 	.word	0x200006b8
 8004eb8:	20000754 	.word	0x20000754

08004ebc <_getpid>:
}

int _getpid(void)
{
  return 1;
}
 8004ebc:	2001      	movs	r0, #1
 8004ebe:	4770      	bx	lr

08004ec0 <_kill>:

int _kill(int pid, int sig)
{
 8004ec0:	b510      	push	{r4, lr}
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004ec2:	f002 fe03 	bl	8007acc <__errno>
 8004ec6:	2316      	movs	r3, #22
 8004ec8:	6003      	str	r3, [r0, #0]
  return -1;
 8004eca:	2001      	movs	r0, #1
}
 8004ecc:	4240      	negs	r0, r0
 8004ece:	bd10      	pop	{r4, pc}

08004ed0 <_exit>:

void _exit (int status)
{
 8004ed0:	b510      	push	{r4, lr}
  errno = EINVAL;
 8004ed2:	f002 fdfb 	bl	8007acc <__errno>
 8004ed6:	2316      	movs	r3, #22
 8004ed8:	6003      	str	r3, [r0, #0]
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
 8004eda:	e7fe      	b.n	8004eda <_exit+0xa>

08004edc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004edc:	b570      	push	{r4, r5, r6, lr}
 8004ede:	000e      	movs	r6, r1
 8004ee0:	0014      	movs	r4, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004ee2:	2500      	movs	r5, #0
 8004ee4:	42a5      	cmp	r5, r4
 8004ee6:	db01      	blt.n	8004eec <_read+0x10>
  {
    *ptr++ = __io_getchar();
  }

  return len;
}
 8004ee8:	0020      	movs	r0, r4
 8004eea:	bd70      	pop	{r4, r5, r6, pc}
    *ptr++ = __io_getchar();
 8004eec:	e000      	b.n	8004ef0 <_read+0x14>
 8004eee:	bf00      	nop
 8004ef0:	5570      	strb	r0, [r6, r5]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004ef2:	3501      	adds	r5, #1
 8004ef4:	e7f6      	b.n	8004ee4 <_read+0x8>

08004ef6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004ef6:	b570      	push	{r4, r5, r6, lr}
 8004ef8:	000e      	movs	r6, r1
 8004efa:	0014      	movs	r4, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004efc:	2500      	movs	r5, #0
 8004efe:	42a5      	cmp	r5, r4
 8004f00:	db01      	blt.n	8004f06 <_write+0x10>
  {
    __io_putchar(*ptr++);
  }
  return len;
}
 8004f02:	0020      	movs	r0, r4
 8004f04:	bd70      	pop	{r4, r5, r6, pc}
    __io_putchar(*ptr++);
 8004f06:	5d70      	ldrb	r0, [r6, r5]
 8004f08:	e000      	b.n	8004f0c <_write+0x16>
 8004f0a:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004f0c:	3501      	adds	r5, #1
 8004f0e:	e7f6      	b.n	8004efe <_write+0x8>

08004f10 <_close>:

int _close(int file)
{
  (void)file;
  return -1;
 8004f10:	2001      	movs	r0, #1
}
 8004f12:	4240      	negs	r0, r0
 8004f14:	4770      	bx	lr

08004f16 <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 8004f16:	2380      	movs	r3, #128	@ 0x80
 8004f18:	019b      	lsls	r3, r3, #6
  return 0;
}
 8004f1a:	2000      	movs	r0, #0
  st->st_mode = S_IFCHR;
 8004f1c:	604b      	str	r3, [r1, #4]
}
 8004f1e:	4770      	bx	lr

08004f20 <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 8004f20:	2001      	movs	r0, #1
 8004f22:	4770      	bx	lr

08004f24 <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 8004f24:	2000      	movs	r0, #0
 8004f26:	4770      	bx	lr

08004f28 <_sbrk>:
void *_sbrk(ptrdiff_t incr)
{
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004f28:	490b      	ldr	r1, [pc, #44]	@ (8004f58 <_sbrk+0x30>)
 8004f2a:	4a0c      	ldr	r2, [pc, #48]	@ (8004f5c <_sbrk+0x34>)
{
 8004f2c:	0003      	movs	r3, r0
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004f2e:	1a52      	subs	r2, r2, r1
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004f30:	490b      	ldr	r1, [pc, #44]	@ (8004f60 <_sbrk+0x38>)
{
 8004f32:	b510      	push	{r4, lr}
  if (NULL == __sbrk_heap_end)
 8004f34:	6808      	ldr	r0, [r1, #0]
 8004f36:	2800      	cmp	r0, #0
 8004f38:	d101      	bne.n	8004f3e <_sbrk+0x16>
  {
    __sbrk_heap_end = &_end;
 8004f3a:	480a      	ldr	r0, [pc, #40]	@ (8004f64 <_sbrk+0x3c>)
 8004f3c:	6008      	str	r0, [r1, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004f3e:	6808      	ldr	r0, [r1, #0]
 8004f40:	18c3      	adds	r3, r0, r3
 8004f42:	4293      	cmp	r3, r2
 8004f44:	d906      	bls.n	8004f54 <_sbrk+0x2c>
  {
    errno = ENOMEM;
 8004f46:	f002 fdc1 	bl	8007acc <__errno>
 8004f4a:	230c      	movs	r3, #12
 8004f4c:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8004f4e:	2001      	movs	r0, #1
 8004f50:	4240      	negs	r0, r0

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 8004f52:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 8004f54:	600b      	str	r3, [r1, #0]
  return (void *)prev_heap_end;
 8004f56:	e7fc      	b.n	8004f52 <_sbrk+0x2a>
 8004f58:	00000400 	.word	0x00000400
 8004f5c:	20002000 	.word	0x20002000
 8004f60:	200007a8 	.word	0x200007a8
 8004f64:	20000920 	.word	0x20000920

08004f68 <SystemInit>:
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8004f68:	4770      	bx	lr
	...

08004f6c <Reset_Handler>:
  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

  ldr   r0, =_estack
 8004f6c:	480d      	ldr	r0, [pc, #52]	@ (8004fa4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8004f6e:	4685      	mov	sp, r0
  
  /* Call the clock system initialization function.*/
  bl  SystemInit
 8004f70:	f7ff fffa 	bl	8004f68 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004f74:	480c      	ldr	r0, [pc, #48]	@ (8004fa8 <LoopForever+0x6>)
  ldr r1, =_edata
 8004f76:	490d      	ldr	r1, [pc, #52]	@ (8004fac <LoopForever+0xa>)
  ldr r2, =_sidata
 8004f78:	4a0d      	ldr	r2, [pc, #52]	@ (8004fb0 <LoopForever+0xe>)
  movs r3, #0
 8004f7a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004f7c:	e002      	b.n	8004f84 <LoopCopyDataInit>

08004f7e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004f7e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004f80:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004f82:	3304      	adds	r3, #4

08004f84 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004f84:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004f86:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004f88:	d3f9      	bcc.n	8004f7e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004f8a:	4a0a      	ldr	r2, [pc, #40]	@ (8004fb4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8004f8c:	4c0a      	ldr	r4, [pc, #40]	@ (8004fb8 <LoopForever+0x16>)
  movs r3, #0
 8004f8e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004f90:	e001      	b.n	8004f96 <LoopFillZerobss>

08004f92 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004f92:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004f94:	3204      	adds	r2, #4

08004f96 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004f96:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004f98:	d3fb      	bcc.n	8004f92 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8004f9a:	f002 fd9d 	bl	8007ad8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8004f9e:	f7ff fa5d 	bl	800445c <main>

08004fa2 <LoopForever>:

LoopForever:
    b LoopForever
 8004fa2:	e7fe      	b.n	8004fa2 <LoopForever>
  ldr   r0, =_estack
 8004fa4:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8004fa8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004fac:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 8004fb0:	0800c63c 	.word	0x0800c63c
  ldr r2, =_sbss
 8004fb4:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 8004fb8:	2000091c 	.word	0x2000091c

08004fbc <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004fbc:	e7fe      	b.n	8004fbc <ADC1_COMP_IRQHandler>
	...

08004fc0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004fc0:	b570      	push	{r4, r5, r6, lr}
 8004fc2:	0005      	movs	r5, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004fc4:	20fa      	movs	r0, #250	@ 0xfa
 8004fc6:	4b0d      	ldr	r3, [pc, #52]	@ (8004ffc <HAL_InitTick+0x3c>)
 8004fc8:	0080      	lsls	r0, r0, #2
 8004fca:	7819      	ldrb	r1, [r3, #0]
 8004fcc:	f7fb f8b8 	bl	8000140 <__udivsi3>
 8004fd0:	4c0b      	ldr	r4, [pc, #44]	@ (8005000 <HAL_InitTick+0x40>)
 8004fd2:	0001      	movs	r1, r0
 8004fd4:	6820      	ldr	r0, [r4, #0]
 8004fd6:	f7fb f8b3 	bl	8000140 <__udivsi3>
 8004fda:	f000 fa21 	bl	8005420 <HAL_SYSTICK_Config>
 8004fde:	0004      	movs	r4, r0
  {
    return HAL_ERROR;
 8004fe0:	2001      	movs	r0, #1
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004fe2:	2c00      	cmp	r4, #0
 8004fe4:	d109      	bne.n	8004ffa <HAL_InitTick+0x3a>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004fe6:	2d03      	cmp	r5, #3
 8004fe8:	d807      	bhi.n	8004ffa <HAL_InitTick+0x3a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004fea:	3802      	subs	r0, #2
 8004fec:	0022      	movs	r2, r4
 8004fee:	0029      	movs	r1, r5
 8004ff0:	f000 f9e0 	bl	80053b4 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004ff4:	0020      	movs	r0, r4
 8004ff6:	4b03      	ldr	r3, [pc, #12]	@ (8005004 <HAL_InitTick+0x44>)
 8004ff8:	601d      	str	r5, [r3, #0]
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
}
 8004ffa:	bd70      	pop	{r4, r5, r6, pc}
 8004ffc:	2000001c 	.word	0x2000001c
 8005000:	20000018 	.word	0x20000018
 8005004:	20000020 	.word	0x20000020

08005008 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005008:	2310      	movs	r3, #16
 800500a:	4a06      	ldr	r2, [pc, #24]	@ (8005024 <HAL_Init+0x1c>)
{
 800500c:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800500e:	6811      	ldr	r1, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8005010:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005012:	430b      	orrs	r3, r1
 8005014:	6013      	str	r3, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8005016:	f7ff ffd3 	bl	8004fc0 <HAL_InitTick>
  HAL_MspInit();
 800501a:	f7ff fe39 	bl	8004c90 <HAL_MspInit>
}
 800501e:	2000      	movs	r0, #0
 8005020:	bd10      	pop	{r4, pc}
 8005022:	46c0      	nop			@ (mov r8, r8)
 8005024:	40022000 	.word	0x40022000

08005028 <HAL_IncTick>:
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8005028:	4a03      	ldr	r2, [pc, #12]	@ (8005038 <HAL_IncTick+0x10>)
 800502a:	4b04      	ldr	r3, [pc, #16]	@ (800503c <HAL_IncTick+0x14>)
 800502c:	6811      	ldr	r1, [r2, #0]
 800502e:	781b      	ldrb	r3, [r3, #0]
 8005030:	185b      	adds	r3, r3, r1
 8005032:	6013      	str	r3, [r2, #0]
}
 8005034:	4770      	bx	lr
 8005036:	46c0      	nop			@ (mov r8, r8)
 8005038:	200007ac 	.word	0x200007ac
 800503c:	2000001c 	.word	0x2000001c

08005040 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8005040:	4b01      	ldr	r3, [pc, #4]	@ (8005048 <HAL_GetTick+0x8>)
 8005042:	6818      	ldr	r0, [r3, #0]
}
 8005044:	4770      	bx	lr
 8005046:	46c0      	nop			@ (mov r8, r8)
 8005048:	200007ac 	.word	0x200007ac

0800504c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800504c:	b570      	push	{r4, r5, r6, lr}
 800504e:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8005050:	f7ff fff6 	bl	8005040 <HAL_GetTick>
 8005054:	0005      	movs	r5, r0
  uint32_t wait = Delay;
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005056:	1c63      	adds	r3, r4, #1
 8005058:	d002      	beq.n	8005060 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 800505a:	4b04      	ldr	r3, [pc, #16]	@ (800506c <HAL_Delay+0x20>)
 800505c:	781b      	ldrb	r3, [r3, #0]
 800505e:	18e4      	adds	r4, r4, r3
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8005060:	f7ff ffee 	bl	8005040 <HAL_GetTick>
 8005064:	1b40      	subs	r0, r0, r5
 8005066:	42a0      	cmp	r0, r4
 8005068:	d3fa      	bcc.n	8005060 <HAL_Delay+0x14>
  {
  }
}
 800506a:	bd70      	pop	{r4, r5, r6, pc}
 800506c:	2000001c 	.word	0x2000001c

08005070 <ADC_Enable.constprop.0>:
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
  uint32_t tickstart = 0U;
  __IO uint32_t wait_loop_index = 0U;
 8005070:	2300      	movs	r3, #0
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
 8005072:	b573      	push	{r0, r1, r4, r5, r6, lr}
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8005074:	2103      	movs	r1, #3
  __IO uint32_t wait_loop_index = 0U;
 8005076:	9301      	str	r3, [sp, #4]
  if (ADC_IS_ENABLE(hadc) == RESET)
 8005078:	6803      	ldr	r3, [r0, #0]
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
 800507a:	0004      	movs	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 800507c:	689a      	ldr	r2, [r3, #8]
 800507e:	400a      	ands	r2, r1
 8005080:	2a01      	cmp	r2, #1
 8005082:	d107      	bne.n	8005094 <ADC_Enable.constprop.0+0x24>
 8005084:	6819      	ldr	r1, [r3, #0]
 8005086:	4211      	tst	r1, r2
 8005088:	d001      	beq.n	800508e <ADC_Enable.constprop.0+0x1e>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800508a:	2000      	movs	r0, #0
}
 800508c:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
  if (ADC_IS_ENABLE(hadc) == RESET)
 800508e:	68da      	ldr	r2, [r3, #12]
 8005090:	0412      	lsls	r2, r2, #16
 8005092:	d4fa      	bmi.n	800508a <ADC_Enable.constprop.0+0x1a>
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8005094:	6899      	ldr	r1, [r3, #8]
 8005096:	4a1b      	ldr	r2, [pc, #108]	@ (8005104 <ADC_Enable.constprop.0+0x94>)
 8005098:	4211      	tst	r1, r2
 800509a:	d009      	beq.n	80050b0 <ADC_Enable.constprop.0+0x40>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800509c:	2310      	movs	r3, #16
 800509e:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 80050a0:	4313      	orrs	r3, r2
 80050a2:	63a3      	str	r3, [r4, #56]	@ 0x38
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80050a4:	2301      	movs	r3, #1
 80050a6:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 80050a8:	4313      	orrs	r3, r2
      return HAL_ERROR;
 80050aa:	2001      	movs	r0, #1
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80050ac:	63e3      	str	r3, [r4, #60]	@ 0x3c
          return HAL_ERROR;
 80050ae:	e7ed      	b.n	800508c <ADC_Enable.constprop.0+0x1c>
    __HAL_ADC_ENABLE(hadc);
 80050b0:	2201      	movs	r2, #1
 80050b2:	6899      	ldr	r1, [r3, #8]
 80050b4:	430a      	orrs	r2, r1
 80050b6:	609a      	str	r2, [r3, #8]
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80050b8:	4b13      	ldr	r3, [pc, #76]	@ (8005108 <ADC_Enable.constprop.0+0x98>)
 80050ba:	4914      	ldr	r1, [pc, #80]	@ (800510c <ADC_Enable.constprop.0+0x9c>)
 80050bc:	6818      	ldr	r0, [r3, #0]
 80050be:	f7fb f83f 	bl	8000140 <__udivsi3>
 80050c2:	9001      	str	r0, [sp, #4]
    while(wait_loop_index != 0U)
 80050c4:	9b01      	ldr	r3, [sp, #4]
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d117      	bne.n	80050fa <ADC_Enable.constprop.0+0x8a>
    tickstart = HAL_GetTick();
 80050ca:	f7ff ffb9 	bl	8005040 <HAL_GetTick>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80050ce:	2501      	movs	r5, #1
    tickstart = HAL_GetTick();
 80050d0:	0006      	movs	r6, r0
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80050d2:	6823      	ldr	r3, [r4, #0]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	422b      	tst	r3, r5
 80050d8:	d1d7      	bne.n	800508a <ADC_Enable.constprop.0+0x1a>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80050da:	f7ff ffb1 	bl	8005040 <HAL_GetTick>
 80050de:	1b80      	subs	r0, r0, r6
 80050e0:	2802      	cmp	r0, #2
 80050e2:	d9f6      	bls.n	80050d2 <ADC_Enable.constprop.0+0x62>
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80050e4:	6823      	ldr	r3, [r4, #0]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	422b      	tst	r3, r5
 80050ea:	d1f2      	bne.n	80050d2 <ADC_Enable.constprop.0+0x62>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80050ec:	2310      	movs	r3, #16
 80050ee:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 80050f0:	4313      	orrs	r3, r2
 80050f2:	63a3      	str	r3, [r4, #56]	@ 0x38
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80050f4:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80050f6:	432b      	orrs	r3, r5
 80050f8:	e7d7      	b.n	80050aa <ADC_Enable.constprop.0+0x3a>
      wait_loop_index--;
 80050fa:	9b01      	ldr	r3, [sp, #4]
 80050fc:	3b01      	subs	r3, #1
 80050fe:	9301      	str	r3, [sp, #4]
 8005100:	e7e0      	b.n	80050c4 <ADC_Enable.constprop.0+0x54>
 8005102:	46c0      	nop			@ (mov r8, r8)
 8005104:	80000017 	.word	0x80000017
 8005108:	20000018 	.word	0x20000018
 800510c:	000f4240 	.word	0x000f4240

08005110 <HAL_ADC_Init>:
{
 8005110:	b570      	push	{r4, r5, r6, lr}
 8005112:	1e04      	subs	r4, r0, #0
  if(hadc == NULL)
 8005114:	d100      	bne.n	8005118 <HAL_ADC_Init+0x8>
 8005116:	e090      	b.n	800523a <HAL_ADC_Init+0x12a>
  if (hadc->State == HAL_ADC_STATE_RESET)
 8005118:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800511a:	2b00      	cmp	r3, #0
 800511c:	d105      	bne.n	800512a <HAL_ADC_Init+0x1a>
    hadc->Lock = HAL_UNLOCKED;
 800511e:	0002      	movs	r2, r0
 8005120:	3234      	adds	r2, #52	@ 0x34
    ADC_CLEAR_ERRORCODE(hadc);
 8005122:	63c3      	str	r3, [r0, #60]	@ 0x3c
    hadc->Lock = HAL_UNLOCKED;
 8005124:	7013      	strb	r3, [r2, #0]
    HAL_ADC_MspInit(hadc);
 8005126:	f7ff fdcb 	bl	8004cc0 <HAL_ADC_MspInit>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800512a:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800512c:	06db      	lsls	r3, r3, #27
 800512e:	d500      	bpl.n	8005132 <HAL_ADC_Init+0x22>
 8005130:	e085      	b.n	800523e <HAL_ADC_Init+0x12e>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8005132:	6822      	ldr	r2, [r4, #0]
 8005134:	6893      	ldr	r3, [r2, #8]
      (tmp_hal_status == HAL_OK)                                &&
 8005136:	075b      	lsls	r3, r3, #29
 8005138:	d500      	bpl.n	800513c <HAL_ADC_Init+0x2c>
 800513a:	e080      	b.n	800523e <HAL_ADC_Init+0x12e>
    ADC_STATE_CLR_SET(hadc->State,
 800513c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800513e:	4b42      	ldr	r3, [pc, #264]	@ (8005248 <HAL_ADC_Init+0x138>)
 8005140:	4019      	ands	r1, r3
 8005142:	3306      	adds	r3, #6
 8005144:	33ff      	adds	r3, #255	@ 0xff
 8005146:	430b      	orrs	r3, r1
    if (ADC_IS_ENABLE(hadc) == RESET)
 8005148:	2103      	movs	r1, #3
    ADC_STATE_CLR_SET(hadc->State,
 800514a:	63a3      	str	r3, [r4, #56]	@ 0x38
    if (ADC_IS_ENABLE(hadc) == RESET)
 800514c:	6893      	ldr	r3, [r2, #8]
 800514e:	400b      	ands	r3, r1
 8005150:	2b01      	cmp	r3, #1
 8005152:	d105      	bne.n	8005160 <HAL_ADC_Init+0x50>
 8005154:	6811      	ldr	r1, [r2, #0]
 8005156:	4219      	tst	r1, r3
 8005158:	d10e      	bne.n	8005178 <HAL_ADC_Init+0x68>
 800515a:	68d3      	ldr	r3, [r2, #12]
 800515c:	041b      	lsls	r3, r3, #16
 800515e:	d40b      	bmi.n	8005178 <HAL_ADC_Init+0x68>
      MODIFY_REG(hadc->Instance->CFGR1,
 8005160:	2118      	movs	r1, #24
 8005162:	68d3      	ldr	r3, [r2, #12]
 8005164:	438b      	bics	r3, r1
 8005166:	68a1      	ldr	r1, [r4, #8]
 8005168:	430b      	orrs	r3, r1
 800516a:	60d3      	str	r3, [r2, #12]
      MODIFY_REG(hadc->Instance->CFGR2    ,
 800516c:	6913      	ldr	r3, [r2, #16]
 800516e:	6861      	ldr	r1, [r4, #4]
 8005170:	009b      	lsls	r3, r3, #2
 8005172:	089b      	lsrs	r3, r3, #2
 8005174:	430b      	orrs	r3, r1
 8005176:	6113      	str	r3, [r2, #16]
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 8005178:	68d3      	ldr	r3, [r2, #12]
 800517a:	4934      	ldr	r1, [pc, #208]	@ (800524c <HAL_ADC_Init+0x13c>)
 800517c:	400b      	ands	r3, r1
 800517e:	60d3      	str	r3, [r2, #12]
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8005180:	7e23      	ldrb	r3, [r4, #24]
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8005182:	7e60      	ldrb	r0, [r4, #25]
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8005184:	039b      	lsls	r3, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8005186:	03c0      	lsls	r0, r0, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8005188:	4303      	orrs	r3, r0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 800518a:	7ea1      	ldrb	r1, [r4, #26]
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 800518c:	68e0      	ldr	r0, [r4, #12]
 800518e:	4303      	orrs	r3, r0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8005190:	0348      	lsls	r0, r1, #13
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8005192:	4303      	orrs	r3, r0
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 8005194:	1d60      	adds	r0, r4, #5
 8005196:	7fc0      	ldrb	r0, [r0, #31]
 8005198:	0040      	lsls	r0, r0, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 800519a:	4303      	orrs	r3, r0
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 800519c:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 800519e:	3801      	subs	r0, #1
 80051a0:	1e45      	subs	r5, r0, #1
 80051a2:	41a8      	sbcs	r0, r5
 80051a4:	0300      	lsls	r0, r0, #12
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 80051a6:	4303      	orrs	r3, r0
 80051a8:	6920      	ldr	r0, [r4, #16]
 80051aa:	3802      	subs	r0, #2
 80051ac:	4245      	negs	r5, r0
 80051ae:	4168      	adcs	r0, r5
 80051b0:	0080      	lsls	r0, r0, #2
 80051b2:	4303      	orrs	r3, r0
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80051b4:	7ee0      	ldrb	r0, [r4, #27]
 80051b6:	2801      	cmp	r0, #1
 80051b8:	d104      	bne.n	80051c4 <HAL_ADC_Init+0xb4>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80051ba:	2900      	cmp	r1, #0
 80051bc:	d12b      	bne.n	8005216 <HAL_ADC_Init+0x106>
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 80051be:	2180      	movs	r1, #128	@ 0x80
 80051c0:	0249      	lsls	r1, r1, #9
 80051c2:	430b      	orrs	r3, r1
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80051c4:	20c2      	movs	r0, #194	@ 0xc2
 80051c6:	69e1      	ldr	r1, [r4, #28]
 80051c8:	30ff      	adds	r0, #255	@ 0xff
 80051ca:	4281      	cmp	r1, r0
 80051cc:	d002      	beq.n	80051d4 <HAL_ADC_Init+0xc4>
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 80051ce:	6a20      	ldr	r0, [r4, #32]
 80051d0:	4301      	orrs	r1, r0
 80051d2:	430b      	orrs	r3, r1
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80051d4:	2080      	movs	r0, #128	@ 0x80
    hadc->Instance->CFGR1 |= tmpCFGR1;
 80051d6:	68d1      	ldr	r1, [r2, #12]
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80051d8:	0540      	lsls	r0, r0, #21
    hadc->Instance->CFGR1 |= tmpCFGR1;
 80051da:	4319      	orrs	r1, r3
 80051dc:	60d1      	str	r1, [r2, #12]
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80051de:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80051e0:	4281      	cmp	r1, r0
 80051e2:	d002      	beq.n	80051ea <HAL_ADC_Init+0xda>
 80051e4:	1e48      	subs	r0, r1, #1
 80051e6:	2806      	cmp	r0, #6
 80051e8:	d807      	bhi.n	80051fa <HAL_ADC_Init+0xea>
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 80051ea:	2507      	movs	r5, #7
 80051ec:	6950      	ldr	r0, [r2, #20]
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 80051ee:	4029      	ands	r1, r5
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 80051f0:	43a8      	bics	r0, r5
 80051f2:	6150      	str	r0, [r2, #20]
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 80051f4:	6950      	ldr	r0, [r2, #20]
 80051f6:	4301      	orrs	r1, r0
 80051f8:	6151      	str	r1, [r2, #20]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 80051fa:	68d2      	ldr	r2, [r2, #12]
 80051fc:	4914      	ldr	r1, [pc, #80]	@ (8005250 <HAL_ADC_Init+0x140>)
 80051fe:	400a      	ands	r2, r1
 8005200:	429a      	cmp	r2, r3
 8005202:	d110      	bne.n	8005226 <HAL_ADC_Init+0x116>
      ADC_CLEAR_ERRORCODE(hadc);
 8005204:	2000      	movs	r0, #0
      ADC_STATE_CLR_SET(hadc->State,
 8005206:	2303      	movs	r3, #3
      ADC_CLEAR_ERRORCODE(hadc);
 8005208:	63e0      	str	r0, [r4, #60]	@ 0x3c
      ADC_STATE_CLR_SET(hadc->State,
 800520a:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 800520c:	439a      	bics	r2, r3
 800520e:	3b02      	subs	r3, #2
 8005210:	4313      	orrs	r3, r2
 8005212:	63a3      	str	r3, [r4, #56]	@ 0x38
}
 8005214:	bd70      	pop	{r4, r5, r6, pc}
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005216:	2120      	movs	r1, #32
 8005218:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
 800521a:	4329      	orrs	r1, r5
 800521c:	63a1      	str	r1, [r4, #56]	@ 0x38
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800521e:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 8005220:	4308      	orrs	r0, r1
 8005222:	63e0      	str	r0, [r4, #60]	@ 0x3c
 8005224:	e7ce      	b.n	80051c4 <HAL_ADC_Init+0xb4>
      ADC_STATE_CLR_SET(hadc->State,
 8005226:	2312      	movs	r3, #18
 8005228:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 800522a:	439a      	bics	r2, r3
 800522c:	3b02      	subs	r3, #2
 800522e:	4313      	orrs	r3, r2
 8005230:	63a3      	str	r3, [r4, #56]	@ 0x38
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005232:	2301      	movs	r3, #1
 8005234:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8005236:	4313      	orrs	r3, r2
 8005238:	63e3      	str	r3, [r4, #60]	@ 0x3c
    return HAL_ERROR;
 800523a:	2001      	movs	r0, #1
 800523c:	e7ea      	b.n	8005214 <HAL_ADC_Init+0x104>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800523e:	2310      	movs	r3, #16
 8005240:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8005242:	4313      	orrs	r3, r2
 8005244:	63a3      	str	r3, [r4, #56]	@ 0x38
    tmp_hal_status = HAL_ERROR;
 8005246:	e7f8      	b.n	800523a <HAL_ADC_Init+0x12a>
 8005248:	fffffefd 	.word	0xfffffefd
 800524c:	fffe0219 	.word	0xfffe0219
 8005250:	833fffe7 	.word	0x833fffe7

08005254 <HAL_ADC_Start>:
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8005254:	6803      	ldr	r3, [r0, #0]
{
 8005256:	b570      	push	{r4, r5, r6, lr}
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8005258:	689b      	ldr	r3, [r3, #8]
{
 800525a:	0004      	movs	r4, r0
    __HAL_LOCK(hadc);
 800525c:	2002      	movs	r0, #2
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800525e:	075b      	lsls	r3, r3, #29
 8005260:	d41a      	bmi.n	8005298 <HAL_ADC_Start+0x44>
    __HAL_LOCK(hadc);
 8005262:	0025      	movs	r5, r4
 8005264:	3534      	adds	r5, #52	@ 0x34
 8005266:	782b      	ldrb	r3, [r5, #0]
 8005268:	2b01      	cmp	r3, #1
 800526a:	d015      	beq.n	8005298 <HAL_ADC_Start+0x44>
 800526c:	2301      	movs	r3, #1
 800526e:	702b      	strb	r3, [r5, #0]
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8005270:	7e63      	ldrb	r3, [r4, #25]
 8005272:	2b01      	cmp	r3, #1
 8005274:	d111      	bne.n	800529a <HAL_ADC_Start+0x46>
      ADC_STATE_CLR_SET(hadc->State,
 8005276:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8005278:	4b0b      	ldr	r3, [pc, #44]	@ (80052a8 <HAL_ADC_Start+0x54>)
      ADC_CLEAR_ERRORCODE(hadc);
 800527a:	2000      	movs	r0, #0
      ADC_STATE_CLR_SET(hadc->State,
 800527c:	401a      	ands	r2, r3
 800527e:	2380      	movs	r3, #128	@ 0x80
 8005280:	005b      	lsls	r3, r3, #1
 8005282:	4313      	orrs	r3, r2
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8005284:	221c      	movs	r2, #28
      ADC_STATE_CLR_SET(hadc->State,
 8005286:	63a3      	str	r3, [r4, #56]	@ 0x38
      ADC_CLEAR_ERRORCODE(hadc);
 8005288:	63e0      	str	r0, [r4, #60]	@ 0x3c
      __HAL_UNLOCK(hadc);
 800528a:	7028      	strb	r0, [r5, #0]
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800528c:	6823      	ldr	r3, [r4, #0]
 800528e:	601a      	str	r2, [r3, #0]
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8005290:	6899      	ldr	r1, [r3, #8]
 8005292:	3a18      	subs	r2, #24
 8005294:	430a      	orrs	r2, r1
 8005296:	609a      	str	r2, [r3, #8]
}
 8005298:	bd70      	pop	{r4, r5, r6, pc}
      tmp_hal_status = ADC_Enable(hadc);
 800529a:	0020      	movs	r0, r4
 800529c:	f7ff fee8 	bl	8005070 <ADC_Enable.constprop.0>
    if (tmp_hal_status == HAL_OK)
 80052a0:	2800      	cmp	r0, #0
 80052a2:	d0e8      	beq.n	8005276 <HAL_ADC_Start+0x22>
 80052a4:	e7f8      	b.n	8005298 <HAL_ADC_Start+0x44>
 80052a6:	46c0      	nop			@ (mov r8, r8)
 80052a8:	fffff0fe 	.word	0xfffff0fe

080052ac <HAL_ADC_GetValue>:
  return hadc->Instance->DR;
 80052ac:	6803      	ldr	r3, [r0, #0]
 80052ae:	6c18      	ldr	r0, [r3, #64]	@ 0x40
}
 80052b0:	4770      	bx	lr
	...

080052b4 <HAL_ADC_ConfigChannel>:
{
 80052b4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t wait_loop_index = 0U;
 80052b6:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 80052b8:	0004      	movs	r4, r0
  __IO uint32_t wait_loop_index = 0U;
 80052ba:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 80052bc:	3434      	adds	r4, #52	@ 0x34
 80052be:	7822      	ldrb	r2, [r4, #0]
{
 80052c0:	0003      	movs	r3, r0
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80052c2:	6ac6      	ldr	r6, [r0, #44]	@ 0x2c
  __HAL_LOCK(hadc);
 80052c4:	2002      	movs	r0, #2
 80052c6:	2a01      	cmp	r2, #1
 80052c8:	d02c      	beq.n	8005324 <HAL_ADC_ConfigChannel+0x70>
 80052ca:	3801      	subs	r0, #1
 80052cc:	7020      	strb	r0, [r4, #0]
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80052ce:	681a      	ldr	r2, [r3, #0]
 80052d0:	6895      	ldr	r5, [r2, #8]
 80052d2:	076d      	lsls	r5, r5, #29
 80052d4:	d45b      	bmi.n	800538e <HAL_ADC_ConfigChannel+0xda>
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 80052d6:	680b      	ldr	r3, [r1, #0]
    if (sConfig->Rank != ADC_RANK_NONE)
 80052d8:	684f      	ldr	r7, [r1, #4]
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80052da:	001d      	movs	r5, r3
    if (sConfig->Rank != ADC_RANK_NONE)
 80052dc:	46bc      	mov	ip, r7
 80052de:	4f2e      	ldr	r7, [pc, #184]	@ (8005398 <HAL_ADC_ConfigChannel+0xe4>)
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 80052e0:	4098      	lsls	r0, r3
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80052e2:	3d10      	subs	r5, #16
    if (sConfig->Rank != ADC_RANK_NONE)
 80052e4:	45bc      	cmp	ip, r7
 80052e6:	d03c      	beq.n	8005362 <HAL_ADC_ConfigChannel+0xae>
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 80052e8:	6a97      	ldr	r7, [r2, #40]	@ 0x28
 80052ea:	4338      	orrs	r0, r7
 80052ec:	6290      	str	r0, [r2, #40]	@ 0x28
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80052ee:	2e07      	cmp	r6, #7
 80052f0:	d80f      	bhi.n	8005312 <HAL_ADC_ConfigChannel+0x5e>
 80052f2:	2e00      	cmp	r6, #0
 80052f4:	d111      	bne.n	800531a <HAL_ADC_ConfigChannel+0x66>
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 80052f6:	2007      	movs	r0, #7
 80052f8:	6956      	ldr	r6, [r2, #20]
 80052fa:	6889      	ldr	r1, [r1, #8]
 80052fc:	4006      	ands	r6, r0
 80052fe:	42b1      	cmp	r1, r6
 8005300:	d00b      	beq.n	800531a <HAL_ADC_ConfigChannel+0x66>
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8005302:	6956      	ldr	r6, [r2, #20]
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 8005304:	4001      	ands	r1, r0
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8005306:	4386      	bics	r6, r0
 8005308:	6156      	str	r6, [r2, #20]
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 800530a:	6956      	ldr	r6, [r2, #20]
 800530c:	4331      	orrs	r1, r6
 800530e:	6151      	str	r1, [r2, #20]
 8005310:	e003      	b.n	800531a <HAL_ADC_ConfigChannel+0x66>
 8005312:	2080      	movs	r0, #128	@ 0x80
 8005314:	0540      	lsls	r0, r0, #21
 8005316:	4286      	cmp	r6, r0
 8005318:	d1ed      	bne.n	80052f6 <HAL_ADC_ConfigChannel+0x42>
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800531a:	2d02      	cmp	r5, #2
 800531c:	d903      	bls.n	8005326 <HAL_ADC_ConfigChannel+0x72>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800531e:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 8005320:	2300      	movs	r3, #0
 8005322:	7023      	strb	r3, [r4, #0]
}
 8005324:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8005326:	481d      	ldr	r0, [pc, #116]	@ (800539c <HAL_ADC_ConfigChannel+0xe8>)
 8005328:	2180      	movs	r1, #128	@ 0x80
 800532a:	6802      	ldr	r2, [r0, #0]
 800532c:	2b10      	cmp	r3, #16
 800532e:	d014      	beq.n	800535a <HAL_ADC_ConfigChannel+0xa6>
 8005330:	2b11      	cmp	r3, #17
 8005332:	d114      	bne.n	800535e <HAL_ADC_ConfigChannel+0xaa>
 8005334:	03c9      	lsls	r1, r1, #15
 8005336:	430a      	orrs	r2, r1
 8005338:	6002      	str	r2, [r0, #0]
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800533a:	2b10      	cmp	r3, #16
 800533c:	d1ef      	bne.n	800531e <HAL_ADC_ConfigChannel+0x6a>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800533e:	4b18      	ldr	r3, [pc, #96]	@ (80053a0 <HAL_ADC_ConfigChannel+0xec>)
 8005340:	4918      	ldr	r1, [pc, #96]	@ (80053a4 <HAL_ADC_ConfigChannel+0xf0>)
 8005342:	6818      	ldr	r0, [r3, #0]
 8005344:	f7fa fefc 	bl	8000140 <__udivsi3>
 8005348:	230a      	movs	r3, #10
 800534a:	4343      	muls	r3, r0
            wait_loop_index--;
 800534c:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 800534e:	9b01      	ldr	r3, [sp, #4]
 8005350:	2b00      	cmp	r3, #0
 8005352:	d0e4      	beq.n	800531e <HAL_ADC_ConfigChannel+0x6a>
            wait_loop_index--;
 8005354:	9b01      	ldr	r3, [sp, #4]
 8005356:	3b01      	subs	r3, #1
 8005358:	e7f8      	b.n	800534c <HAL_ADC_ConfigChannel+0x98>
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 800535a:	0409      	lsls	r1, r1, #16
 800535c:	e7eb      	b.n	8005336 <HAL_ADC_ConfigChannel+0x82>
 800535e:	0449      	lsls	r1, r1, #17
 8005360:	e7e9      	b.n	8005336 <HAL_ADC_ConfigChannel+0x82>
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8005362:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8005364:	4381      	bics	r1, r0
 8005366:	6291      	str	r1, [r2, #40]	@ 0x28
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8005368:	2d02      	cmp	r5, #2
 800536a:	d8d8      	bhi.n	800531e <HAL_ADC_ConfigChannel+0x6a>
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 800536c:	4a0b      	ldr	r2, [pc, #44]	@ (800539c <HAL_ADC_ConfigChannel+0xe8>)
 800536e:	6811      	ldr	r1, [r2, #0]
 8005370:	2b10      	cmp	r3, #16
 8005372:	d00a      	beq.n	800538a <HAL_ADC_ConfigChannel+0xd6>
 8005374:	3b11      	subs	r3, #17
 8005376:	1e58      	subs	r0, r3, #1
 8005378:	4183      	sbcs	r3, r0
 800537a:	480b      	ldr	r0, [pc, #44]	@ (80053a8 <HAL_ADC_ConfigChannel+0xf4>)
 800537c:	425b      	negs	r3, r3
 800537e:	4003      	ands	r3, r0
 8005380:	480a      	ldr	r0, [pc, #40]	@ (80053ac <HAL_ADC_ConfigChannel+0xf8>)
 8005382:	181b      	adds	r3, r3, r0
 8005384:	400b      	ands	r3, r1
 8005386:	6013      	str	r3, [r2, #0]
 8005388:	e7c9      	b.n	800531e <HAL_ADC_ConfigChannel+0x6a>
 800538a:	4b09      	ldr	r3, [pc, #36]	@ (80053b0 <HAL_ADC_ConfigChannel+0xfc>)
 800538c:	e7fa      	b.n	8005384 <HAL_ADC_ConfigChannel+0xd0>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800538e:	2220      	movs	r2, #32
 8005390:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 8005392:	430a      	orrs	r2, r1
 8005394:	639a      	str	r2, [r3, #56]	@ 0x38
    tmp_hal_status = HAL_ERROR;
 8005396:	e7c3      	b.n	8005320 <HAL_ADC_ConfigChannel+0x6c>
 8005398:	00001001 	.word	0x00001001
 800539c:	40012708 	.word	0x40012708
 80053a0:	20000018 	.word	0x20000018
 80053a4:	000f4240 	.word	0x000f4240
 80053a8:	ff400000 	.word	0xff400000
 80053ac:	ffbfffff 	.word	0xffbfffff
 80053b0:	ff7fffff 	.word	0xff7fffff

080053b4 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80053b4:	b510      	push	{r4, lr}
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80053b6:	24ff      	movs	r4, #255	@ 0xff
 80053b8:	2203      	movs	r2, #3
 80053ba:	000b      	movs	r3, r1
 80053bc:	0021      	movs	r1, r4
 80053be:	4002      	ands	r2, r0
 80053c0:	00d2      	lsls	r2, r2, #3
 80053c2:	4091      	lsls	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80053c4:	019b      	lsls	r3, r3, #6
 80053c6:	4023      	ands	r3, r4
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80053c8:	43c9      	mvns	r1, r1
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80053ca:	4093      	lsls	r3, r2
  if ((int32_t)(IRQn) >= 0)
 80053cc:	2800      	cmp	r0, #0
 80053ce:	db0a      	blt.n	80053e6 <HAL_NVIC_SetPriority+0x32>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80053d0:	24c0      	movs	r4, #192	@ 0xc0
 80053d2:	4a0b      	ldr	r2, [pc, #44]	@ (8005400 <HAL_NVIC_SetPriority+0x4c>)
 80053d4:	0880      	lsrs	r0, r0, #2
 80053d6:	0080      	lsls	r0, r0, #2
 80053d8:	1880      	adds	r0, r0, r2
 80053da:	00a4      	lsls	r4, r4, #2
 80053dc:	5902      	ldr	r2, [r0, r4]
 80053de:	400a      	ands	r2, r1
 80053e0:	4313      	orrs	r3, r2
 80053e2:	5103      	str	r3, [r0, r4]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 80053e4:	bd10      	pop	{r4, pc}
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80053e6:	220f      	movs	r2, #15
 80053e8:	4010      	ands	r0, r2
 80053ea:	3808      	subs	r0, #8
 80053ec:	4a05      	ldr	r2, [pc, #20]	@ (8005404 <HAL_NVIC_SetPriority+0x50>)
 80053ee:	0880      	lsrs	r0, r0, #2
 80053f0:	0080      	lsls	r0, r0, #2
 80053f2:	1880      	adds	r0, r0, r2
 80053f4:	69c2      	ldr	r2, [r0, #28]
 80053f6:	4011      	ands	r1, r2
 80053f8:	4319      	orrs	r1, r3
 80053fa:	61c1      	str	r1, [r0, #28]
 80053fc:	e7f2      	b.n	80053e4 <HAL_NVIC_SetPriority+0x30>
 80053fe:	46c0      	nop			@ (mov r8, r8)
 8005400:	e000e100 	.word	0xe000e100
 8005404:	e000ed00 	.word	0xe000ed00

08005408 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8005408:	2800      	cmp	r0, #0
 800540a:	db05      	blt.n	8005418 <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800540c:	231f      	movs	r3, #31
 800540e:	4018      	ands	r0, r3
 8005410:	3b1e      	subs	r3, #30
 8005412:	4083      	lsls	r3, r0
 8005414:	4a01      	ldr	r2, [pc, #4]	@ (800541c <HAL_NVIC_EnableIRQ+0x14>)
 8005416:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8005418:	4770      	bx	lr
 800541a:	46c0      	nop			@ (mov r8, r8)
 800541c:	e000e100 	.word	0xe000e100

08005420 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005420:	2280      	movs	r2, #128	@ 0x80
 8005422:	1e43      	subs	r3, r0, #1
 8005424:	0452      	lsls	r2, r2, #17
  {
    return (1UL);                                                   /* Reload value impossible */
 8005426:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005428:	4293      	cmp	r3, r2
 800542a:	d20d      	bcs.n	8005448 <HAL_SYSTICK_Config+0x28>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800542c:	21c0      	movs	r1, #192	@ 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800542e:	4a07      	ldr	r2, [pc, #28]	@ (800544c <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005430:	4807      	ldr	r0, [pc, #28]	@ (8005450 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005432:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005434:	6a03      	ldr	r3, [r0, #32]
 8005436:	0609      	lsls	r1, r1, #24
 8005438:	021b      	lsls	r3, r3, #8
 800543a:	0a1b      	lsrs	r3, r3, #8
 800543c:	430b      	orrs	r3, r1
 800543e:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005440:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005442:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005444:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005446:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8005448:	4770      	bx	lr
 800544a:	46c0      	nop			@ (mov r8, r8)
 800544c:	e000e010 	.word	0xe000e010
 8005450:	e000ed00 	.word	0xe000ed00

08005454 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
 8005454:	b510      	push	{r4, lr}
 8005456:	0004      	movs	r4, r0
  /* Check DAC handle */
  if(hdac == NULL)
  {
     return HAL_ERROR;
 8005458:	2001      	movs	r0, #1
  if(hdac == NULL)
 800545a:	2c00      	cmp	r4, #0
 800545c:	d00d      	beq.n	800547a <HAL_DAC_Init+0x26>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if (hdac->State == HAL_DAC_STATE_RESET)
 800545e:	7923      	ldrb	r3, [r4, #4]
 8005460:	b2da      	uxtb	r2, r3
 8005462:	2b00      	cmp	r3, #0
 8005464:	d103      	bne.n	800546e <HAL_DAC_Init+0x1a>
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8005466:	0020      	movs	r0, r4
    hdac->Lock = HAL_UNLOCKED;
 8005468:	7162      	strb	r2, [r4, #5]
    HAL_DAC_MspInit(hdac);
 800546a:	f7ff fc57 	bl	8004d1c <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800546e:	2302      	movs	r3, #2
  
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8005470:	2000      	movs	r0, #0
  hdac->State = HAL_DAC_STATE_BUSY;
 8005472:	7123      	strb	r3, [r4, #4]
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8005474:	3b01      	subs	r3, #1
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8005476:	6120      	str	r0, [r4, #16]
  hdac->State = HAL_DAC_STATE_READY;
 8005478:	7123      	strb	r3, [r4, #4]
  
  /* Return function status */
  return HAL_OK;
}
 800547a:	bd10      	pop	{r4, pc}

0800547c <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef* hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{  
 800547c:	b513      	push	{r0, r1, r4, lr}
 800547e:	0014      	movs	r4, r2
  __IO uint32_t tmp = 0;
 8005480:	2200      	movs	r2, #0
 8005482:	9201      	str	r2, [sp, #4]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)hdac->Instance; 
 8005484:	6802      	ldr	r2, [r0, #0]
 8005486:	9201      	str	r2, [sp, #4]
  if(Channel == DAC_CHANNEL_1)
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8005488:	9a01      	ldr	r2, [sp, #4]
  if(Channel == DAC_CHANNEL_1)
 800548a:	2900      	cmp	r1, #0
 800548c:	d106      	bne.n	800549c <HAL_DAC_SetValue+0x20>
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 800548e:	3208      	adds	r2, #8
  }
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8005490:	1911      	adds	r1, r2, r4
 8005492:	9101      	str	r1, [sp, #4]
  }

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8005494:	9a01      	ldr	r2, [sp, #4]
  
  /* Return function status */
  return HAL_OK;
}
 8005496:	2000      	movs	r0, #0
  *(__IO uint32_t *) tmp = Data;
 8005498:	6013      	str	r3, [r2, #0]
}
 800549a:	bd16      	pop	{r1, r2, r4, pc}
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 800549c:	3214      	adds	r2, #20
 800549e:	e7f7      	b.n	8005490 <HAL_DAC_SetValue+0x14>

080054a0 <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @brief  DMA underrun DAC callback for channel1.
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
 80054a0:	4770      	bx	lr

080054a2 <HAL_DAC_ConfigChannel>:
  *          This parameter can be one of the following values:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 80054a2:	b530      	push	{r4, r5, lr}
 80054a4:	0014      	movs	r4, r2
 80054a6:	2202      	movs	r2, #2
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 80054a8:	7945      	ldrb	r5, [r0, #5]
{
 80054aa:	0003      	movs	r3, r0
  __HAL_LOCK(hdac);
 80054ac:	0010      	movs	r0, r2
 80054ae:	2d01      	cmp	r5, #1
 80054b0:	d00e      	beq.n	80054d0 <HAL_DAC_ConfigChannel+0x2e>
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80054b2:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel); 
 80054b4:	323c      	adds	r2, #60	@ 0x3c
 80054b6:	40a2      	lsls	r2, r4
  tmpreg1 = hdac->Instance->CR;
 80054b8:	681d      	ldr	r5, [r3, #0]
 80054ba:	6828      	ldr	r0, [r5, #0]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel); 
 80054bc:	4390      	bics	r0, r2
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 80054be:	c906      	ldmia	r1, {r1, r2}
 80054c0:	430a      	orrs	r2, r1
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 80054c2:	40a2      	lsls	r2, r4
 80054c4:	4302      	orrs	r2, r0
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80054c6:	602a      	str	r2, [r5, #0]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80054c8:	2000      	movs	r0, #0
  hdac->State = HAL_DAC_STATE_READY;
 80054ca:	2201      	movs	r2, #1
  __HAL_UNLOCK(hdac);
 80054cc:	7158      	strb	r0, [r3, #5]
  hdac->State = HAL_DAC_STATE_READY;
 80054ce:	711a      	strb	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
}
 80054d0:	bd30      	pop	{r4, r5, pc}

080054d2 <HAL_DAC_Start>:
{
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 80054d2:	2202      	movs	r2, #2
{
 80054d4:	b530      	push	{r4, r5, lr}
  __HAL_LOCK(hdac);
 80054d6:	7944      	ldrb	r4, [r0, #5]
{
 80054d8:	0003      	movs	r3, r0
  __HAL_LOCK(hdac);
 80054da:	0010      	movs	r0, r2
 80054dc:	2c01      	cmp	r4, #1
 80054de:	d015      	beq.n	800550c <HAL_DAC_Start+0x3a>
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
  
  /* Enable the Peripharal */
  __HAL_DAC_ENABLE(hdac, Channel);
 80054e0:	3801      	subs	r0, #1
 80054e2:	0004      	movs	r4, r0
 80054e4:	408c      	lsls	r4, r1
  hdac->State = HAL_DAC_STATE_BUSY;
 80054e6:	711a      	strb	r2, [r3, #4]
  __HAL_DAC_ENABLE(hdac, Channel);
 80054e8:	681a      	ldr	r2, [r3, #0]
 80054ea:	6815      	ldr	r5, [r2, #0]
 80054ec:	432c      	orrs	r4, r5
 80054ee:	6014      	str	r4, [r2, #0]
  
  if(Channel == DAC_CHANNEL_1)
 80054f0:	2900      	cmp	r1, #0
 80054f2:	d107      	bne.n	8005504 <HAL_DAC_Start+0x32>
  {
    /* Check if software trigger enabled */
    if((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == (DAC_CR_TEN1 | DAC_CR_TSEL1))
 80054f4:	243c      	movs	r4, #60	@ 0x3c
 80054f6:	6811      	ldr	r1, [r2, #0]
 80054f8:	4021      	ands	r1, r4
 80054fa:	42a1      	cmp	r1, r4
 80054fc:	d102      	bne.n	8005504 <HAL_DAC_Start+0x32>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 80054fe:	6851      	ldr	r1, [r2, #4]
 8005500:	4308      	orrs	r0, r1
 8005502:	6050      	str	r0, [r2, #4]
    }
  }
 
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8005504:	2201      	movs	r2, #1
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8005506:	2000      	movs	r0, #0
  hdac->State = HAL_DAC_STATE_READY;
 8005508:	711a      	strb	r2, [r3, #4]
  __HAL_UNLOCK(hdac);
 800550a:	7158      	strb	r0, [r3, #5]
    
  /* Return function status */
  return HAL_OK;
}
 800550c:	bd30      	pop	{r4, r5, pc}
	...

08005510 <HAL_DAC_IRQHandler>:
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef* hdac)
{
  if(__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 8005510:	2280      	movs	r2, #128	@ 0x80
 8005512:	6803      	ldr	r3, [r0, #0]
 8005514:	0192      	lsls	r2, r2, #6
 8005516:	6819      	ldr	r1, [r3, #0]
{
 8005518:	b510      	push	{r4, lr}
  if(__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 800551a:	4211      	tst	r1, r2
 800551c:	d00f      	beq.n	800553e <HAL_DAC_IRQHandler+0x2e>
  { 
  /* Check Overrun flag */
  if(__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 800551e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8005520:	4211      	tst	r1, r2
 8005522:	d00c      	beq.n	800553e <HAL_DAC_IRQHandler+0x2e>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8005524:	2104      	movs	r1, #4
 8005526:	7101      	strb	r1, [r0, #4]
    
      /* Set DAC error code to chanel1 DMA underrun error */
      hdac->ErrorCode |= HAL_DAC_ERROR_DMAUNDERRUNCH1;
 8005528:	6904      	ldr	r4, [r0, #16]
 800552a:	3903      	subs	r1, #3
 800552c:	4321      	orrs	r1, r4
 800552e:	6101      	str	r1, [r0, #16]
    
      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR1);
 8005530:	635a      	str	r2, [r3, #52]	@ 0x34
    
      /* Disable the selected DAC channel1 DMA request */
      hdac->Instance->CR &= ~DAC_CR_DMAEN1;
 8005532:	681a      	ldr	r2, [r3, #0]
 8005534:	4902      	ldr	r1, [pc, #8]	@ (8005540 <HAL_DAC_IRQHandler+0x30>)
 8005536:	400a      	ands	r2, r1
 8005538:	601a      	str	r2, [r3, #0]
    
      /* Error callback */ 
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 800553a:	f7ff ffb1 	bl	80054a0 <HAL_DAC_DMAUnderrunCallbackCh1>
    }
  }
}
 800553e:	bd10      	pop	{r4, pc}
 8005540:	ffffefff 	.word	0xffffefff

08005544 <FLASH_SetErrorCode>:
  */
static void FLASH_SetErrorCode(void)
{
  uint32_t flags = 0U;
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8005544:	4a0c      	ldr	r2, [pc, #48]	@ (8005578 <FLASH_SetErrorCode+0x34>)
 8005546:	2110      	movs	r1, #16
 8005548:	68d0      	ldr	r0, [r2, #12]
{
 800554a:	b530      	push	{r4, r5, lr}
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 800554c:	0003      	movs	r3, r0
 800554e:	400b      	ands	r3, r1
 8005550:	4208      	tst	r0, r1
 8005552:	d005      	beq.n	8005560 <FLASH_SetErrorCode+0x1c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8005554:	2302      	movs	r3, #2
 8005556:	4809      	ldr	r0, [pc, #36]	@ (800557c <FLASH_SetErrorCode+0x38>)
 8005558:	69c4      	ldr	r4, [r0, #28]
 800555a:	4323      	orrs	r3, r4
 800555c:	61c3      	str	r3, [r0, #28]
    flags |= FLASH_FLAG_WRPERR;
 800555e:	000b      	movs	r3, r1
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8005560:	2004      	movs	r0, #4
 8005562:	68d1      	ldr	r1, [r2, #12]
 8005564:	4201      	tst	r1, r0
 8005566:	d005      	beq.n	8005574 <FLASH_SetErrorCode+0x30>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8005568:	2101      	movs	r1, #1
 800556a:	4c04      	ldr	r4, [pc, #16]	@ (800557c <FLASH_SetErrorCode+0x38>)
    flags |= FLASH_FLAG_PGERR;
 800556c:	4303      	orrs	r3, r0
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 800556e:	69e5      	ldr	r5, [r4, #28]
 8005570:	4329      	orrs	r1, r5
 8005572:	61e1      	str	r1, [r4, #28]
  }
  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8005574:	60d3      	str	r3, [r2, #12]
}  
 8005576:	bd30      	pop	{r4, r5, pc}
 8005578:	40022000 	.word	0x40022000
 800557c:	200007b0 	.word	0x200007b0

08005580 <HAL_FLASH_Unlock>:
  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8005580:	4b06      	ldr	r3, [pc, #24]	@ (800559c <HAL_FLASH_Unlock+0x1c>)
  HAL_StatusTypeDef status = HAL_OK;
 8005582:	2000      	movs	r0, #0
  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8005584:	691a      	ldr	r2, [r3, #16]
 8005586:	0612      	lsls	r2, r2, #24
 8005588:	d506      	bpl.n	8005598 <HAL_FLASH_Unlock+0x18>
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800558a:	4a05      	ldr	r2, [pc, #20]	@ (80055a0 <HAL_FLASH_Unlock+0x20>)
 800558c:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 800558e:	4a05      	ldr	r2, [pc, #20]	@ (80055a4 <HAL_FLASH_Unlock+0x24>)
 8005590:	605a      	str	r2, [r3, #4]
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8005592:	6918      	ldr	r0, [r3, #16]
 8005594:	0600      	lsls	r0, r0, #24
 8005596:	0fc0      	lsrs	r0, r0, #31
}
 8005598:	4770      	bx	lr
 800559a:	46c0      	nop			@ (mov r8, r8)
 800559c:	40022000 	.word	0x40022000
 80055a0:	45670123 	.word	0x45670123
 80055a4:	cdef89ab 	.word	0xcdef89ab

080055a8 <HAL_FLASH_Lock>:
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 80055a8:	2380      	movs	r3, #128	@ 0x80
 80055aa:	4a03      	ldr	r2, [pc, #12]	@ (80055b8 <HAL_FLASH_Lock+0x10>)
}
 80055ac:	2000      	movs	r0, #0
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 80055ae:	6911      	ldr	r1, [r2, #16]
 80055b0:	430b      	orrs	r3, r1
 80055b2:	6113      	str	r3, [r2, #16]
}
 80055b4:	4770      	bx	lr
 80055b6:	46c0      	nop			@ (mov r8, r8)
 80055b8:	40022000 	.word	0x40022000

080055bc <FLASH_WaitForLastOperation>:
{
 80055bc:	b570      	push	{r4, r5, r6, lr}
 80055be:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80055c0:	f7ff fd3e 	bl	8005040 <HAL_GetTick>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 80055c4:	2601      	movs	r6, #1
  uint32_t tickstart = HAL_GetTick();
 80055c6:	0005      	movs	r5, r0
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 80055c8:	4b10      	ldr	r3, [pc, #64]	@ (800560c <FLASH_WaitForLastOperation+0x50>)
 80055ca:	68da      	ldr	r2, [r3, #12]
 80055cc:	4232      	tst	r2, r6
 80055ce:	d111      	bne.n	80055f4 <FLASH_WaitForLastOperation+0x38>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 80055d0:	2220      	movs	r2, #32
 80055d2:	68d9      	ldr	r1, [r3, #12]
 80055d4:	4211      	tst	r1, r2
 80055d6:	d000      	beq.n	80055da <FLASH_WaitForLastOperation+0x1e>
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80055d8:	60da      	str	r2, [r3, #12]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 80055da:	68d9      	ldr	r1, [r3, #12]
 80055dc:	2210      	movs	r2, #16
 80055de:	0008      	movs	r0, r1
 80055e0:	4010      	ands	r0, r2
 80055e2:	4211      	tst	r1, r2
 80055e4:	d102      	bne.n	80055ec <FLASH_WaitForLastOperation+0x30>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 80055e6:	68db      	ldr	r3, [r3, #12]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 80055e8:	075b      	lsls	r3, r3, #29
 80055ea:	d508      	bpl.n	80055fe <FLASH_WaitForLastOperation+0x42>
    FLASH_SetErrorCode();
 80055ec:	f7ff ffaa 	bl	8005544 <FLASH_SetErrorCode>
    return HAL_ERROR;
 80055f0:	2001      	movs	r0, #1
 80055f2:	e004      	b.n	80055fe <FLASH_WaitForLastOperation+0x42>
    if (Timeout != HAL_MAX_DELAY)
 80055f4:	1c62      	adds	r2, r4, #1
 80055f6:	d0e8      	beq.n	80055ca <FLASH_WaitForLastOperation+0xe>
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 80055f8:	2c00      	cmp	r4, #0
 80055fa:	d101      	bne.n	8005600 <FLASH_WaitForLastOperation+0x44>
        return HAL_TIMEOUT;
 80055fc:	2003      	movs	r0, #3
}
 80055fe:	bd70      	pop	{r4, r5, r6, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8005600:	f7ff fd1e 	bl	8005040 <HAL_GetTick>
 8005604:	1b40      	subs	r0, r0, r5
 8005606:	42a0      	cmp	r0, r4
 8005608:	d9de      	bls.n	80055c8 <FLASH_WaitForLastOperation+0xc>
 800560a:	e7f7      	b.n	80055fc <FLASH_WaitForLastOperation+0x40>
 800560c:	40022000 	.word	0x40022000

08005610 <HAL_FLASH_Program>:
{
 8005610:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005612:	b085      	sub	sp, #20
 8005614:	9303      	str	r3, [sp, #12]
  __HAL_LOCK(&pFlash);
 8005616:	4b1e      	ldr	r3, [pc, #120]	@ (8005690 <HAL_FLASH_Program+0x80>)
{
 8005618:	9100      	str	r1, [sp, #0]
 800561a:	9202      	str	r2, [sp, #8]
  __HAL_LOCK(&pFlash);
 800561c:	7e1a      	ldrb	r2, [r3, #24]
{
 800561e:	0004      	movs	r4, r0
  __HAL_LOCK(&pFlash);
 8005620:	2002      	movs	r0, #2
 8005622:	2a01      	cmp	r2, #1
 8005624:	d031      	beq.n	800568a <HAL_FLASH_Program+0x7a>
 8005626:	2201      	movs	r2, #1
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8005628:	481a      	ldr	r0, [pc, #104]	@ (8005694 <HAL_FLASH_Program+0x84>)
  __HAL_LOCK(&pFlash);
 800562a:	761a      	strb	r2, [r3, #24]
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800562c:	f7ff ffc6 	bl	80055bc <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 8005630:	2800      	cmp	r0, #0
 8005632:	d127      	bne.n	8005684 <HAL_FLASH_Program+0x74>
      nbiterations = 1U;
 8005634:	0026      	movs	r6, r4
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8005636:	2c01      	cmp	r4, #1
 8005638:	d003      	beq.n	8005642 <HAL_FLASH_Program+0x32>
      nbiterations = 4U;
 800563a:	2604      	movs	r6, #4
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 800563c:	2c02      	cmp	r4, #2
 800563e:	d100      	bne.n	8005642 <HAL_FLASH_Program+0x32>
      nbiterations = 2U;
 8005640:	0026      	movs	r6, r4
      nbiterations = 4U;
 8005642:	2400      	movs	r4, #0
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8005644:	4b12      	ldr	r3, [pc, #72]	@ (8005690 <HAL_FLASH_Program+0x80>)
 8005646:	9301      	str	r3, [sp, #4]
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8005648:	9802      	ldr	r0, [sp, #8]
 800564a:	9903      	ldr	r1, [sp, #12]
 800564c:	0122      	lsls	r2, r4, #4
 800564e:	f7fa feed 	bl	800042c <__aeabi_llsr>
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8005652:	2200      	movs	r2, #0
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8005654:	2701      	movs	r7, #1
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8005656:	9b01      	ldr	r3, [sp, #4]
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8005658:	4d0f      	ldr	r5, [pc, #60]	@ (8005698 <HAL_FLASH_Program+0x88>)
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800565a:	61da      	str	r2, [r3, #28]
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 800565c:	692b      	ldr	r3, [r5, #16]
  *(__IO uint16_t*)Address = Data;
 800565e:	9a00      	ldr	r2, [sp, #0]
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8005660:	433b      	orrs	r3, r7
 8005662:	612b      	str	r3, [r5, #16]
  *(__IO uint16_t*)Address = Data;
 8005664:	0063      	lsls	r3, r4, #1
 8005666:	189b      	adds	r3, r3, r2
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8005668:	b280      	uxth	r0, r0
  *(__IO uint16_t*)Address = Data;
 800566a:	8018      	strh	r0, [r3, #0]
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800566c:	4809      	ldr	r0, [pc, #36]	@ (8005694 <HAL_FLASH_Program+0x84>)
 800566e:	f7ff ffa5 	bl	80055bc <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8005672:	692b      	ldr	r3, [r5, #16]
 8005674:	43bb      	bics	r3, r7
 8005676:	612b      	str	r3, [r5, #16]
      if (status != HAL_OK)
 8005678:	2800      	cmp	r0, #0
 800567a:	d103      	bne.n	8005684 <HAL_FLASH_Program+0x74>
    for (index = 0U; index < nbiterations; index++)
 800567c:	19e4      	adds	r4, r4, r7
 800567e:	b2e3      	uxtb	r3, r4
 8005680:	429e      	cmp	r6, r3
 8005682:	d8e1      	bhi.n	8005648 <HAL_FLASH_Program+0x38>
  __HAL_UNLOCK(&pFlash);
 8005684:	2200      	movs	r2, #0
 8005686:	4b02      	ldr	r3, [pc, #8]	@ (8005690 <HAL_FLASH_Program+0x80>)
 8005688:	761a      	strb	r2, [r3, #24]
}
 800568a:	b005      	add	sp, #20
 800568c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800568e:	46c0      	nop			@ (mov r8, r8)
 8005690:	200007b0 	.word	0x200007b0
 8005694:	0000c350 	.word	0x0000c350
 8005698:	40022000 	.word	0x40022000

0800569c <FLASH_MassErase>:
  * @retval None
  */
static void FLASH_MassErase(void)
{
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800569c:	2200      	movs	r2, #0
 800569e:	4b06      	ldr	r3, [pc, #24]	@ (80056b8 <FLASH_MassErase+0x1c>)
 80056a0:	61da      	str	r2, [r3, #28]

    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 80056a2:	4b06      	ldr	r3, [pc, #24]	@ (80056bc <FLASH_MassErase+0x20>)
 80056a4:	3204      	adds	r2, #4
 80056a6:	6919      	ldr	r1, [r3, #16]
 80056a8:	430a      	orrs	r2, r1
 80056aa:	611a      	str	r2, [r3, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80056ac:	2240      	movs	r2, #64	@ 0x40
 80056ae:	6919      	ldr	r1, [r3, #16]
 80056b0:	430a      	orrs	r2, r1
 80056b2:	611a      	str	r2, [r3, #16]
}
 80056b4:	4770      	bx	lr
 80056b6:	46c0      	nop			@ (mov r8, r8)
 80056b8:	200007b0 	.word	0x200007b0
 80056bc:	40022000 	.word	0x40022000

080056c0 <FLASH_PageErase>:
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80056c0:	2200      	movs	r2, #0
 80056c2:	4b06      	ldr	r3, [pc, #24]	@ (80056dc <FLASH_PageErase+0x1c>)
 80056c4:	61da      	str	r2, [r3, #28]

    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 80056c6:	4b06      	ldr	r3, [pc, #24]	@ (80056e0 <FLASH_PageErase+0x20>)
 80056c8:	3202      	adds	r2, #2
 80056ca:	6919      	ldr	r1, [r3, #16]
 80056cc:	430a      	orrs	r2, r1
 80056ce:	611a      	str	r2, [r3, #16]
    WRITE_REG(FLASH->AR, PageAddress);
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80056d0:	2240      	movs	r2, #64	@ 0x40
    WRITE_REG(FLASH->AR, PageAddress);
 80056d2:	6158      	str	r0, [r3, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80056d4:	6919      	ldr	r1, [r3, #16]
 80056d6:	430a      	orrs	r2, r1
 80056d8:	611a      	str	r2, [r3, #16]
}
 80056da:	4770      	bx	lr
 80056dc:	200007b0 	.word	0x200007b0
 80056e0:	40022000 	.word	0x40022000

080056e4 <HAL_FLASHEx_Erase>:
{
 80056e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(&pFlash);
 80056e6:	4f21      	ldr	r7, [pc, #132]	@ (800576c <HAL_FLASHEx_Erase+0x88>)
{
 80056e8:	0004      	movs	r4, r0
  __HAL_LOCK(&pFlash);
 80056ea:	7e3b      	ldrb	r3, [r7, #24]
{
 80056ec:	000e      	movs	r6, r1
  __HAL_LOCK(&pFlash);
 80056ee:	2002      	movs	r0, #2
 80056f0:	2b01      	cmp	r3, #1
 80056f2:	d00c      	beq.n	800570e <HAL_FLASHEx_Erase+0x2a>
 80056f4:	2301      	movs	r3, #1
 80056f6:	763b      	strb	r3, [r7, #24]
  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80056f8:	6823      	ldr	r3, [r4, #0]
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 80056fa:	481d      	ldr	r0, [pc, #116]	@ (8005770 <HAL_FLASHEx_Erase+0x8c>)
  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80056fc:	2b01      	cmp	r3, #1
 80056fe:	d112      	bne.n	8005726 <HAL_FLASHEx_Erase+0x42>
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8005700:	f7ff ff5c 	bl	80055bc <FLASH_WaitForLastOperation>
 8005704:	2800      	cmp	r0, #0
 8005706:	d003      	beq.n	8005710 <HAL_FLASHEx_Erase+0x2c>
  HAL_StatusTypeDef status = HAL_ERROR;
 8005708:	2001      	movs	r0, #1
  __HAL_UNLOCK(&pFlash);
 800570a:	2300      	movs	r3, #0
 800570c:	763b      	strb	r3, [r7, #24]
}
 800570e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        FLASH_MassErase();
 8005710:	f7ff ffc4 	bl	800569c <FLASH_MassErase>
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005714:	4816      	ldr	r0, [pc, #88]	@ (8005770 <HAL_FLASHEx_Erase+0x8c>)
 8005716:	f7ff ff51 	bl	80055bc <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 800571a:	2104      	movs	r1, #4
 800571c:	4a15      	ldr	r2, [pc, #84]	@ (8005774 <HAL_FLASHEx_Erase+0x90>)
 800571e:	6913      	ldr	r3, [r2, #16]
 8005720:	438b      	bics	r3, r1
 8005722:	6113      	str	r3, [r2, #16]
 8005724:	e7f1      	b.n	800570a <HAL_FLASHEx_Erase+0x26>
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8005726:	f7ff ff49 	bl	80055bc <FLASH_WaitForLastOperation>
 800572a:	2800      	cmp	r0, #0
 800572c:	d1ec      	bne.n	8005708 <HAL_FLASHEx_Erase+0x24>
        *PageError = 0xFFFFFFFFU;
 800572e:	2301      	movs	r3, #1
 8005730:	425b      	negs	r3, r3
 8005732:	6033      	str	r3, [r6, #0]
        for(address = pEraseInit->PageAddress;
 8005734:	6865      	ldr	r5, [r4, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8005736:	3001      	adds	r0, #1
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 8005738:	68a3      	ldr	r3, [r4, #8]
 800573a:	6862      	ldr	r2, [r4, #4]
 800573c:	029b      	lsls	r3, r3, #10
 800573e:	189b      	adds	r3, r3, r2
 8005740:	42ab      	cmp	r3, r5
 8005742:	d9e2      	bls.n	800570a <HAL_FLASHEx_Erase+0x26>
          FLASH_PageErase(address);
 8005744:	0028      	movs	r0, r5
 8005746:	f7ff ffbb 	bl	80056c0 <FLASH_PageErase>
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800574a:	4809      	ldr	r0, [pc, #36]	@ (8005770 <HAL_FLASHEx_Erase+0x8c>)
 800574c:	f7ff ff36 	bl	80055bc <FLASH_WaitForLastOperation>
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8005750:	2102      	movs	r1, #2
 8005752:	4a08      	ldr	r2, [pc, #32]	@ (8005774 <HAL_FLASHEx_Erase+0x90>)
 8005754:	6913      	ldr	r3, [r2, #16]
 8005756:	438b      	bics	r3, r1
 8005758:	6113      	str	r3, [r2, #16]
          if (status != HAL_OK)
 800575a:	2800      	cmp	r0, #0
 800575c:	d001      	beq.n	8005762 <HAL_FLASHEx_Erase+0x7e>
            *PageError = address;
 800575e:	6035      	str	r5, [r6, #0]
            break;
 8005760:	e7d3      	b.n	800570a <HAL_FLASHEx_Erase+0x26>
            address += FLASH_PAGE_SIZE)
 8005762:	2380      	movs	r3, #128	@ 0x80
 8005764:	00db      	lsls	r3, r3, #3
 8005766:	18ed      	adds	r5, r5, r3
 8005768:	e7e6      	b.n	8005738 <HAL_FLASHEx_Erase+0x54>
 800576a:	46c0      	nop			@ (mov r8, r8)
 800576c:	200007b0 	.word	0x200007b0
 8005770:	0000c350 	.word	0x0000c350
 8005774:	40022000 	.word	0x40022000

08005778 <HAL_GPIO_Init>:
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
  uint32_t position = 0x00u;
 8005778:	2300      	movs	r3, #0
{
 800577a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800577c:	b087      	sub	sp, #28
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800577e:	680a      	ldr	r2, [r1, #0]
 8005780:	0014      	movs	r4, r2
 8005782:	40dc      	lsrs	r4, r3
 8005784:	d101      	bne.n	800578a <HAL_GPIO_Init+0x12>
      }
    }

    position++;
  } 
}
 8005786:	b007      	add	sp, #28
 8005788:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800578a:	2501      	movs	r5, #1
 800578c:	0014      	movs	r4, r2
 800578e:	409d      	lsls	r5, r3
 8005790:	402c      	ands	r4, r5
 8005792:	9400      	str	r4, [sp, #0]
    if (iocurrent != 0x00u)
 8005794:	422a      	tst	r2, r5
 8005796:	d100      	bne.n	800579a <HAL_GPIO_Init+0x22>
 8005798:	e098      	b.n	80058cc <HAL_GPIO_Init+0x154>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800579a:	684a      	ldr	r2, [r1, #4]
 800579c:	005f      	lsls	r7, r3, #1
 800579e:	4694      	mov	ip, r2
 80057a0:	2203      	movs	r2, #3
 80057a2:	4664      	mov	r4, ip
 80057a4:	4022      	ands	r2, r4
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80057a6:	2403      	movs	r4, #3
 80057a8:	40bc      	lsls	r4, r7
 80057aa:	43e4      	mvns	r4, r4
 80057ac:	9401      	str	r4, [sp, #4]
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80057ae:	1e54      	subs	r4, r2, #1
 80057b0:	2c01      	cmp	r4, #1
 80057b2:	d82e      	bhi.n	8005812 <HAL_GPIO_Init+0x9a>
        temp = GPIOx->OSPEEDR;
 80057b4:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80057b6:	9c01      	ldr	r4, [sp, #4]
 80057b8:	4026      	ands	r6, r4
        temp |= (GPIO_Init->Speed << (position * 2u));
 80057ba:	68cc      	ldr	r4, [r1, #12]
 80057bc:	40bc      	lsls	r4, r7
 80057be:	4334      	orrs	r4, r6
        GPIOx->OSPEEDR = temp;
 80057c0:	6084      	str	r4, [r0, #8]
        temp = GPIOx->OTYPER;
 80057c2:	6844      	ldr	r4, [r0, #4]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80057c4:	2601      	movs	r6, #1
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80057c6:	43ac      	bics	r4, r5
 80057c8:	0025      	movs	r5, r4
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80057ca:	4664      	mov	r4, ip
 80057cc:	0924      	lsrs	r4, r4, #4
 80057ce:	4034      	ands	r4, r6
 80057d0:	409c      	lsls	r4, r3
 80057d2:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 80057d4:	6044      	str	r4, [r0, #4]
        temp = GPIOx->PUPDR;
 80057d6:	68c5      	ldr	r5, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80057d8:	9c01      	ldr	r4, [sp, #4]
 80057da:	4025      	ands	r5, r4
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80057dc:	688c      	ldr	r4, [r1, #8]
 80057de:	40bc      	lsls	r4, r7
 80057e0:	432c      	orrs	r4, r5
        GPIOx->PUPDR = temp;
 80057e2:	60c4      	str	r4, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80057e4:	2a02      	cmp	r2, #2
 80057e6:	d116      	bne.n	8005816 <HAL_GPIO_Init+0x9e>
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80057e8:	2507      	movs	r5, #7
 80057ea:	260f      	movs	r6, #15
 80057ec:	401d      	ands	r5, r3
 80057ee:	00ad      	lsls	r5, r5, #2
 80057f0:	40ae      	lsls	r6, r5
        temp = GPIOx->AFR[position >> 3u];
 80057f2:	08dc      	lsrs	r4, r3, #3
 80057f4:	00a4      	lsls	r4, r4, #2
 80057f6:	1904      	adds	r4, r0, r4
 80057f8:	9402      	str	r4, [sp, #8]
 80057fa:	6a24      	ldr	r4, [r4, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80057fc:	9603      	str	r6, [sp, #12]
 80057fe:	0026      	movs	r6, r4
 8005800:	9c03      	ldr	r4, [sp, #12]
 8005802:	43a6      	bics	r6, r4
 8005804:	0034      	movs	r4, r6
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8005806:	690e      	ldr	r6, [r1, #16]
 8005808:	40ae      	lsls	r6, r5
 800580a:	4326      	orrs	r6, r4
        GPIOx->AFR[position >> 3u] = temp;
 800580c:	9c02      	ldr	r4, [sp, #8]
 800580e:	6226      	str	r6, [r4, #32]
 8005810:	e001      	b.n	8005816 <HAL_GPIO_Init+0x9e>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005812:	2a03      	cmp	r2, #3
 8005814:	d1df      	bne.n	80057d6 <HAL_GPIO_Init+0x5e>
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8005816:	40ba      	lsls	r2, r7
      temp = GPIOx->MODER;
 8005818:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800581a:	9d01      	ldr	r5, [sp, #4]
 800581c:	4025      	ands	r5, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800581e:	432a      	orrs	r2, r5
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005820:	24c0      	movs	r4, #192	@ 0xc0
      GPIOx->MODER = temp;
 8005822:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005824:	4662      	mov	r2, ip
 8005826:	02a4      	lsls	r4, r4, #10
 8005828:	4222      	tst	r2, r4
 800582a:	d04f      	beq.n	80058cc <HAL_GPIO_Init+0x154>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800582c:	2501      	movs	r5, #1
 800582e:	4a28      	ldr	r2, [pc, #160]	@ (80058d0 <HAL_GPIO_Init+0x158>)
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8005830:	2790      	movs	r7, #144	@ 0x90
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005832:	6994      	ldr	r4, [r2, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8005834:	05ff      	lsls	r7, r7, #23
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005836:	432c      	orrs	r4, r5
 8005838:	6194      	str	r4, [r2, #24]
 800583a:	6992      	ldr	r2, [r2, #24]
        temp = SYSCFG->EXTICR[position >> 2u];
 800583c:	089c      	lsrs	r4, r3, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800583e:	402a      	ands	r2, r5
 8005840:	9205      	str	r2, [sp, #20]
 8005842:	9a05      	ldr	r2, [sp, #20]
        temp = SYSCFG->EXTICR[position >> 2u];
 8005844:	4a23      	ldr	r2, [pc, #140]	@ (80058d4 <HAL_GPIO_Init+0x15c>)
 8005846:	00a4      	lsls	r4, r4, #2
 8005848:	18a4      	adds	r4, r4, r2
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800584a:	220f      	movs	r2, #15
 800584c:	3502      	adds	r5, #2
 800584e:	401d      	ands	r5, r3
 8005850:	00ad      	lsls	r5, r5, #2
 8005852:	40aa      	lsls	r2, r5
        temp = SYSCFG->EXTICR[position >> 2u];
 8005854:	68a6      	ldr	r6, [r4, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8005856:	4396      	bics	r6, r2
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8005858:	2200      	movs	r2, #0
 800585a:	42b8      	cmp	r0, r7
 800585c:	d00c      	beq.n	8005878 <HAL_GPIO_Init+0x100>
 800585e:	4f1e      	ldr	r7, [pc, #120]	@ (80058d8 <HAL_GPIO_Init+0x160>)
 8005860:	3201      	adds	r2, #1
 8005862:	42b8      	cmp	r0, r7
 8005864:	d008      	beq.n	8005878 <HAL_GPIO_Init+0x100>
 8005866:	4f1d      	ldr	r7, [pc, #116]	@ (80058dc <HAL_GPIO_Init+0x164>)
 8005868:	3201      	adds	r2, #1
 800586a:	42b8      	cmp	r0, r7
 800586c:	d004      	beq.n	8005878 <HAL_GPIO_Init+0x100>
 800586e:	4f1c      	ldr	r7, [pc, #112]	@ (80058e0 <HAL_GPIO_Init+0x168>)
 8005870:	3203      	adds	r2, #3
 8005872:	42b8      	cmp	r0, r7
 8005874:	d100      	bne.n	8005878 <HAL_GPIO_Init+0x100>
 8005876:	3a02      	subs	r2, #2
 8005878:	40aa      	lsls	r2, r5
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800587a:	4667      	mov	r7, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800587c:	4332      	orrs	r2, r6
        SYSCFG->EXTICR[position >> 2u] = temp;
 800587e:	60a2      	str	r2, [r4, #8]
        temp = EXTI->RTSR;
 8005880:	4a18      	ldr	r2, [pc, #96]	@ (80058e4 <HAL_GPIO_Init+0x16c>)
        temp &= ~(iocurrent);
 8005882:	9c00      	ldr	r4, [sp, #0]
        temp = EXTI->RTSR;
 8005884:	6896      	ldr	r6, [r2, #8]
          temp |= iocurrent;
 8005886:	9d00      	ldr	r5, [sp, #0]
        temp &= ~(iocurrent);
 8005888:	43e4      	mvns	r4, r4
          temp |= iocurrent;
 800588a:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800588c:	02ff      	lsls	r7, r7, #11
 800588e:	d401      	bmi.n	8005894 <HAL_GPIO_Init+0x11c>
        temp &= ~(iocurrent);
 8005890:	0035      	movs	r5, r6
 8005892:	4025      	ands	r5, r4
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005894:	4667      	mov	r7, ip
        EXTI->RTSR = temp;
 8005896:	6095      	str	r5, [r2, #8]
        temp = EXTI->FTSR;
 8005898:	68d6      	ldr	r6, [r2, #12]
          temp |= iocurrent;
 800589a:	9d00      	ldr	r5, [sp, #0]
 800589c:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800589e:	02bf      	lsls	r7, r7, #10
 80058a0:	d401      	bmi.n	80058a6 <HAL_GPIO_Init+0x12e>
        temp &= ~(iocurrent);
 80058a2:	0035      	movs	r5, r6
 80058a4:	4025      	ands	r5, r4
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80058a6:	4667      	mov	r7, ip
        EXTI->FTSR = temp;
 80058a8:	60d5      	str	r5, [r2, #12]
        temp = EXTI->EMR;
 80058aa:	6856      	ldr	r6, [r2, #4]
          temp |= iocurrent;
 80058ac:	9d00      	ldr	r5, [sp, #0]
 80058ae:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80058b0:	03bf      	lsls	r7, r7, #14
 80058b2:	d401      	bmi.n	80058b8 <HAL_GPIO_Init+0x140>
        temp &= ~(iocurrent);
 80058b4:	0035      	movs	r5, r6
 80058b6:	4025      	ands	r5, r4
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80058b8:	4667      	mov	r7, ip
        EXTI->EMR = temp;
 80058ba:	6055      	str	r5, [r2, #4]
        temp = EXTI->IMR;
 80058bc:	6815      	ldr	r5, [r2, #0]
          temp |= iocurrent;
 80058be:	9e00      	ldr	r6, [sp, #0]
 80058c0:	432e      	orrs	r6, r5
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80058c2:	03ff      	lsls	r7, r7, #15
 80058c4:	d401      	bmi.n	80058ca <HAL_GPIO_Init+0x152>
        temp &= ~(iocurrent);
 80058c6:	4025      	ands	r5, r4
 80058c8:	002e      	movs	r6, r5
        EXTI->IMR = temp;
 80058ca:	6016      	str	r6, [r2, #0]
    position++;
 80058cc:	3301      	adds	r3, #1
 80058ce:	e756      	b.n	800577e <HAL_GPIO_Init+0x6>
 80058d0:	40021000 	.word	0x40021000
 80058d4:	40010000 	.word	0x40010000
 80058d8:	48000400 	.word	0x48000400
 80058dc:	48000800 	.word	0x48000800
 80058e0:	48000c00 	.word	0x48000c00
 80058e4:	40010400 	.word	0x40010400

080058e8 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80058e8:	6900      	ldr	r0, [r0, #16]
 80058ea:	4008      	ands	r0, r1
 80058ec:	1e43      	subs	r3, r0, #1
 80058ee:	4198      	sbcs	r0, r3
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
 80058f0:	b2c0      	uxtb	r0, r0
  }
 80058f2:	4770      	bx	lr

080058f4 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80058f4:	2a00      	cmp	r2, #0
 80058f6:	d001      	beq.n	80058fc <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80058f8:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80058fa:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80058fc:	6281      	str	r1, [r0, #40]	@ 0x28
}
 80058fe:	e7fc      	b.n	80058fa <HAL_GPIO_WritePin+0x6>

08005900 <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005900:	6803      	ldr	r3, [r0, #0]
 8005902:	699a      	ldr	r2, [r3, #24]
 8005904:	0792      	lsls	r2, r2, #30
 8005906:	d501      	bpl.n	800590c <I2C_Flush_TXDR+0xc>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005908:	2200      	movs	r2, #0
 800590a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800590c:	2201      	movs	r2, #1
 800590e:	6999      	ldr	r1, [r3, #24]
 8005910:	4211      	tst	r1, r2
 8005912:	d102      	bne.n	800591a <I2C_Flush_TXDR+0x1a>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005914:	6999      	ldr	r1, [r3, #24]
 8005916:	430a      	orrs	r2, r1
 8005918:	619a      	str	r2, [r3, #24]
  }
}
 800591a:	4770      	bx	lr

0800591c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800591c:	b530      	push	{r4, r5, lr}
 800591e:	9c03      	ldr	r4, [sp, #12]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8005920:	6800      	ldr	r0, [r0, #0]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005922:	4323      	orrs	r3, r4
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005924:	0412      	lsls	r2, r2, #16
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005926:	0589      	lsls	r1, r1, #22
 8005928:	431a      	orrs	r2, r3
 800592a:	0d89      	lsrs	r1, r1, #22
  MODIFY_REG(hi2c->Instance->CR2, \
 800592c:	4b05      	ldr	r3, [pc, #20]	@ (8005944 <I2C_TransferConfig+0x28>)
 800592e:	6845      	ldr	r5, [r0, #4]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005930:	430a      	orrs	r2, r1
  MODIFY_REG(hi2c->Instance->CR2, \
 8005932:	0d64      	lsrs	r4, r4, #21
 8005934:	4323      	orrs	r3, r4
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005936:	0052      	lsls	r2, r2, #1
  MODIFY_REG(hi2c->Instance->CR2, \
 8005938:	439d      	bics	r5, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800593a:	0852      	lsrs	r2, r2, #1
  MODIFY_REG(hi2c->Instance->CR2, \
 800593c:	432a      	orrs	r2, r5
 800593e:	6042      	str	r2, [r0, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8005940:	bd30      	pop	{r4, r5, pc}
 8005942:	46c0      	nop			@ (mov r8, r8)
 8005944:	03ff63ff 	.word	0x03ff63ff

08005948 <I2C_IsErrorOccurred>:
{
 8005948:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800594a:	0015      	movs	r5, r2
  uint32_t itflag   = hi2c->Instance->ISR;
 800594c:	6802      	ldr	r2, [r0, #0]
{
 800594e:	000e      	movs	r6, r1
  uint32_t itflag   = hi2c->Instance->ISR;
 8005950:	6991      	ldr	r1, [r2, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8005952:	2310      	movs	r3, #16
 8005954:	000f      	movs	r7, r1
{
 8005956:	0004      	movs	r4, r0
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8005958:	401f      	ands	r7, r3
  HAL_StatusTypeDef status = HAL_OK;
 800595a:	2000      	movs	r0, #0
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800595c:	4219      	tst	r1, r3
 800595e:	d00d      	beq.n	800597c <I2C_IsErrorOccurred+0x34>
  HAL_StatusTypeDef status = HAL_OK;
 8005960:	0007      	movs	r7, r0
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005962:	61d3      	str	r3, [r2, #28]
  uint32_t error_code = 0;
 8005964:	9001      	str	r0, [sp, #4]
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005966:	6823      	ldr	r3, [r4, #0]
 8005968:	2120      	movs	r1, #32
 800596a:	699a      	ldr	r2, [r3, #24]
 800596c:	420a      	tst	r2, r1
 800596e:	d15f      	bne.n	8005a30 <I2C_IsErrorOccurred+0xe8>
 8005970:	2f00      	cmp	r7, #0
 8005972:	d031      	beq.n	80059d8 <I2C_IsErrorOccurred+0x90>
    error_code |= HAL_I2C_ERROR_AF;
 8005974:	2704      	movs	r7, #4
    status = HAL_ERROR;
 8005976:	2001      	movs	r0, #1
    error_code |= HAL_I2C_ERROR_AF;
 8005978:	9b01      	ldr	r3, [sp, #4]
 800597a:	431f      	orrs	r7, r3
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800597c:	2280      	movs	r2, #128	@ 0x80
  itflag = hi2c->Instance->ISR;
 800597e:	6825      	ldr	r5, [r4, #0]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8005980:	0052      	lsls	r2, r2, #1
  itflag = hi2c->Instance->ISR;
 8005982:	69ab      	ldr	r3, [r5, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8005984:	4213      	tst	r3, r2
 8005986:	d002      	beq.n	800598e <I2C_IsErrorOccurred+0x46>
    error_code |= HAL_I2C_ERROR_BERR;
 8005988:	2001      	movs	r0, #1
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800598a:	61ea      	str	r2, [r5, #28]
    error_code |= HAL_I2C_ERROR_BERR;
 800598c:	4307      	orrs	r7, r0
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800598e:	2280      	movs	r2, #128	@ 0x80
 8005990:	00d2      	lsls	r2, r2, #3
 8005992:	4213      	tst	r3, r2
 8005994:	d003      	beq.n	800599e <I2C_IsErrorOccurred+0x56>
    error_code |= HAL_I2C_ERROR_OVR;
 8005996:	2108      	movs	r1, #8
    status = HAL_ERROR;
 8005998:	2001      	movs	r0, #1
    error_code |= HAL_I2C_ERROR_OVR;
 800599a:	430f      	orrs	r7, r1
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800599c:	61ea      	str	r2, [r5, #28]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800599e:	2280      	movs	r2, #128	@ 0x80
 80059a0:	0092      	lsls	r2, r2, #2
 80059a2:	4213      	tst	r3, r2
 80059a4:	d049      	beq.n	8005a3a <I2C_IsErrorOccurred+0xf2>
    error_code |= HAL_I2C_ERROR_ARLO;
 80059a6:	2302      	movs	r3, #2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80059a8:	61ea      	str	r2, [r5, #28]
    error_code |= HAL_I2C_ERROR_ARLO;
 80059aa:	431f      	orrs	r7, r3
    I2C_Flush_TXDR(hi2c);
 80059ac:	0020      	movs	r0, r4
 80059ae:	f7ff ffa7 	bl	8005900 <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 80059b2:	686b      	ldr	r3, [r5, #4]
 80059b4:	4a22      	ldr	r2, [pc, #136]	@ (8005a40 <I2C_IsErrorOccurred+0xf8>)
    __HAL_UNLOCK(hi2c);
 80059b6:	2001      	movs	r0, #1
    I2C_RESET_CR2(hi2c);
 80059b8:	4013      	ands	r3, r2
 80059ba:	606b      	str	r3, [r5, #4]
    hi2c->ErrorCode |= error_code;
 80059bc:	6c63      	ldr	r3, [r4, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80059be:	2220      	movs	r2, #32
    hi2c->ErrorCode |= error_code;
 80059c0:	433b      	orrs	r3, r7
 80059c2:	6463      	str	r3, [r4, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80059c4:	0023      	movs	r3, r4
 80059c6:	3341      	adds	r3, #65	@ 0x41
 80059c8:	701a      	strb	r2, [r3, #0]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80059ca:	0022      	movs	r2, r4
 80059cc:	2300      	movs	r3, #0
 80059ce:	3242      	adds	r2, #66	@ 0x42
    __HAL_UNLOCK(hi2c);
 80059d0:	3440      	adds	r4, #64	@ 0x40
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80059d2:	7013      	strb	r3, [r2, #0]
    __HAL_UNLOCK(hi2c);
 80059d4:	7023      	strb	r3, [r4, #0]
 80059d6:	e032      	b.n	8005a3e <I2C_IsErrorOccurred+0xf6>
      if (Timeout != HAL_MAX_DELAY)
 80059d8:	1c72      	adds	r2, r6, #1
 80059da:	d0c5      	beq.n	8005968 <I2C_IsErrorOccurred+0x20>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80059dc:	f7ff fb30 	bl	8005040 <HAL_GetTick>
 80059e0:	1b40      	subs	r0, r0, r5
 80059e2:	42b0      	cmp	r0, r6
 80059e4:	d801      	bhi.n	80059ea <I2C_IsErrorOccurred+0xa2>
 80059e6:	2e00      	cmp	r6, #0
 80059e8:	d1bd      	bne.n	8005966 <I2C_IsErrorOccurred+0x1e>
          tmp2 = hi2c->Mode;
 80059ea:	0022      	movs	r2, r4
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80059ec:	6823      	ldr	r3, [r4, #0]
          tmp2 = hi2c->Mode;
 80059ee:	3242      	adds	r2, #66	@ 0x42
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80059f0:	6858      	ldr	r0, [r3, #4]
          tmp2 = hi2c->Mode;
 80059f2:	7811      	ldrb	r1, [r2, #0]
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80059f4:	699a      	ldr	r2, [r3, #24]
          tmp2 = hi2c->Mode;
 80059f6:	b2c9      	uxtb	r1, r1
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80059f8:	0412      	lsls	r2, r2, #16
 80059fa:	d50b      	bpl.n	8005a14 <I2C_IsErrorOccurred+0xcc>
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80059fc:	2280      	movs	r2, #128	@ 0x80
 80059fe:	01d2      	lsls	r2, r2, #7
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8005a00:	4210      	tst	r0, r2
 8005a02:	d107      	bne.n	8005a14 <I2C_IsErrorOccurred+0xcc>
              (tmp1 != I2C_CR2_STOP) && \
 8005a04:	2920      	cmp	r1, #32
 8005a06:	d005      	beq.n	8005a14 <I2C_IsErrorOccurred+0xcc>
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8005a08:	6859      	ldr	r1, [r3, #4]
 8005a0a:	430a      	orrs	r2, r1
 8005a0c:	605a      	str	r2, [r3, #4]
            tickstart = HAL_GetTick();
 8005a0e:	f7ff fb17 	bl	8005040 <HAL_GetTick>
 8005a12:	0005      	movs	r5, r0
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005a14:	2220      	movs	r2, #32
 8005a16:	6823      	ldr	r3, [r4, #0]
 8005a18:	699b      	ldr	r3, [r3, #24]
 8005a1a:	4213      	tst	r3, r2
 8005a1c:	d1a3      	bne.n	8005966 <I2C_IsErrorOccurred+0x1e>
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8005a1e:	f7ff fb0f 	bl	8005040 <HAL_GetTick>
 8005a22:	1b40      	subs	r0, r0, r5
 8005a24:	2819      	cmp	r0, #25
 8005a26:	d9f5      	bls.n	8005a14 <I2C_IsErrorOccurred+0xcc>
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8005a28:	2320      	movs	r3, #32
              status = HAL_ERROR;
 8005a2a:	2701      	movs	r7, #1
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8005a2c:	9301      	str	r3, [sp, #4]
 8005a2e:	e79a      	b.n	8005966 <I2C_IsErrorOccurred+0x1e>
    if (status == HAL_OK)
 8005a30:	2f00      	cmp	r7, #0
 8005a32:	d19f      	bne.n	8005974 <I2C_IsErrorOccurred+0x2c>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005a34:	2220      	movs	r2, #32
 8005a36:	61da      	str	r2, [r3, #28]
 8005a38:	e79c      	b.n	8005974 <I2C_IsErrorOccurred+0x2c>
  if (status != HAL_OK)
 8005a3a:	2800      	cmp	r0, #0
 8005a3c:	d1b6      	bne.n	80059ac <I2C_IsErrorOccurred+0x64>
}
 8005a3e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005a40:	fe00e800 	.word	0xfe00e800

08005a44 <I2C_WaitOnTXISFlagUntilTimeout>:
{
 8005a44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a46:	0004      	movs	r4, r0
 8005a48:	000d      	movs	r5, r1
 8005a4a:	0016      	movs	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005a4c:	2702      	movs	r7, #2
 8005a4e:	6823      	ldr	r3, [r4, #0]
 8005a50:	699b      	ldr	r3, [r3, #24]
 8005a52:	423b      	tst	r3, r7
 8005a54:	d001      	beq.n	8005a5a <I2C_WaitOnTXISFlagUntilTimeout+0x16>
  return HAL_OK;
 8005a56:	2000      	movs	r0, #0
 8005a58:	e021      	b.n	8005a9e <I2C_WaitOnTXISFlagUntilTimeout+0x5a>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005a5a:	0032      	movs	r2, r6
 8005a5c:	0029      	movs	r1, r5
 8005a5e:	0020      	movs	r0, r4
 8005a60:	f7ff ff72 	bl	8005948 <I2C_IsErrorOccurred>
 8005a64:	2800      	cmp	r0, #0
 8005a66:	d119      	bne.n	8005a9c <I2C_WaitOnTXISFlagUntilTimeout+0x58>
    if (Timeout != HAL_MAX_DELAY)
 8005a68:	1c6b      	adds	r3, r5, #1
 8005a6a:	d0f0      	beq.n	8005a4e <I2C_WaitOnTXISFlagUntilTimeout+0xa>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a6c:	f7ff fae8 	bl	8005040 <HAL_GetTick>
 8005a70:	1b80      	subs	r0, r0, r6
 8005a72:	42a8      	cmp	r0, r5
 8005a74:	d801      	bhi.n	8005a7a <I2C_WaitOnTXISFlagUntilTimeout+0x36>
 8005a76:	2d00      	cmp	r5, #0
 8005a78:	d1e9      	bne.n	8005a4e <I2C_WaitOnTXISFlagUntilTimeout+0xa>
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8005a7a:	6823      	ldr	r3, [r4, #0]
 8005a7c:	6999      	ldr	r1, [r3, #24]
 8005a7e:	2302      	movs	r3, #2
 8005a80:	000a      	movs	r2, r1
 8005a82:	401a      	ands	r2, r3
 8005a84:	4219      	tst	r1, r3
 8005a86:	d1e2      	bne.n	8005a4e <I2C_WaitOnTXISFlagUntilTimeout+0xa>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005a88:	2120      	movs	r1, #32
 8005a8a:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8005a8c:	430b      	orrs	r3, r1
 8005a8e:	6463      	str	r3, [r4, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005a90:	0023      	movs	r3, r4
          __HAL_UNLOCK(hi2c);
 8005a92:	3440      	adds	r4, #64	@ 0x40
          hi2c->State = HAL_I2C_STATE_READY;
 8005a94:	3341      	adds	r3, #65	@ 0x41
 8005a96:	7019      	strb	r1, [r3, #0]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005a98:	705a      	strb	r2, [r3, #1]
          __HAL_UNLOCK(hi2c);
 8005a9a:	7022      	strb	r2, [r4, #0]
      return HAL_ERROR;
 8005a9c:	2001      	movs	r0, #1
}
 8005a9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08005aa0 <I2C_WaitOnFlagUntilTimeout>:
{
 8005aa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005aa2:	0004      	movs	r4, r0
 8005aa4:	000d      	movs	r5, r1
 8005aa6:	0017      	movs	r7, r2
 8005aa8:	001e      	movs	r6, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005aaa:	6822      	ldr	r2, [r4, #0]
 8005aac:	6993      	ldr	r3, [r2, #24]
 8005aae:	402b      	ands	r3, r5
 8005ab0:	1b5b      	subs	r3, r3, r5
 8005ab2:	4259      	negs	r1, r3
 8005ab4:	414b      	adcs	r3, r1
 8005ab6:	42bb      	cmp	r3, r7
 8005ab8:	d001      	beq.n	8005abe <I2C_WaitOnFlagUntilTimeout+0x1e>
  return HAL_OK;
 8005aba:	2000      	movs	r0, #0
 8005abc:	e01f      	b.n	8005afe <I2C_WaitOnFlagUntilTimeout+0x5e>
    if (Timeout != HAL_MAX_DELAY)
 8005abe:	1c73      	adds	r3, r6, #1
 8005ac0:	d0f4      	beq.n	8005aac <I2C_WaitOnFlagUntilTimeout+0xc>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ac2:	f7ff fabd 	bl	8005040 <HAL_GetTick>
 8005ac6:	9b06      	ldr	r3, [sp, #24]
 8005ac8:	1ac0      	subs	r0, r0, r3
 8005aca:	42b0      	cmp	r0, r6
 8005acc:	d801      	bhi.n	8005ad2 <I2C_WaitOnFlagUntilTimeout+0x32>
 8005ace:	2e00      	cmp	r6, #0
 8005ad0:	d1eb      	bne.n	8005aaa <I2C_WaitOnFlagUntilTimeout+0xa>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005ad2:	6823      	ldr	r3, [r4, #0]
 8005ad4:	699b      	ldr	r3, [r3, #24]
 8005ad6:	402b      	ands	r3, r5
 8005ad8:	1b5b      	subs	r3, r3, r5
 8005ada:	425a      	negs	r2, r3
 8005adc:	4153      	adcs	r3, r2
 8005ade:	42bb      	cmp	r3, r7
 8005ae0:	d1e3      	bne.n	8005aaa <I2C_WaitOnFlagUntilTimeout+0xa>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005ae2:	2220      	movs	r2, #32
 8005ae4:	6c63      	ldr	r3, [r4, #68]	@ 0x44
          return HAL_ERROR;
 8005ae6:	2001      	movs	r0, #1
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005ae8:	4313      	orrs	r3, r2
 8005aea:	6463      	str	r3, [r4, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005aec:	0023      	movs	r3, r4
 8005aee:	3341      	adds	r3, #65	@ 0x41
 8005af0:	701a      	strb	r2, [r3, #0]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005af2:	0022      	movs	r2, r4
 8005af4:	2300      	movs	r3, #0
 8005af6:	3242      	adds	r2, #66	@ 0x42
          __HAL_UNLOCK(hi2c);
 8005af8:	3440      	adds	r4, #64	@ 0x40
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005afa:	7013      	strb	r3, [r2, #0]
          __HAL_UNLOCK(hi2c);
 8005afc:	7023      	strb	r3, [r4, #0]
}
 8005afe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08005b00 <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 8005b00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b02:	0004      	movs	r4, r0
 8005b04:	000e      	movs	r6, r1
 8005b06:	0017      	movs	r7, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005b08:	2520      	movs	r5, #32
 8005b0a:	6823      	ldr	r3, [r4, #0]
 8005b0c:	699b      	ldr	r3, [r3, #24]
 8005b0e:	422b      	tst	r3, r5
 8005b10:	d001      	beq.n	8005b16 <I2C_WaitOnSTOPFlagUntilTimeout+0x16>
  return HAL_OK;
 8005b12:	2000      	movs	r0, #0
 8005b14:	e01d      	b.n	8005b52 <I2C_WaitOnSTOPFlagUntilTimeout+0x52>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005b16:	003a      	movs	r2, r7
 8005b18:	0031      	movs	r1, r6
 8005b1a:	0020      	movs	r0, r4
 8005b1c:	f7ff ff14 	bl	8005948 <I2C_IsErrorOccurred>
 8005b20:	2800      	cmp	r0, #0
 8005b22:	d115      	bne.n	8005b50 <I2C_WaitOnSTOPFlagUntilTimeout+0x50>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b24:	f7ff fa8c 	bl	8005040 <HAL_GetTick>
 8005b28:	1bc0      	subs	r0, r0, r7
 8005b2a:	42b0      	cmp	r0, r6
 8005b2c:	d801      	bhi.n	8005b32 <I2C_WaitOnSTOPFlagUntilTimeout+0x32>
 8005b2e:	2e00      	cmp	r6, #0
 8005b30:	d1eb      	bne.n	8005b0a <I2C_WaitOnSTOPFlagUntilTimeout+0xa>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8005b32:	6823      	ldr	r3, [r4, #0]
 8005b34:	699b      	ldr	r3, [r3, #24]
 8005b36:	001a      	movs	r2, r3
 8005b38:	402a      	ands	r2, r5
 8005b3a:	422b      	tst	r3, r5
 8005b3c:	d1e5      	bne.n	8005b0a <I2C_WaitOnSTOPFlagUntilTimeout+0xa>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005b3e:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8005b40:	432b      	orrs	r3, r5
 8005b42:	6463      	str	r3, [r4, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005b44:	0023      	movs	r3, r4
        __HAL_UNLOCK(hi2c);
 8005b46:	3440      	adds	r4, #64	@ 0x40
        hi2c->State = HAL_I2C_STATE_READY;
 8005b48:	3341      	adds	r3, #65	@ 0x41
 8005b4a:	701d      	strb	r5, [r3, #0]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b4c:	705a      	strb	r2, [r3, #1]
        __HAL_UNLOCK(hi2c);
 8005b4e:	7022      	strb	r2, [r4, #0]
      return HAL_ERROR;
 8005b50:	2001      	movs	r0, #1
}
 8005b52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08005b54 <I2C_WaitOnRXNEFlagUntilTimeout>:
{
 8005b54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b56:	0004      	movs	r4, r0
 8005b58:	000d      	movs	r5, r1
 8005b5a:	0016      	movs	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005b5c:	2704      	movs	r7, #4
 8005b5e:	6823      	ldr	r3, [r4, #0]
 8005b60:	699b      	ldr	r3, [r3, #24]
 8005b62:	423b      	tst	r3, r7
 8005b64:	d111      	bne.n	8005b8a <I2C_WaitOnRXNEFlagUntilTimeout+0x36>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005b66:	0032      	movs	r2, r6
 8005b68:	0029      	movs	r1, r5
 8005b6a:	0020      	movs	r0, r4
 8005b6c:	f7ff feec 	bl	8005948 <I2C_IsErrorOccurred>
 8005b70:	2800      	cmp	r0, #0
 8005b72:	d123      	bne.n	8005bbc <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005b74:	2120      	movs	r1, #32
 8005b76:	6823      	ldr	r3, [r4, #0]
 8005b78:	699a      	ldr	r2, [r3, #24]
 8005b7a:	420a      	tst	r2, r1
 8005b7c:	d022      	beq.n	8005bc4 <I2C_WaitOnRXNEFlagUntilTimeout+0x70>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8005b7e:	699a      	ldr	r2, [r3, #24]
 8005b80:	423a      	tst	r2, r7
 8005b82:	d004      	beq.n	8005b8e <I2C_WaitOnRXNEFlagUntilTimeout+0x3a>
 8005b84:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
 8005b86:	2a00      	cmp	r2, #0
 8005b88:	d001      	beq.n	8005b8e <I2C_WaitOnRXNEFlagUntilTimeout+0x3a>
        return HAL_OK;
 8005b8a:	2000      	movs	r0, #0
}
 8005b8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005b8e:	6999      	ldr	r1, [r3, #24]
 8005b90:	2210      	movs	r2, #16
 8005b92:	0008      	movs	r0, r1
 8005b94:	4010      	ands	r0, r2
 8005b96:	4211      	tst	r1, r2
 8005b98:	d012      	beq.n	8005bc0 <I2C_WaitOnRXNEFlagUntilTimeout+0x6c>
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005b9a:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8005b9c:	3a0c      	subs	r2, #12
 8005b9e:	6462      	str	r2, [r4, #68]	@ 0x44
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005ba0:	2120      	movs	r1, #32
 8005ba2:	61d9      	str	r1, [r3, #28]
        I2C_RESET_CR2(hi2c);
 8005ba4:	685a      	ldr	r2, [r3, #4]
 8005ba6:	4811      	ldr	r0, [pc, #68]	@ (8005bec <I2C_WaitOnRXNEFlagUntilTimeout+0x98>)
 8005ba8:	4002      	ands	r2, r0
 8005baa:	605a      	str	r2, [r3, #4]
        hi2c->State = HAL_I2C_STATE_READY;
 8005bac:	0023      	movs	r3, r4
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005bae:	2200      	movs	r2, #0
        hi2c->State = HAL_I2C_STATE_READY;
 8005bb0:	3341      	adds	r3, #65	@ 0x41
 8005bb2:	7019      	strb	r1, [r3, #0]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005bb4:	705a      	strb	r2, [r3, #1]
        __HAL_UNLOCK(hi2c);
 8005bb6:	2300      	movs	r3, #0
 8005bb8:	3440      	adds	r4, #64	@ 0x40
 8005bba:	7023      	strb	r3, [r4, #0]
      return HAL_ERROR;
 8005bbc:	2001      	movs	r0, #1
 8005bbe:	e7e5      	b.n	8005b8c <I2C_WaitOnRXNEFlagUntilTimeout+0x38>
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005bc0:	6460      	str	r0, [r4, #68]	@ 0x44
 8005bc2:	e7ed      	b.n	8005ba0 <I2C_WaitOnRXNEFlagUntilTimeout+0x4c>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005bc4:	f7ff fa3c 	bl	8005040 <HAL_GetTick>
 8005bc8:	1b80      	subs	r0, r0, r6
 8005bca:	42a8      	cmp	r0, r5
 8005bcc:	d801      	bhi.n	8005bd2 <I2C_WaitOnRXNEFlagUntilTimeout+0x7e>
 8005bce:	2d00      	cmp	r5, #0
 8005bd0:	d1c5      	bne.n	8005b5e <I2C_WaitOnRXNEFlagUntilTimeout+0xa>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8005bd2:	6823      	ldr	r3, [r4, #0]
 8005bd4:	699b      	ldr	r3, [r3, #24]
 8005bd6:	423b      	tst	r3, r7
 8005bd8:	d1c1      	bne.n	8005b5e <I2C_WaitOnRXNEFlagUntilTimeout+0xa>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005bda:	2220      	movs	r2, #32
 8005bdc:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8005bde:	4313      	orrs	r3, r2
 8005be0:	6463      	str	r3, [r4, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005be2:	0023      	movs	r3, r4
 8005be4:	3341      	adds	r3, #65	@ 0x41
 8005be6:	701a      	strb	r2, [r3, #0]
        return HAL_ERROR;
 8005be8:	e7e5      	b.n	8005bb6 <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
 8005bea:	46c0      	nop			@ (mov r8, r8)
 8005bec:	fe00e800 	.word	0xfe00e800

08005bf0 <HAL_I2C_Init>:
{
 8005bf0:	b570      	push	{r4, r5, r6, lr}
 8005bf2:	0004      	movs	r4, r0
    return HAL_ERROR;
 8005bf4:	2001      	movs	r0, #1
  if (hi2c == NULL)
 8005bf6:	2c00      	cmp	r4, #0
 8005bf8:	d03f      	beq.n	8005c7a <HAL_I2C_Init+0x8a>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005bfa:	0025      	movs	r5, r4
 8005bfc:	3541      	adds	r5, #65	@ 0x41
 8005bfe:	782b      	ldrb	r3, [r5, #0]
 8005c00:	b2da      	uxtb	r2, r3
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d105      	bne.n	8005c12 <HAL_I2C_Init+0x22>
    hi2c->Lock = HAL_UNLOCKED;
 8005c06:	0023      	movs	r3, r4
 8005c08:	3340      	adds	r3, #64	@ 0x40
    HAL_I2C_MspInit(hi2c);
 8005c0a:	0020      	movs	r0, r4
    hi2c->Lock = HAL_UNLOCKED;
 8005c0c:	701a      	strb	r2, [r3, #0]
    HAL_I2C_MspInit(hi2c);
 8005c0e:	f7ff f8bb 	bl	8004d88 <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8005c12:	2324      	movs	r3, #36	@ 0x24
  __HAL_I2C_DISABLE(hi2c);
 8005c14:	2101      	movs	r1, #1
  hi2c->State = HAL_I2C_STATE_BUSY;
 8005c16:	702b      	strb	r3, [r5, #0]
  __HAL_I2C_DISABLE(hi2c);
 8005c18:	6823      	ldr	r3, [r4, #0]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005c1a:	68e0      	ldr	r0, [r4, #12]
  __HAL_I2C_DISABLE(hi2c);
 8005c1c:	681a      	ldr	r2, [r3, #0]
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005c1e:	68a6      	ldr	r6, [r4, #8]
  __HAL_I2C_DISABLE(hi2c);
 8005c20:	438a      	bics	r2, r1
 8005c22:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005c24:	491a      	ldr	r1, [pc, #104]	@ (8005c90 <HAL_I2C_Init+0xa0>)
 8005c26:	6862      	ldr	r2, [r4, #4]
 8005c28:	400a      	ands	r2, r1
 8005c2a:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005c2c:	689a      	ldr	r2, [r3, #8]
 8005c2e:	4919      	ldr	r1, [pc, #100]	@ (8005c94 <HAL_I2C_Init+0xa4>)
 8005c30:	400a      	ands	r2, r1
 8005c32:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005c34:	2801      	cmp	r0, #1
 8005c36:	d121      	bne.n	8005c7c <HAL_I2C_Init+0x8c>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005c38:	2280      	movs	r2, #128	@ 0x80
 8005c3a:	0212      	lsls	r2, r2, #8
 8005c3c:	4332      	orrs	r2, r6
 8005c3e:	609a      	str	r2, [r3, #8]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005c40:	6858      	ldr	r0, [r3, #4]
 8005c42:	4a15      	ldr	r2, [pc, #84]	@ (8005c98 <HAL_I2C_Init+0xa8>)
 8005c44:	4302      	orrs	r2, r0
 8005c46:	605a      	str	r2, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005c48:	68da      	ldr	r2, [r3, #12]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005c4a:	2000      	movs	r0, #0
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005c4c:	400a      	ands	r2, r1
 8005c4e:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005c50:	6961      	ldr	r1, [r4, #20]
 8005c52:	6922      	ldr	r2, [r4, #16]
 8005c54:	430a      	orrs	r2, r1
                          (hi2c->Init.OwnAddress2Masks << 8));
 8005c56:	69a1      	ldr	r1, [r4, #24]
 8005c58:	0209      	lsls	r1, r1, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005c5a:	430a      	orrs	r2, r1
 8005c5c:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005c5e:	6a21      	ldr	r1, [r4, #32]
 8005c60:	69e2      	ldr	r2, [r4, #28]
 8005c62:	430a      	orrs	r2, r1
 8005c64:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 8005c66:	2201      	movs	r2, #1
 8005c68:	6819      	ldr	r1, [r3, #0]
 8005c6a:	430a      	orrs	r2, r1
 8005c6c:	601a      	str	r2, [r3, #0]
  hi2c->State = HAL_I2C_STATE_READY;
 8005c6e:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005c70:	6460      	str	r0, [r4, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005c72:	702b      	strb	r3, [r5, #0]
  hi2c->PreviousState = I2C_STATE_NONE;
 8005c74:	6320      	str	r0, [r4, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c76:	3442      	adds	r4, #66	@ 0x42
 8005c78:	7020      	strb	r0, [r4, #0]
}
 8005c7a:	bd70      	pop	{r4, r5, r6, pc}
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005c7c:	2284      	movs	r2, #132	@ 0x84
 8005c7e:	0212      	lsls	r2, r2, #8
 8005c80:	4332      	orrs	r2, r6
 8005c82:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005c84:	2802      	cmp	r0, #2
 8005c86:	d1db      	bne.n	8005c40 <HAL_I2C_Init+0x50>
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8005c88:	2280      	movs	r2, #128	@ 0x80
 8005c8a:	0112      	lsls	r2, r2, #4
 8005c8c:	605a      	str	r2, [r3, #4]
 8005c8e:	e7d7      	b.n	8005c40 <HAL_I2C_Init+0x50>
 8005c90:	f0ffffff 	.word	0xf0ffffff
 8005c94:	ffff7fff 	.word	0xffff7fff
 8005c98:	02008000 	.word	0x02008000

08005c9c <HAL_I2C_Master_Transmit>:
{
 8005c9c:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8005c9e:	0006      	movs	r6, r0
{
 8005ca0:	b085      	sub	sp, #20
 8005ca2:	9202      	str	r2, [sp, #8]
 8005ca4:	9303      	str	r3, [sp, #12]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8005ca6:	3641      	adds	r6, #65	@ 0x41
 8005ca8:	7833      	ldrb	r3, [r6, #0]
{
 8005caa:	0004      	movs	r4, r0
 8005cac:	000f      	movs	r7, r1
    __HAL_LOCK(hi2c);
 8005cae:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8005cb0:	2b20      	cmp	r3, #32
 8005cb2:	d114      	bne.n	8005cde <HAL_I2C_Master_Transmit+0x42>
    __HAL_LOCK(hi2c);
 8005cb4:	0023      	movs	r3, r4
 8005cb6:	3340      	adds	r3, #64	@ 0x40
 8005cb8:	781a      	ldrb	r2, [r3, #0]
 8005cba:	2a01      	cmp	r2, #1
 8005cbc:	d00f      	beq.n	8005cde <HAL_I2C_Master_Transmit+0x42>
 8005cbe:	2201      	movs	r2, #1
 8005cc0:	701a      	strb	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8005cc2:	f7ff f9bd 	bl	8005040 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005cc6:	2180      	movs	r1, #128	@ 0x80
    tickstart = HAL_GetTick();
 8005cc8:	0005      	movs	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005cca:	9000      	str	r0, [sp, #0]
 8005ccc:	2319      	movs	r3, #25
 8005cce:	2201      	movs	r2, #1
 8005cd0:	0020      	movs	r0, r4
 8005cd2:	0209      	lsls	r1, r1, #8
 8005cd4:	f7ff fee4 	bl	8005aa0 <I2C_WaitOnFlagUntilTimeout>
 8005cd8:	2800      	cmp	r0, #0
 8005cda:	d002      	beq.n	8005ce2 <HAL_I2C_Master_Transmit+0x46>
      return HAL_ERROR;
 8005cdc:	2001      	movs	r0, #1
}
 8005cde:	b005      	add	sp, #20
 8005ce0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005ce2:	2321      	movs	r3, #33	@ 0x21
 8005ce4:	7033      	strb	r3, [r6, #0]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8005ce6:	0026      	movs	r6, r4
 8005ce8:	3b11      	subs	r3, #17
 8005cea:	3642      	adds	r6, #66	@ 0x42
 8005cec:	7033      	strb	r3, [r6, #0]
    hi2c->pBuffPtr  = pData;
 8005cee:	9b02      	ldr	r3, [sp, #8]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005cf0:	6460      	str	r0, [r4, #68]	@ 0x44
    hi2c->pBuffPtr  = pData;
 8005cf2:	6263      	str	r3, [r4, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005cf4:	9b03      	ldr	r3, [sp, #12]
    hi2c->XferISR   = NULL;
 8005cf6:	6360      	str	r0, [r4, #52]	@ 0x34
    hi2c->XferCount = Size;
 8005cf8:	8563      	strh	r3, [r4, #42]	@ 0x2a
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005cfa:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8005cfc:	4b2b      	ldr	r3, [pc, #172]	@ (8005dac <HAL_I2C_Master_Transmit+0x110>)
 8005cfe:	2aff      	cmp	r2, #255	@ 0xff
 8005d00:	d920      	bls.n	8005d44 <HAL_I2C_Master_Transmit+0xa8>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005d02:	22ff      	movs	r2, #255	@ 0xff
 8005d04:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005d06:	9300      	str	r3, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005d08:	2380      	movs	r3, #128	@ 0x80
 8005d0a:	045b      	lsls	r3, r3, #17
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005d0c:	0039      	movs	r1, r7
 8005d0e:	0020      	movs	r0, r4
 8005d10:	f7ff fe04 	bl	800591c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8005d14:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005d16:	002a      	movs	r2, r5
 8005d18:	0020      	movs	r0, r4
 8005d1a:	990a      	ldr	r1, [sp, #40]	@ 0x28
    while (hi2c->XferCount > 0U)
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d119      	bne.n	8005d54 <HAL_I2C_Master_Transmit+0xb8>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005d20:	f7ff feee 	bl	8005b00 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005d24:	2800      	cmp	r0, #0
 8005d26:	d1d9      	bne.n	8005cdc <HAL_I2C_Master_Transmit+0x40>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005d28:	2120      	movs	r1, #32
 8005d2a:	6823      	ldr	r3, [r4, #0]
    I2C_RESET_CR2(hi2c);
 8005d2c:	4d20      	ldr	r5, [pc, #128]	@ (8005db0 <HAL_I2C_Master_Transmit+0x114>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005d2e:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8005d30:	685a      	ldr	r2, [r3, #4]
 8005d32:	402a      	ands	r2, r5
 8005d34:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8005d36:	0023      	movs	r3, r4
    __HAL_UNLOCK(hi2c);
 8005d38:	3440      	adds	r4, #64	@ 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 8005d3a:	3341      	adds	r3, #65	@ 0x41
 8005d3c:	7019      	strb	r1, [r3, #0]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005d3e:	7030      	strb	r0, [r6, #0]
    __HAL_UNLOCK(hi2c);
 8005d40:	7020      	strb	r0, [r4, #0]
    return HAL_OK;
 8005d42:	e7cc      	b.n	8005cde <HAL_I2C_Master_Transmit+0x42>
      hi2c->XferSize = hi2c->XferCount;
 8005d44:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8005d46:	b292      	uxth	r2, r2
 8005d48:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005d4a:	b2d2      	uxtb	r2, r2
 8005d4c:	9300      	str	r3, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005d4e:	2380      	movs	r3, #128	@ 0x80
 8005d50:	049b      	lsls	r3, r3, #18
 8005d52:	e7db      	b.n	8005d0c <HAL_I2C_Master_Transmit+0x70>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005d54:	f7ff fe76 	bl	8005a44 <I2C_WaitOnTXISFlagUntilTimeout>
 8005d58:	2800      	cmp	r0, #0
 8005d5a:	d1bf      	bne.n	8005cdc <HAL_I2C_Master_Transmit+0x40>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005d5c:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8005d5e:	6822      	ldr	r2, [r4, #0]
 8005d60:	7819      	ldrb	r1, [r3, #0]
      hi2c->pBuffPtr++;
 8005d62:	3301      	adds	r3, #1
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005d64:	6291      	str	r1, [r2, #40]	@ 0x28
      hi2c->pBuffPtr++;
 8005d66:	6263      	str	r3, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 8005d68:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8005d6a:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
      hi2c->XferCount--;
 8005d6c:	3b01      	subs	r3, #1
 8005d6e:	b29b      	uxth	r3, r3
 8005d70:	8563      	strh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8005d72:	3a01      	subs	r2, #1
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005d74:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8005d76:	b292      	uxth	r2, r2
 8005d78:	8522      	strh	r2, [r4, #40]	@ 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d0ca      	beq.n	8005d14 <HAL_I2C_Master_Transmit+0x78>
 8005d7e:	2a00      	cmp	r2, #0
 8005d80:	d1c8      	bne.n	8005d14 <HAL_I2C_Master_Transmit+0x78>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005d82:	2180      	movs	r1, #128	@ 0x80
 8005d84:	0020      	movs	r0, r4
 8005d86:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005d88:	9500      	str	r5, [sp, #0]
 8005d8a:	f7ff fe89 	bl	8005aa0 <I2C_WaitOnFlagUntilTimeout>
 8005d8e:	2800      	cmp	r0, #0
 8005d90:	d1a4      	bne.n	8005cdc <HAL_I2C_Master_Transmit+0x40>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005d92:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8005d94:	2bff      	cmp	r3, #255	@ 0xff
 8005d96:	d903      	bls.n	8005da0 <HAL_I2C_Master_Transmit+0x104>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005d98:	22ff      	movs	r2, #255	@ 0xff
 8005d9a:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005d9c:	9000      	str	r0, [sp, #0]
 8005d9e:	e7b3      	b.n	8005d08 <HAL_I2C_Master_Transmit+0x6c>
          hi2c->XferSize = hi2c->XferCount;
 8005da0:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8005da2:	b292      	uxth	r2, r2
 8005da4:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005da6:	b2d2      	uxtb	r2, r2
 8005da8:	9000      	str	r0, [sp, #0]
 8005daa:	e7d0      	b.n	8005d4e <HAL_I2C_Master_Transmit+0xb2>
 8005dac:	80002000 	.word	0x80002000
 8005db0:	fe00e800 	.word	0xfe00e800

08005db4 <HAL_I2C_Master_Receive>:
{
 8005db4:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8005db6:	0006      	movs	r6, r0
{
 8005db8:	b085      	sub	sp, #20
 8005dba:	9202      	str	r2, [sp, #8]
 8005dbc:	9303      	str	r3, [sp, #12]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8005dbe:	3641      	adds	r6, #65	@ 0x41
 8005dc0:	7833      	ldrb	r3, [r6, #0]
{
 8005dc2:	0004      	movs	r4, r0
 8005dc4:	000f      	movs	r7, r1
    __HAL_LOCK(hi2c);
 8005dc6:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8005dc8:	2b20      	cmp	r3, #32
 8005dca:	d114      	bne.n	8005df6 <HAL_I2C_Master_Receive+0x42>
    __HAL_LOCK(hi2c);
 8005dcc:	0023      	movs	r3, r4
 8005dce:	3340      	adds	r3, #64	@ 0x40
 8005dd0:	781a      	ldrb	r2, [r3, #0]
 8005dd2:	2a01      	cmp	r2, #1
 8005dd4:	d00f      	beq.n	8005df6 <HAL_I2C_Master_Receive+0x42>
 8005dd6:	2201      	movs	r2, #1
 8005dd8:	701a      	strb	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8005dda:	f7ff f931 	bl	8005040 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005dde:	2180      	movs	r1, #128	@ 0x80
    tickstart = HAL_GetTick();
 8005de0:	0005      	movs	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005de2:	9000      	str	r0, [sp, #0]
 8005de4:	2319      	movs	r3, #25
 8005de6:	2201      	movs	r2, #1
 8005de8:	0020      	movs	r0, r4
 8005dea:	0209      	lsls	r1, r1, #8
 8005dec:	f7ff fe58 	bl	8005aa0 <I2C_WaitOnFlagUntilTimeout>
 8005df0:	2800      	cmp	r0, #0
 8005df2:	d002      	beq.n	8005dfa <HAL_I2C_Master_Receive+0x46>
      return HAL_ERROR;
 8005df4:	2001      	movs	r0, #1
}
 8005df6:	b005      	add	sp, #20
 8005df8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005dfa:	2322      	movs	r3, #34	@ 0x22
 8005dfc:	7033      	strb	r3, [r6, #0]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8005dfe:	0026      	movs	r6, r4
 8005e00:	3b12      	subs	r3, #18
 8005e02:	3642      	adds	r6, #66	@ 0x42
 8005e04:	7033      	strb	r3, [r6, #0]
    hi2c->pBuffPtr  = pData;
 8005e06:	9b02      	ldr	r3, [sp, #8]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005e08:	6460      	str	r0, [r4, #68]	@ 0x44
    hi2c->pBuffPtr  = pData;
 8005e0a:	6263      	str	r3, [r4, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005e0c:	9b03      	ldr	r3, [sp, #12]
    hi2c->XferISR   = NULL;
 8005e0e:	6360      	str	r0, [r4, #52]	@ 0x34
    hi2c->XferCount = Size;
 8005e10:	8563      	strh	r3, [r4, #42]	@ 0x2a
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005e12:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8005e14:	4b2c      	ldr	r3, [pc, #176]	@ (8005ec8 <HAL_I2C_Master_Receive+0x114>)
 8005e16:	2aff      	cmp	r2, #255	@ 0xff
 8005e18:	d920      	bls.n	8005e5c <HAL_I2C_Master_Receive+0xa8>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005e1a:	22ff      	movs	r2, #255	@ 0xff
 8005e1c:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005e1e:	9300      	str	r3, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005e20:	2380      	movs	r3, #128	@ 0x80
 8005e22:	045b      	lsls	r3, r3, #17
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005e24:	0039      	movs	r1, r7
 8005e26:	0020      	movs	r0, r4
 8005e28:	f7ff fd78 	bl	800591c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8005e2c:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005e2e:	002a      	movs	r2, r5
 8005e30:	0020      	movs	r0, r4
 8005e32:	990a      	ldr	r1, [sp, #40]	@ 0x28
    while (hi2c->XferCount > 0U)
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d119      	bne.n	8005e6c <HAL_I2C_Master_Receive+0xb8>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005e38:	f7ff fe62 	bl	8005b00 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005e3c:	2800      	cmp	r0, #0
 8005e3e:	d1d9      	bne.n	8005df4 <HAL_I2C_Master_Receive+0x40>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005e40:	2120      	movs	r1, #32
 8005e42:	6823      	ldr	r3, [r4, #0]
    I2C_RESET_CR2(hi2c);
 8005e44:	4d21      	ldr	r5, [pc, #132]	@ (8005ecc <HAL_I2C_Master_Receive+0x118>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005e46:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8005e48:	685a      	ldr	r2, [r3, #4]
 8005e4a:	402a      	ands	r2, r5
 8005e4c:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8005e4e:	0023      	movs	r3, r4
    __HAL_UNLOCK(hi2c);
 8005e50:	3440      	adds	r4, #64	@ 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 8005e52:	3341      	adds	r3, #65	@ 0x41
 8005e54:	7019      	strb	r1, [r3, #0]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005e56:	7030      	strb	r0, [r6, #0]
    __HAL_UNLOCK(hi2c);
 8005e58:	7020      	strb	r0, [r4, #0]
    return HAL_OK;
 8005e5a:	e7cc      	b.n	8005df6 <HAL_I2C_Master_Receive+0x42>
      hi2c->XferSize = hi2c->XferCount;
 8005e5c:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8005e5e:	b292      	uxth	r2, r2
 8005e60:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005e62:	b2d2      	uxtb	r2, r2
 8005e64:	9300      	str	r3, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005e66:	2380      	movs	r3, #128	@ 0x80
 8005e68:	049b      	lsls	r3, r3, #18
 8005e6a:	e7db      	b.n	8005e24 <HAL_I2C_Master_Receive+0x70>
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005e6c:	f7ff fe72 	bl	8005b54 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005e70:	2800      	cmp	r0, #0
 8005e72:	d1bf      	bne.n	8005df4 <HAL_I2C_Master_Receive+0x40>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005e74:	6823      	ldr	r3, [r4, #0]
 8005e76:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005e78:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8005e7a:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 8005e7c:	6a63      	ldr	r3, [r4, #36]	@ 0x24
      hi2c->XferSize--;
 8005e7e:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
      hi2c->pBuffPtr++;
 8005e80:	3301      	adds	r3, #1
 8005e82:	6263      	str	r3, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 8005e84:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8005e86:	3a01      	subs	r2, #1
      hi2c->XferCount--;
 8005e88:	3b01      	subs	r3, #1
 8005e8a:	b29b      	uxth	r3, r3
 8005e8c:	8563      	strh	r3, [r4, #42]	@ 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005e8e:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8005e90:	b292      	uxth	r2, r2
 8005e92:	8522      	strh	r2, [r4, #40]	@ 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d0c9      	beq.n	8005e2c <HAL_I2C_Master_Receive+0x78>
 8005e98:	2a00      	cmp	r2, #0
 8005e9a:	d1c7      	bne.n	8005e2c <HAL_I2C_Master_Receive+0x78>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005e9c:	2180      	movs	r1, #128	@ 0x80
 8005e9e:	0020      	movs	r0, r4
 8005ea0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005ea2:	9500      	str	r5, [sp, #0]
 8005ea4:	f7ff fdfc 	bl	8005aa0 <I2C_WaitOnFlagUntilTimeout>
 8005ea8:	2800      	cmp	r0, #0
 8005eaa:	d1a3      	bne.n	8005df4 <HAL_I2C_Master_Receive+0x40>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005eac:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8005eae:	2bff      	cmp	r3, #255	@ 0xff
 8005eb0:	d903      	bls.n	8005eba <HAL_I2C_Master_Receive+0x106>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005eb2:	22ff      	movs	r2, #255	@ 0xff
 8005eb4:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005eb6:	9000      	str	r0, [sp, #0]
 8005eb8:	e7b2      	b.n	8005e20 <HAL_I2C_Master_Receive+0x6c>
          hi2c->XferSize = hi2c->XferCount;
 8005eba:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8005ebc:	b292      	uxth	r2, r2
 8005ebe:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005ec0:	b2d2      	uxtb	r2, r2
 8005ec2:	9000      	str	r0, [sp, #0]
 8005ec4:	e7cf      	b.n	8005e66 <HAL_I2C_Master_Receive+0xb2>
 8005ec6:	46c0      	nop			@ (mov r8, r8)
 8005ec8:	80002400 	.word	0x80002400
 8005ecc:	fe00e800 	.word	0xfe00e800

08005ed0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005ed0:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005ed2:	0004      	movs	r4, r0
 8005ed4:	3441      	adds	r4, #65	@ 0x41
 8005ed6:	7822      	ldrb	r2, [r4, #0]
{
 8005ed8:	0003      	movs	r3, r0
 8005eda:	000f      	movs	r7, r1
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005edc:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8005ede:	b2d6      	uxtb	r6, r2
 8005ee0:	2a20      	cmp	r2, #32
 8005ee2:	d118      	bne.n	8005f16 <HAL_I2CEx_ConfigAnalogFilter+0x46>
    __HAL_LOCK(hi2c);
 8005ee4:	001d      	movs	r5, r3
 8005ee6:	3540      	adds	r5, #64	@ 0x40
 8005ee8:	782a      	ldrb	r2, [r5, #0]
 8005eea:	2a01      	cmp	r2, #1
 8005eec:	d013      	beq.n	8005f16 <HAL_I2CEx_ConfigAnalogFilter+0x46>

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005eee:	2224      	movs	r2, #36	@ 0x24
 8005ef0:	7022      	strb	r2, [r4, #0]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	3a23      	subs	r2, #35	@ 0x23
 8005ef6:	6819      	ldr	r1, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005ef8:	4807      	ldr	r0, [pc, #28]	@ (8005f18 <HAL_I2CEx_ConfigAnalogFilter+0x48>)
    __HAL_I2C_DISABLE(hi2c);
 8005efa:	4391      	bics	r1, r2
 8005efc:	6019      	str	r1, [r3, #0]
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005efe:	6819      	ldr	r1, [r3, #0]
 8005f00:	4001      	ands	r1, r0
    __HAL_I2C_ENABLE(hi2c);

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005f02:	2000      	movs	r0, #0
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005f04:	6019      	str	r1, [r3, #0]
    hi2c->Instance->CR1 |= AnalogFilter;
 8005f06:	6819      	ldr	r1, [r3, #0]
 8005f08:	4339      	orrs	r1, r7
 8005f0a:	6019      	str	r1, [r3, #0]
    __HAL_I2C_ENABLE(hi2c);
 8005f0c:	6819      	ldr	r1, [r3, #0]
 8005f0e:	430a      	orrs	r2, r1
 8005f10:	601a      	str	r2, [r3, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8005f12:	7026      	strb	r6, [r4, #0]
    __HAL_UNLOCK(hi2c);
 8005f14:	7028      	strb	r0, [r5, #0]
  }
  else
  {
    return HAL_BUSY;
  }
}
 8005f16:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005f18:	ffffefff 	.word	0xffffefff

08005f1c <HAL_I2CEx_ConfigDigitalFilter>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005f1c:	0002      	movs	r2, r0
{
 8005f1e:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8005f20:	3241      	adds	r2, #65	@ 0x41
 8005f22:	7814      	ldrb	r4, [r2, #0]
{
 8005f24:	0003      	movs	r3, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 8005f26:	b2e5      	uxtb	r5, r4
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005f28:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8005f2a:	2c20      	cmp	r4, #32
 8005f2c:	d117      	bne.n	8005f5e <HAL_I2CEx_ConfigDigitalFilter+0x42>
    __HAL_LOCK(hi2c);
 8005f2e:	001c      	movs	r4, r3
 8005f30:	3440      	adds	r4, #64	@ 0x40
 8005f32:	7826      	ldrb	r6, [r4, #0]
 8005f34:	2e01      	cmp	r6, #1
 8005f36:	d012      	beq.n	8005f5e <HAL_I2CEx_ConfigDigitalFilter+0x42>

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005f38:	3022      	adds	r0, #34	@ 0x22
 8005f3a:	7010      	strb	r0, [r2, #0]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	3823      	subs	r0, #35	@ 0x23
 8005f40:	681e      	ldr	r6, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005f42:	4f07      	ldr	r7, [pc, #28]	@ (8005f60 <HAL_I2CEx_ConfigDigitalFilter+0x44>)
    __HAL_I2C_DISABLE(hi2c);
 8005f44:	4386      	bics	r6, r0
 8005f46:	601e      	str	r6, [r3, #0]
    tmpreg = hi2c->Instance->CR1;
 8005f48:	681e      	ldr	r6, [r3, #0]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005f4a:	0209      	lsls	r1, r1, #8
    tmpreg &= ~(I2C_CR1_DNF);
 8005f4c:	403e      	ands	r6, r7
    tmpreg |= DigitalFilter << 8U;
 8005f4e:	4331      	orrs	r1, r6

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005f50:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005f52:	6819      	ldr	r1, [r3, #0]
 8005f54:	4308      	orrs	r0, r1
 8005f56:	6018      	str	r0, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005f58:	2000      	movs	r0, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8005f5a:	7015      	strb	r5, [r2, #0]
    __HAL_UNLOCK(hi2c);
 8005f5c:	7020      	strb	r0, [r4, #0]
  }
  else
  {
    return HAL_BUSY;
  }
}
 8005f5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005f60:	fffff0ff 	.word	0xfffff0ff

08005f64 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005f64:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005f66:	0004      	movs	r4, r0
 8005f68:	b085      	sub	sp, #20
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005f6a:	2800      	cmp	r0, #0
 8005f6c:	d045      	beq.n	8005ffa <HAL_RCC_OscConfig+0x96>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005f6e:	6803      	ldr	r3, [r0, #0]
 8005f70:	07db      	lsls	r3, r3, #31
 8005f72:	d42f      	bmi.n	8005fd4 <HAL_RCC_OscConfig+0x70>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005f74:	6823      	ldr	r3, [r4, #0]
 8005f76:	079b      	lsls	r3, r3, #30
 8005f78:	d500      	bpl.n	8005f7c <HAL_RCC_OscConfig+0x18>
 8005f7a:	e081      	b.n	8006080 <HAL_RCC_OscConfig+0x11c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005f7c:	6823      	ldr	r3, [r4, #0]
 8005f7e:	071b      	lsls	r3, r3, #28
 8005f80:	d500      	bpl.n	8005f84 <HAL_RCC_OscConfig+0x20>
 8005f82:	e0bc      	b.n	80060fe <HAL_RCC_OscConfig+0x19a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005f84:	6823      	ldr	r3, [r4, #0]
 8005f86:	075b      	lsls	r3, r3, #29
 8005f88:	d500      	bpl.n	8005f8c <HAL_RCC_OscConfig+0x28>
 8005f8a:	e0df      	b.n	800614c <HAL_RCC_OscConfig+0x1e8>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8005f8c:	6823      	ldr	r3, [r4, #0]
 8005f8e:	06db      	lsls	r3, r3, #27
 8005f90:	d51a      	bpl.n	8005fc8 <HAL_RCC_OscConfig+0x64>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8005f92:	6962      	ldr	r2, [r4, #20]
 8005f94:	2304      	movs	r3, #4
 8005f96:	4db4      	ldr	r5, [pc, #720]	@ (8006268 <HAL_RCC_OscConfig+0x304>)
 8005f98:	2a01      	cmp	r2, #1
 8005f9a:	d000      	beq.n	8005f9e <HAL_RCC_OscConfig+0x3a>
 8005f9c:	e148      	b.n	8006230 <HAL_RCC_OscConfig+0x2cc>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8005f9e:	6b69      	ldr	r1, [r5, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8005fa0:	2702      	movs	r7, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 8005fa2:	430b      	orrs	r3, r1
 8005fa4:	636b      	str	r3, [r5, #52]	@ 0x34
      __HAL_RCC_HSI14_ENABLE();
 8005fa6:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8005fa8:	431a      	orrs	r2, r3
 8005faa:	636a      	str	r2, [r5, #52]	@ 0x34
      tickstart = HAL_GetTick();
 8005fac:	f7ff f848 	bl	8005040 <HAL_GetTick>
 8005fb0:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8005fb2:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8005fb4:	423b      	tst	r3, r7
 8005fb6:	d100      	bne.n	8005fba <HAL_RCC_OscConfig+0x56>
 8005fb8:	e133      	b.n	8006222 <HAL_RCC_OscConfig+0x2be>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8005fba:	21f8      	movs	r1, #248	@ 0xf8
 8005fbc:	6b6a      	ldr	r2, [r5, #52]	@ 0x34
 8005fbe:	69a3      	ldr	r3, [r4, #24]
 8005fc0:	438a      	bics	r2, r1
 8005fc2:	00db      	lsls	r3, r3, #3
 8005fc4:	4313      	orrs	r3, r2
 8005fc6:	636b      	str	r3, [r5, #52]	@ 0x34
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005fc8:	6a23      	ldr	r3, [r4, #32]
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d000      	beq.n	8005fd0 <HAL_RCC_OscConfig+0x6c>
 8005fce:	e157      	b.n	8006280 <HAL_RCC_OscConfig+0x31c>
        }
      }
    }
  }

  return HAL_OK;
 8005fd0:	2000      	movs	r0, #0
 8005fd2:	e02a      	b.n	800602a <HAL_RCC_OscConfig+0xc6>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8005fd4:	220c      	movs	r2, #12
 8005fd6:	4da4      	ldr	r5, [pc, #656]	@ (8006268 <HAL_RCC_OscConfig+0x304>)
 8005fd8:	686b      	ldr	r3, [r5, #4]
 8005fda:	4013      	ands	r3, r2
 8005fdc:	2b04      	cmp	r3, #4
 8005fde:	d006      	beq.n	8005fee <HAL_RCC_OscConfig+0x8a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005fe0:	686b      	ldr	r3, [r5, #4]
 8005fe2:	4013      	ands	r3, r2
 8005fe4:	2b08      	cmp	r3, #8
 8005fe6:	d10a      	bne.n	8005ffe <HAL_RCC_OscConfig+0x9a>
 8005fe8:	686b      	ldr	r3, [r5, #4]
 8005fea:	03db      	lsls	r3, r3, #15
 8005fec:	d507      	bpl.n	8005ffe <HAL_RCC_OscConfig+0x9a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005fee:	682b      	ldr	r3, [r5, #0]
 8005ff0:	039b      	lsls	r3, r3, #14
 8005ff2:	d5bf      	bpl.n	8005f74 <HAL_RCC_OscConfig+0x10>
 8005ff4:	6863      	ldr	r3, [r4, #4]
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d1bc      	bne.n	8005f74 <HAL_RCC_OscConfig+0x10>
    return HAL_ERROR;
 8005ffa:	2001      	movs	r0, #1
 8005ffc:	e015      	b.n	800602a <HAL_RCC_OscConfig+0xc6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005ffe:	6863      	ldr	r3, [r4, #4]
 8006000:	2b01      	cmp	r3, #1
 8006002:	d114      	bne.n	800602e <HAL_RCC_OscConfig+0xca>
 8006004:	2380      	movs	r3, #128	@ 0x80
 8006006:	682a      	ldr	r2, [r5, #0]
 8006008:	025b      	lsls	r3, r3, #9
 800600a:	4313      	orrs	r3, r2
 800600c:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800600e:	f7ff f817 	bl	8005040 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006012:	2780      	movs	r7, #128	@ 0x80
        tickstart = HAL_GetTick();
 8006014:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006016:	02bf      	lsls	r7, r7, #10
 8006018:	682b      	ldr	r3, [r5, #0]
 800601a:	423b      	tst	r3, r7
 800601c:	d1aa      	bne.n	8005f74 <HAL_RCC_OscConfig+0x10>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800601e:	f7ff f80f 	bl	8005040 <HAL_GetTick>
 8006022:	1b80      	subs	r0, r0, r6
 8006024:	2864      	cmp	r0, #100	@ 0x64
 8006026:	d9f7      	bls.n	8006018 <HAL_RCC_OscConfig+0xb4>
            return HAL_TIMEOUT;
 8006028:	2003      	movs	r0, #3
}
 800602a:	b005      	add	sp, #20
 800602c:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800602e:	2b00      	cmp	r3, #0
 8006030:	d116      	bne.n	8006060 <HAL_RCC_OscConfig+0xfc>
 8006032:	682b      	ldr	r3, [r5, #0]
 8006034:	4a8d      	ldr	r2, [pc, #564]	@ (800626c <HAL_RCC_OscConfig+0x308>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006036:	2780      	movs	r7, #128	@ 0x80
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006038:	4013      	ands	r3, r2
 800603a:	602b      	str	r3, [r5, #0]
 800603c:	682b      	ldr	r3, [r5, #0]
 800603e:	4a8c      	ldr	r2, [pc, #560]	@ (8006270 <HAL_RCC_OscConfig+0x30c>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006040:	02bf      	lsls	r7, r7, #10
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006042:	4013      	ands	r3, r2
 8006044:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8006046:	f7fe fffb 	bl	8005040 <HAL_GetTick>
 800604a:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800604c:	682b      	ldr	r3, [r5, #0]
 800604e:	423b      	tst	r3, r7
 8006050:	d100      	bne.n	8006054 <HAL_RCC_OscConfig+0xf0>
 8006052:	e78f      	b.n	8005f74 <HAL_RCC_OscConfig+0x10>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006054:	f7fe fff4 	bl	8005040 <HAL_GetTick>
 8006058:	1b80      	subs	r0, r0, r6
 800605a:	2864      	cmp	r0, #100	@ 0x64
 800605c:	d9f6      	bls.n	800604c <HAL_RCC_OscConfig+0xe8>
 800605e:	e7e3      	b.n	8006028 <HAL_RCC_OscConfig+0xc4>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006060:	2b05      	cmp	r3, #5
 8006062:	d105      	bne.n	8006070 <HAL_RCC_OscConfig+0x10c>
 8006064:	2380      	movs	r3, #128	@ 0x80
 8006066:	682a      	ldr	r2, [r5, #0]
 8006068:	02db      	lsls	r3, r3, #11
 800606a:	4313      	orrs	r3, r2
 800606c:	602b      	str	r3, [r5, #0]
 800606e:	e7c9      	b.n	8006004 <HAL_RCC_OscConfig+0xa0>
 8006070:	682b      	ldr	r3, [r5, #0]
 8006072:	4a7e      	ldr	r2, [pc, #504]	@ (800626c <HAL_RCC_OscConfig+0x308>)
 8006074:	4013      	ands	r3, r2
 8006076:	602b      	str	r3, [r5, #0]
 8006078:	682b      	ldr	r3, [r5, #0]
 800607a:	4a7d      	ldr	r2, [pc, #500]	@ (8006270 <HAL_RCC_OscConfig+0x30c>)
 800607c:	4013      	ands	r3, r2
 800607e:	e7c5      	b.n	800600c <HAL_RCC_OscConfig+0xa8>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8006080:	220c      	movs	r2, #12
 8006082:	4d79      	ldr	r5, [pc, #484]	@ (8006268 <HAL_RCC_OscConfig+0x304>)
 8006084:	686b      	ldr	r3, [r5, #4]
 8006086:	4213      	tst	r3, r2
 8006088:	d006      	beq.n	8006098 <HAL_RCC_OscConfig+0x134>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800608a:	686b      	ldr	r3, [r5, #4]
 800608c:	4013      	ands	r3, r2
 800608e:	2b08      	cmp	r3, #8
 8006090:	d110      	bne.n	80060b4 <HAL_RCC_OscConfig+0x150>
 8006092:	686b      	ldr	r3, [r5, #4]
 8006094:	03db      	lsls	r3, r3, #15
 8006096:	d40d      	bmi.n	80060b4 <HAL_RCC_OscConfig+0x150>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006098:	682b      	ldr	r3, [r5, #0]
 800609a:	079b      	lsls	r3, r3, #30
 800609c:	d502      	bpl.n	80060a4 <HAL_RCC_OscConfig+0x140>
 800609e:	68e3      	ldr	r3, [r4, #12]
 80060a0:	2b01      	cmp	r3, #1
 80060a2:	d1aa      	bne.n	8005ffa <HAL_RCC_OscConfig+0x96>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80060a4:	21f8      	movs	r1, #248	@ 0xf8
 80060a6:	682a      	ldr	r2, [r5, #0]
 80060a8:	6923      	ldr	r3, [r4, #16]
 80060aa:	438a      	bics	r2, r1
 80060ac:	00db      	lsls	r3, r3, #3
 80060ae:	4313      	orrs	r3, r2
 80060b0:	602b      	str	r3, [r5, #0]
 80060b2:	e763      	b.n	8005f7c <HAL_RCC_OscConfig+0x18>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80060b4:	68e2      	ldr	r2, [r4, #12]
 80060b6:	2301      	movs	r3, #1
 80060b8:	2a00      	cmp	r2, #0
 80060ba:	d00f      	beq.n	80060dc <HAL_RCC_OscConfig+0x178>
        __HAL_RCC_HSI_ENABLE();
 80060bc:	682a      	ldr	r2, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80060be:	2702      	movs	r7, #2
        __HAL_RCC_HSI_ENABLE();
 80060c0:	4313      	orrs	r3, r2
 80060c2:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80060c4:	f7fe ffbc 	bl	8005040 <HAL_GetTick>
 80060c8:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80060ca:	682b      	ldr	r3, [r5, #0]
 80060cc:	423b      	tst	r3, r7
 80060ce:	d1e9      	bne.n	80060a4 <HAL_RCC_OscConfig+0x140>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80060d0:	f7fe ffb6 	bl	8005040 <HAL_GetTick>
 80060d4:	1b80      	subs	r0, r0, r6
 80060d6:	2802      	cmp	r0, #2
 80060d8:	d9f7      	bls.n	80060ca <HAL_RCC_OscConfig+0x166>
 80060da:	e7a5      	b.n	8006028 <HAL_RCC_OscConfig+0xc4>
        __HAL_RCC_HSI_DISABLE();
 80060dc:	682a      	ldr	r2, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80060de:	2702      	movs	r7, #2
        __HAL_RCC_HSI_DISABLE();
 80060e0:	439a      	bics	r2, r3
 80060e2:	602a      	str	r2, [r5, #0]
        tickstart = HAL_GetTick();
 80060e4:	f7fe ffac 	bl	8005040 <HAL_GetTick>
 80060e8:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80060ea:	682b      	ldr	r3, [r5, #0]
 80060ec:	423b      	tst	r3, r7
 80060ee:	d100      	bne.n	80060f2 <HAL_RCC_OscConfig+0x18e>
 80060f0:	e744      	b.n	8005f7c <HAL_RCC_OscConfig+0x18>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80060f2:	f7fe ffa5 	bl	8005040 <HAL_GetTick>
 80060f6:	1b80      	subs	r0, r0, r6
 80060f8:	2802      	cmp	r0, #2
 80060fa:	d9f6      	bls.n	80060ea <HAL_RCC_OscConfig+0x186>
 80060fc:	e794      	b.n	8006028 <HAL_RCC_OscConfig+0xc4>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80060fe:	69e2      	ldr	r2, [r4, #28]
 8006100:	2301      	movs	r3, #1
 8006102:	4d59      	ldr	r5, [pc, #356]	@ (8006268 <HAL_RCC_OscConfig+0x304>)
 8006104:	2a00      	cmp	r2, #0
 8006106:	d010      	beq.n	800612a <HAL_RCC_OscConfig+0x1c6>
      __HAL_RCC_LSI_ENABLE();
 8006108:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800610a:	2702      	movs	r7, #2
      __HAL_RCC_LSI_ENABLE();
 800610c:	4313      	orrs	r3, r2
 800610e:	626b      	str	r3, [r5, #36]	@ 0x24
      tickstart = HAL_GetTick();
 8006110:	f7fe ff96 	bl	8005040 <HAL_GetTick>
 8006114:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006116:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 8006118:	423b      	tst	r3, r7
 800611a:	d000      	beq.n	800611e <HAL_RCC_OscConfig+0x1ba>
 800611c:	e732      	b.n	8005f84 <HAL_RCC_OscConfig+0x20>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800611e:	f7fe ff8f 	bl	8005040 <HAL_GetTick>
 8006122:	1b80      	subs	r0, r0, r6
 8006124:	2802      	cmp	r0, #2
 8006126:	d9f6      	bls.n	8006116 <HAL_RCC_OscConfig+0x1b2>
 8006128:	e77e      	b.n	8006028 <HAL_RCC_OscConfig+0xc4>
      __HAL_RCC_LSI_DISABLE();
 800612a:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800612c:	2702      	movs	r7, #2
      __HAL_RCC_LSI_DISABLE();
 800612e:	439a      	bics	r2, r3
 8006130:	626a      	str	r2, [r5, #36]	@ 0x24
      tickstart = HAL_GetTick();
 8006132:	f7fe ff85 	bl	8005040 <HAL_GetTick>
 8006136:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006138:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 800613a:	423b      	tst	r3, r7
 800613c:	d100      	bne.n	8006140 <HAL_RCC_OscConfig+0x1dc>
 800613e:	e721      	b.n	8005f84 <HAL_RCC_OscConfig+0x20>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006140:	f7fe ff7e 	bl	8005040 <HAL_GetTick>
 8006144:	1b80      	subs	r0, r0, r6
 8006146:	2802      	cmp	r0, #2
 8006148:	d9f6      	bls.n	8006138 <HAL_RCC_OscConfig+0x1d4>
 800614a:	e76d      	b.n	8006028 <HAL_RCC_OscConfig+0xc4>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800614c:	2280      	movs	r2, #128	@ 0x80
    FlagStatus       pwrclkchanged = RESET;
 800614e:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006150:	4d45      	ldr	r5, [pc, #276]	@ (8006268 <HAL_RCC_OscConfig+0x304>)
 8006152:	0552      	lsls	r2, r2, #21
 8006154:	69eb      	ldr	r3, [r5, #28]
    FlagStatus       pwrclkchanged = RESET;
 8006156:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006158:	4213      	tst	r3, r2
 800615a:	d108      	bne.n	800616e <HAL_RCC_OscConfig+0x20a>
      __HAL_RCC_PWR_CLK_ENABLE();
 800615c:	69eb      	ldr	r3, [r5, #28]
 800615e:	4313      	orrs	r3, r2
 8006160:	61eb      	str	r3, [r5, #28]
 8006162:	69eb      	ldr	r3, [r5, #28]
 8006164:	4013      	ands	r3, r2
 8006166:	9303      	str	r3, [sp, #12]
 8006168:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 800616a:	2301      	movs	r3, #1
 800616c:	9300      	str	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800616e:	2780      	movs	r7, #128	@ 0x80
 8006170:	4e40      	ldr	r6, [pc, #256]	@ (8006274 <HAL_RCC_OscConfig+0x310>)
 8006172:	007f      	lsls	r7, r7, #1
 8006174:	6833      	ldr	r3, [r6, #0]
 8006176:	423b      	tst	r3, r7
 8006178:	d015      	beq.n	80061a6 <HAL_RCC_OscConfig+0x242>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800617a:	68a3      	ldr	r3, [r4, #8]
 800617c:	2b01      	cmp	r3, #1
 800617e:	d122      	bne.n	80061c6 <HAL_RCC_OscConfig+0x262>
 8006180:	6a2a      	ldr	r2, [r5, #32]
 8006182:	4313      	orrs	r3, r2
 8006184:	622b      	str	r3, [r5, #32]
      tickstart = HAL_GetTick();
 8006186:	f7fe ff5b 	bl	8005040 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800618a:	2702      	movs	r7, #2
      tickstart = HAL_GetTick();
 800618c:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800618e:	6a2b      	ldr	r3, [r5, #32]
 8006190:	423b      	tst	r3, r7
 8006192:	d03f      	beq.n	8006214 <HAL_RCC_OscConfig+0x2b0>
    if(pwrclkchanged == SET)
 8006194:	9b00      	ldr	r3, [sp, #0]
 8006196:	2b01      	cmp	r3, #1
 8006198:	d000      	beq.n	800619c <HAL_RCC_OscConfig+0x238>
 800619a:	e6f7      	b.n	8005f8c <HAL_RCC_OscConfig+0x28>
      __HAL_RCC_PWR_CLK_DISABLE();
 800619c:	69eb      	ldr	r3, [r5, #28]
 800619e:	4a36      	ldr	r2, [pc, #216]	@ (8006278 <HAL_RCC_OscConfig+0x314>)
 80061a0:	4013      	ands	r3, r2
 80061a2:	61eb      	str	r3, [r5, #28]
 80061a4:	e6f2      	b.n	8005f8c <HAL_RCC_OscConfig+0x28>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80061a6:	6833      	ldr	r3, [r6, #0]
 80061a8:	433b      	orrs	r3, r7
 80061aa:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80061ac:	f7fe ff48 	bl	8005040 <HAL_GetTick>
 80061b0:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80061b2:	6833      	ldr	r3, [r6, #0]
 80061b4:	423b      	tst	r3, r7
 80061b6:	d1e0      	bne.n	800617a <HAL_RCC_OscConfig+0x216>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80061b8:	f7fe ff42 	bl	8005040 <HAL_GetTick>
 80061bc:	9b01      	ldr	r3, [sp, #4]
 80061be:	1ac0      	subs	r0, r0, r3
 80061c0:	2864      	cmp	r0, #100	@ 0x64
 80061c2:	d9f6      	bls.n	80061b2 <HAL_RCC_OscConfig+0x24e>
 80061c4:	e730      	b.n	8006028 <HAL_RCC_OscConfig+0xc4>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80061c6:	2201      	movs	r2, #1
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d114      	bne.n	80061f6 <HAL_RCC_OscConfig+0x292>
 80061cc:	6a2b      	ldr	r3, [r5, #32]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80061ce:	2702      	movs	r7, #2
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80061d0:	4393      	bics	r3, r2
 80061d2:	622b      	str	r3, [r5, #32]
 80061d4:	6a2b      	ldr	r3, [r5, #32]
 80061d6:	3203      	adds	r2, #3
 80061d8:	4393      	bics	r3, r2
 80061da:	622b      	str	r3, [r5, #32]
      tickstart = HAL_GetTick();
 80061dc:	f7fe ff30 	bl	8005040 <HAL_GetTick>
 80061e0:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80061e2:	6a2b      	ldr	r3, [r5, #32]
 80061e4:	423b      	tst	r3, r7
 80061e6:	d0d5      	beq.n	8006194 <HAL_RCC_OscConfig+0x230>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80061e8:	f7fe ff2a 	bl	8005040 <HAL_GetTick>
 80061ec:	4b23      	ldr	r3, [pc, #140]	@ (800627c <HAL_RCC_OscConfig+0x318>)
 80061ee:	1b80      	subs	r0, r0, r6
 80061f0:	4298      	cmp	r0, r3
 80061f2:	d9f6      	bls.n	80061e2 <HAL_RCC_OscConfig+0x27e>
 80061f4:	e718      	b.n	8006028 <HAL_RCC_OscConfig+0xc4>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80061f6:	2b05      	cmp	r3, #5
 80061f8:	d105      	bne.n	8006206 <HAL_RCC_OscConfig+0x2a2>
 80061fa:	6a29      	ldr	r1, [r5, #32]
 80061fc:	3b01      	subs	r3, #1
 80061fe:	430b      	orrs	r3, r1
 8006200:	622b      	str	r3, [r5, #32]
 8006202:	6a2b      	ldr	r3, [r5, #32]
 8006204:	e7bd      	b.n	8006182 <HAL_RCC_OscConfig+0x21e>
 8006206:	6a2b      	ldr	r3, [r5, #32]
 8006208:	4393      	bics	r3, r2
 800620a:	2204      	movs	r2, #4
 800620c:	622b      	str	r3, [r5, #32]
 800620e:	6a2b      	ldr	r3, [r5, #32]
 8006210:	4393      	bics	r3, r2
 8006212:	e7b7      	b.n	8006184 <HAL_RCC_OscConfig+0x220>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006214:	f7fe ff14 	bl	8005040 <HAL_GetTick>
 8006218:	4b18      	ldr	r3, [pc, #96]	@ (800627c <HAL_RCC_OscConfig+0x318>)
 800621a:	1b80      	subs	r0, r0, r6
 800621c:	4298      	cmp	r0, r3
 800621e:	d9b6      	bls.n	800618e <HAL_RCC_OscConfig+0x22a>
 8006220:	e702      	b.n	8006028 <HAL_RCC_OscConfig+0xc4>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8006222:	f7fe ff0d 	bl	8005040 <HAL_GetTick>
 8006226:	1b80      	subs	r0, r0, r6
 8006228:	2802      	cmp	r0, #2
 800622a:	d800      	bhi.n	800622e <HAL_RCC_OscConfig+0x2ca>
 800622c:	e6c1      	b.n	8005fb2 <HAL_RCC_OscConfig+0x4e>
 800622e:	e6fb      	b.n	8006028 <HAL_RCC_OscConfig+0xc4>
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8006230:	3205      	adds	r2, #5
 8006232:	d103      	bne.n	800623c <HAL_RCC_OscConfig+0x2d8>
      __HAL_RCC_HSI14ADC_ENABLE();
 8006234:	6b6a      	ldr	r2, [r5, #52]	@ 0x34
 8006236:	439a      	bics	r2, r3
 8006238:	636a      	str	r2, [r5, #52]	@ 0x34
 800623a:	e6be      	b.n	8005fba <HAL_RCC_OscConfig+0x56>
      __HAL_RCC_HSI14ADC_DISABLE();
 800623c:	6b6a      	ldr	r2, [r5, #52]	@ 0x34
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800623e:	2702      	movs	r7, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 8006240:	4313      	orrs	r3, r2
      __HAL_RCC_HSI14_DISABLE();
 8006242:	2201      	movs	r2, #1
      __HAL_RCC_HSI14ADC_DISABLE();
 8006244:	636b      	str	r3, [r5, #52]	@ 0x34
      __HAL_RCC_HSI14_DISABLE();
 8006246:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8006248:	4393      	bics	r3, r2
 800624a:	636b      	str	r3, [r5, #52]	@ 0x34
      tickstart = HAL_GetTick();
 800624c:	f7fe fef8 	bl	8005040 <HAL_GetTick>
 8006250:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8006252:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8006254:	423b      	tst	r3, r7
 8006256:	d100      	bne.n	800625a <HAL_RCC_OscConfig+0x2f6>
 8006258:	e6b6      	b.n	8005fc8 <HAL_RCC_OscConfig+0x64>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800625a:	f7fe fef1 	bl	8005040 <HAL_GetTick>
 800625e:	1b80      	subs	r0, r0, r6
 8006260:	2802      	cmp	r0, #2
 8006262:	d9f6      	bls.n	8006252 <HAL_RCC_OscConfig+0x2ee>
 8006264:	e6e0      	b.n	8006028 <HAL_RCC_OscConfig+0xc4>
 8006266:	46c0      	nop			@ (mov r8, r8)
 8006268:	40021000 	.word	0x40021000
 800626c:	fffeffff 	.word	0xfffeffff
 8006270:	fffbffff 	.word	0xfffbffff
 8006274:	40007000 	.word	0x40007000
 8006278:	efffffff 	.word	0xefffffff
 800627c:	00001388 	.word	0x00001388
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006280:	210c      	movs	r1, #12
 8006282:	4d34      	ldr	r5, [pc, #208]	@ (8006354 <HAL_RCC_OscConfig+0x3f0>)
 8006284:	686a      	ldr	r2, [r5, #4]
 8006286:	400a      	ands	r2, r1
 8006288:	2a08      	cmp	r2, #8
 800628a:	d047      	beq.n	800631c <HAL_RCC_OscConfig+0x3b8>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800628c:	4a32      	ldr	r2, [pc, #200]	@ (8006358 <HAL_RCC_OscConfig+0x3f4>)
 800628e:	2b02      	cmp	r3, #2
 8006290:	d132      	bne.n	80062f8 <HAL_RCC_OscConfig+0x394>
        __HAL_RCC_PLL_DISABLE();
 8006292:	682b      	ldr	r3, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006294:	2780      	movs	r7, #128	@ 0x80
        __HAL_RCC_PLL_DISABLE();
 8006296:	4013      	ands	r3, r2
 8006298:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800629a:	f7fe fed1 	bl	8005040 <HAL_GetTick>
 800629e:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80062a0:	04bf      	lsls	r7, r7, #18
 80062a2:	682b      	ldr	r3, [r5, #0]
 80062a4:	423b      	tst	r3, r7
 80062a6:	d121      	bne.n	80062ec <HAL_RCC_OscConfig+0x388>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80062a8:	220f      	movs	r2, #15
 80062aa:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80062ac:	2680      	movs	r6, #128	@ 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80062ae:	4393      	bics	r3, r2
 80062b0:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80062b2:	04b6      	lsls	r6, r6, #18
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80062b4:	4313      	orrs	r3, r2
 80062b6:	62eb      	str	r3, [r5, #44]	@ 0x2c
 80062b8:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80062ba:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80062bc:	686a      	ldr	r2, [r5, #4]
 80062be:	430b      	orrs	r3, r1
 80062c0:	4926      	ldr	r1, [pc, #152]	@ (800635c <HAL_RCC_OscConfig+0x3f8>)
 80062c2:	400a      	ands	r2, r1
 80062c4:	4313      	orrs	r3, r2
 80062c6:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 80062c8:	2380      	movs	r3, #128	@ 0x80
 80062ca:	682a      	ldr	r2, [r5, #0]
 80062cc:	045b      	lsls	r3, r3, #17
 80062ce:	4313      	orrs	r3, r2
 80062d0:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80062d2:	f7fe feb5 	bl	8005040 <HAL_GetTick>
 80062d6:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80062d8:	682b      	ldr	r3, [r5, #0]
 80062da:	4233      	tst	r3, r6
 80062dc:	d000      	beq.n	80062e0 <HAL_RCC_OscConfig+0x37c>
 80062de:	e677      	b.n	8005fd0 <HAL_RCC_OscConfig+0x6c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80062e0:	f7fe feae 	bl	8005040 <HAL_GetTick>
 80062e4:	1b00      	subs	r0, r0, r4
 80062e6:	2802      	cmp	r0, #2
 80062e8:	d9f6      	bls.n	80062d8 <HAL_RCC_OscConfig+0x374>
 80062ea:	e69d      	b.n	8006028 <HAL_RCC_OscConfig+0xc4>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80062ec:	f7fe fea8 	bl	8005040 <HAL_GetTick>
 80062f0:	1b80      	subs	r0, r0, r6
 80062f2:	2802      	cmp	r0, #2
 80062f4:	d9d5      	bls.n	80062a2 <HAL_RCC_OscConfig+0x33e>
 80062f6:	e697      	b.n	8006028 <HAL_RCC_OscConfig+0xc4>
        __HAL_RCC_PLL_DISABLE();
 80062f8:	682b      	ldr	r3, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80062fa:	2680      	movs	r6, #128	@ 0x80
        __HAL_RCC_PLL_DISABLE();
 80062fc:	4013      	ands	r3, r2
 80062fe:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8006300:	f7fe fe9e 	bl	8005040 <HAL_GetTick>
 8006304:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006306:	04b6      	lsls	r6, r6, #18
 8006308:	682b      	ldr	r3, [r5, #0]
 800630a:	4233      	tst	r3, r6
 800630c:	d100      	bne.n	8006310 <HAL_RCC_OscConfig+0x3ac>
 800630e:	e65f      	b.n	8005fd0 <HAL_RCC_OscConfig+0x6c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006310:	f7fe fe96 	bl	8005040 <HAL_GetTick>
 8006314:	1b00      	subs	r0, r0, r4
 8006316:	2802      	cmp	r0, #2
 8006318:	d9f6      	bls.n	8006308 <HAL_RCC_OscConfig+0x3a4>
 800631a:	e685      	b.n	8006028 <HAL_RCC_OscConfig+0xc4>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800631c:	2b01      	cmp	r3, #1
 800631e:	d100      	bne.n	8006322 <HAL_RCC_OscConfig+0x3be>
 8006320:	e66b      	b.n	8005ffa <HAL_RCC_OscConfig+0x96>
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006322:	2280      	movs	r2, #128	@ 0x80
        pll_config  = RCC->CFGR;
 8006324:	6868      	ldr	r0, [r5, #4]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006326:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8006328:	0252      	lsls	r2, r2, #9
        pll_config2 = RCC->CFGR2;
 800632a:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800632c:	4002      	ands	r2, r0
 800632e:	428a      	cmp	r2, r1
 8006330:	d000      	beq.n	8006334 <HAL_RCC_OscConfig+0x3d0>
 8006332:	e662      	b.n	8005ffa <HAL_RCC_OscConfig+0x96>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8006334:	220f      	movs	r2, #15
 8006336:	4013      	ands	r3, r2
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006338:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800633a:	4293      	cmp	r3, r2
 800633c:	d000      	beq.n	8006340 <HAL_RCC_OscConfig+0x3dc>
 800633e:	e65c      	b.n	8005ffa <HAL_RCC_OscConfig+0x96>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8006340:	23f0      	movs	r3, #240	@ 0xf0
 8006342:	039b      	lsls	r3, r3, #14
 8006344:	4018      	ands	r0, r3
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8006346:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8006348:	1ac0      	subs	r0, r0, r3
 800634a:	1e43      	subs	r3, r0, #1
 800634c:	4198      	sbcs	r0, r3
 800634e:	b2c0      	uxtb	r0, r0
 8006350:	e66b      	b.n	800602a <HAL_RCC_OscConfig+0xc6>
 8006352:	46c0      	nop			@ (mov r8, r8)
 8006354:	40021000 	.word	0x40021000
 8006358:	feffffff 	.word	0xfeffffff
 800635c:	ffc2ffff 	.word	0xffc2ffff

08006360 <HAL_RCC_GetSysClockFreq>:
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8006360:	220c      	movs	r2, #12
{
 8006362:	b570      	push	{r4, r5, r6, lr}
  tmpreg = RCC->CFGR;
 8006364:	4d0c      	ldr	r5, [pc, #48]	@ (8006398 <HAL_RCC_GetSysClockFreq+0x38>)
 8006366:	686b      	ldr	r3, [r5, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8006368:	401a      	ands	r2, r3
 800636a:	2a08      	cmp	r2, #8
 800636c:	d111      	bne.n	8006392 <HAL_RCC_GetSysClockFreq+0x32>
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 800636e:	200f      	movs	r0, #15
 8006370:	490a      	ldr	r1, [pc, #40]	@ (800639c <HAL_RCC_GetSysClockFreq+0x3c>)
 8006372:	0c9a      	lsrs	r2, r3, #18
 8006374:	4002      	ands	r2, r0
 8006376:	5c8c      	ldrb	r4, [r1, r2]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8006378:	6aea      	ldr	r2, [r5, #44]	@ 0x2c
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800637a:	03db      	lsls	r3, r3, #15
 800637c:	d507      	bpl.n	800638e <HAL_RCC_GetSysClockFreq+0x2e>
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 800637e:	4908      	ldr	r1, [pc, #32]	@ (80063a0 <HAL_RCC_GetSysClockFreq+0x40>)
 8006380:	4002      	ands	r2, r0
 8006382:	5c89      	ldrb	r1, [r1, r2]
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8006384:	4807      	ldr	r0, [pc, #28]	@ (80063a4 <HAL_RCC_GetSysClockFreq+0x44>)
 8006386:	f7f9 fedb 	bl	8000140 <__udivsi3>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800638a:	4360      	muls	r0, r4
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 800638c:	bd70      	pop	{r4, r5, r6, pc}
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800638e:	4806      	ldr	r0, [pc, #24]	@ (80063a8 <HAL_RCC_GetSysClockFreq+0x48>)
 8006390:	e7fb      	b.n	800638a <HAL_RCC_GetSysClockFreq+0x2a>
      sysclockfreq = HSE_VALUE;
 8006392:	4804      	ldr	r0, [pc, #16]	@ (80063a4 <HAL_RCC_GetSysClockFreq+0x44>)
  return sysclockfreq;
 8006394:	e7fa      	b.n	800638c <HAL_RCC_GetSysClockFreq+0x2c>
 8006396:	46c0      	nop			@ (mov r8, r8)
 8006398:	40021000 	.word	0x40021000
 800639c:	0800c41f 	.word	0x0800c41f
 80063a0:	0800c40f 	.word	0x0800c40f
 80063a4:	007a1200 	.word	0x007a1200
 80063a8:	003d0900 	.word	0x003d0900

080063ac <HAL_RCC_ClockConfig>:
{
 80063ac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80063ae:	0004      	movs	r4, r0
 80063b0:	000e      	movs	r6, r1
  if(RCC_ClkInitStruct == NULL)
 80063b2:	2800      	cmp	r0, #0
 80063b4:	d101      	bne.n	80063ba <HAL_RCC_ClockConfig+0xe>
    return HAL_ERROR;
 80063b6:	2001      	movs	r0, #1
}
 80063b8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80063ba:	2201      	movs	r2, #1
 80063bc:	4d37      	ldr	r5, [pc, #220]	@ (800649c <HAL_RCC_ClockConfig+0xf0>)
 80063be:	682b      	ldr	r3, [r5, #0]
 80063c0:	4013      	ands	r3, r2
 80063c2:	428b      	cmp	r3, r1
 80063c4:	d31c      	bcc.n	8006400 <HAL_RCC_ClockConfig+0x54>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80063c6:	6822      	ldr	r2, [r4, #0]
 80063c8:	0793      	lsls	r3, r2, #30
 80063ca:	d422      	bmi.n	8006412 <HAL_RCC_ClockConfig+0x66>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80063cc:	07d2      	lsls	r2, r2, #31
 80063ce:	d42f      	bmi.n	8006430 <HAL_RCC_ClockConfig+0x84>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80063d0:	2301      	movs	r3, #1
 80063d2:	682a      	ldr	r2, [r5, #0]
 80063d4:	401a      	ands	r2, r3
 80063d6:	42b2      	cmp	r2, r6
 80063d8:	d851      	bhi.n	800647e <HAL_RCC_ClockConfig+0xd2>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80063da:	6823      	ldr	r3, [r4, #0]
 80063dc:	4d30      	ldr	r5, [pc, #192]	@ (80064a0 <HAL_RCC_ClockConfig+0xf4>)
 80063de:	075b      	lsls	r3, r3, #29
 80063e0:	d454      	bmi.n	800648c <HAL_RCC_ClockConfig+0xe0>
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80063e2:	f7ff ffbd 	bl	8006360 <HAL_RCC_GetSysClockFreq>
 80063e6:	686b      	ldr	r3, [r5, #4]
 80063e8:	4a2e      	ldr	r2, [pc, #184]	@ (80064a4 <HAL_RCC_ClockConfig+0xf8>)
 80063ea:	061b      	lsls	r3, r3, #24
 80063ec:	0f1b      	lsrs	r3, r3, #28
 80063ee:	5cd3      	ldrb	r3, [r2, r3]
 80063f0:	492d      	ldr	r1, [pc, #180]	@ (80064a8 <HAL_RCC_ClockConfig+0xfc>)
 80063f2:	40d8      	lsrs	r0, r3
 80063f4:	6008      	str	r0, [r1, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 80063f6:	2003      	movs	r0, #3
 80063f8:	f7fe fde2 	bl	8004fc0 <HAL_InitTick>
  return HAL_OK;
 80063fc:	2000      	movs	r0, #0
 80063fe:	e7db      	b.n	80063b8 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006400:	682b      	ldr	r3, [r5, #0]
 8006402:	4393      	bics	r3, r2
 8006404:	430b      	orrs	r3, r1
 8006406:	602b      	str	r3, [r5, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006408:	682b      	ldr	r3, [r5, #0]
 800640a:	4013      	ands	r3, r2
 800640c:	428b      	cmp	r3, r1
 800640e:	d1d2      	bne.n	80063b6 <HAL_RCC_ClockConfig+0xa>
 8006410:	e7d9      	b.n	80063c6 <HAL_RCC_ClockConfig+0x1a>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006412:	4923      	ldr	r1, [pc, #140]	@ (80064a0 <HAL_RCC_ClockConfig+0xf4>)
 8006414:	0753      	lsls	r3, r2, #29
 8006416:	d504      	bpl.n	8006422 <HAL_RCC_ClockConfig+0x76>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8006418:	23e0      	movs	r3, #224	@ 0xe0
 800641a:	6848      	ldr	r0, [r1, #4]
 800641c:	00db      	lsls	r3, r3, #3
 800641e:	4303      	orrs	r3, r0
 8006420:	604b      	str	r3, [r1, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006422:	20f0      	movs	r0, #240	@ 0xf0
 8006424:	684b      	ldr	r3, [r1, #4]
 8006426:	4383      	bics	r3, r0
 8006428:	68a0      	ldr	r0, [r4, #8]
 800642a:	4303      	orrs	r3, r0
 800642c:	604b      	str	r3, [r1, #4]
 800642e:	e7cd      	b.n	80063cc <HAL_RCC_ClockConfig+0x20>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006430:	4f1b      	ldr	r7, [pc, #108]	@ (80064a0 <HAL_RCC_ClockConfig+0xf4>)
 8006432:	6862      	ldr	r2, [r4, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006434:	683b      	ldr	r3, [r7, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006436:	2a01      	cmp	r2, #1
 8006438:	d119      	bne.n	800646e <HAL_RCC_ClockConfig+0xc2>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800643a:	039b      	lsls	r3, r3, #14
 800643c:	d5bb      	bpl.n	80063b6 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800643e:	2103      	movs	r1, #3
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	438b      	bics	r3, r1
 8006444:	4313      	orrs	r3, r2
 8006446:	607b      	str	r3, [r7, #4]
    tickstart = HAL_GetTick();
 8006448:	f7fe fdfa 	bl	8005040 <HAL_GetTick>
 800644c:	9001      	str	r0, [sp, #4]
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800644e:	230c      	movs	r3, #12
 8006450:	687a      	ldr	r2, [r7, #4]
 8006452:	401a      	ands	r2, r3
 8006454:	6863      	ldr	r3, [r4, #4]
 8006456:	009b      	lsls	r3, r3, #2
 8006458:	429a      	cmp	r2, r3
 800645a:	d0b9      	beq.n	80063d0 <HAL_RCC_ClockConfig+0x24>
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800645c:	f7fe fdf0 	bl	8005040 <HAL_GetTick>
 8006460:	9b01      	ldr	r3, [sp, #4]
 8006462:	1ac0      	subs	r0, r0, r3
 8006464:	4b11      	ldr	r3, [pc, #68]	@ (80064ac <HAL_RCC_ClockConfig+0x100>)
 8006466:	4298      	cmp	r0, r3
 8006468:	d9f1      	bls.n	800644e <HAL_RCC_ClockConfig+0xa2>
        return HAL_TIMEOUT;
 800646a:	2003      	movs	r0, #3
 800646c:	e7a4      	b.n	80063b8 <HAL_RCC_ClockConfig+0xc>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800646e:	2a02      	cmp	r2, #2
 8006470:	d102      	bne.n	8006478 <HAL_RCC_ClockConfig+0xcc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006472:	019b      	lsls	r3, r3, #6
 8006474:	d4e3      	bmi.n	800643e <HAL_RCC_ClockConfig+0x92>
 8006476:	e79e      	b.n	80063b6 <HAL_RCC_ClockConfig+0xa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006478:	079b      	lsls	r3, r3, #30
 800647a:	d4e0      	bmi.n	800643e <HAL_RCC_ClockConfig+0x92>
 800647c:	e79b      	b.n	80063b6 <HAL_RCC_ClockConfig+0xa>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800647e:	682a      	ldr	r2, [r5, #0]
 8006480:	439a      	bics	r2, r3
 8006482:	602a      	str	r2, [r5, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006484:	682a      	ldr	r2, [r5, #0]
 8006486:	421a      	tst	r2, r3
 8006488:	d0a7      	beq.n	80063da <HAL_RCC_ClockConfig+0x2e>
 800648a:	e794      	b.n	80063b6 <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800648c:	686b      	ldr	r3, [r5, #4]
 800648e:	4a08      	ldr	r2, [pc, #32]	@ (80064b0 <HAL_RCC_ClockConfig+0x104>)
 8006490:	4013      	ands	r3, r2
 8006492:	68e2      	ldr	r2, [r4, #12]
 8006494:	4313      	orrs	r3, r2
 8006496:	606b      	str	r3, [r5, #4]
 8006498:	e7a3      	b.n	80063e2 <HAL_RCC_ClockConfig+0x36>
 800649a:	46c0      	nop			@ (mov r8, r8)
 800649c:	40022000 	.word	0x40022000
 80064a0:	40021000 	.word	0x40021000
 80064a4:	0800c3ff 	.word	0x0800c3ff
 80064a8:	20000018 	.word	0x20000018
 80064ac:	00001388 	.word	0x00001388
 80064b0:	fffff8ff 	.word	0xfffff8ff

080064b4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80064b4:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80064b6:	6803      	ldr	r3, [r0, #0]
{
 80064b8:	0005      	movs	r5, r0
 80064ba:	b085      	sub	sp, #20
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80064bc:	03db      	lsls	r3, r3, #15
 80064be:	d52b      	bpl.n	8006518 <HAL_RCCEx_PeriphCLKConfig+0x64>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80064c0:	2280      	movs	r2, #128	@ 0x80
    FlagStatus       pwrclkchanged = RESET;
 80064c2:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80064c4:	4c3d      	ldr	r4, [pc, #244]	@ (80065bc <HAL_RCCEx_PeriphCLKConfig+0x108>)
 80064c6:	0552      	lsls	r2, r2, #21
 80064c8:	69e3      	ldr	r3, [r4, #28]
    FlagStatus       pwrclkchanged = RESET;
 80064ca:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80064cc:	4213      	tst	r3, r2
 80064ce:	d108      	bne.n	80064e2 <HAL_RCCEx_PeriphCLKConfig+0x2e>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 80064d0:	69e3      	ldr	r3, [r4, #28]
 80064d2:	4313      	orrs	r3, r2
 80064d4:	61e3      	str	r3, [r4, #28]
 80064d6:	69e3      	ldr	r3, [r4, #28]
 80064d8:	4013      	ands	r3, r2
 80064da:	9303      	str	r3, [sp, #12]
 80064dc:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 80064de:	2301      	movs	r3, #1
 80064e0:	9300      	str	r3, [sp, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80064e2:	2780      	movs	r7, #128	@ 0x80
 80064e4:	4e36      	ldr	r6, [pc, #216]	@ (80065c0 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 80064e6:	007f      	lsls	r7, r7, #1
 80064e8:	6833      	ldr	r3, [r6, #0]
 80064ea:	423b      	tst	r3, r7
 80064ec:	d02b      	beq.n	8006546 <HAL_RCCEx_PeriphCLKConfig+0x92>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80064ee:	6a21      	ldr	r1, [r4, #32]
 80064f0:	22c0      	movs	r2, #192	@ 0xc0
 80064f2:	0008      	movs	r0, r1
 80064f4:	0092      	lsls	r2, r2, #2
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80064f6:	686b      	ldr	r3, [r5, #4]
 80064f8:	4e32      	ldr	r6, [pc, #200]	@ (80065c4 <HAL_RCCEx_PeriphCLKConfig+0x110>)
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80064fa:	4010      	ands	r0, r2
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80064fc:	4211      	tst	r1, r2
 80064fe:	d134      	bne.n	800656a <HAL_RCCEx_PeriphCLKConfig+0xb6>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006500:	6a23      	ldr	r3, [r4, #32]
 8006502:	686a      	ldr	r2, [r5, #4]
 8006504:	4033      	ands	r3, r6
 8006506:	4313      	orrs	r3, r2
 8006508:	6223      	str	r3, [r4, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800650a:	9b00      	ldr	r3, [sp, #0]
 800650c:	2b01      	cmp	r3, #1
 800650e:	d103      	bne.n	8006518 <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006510:	69e3      	ldr	r3, [r4, #28]
 8006512:	4a2d      	ldr	r2, [pc, #180]	@ (80065c8 <HAL_RCCEx_PeriphCLKConfig+0x114>)
 8006514:	4013      	ands	r3, r2
 8006516:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006518:	682a      	ldr	r2, [r5, #0]
 800651a:	07d3      	lsls	r3, r2, #31
 800651c:	d506      	bpl.n	800652c <HAL_RCCEx_PeriphCLKConfig+0x78>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800651e:	2003      	movs	r0, #3
 8006520:	4926      	ldr	r1, [pc, #152]	@ (80065bc <HAL_RCCEx_PeriphCLKConfig+0x108>)
 8006522:	6b0b      	ldr	r3, [r1, #48]	@ 0x30
 8006524:	4383      	bics	r3, r0
 8006526:	68a8      	ldr	r0, [r5, #8]
 8006528:	4303      	orrs	r3, r0
 800652a:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800652c:	0693      	lsls	r3, r2, #26
 800652e:	d506      	bpl.n	800653e <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006530:	2010      	movs	r0, #16
 8006532:	4922      	ldr	r1, [pc, #136]	@ (80065bc <HAL_RCCEx_PeriphCLKConfig+0x108>)
 8006534:	6b0b      	ldr	r3, [r1, #48]	@ 0x30
 8006536:	4383      	bics	r3, r0
 8006538:	68e8      	ldr	r0, [r5, #12]
 800653a:	4303      	orrs	r3, r0
 800653c:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800653e:	0552      	lsls	r2, r2, #21
 8006540:	d433      	bmi.n	80065aa <HAL_RCCEx_PeriphCLKConfig+0xf6>
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8006542:	2000      	movs	r0, #0
 8006544:	e00f      	b.n	8006566 <HAL_RCCEx_PeriphCLKConfig+0xb2>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006546:	6833      	ldr	r3, [r6, #0]
 8006548:	433b      	orrs	r3, r7
 800654a:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 800654c:	f7fe fd78 	bl	8005040 <HAL_GetTick>
 8006550:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006552:	6833      	ldr	r3, [r6, #0]
 8006554:	423b      	tst	r3, r7
 8006556:	d1ca      	bne.n	80064ee <HAL_RCCEx_PeriphCLKConfig+0x3a>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006558:	f7fe fd72 	bl	8005040 <HAL_GetTick>
 800655c:	9b01      	ldr	r3, [sp, #4]
 800655e:	1ac0      	subs	r0, r0, r3
 8006560:	2864      	cmp	r0, #100	@ 0x64
 8006562:	d9f6      	bls.n	8006552 <HAL_RCCEx_PeriphCLKConfig+0x9e>
          return HAL_TIMEOUT;
 8006564:	2003      	movs	r0, #3
}
 8006566:	b005      	add	sp, #20
 8006568:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800656a:	4013      	ands	r3, r2
 800656c:	4283      	cmp	r3, r0
 800656e:	d0c7      	beq.n	8006500 <HAL_RCCEx_PeriphCLKConfig+0x4c>
      __HAL_RCC_BACKUPRESET_FORCE();
 8006570:	2280      	movs	r2, #128	@ 0x80
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006572:	6a23      	ldr	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 8006574:	6a20      	ldr	r0, [r4, #32]
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006576:	0019      	movs	r1, r3
      __HAL_RCC_BACKUPRESET_FORCE();
 8006578:	0252      	lsls	r2, r2, #9
 800657a:	4302      	orrs	r2, r0
 800657c:	6222      	str	r2, [r4, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800657e:	6a22      	ldr	r2, [r4, #32]
 8006580:	4812      	ldr	r0, [pc, #72]	@ (80065cc <HAL_RCCEx_PeriphCLKConfig+0x118>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006582:	4031      	ands	r1, r6
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006584:	4002      	ands	r2, r0
 8006586:	6222      	str	r2, [r4, #32]
      RCC->BDCR = temp_reg;
 8006588:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800658a:	07db      	lsls	r3, r3, #31
 800658c:	d5b8      	bpl.n	8006500 <HAL_RCCEx_PeriphCLKConfig+0x4c>
        tickstart = HAL_GetTick();
 800658e:	f7fe fd57 	bl	8005040 <HAL_GetTick>
 8006592:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006594:	2202      	movs	r2, #2
 8006596:	6a23      	ldr	r3, [r4, #32]
 8006598:	4213      	tst	r3, r2
 800659a:	d1b1      	bne.n	8006500 <HAL_RCCEx_PeriphCLKConfig+0x4c>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800659c:	f7fe fd50 	bl	8005040 <HAL_GetTick>
 80065a0:	4b0b      	ldr	r3, [pc, #44]	@ (80065d0 <HAL_RCCEx_PeriphCLKConfig+0x11c>)
 80065a2:	1bc0      	subs	r0, r0, r7
 80065a4:	4298      	cmp	r0, r3
 80065a6:	d9f5      	bls.n	8006594 <HAL_RCCEx_PeriphCLKConfig+0xe0>
 80065a8:	e7dc      	b.n	8006564 <HAL_RCCEx_PeriphCLKConfig+0xb0>
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80065aa:	2140      	movs	r1, #64	@ 0x40
 80065ac:	4a03      	ldr	r2, [pc, #12]	@ (80065bc <HAL_RCCEx_PeriphCLKConfig+0x108>)
 80065ae:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 80065b0:	438b      	bics	r3, r1
 80065b2:	6929      	ldr	r1, [r5, #16]
 80065b4:	430b      	orrs	r3, r1
 80065b6:	6313      	str	r3, [r2, #48]	@ 0x30
 80065b8:	e7c3      	b.n	8006542 <HAL_RCCEx_PeriphCLKConfig+0x8e>
 80065ba:	46c0      	nop			@ (mov r8, r8)
 80065bc:	40021000 	.word	0x40021000
 80065c0:	40007000 	.word	0x40007000
 80065c4:	fffffcff 	.word	0xfffffcff
 80065c8:	efffffff 	.word	0xefffffff
 80065cc:	fffeffff 	.word	0xfffeffff
 80065d0:	00001388 	.word	0x00001388

080065d4 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80065d4:	2201      	movs	r2, #1
 80065d6:	6a03      	ldr	r3, [r0, #32]
{
 80065d8:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80065da:	4393      	bics	r3, r2
 80065dc:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80065de:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80065e0:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80065e2:	6985      	ldr	r5, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80065e4:	3272      	adds	r2, #114	@ 0x72
 80065e6:	4395      	bics	r5, r2
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80065e8:	680a      	ldr	r2, [r1, #0]
 80065ea:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80065ec:	2202      	movs	r2, #2
 80065ee:	4393      	bics	r3, r2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80065f0:	688a      	ldr	r2, [r1, #8]
 80065f2:	4313      	orrs	r3, r2

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80065f4:	4a0e      	ldr	r2, [pc, #56]	@ (8006630 <TIM_OC1_SetConfig+0x5c>)
 80065f6:	4290      	cmp	r0, r2
 80065f8:	d008      	beq.n	800660c <TIM_OC1_SetConfig+0x38>
 80065fa:	4a0e      	ldr	r2, [pc, #56]	@ (8006634 <TIM_OC1_SetConfig+0x60>)
 80065fc:	4290      	cmp	r0, r2
 80065fe:	d005      	beq.n	800660c <TIM_OC1_SetConfig+0x38>
 8006600:	4a0d      	ldr	r2, [pc, #52]	@ (8006638 <TIM_OC1_SetConfig+0x64>)
 8006602:	4290      	cmp	r0, r2
 8006604:	d002      	beq.n	800660c <TIM_OC1_SetConfig+0x38>
 8006606:	4a0d      	ldr	r2, [pc, #52]	@ (800663c <TIM_OC1_SetConfig+0x68>)
 8006608:	4290      	cmp	r0, r2
 800660a:	d10b      	bne.n	8006624 <TIM_OC1_SetConfig+0x50>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800660c:	2208      	movs	r2, #8
 800660e:	4393      	bics	r3, r2
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006610:	68ca      	ldr	r2, [r1, #12]
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006612:	698e      	ldr	r6, [r1, #24]
    tmpccer |= OC_Config->OCNPolarity;
 8006614:	4313      	orrs	r3, r2
    tmpccer &= ~TIM_CCER_CC1NE;
 8006616:	2204      	movs	r2, #4
 8006618:	4393      	bics	r3, r2
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800661a:	4a09      	ldr	r2, [pc, #36]	@ (8006640 <TIM_OC1_SetConfig+0x6c>)
 800661c:	4022      	ands	r2, r4
    tmpcr2 |= OC_Config->OCNIdleState;
 800661e:	694c      	ldr	r4, [r1, #20]
 8006620:	4334      	orrs	r4, r6
 8006622:	4314      	orrs	r4, r2

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006624:	684a      	ldr	r2, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8006626:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8006628:	6185      	str	r5, [r0, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 800662a:	6342      	str	r2, [r0, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800662c:	6203      	str	r3, [r0, #32]
}
 800662e:	bd70      	pop	{r4, r5, r6, pc}
 8006630:	40012c00 	.word	0x40012c00
 8006634:	40014000 	.word	0x40014000
 8006638:	40014400 	.word	0x40014400
 800663c:	40014800 	.word	0x40014800
 8006640:	fffffcff 	.word	0xfffffcff

08006644 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006644:	6a03      	ldr	r3, [r0, #32]
 8006646:	4a18      	ldr	r2, [pc, #96]	@ (80066a8 <TIM_OC3_SetConfig+0x64>)
{
 8006648:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800664a:	4013      	ands	r3, r2
 800664c:	6203      	str	r3, [r0, #32]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800664e:	2373      	movs	r3, #115	@ 0x73
  tmpccer = TIMx->CCER;
 8006650:	6a05      	ldr	r5, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8006652:	6842      	ldr	r2, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 8006654:	69c4      	ldr	r4, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006656:	439c      	bics	r4, r3
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006658:	680b      	ldr	r3, [r1, #0]
 800665a:	431c      	orrs	r4, r3

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800665c:	4b13      	ldr	r3, [pc, #76]	@ (80066ac <TIM_OC3_SetConfig+0x68>)
 800665e:	401d      	ands	r5, r3
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006660:	688b      	ldr	r3, [r1, #8]
 8006662:	021b      	lsls	r3, r3, #8
 8006664:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006666:	4d12      	ldr	r5, [pc, #72]	@ (80066b0 <TIM_OC3_SetConfig+0x6c>)
 8006668:	42a8      	cmp	r0, r5
 800666a:	d10e      	bne.n	800668a <TIM_OC3_SetConfig+0x46>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800666c:	4d11      	ldr	r5, [pc, #68]	@ (80066b4 <TIM_OC3_SetConfig+0x70>)
 800666e:	401d      	ands	r5, r3
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006670:	68cb      	ldr	r3, [r1, #12]
 8006672:	021b      	lsls	r3, r3, #8
 8006674:	432b      	orrs	r3, r5
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006676:	4d10      	ldr	r5, [pc, #64]	@ (80066b8 <TIM_OC3_SetConfig+0x74>)
 8006678:	402b      	ands	r3, r5
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800667a:	4d10      	ldr	r5, [pc, #64]	@ (80066bc <TIM_OC3_SetConfig+0x78>)
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800667c:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800667e:	4015      	ands	r5, r2
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006680:	694a      	ldr	r2, [r1, #20]
 8006682:	4332      	orrs	r2, r6
 8006684:	0112      	lsls	r2, r2, #4
 8006686:	432a      	orrs	r2, r5
 8006688:	e008      	b.n	800669c <TIM_OC3_SetConfig+0x58>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800668a:	4d0d      	ldr	r5, [pc, #52]	@ (80066c0 <TIM_OC3_SetConfig+0x7c>)
 800668c:	42a8      	cmp	r0, r5
 800668e:	d0f4      	beq.n	800667a <TIM_OC3_SetConfig+0x36>
 8006690:	4d0c      	ldr	r5, [pc, #48]	@ (80066c4 <TIM_OC3_SetConfig+0x80>)
 8006692:	42a8      	cmp	r0, r5
 8006694:	d0f1      	beq.n	800667a <TIM_OC3_SetConfig+0x36>
 8006696:	4d0c      	ldr	r5, [pc, #48]	@ (80066c8 <TIM_OC3_SetConfig+0x84>)
 8006698:	42a8      	cmp	r0, r5
 800669a:	d0ee      	beq.n	800667a <TIM_OC3_SetConfig+0x36>
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800669c:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800669e:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 80066a0:	61c4      	str	r4, [r0, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 80066a2:	63c2      	str	r2, [r0, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80066a4:	6203      	str	r3, [r0, #32]
}
 80066a6:	bd70      	pop	{r4, r5, r6, pc}
 80066a8:	fffffeff 	.word	0xfffffeff
 80066ac:	fffffdff 	.word	0xfffffdff
 80066b0:	40012c00 	.word	0x40012c00
 80066b4:	fffff7ff 	.word	0xfffff7ff
 80066b8:	fffffbff 	.word	0xfffffbff
 80066bc:	ffffcfff 	.word	0xffffcfff
 80066c0:	40014000 	.word	0x40014000
 80066c4:	40014400 	.word	0x40014400
 80066c8:	40014800 	.word	0x40014800

080066cc <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80066cc:	6a03      	ldr	r3, [r0, #32]
 80066ce:	4a14      	ldr	r2, [pc, #80]	@ (8006720 <TIM_OC4_SetConfig+0x54>)
{
 80066d0:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80066d2:	4013      	ands	r3, r2
 80066d4:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80066d6:	6a04      	ldr	r4, [r0, #32]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80066d8:	4d12      	ldr	r5, [pc, #72]	@ (8006724 <TIM_OC4_SetConfig+0x58>)
  tmpcr2 =  TIMx->CR2;
 80066da:	6843      	ldr	r3, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 80066dc:	69c2      	ldr	r2, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80066de:	402a      	ands	r2, r5

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80066e0:	680d      	ldr	r5, [r1, #0]
 80066e2:	022d      	lsls	r5, r5, #8
 80066e4:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80066e6:	4a10      	ldr	r2, [pc, #64]	@ (8006728 <TIM_OC4_SetConfig+0x5c>)
 80066e8:	4014      	ands	r4, r2
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80066ea:	688a      	ldr	r2, [r1, #8]
 80066ec:	0312      	lsls	r2, r2, #12
 80066ee:	4322      	orrs	r2, r4

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80066f0:	4c0e      	ldr	r4, [pc, #56]	@ (800672c <TIM_OC4_SetConfig+0x60>)
 80066f2:	42a0      	cmp	r0, r4
 80066f4:	d008      	beq.n	8006708 <TIM_OC4_SetConfig+0x3c>
 80066f6:	4c0e      	ldr	r4, [pc, #56]	@ (8006730 <TIM_OC4_SetConfig+0x64>)
 80066f8:	42a0      	cmp	r0, r4
 80066fa:	d005      	beq.n	8006708 <TIM_OC4_SetConfig+0x3c>
 80066fc:	4c0d      	ldr	r4, [pc, #52]	@ (8006734 <TIM_OC4_SetConfig+0x68>)
 80066fe:	42a0      	cmp	r0, r4
 8006700:	d002      	beq.n	8006708 <TIM_OC4_SetConfig+0x3c>
 8006702:	4c0d      	ldr	r4, [pc, #52]	@ (8006738 <TIM_OC4_SetConfig+0x6c>)
 8006704:	42a0      	cmp	r0, r4
 8006706:	d104      	bne.n	8006712 <TIM_OC4_SetConfig+0x46>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006708:	4c0c      	ldr	r4, [pc, #48]	@ (800673c <TIM_OC4_SetConfig+0x70>)
 800670a:	401c      	ands	r4, r3

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800670c:	694b      	ldr	r3, [r1, #20]
 800670e:	019b      	lsls	r3, r3, #6
 8006710:	4323      	orrs	r3, r4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006712:	6043      	str	r3, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006714:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 8006716:	61c5      	str	r5, [r0, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 8006718:	6403      	str	r3, [r0, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800671a:	6202      	str	r2, [r0, #32]
}
 800671c:	bd30      	pop	{r4, r5, pc}
 800671e:	46c0      	nop			@ (mov r8, r8)
 8006720:	ffffefff 	.word	0xffffefff
 8006724:	ffff8cff 	.word	0xffff8cff
 8006728:	ffffdfff 	.word	0xffffdfff
 800672c:	40012c00 	.word	0x40012c00
 8006730:	40014000 	.word	0x40014000
 8006734:	40014400 	.word	0x40014400
 8006738:	40014800 	.word	0x40014800
 800673c:	ffffbfff 	.word	0xffffbfff

08006740 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 8006740:	0001      	movs	r1, r0
{
 8006742:	0003      	movs	r3, r0
    return HAL_ERROR;
 8006744:	2001      	movs	r0, #1
{
 8006746:	b510      	push	{r4, lr}
  if (htim->State != HAL_TIM_STATE_READY)
 8006748:	313d      	adds	r1, #61	@ 0x3d
 800674a:	780c      	ldrb	r4, [r1, #0]
 800674c:	b2e2      	uxtb	r2, r4
 800674e:	4284      	cmp	r4, r0
 8006750:	d11c      	bne.n	800678c <HAL_TIM_Base_Start_IT+0x4c>
  htim->State = HAL_TIM_STATE_BUSY;
 8006752:	1800      	adds	r0, r0, r0
 8006754:	7008      	strb	r0, [r1, #0]
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	68d9      	ldr	r1, [r3, #12]
 800675a:	4311      	orrs	r1, r2
 800675c:	60d9      	str	r1, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800675e:	490d      	ldr	r1, [pc, #52]	@ (8006794 <HAL_TIM_Base_Start_IT+0x54>)
 8006760:	428b      	cmp	r3, r1
 8006762:	d009      	beq.n	8006778 <HAL_TIM_Base_Start_IT+0x38>
 8006764:	2180      	movs	r1, #128	@ 0x80
 8006766:	05c9      	lsls	r1, r1, #23
 8006768:	428b      	cmp	r3, r1
 800676a:	d005      	beq.n	8006778 <HAL_TIM_Base_Start_IT+0x38>
 800676c:	490a      	ldr	r1, [pc, #40]	@ (8006798 <HAL_TIM_Base_Start_IT+0x58>)
 800676e:	428b      	cmp	r3, r1
 8006770:	d002      	beq.n	8006778 <HAL_TIM_Base_Start_IT+0x38>
 8006772:	490a      	ldr	r1, [pc, #40]	@ (800679c <HAL_TIM_Base_Start_IT+0x5c>)
 8006774:	428b      	cmp	r3, r1
 8006776:	d10a      	bne.n	800678e <HAL_TIM_Base_Start_IT+0x4e>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006778:	2107      	movs	r1, #7
 800677a:	689a      	ldr	r2, [r3, #8]
 800677c:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800677e:	2a06      	cmp	r2, #6
 8006780:	d003      	beq.n	800678a <HAL_TIM_Base_Start_IT+0x4a>
      __HAL_TIM_ENABLE(htim);
 8006782:	2201      	movs	r2, #1
 8006784:	6819      	ldr	r1, [r3, #0]
 8006786:	430a      	orrs	r2, r1
 8006788:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 800678a:	2000      	movs	r0, #0
}
 800678c:	bd10      	pop	{r4, pc}
    __HAL_TIM_ENABLE(htim);
 800678e:	6819      	ldr	r1, [r3, #0]
 8006790:	e7f9      	b.n	8006786 <HAL_TIM_Base_Start_IT+0x46>
 8006792:	46c0      	nop			@ (mov r8, r8)
 8006794:	40012c00 	.word	0x40012c00
 8006798:	40000400 	.word	0x40000400
 800679c:	40014000 	.word	0x40014000

080067a0 <HAL_TIM_PWM_MspInit>:
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
 80067a0:	4770      	bx	lr

080067a2 <HAL_TIM_OC_DelayElapsedCallback>:
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
 80067a2:	4770      	bx	lr

080067a4 <HAL_TIM_IC_CaptureCallback>:
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
 80067a4:	4770      	bx	lr

080067a6 <HAL_TIM_PWM_PulseFinishedCallback>:
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
 80067a6:	4770      	bx	lr

080067a8 <HAL_TIM_TriggerCallback>:
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
 80067a8:	4770      	bx	lr

080067aa <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80067aa:	2202      	movs	r2, #2
 80067ac:	6803      	ldr	r3, [r0, #0]
{
 80067ae:	b510      	push	{r4, lr}
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80067b0:	6919      	ldr	r1, [r3, #16]
{
 80067b2:	0004      	movs	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80067b4:	4211      	tst	r1, r2
 80067b6:	d00e      	beq.n	80067d6 <HAL_TIM_IRQHandler+0x2c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80067b8:	68d9      	ldr	r1, [r3, #12]
 80067ba:	4211      	tst	r1, r2
 80067bc:	d00b      	beq.n	80067d6 <HAL_TIM_IRQHandler+0x2c>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80067be:	3a05      	subs	r2, #5
 80067c0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80067c2:	3204      	adds	r2, #4
 80067c4:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80067c6:	699b      	ldr	r3, [r3, #24]
 80067c8:	079b      	lsls	r3, r3, #30
 80067ca:	d100      	bne.n	80067ce <HAL_TIM_IRQHandler+0x24>
 80067cc:	e079      	b.n	80068c2 <HAL_TIM_IRQHandler+0x118>
          HAL_TIM_IC_CaptureCallback(htim);
 80067ce:	f7ff ffe9 	bl	80067a4 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80067d2:	2300      	movs	r3, #0
 80067d4:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80067d6:	2204      	movs	r2, #4
 80067d8:	6823      	ldr	r3, [r4, #0]
 80067da:	6919      	ldr	r1, [r3, #16]
 80067dc:	4211      	tst	r1, r2
 80067de:	d010      	beq.n	8006802 <HAL_TIM_IRQHandler+0x58>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80067e0:	68d9      	ldr	r1, [r3, #12]
 80067e2:	4211      	tst	r1, r2
 80067e4:	d00d      	beq.n	8006802 <HAL_TIM_IRQHandler+0x58>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80067e6:	3a09      	subs	r2, #9
 80067e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80067ea:	3207      	adds	r2, #7
 80067ec:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80067ee:	699a      	ldr	r2, [r3, #24]
 80067f0:	23c0      	movs	r3, #192	@ 0xc0
 80067f2:	009b      	lsls	r3, r3, #2
        HAL_TIM_IC_CaptureCallback(htim);
 80067f4:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80067f6:	421a      	tst	r2, r3
 80067f8:	d069      	beq.n	80068ce <HAL_TIM_IRQHandler+0x124>
        HAL_TIM_IC_CaptureCallback(htim);
 80067fa:	f7ff ffd3 	bl	80067a4 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80067fe:	2300      	movs	r3, #0
 8006800:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006802:	2208      	movs	r2, #8
 8006804:	6823      	ldr	r3, [r4, #0]
 8006806:	6919      	ldr	r1, [r3, #16]
 8006808:	4211      	tst	r1, r2
 800680a:	d00e      	beq.n	800682a <HAL_TIM_IRQHandler+0x80>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800680c:	68d9      	ldr	r1, [r3, #12]
 800680e:	4211      	tst	r1, r2
 8006810:	d00b      	beq.n	800682a <HAL_TIM_IRQHandler+0x80>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006812:	3a11      	subs	r2, #17
 8006814:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006816:	320d      	adds	r2, #13
 8006818:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800681a:	69db      	ldr	r3, [r3, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 800681c:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800681e:	079b      	lsls	r3, r3, #30
 8006820:	d05b      	beq.n	80068da <HAL_TIM_IRQHandler+0x130>
        HAL_TIM_IC_CaptureCallback(htim);
 8006822:	f7ff ffbf 	bl	80067a4 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006826:	2300      	movs	r3, #0
 8006828:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800682a:	2210      	movs	r2, #16
 800682c:	6823      	ldr	r3, [r4, #0]
 800682e:	6919      	ldr	r1, [r3, #16]
 8006830:	4211      	tst	r1, r2
 8006832:	d010      	beq.n	8006856 <HAL_TIM_IRQHandler+0xac>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006834:	68d9      	ldr	r1, [r3, #12]
 8006836:	4211      	tst	r1, r2
 8006838:	d00d      	beq.n	8006856 <HAL_TIM_IRQHandler+0xac>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800683a:	3a21      	subs	r2, #33	@ 0x21
 800683c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800683e:	3219      	adds	r2, #25
 8006840:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006842:	69da      	ldr	r2, [r3, #28]
 8006844:	23c0      	movs	r3, #192	@ 0xc0
 8006846:	009b      	lsls	r3, r3, #2
        HAL_TIM_IC_CaptureCallback(htim);
 8006848:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800684a:	421a      	tst	r2, r3
 800684c:	d04b      	beq.n	80068e6 <HAL_TIM_IRQHandler+0x13c>
        HAL_TIM_IC_CaptureCallback(htim);
 800684e:	f7ff ffa9 	bl	80067a4 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006852:	2300      	movs	r3, #0
 8006854:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006856:	2201      	movs	r2, #1
 8006858:	6823      	ldr	r3, [r4, #0]
 800685a:	6919      	ldr	r1, [r3, #16]
 800685c:	4211      	tst	r1, r2
 800685e:	d007      	beq.n	8006870 <HAL_TIM_IRQHandler+0xc6>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006860:	68d9      	ldr	r1, [r3, #12]
 8006862:	4211      	tst	r1, r2
 8006864:	d004      	beq.n	8006870 <HAL_TIM_IRQHandler+0xc6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006866:	3a03      	subs	r2, #3
      HAL_TIM_PeriodElapsedCallback(htim);
 8006868:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800686a:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800686c:	f7fd fb84 	bl	8003f78 <HAL_TIM_PeriodElapsedCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006870:	2280      	movs	r2, #128	@ 0x80
 8006872:	6823      	ldr	r3, [r4, #0]
 8006874:	6919      	ldr	r1, [r3, #16]
 8006876:	4211      	tst	r1, r2
 8006878:	d008      	beq.n	800688c <HAL_TIM_IRQHandler+0xe2>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800687a:	68d9      	ldr	r1, [r3, #12]
 800687c:	4211      	tst	r1, r2
 800687e:	d005      	beq.n	800688c <HAL_TIM_IRQHandler+0xe2>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006880:	3a02      	subs	r2, #2
 8006882:	3aff      	subs	r2, #255	@ 0xff
      HAL_TIMEx_BreakCallback(htim);
 8006884:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006886:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8006888:	f000 fb33 	bl	8006ef2 <HAL_TIMEx_BreakCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800688c:	2240      	movs	r2, #64	@ 0x40
 800688e:	6823      	ldr	r3, [r4, #0]
 8006890:	6919      	ldr	r1, [r3, #16]
 8006892:	4211      	tst	r1, r2
 8006894:	d007      	beq.n	80068a6 <HAL_TIM_IRQHandler+0xfc>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006896:	68d9      	ldr	r1, [r3, #12]
 8006898:	4211      	tst	r1, r2
 800689a:	d004      	beq.n	80068a6 <HAL_TIM_IRQHandler+0xfc>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800689c:	3a81      	subs	r2, #129	@ 0x81
      HAL_TIM_TriggerCallback(htim);
 800689e:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80068a0:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80068a2:	f7ff ff81 	bl	80067a8 <HAL_TIM_TriggerCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80068a6:	2220      	movs	r2, #32
 80068a8:	6823      	ldr	r3, [r4, #0]
 80068aa:	6919      	ldr	r1, [r3, #16]
 80068ac:	4211      	tst	r1, r2
 80068ae:	d007      	beq.n	80068c0 <HAL_TIM_IRQHandler+0x116>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80068b0:	68d9      	ldr	r1, [r3, #12]
 80068b2:	4211      	tst	r1, r2
 80068b4:	d004      	beq.n	80068c0 <HAL_TIM_IRQHandler+0x116>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80068b6:	3a41      	subs	r2, #65	@ 0x41
      HAL_TIMEx_CommutCallback(htim);
 80068b8:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80068ba:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 80068bc:	f000 fb18 	bl	8006ef0 <HAL_TIMEx_CommutCallback>
}
 80068c0:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80068c2:	f7ff ff6e 	bl	80067a2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80068c6:	0020      	movs	r0, r4
 80068c8:	f7ff ff6d 	bl	80067a6 <HAL_TIM_PWM_PulseFinishedCallback>
 80068cc:	e781      	b.n	80067d2 <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80068ce:	f7ff ff68 	bl	80067a2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80068d2:	0020      	movs	r0, r4
 80068d4:	f7ff ff67 	bl	80067a6 <HAL_TIM_PWM_PulseFinishedCallback>
 80068d8:	e791      	b.n	80067fe <HAL_TIM_IRQHandler+0x54>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80068da:	f7ff ff62 	bl	80067a2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80068de:	0020      	movs	r0, r4
 80068e0:	f7ff ff61 	bl	80067a6 <HAL_TIM_PWM_PulseFinishedCallback>
 80068e4:	e79f      	b.n	8006826 <HAL_TIM_IRQHandler+0x7c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80068e6:	f7ff ff5c 	bl	80067a2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80068ea:	0020      	movs	r0, r4
 80068ec:	f7ff ff5b 	bl	80067a6 <HAL_TIM_PWM_PulseFinishedCallback>
 80068f0:	e7af      	b.n	8006852 <HAL_TIM_IRQHandler+0xa8>
	...

080068f4 <TIM_Base_SetConfig>:
{
 80068f4:	b510      	push	{r4, lr}
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80068f6:	4c1c      	ldr	r4, [pc, #112]	@ (8006968 <TIM_Base_SetConfig+0x74>)
  tmpcr1 = TIMx->CR1;
 80068f8:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80068fa:	42a0      	cmp	r0, r4
 80068fc:	d006      	beq.n	800690c <TIM_Base_SetConfig+0x18>
 80068fe:	2280      	movs	r2, #128	@ 0x80
 8006900:	05d2      	lsls	r2, r2, #23
 8006902:	4290      	cmp	r0, r2
 8006904:	d002      	beq.n	800690c <TIM_Base_SetConfig+0x18>
 8006906:	4a19      	ldr	r2, [pc, #100]	@ (800696c <TIM_Base_SetConfig+0x78>)
 8006908:	4290      	cmp	r0, r2
 800690a:	d108      	bne.n	800691e <TIM_Base_SetConfig+0x2a>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800690c:	2270      	movs	r2, #112	@ 0x70
 800690e:	4393      	bics	r3, r2
    tmpcr1 |= Structure->CounterMode;
 8006910:	684a      	ldr	r2, [r1, #4]
 8006912:	4313      	orrs	r3, r2
    tmpcr1 &= ~TIM_CR1_CKD;
 8006914:	4a16      	ldr	r2, [pc, #88]	@ (8006970 <TIM_Base_SetConfig+0x7c>)
 8006916:	401a      	ands	r2, r3
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006918:	68cb      	ldr	r3, [r1, #12]
 800691a:	4313      	orrs	r3, r2
 800691c:	e00b      	b.n	8006936 <TIM_Base_SetConfig+0x42>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800691e:	4a15      	ldr	r2, [pc, #84]	@ (8006974 <TIM_Base_SetConfig+0x80>)
 8006920:	4290      	cmp	r0, r2
 8006922:	d0f7      	beq.n	8006914 <TIM_Base_SetConfig+0x20>
 8006924:	4a14      	ldr	r2, [pc, #80]	@ (8006978 <TIM_Base_SetConfig+0x84>)
 8006926:	4290      	cmp	r0, r2
 8006928:	d0f4      	beq.n	8006914 <TIM_Base_SetConfig+0x20>
 800692a:	4a14      	ldr	r2, [pc, #80]	@ (800697c <TIM_Base_SetConfig+0x88>)
 800692c:	4290      	cmp	r0, r2
 800692e:	d0f1      	beq.n	8006914 <TIM_Base_SetConfig+0x20>
 8006930:	4a13      	ldr	r2, [pc, #76]	@ (8006980 <TIM_Base_SetConfig+0x8c>)
 8006932:	4290      	cmp	r0, r2
 8006934:	d0ee      	beq.n	8006914 <TIM_Base_SetConfig+0x20>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006936:	2280      	movs	r2, #128	@ 0x80
 8006938:	4393      	bics	r3, r2
 800693a:	694a      	ldr	r2, [r1, #20]
 800693c:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 800693e:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006940:	688b      	ldr	r3, [r1, #8]
 8006942:	62c3      	str	r3, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006944:	680b      	ldr	r3, [r1, #0]
 8006946:	6283      	str	r3, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006948:	42a0      	cmp	r0, r4
 800694a:	d008      	beq.n	800695e <TIM_Base_SetConfig+0x6a>
 800694c:	4b0a      	ldr	r3, [pc, #40]	@ (8006978 <TIM_Base_SetConfig+0x84>)
 800694e:	4298      	cmp	r0, r3
 8006950:	d005      	beq.n	800695e <TIM_Base_SetConfig+0x6a>
 8006952:	4b0a      	ldr	r3, [pc, #40]	@ (800697c <TIM_Base_SetConfig+0x88>)
 8006954:	4298      	cmp	r0, r3
 8006956:	d002      	beq.n	800695e <TIM_Base_SetConfig+0x6a>
 8006958:	4b09      	ldr	r3, [pc, #36]	@ (8006980 <TIM_Base_SetConfig+0x8c>)
 800695a:	4298      	cmp	r0, r3
 800695c:	d101      	bne.n	8006962 <TIM_Base_SetConfig+0x6e>
    TIMx->RCR = Structure->RepetitionCounter;
 800695e:	690b      	ldr	r3, [r1, #16]
 8006960:	6303      	str	r3, [r0, #48]	@ 0x30
  TIMx->EGR = TIM_EGR_UG;
 8006962:	2301      	movs	r3, #1
 8006964:	6143      	str	r3, [r0, #20]
}
 8006966:	bd10      	pop	{r4, pc}
 8006968:	40012c00 	.word	0x40012c00
 800696c:	40000400 	.word	0x40000400
 8006970:	fffffcff 	.word	0xfffffcff
 8006974:	40002000 	.word	0x40002000
 8006978:	40014000 	.word	0x40014000
 800697c:	40014400 	.word	0x40014400
 8006980:	40014800 	.word	0x40014800

08006984 <HAL_TIM_Base_Init>:
{
 8006984:	b570      	push	{r4, r5, r6, lr}
 8006986:	0004      	movs	r4, r0
    return HAL_ERROR;
 8006988:	2001      	movs	r0, #1
  if (htim == NULL)
 800698a:	2c00      	cmp	r4, #0
 800698c:	d021      	beq.n	80069d2 <HAL_TIM_Base_Init+0x4e>
  if (htim->State == HAL_TIM_STATE_RESET)
 800698e:	0025      	movs	r5, r4
 8006990:	353d      	adds	r5, #61	@ 0x3d
 8006992:	782b      	ldrb	r3, [r5, #0]
 8006994:	b2da      	uxtb	r2, r3
 8006996:	2b00      	cmp	r3, #0
 8006998:	d105      	bne.n	80069a6 <HAL_TIM_Base_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 800699a:	0023      	movs	r3, r4
 800699c:	333c      	adds	r3, #60	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 800699e:	0020      	movs	r0, r4
    htim->Lock = HAL_UNLOCKED;
 80069a0:	701a      	strb	r2, [r3, #0]
    HAL_TIM_Base_MspInit(htim);
 80069a2:	f7fe fa25 	bl	8004df0 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 80069a6:	2302      	movs	r3, #2
 80069a8:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80069aa:	6820      	ldr	r0, [r4, #0]
 80069ac:	1d21      	adds	r1, r4, #4
 80069ae:	f7ff ffa1 	bl	80068f4 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80069b2:	0022      	movs	r2, r4
 80069b4:	2301      	movs	r3, #1
  return HAL_OK;
 80069b6:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80069b8:	3246      	adds	r2, #70	@ 0x46
 80069ba:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80069bc:	3445      	adds	r4, #69	@ 0x45
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80069be:	3a08      	subs	r2, #8
 80069c0:	7013      	strb	r3, [r2, #0]
 80069c2:	7053      	strb	r3, [r2, #1]
 80069c4:	7093      	strb	r3, [r2, #2]
 80069c6:	70d3      	strb	r3, [r2, #3]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80069c8:	7113      	strb	r3, [r2, #4]
 80069ca:	7153      	strb	r3, [r2, #5]
 80069cc:	7193      	strb	r3, [r2, #6]
 80069ce:	7023      	strb	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_READY;
 80069d0:	702b      	strb	r3, [r5, #0]
}
 80069d2:	bd70      	pop	{r4, r5, r6, pc}

080069d4 <HAL_TIM_PWM_Init>:
{
 80069d4:	b570      	push	{r4, r5, r6, lr}
 80069d6:	0004      	movs	r4, r0
    return HAL_ERROR;
 80069d8:	2001      	movs	r0, #1
  if (htim == NULL)
 80069da:	2c00      	cmp	r4, #0
 80069dc:	d021      	beq.n	8006a22 <HAL_TIM_PWM_Init+0x4e>
  if (htim->State == HAL_TIM_STATE_RESET)
 80069de:	0025      	movs	r5, r4
 80069e0:	353d      	adds	r5, #61	@ 0x3d
 80069e2:	782b      	ldrb	r3, [r5, #0]
 80069e4:	b2da      	uxtb	r2, r3
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d105      	bne.n	80069f6 <HAL_TIM_PWM_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 80069ea:	0023      	movs	r3, r4
 80069ec:	333c      	adds	r3, #60	@ 0x3c
    HAL_TIM_PWM_MspInit(htim);
 80069ee:	0020      	movs	r0, r4
    htim->Lock = HAL_UNLOCKED;
 80069f0:	701a      	strb	r2, [r3, #0]
    HAL_TIM_PWM_MspInit(htim);
 80069f2:	f7ff fed5 	bl	80067a0 <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 80069f6:	2302      	movs	r3, #2
 80069f8:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80069fa:	6820      	ldr	r0, [r4, #0]
 80069fc:	1d21      	adds	r1, r4, #4
 80069fe:	f7ff ff79 	bl	80068f4 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006a02:	0022      	movs	r2, r4
 8006a04:	2301      	movs	r3, #1
  return HAL_OK;
 8006a06:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006a08:	3246      	adds	r2, #70	@ 0x46
 8006a0a:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a0c:	3445      	adds	r4, #69	@ 0x45
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a0e:	3a08      	subs	r2, #8
 8006a10:	7013      	strb	r3, [r2, #0]
 8006a12:	7053      	strb	r3, [r2, #1]
 8006a14:	7093      	strb	r3, [r2, #2]
 8006a16:	70d3      	strb	r3, [r2, #3]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a18:	7113      	strb	r3, [r2, #4]
 8006a1a:	7153      	strb	r3, [r2, #5]
 8006a1c:	7193      	strb	r3, [r2, #6]
 8006a1e:	7023      	strb	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_READY;
 8006a20:	702b      	strb	r3, [r5, #0]
}
 8006a22:	bd70      	pop	{r4, r5, r6, pc}

08006a24 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006a24:	2210      	movs	r2, #16
 8006a26:	6a03      	ldr	r3, [r0, #32]
{
 8006a28:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006a2a:	4393      	bics	r3, r2
 8006a2c:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8006a2e:	6a05      	ldr	r5, [r0, #32]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006a30:	4c16      	ldr	r4, [pc, #88]	@ (8006a8c <TIM_OC2_SetConfig+0x68>)
  tmpcr2 =  TIMx->CR2;
 8006a32:	6842      	ldr	r2, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8006a34:	6983      	ldr	r3, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006a36:	4023      	ands	r3, r4
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006a38:	680c      	ldr	r4, [r1, #0]
 8006a3a:	0224      	lsls	r4, r4, #8
 8006a3c:	431c      	orrs	r4, r3
  tmpccer &= ~TIM_CCER_CC2P;
 8006a3e:	2320      	movs	r3, #32
 8006a40:	439d      	bics	r5, r3
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006a42:	688b      	ldr	r3, [r1, #8]
 8006a44:	011b      	lsls	r3, r3, #4
 8006a46:	432b      	orrs	r3, r5
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006a48:	4d11      	ldr	r5, [pc, #68]	@ (8006a90 <TIM_OC2_SetConfig+0x6c>)
 8006a4a:	42a8      	cmp	r0, r5
 8006a4c:	d10f      	bne.n	8006a6e <TIM_OC2_SetConfig+0x4a>
    tmpccer &= ~TIM_CCER_CC2NP;
 8006a4e:	2580      	movs	r5, #128	@ 0x80
 8006a50:	43ab      	bics	r3, r5
 8006a52:	001e      	movs	r6, r3
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006a54:	68cb      	ldr	r3, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NE;
 8006a56:	3d40      	subs	r5, #64	@ 0x40
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006a58:	011b      	lsls	r3, r3, #4
 8006a5a:	4333      	orrs	r3, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 8006a5c:	43ab      	bics	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006a5e:	4d0d      	ldr	r5, [pc, #52]	@ (8006a94 <TIM_OC2_SetConfig+0x70>)
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006a60:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006a62:	4015      	ands	r5, r2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006a64:	694a      	ldr	r2, [r1, #20]
 8006a66:	4332      	orrs	r2, r6
 8006a68:	0092      	lsls	r2, r2, #2
 8006a6a:	432a      	orrs	r2, r5
 8006a6c:	e008      	b.n	8006a80 <TIM_OC2_SetConfig+0x5c>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a6e:	4d0a      	ldr	r5, [pc, #40]	@ (8006a98 <TIM_OC2_SetConfig+0x74>)
 8006a70:	42a8      	cmp	r0, r5
 8006a72:	d0f4      	beq.n	8006a5e <TIM_OC2_SetConfig+0x3a>
 8006a74:	4d09      	ldr	r5, [pc, #36]	@ (8006a9c <TIM_OC2_SetConfig+0x78>)
 8006a76:	42a8      	cmp	r0, r5
 8006a78:	d0f1      	beq.n	8006a5e <TIM_OC2_SetConfig+0x3a>
 8006a7a:	4d09      	ldr	r5, [pc, #36]	@ (8006aa0 <TIM_OC2_SetConfig+0x7c>)
 8006a7c:	42a8      	cmp	r0, r5
 8006a7e:	d0ee      	beq.n	8006a5e <TIM_OC2_SetConfig+0x3a>
  TIMx->CR2 = tmpcr2;
 8006a80:	6042      	str	r2, [r0, #4]
  TIMx->CCR2 = OC_Config->Pulse;
 8006a82:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 8006a84:	6184      	str	r4, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8006a86:	6382      	str	r2, [r0, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 8006a88:	6203      	str	r3, [r0, #32]
}
 8006a8a:	bd70      	pop	{r4, r5, r6, pc}
 8006a8c:	ffff8cff 	.word	0xffff8cff
 8006a90:	40012c00 	.word	0x40012c00
 8006a94:	fffff3ff 	.word	0xfffff3ff
 8006a98:	40014000 	.word	0x40014000
 8006a9c:	40014400 	.word	0x40014400
 8006aa0:	40014800 	.word	0x40014800

08006aa4 <HAL_TIM_PWM_ConfigChannel>:
{
 8006aa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 8006aa6:	0006      	movs	r6, r0
 8006aa8:	363c      	adds	r6, #60	@ 0x3c
{
 8006aaa:	0015      	movs	r5, r2
  __HAL_LOCK(htim);
 8006aac:	7832      	ldrb	r2, [r6, #0]
{
 8006aae:	0003      	movs	r3, r0
 8006ab0:	000c      	movs	r4, r1
  __HAL_LOCK(htim);
 8006ab2:	2002      	movs	r0, #2
 8006ab4:	2a01      	cmp	r2, #1
 8006ab6:	d00a      	beq.n	8006ace <HAL_TIM_PWM_ConfigChannel+0x2a>
 8006ab8:	3801      	subs	r0, #1
 8006aba:	7030      	strb	r0, [r6, #0]
  switch (Channel)
 8006abc:	2d08      	cmp	r5, #8
 8006abe:	d03f      	beq.n	8006b40 <HAL_TIM_PWM_ConfigChannel+0x9c>
 8006ac0:	d806      	bhi.n	8006ad0 <HAL_TIM_PWM_ConfigChannel+0x2c>
 8006ac2:	2d00      	cmp	r5, #0
 8006ac4:	d019      	beq.n	8006afa <HAL_TIM_PWM_ConfigChannel+0x56>
 8006ac6:	2d04      	cmp	r5, #4
 8006ac8:	d029      	beq.n	8006b1e <HAL_TIM_PWM_ConfigChannel+0x7a>
  __HAL_UNLOCK(htim);
 8006aca:	2300      	movs	r3, #0
 8006acc:	7033      	strb	r3, [r6, #0]
}
 8006ace:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  switch (Channel)
 8006ad0:	2d0c      	cmp	r5, #12
 8006ad2:	d1fa      	bne.n	8006aca <HAL_TIM_PWM_ConfigChannel+0x26>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006ad4:	681d      	ldr	r5, [r3, #0]
 8006ad6:	0028      	movs	r0, r5
 8006ad8:	f7ff fdf8 	bl	80066cc <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006adc:	2380      	movs	r3, #128	@ 0x80
 8006ade:	69ea      	ldr	r2, [r5, #28]
 8006ae0:	011b      	lsls	r3, r3, #4
 8006ae2:	4313      	orrs	r3, r2
 8006ae4:	61eb      	str	r3, [r5, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006ae6:	69eb      	ldr	r3, [r5, #28]
 8006ae8:	4a1d      	ldr	r2, [pc, #116]	@ (8006b60 <HAL_TIM_PWM_ConfigChannel+0xbc>)
 8006aea:	4013      	ands	r3, r2
 8006aec:	61eb      	str	r3, [r5, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006aee:	6923      	ldr	r3, [r4, #16]
 8006af0:	69ea      	ldr	r2, [r5, #28]
 8006af2:	021b      	lsls	r3, r3, #8
 8006af4:	4313      	orrs	r3, r2
 8006af6:	61eb      	str	r3, [r5, #28]
      break;
 8006af8:	e00f      	b.n	8006b1a <HAL_TIM_PWM_ConfigChannel+0x76>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006afa:	681d      	ldr	r5, [r3, #0]
 8006afc:	0028      	movs	r0, r5
 8006afe:	f7ff fd69 	bl	80065d4 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006b02:	2308      	movs	r3, #8
 8006b04:	69aa      	ldr	r2, [r5, #24]
 8006b06:	4313      	orrs	r3, r2
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006b08:	2204      	movs	r2, #4
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006b0a:	61ab      	str	r3, [r5, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006b0c:	69ab      	ldr	r3, [r5, #24]
 8006b0e:	4393      	bics	r3, r2
 8006b10:	61ab      	str	r3, [r5, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006b12:	69ab      	ldr	r3, [r5, #24]
 8006b14:	6922      	ldr	r2, [r4, #16]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006b16:	4313      	orrs	r3, r2
 8006b18:	61ab      	str	r3, [r5, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8006b1a:	2000      	movs	r0, #0
 8006b1c:	e7d5      	b.n	8006aca <HAL_TIM_PWM_ConfigChannel+0x26>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006b1e:	681d      	ldr	r5, [r3, #0]
 8006b20:	0028      	movs	r0, r5
 8006b22:	f7ff ff7f 	bl	8006a24 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006b26:	2380      	movs	r3, #128	@ 0x80
 8006b28:	69aa      	ldr	r2, [r5, #24]
 8006b2a:	011b      	lsls	r3, r3, #4
 8006b2c:	4313      	orrs	r3, r2
 8006b2e:	61ab      	str	r3, [r5, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006b30:	69ab      	ldr	r3, [r5, #24]
 8006b32:	4a0b      	ldr	r2, [pc, #44]	@ (8006b60 <HAL_TIM_PWM_ConfigChannel+0xbc>)
 8006b34:	4013      	ands	r3, r2
 8006b36:	61ab      	str	r3, [r5, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006b38:	6923      	ldr	r3, [r4, #16]
 8006b3a:	69aa      	ldr	r2, [r5, #24]
 8006b3c:	021b      	lsls	r3, r3, #8
 8006b3e:	e7ea      	b.n	8006b16 <HAL_TIM_PWM_ConfigChannel+0x72>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006b40:	681f      	ldr	r7, [r3, #0]
 8006b42:	0038      	movs	r0, r7
 8006b44:	f7ff fd7e 	bl	8006644 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006b48:	2204      	movs	r2, #4
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006b4a:	69fb      	ldr	r3, [r7, #28]
 8006b4c:	431d      	orrs	r5, r3
 8006b4e:	61fd      	str	r5, [r7, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006b50:	69fb      	ldr	r3, [r7, #28]
 8006b52:	4393      	bics	r3, r2
 8006b54:	61fb      	str	r3, [r7, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006b56:	69fb      	ldr	r3, [r7, #28]
 8006b58:	6922      	ldr	r2, [r4, #16]
 8006b5a:	4313      	orrs	r3, r2
 8006b5c:	61fb      	str	r3, [r7, #28]
      break;
 8006b5e:	e7dc      	b.n	8006b1a <HAL_TIM_PWM_ConfigChannel+0x76>
 8006b60:	fffffbff 	.word	0xfffffbff

08006b64 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006b64:	b530      	push	{r4, r5, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006b66:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006b68:	4d03      	ldr	r5, [pc, #12]	@ (8006b78 <TIM_ETR_SetConfig+0x14>)

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006b6a:	430a      	orrs	r2, r1
 8006b6c:	021b      	lsls	r3, r3, #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006b6e:	402c      	ands	r4, r5
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006b70:	4313      	orrs	r3, r2
 8006b72:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006b74:	6083      	str	r3, [r0, #8]
}
 8006b76:	bd30      	pop	{r4, r5, pc}
 8006b78:	ffff00ff 	.word	0xffff00ff

08006b7c <HAL_TIM_ConfigClockSource>:
{
 8006b7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 8006b7e:	0005      	movs	r5, r0
 8006b80:	2202      	movs	r2, #2
 8006b82:	353c      	adds	r5, #60	@ 0x3c
 8006b84:	782c      	ldrb	r4, [r5, #0]
{
 8006b86:	0003      	movs	r3, r0
  __HAL_LOCK(htim);
 8006b88:	0010      	movs	r0, r2
 8006b8a:	2c01      	cmp	r4, #1
 8006b8c:	d01b      	beq.n	8006bc6 <HAL_TIM_ConfigClockSource+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 8006b8e:	001e      	movs	r6, r3
  __HAL_LOCK(htim);
 8006b90:	3801      	subs	r0, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8006b92:	363d      	adds	r6, #61	@ 0x3d
  __HAL_LOCK(htim);
 8006b94:	7028      	strb	r0, [r5, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8006b96:	7032      	strb	r2, [r6, #0]
  tmpsmcr = htim->Instance->SMCR;
 8006b98:	681c      	ldr	r4, [r3, #0]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006b9a:	4a41      	ldr	r2, [pc, #260]	@ (8006ca0 <HAL_TIM_ConfigClockSource+0x124>)
  tmpsmcr = htim->Instance->SMCR;
 8006b9c:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006b9e:	4013      	ands	r3, r2
  htim->Instance->SMCR = tmpsmcr;
 8006ba0:	60a3      	str	r3, [r4, #8]
  switch (sClockSourceConfig->ClockSource)
 8006ba2:	680b      	ldr	r3, [r1, #0]
 8006ba4:	2b60      	cmp	r3, #96	@ 0x60
 8006ba6:	d04e      	beq.n	8006c46 <HAL_TIM_ConfigClockSource+0xca>
 8006ba8:	d82d      	bhi.n	8006c06 <HAL_TIM_ConfigClockSource+0x8a>
 8006baa:	2b40      	cmp	r3, #64	@ 0x40
 8006bac:	d062      	beq.n	8006c74 <HAL_TIM_ConfigClockSource+0xf8>
 8006bae:	d813      	bhi.n	8006bd8 <HAL_TIM_ConfigClockSource+0x5c>
 8006bb0:	2b20      	cmp	r3, #32
 8006bb2:	d00b      	beq.n	8006bcc <HAL_TIM_ConfigClockSource+0x50>
 8006bb4:	d808      	bhi.n	8006bc8 <HAL_TIM_ConfigClockSource+0x4c>
 8006bb6:	2210      	movs	r2, #16
 8006bb8:	0019      	movs	r1, r3
 8006bba:	4391      	bics	r1, r2
 8006bbc:	d006      	beq.n	8006bcc <HAL_TIM_ConfigClockSource+0x50>
  htim->State = HAL_TIM_STATE_READY;
 8006bbe:	2301      	movs	r3, #1
 8006bc0:	7033      	strb	r3, [r6, #0]
  __HAL_UNLOCK(htim);
 8006bc2:	2300      	movs	r3, #0
 8006bc4:	702b      	strb	r3, [r5, #0]
}
 8006bc6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  switch (sClockSourceConfig->ClockSource)
 8006bc8:	2b30      	cmp	r3, #48	@ 0x30
 8006bca:	d1f8      	bne.n	8006bbe <HAL_TIM_ConfigClockSource+0x42>
  tmpsmcr &= ~TIM_SMCR_TS;
 8006bcc:	2170      	movs	r1, #112	@ 0x70
  tmpsmcr = TIMx->SMCR;
 8006bce:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8006bd0:	438a      	bics	r2, r1
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006bd2:	4313      	orrs	r3, r2
 8006bd4:	2207      	movs	r2, #7
 8006bd6:	e028      	b.n	8006c2a <HAL_TIM_ConfigClockSource+0xae>
  switch (sClockSourceConfig->ClockSource)
 8006bd8:	2b50      	cmp	r3, #80	@ 0x50
 8006bda:	d1f0      	bne.n	8006bbe <HAL_TIM_ConfigClockSource+0x42>
                               sClockSourceConfig->ClockPolarity,
 8006bdc:	684a      	ldr	r2, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8006bde:	68cb      	ldr	r3, [r1, #12]
  tmpccer = TIMx->CCER;
 8006be0:	6a21      	ldr	r1, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006be2:	6a27      	ldr	r7, [r4, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006be4:	011b      	lsls	r3, r3, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006be6:	4387      	bics	r7, r0
 8006be8:	6227      	str	r7, [r4, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006bea:	27f0      	movs	r7, #240	@ 0xf0
  tmpccmr1 = TIMx->CCMR1;
 8006bec:	69a0      	ldr	r0, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006bee:	43b8      	bics	r0, r7
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006bf0:	4303      	orrs	r3, r0
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006bf2:	200a      	movs	r0, #10
  TIMx->CCMR1 = tmpccmr1;
 8006bf4:	61a3      	str	r3, [r4, #24]
  tmpsmcr &= ~TIM_SMCR_TS;
 8006bf6:	2370      	movs	r3, #112	@ 0x70
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006bf8:	4381      	bics	r1, r0
  tmpccer |= TIM_ICPolarity;
 8006bfa:	430a      	orrs	r2, r1
  TIMx->CCER = tmpccer;
 8006bfc:	6222      	str	r2, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 8006bfe:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8006c00:	439a      	bics	r2, r3
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006c02:	3b19      	subs	r3, #25
 8006c04:	e011      	b.n	8006c2a <HAL_TIM_ConfigClockSource+0xae>
  switch (sClockSourceConfig->ClockSource)
 8006c06:	2280      	movs	r2, #128	@ 0x80
 8006c08:	0152      	lsls	r2, r2, #5
 8006c0a:	4293      	cmp	r3, r2
 8006c0c:	d00f      	beq.n	8006c2e <HAL_TIM_ConfigClockSource+0xb2>
 8006c0e:	2280      	movs	r2, #128	@ 0x80
 8006c10:	0192      	lsls	r2, r2, #6
 8006c12:	4293      	cmp	r3, r2
 8006c14:	d00d      	beq.n	8006c32 <HAL_TIM_ConfigClockSource+0xb6>
 8006c16:	2b70      	cmp	r3, #112	@ 0x70
 8006c18:	d1d1      	bne.n	8006bbe <HAL_TIM_ConfigClockSource+0x42>
      TIM_ETR_SetConfig(htim->Instance,
 8006c1a:	68cb      	ldr	r3, [r1, #12]
 8006c1c:	684a      	ldr	r2, [r1, #4]
 8006c1e:	0020      	movs	r0, r4
 8006c20:	6889      	ldr	r1, [r1, #8]
 8006c22:	f7ff ff9f 	bl	8006b64 <TIM_ETR_SetConfig>
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006c26:	2377      	movs	r3, #119	@ 0x77
      tmpsmcr = htim->Instance->SMCR;
 8006c28:	68a2      	ldr	r2, [r4, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006c2a:	4313      	orrs	r3, r2
      htim->Instance->SMCR = tmpsmcr;
 8006c2c:	60a3      	str	r3, [r4, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8006c2e:	2000      	movs	r0, #0
 8006c30:	e7c5      	b.n	8006bbe <HAL_TIM_ConfigClockSource+0x42>
      TIM_ETR_SetConfig(htim->Instance,
 8006c32:	68cb      	ldr	r3, [r1, #12]
 8006c34:	684a      	ldr	r2, [r1, #4]
 8006c36:	0020      	movs	r0, r4
 8006c38:	6889      	ldr	r1, [r1, #8]
 8006c3a:	f7ff ff93 	bl	8006b64 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006c3e:	2380      	movs	r3, #128	@ 0x80
 8006c40:	68a2      	ldr	r2, [r4, #8]
 8006c42:	01db      	lsls	r3, r3, #7
 8006c44:	e7f1      	b.n	8006c2a <HAL_TIM_ConfigClockSource+0xae>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006c46:	2010      	movs	r0, #16
                               sClockSourceConfig->ClockPolarity,
 8006c48:	684b      	ldr	r3, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8006c4a:	68ca      	ldr	r2, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006c4c:	6a21      	ldr	r1, [r4, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006c4e:	4f15      	ldr	r7, [pc, #84]	@ (8006ca4 <HAL_TIM_ConfigClockSource+0x128>)
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006c50:	4381      	bics	r1, r0
 8006c52:	6221      	str	r1, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006c54:	69a0      	ldr	r0, [r4, #24]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006c56:	0312      	lsls	r2, r2, #12
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006c58:	4038      	ands	r0, r7
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006c5a:	4302      	orrs	r2, r0
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006c5c:	20a0      	movs	r0, #160	@ 0xa0
  tmpccer = TIMx->CCER;
 8006c5e:	6a21      	ldr	r1, [r4, #32]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006c60:	011b      	lsls	r3, r3, #4
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006c62:	4381      	bics	r1, r0
  tmpccer |= (TIM_ICPolarity << 4U);
 8006c64:	430b      	orrs	r3, r1
  TIMx->CCMR1 = tmpccmr1 ;
 8006c66:	61a2      	str	r2, [r4, #24]
  TIMx->CCER = tmpccer;
 8006c68:	6223      	str	r3, [r4, #32]
  tmpsmcr &= ~TIM_SMCR_TS;
 8006c6a:	2370      	movs	r3, #112	@ 0x70
  tmpsmcr = TIMx->SMCR;
 8006c6c:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8006c6e:	439a      	bics	r2, r3
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006c70:	3b09      	subs	r3, #9
 8006c72:	e7da      	b.n	8006c2a <HAL_TIM_ConfigClockSource+0xae>
                               sClockSourceConfig->ClockPolarity,
 8006c74:	684a      	ldr	r2, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8006c76:	68cb      	ldr	r3, [r1, #12]
  tmpccer = TIMx->CCER;
 8006c78:	6a21      	ldr	r1, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006c7a:	6a27      	ldr	r7, [r4, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006c7c:	011b      	lsls	r3, r3, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006c7e:	4387      	bics	r7, r0
 8006c80:	6227      	str	r7, [r4, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006c82:	27f0      	movs	r7, #240	@ 0xf0
  tmpccmr1 = TIMx->CCMR1;
 8006c84:	69a0      	ldr	r0, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006c86:	43b8      	bics	r0, r7
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006c88:	4303      	orrs	r3, r0
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006c8a:	200a      	movs	r0, #10
  TIMx->CCMR1 = tmpccmr1;
 8006c8c:	61a3      	str	r3, [r4, #24]
  tmpsmcr &= ~TIM_SMCR_TS;
 8006c8e:	2370      	movs	r3, #112	@ 0x70
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006c90:	4381      	bics	r1, r0
  tmpccer |= TIM_ICPolarity;
 8006c92:	430a      	orrs	r2, r1
  TIMx->CCER = tmpccer;
 8006c94:	6222      	str	r2, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 8006c96:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8006c98:	439a      	bics	r2, r3
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006c9a:	3b29      	subs	r3, #41	@ 0x29
 8006c9c:	e7c5      	b.n	8006c2a <HAL_TIM_ConfigClockSource+0xae>
 8006c9e:	46c0      	nop			@ (mov r8, r8)
 8006ca0:	ffff0088 	.word	0xffff0088
 8006ca4:	ffff0fff 	.word	0xffff0fff

08006ca8 <TIM_CCxChannelCmd>:

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006ca8:	231f      	movs	r3, #31
{
 8006caa:	b510      	push	{r4, lr}
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006cac:	2401      	movs	r4, #1
 8006cae:	4019      	ands	r1, r3
 8006cb0:	408c      	lsls	r4, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006cb2:	408a      	lsls	r2, r1
  TIMx->CCER &= ~tmp;
 8006cb4:	6a03      	ldr	r3, [r0, #32]
 8006cb6:	43a3      	bics	r3, r4
 8006cb8:	6203      	str	r3, [r0, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006cba:	6a03      	ldr	r3, [r0, #32]
 8006cbc:	431a      	orrs	r2, r3
 8006cbe:	6202      	str	r2, [r0, #32]
}
 8006cc0:	bd10      	pop	{r4, pc}
	...

08006cc4 <HAL_TIM_OC_Start>:
{
 8006cc4:	0002      	movs	r2, r0
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006cc6:	0003      	movs	r3, r0
{
 8006cc8:	b510      	push	{r4, lr}
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006cca:	2900      	cmp	r1, #0
 8006ccc:	d109      	bne.n	8006ce2 <HAL_TIM_OC_Start+0x1e>
 8006cce:	333e      	adds	r3, #62	@ 0x3e
 8006cd0:	781b      	ldrb	r3, [r3, #0]
 8006cd2:	3b01      	subs	r3, #1
 8006cd4:	1e58      	subs	r0, r3, #1
 8006cd6:	4183      	sbcs	r3, r0
 8006cd8:	b2db      	uxtb	r3, r3
    return HAL_ERROR;
 8006cda:	2001      	movs	r0, #1
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d00a      	beq.n	8006cf6 <HAL_TIM_OC_Start+0x32>
}
 8006ce0:	bd10      	pop	{r4, pc}
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006ce2:	2904      	cmp	r1, #4
 8006ce4:	d101      	bne.n	8006cea <HAL_TIM_OC_Start+0x26>
 8006ce6:	333f      	adds	r3, #63	@ 0x3f
 8006ce8:	e7f2      	b.n	8006cd0 <HAL_TIM_OC_Start+0xc>
 8006cea:	2908      	cmp	r1, #8
 8006cec:	d101      	bne.n	8006cf2 <HAL_TIM_OC_Start+0x2e>
 8006cee:	3340      	adds	r3, #64	@ 0x40
 8006cf0:	e7ee      	b.n	8006cd0 <HAL_TIM_OC_Start+0xc>
 8006cf2:	3341      	adds	r3, #65	@ 0x41
 8006cf4:	e7ec      	b.n	8006cd0 <HAL_TIM_OC_Start+0xc>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006cf6:	2302      	movs	r3, #2
 8006cf8:	0010      	movs	r0, r2
 8006cfa:	2900      	cmp	r1, #0
 8006cfc:	d123      	bne.n	8006d46 <HAL_TIM_OC_Start+0x82>
 8006cfe:	303e      	adds	r0, #62	@ 0x3e
 8006d00:	7003      	strb	r3, [r0, #0]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006d02:	6814      	ldr	r4, [r2, #0]
 8006d04:	2201      	movs	r2, #1
 8006d06:	0020      	movs	r0, r4
 8006d08:	f7ff ffce 	bl	8006ca8 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006d0c:	4a18      	ldr	r2, [pc, #96]	@ (8006d70 <HAL_TIM_OC_Start+0xac>)
 8006d0e:	4294      	cmp	r4, r2
 8006d10:	d008      	beq.n	8006d24 <HAL_TIM_OC_Start+0x60>
 8006d12:	4b18      	ldr	r3, [pc, #96]	@ (8006d74 <HAL_TIM_OC_Start+0xb0>)
 8006d14:	429c      	cmp	r4, r3
 8006d16:	d005      	beq.n	8006d24 <HAL_TIM_OC_Start+0x60>
 8006d18:	4b17      	ldr	r3, [pc, #92]	@ (8006d78 <HAL_TIM_OC_Start+0xb4>)
 8006d1a:	429c      	cmp	r4, r3
 8006d1c:	d002      	beq.n	8006d24 <HAL_TIM_OC_Start+0x60>
 8006d1e:	4b17      	ldr	r3, [pc, #92]	@ (8006d7c <HAL_TIM_OC_Start+0xb8>)
 8006d20:	429c      	cmp	r4, r3
 8006d22:	d11a      	bne.n	8006d5a <HAL_TIM_OC_Start+0x96>
    __HAL_TIM_MOE_ENABLE(htim);
 8006d24:	2380      	movs	r3, #128	@ 0x80
 8006d26:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8006d28:	021b      	lsls	r3, r3, #8
 8006d2a:	430b      	orrs	r3, r1
 8006d2c:	6463      	str	r3, [r4, #68]	@ 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006d2e:	4294      	cmp	r4, r2
 8006d30:	d002      	beq.n	8006d38 <HAL_TIM_OC_Start+0x74>
 8006d32:	4b10      	ldr	r3, [pc, #64]	@ (8006d74 <HAL_TIM_OC_Start+0xb0>)
 8006d34:	429c      	cmp	r4, r3
 8006d36:	d116      	bne.n	8006d66 <HAL_TIM_OC_Start+0xa2>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006d38:	2207      	movs	r2, #7
 8006d3a:	68a3      	ldr	r3, [r4, #8]
 8006d3c:	4013      	ands	r3, r2
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d3e:	2b06      	cmp	r3, #6
 8006d40:	d111      	bne.n	8006d66 <HAL_TIM_OC_Start+0xa2>
  return HAL_OK;
 8006d42:	2000      	movs	r0, #0
 8006d44:	e7cc      	b.n	8006ce0 <HAL_TIM_OC_Start+0x1c>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006d46:	2904      	cmp	r1, #4
 8006d48:	d101      	bne.n	8006d4e <HAL_TIM_OC_Start+0x8a>
 8006d4a:	303f      	adds	r0, #63	@ 0x3f
 8006d4c:	e7d8      	b.n	8006d00 <HAL_TIM_OC_Start+0x3c>
 8006d4e:	2908      	cmp	r1, #8
 8006d50:	d101      	bne.n	8006d56 <HAL_TIM_OC_Start+0x92>
 8006d52:	3040      	adds	r0, #64	@ 0x40
 8006d54:	e7d4      	b.n	8006d00 <HAL_TIM_OC_Start+0x3c>
 8006d56:	3041      	adds	r0, #65	@ 0x41
 8006d58:	e7d2      	b.n	8006d00 <HAL_TIM_OC_Start+0x3c>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006d5a:	2380      	movs	r3, #128	@ 0x80
 8006d5c:	05db      	lsls	r3, r3, #23
 8006d5e:	429c      	cmp	r4, r3
 8006d60:	d0ea      	beq.n	8006d38 <HAL_TIM_OC_Start+0x74>
 8006d62:	4b07      	ldr	r3, [pc, #28]	@ (8006d80 <HAL_TIM_OC_Start+0xbc>)
 8006d64:	e7e6      	b.n	8006d34 <HAL_TIM_OC_Start+0x70>
      __HAL_TIM_ENABLE(htim);
 8006d66:	2301      	movs	r3, #1
 8006d68:	6822      	ldr	r2, [r4, #0]
 8006d6a:	4313      	orrs	r3, r2
 8006d6c:	6023      	str	r3, [r4, #0]
 8006d6e:	e7e8      	b.n	8006d42 <HAL_TIM_OC_Start+0x7e>
 8006d70:	40012c00 	.word	0x40012c00
 8006d74:	40014000 	.word	0x40014000
 8006d78:	40014400 	.word	0x40014400
 8006d7c:	40014800 	.word	0x40014800
 8006d80:	40000400 	.word	0x40000400

08006d84 <HAL_TIM_PWM_Start>:
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
 8006d84:	b510      	push	{r4, lr}
 8006d86:	f7ff ff9d 	bl	8006cc4 <HAL_TIM_OC_Start>
 8006d8a:	bd10      	pop	{r4, pc}

08006d8c <HAL_TIM_OC_Stop>:
{
 8006d8c:	b570      	push	{r4, r5, r6, lr}
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8006d8e:	6805      	ldr	r5, [r0, #0]
 8006d90:	2200      	movs	r2, #0
{
 8006d92:	0004      	movs	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8006d94:	0028      	movs	r0, r5
{
 8006d96:	000e      	movs	r6, r1
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8006d98:	f7ff ff86 	bl	8006ca8 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006d9c:	4b19      	ldr	r3, [pc, #100]	@ (8006e04 <HAL_TIM_OC_Stop+0x78>)
 8006d9e:	4a1a      	ldr	r2, [pc, #104]	@ (8006e08 <HAL_TIM_OC_Stop+0x7c>)
 8006da0:	429d      	cmp	r5, r3
 8006da2:	d008      	beq.n	8006db6 <HAL_TIM_OC_Stop+0x2a>
 8006da4:	4b19      	ldr	r3, [pc, #100]	@ (8006e0c <HAL_TIM_OC_Stop+0x80>)
 8006da6:	429d      	cmp	r5, r3
 8006da8:	d005      	beq.n	8006db6 <HAL_TIM_OC_Stop+0x2a>
 8006daa:	4b19      	ldr	r3, [pc, #100]	@ (8006e10 <HAL_TIM_OC_Stop+0x84>)
 8006dac:	429d      	cmp	r5, r3
 8006dae:	d002      	beq.n	8006db6 <HAL_TIM_OC_Stop+0x2a>
 8006db0:	4b18      	ldr	r3, [pc, #96]	@ (8006e14 <HAL_TIM_OC_Stop+0x88>)
 8006db2:	429d      	cmp	r5, r3
 8006db4:	d10a      	bne.n	8006dcc <HAL_TIM_OC_Stop+0x40>
    __HAL_TIM_MOE_DISABLE(htim);
 8006db6:	6a2b      	ldr	r3, [r5, #32]
 8006db8:	4213      	tst	r3, r2
 8006dba:	d107      	bne.n	8006dcc <HAL_TIM_OC_Stop+0x40>
 8006dbc:	6a29      	ldr	r1, [r5, #32]
 8006dbe:	4b16      	ldr	r3, [pc, #88]	@ (8006e18 <HAL_TIM_OC_Stop+0x8c>)
 8006dc0:	4219      	tst	r1, r3
 8006dc2:	d103      	bne.n	8006dcc <HAL_TIM_OC_Stop+0x40>
 8006dc4:	6c6b      	ldr	r3, [r5, #68]	@ 0x44
 8006dc6:	4915      	ldr	r1, [pc, #84]	@ (8006e1c <HAL_TIM_OC_Stop+0x90>)
 8006dc8:	400b      	ands	r3, r1
 8006dca:	646b      	str	r3, [r5, #68]	@ 0x44
  __HAL_TIM_DISABLE(htim);
 8006dcc:	6a2b      	ldr	r3, [r5, #32]
 8006dce:	4213      	tst	r3, r2
 8006dd0:	d107      	bne.n	8006de2 <HAL_TIM_OC_Stop+0x56>
 8006dd2:	6a2a      	ldr	r2, [r5, #32]
 8006dd4:	4b10      	ldr	r3, [pc, #64]	@ (8006e18 <HAL_TIM_OC_Stop+0x8c>)
 8006dd6:	421a      	tst	r2, r3
 8006dd8:	d103      	bne.n	8006de2 <HAL_TIM_OC_Stop+0x56>
 8006dda:	2201      	movs	r2, #1
 8006ddc:	682b      	ldr	r3, [r5, #0]
 8006dde:	4393      	bics	r3, r2
 8006de0:	602b      	str	r3, [r5, #0]
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8006de2:	2301      	movs	r3, #1
 8006de4:	2e00      	cmp	r6, #0
 8006de6:	d103      	bne.n	8006df0 <HAL_TIM_OC_Stop+0x64>
 8006de8:	343e      	adds	r4, #62	@ 0x3e
}
 8006dea:	2000      	movs	r0, #0
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8006dec:	7023      	strb	r3, [r4, #0]
}
 8006dee:	bd70      	pop	{r4, r5, r6, pc}
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8006df0:	2e04      	cmp	r6, #4
 8006df2:	d101      	bne.n	8006df8 <HAL_TIM_OC_Stop+0x6c>
 8006df4:	343f      	adds	r4, #63	@ 0x3f
 8006df6:	e7f8      	b.n	8006dea <HAL_TIM_OC_Stop+0x5e>
 8006df8:	2e08      	cmp	r6, #8
 8006dfa:	d101      	bne.n	8006e00 <HAL_TIM_OC_Stop+0x74>
 8006dfc:	3440      	adds	r4, #64	@ 0x40
 8006dfe:	e7f4      	b.n	8006dea <HAL_TIM_OC_Stop+0x5e>
 8006e00:	3441      	adds	r4, #65	@ 0x41
 8006e02:	e7f2      	b.n	8006dea <HAL_TIM_OC_Stop+0x5e>
 8006e04:	40012c00 	.word	0x40012c00
 8006e08:	00001111 	.word	0x00001111
 8006e0c:	40014000 	.word	0x40014000
 8006e10:	40014400 	.word	0x40014400
 8006e14:	40014800 	.word	0x40014800
 8006e18:	00000444 	.word	0x00000444
 8006e1c:	ffff7fff 	.word	0xffff7fff

08006e20 <HAL_TIM_PWM_Stop>:
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
 8006e20:	b510      	push	{r4, lr}
 8006e22:	f7ff ffb3 	bl	8006d8c <HAL_TIM_OC_Stop>
 8006e26:	bd10      	pop	{r4, pc}

08006e28 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006e28:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006e2a:	0004      	movs	r4, r0
 8006e2c:	2202      	movs	r2, #2
 8006e2e:	343c      	adds	r4, #60	@ 0x3c
 8006e30:	7825      	ldrb	r5, [r4, #0]
{
 8006e32:	0003      	movs	r3, r0
  __HAL_LOCK(htim);
 8006e34:	0010      	movs	r0, r2
 8006e36:	2d01      	cmp	r5, #1
 8006e38:	d020      	beq.n	8006e7c <HAL_TIMEx_MasterConfigSynchronization+0x54>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e3a:	001d      	movs	r5, r3

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006e3c:	2670      	movs	r6, #112	@ 0x70
  htim->State = HAL_TIM_STATE_BUSY;
 8006e3e:	353d      	adds	r5, #61	@ 0x3d
 8006e40:	702a      	strb	r2, [r5, #0]
  tmpcr2 = htim->Instance->CR2;
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	6858      	ldr	r0, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;
 8006e46:	689a      	ldr	r2, [r3, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 8006e48:	43b0      	bics	r0, r6
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006e4a:	680e      	ldr	r6, [r1, #0]
 8006e4c:	4330      	orrs	r0, r6

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006e4e:	6058      	str	r0, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006e50:	480b      	ldr	r0, [pc, #44]	@ (8006e80 <HAL_TIMEx_MasterConfigSynchronization+0x58>)
 8006e52:	4283      	cmp	r3, r0
 8006e54:	d009      	beq.n	8006e6a <HAL_TIMEx_MasterConfigSynchronization+0x42>
 8006e56:	2080      	movs	r0, #128	@ 0x80
 8006e58:	05c0      	lsls	r0, r0, #23
 8006e5a:	4283      	cmp	r3, r0
 8006e5c:	d005      	beq.n	8006e6a <HAL_TIMEx_MasterConfigSynchronization+0x42>
 8006e5e:	4809      	ldr	r0, [pc, #36]	@ (8006e84 <HAL_TIMEx_MasterConfigSynchronization+0x5c>)
 8006e60:	4283      	cmp	r3, r0
 8006e62:	d002      	beq.n	8006e6a <HAL_TIMEx_MasterConfigSynchronization+0x42>
 8006e64:	4808      	ldr	r0, [pc, #32]	@ (8006e88 <HAL_TIMEx_MasterConfigSynchronization+0x60>)
 8006e66:	4283      	cmp	r3, r0
 8006e68:	d104      	bne.n	8006e74 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006e6a:	2080      	movs	r0, #128	@ 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006e6c:	6849      	ldr	r1, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006e6e:	4382      	bics	r2, r0
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006e70:	430a      	orrs	r2, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006e72:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006e74:	2301      	movs	r3, #1

  __HAL_UNLOCK(htim);
 8006e76:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8006e78:	702b      	strb	r3, [r5, #0]
  __HAL_UNLOCK(htim);
 8006e7a:	7020      	strb	r0, [r4, #0]

  return HAL_OK;
}
 8006e7c:	bd70      	pop	{r4, r5, r6, pc}
 8006e7e:	46c0      	nop			@ (mov r8, r8)
 8006e80:	40012c00 	.word	0x40012c00
 8006e84:	40000400 	.word	0x40000400
 8006e88:	40014000 	.word	0x40014000

08006e8c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006e8c:	b510      	push	{r4, lr}
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006e8e:	0004      	movs	r4, r0
 8006e90:	343c      	adds	r4, #60	@ 0x3c
 8006e92:	7823      	ldrb	r3, [r4, #0]
{
 8006e94:	0002      	movs	r2, r0
  __HAL_LOCK(htim);
 8006e96:	2002      	movs	r0, #2
 8006e98:	2b01      	cmp	r3, #1
 8006e9a:	d01c      	beq.n	8006ed6 <HAL_TIMEx_ConfigBreakDeadTime+0x4a>
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006e9c:	68cb      	ldr	r3, [r1, #12]
 8006e9e:	480e      	ldr	r0, [pc, #56]	@ (8006ed8 <HAL_TIMEx_ConfigBreakDeadTime+0x4c>)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006ea0:	6812      	ldr	r2, [r2, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006ea2:	4003      	ands	r3, r0
 8006ea4:	6888      	ldr	r0, [r1, #8]
 8006ea6:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006ea8:	480c      	ldr	r0, [pc, #48]	@ (8006edc <HAL_TIMEx_ConfigBreakDeadTime+0x50>)
 8006eaa:	4003      	ands	r3, r0
 8006eac:	6848      	ldr	r0, [r1, #4]
 8006eae:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006eb0:	480b      	ldr	r0, [pc, #44]	@ (8006ee0 <HAL_TIMEx_ConfigBreakDeadTime+0x54>)
 8006eb2:	4003      	ands	r3, r0
 8006eb4:	6808      	ldr	r0, [r1, #0]
 8006eb6:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006eb8:	480a      	ldr	r0, [pc, #40]	@ (8006ee4 <HAL_TIMEx_ConfigBreakDeadTime+0x58>)
 8006eba:	4003      	ands	r3, r0
 8006ebc:	6908      	ldr	r0, [r1, #16]
 8006ebe:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006ec0:	4809      	ldr	r0, [pc, #36]	@ (8006ee8 <HAL_TIMEx_ConfigBreakDeadTime+0x5c>)
 8006ec2:	4003      	ands	r3, r0
 8006ec4:	6948      	ldr	r0, [r1, #20]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006ec6:	69c9      	ldr	r1, [r1, #28]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006ec8:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006eca:	4808      	ldr	r0, [pc, #32]	@ (8006eec <HAL_TIMEx_ConfigBreakDeadTime+0x60>)
 8006ecc:	4003      	ands	r3, r0

  __HAL_UNLOCK(htim);
 8006ece:	2000      	movs	r0, #0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006ed0:	430b      	orrs	r3, r1
  htim->Instance->BDTR = tmpbdtr;
 8006ed2:	6453      	str	r3, [r2, #68]	@ 0x44
  __HAL_UNLOCK(htim);
 8006ed4:	7020      	strb	r0, [r4, #0]

  return HAL_OK;
}
 8006ed6:	bd10      	pop	{r4, pc}
 8006ed8:	fffffcff 	.word	0xfffffcff
 8006edc:	fffffbff 	.word	0xfffffbff
 8006ee0:	fffff7ff 	.word	0xfffff7ff
 8006ee4:	ffffefff 	.word	0xffffefff
 8006ee8:	ffffdfff 	.word	0xffffdfff
 8006eec:	ffffbfff 	.word	0xffffbfff

08006ef0 <HAL_TIMEx_CommutCallback>:
/**
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
 8006ef0:	4770      	bx	lr

08006ef2 <HAL_TIMEx_BreakCallback>:
/**
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
 8006ef2:	4770      	bx	lr

08006ef4 <__cvt>:
 8006ef4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006ef6:	001f      	movs	r7, r3
 8006ef8:	2300      	movs	r3, #0
 8006efa:	0016      	movs	r6, r2
 8006efc:	b08b      	sub	sp, #44	@ 0x2c
 8006efe:	429f      	cmp	r7, r3
 8006f00:	da04      	bge.n	8006f0c <__cvt+0x18>
 8006f02:	2180      	movs	r1, #128	@ 0x80
 8006f04:	0609      	lsls	r1, r1, #24
 8006f06:	187b      	adds	r3, r7, r1
 8006f08:	001f      	movs	r7, r3
 8006f0a:	232d      	movs	r3, #45	@ 0x2d
 8006f0c:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006f0e:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 8006f10:	7013      	strb	r3, [r2, #0]
 8006f12:	2320      	movs	r3, #32
 8006f14:	2203      	movs	r2, #3
 8006f16:	439d      	bics	r5, r3
 8006f18:	2d46      	cmp	r5, #70	@ 0x46
 8006f1a:	d007      	beq.n	8006f2c <__cvt+0x38>
 8006f1c:	002b      	movs	r3, r5
 8006f1e:	3b45      	subs	r3, #69	@ 0x45
 8006f20:	4259      	negs	r1, r3
 8006f22:	414b      	adcs	r3, r1
 8006f24:	9910      	ldr	r1, [sp, #64]	@ 0x40
 8006f26:	3a01      	subs	r2, #1
 8006f28:	18cb      	adds	r3, r1, r3
 8006f2a:	9310      	str	r3, [sp, #64]	@ 0x40
 8006f2c:	ab09      	add	r3, sp, #36	@ 0x24
 8006f2e:	9304      	str	r3, [sp, #16]
 8006f30:	ab08      	add	r3, sp, #32
 8006f32:	9303      	str	r3, [sp, #12]
 8006f34:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006f36:	9200      	str	r2, [sp, #0]
 8006f38:	9302      	str	r3, [sp, #8]
 8006f3a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006f3c:	0032      	movs	r2, r6
 8006f3e:	9301      	str	r3, [sp, #4]
 8006f40:	003b      	movs	r3, r7
 8006f42:	f000 fe89 	bl	8007c58 <_dtoa_r>
 8006f46:	0004      	movs	r4, r0
 8006f48:	2d47      	cmp	r5, #71	@ 0x47
 8006f4a:	d11b      	bne.n	8006f84 <__cvt+0x90>
 8006f4c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006f4e:	07db      	lsls	r3, r3, #31
 8006f50:	d511      	bpl.n	8006f76 <__cvt+0x82>
 8006f52:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006f54:	18c3      	adds	r3, r0, r3
 8006f56:	9307      	str	r3, [sp, #28]
 8006f58:	2200      	movs	r2, #0
 8006f5a:	2300      	movs	r3, #0
 8006f5c:	0030      	movs	r0, r6
 8006f5e:	0039      	movs	r1, r7
 8006f60:	f7f9 fa80 	bl	8000464 <__aeabi_dcmpeq>
 8006f64:	2800      	cmp	r0, #0
 8006f66:	d001      	beq.n	8006f6c <__cvt+0x78>
 8006f68:	9b07      	ldr	r3, [sp, #28]
 8006f6a:	9309      	str	r3, [sp, #36]	@ 0x24
 8006f6c:	2230      	movs	r2, #48	@ 0x30
 8006f6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f70:	9907      	ldr	r1, [sp, #28]
 8006f72:	428b      	cmp	r3, r1
 8006f74:	d320      	bcc.n	8006fb8 <__cvt+0xc4>
 8006f76:	0020      	movs	r0, r4
 8006f78:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f7a:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8006f7c:	1b1b      	subs	r3, r3, r4
 8006f7e:	6013      	str	r3, [r2, #0]
 8006f80:	b00b      	add	sp, #44	@ 0x2c
 8006f82:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006f84:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006f86:	18c3      	adds	r3, r0, r3
 8006f88:	9307      	str	r3, [sp, #28]
 8006f8a:	2d46      	cmp	r5, #70	@ 0x46
 8006f8c:	d1e4      	bne.n	8006f58 <__cvt+0x64>
 8006f8e:	7803      	ldrb	r3, [r0, #0]
 8006f90:	2b30      	cmp	r3, #48	@ 0x30
 8006f92:	d10c      	bne.n	8006fae <__cvt+0xba>
 8006f94:	2200      	movs	r2, #0
 8006f96:	2300      	movs	r3, #0
 8006f98:	0030      	movs	r0, r6
 8006f9a:	0039      	movs	r1, r7
 8006f9c:	f7f9 fa62 	bl	8000464 <__aeabi_dcmpeq>
 8006fa0:	2800      	cmp	r0, #0
 8006fa2:	d104      	bne.n	8006fae <__cvt+0xba>
 8006fa4:	2301      	movs	r3, #1
 8006fa6:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8006fa8:	1a9b      	subs	r3, r3, r2
 8006faa:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006fac:	6013      	str	r3, [r2, #0]
 8006fae:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006fb0:	9a07      	ldr	r2, [sp, #28]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	18d3      	adds	r3, r2, r3
 8006fb6:	e7ce      	b.n	8006f56 <__cvt+0x62>
 8006fb8:	1c59      	adds	r1, r3, #1
 8006fba:	9109      	str	r1, [sp, #36]	@ 0x24
 8006fbc:	701a      	strb	r2, [r3, #0]
 8006fbe:	e7d6      	b.n	8006f6e <__cvt+0x7a>

08006fc0 <__exponent>:
 8006fc0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006fc2:	232b      	movs	r3, #43	@ 0x2b
 8006fc4:	b085      	sub	sp, #20
 8006fc6:	0005      	movs	r5, r0
 8006fc8:	1e0c      	subs	r4, r1, #0
 8006fca:	7002      	strb	r2, [r0, #0]
 8006fcc:	da01      	bge.n	8006fd2 <__exponent+0x12>
 8006fce:	424c      	negs	r4, r1
 8006fd0:	3302      	adds	r3, #2
 8006fd2:	706b      	strb	r3, [r5, #1]
 8006fd4:	2c09      	cmp	r4, #9
 8006fd6:	dd2c      	ble.n	8007032 <__exponent+0x72>
 8006fd8:	ab02      	add	r3, sp, #8
 8006fda:	1dde      	adds	r6, r3, #7
 8006fdc:	0020      	movs	r0, r4
 8006fde:	210a      	movs	r1, #10
 8006fe0:	f7f9 fa1e 	bl	8000420 <__aeabi_idivmod>
 8006fe4:	0037      	movs	r7, r6
 8006fe6:	3130      	adds	r1, #48	@ 0x30
 8006fe8:	3e01      	subs	r6, #1
 8006fea:	0020      	movs	r0, r4
 8006fec:	7031      	strb	r1, [r6, #0]
 8006fee:	210a      	movs	r1, #10
 8006ff0:	9401      	str	r4, [sp, #4]
 8006ff2:	f7f9 f92f 	bl	8000254 <__divsi3>
 8006ff6:	9b01      	ldr	r3, [sp, #4]
 8006ff8:	0004      	movs	r4, r0
 8006ffa:	2b63      	cmp	r3, #99	@ 0x63
 8006ffc:	dcee      	bgt.n	8006fdc <__exponent+0x1c>
 8006ffe:	1eba      	subs	r2, r7, #2
 8007000:	1ca8      	adds	r0, r5, #2
 8007002:	0001      	movs	r1, r0
 8007004:	0013      	movs	r3, r2
 8007006:	3430      	adds	r4, #48	@ 0x30
 8007008:	7014      	strb	r4, [r2, #0]
 800700a:	ac02      	add	r4, sp, #8
 800700c:	3407      	adds	r4, #7
 800700e:	429c      	cmp	r4, r3
 8007010:	d80a      	bhi.n	8007028 <__exponent+0x68>
 8007012:	2300      	movs	r3, #0
 8007014:	4294      	cmp	r4, r2
 8007016:	d303      	bcc.n	8007020 <__exponent+0x60>
 8007018:	3309      	adds	r3, #9
 800701a:	aa02      	add	r2, sp, #8
 800701c:	189b      	adds	r3, r3, r2
 800701e:	1bdb      	subs	r3, r3, r7
 8007020:	18c0      	adds	r0, r0, r3
 8007022:	1b40      	subs	r0, r0, r5
 8007024:	b005      	add	sp, #20
 8007026:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007028:	781c      	ldrb	r4, [r3, #0]
 800702a:	3301      	adds	r3, #1
 800702c:	700c      	strb	r4, [r1, #0]
 800702e:	3101      	adds	r1, #1
 8007030:	e7eb      	b.n	800700a <__exponent+0x4a>
 8007032:	2330      	movs	r3, #48	@ 0x30
 8007034:	18e4      	adds	r4, r4, r3
 8007036:	70ab      	strb	r3, [r5, #2]
 8007038:	1d28      	adds	r0, r5, #4
 800703a:	70ec      	strb	r4, [r5, #3]
 800703c:	e7f1      	b.n	8007022 <__exponent+0x62>
	...

08007040 <_printf_float>:
 8007040:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007042:	b097      	sub	sp, #92	@ 0x5c
 8007044:	000d      	movs	r5, r1
 8007046:	920a      	str	r2, [sp, #40]	@ 0x28
 8007048:	9c1c      	ldr	r4, [sp, #112]	@ 0x70
 800704a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800704c:	9009      	str	r0, [sp, #36]	@ 0x24
 800704e:	f000 fceb 	bl	8007a28 <_localeconv_r>
 8007052:	6803      	ldr	r3, [r0, #0]
 8007054:	0018      	movs	r0, r3
 8007056:	930d      	str	r3, [sp, #52]	@ 0x34
 8007058:	f7f9 f856 	bl	8000108 <strlen>
 800705c:	2300      	movs	r3, #0
 800705e:	900f      	str	r0, [sp, #60]	@ 0x3c
 8007060:	9314      	str	r3, [sp, #80]	@ 0x50
 8007062:	7e2b      	ldrb	r3, [r5, #24]
 8007064:	2207      	movs	r2, #7
 8007066:	930c      	str	r3, [sp, #48]	@ 0x30
 8007068:	682b      	ldr	r3, [r5, #0]
 800706a:	930e      	str	r3, [sp, #56]	@ 0x38
 800706c:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800706e:	6823      	ldr	r3, [r4, #0]
 8007070:	05c9      	lsls	r1, r1, #23
 8007072:	d545      	bpl.n	8007100 <_printf_float+0xc0>
 8007074:	189b      	adds	r3, r3, r2
 8007076:	4393      	bics	r3, r2
 8007078:	001a      	movs	r2, r3
 800707a:	3208      	adds	r2, #8
 800707c:	6022      	str	r2, [r4, #0]
 800707e:	2201      	movs	r2, #1
 8007080:	681e      	ldr	r6, [r3, #0]
 8007082:	685f      	ldr	r7, [r3, #4]
 8007084:	007b      	lsls	r3, r7, #1
 8007086:	085b      	lsrs	r3, r3, #1
 8007088:	9311      	str	r3, [sp, #68]	@ 0x44
 800708a:	9610      	str	r6, [sp, #64]	@ 0x40
 800708c:	64ae      	str	r6, [r5, #72]	@ 0x48
 800708e:	64ef      	str	r7, [r5, #76]	@ 0x4c
 8007090:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8007092:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8007094:	4ba7      	ldr	r3, [pc, #668]	@ (8007334 <_printf_float+0x2f4>)
 8007096:	4252      	negs	r2, r2
 8007098:	f7fc f9a6 	bl	80033e8 <__aeabi_dcmpun>
 800709c:	2800      	cmp	r0, #0
 800709e:	d131      	bne.n	8007104 <_printf_float+0xc4>
 80070a0:	9810      	ldr	r0, [sp, #64]	@ 0x40
 80070a2:	9911      	ldr	r1, [sp, #68]	@ 0x44
 80070a4:	2201      	movs	r2, #1
 80070a6:	4ba3      	ldr	r3, [pc, #652]	@ (8007334 <_printf_float+0x2f4>)
 80070a8:	4252      	negs	r2, r2
 80070aa:	f7f9 f9eb 	bl	8000484 <__aeabi_dcmple>
 80070ae:	2800      	cmp	r0, #0
 80070b0:	d128      	bne.n	8007104 <_printf_float+0xc4>
 80070b2:	2200      	movs	r2, #0
 80070b4:	2300      	movs	r3, #0
 80070b6:	0030      	movs	r0, r6
 80070b8:	0039      	movs	r1, r7
 80070ba:	f7f9 f9d9 	bl	8000470 <__aeabi_dcmplt>
 80070be:	2800      	cmp	r0, #0
 80070c0:	d003      	beq.n	80070ca <_printf_float+0x8a>
 80070c2:	002b      	movs	r3, r5
 80070c4:	222d      	movs	r2, #45	@ 0x2d
 80070c6:	3343      	adds	r3, #67	@ 0x43
 80070c8:	701a      	strb	r2, [r3, #0]
 80070ca:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80070cc:	4f9a      	ldr	r7, [pc, #616]	@ (8007338 <_printf_float+0x2f8>)
 80070ce:	2b47      	cmp	r3, #71	@ 0x47
 80070d0:	d800      	bhi.n	80070d4 <_printf_float+0x94>
 80070d2:	4f9a      	ldr	r7, [pc, #616]	@ (800733c <_printf_float+0x2fc>)
 80070d4:	2303      	movs	r3, #3
 80070d6:	2400      	movs	r4, #0
 80070d8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80070da:	612b      	str	r3, [r5, #16]
 80070dc:	3301      	adds	r3, #1
 80070de:	439a      	bics	r2, r3
 80070e0:	602a      	str	r2, [r5, #0]
 80070e2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80070e4:	0029      	movs	r1, r5
 80070e6:	9300      	str	r3, [sp, #0]
 80070e8:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80070ea:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80070ec:	aa15      	add	r2, sp, #84	@ 0x54
 80070ee:	f000 f9e5 	bl	80074bc <_printf_common>
 80070f2:	3001      	adds	r0, #1
 80070f4:	d000      	beq.n	80070f8 <_printf_float+0xb8>
 80070f6:	e09e      	b.n	8007236 <_printf_float+0x1f6>
 80070f8:	2001      	movs	r0, #1
 80070fa:	4240      	negs	r0, r0
 80070fc:	b017      	add	sp, #92	@ 0x5c
 80070fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007100:	3307      	adds	r3, #7
 8007102:	e7b8      	b.n	8007076 <_printf_float+0x36>
 8007104:	0032      	movs	r2, r6
 8007106:	003b      	movs	r3, r7
 8007108:	0030      	movs	r0, r6
 800710a:	0039      	movs	r1, r7
 800710c:	f7fc f96c 	bl	80033e8 <__aeabi_dcmpun>
 8007110:	2800      	cmp	r0, #0
 8007112:	d00b      	beq.n	800712c <_printf_float+0xec>
 8007114:	2f00      	cmp	r7, #0
 8007116:	da03      	bge.n	8007120 <_printf_float+0xe0>
 8007118:	002b      	movs	r3, r5
 800711a:	222d      	movs	r2, #45	@ 0x2d
 800711c:	3343      	adds	r3, #67	@ 0x43
 800711e:	701a      	strb	r2, [r3, #0]
 8007120:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007122:	4f87      	ldr	r7, [pc, #540]	@ (8007340 <_printf_float+0x300>)
 8007124:	2b47      	cmp	r3, #71	@ 0x47
 8007126:	d8d5      	bhi.n	80070d4 <_printf_float+0x94>
 8007128:	4f86      	ldr	r7, [pc, #536]	@ (8007344 <_printf_float+0x304>)
 800712a:	e7d3      	b.n	80070d4 <_printf_float+0x94>
 800712c:	2220      	movs	r2, #32
 800712e:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 8007130:	686b      	ldr	r3, [r5, #4]
 8007132:	4394      	bics	r4, r2
 8007134:	1c5a      	adds	r2, r3, #1
 8007136:	d146      	bne.n	80071c6 <_printf_float+0x186>
 8007138:	3307      	adds	r3, #7
 800713a:	606b      	str	r3, [r5, #4]
 800713c:	2380      	movs	r3, #128	@ 0x80
 800713e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007140:	00db      	lsls	r3, r3, #3
 8007142:	4313      	orrs	r3, r2
 8007144:	2200      	movs	r2, #0
 8007146:	602b      	str	r3, [r5, #0]
 8007148:	9206      	str	r2, [sp, #24]
 800714a:	aa14      	add	r2, sp, #80	@ 0x50
 800714c:	9205      	str	r2, [sp, #20]
 800714e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007150:	a90a      	add	r1, sp, #40	@ 0x28
 8007152:	9204      	str	r2, [sp, #16]
 8007154:	aa13      	add	r2, sp, #76	@ 0x4c
 8007156:	9203      	str	r2, [sp, #12]
 8007158:	2223      	movs	r2, #35	@ 0x23
 800715a:	1852      	adds	r2, r2, r1
 800715c:	9202      	str	r2, [sp, #8]
 800715e:	9301      	str	r3, [sp, #4]
 8007160:	686b      	ldr	r3, [r5, #4]
 8007162:	0032      	movs	r2, r6
 8007164:	9300      	str	r3, [sp, #0]
 8007166:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007168:	003b      	movs	r3, r7
 800716a:	f7ff fec3 	bl	8006ef4 <__cvt>
 800716e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8007170:	0007      	movs	r7, r0
 8007172:	2c47      	cmp	r4, #71	@ 0x47
 8007174:	d12d      	bne.n	80071d2 <_printf_float+0x192>
 8007176:	1cd3      	adds	r3, r2, #3
 8007178:	db02      	blt.n	8007180 <_printf_float+0x140>
 800717a:	686b      	ldr	r3, [r5, #4]
 800717c:	429a      	cmp	r2, r3
 800717e:	dd47      	ble.n	8007210 <_printf_float+0x1d0>
 8007180:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007182:	3b02      	subs	r3, #2
 8007184:	b2db      	uxtb	r3, r3
 8007186:	930c      	str	r3, [sp, #48]	@ 0x30
 8007188:	0028      	movs	r0, r5
 800718a:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800718c:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800718e:	3901      	subs	r1, #1
 8007190:	3050      	adds	r0, #80	@ 0x50
 8007192:	9113      	str	r1, [sp, #76]	@ 0x4c
 8007194:	f7ff ff14 	bl	8006fc0 <__exponent>
 8007198:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800719a:	0004      	movs	r4, r0
 800719c:	1813      	adds	r3, r2, r0
 800719e:	612b      	str	r3, [r5, #16]
 80071a0:	2a01      	cmp	r2, #1
 80071a2:	dc02      	bgt.n	80071aa <_printf_float+0x16a>
 80071a4:	682a      	ldr	r2, [r5, #0]
 80071a6:	07d2      	lsls	r2, r2, #31
 80071a8:	d501      	bpl.n	80071ae <_printf_float+0x16e>
 80071aa:	3301      	adds	r3, #1
 80071ac:	612b      	str	r3, [r5, #16]
 80071ae:	2323      	movs	r3, #35	@ 0x23
 80071b0:	aa0a      	add	r2, sp, #40	@ 0x28
 80071b2:	189b      	adds	r3, r3, r2
 80071b4:	781b      	ldrb	r3, [r3, #0]
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d100      	bne.n	80071bc <_printf_float+0x17c>
 80071ba:	e792      	b.n	80070e2 <_printf_float+0xa2>
 80071bc:	002b      	movs	r3, r5
 80071be:	222d      	movs	r2, #45	@ 0x2d
 80071c0:	3343      	adds	r3, #67	@ 0x43
 80071c2:	701a      	strb	r2, [r3, #0]
 80071c4:	e78d      	b.n	80070e2 <_printf_float+0xa2>
 80071c6:	2c47      	cmp	r4, #71	@ 0x47
 80071c8:	d1b8      	bne.n	800713c <_printf_float+0xfc>
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d1b6      	bne.n	800713c <_printf_float+0xfc>
 80071ce:	3301      	adds	r3, #1
 80071d0:	e7b3      	b.n	800713a <_printf_float+0xfa>
 80071d2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80071d4:	2b65      	cmp	r3, #101	@ 0x65
 80071d6:	d9d7      	bls.n	8007188 <_printf_float+0x148>
 80071d8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80071da:	2b66      	cmp	r3, #102	@ 0x66
 80071dc:	d11a      	bne.n	8007214 <_printf_float+0x1d4>
 80071de:	686b      	ldr	r3, [r5, #4]
 80071e0:	2a00      	cmp	r2, #0
 80071e2:	dd09      	ble.n	80071f8 <_printf_float+0x1b8>
 80071e4:	612a      	str	r2, [r5, #16]
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d102      	bne.n	80071f0 <_printf_float+0x1b0>
 80071ea:	6829      	ldr	r1, [r5, #0]
 80071ec:	07c9      	lsls	r1, r1, #31
 80071ee:	d50b      	bpl.n	8007208 <_printf_float+0x1c8>
 80071f0:	3301      	adds	r3, #1
 80071f2:	189b      	adds	r3, r3, r2
 80071f4:	612b      	str	r3, [r5, #16]
 80071f6:	e007      	b.n	8007208 <_printf_float+0x1c8>
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d103      	bne.n	8007204 <_printf_float+0x1c4>
 80071fc:	2201      	movs	r2, #1
 80071fe:	6829      	ldr	r1, [r5, #0]
 8007200:	4211      	tst	r1, r2
 8007202:	d000      	beq.n	8007206 <_printf_float+0x1c6>
 8007204:	1c9a      	adds	r2, r3, #2
 8007206:	612a      	str	r2, [r5, #16]
 8007208:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800720a:	2400      	movs	r4, #0
 800720c:	65ab      	str	r3, [r5, #88]	@ 0x58
 800720e:	e7ce      	b.n	80071ae <_printf_float+0x16e>
 8007210:	2367      	movs	r3, #103	@ 0x67
 8007212:	930c      	str	r3, [sp, #48]	@ 0x30
 8007214:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8007216:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007218:	4299      	cmp	r1, r3
 800721a:	db06      	blt.n	800722a <_printf_float+0x1ea>
 800721c:	682b      	ldr	r3, [r5, #0]
 800721e:	6129      	str	r1, [r5, #16]
 8007220:	07db      	lsls	r3, r3, #31
 8007222:	d5f1      	bpl.n	8007208 <_printf_float+0x1c8>
 8007224:	3101      	adds	r1, #1
 8007226:	6129      	str	r1, [r5, #16]
 8007228:	e7ee      	b.n	8007208 <_printf_float+0x1c8>
 800722a:	2201      	movs	r2, #1
 800722c:	2900      	cmp	r1, #0
 800722e:	dce0      	bgt.n	80071f2 <_printf_float+0x1b2>
 8007230:	1892      	adds	r2, r2, r2
 8007232:	1a52      	subs	r2, r2, r1
 8007234:	e7dd      	b.n	80071f2 <_printf_float+0x1b2>
 8007236:	682a      	ldr	r2, [r5, #0]
 8007238:	0553      	lsls	r3, r2, #21
 800723a:	d408      	bmi.n	800724e <_printf_float+0x20e>
 800723c:	692b      	ldr	r3, [r5, #16]
 800723e:	003a      	movs	r2, r7
 8007240:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007242:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007244:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8007246:	47a0      	blx	r4
 8007248:	3001      	adds	r0, #1
 800724a:	d129      	bne.n	80072a0 <_printf_float+0x260>
 800724c:	e754      	b.n	80070f8 <_printf_float+0xb8>
 800724e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007250:	2b65      	cmp	r3, #101	@ 0x65
 8007252:	d800      	bhi.n	8007256 <_printf_float+0x216>
 8007254:	e0db      	b.n	800740e <_printf_float+0x3ce>
 8007256:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 8007258:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 800725a:	2200      	movs	r2, #0
 800725c:	2300      	movs	r3, #0
 800725e:	f7f9 f901 	bl	8000464 <__aeabi_dcmpeq>
 8007262:	2800      	cmp	r0, #0
 8007264:	d033      	beq.n	80072ce <_printf_float+0x28e>
 8007266:	2301      	movs	r3, #1
 8007268:	4a37      	ldr	r2, [pc, #220]	@ (8007348 <_printf_float+0x308>)
 800726a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800726c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800726e:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8007270:	47a0      	blx	r4
 8007272:	3001      	adds	r0, #1
 8007274:	d100      	bne.n	8007278 <_printf_float+0x238>
 8007276:	e73f      	b.n	80070f8 <_printf_float+0xb8>
 8007278:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 800727a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800727c:	42b3      	cmp	r3, r6
 800727e:	db02      	blt.n	8007286 <_printf_float+0x246>
 8007280:	682b      	ldr	r3, [r5, #0]
 8007282:	07db      	lsls	r3, r3, #31
 8007284:	d50c      	bpl.n	80072a0 <_printf_float+0x260>
 8007286:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8007288:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800728a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800728c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800728e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007290:	47a0      	blx	r4
 8007292:	2400      	movs	r4, #0
 8007294:	3001      	adds	r0, #1
 8007296:	d100      	bne.n	800729a <_printf_float+0x25a>
 8007298:	e72e      	b.n	80070f8 <_printf_float+0xb8>
 800729a:	1e73      	subs	r3, r6, #1
 800729c:	42a3      	cmp	r3, r4
 800729e:	dc0a      	bgt.n	80072b6 <_printf_float+0x276>
 80072a0:	682b      	ldr	r3, [r5, #0]
 80072a2:	079b      	lsls	r3, r3, #30
 80072a4:	d500      	bpl.n	80072a8 <_printf_float+0x268>
 80072a6:	e106      	b.n	80074b6 <_printf_float+0x476>
 80072a8:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80072aa:	68e8      	ldr	r0, [r5, #12]
 80072ac:	4298      	cmp	r0, r3
 80072ae:	db00      	blt.n	80072b2 <_printf_float+0x272>
 80072b0:	e724      	b.n	80070fc <_printf_float+0xbc>
 80072b2:	0018      	movs	r0, r3
 80072b4:	e722      	b.n	80070fc <_printf_float+0xbc>
 80072b6:	002a      	movs	r2, r5
 80072b8:	2301      	movs	r3, #1
 80072ba:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80072bc:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80072be:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 80072c0:	321a      	adds	r2, #26
 80072c2:	47b8      	blx	r7
 80072c4:	3001      	adds	r0, #1
 80072c6:	d100      	bne.n	80072ca <_printf_float+0x28a>
 80072c8:	e716      	b.n	80070f8 <_printf_float+0xb8>
 80072ca:	3401      	adds	r4, #1
 80072cc:	e7e5      	b.n	800729a <_printf_float+0x25a>
 80072ce:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	dc3b      	bgt.n	800734c <_printf_float+0x30c>
 80072d4:	2301      	movs	r3, #1
 80072d6:	4a1c      	ldr	r2, [pc, #112]	@ (8007348 <_printf_float+0x308>)
 80072d8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80072da:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80072dc:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80072de:	47a0      	blx	r4
 80072e0:	3001      	adds	r0, #1
 80072e2:	d100      	bne.n	80072e6 <_printf_float+0x2a6>
 80072e4:	e708      	b.n	80070f8 <_printf_float+0xb8>
 80072e6:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 80072e8:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80072ea:	4333      	orrs	r3, r6
 80072ec:	d102      	bne.n	80072f4 <_printf_float+0x2b4>
 80072ee:	682b      	ldr	r3, [r5, #0]
 80072f0:	07db      	lsls	r3, r3, #31
 80072f2:	d5d5      	bpl.n	80072a0 <_printf_float+0x260>
 80072f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80072f6:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80072f8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80072fa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80072fc:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80072fe:	47a0      	blx	r4
 8007300:	2300      	movs	r3, #0
 8007302:	3001      	adds	r0, #1
 8007304:	d100      	bne.n	8007308 <_printf_float+0x2c8>
 8007306:	e6f7      	b.n	80070f8 <_printf_float+0xb8>
 8007308:	930c      	str	r3, [sp, #48]	@ 0x30
 800730a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800730c:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800730e:	425b      	negs	r3, r3
 8007310:	4293      	cmp	r3, r2
 8007312:	dc01      	bgt.n	8007318 <_printf_float+0x2d8>
 8007314:	0033      	movs	r3, r6
 8007316:	e792      	b.n	800723e <_printf_float+0x1fe>
 8007318:	002a      	movs	r2, r5
 800731a:	2301      	movs	r3, #1
 800731c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800731e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007320:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8007322:	321a      	adds	r2, #26
 8007324:	47a0      	blx	r4
 8007326:	3001      	adds	r0, #1
 8007328:	d100      	bne.n	800732c <_printf_float+0x2ec>
 800732a:	e6e5      	b.n	80070f8 <_printf_float+0xb8>
 800732c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800732e:	3301      	adds	r3, #1
 8007330:	e7ea      	b.n	8007308 <_printf_float+0x2c8>
 8007332:	46c0      	nop			@ (mov r8, r8)
 8007334:	7fefffff 	.word	0x7fefffff
 8007338:	0800bd54 	.word	0x0800bd54
 800733c:	0800bd50 	.word	0x0800bd50
 8007340:	0800bd5c 	.word	0x0800bd5c
 8007344:	0800bd58 	.word	0x0800bd58
 8007348:	0800bd42 	.word	0x0800bd42
 800734c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800734e:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 8007350:	930c      	str	r3, [sp, #48]	@ 0x30
 8007352:	429e      	cmp	r6, r3
 8007354:	dd00      	ble.n	8007358 <_printf_float+0x318>
 8007356:	001e      	movs	r6, r3
 8007358:	2e00      	cmp	r6, #0
 800735a:	dc31      	bgt.n	80073c0 <_printf_float+0x380>
 800735c:	43f3      	mvns	r3, r6
 800735e:	2400      	movs	r4, #0
 8007360:	17db      	asrs	r3, r3, #31
 8007362:	4033      	ands	r3, r6
 8007364:	930e      	str	r3, [sp, #56]	@ 0x38
 8007366:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 8007368:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800736a:	1af3      	subs	r3, r6, r3
 800736c:	42a3      	cmp	r3, r4
 800736e:	dc30      	bgt.n	80073d2 <_printf_float+0x392>
 8007370:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007372:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007374:	429a      	cmp	r2, r3
 8007376:	dc38      	bgt.n	80073ea <_printf_float+0x3aa>
 8007378:	682b      	ldr	r3, [r5, #0]
 800737a:	07db      	lsls	r3, r3, #31
 800737c:	d435      	bmi.n	80073ea <_printf_float+0x3aa>
 800737e:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 8007380:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007382:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007384:	1b9b      	subs	r3, r3, r6
 8007386:	1b14      	subs	r4, r2, r4
 8007388:	429c      	cmp	r4, r3
 800738a:	dd00      	ble.n	800738e <_printf_float+0x34e>
 800738c:	001c      	movs	r4, r3
 800738e:	2c00      	cmp	r4, #0
 8007390:	dc34      	bgt.n	80073fc <_printf_float+0x3bc>
 8007392:	43e3      	mvns	r3, r4
 8007394:	2600      	movs	r6, #0
 8007396:	17db      	asrs	r3, r3, #31
 8007398:	401c      	ands	r4, r3
 800739a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800739c:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800739e:	1ad3      	subs	r3, r2, r3
 80073a0:	1b1b      	subs	r3, r3, r4
 80073a2:	42b3      	cmp	r3, r6
 80073a4:	dc00      	bgt.n	80073a8 <_printf_float+0x368>
 80073a6:	e77b      	b.n	80072a0 <_printf_float+0x260>
 80073a8:	002a      	movs	r2, r5
 80073aa:	2301      	movs	r3, #1
 80073ac:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80073ae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80073b0:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 80073b2:	321a      	adds	r2, #26
 80073b4:	47b8      	blx	r7
 80073b6:	3001      	adds	r0, #1
 80073b8:	d100      	bne.n	80073bc <_printf_float+0x37c>
 80073ba:	e69d      	b.n	80070f8 <_printf_float+0xb8>
 80073bc:	3601      	adds	r6, #1
 80073be:	e7ec      	b.n	800739a <_printf_float+0x35a>
 80073c0:	0033      	movs	r3, r6
 80073c2:	003a      	movs	r2, r7
 80073c4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80073c6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80073c8:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80073ca:	47a0      	blx	r4
 80073cc:	3001      	adds	r0, #1
 80073ce:	d1c5      	bne.n	800735c <_printf_float+0x31c>
 80073d0:	e692      	b.n	80070f8 <_printf_float+0xb8>
 80073d2:	002a      	movs	r2, r5
 80073d4:	2301      	movs	r3, #1
 80073d6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80073d8:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80073da:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80073dc:	321a      	adds	r2, #26
 80073de:	47b0      	blx	r6
 80073e0:	3001      	adds	r0, #1
 80073e2:	d100      	bne.n	80073e6 <_printf_float+0x3a6>
 80073e4:	e688      	b.n	80070f8 <_printf_float+0xb8>
 80073e6:	3401      	adds	r4, #1
 80073e8:	e7bd      	b.n	8007366 <_printf_float+0x326>
 80073ea:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80073ec:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80073ee:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80073f0:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80073f2:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80073f4:	47a0      	blx	r4
 80073f6:	3001      	adds	r0, #1
 80073f8:	d1c1      	bne.n	800737e <_printf_float+0x33e>
 80073fa:	e67d      	b.n	80070f8 <_printf_float+0xb8>
 80073fc:	19ba      	adds	r2, r7, r6
 80073fe:	0023      	movs	r3, r4
 8007400:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007402:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007404:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8007406:	47b0      	blx	r6
 8007408:	3001      	adds	r0, #1
 800740a:	d1c2      	bne.n	8007392 <_printf_float+0x352>
 800740c:	e674      	b.n	80070f8 <_printf_float+0xb8>
 800740e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007410:	930c      	str	r3, [sp, #48]	@ 0x30
 8007412:	2b01      	cmp	r3, #1
 8007414:	dc02      	bgt.n	800741c <_printf_float+0x3dc>
 8007416:	2301      	movs	r3, #1
 8007418:	421a      	tst	r2, r3
 800741a:	d039      	beq.n	8007490 <_printf_float+0x450>
 800741c:	2301      	movs	r3, #1
 800741e:	003a      	movs	r2, r7
 8007420:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007422:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007424:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8007426:	47b0      	blx	r6
 8007428:	3001      	adds	r0, #1
 800742a:	d100      	bne.n	800742e <_printf_float+0x3ee>
 800742c:	e664      	b.n	80070f8 <_printf_float+0xb8>
 800742e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007430:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007432:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007434:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007436:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8007438:	47b0      	blx	r6
 800743a:	3001      	adds	r0, #1
 800743c:	d100      	bne.n	8007440 <_printf_float+0x400>
 800743e:	e65b      	b.n	80070f8 <_printf_float+0xb8>
 8007440:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 8007442:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 8007444:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007446:	2200      	movs	r2, #0
 8007448:	3b01      	subs	r3, #1
 800744a:	930c      	str	r3, [sp, #48]	@ 0x30
 800744c:	2300      	movs	r3, #0
 800744e:	f7f9 f809 	bl	8000464 <__aeabi_dcmpeq>
 8007452:	2800      	cmp	r0, #0
 8007454:	d11a      	bne.n	800748c <_printf_float+0x44c>
 8007456:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007458:	1c7a      	adds	r2, r7, #1
 800745a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800745c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800745e:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8007460:	47b0      	blx	r6
 8007462:	3001      	adds	r0, #1
 8007464:	d10e      	bne.n	8007484 <_printf_float+0x444>
 8007466:	e647      	b.n	80070f8 <_printf_float+0xb8>
 8007468:	002a      	movs	r2, r5
 800746a:	2301      	movs	r3, #1
 800746c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800746e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007470:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8007472:	321a      	adds	r2, #26
 8007474:	47b8      	blx	r7
 8007476:	3001      	adds	r0, #1
 8007478:	d100      	bne.n	800747c <_printf_float+0x43c>
 800747a:	e63d      	b.n	80070f8 <_printf_float+0xb8>
 800747c:	3601      	adds	r6, #1
 800747e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007480:	429e      	cmp	r6, r3
 8007482:	dbf1      	blt.n	8007468 <_printf_float+0x428>
 8007484:	002a      	movs	r2, r5
 8007486:	0023      	movs	r3, r4
 8007488:	3250      	adds	r2, #80	@ 0x50
 800748a:	e6d9      	b.n	8007240 <_printf_float+0x200>
 800748c:	2600      	movs	r6, #0
 800748e:	e7f6      	b.n	800747e <_printf_float+0x43e>
 8007490:	003a      	movs	r2, r7
 8007492:	e7e2      	b.n	800745a <_printf_float+0x41a>
 8007494:	002a      	movs	r2, r5
 8007496:	2301      	movs	r3, #1
 8007498:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800749a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800749c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800749e:	3219      	adds	r2, #25
 80074a0:	47b0      	blx	r6
 80074a2:	3001      	adds	r0, #1
 80074a4:	d100      	bne.n	80074a8 <_printf_float+0x468>
 80074a6:	e627      	b.n	80070f8 <_printf_float+0xb8>
 80074a8:	3401      	adds	r4, #1
 80074aa:	68eb      	ldr	r3, [r5, #12]
 80074ac:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80074ae:	1a9b      	subs	r3, r3, r2
 80074b0:	42a3      	cmp	r3, r4
 80074b2:	dcef      	bgt.n	8007494 <_printf_float+0x454>
 80074b4:	e6f8      	b.n	80072a8 <_printf_float+0x268>
 80074b6:	2400      	movs	r4, #0
 80074b8:	e7f7      	b.n	80074aa <_printf_float+0x46a>
 80074ba:	46c0      	nop			@ (mov r8, r8)

080074bc <_printf_common>:
 80074bc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80074be:	0016      	movs	r6, r2
 80074c0:	9301      	str	r3, [sp, #4]
 80074c2:	688a      	ldr	r2, [r1, #8]
 80074c4:	690b      	ldr	r3, [r1, #16]
 80074c6:	000c      	movs	r4, r1
 80074c8:	9000      	str	r0, [sp, #0]
 80074ca:	4293      	cmp	r3, r2
 80074cc:	da00      	bge.n	80074d0 <_printf_common+0x14>
 80074ce:	0013      	movs	r3, r2
 80074d0:	0022      	movs	r2, r4
 80074d2:	6033      	str	r3, [r6, #0]
 80074d4:	3243      	adds	r2, #67	@ 0x43
 80074d6:	7812      	ldrb	r2, [r2, #0]
 80074d8:	2a00      	cmp	r2, #0
 80074da:	d001      	beq.n	80074e0 <_printf_common+0x24>
 80074dc:	3301      	adds	r3, #1
 80074de:	6033      	str	r3, [r6, #0]
 80074e0:	6823      	ldr	r3, [r4, #0]
 80074e2:	069b      	lsls	r3, r3, #26
 80074e4:	d502      	bpl.n	80074ec <_printf_common+0x30>
 80074e6:	6833      	ldr	r3, [r6, #0]
 80074e8:	3302      	adds	r3, #2
 80074ea:	6033      	str	r3, [r6, #0]
 80074ec:	6822      	ldr	r2, [r4, #0]
 80074ee:	2306      	movs	r3, #6
 80074f0:	0015      	movs	r5, r2
 80074f2:	401d      	ands	r5, r3
 80074f4:	421a      	tst	r2, r3
 80074f6:	d027      	beq.n	8007548 <_printf_common+0x8c>
 80074f8:	0023      	movs	r3, r4
 80074fa:	3343      	adds	r3, #67	@ 0x43
 80074fc:	781b      	ldrb	r3, [r3, #0]
 80074fe:	1e5a      	subs	r2, r3, #1
 8007500:	4193      	sbcs	r3, r2
 8007502:	6822      	ldr	r2, [r4, #0]
 8007504:	0692      	lsls	r2, r2, #26
 8007506:	d430      	bmi.n	800756a <_printf_common+0xae>
 8007508:	0022      	movs	r2, r4
 800750a:	9901      	ldr	r1, [sp, #4]
 800750c:	9800      	ldr	r0, [sp, #0]
 800750e:	9d08      	ldr	r5, [sp, #32]
 8007510:	3243      	adds	r2, #67	@ 0x43
 8007512:	47a8      	blx	r5
 8007514:	3001      	adds	r0, #1
 8007516:	d025      	beq.n	8007564 <_printf_common+0xa8>
 8007518:	2206      	movs	r2, #6
 800751a:	6823      	ldr	r3, [r4, #0]
 800751c:	2500      	movs	r5, #0
 800751e:	4013      	ands	r3, r2
 8007520:	2b04      	cmp	r3, #4
 8007522:	d105      	bne.n	8007530 <_printf_common+0x74>
 8007524:	6833      	ldr	r3, [r6, #0]
 8007526:	68e5      	ldr	r5, [r4, #12]
 8007528:	1aed      	subs	r5, r5, r3
 800752a:	43eb      	mvns	r3, r5
 800752c:	17db      	asrs	r3, r3, #31
 800752e:	401d      	ands	r5, r3
 8007530:	68a3      	ldr	r3, [r4, #8]
 8007532:	6922      	ldr	r2, [r4, #16]
 8007534:	4293      	cmp	r3, r2
 8007536:	dd01      	ble.n	800753c <_printf_common+0x80>
 8007538:	1a9b      	subs	r3, r3, r2
 800753a:	18ed      	adds	r5, r5, r3
 800753c:	2600      	movs	r6, #0
 800753e:	42b5      	cmp	r5, r6
 8007540:	d120      	bne.n	8007584 <_printf_common+0xc8>
 8007542:	2000      	movs	r0, #0
 8007544:	e010      	b.n	8007568 <_printf_common+0xac>
 8007546:	3501      	adds	r5, #1
 8007548:	68e3      	ldr	r3, [r4, #12]
 800754a:	6832      	ldr	r2, [r6, #0]
 800754c:	1a9b      	subs	r3, r3, r2
 800754e:	42ab      	cmp	r3, r5
 8007550:	ddd2      	ble.n	80074f8 <_printf_common+0x3c>
 8007552:	0022      	movs	r2, r4
 8007554:	2301      	movs	r3, #1
 8007556:	9901      	ldr	r1, [sp, #4]
 8007558:	9800      	ldr	r0, [sp, #0]
 800755a:	9f08      	ldr	r7, [sp, #32]
 800755c:	3219      	adds	r2, #25
 800755e:	47b8      	blx	r7
 8007560:	3001      	adds	r0, #1
 8007562:	d1f0      	bne.n	8007546 <_printf_common+0x8a>
 8007564:	2001      	movs	r0, #1
 8007566:	4240      	negs	r0, r0
 8007568:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800756a:	2030      	movs	r0, #48	@ 0x30
 800756c:	18e1      	adds	r1, r4, r3
 800756e:	3143      	adds	r1, #67	@ 0x43
 8007570:	7008      	strb	r0, [r1, #0]
 8007572:	0021      	movs	r1, r4
 8007574:	1c5a      	adds	r2, r3, #1
 8007576:	3145      	adds	r1, #69	@ 0x45
 8007578:	7809      	ldrb	r1, [r1, #0]
 800757a:	18a2      	adds	r2, r4, r2
 800757c:	3243      	adds	r2, #67	@ 0x43
 800757e:	3302      	adds	r3, #2
 8007580:	7011      	strb	r1, [r2, #0]
 8007582:	e7c1      	b.n	8007508 <_printf_common+0x4c>
 8007584:	0022      	movs	r2, r4
 8007586:	2301      	movs	r3, #1
 8007588:	9901      	ldr	r1, [sp, #4]
 800758a:	9800      	ldr	r0, [sp, #0]
 800758c:	9f08      	ldr	r7, [sp, #32]
 800758e:	321a      	adds	r2, #26
 8007590:	47b8      	blx	r7
 8007592:	3001      	adds	r0, #1
 8007594:	d0e6      	beq.n	8007564 <_printf_common+0xa8>
 8007596:	3601      	adds	r6, #1
 8007598:	e7d1      	b.n	800753e <_printf_common+0x82>
	...

0800759c <_printf_i>:
 800759c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800759e:	b08b      	sub	sp, #44	@ 0x2c
 80075a0:	9206      	str	r2, [sp, #24]
 80075a2:	000a      	movs	r2, r1
 80075a4:	3243      	adds	r2, #67	@ 0x43
 80075a6:	9307      	str	r3, [sp, #28]
 80075a8:	9005      	str	r0, [sp, #20]
 80075aa:	9203      	str	r2, [sp, #12]
 80075ac:	7e0a      	ldrb	r2, [r1, #24]
 80075ae:	000c      	movs	r4, r1
 80075b0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80075b2:	2a78      	cmp	r2, #120	@ 0x78
 80075b4:	d809      	bhi.n	80075ca <_printf_i+0x2e>
 80075b6:	2a62      	cmp	r2, #98	@ 0x62
 80075b8:	d80b      	bhi.n	80075d2 <_printf_i+0x36>
 80075ba:	2a00      	cmp	r2, #0
 80075bc:	d100      	bne.n	80075c0 <_printf_i+0x24>
 80075be:	e0ba      	b.n	8007736 <_printf_i+0x19a>
 80075c0:	497a      	ldr	r1, [pc, #488]	@ (80077ac <_printf_i+0x210>)
 80075c2:	9104      	str	r1, [sp, #16]
 80075c4:	2a58      	cmp	r2, #88	@ 0x58
 80075c6:	d100      	bne.n	80075ca <_printf_i+0x2e>
 80075c8:	e08e      	b.n	80076e8 <_printf_i+0x14c>
 80075ca:	0025      	movs	r5, r4
 80075cc:	3542      	adds	r5, #66	@ 0x42
 80075ce:	702a      	strb	r2, [r5, #0]
 80075d0:	e022      	b.n	8007618 <_printf_i+0x7c>
 80075d2:	0010      	movs	r0, r2
 80075d4:	3863      	subs	r0, #99	@ 0x63
 80075d6:	2815      	cmp	r0, #21
 80075d8:	d8f7      	bhi.n	80075ca <_printf_i+0x2e>
 80075da:	f7f8 fda7 	bl	800012c <__gnu_thumb1_case_shi>
 80075de:	0016      	.short	0x0016
 80075e0:	fff6001f 	.word	0xfff6001f
 80075e4:	fff6fff6 	.word	0xfff6fff6
 80075e8:	001ffff6 	.word	0x001ffff6
 80075ec:	fff6fff6 	.word	0xfff6fff6
 80075f0:	fff6fff6 	.word	0xfff6fff6
 80075f4:	0036009f 	.word	0x0036009f
 80075f8:	fff6007e 	.word	0xfff6007e
 80075fc:	00b0fff6 	.word	0x00b0fff6
 8007600:	0036fff6 	.word	0x0036fff6
 8007604:	fff6fff6 	.word	0xfff6fff6
 8007608:	0082      	.short	0x0082
 800760a:	0025      	movs	r5, r4
 800760c:	681a      	ldr	r2, [r3, #0]
 800760e:	3542      	adds	r5, #66	@ 0x42
 8007610:	1d11      	adds	r1, r2, #4
 8007612:	6019      	str	r1, [r3, #0]
 8007614:	6813      	ldr	r3, [r2, #0]
 8007616:	702b      	strb	r3, [r5, #0]
 8007618:	2301      	movs	r3, #1
 800761a:	e09e      	b.n	800775a <_printf_i+0x1be>
 800761c:	6818      	ldr	r0, [r3, #0]
 800761e:	6809      	ldr	r1, [r1, #0]
 8007620:	1d02      	adds	r2, r0, #4
 8007622:	060d      	lsls	r5, r1, #24
 8007624:	d50b      	bpl.n	800763e <_printf_i+0xa2>
 8007626:	6806      	ldr	r6, [r0, #0]
 8007628:	601a      	str	r2, [r3, #0]
 800762a:	2e00      	cmp	r6, #0
 800762c:	da03      	bge.n	8007636 <_printf_i+0x9a>
 800762e:	232d      	movs	r3, #45	@ 0x2d
 8007630:	9a03      	ldr	r2, [sp, #12]
 8007632:	4276      	negs	r6, r6
 8007634:	7013      	strb	r3, [r2, #0]
 8007636:	4b5d      	ldr	r3, [pc, #372]	@ (80077ac <_printf_i+0x210>)
 8007638:	270a      	movs	r7, #10
 800763a:	9304      	str	r3, [sp, #16]
 800763c:	e018      	b.n	8007670 <_printf_i+0xd4>
 800763e:	6806      	ldr	r6, [r0, #0]
 8007640:	601a      	str	r2, [r3, #0]
 8007642:	0649      	lsls	r1, r1, #25
 8007644:	d5f1      	bpl.n	800762a <_printf_i+0x8e>
 8007646:	b236      	sxth	r6, r6
 8007648:	e7ef      	b.n	800762a <_printf_i+0x8e>
 800764a:	6808      	ldr	r0, [r1, #0]
 800764c:	6819      	ldr	r1, [r3, #0]
 800764e:	c940      	ldmia	r1!, {r6}
 8007650:	0605      	lsls	r5, r0, #24
 8007652:	d402      	bmi.n	800765a <_printf_i+0xbe>
 8007654:	0640      	lsls	r0, r0, #25
 8007656:	d500      	bpl.n	800765a <_printf_i+0xbe>
 8007658:	b2b6      	uxth	r6, r6
 800765a:	6019      	str	r1, [r3, #0]
 800765c:	4b53      	ldr	r3, [pc, #332]	@ (80077ac <_printf_i+0x210>)
 800765e:	270a      	movs	r7, #10
 8007660:	9304      	str	r3, [sp, #16]
 8007662:	2a6f      	cmp	r2, #111	@ 0x6f
 8007664:	d100      	bne.n	8007668 <_printf_i+0xcc>
 8007666:	3f02      	subs	r7, #2
 8007668:	0023      	movs	r3, r4
 800766a:	2200      	movs	r2, #0
 800766c:	3343      	adds	r3, #67	@ 0x43
 800766e:	701a      	strb	r2, [r3, #0]
 8007670:	6863      	ldr	r3, [r4, #4]
 8007672:	60a3      	str	r3, [r4, #8]
 8007674:	2b00      	cmp	r3, #0
 8007676:	db06      	blt.n	8007686 <_printf_i+0xea>
 8007678:	2104      	movs	r1, #4
 800767a:	6822      	ldr	r2, [r4, #0]
 800767c:	9d03      	ldr	r5, [sp, #12]
 800767e:	438a      	bics	r2, r1
 8007680:	6022      	str	r2, [r4, #0]
 8007682:	4333      	orrs	r3, r6
 8007684:	d00c      	beq.n	80076a0 <_printf_i+0x104>
 8007686:	9d03      	ldr	r5, [sp, #12]
 8007688:	0030      	movs	r0, r6
 800768a:	0039      	movs	r1, r7
 800768c:	f7f8 fdde 	bl	800024c <__aeabi_uidivmod>
 8007690:	9b04      	ldr	r3, [sp, #16]
 8007692:	3d01      	subs	r5, #1
 8007694:	5c5b      	ldrb	r3, [r3, r1]
 8007696:	702b      	strb	r3, [r5, #0]
 8007698:	0033      	movs	r3, r6
 800769a:	0006      	movs	r6, r0
 800769c:	429f      	cmp	r7, r3
 800769e:	d9f3      	bls.n	8007688 <_printf_i+0xec>
 80076a0:	2f08      	cmp	r7, #8
 80076a2:	d109      	bne.n	80076b8 <_printf_i+0x11c>
 80076a4:	6823      	ldr	r3, [r4, #0]
 80076a6:	07db      	lsls	r3, r3, #31
 80076a8:	d506      	bpl.n	80076b8 <_printf_i+0x11c>
 80076aa:	6862      	ldr	r2, [r4, #4]
 80076ac:	6923      	ldr	r3, [r4, #16]
 80076ae:	429a      	cmp	r2, r3
 80076b0:	dc02      	bgt.n	80076b8 <_printf_i+0x11c>
 80076b2:	2330      	movs	r3, #48	@ 0x30
 80076b4:	3d01      	subs	r5, #1
 80076b6:	702b      	strb	r3, [r5, #0]
 80076b8:	9b03      	ldr	r3, [sp, #12]
 80076ba:	1b5b      	subs	r3, r3, r5
 80076bc:	6123      	str	r3, [r4, #16]
 80076be:	9b07      	ldr	r3, [sp, #28]
 80076c0:	0021      	movs	r1, r4
 80076c2:	9300      	str	r3, [sp, #0]
 80076c4:	9805      	ldr	r0, [sp, #20]
 80076c6:	9b06      	ldr	r3, [sp, #24]
 80076c8:	aa09      	add	r2, sp, #36	@ 0x24
 80076ca:	f7ff fef7 	bl	80074bc <_printf_common>
 80076ce:	3001      	adds	r0, #1
 80076d0:	d148      	bne.n	8007764 <_printf_i+0x1c8>
 80076d2:	2001      	movs	r0, #1
 80076d4:	4240      	negs	r0, r0
 80076d6:	b00b      	add	sp, #44	@ 0x2c
 80076d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80076da:	2220      	movs	r2, #32
 80076dc:	6809      	ldr	r1, [r1, #0]
 80076de:	430a      	orrs	r2, r1
 80076e0:	6022      	str	r2, [r4, #0]
 80076e2:	2278      	movs	r2, #120	@ 0x78
 80076e4:	4932      	ldr	r1, [pc, #200]	@ (80077b0 <_printf_i+0x214>)
 80076e6:	9104      	str	r1, [sp, #16]
 80076e8:	0021      	movs	r1, r4
 80076ea:	3145      	adds	r1, #69	@ 0x45
 80076ec:	700a      	strb	r2, [r1, #0]
 80076ee:	6819      	ldr	r1, [r3, #0]
 80076f0:	6822      	ldr	r2, [r4, #0]
 80076f2:	c940      	ldmia	r1!, {r6}
 80076f4:	0610      	lsls	r0, r2, #24
 80076f6:	d402      	bmi.n	80076fe <_printf_i+0x162>
 80076f8:	0650      	lsls	r0, r2, #25
 80076fa:	d500      	bpl.n	80076fe <_printf_i+0x162>
 80076fc:	b2b6      	uxth	r6, r6
 80076fe:	6019      	str	r1, [r3, #0]
 8007700:	07d3      	lsls	r3, r2, #31
 8007702:	d502      	bpl.n	800770a <_printf_i+0x16e>
 8007704:	2320      	movs	r3, #32
 8007706:	4313      	orrs	r3, r2
 8007708:	6023      	str	r3, [r4, #0]
 800770a:	2e00      	cmp	r6, #0
 800770c:	d001      	beq.n	8007712 <_printf_i+0x176>
 800770e:	2710      	movs	r7, #16
 8007710:	e7aa      	b.n	8007668 <_printf_i+0xcc>
 8007712:	2220      	movs	r2, #32
 8007714:	6823      	ldr	r3, [r4, #0]
 8007716:	4393      	bics	r3, r2
 8007718:	6023      	str	r3, [r4, #0]
 800771a:	e7f8      	b.n	800770e <_printf_i+0x172>
 800771c:	681a      	ldr	r2, [r3, #0]
 800771e:	680d      	ldr	r5, [r1, #0]
 8007720:	1d10      	adds	r0, r2, #4
 8007722:	6949      	ldr	r1, [r1, #20]
 8007724:	6018      	str	r0, [r3, #0]
 8007726:	6813      	ldr	r3, [r2, #0]
 8007728:	062e      	lsls	r6, r5, #24
 800772a:	d501      	bpl.n	8007730 <_printf_i+0x194>
 800772c:	6019      	str	r1, [r3, #0]
 800772e:	e002      	b.n	8007736 <_printf_i+0x19a>
 8007730:	066d      	lsls	r5, r5, #25
 8007732:	d5fb      	bpl.n	800772c <_printf_i+0x190>
 8007734:	8019      	strh	r1, [r3, #0]
 8007736:	2300      	movs	r3, #0
 8007738:	9d03      	ldr	r5, [sp, #12]
 800773a:	6123      	str	r3, [r4, #16]
 800773c:	e7bf      	b.n	80076be <_printf_i+0x122>
 800773e:	681a      	ldr	r2, [r3, #0]
 8007740:	1d11      	adds	r1, r2, #4
 8007742:	6019      	str	r1, [r3, #0]
 8007744:	6815      	ldr	r5, [r2, #0]
 8007746:	2100      	movs	r1, #0
 8007748:	0028      	movs	r0, r5
 800774a:	6862      	ldr	r2, [r4, #4]
 800774c:	f000 f9eb 	bl	8007b26 <memchr>
 8007750:	2800      	cmp	r0, #0
 8007752:	d001      	beq.n	8007758 <_printf_i+0x1bc>
 8007754:	1b40      	subs	r0, r0, r5
 8007756:	6060      	str	r0, [r4, #4]
 8007758:	6863      	ldr	r3, [r4, #4]
 800775a:	6123      	str	r3, [r4, #16]
 800775c:	2300      	movs	r3, #0
 800775e:	9a03      	ldr	r2, [sp, #12]
 8007760:	7013      	strb	r3, [r2, #0]
 8007762:	e7ac      	b.n	80076be <_printf_i+0x122>
 8007764:	002a      	movs	r2, r5
 8007766:	6923      	ldr	r3, [r4, #16]
 8007768:	9906      	ldr	r1, [sp, #24]
 800776a:	9805      	ldr	r0, [sp, #20]
 800776c:	9d07      	ldr	r5, [sp, #28]
 800776e:	47a8      	blx	r5
 8007770:	3001      	adds	r0, #1
 8007772:	d0ae      	beq.n	80076d2 <_printf_i+0x136>
 8007774:	6823      	ldr	r3, [r4, #0]
 8007776:	079b      	lsls	r3, r3, #30
 8007778:	d415      	bmi.n	80077a6 <_printf_i+0x20a>
 800777a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800777c:	68e0      	ldr	r0, [r4, #12]
 800777e:	4298      	cmp	r0, r3
 8007780:	daa9      	bge.n	80076d6 <_printf_i+0x13a>
 8007782:	0018      	movs	r0, r3
 8007784:	e7a7      	b.n	80076d6 <_printf_i+0x13a>
 8007786:	0022      	movs	r2, r4
 8007788:	2301      	movs	r3, #1
 800778a:	9906      	ldr	r1, [sp, #24]
 800778c:	9805      	ldr	r0, [sp, #20]
 800778e:	9e07      	ldr	r6, [sp, #28]
 8007790:	3219      	adds	r2, #25
 8007792:	47b0      	blx	r6
 8007794:	3001      	adds	r0, #1
 8007796:	d09c      	beq.n	80076d2 <_printf_i+0x136>
 8007798:	3501      	adds	r5, #1
 800779a:	68e3      	ldr	r3, [r4, #12]
 800779c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800779e:	1a9b      	subs	r3, r3, r2
 80077a0:	42ab      	cmp	r3, r5
 80077a2:	dcf0      	bgt.n	8007786 <_printf_i+0x1ea>
 80077a4:	e7e9      	b.n	800777a <_printf_i+0x1de>
 80077a6:	2500      	movs	r5, #0
 80077a8:	e7f7      	b.n	800779a <_printf_i+0x1fe>
 80077aa:	46c0      	nop			@ (mov r8, r8)
 80077ac:	0800bd60 	.word	0x0800bd60
 80077b0:	0800bd71 	.word	0x0800bd71

080077b4 <std>:
 80077b4:	2300      	movs	r3, #0
 80077b6:	b510      	push	{r4, lr}
 80077b8:	0004      	movs	r4, r0
 80077ba:	6003      	str	r3, [r0, #0]
 80077bc:	6043      	str	r3, [r0, #4]
 80077be:	6083      	str	r3, [r0, #8]
 80077c0:	8181      	strh	r1, [r0, #12]
 80077c2:	6643      	str	r3, [r0, #100]	@ 0x64
 80077c4:	81c2      	strh	r2, [r0, #14]
 80077c6:	6103      	str	r3, [r0, #16]
 80077c8:	6143      	str	r3, [r0, #20]
 80077ca:	6183      	str	r3, [r0, #24]
 80077cc:	0019      	movs	r1, r3
 80077ce:	2208      	movs	r2, #8
 80077d0:	305c      	adds	r0, #92	@ 0x5c
 80077d2:	f000 f921 	bl	8007a18 <memset>
 80077d6:	4b0b      	ldr	r3, [pc, #44]	@ (8007804 <std+0x50>)
 80077d8:	6224      	str	r4, [r4, #32]
 80077da:	6263      	str	r3, [r4, #36]	@ 0x24
 80077dc:	4b0a      	ldr	r3, [pc, #40]	@ (8007808 <std+0x54>)
 80077de:	62a3      	str	r3, [r4, #40]	@ 0x28
 80077e0:	4b0a      	ldr	r3, [pc, #40]	@ (800780c <std+0x58>)
 80077e2:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80077e4:	4b0a      	ldr	r3, [pc, #40]	@ (8007810 <std+0x5c>)
 80077e6:	6323      	str	r3, [r4, #48]	@ 0x30
 80077e8:	4b0a      	ldr	r3, [pc, #40]	@ (8007814 <std+0x60>)
 80077ea:	429c      	cmp	r4, r3
 80077ec:	d005      	beq.n	80077fa <std+0x46>
 80077ee:	4b0a      	ldr	r3, [pc, #40]	@ (8007818 <std+0x64>)
 80077f0:	429c      	cmp	r4, r3
 80077f2:	d002      	beq.n	80077fa <std+0x46>
 80077f4:	4b09      	ldr	r3, [pc, #36]	@ (800781c <std+0x68>)
 80077f6:	429c      	cmp	r4, r3
 80077f8:	d103      	bne.n	8007802 <std+0x4e>
 80077fa:	0020      	movs	r0, r4
 80077fc:	3058      	adds	r0, #88	@ 0x58
 80077fe:	f000 f98f 	bl	8007b20 <__retarget_lock_init_recursive>
 8007802:	bd10      	pop	{r4, pc}
 8007804:	08007981 	.word	0x08007981
 8007808:	080079a9 	.word	0x080079a9
 800780c:	080079e1 	.word	0x080079e1
 8007810:	08007a0d 	.word	0x08007a0d
 8007814:	200007d0 	.word	0x200007d0
 8007818:	20000838 	.word	0x20000838
 800781c:	200008a0 	.word	0x200008a0

08007820 <stdio_exit_handler>:
 8007820:	b510      	push	{r4, lr}
 8007822:	4a03      	ldr	r2, [pc, #12]	@ (8007830 <stdio_exit_handler+0x10>)
 8007824:	4903      	ldr	r1, [pc, #12]	@ (8007834 <stdio_exit_handler+0x14>)
 8007826:	4804      	ldr	r0, [pc, #16]	@ (8007838 <stdio_exit_handler+0x18>)
 8007828:	f000 f86c 	bl	8007904 <_fwalk_sglue>
 800782c:	bd10      	pop	{r4, pc}
 800782e:	46c0      	nop			@ (mov r8, r8)
 8007830:	20000024 	.word	0x20000024
 8007834:	08009545 	.word	0x08009545
 8007838:	20000034 	.word	0x20000034

0800783c <cleanup_stdio>:
 800783c:	6841      	ldr	r1, [r0, #4]
 800783e:	4b0b      	ldr	r3, [pc, #44]	@ (800786c <cleanup_stdio+0x30>)
 8007840:	b510      	push	{r4, lr}
 8007842:	0004      	movs	r4, r0
 8007844:	4299      	cmp	r1, r3
 8007846:	d001      	beq.n	800784c <cleanup_stdio+0x10>
 8007848:	f001 fe7c 	bl	8009544 <_fflush_r>
 800784c:	68a1      	ldr	r1, [r4, #8]
 800784e:	4b08      	ldr	r3, [pc, #32]	@ (8007870 <cleanup_stdio+0x34>)
 8007850:	4299      	cmp	r1, r3
 8007852:	d002      	beq.n	800785a <cleanup_stdio+0x1e>
 8007854:	0020      	movs	r0, r4
 8007856:	f001 fe75 	bl	8009544 <_fflush_r>
 800785a:	68e1      	ldr	r1, [r4, #12]
 800785c:	4b05      	ldr	r3, [pc, #20]	@ (8007874 <cleanup_stdio+0x38>)
 800785e:	4299      	cmp	r1, r3
 8007860:	d002      	beq.n	8007868 <cleanup_stdio+0x2c>
 8007862:	0020      	movs	r0, r4
 8007864:	f001 fe6e 	bl	8009544 <_fflush_r>
 8007868:	bd10      	pop	{r4, pc}
 800786a:	46c0      	nop			@ (mov r8, r8)
 800786c:	200007d0 	.word	0x200007d0
 8007870:	20000838 	.word	0x20000838
 8007874:	200008a0 	.word	0x200008a0

08007878 <global_stdio_init.part.0>:
 8007878:	b510      	push	{r4, lr}
 800787a:	4b09      	ldr	r3, [pc, #36]	@ (80078a0 <global_stdio_init.part.0+0x28>)
 800787c:	4a09      	ldr	r2, [pc, #36]	@ (80078a4 <global_stdio_init.part.0+0x2c>)
 800787e:	2104      	movs	r1, #4
 8007880:	601a      	str	r2, [r3, #0]
 8007882:	4809      	ldr	r0, [pc, #36]	@ (80078a8 <global_stdio_init.part.0+0x30>)
 8007884:	2200      	movs	r2, #0
 8007886:	f7ff ff95 	bl	80077b4 <std>
 800788a:	2201      	movs	r2, #1
 800788c:	2109      	movs	r1, #9
 800788e:	4807      	ldr	r0, [pc, #28]	@ (80078ac <global_stdio_init.part.0+0x34>)
 8007890:	f7ff ff90 	bl	80077b4 <std>
 8007894:	2202      	movs	r2, #2
 8007896:	2112      	movs	r1, #18
 8007898:	4805      	ldr	r0, [pc, #20]	@ (80078b0 <global_stdio_init.part.0+0x38>)
 800789a:	f7ff ff8b 	bl	80077b4 <std>
 800789e:	bd10      	pop	{r4, pc}
 80078a0:	20000908 	.word	0x20000908
 80078a4:	08007821 	.word	0x08007821
 80078a8:	200007d0 	.word	0x200007d0
 80078ac:	20000838 	.word	0x20000838
 80078b0:	200008a0 	.word	0x200008a0

080078b4 <__sfp_lock_acquire>:
 80078b4:	b510      	push	{r4, lr}
 80078b6:	4802      	ldr	r0, [pc, #8]	@ (80078c0 <__sfp_lock_acquire+0xc>)
 80078b8:	f000 f933 	bl	8007b22 <__retarget_lock_acquire_recursive>
 80078bc:	bd10      	pop	{r4, pc}
 80078be:	46c0      	nop			@ (mov r8, r8)
 80078c0:	20000911 	.word	0x20000911

080078c4 <__sfp_lock_release>:
 80078c4:	b510      	push	{r4, lr}
 80078c6:	4802      	ldr	r0, [pc, #8]	@ (80078d0 <__sfp_lock_release+0xc>)
 80078c8:	f000 f92c 	bl	8007b24 <__retarget_lock_release_recursive>
 80078cc:	bd10      	pop	{r4, pc}
 80078ce:	46c0      	nop			@ (mov r8, r8)
 80078d0:	20000911 	.word	0x20000911

080078d4 <__sinit>:
 80078d4:	b510      	push	{r4, lr}
 80078d6:	0004      	movs	r4, r0
 80078d8:	f7ff ffec 	bl	80078b4 <__sfp_lock_acquire>
 80078dc:	6a23      	ldr	r3, [r4, #32]
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d002      	beq.n	80078e8 <__sinit+0x14>
 80078e2:	f7ff ffef 	bl	80078c4 <__sfp_lock_release>
 80078e6:	bd10      	pop	{r4, pc}
 80078e8:	4b04      	ldr	r3, [pc, #16]	@ (80078fc <__sinit+0x28>)
 80078ea:	6223      	str	r3, [r4, #32]
 80078ec:	4b04      	ldr	r3, [pc, #16]	@ (8007900 <__sinit+0x2c>)
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d1f6      	bne.n	80078e2 <__sinit+0xe>
 80078f4:	f7ff ffc0 	bl	8007878 <global_stdio_init.part.0>
 80078f8:	e7f3      	b.n	80078e2 <__sinit+0xe>
 80078fa:	46c0      	nop			@ (mov r8, r8)
 80078fc:	0800783d 	.word	0x0800783d
 8007900:	20000908 	.word	0x20000908

08007904 <_fwalk_sglue>:
 8007904:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007906:	0014      	movs	r4, r2
 8007908:	2600      	movs	r6, #0
 800790a:	9000      	str	r0, [sp, #0]
 800790c:	9101      	str	r1, [sp, #4]
 800790e:	68a5      	ldr	r5, [r4, #8]
 8007910:	6867      	ldr	r7, [r4, #4]
 8007912:	3f01      	subs	r7, #1
 8007914:	d504      	bpl.n	8007920 <_fwalk_sglue+0x1c>
 8007916:	6824      	ldr	r4, [r4, #0]
 8007918:	2c00      	cmp	r4, #0
 800791a:	d1f8      	bne.n	800790e <_fwalk_sglue+0xa>
 800791c:	0030      	movs	r0, r6
 800791e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007920:	89ab      	ldrh	r3, [r5, #12]
 8007922:	2b01      	cmp	r3, #1
 8007924:	d908      	bls.n	8007938 <_fwalk_sglue+0x34>
 8007926:	220e      	movs	r2, #14
 8007928:	5eab      	ldrsh	r3, [r5, r2]
 800792a:	3301      	adds	r3, #1
 800792c:	d004      	beq.n	8007938 <_fwalk_sglue+0x34>
 800792e:	0029      	movs	r1, r5
 8007930:	9800      	ldr	r0, [sp, #0]
 8007932:	9b01      	ldr	r3, [sp, #4]
 8007934:	4798      	blx	r3
 8007936:	4306      	orrs	r6, r0
 8007938:	3568      	adds	r5, #104	@ 0x68
 800793a:	e7ea      	b.n	8007912 <_fwalk_sglue+0xe>

0800793c <siprintf>:
 800793c:	b40e      	push	{r1, r2, r3}
 800793e:	b510      	push	{r4, lr}
 8007940:	2400      	movs	r4, #0
 8007942:	490c      	ldr	r1, [pc, #48]	@ (8007974 <siprintf+0x38>)
 8007944:	b09d      	sub	sp, #116	@ 0x74
 8007946:	ab1f      	add	r3, sp, #124	@ 0x7c
 8007948:	9002      	str	r0, [sp, #8]
 800794a:	9006      	str	r0, [sp, #24]
 800794c:	9107      	str	r1, [sp, #28]
 800794e:	9104      	str	r1, [sp, #16]
 8007950:	4809      	ldr	r0, [pc, #36]	@ (8007978 <siprintf+0x3c>)
 8007952:	490a      	ldr	r1, [pc, #40]	@ (800797c <siprintf+0x40>)
 8007954:	cb04      	ldmia	r3!, {r2}
 8007956:	9105      	str	r1, [sp, #20]
 8007958:	6800      	ldr	r0, [r0, #0]
 800795a:	a902      	add	r1, sp, #8
 800795c:	9301      	str	r3, [sp, #4]
 800795e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8007960:	f001 fc6c 	bl	800923c <_svfiprintf_r>
 8007964:	9b02      	ldr	r3, [sp, #8]
 8007966:	701c      	strb	r4, [r3, #0]
 8007968:	b01d      	add	sp, #116	@ 0x74
 800796a:	bc10      	pop	{r4}
 800796c:	bc08      	pop	{r3}
 800796e:	b003      	add	sp, #12
 8007970:	4718      	bx	r3
 8007972:	46c0      	nop			@ (mov r8, r8)
 8007974:	7fffffff 	.word	0x7fffffff
 8007978:	20000030 	.word	0x20000030
 800797c:	ffff0208 	.word	0xffff0208

08007980 <__sread>:
 8007980:	b570      	push	{r4, r5, r6, lr}
 8007982:	000c      	movs	r4, r1
 8007984:	250e      	movs	r5, #14
 8007986:	5f49      	ldrsh	r1, [r1, r5]
 8007988:	f000 f878 	bl	8007a7c <_read_r>
 800798c:	2800      	cmp	r0, #0
 800798e:	db03      	blt.n	8007998 <__sread+0x18>
 8007990:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8007992:	181b      	adds	r3, r3, r0
 8007994:	6563      	str	r3, [r4, #84]	@ 0x54
 8007996:	bd70      	pop	{r4, r5, r6, pc}
 8007998:	89a3      	ldrh	r3, [r4, #12]
 800799a:	4a02      	ldr	r2, [pc, #8]	@ (80079a4 <__sread+0x24>)
 800799c:	4013      	ands	r3, r2
 800799e:	81a3      	strh	r3, [r4, #12]
 80079a0:	e7f9      	b.n	8007996 <__sread+0x16>
 80079a2:	46c0      	nop			@ (mov r8, r8)
 80079a4:	ffffefff 	.word	0xffffefff

080079a8 <__swrite>:
 80079a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079aa:	001f      	movs	r7, r3
 80079ac:	898b      	ldrh	r3, [r1, #12]
 80079ae:	0005      	movs	r5, r0
 80079b0:	000c      	movs	r4, r1
 80079b2:	0016      	movs	r6, r2
 80079b4:	05db      	lsls	r3, r3, #23
 80079b6:	d505      	bpl.n	80079c4 <__swrite+0x1c>
 80079b8:	230e      	movs	r3, #14
 80079ba:	5ec9      	ldrsh	r1, [r1, r3]
 80079bc:	2200      	movs	r2, #0
 80079be:	2302      	movs	r3, #2
 80079c0:	f000 f848 	bl	8007a54 <_lseek_r>
 80079c4:	89a3      	ldrh	r3, [r4, #12]
 80079c6:	4a05      	ldr	r2, [pc, #20]	@ (80079dc <__swrite+0x34>)
 80079c8:	0028      	movs	r0, r5
 80079ca:	4013      	ands	r3, r2
 80079cc:	81a3      	strh	r3, [r4, #12]
 80079ce:	0032      	movs	r2, r6
 80079d0:	230e      	movs	r3, #14
 80079d2:	5ee1      	ldrsh	r1, [r4, r3]
 80079d4:	003b      	movs	r3, r7
 80079d6:	f000 f865 	bl	8007aa4 <_write_r>
 80079da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80079dc:	ffffefff 	.word	0xffffefff

080079e0 <__sseek>:
 80079e0:	b570      	push	{r4, r5, r6, lr}
 80079e2:	000c      	movs	r4, r1
 80079e4:	250e      	movs	r5, #14
 80079e6:	5f49      	ldrsh	r1, [r1, r5]
 80079e8:	f000 f834 	bl	8007a54 <_lseek_r>
 80079ec:	89a3      	ldrh	r3, [r4, #12]
 80079ee:	1c42      	adds	r2, r0, #1
 80079f0:	d103      	bne.n	80079fa <__sseek+0x1a>
 80079f2:	4a05      	ldr	r2, [pc, #20]	@ (8007a08 <__sseek+0x28>)
 80079f4:	4013      	ands	r3, r2
 80079f6:	81a3      	strh	r3, [r4, #12]
 80079f8:	bd70      	pop	{r4, r5, r6, pc}
 80079fa:	2280      	movs	r2, #128	@ 0x80
 80079fc:	0152      	lsls	r2, r2, #5
 80079fe:	4313      	orrs	r3, r2
 8007a00:	81a3      	strh	r3, [r4, #12]
 8007a02:	6560      	str	r0, [r4, #84]	@ 0x54
 8007a04:	e7f8      	b.n	80079f8 <__sseek+0x18>
 8007a06:	46c0      	nop			@ (mov r8, r8)
 8007a08:	ffffefff 	.word	0xffffefff

08007a0c <__sclose>:
 8007a0c:	b510      	push	{r4, lr}
 8007a0e:	230e      	movs	r3, #14
 8007a10:	5ec9      	ldrsh	r1, [r1, r3]
 8007a12:	f000 f80d 	bl	8007a30 <_close_r>
 8007a16:	bd10      	pop	{r4, pc}

08007a18 <memset>:
 8007a18:	0003      	movs	r3, r0
 8007a1a:	1882      	adds	r2, r0, r2
 8007a1c:	4293      	cmp	r3, r2
 8007a1e:	d100      	bne.n	8007a22 <memset+0xa>
 8007a20:	4770      	bx	lr
 8007a22:	7019      	strb	r1, [r3, #0]
 8007a24:	3301      	adds	r3, #1
 8007a26:	e7f9      	b.n	8007a1c <memset+0x4>

08007a28 <_localeconv_r>:
 8007a28:	4800      	ldr	r0, [pc, #0]	@ (8007a2c <_localeconv_r+0x4>)
 8007a2a:	4770      	bx	lr
 8007a2c:	20000170 	.word	0x20000170

08007a30 <_close_r>:
 8007a30:	2300      	movs	r3, #0
 8007a32:	b570      	push	{r4, r5, r6, lr}
 8007a34:	4d06      	ldr	r5, [pc, #24]	@ (8007a50 <_close_r+0x20>)
 8007a36:	0004      	movs	r4, r0
 8007a38:	0008      	movs	r0, r1
 8007a3a:	602b      	str	r3, [r5, #0]
 8007a3c:	f7fd fa68 	bl	8004f10 <_close>
 8007a40:	1c43      	adds	r3, r0, #1
 8007a42:	d103      	bne.n	8007a4c <_close_r+0x1c>
 8007a44:	682b      	ldr	r3, [r5, #0]
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d000      	beq.n	8007a4c <_close_r+0x1c>
 8007a4a:	6023      	str	r3, [r4, #0]
 8007a4c:	bd70      	pop	{r4, r5, r6, pc}
 8007a4e:	46c0      	nop			@ (mov r8, r8)
 8007a50:	2000090c 	.word	0x2000090c

08007a54 <_lseek_r>:
 8007a54:	b570      	push	{r4, r5, r6, lr}
 8007a56:	0004      	movs	r4, r0
 8007a58:	0008      	movs	r0, r1
 8007a5a:	0011      	movs	r1, r2
 8007a5c:	001a      	movs	r2, r3
 8007a5e:	2300      	movs	r3, #0
 8007a60:	4d05      	ldr	r5, [pc, #20]	@ (8007a78 <_lseek_r+0x24>)
 8007a62:	602b      	str	r3, [r5, #0]
 8007a64:	f7fd fa5e 	bl	8004f24 <_lseek>
 8007a68:	1c43      	adds	r3, r0, #1
 8007a6a:	d103      	bne.n	8007a74 <_lseek_r+0x20>
 8007a6c:	682b      	ldr	r3, [r5, #0]
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	d000      	beq.n	8007a74 <_lseek_r+0x20>
 8007a72:	6023      	str	r3, [r4, #0]
 8007a74:	bd70      	pop	{r4, r5, r6, pc}
 8007a76:	46c0      	nop			@ (mov r8, r8)
 8007a78:	2000090c 	.word	0x2000090c

08007a7c <_read_r>:
 8007a7c:	b570      	push	{r4, r5, r6, lr}
 8007a7e:	0004      	movs	r4, r0
 8007a80:	0008      	movs	r0, r1
 8007a82:	0011      	movs	r1, r2
 8007a84:	001a      	movs	r2, r3
 8007a86:	2300      	movs	r3, #0
 8007a88:	4d05      	ldr	r5, [pc, #20]	@ (8007aa0 <_read_r+0x24>)
 8007a8a:	602b      	str	r3, [r5, #0]
 8007a8c:	f7fd fa26 	bl	8004edc <_read>
 8007a90:	1c43      	adds	r3, r0, #1
 8007a92:	d103      	bne.n	8007a9c <_read_r+0x20>
 8007a94:	682b      	ldr	r3, [r5, #0]
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d000      	beq.n	8007a9c <_read_r+0x20>
 8007a9a:	6023      	str	r3, [r4, #0]
 8007a9c:	bd70      	pop	{r4, r5, r6, pc}
 8007a9e:	46c0      	nop			@ (mov r8, r8)
 8007aa0:	2000090c 	.word	0x2000090c

08007aa4 <_write_r>:
 8007aa4:	b570      	push	{r4, r5, r6, lr}
 8007aa6:	0004      	movs	r4, r0
 8007aa8:	0008      	movs	r0, r1
 8007aaa:	0011      	movs	r1, r2
 8007aac:	001a      	movs	r2, r3
 8007aae:	2300      	movs	r3, #0
 8007ab0:	4d05      	ldr	r5, [pc, #20]	@ (8007ac8 <_write_r+0x24>)
 8007ab2:	602b      	str	r3, [r5, #0]
 8007ab4:	f7fd fa1f 	bl	8004ef6 <_write>
 8007ab8:	1c43      	adds	r3, r0, #1
 8007aba:	d103      	bne.n	8007ac4 <_write_r+0x20>
 8007abc:	682b      	ldr	r3, [r5, #0]
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d000      	beq.n	8007ac4 <_write_r+0x20>
 8007ac2:	6023      	str	r3, [r4, #0]
 8007ac4:	bd70      	pop	{r4, r5, r6, pc}
 8007ac6:	46c0      	nop			@ (mov r8, r8)
 8007ac8:	2000090c 	.word	0x2000090c

08007acc <__errno>:
 8007acc:	4b01      	ldr	r3, [pc, #4]	@ (8007ad4 <__errno+0x8>)
 8007ace:	6818      	ldr	r0, [r3, #0]
 8007ad0:	4770      	bx	lr
 8007ad2:	46c0      	nop			@ (mov r8, r8)
 8007ad4:	20000030 	.word	0x20000030

08007ad8 <__libc_init_array>:
 8007ad8:	b570      	push	{r4, r5, r6, lr}
 8007ada:	2600      	movs	r6, #0
 8007adc:	4c0c      	ldr	r4, [pc, #48]	@ (8007b10 <__libc_init_array+0x38>)
 8007ade:	4d0d      	ldr	r5, [pc, #52]	@ (8007b14 <__libc_init_array+0x3c>)
 8007ae0:	1b64      	subs	r4, r4, r5
 8007ae2:	10a4      	asrs	r4, r4, #2
 8007ae4:	42a6      	cmp	r6, r4
 8007ae6:	d109      	bne.n	8007afc <__libc_init_array+0x24>
 8007ae8:	2600      	movs	r6, #0
 8007aea:	f002 f8f1 	bl	8009cd0 <_init>
 8007aee:	4c0a      	ldr	r4, [pc, #40]	@ (8007b18 <__libc_init_array+0x40>)
 8007af0:	4d0a      	ldr	r5, [pc, #40]	@ (8007b1c <__libc_init_array+0x44>)
 8007af2:	1b64      	subs	r4, r4, r5
 8007af4:	10a4      	asrs	r4, r4, #2
 8007af6:	42a6      	cmp	r6, r4
 8007af8:	d105      	bne.n	8007b06 <__libc_init_array+0x2e>
 8007afa:	bd70      	pop	{r4, r5, r6, pc}
 8007afc:	00b3      	lsls	r3, r6, #2
 8007afe:	58eb      	ldr	r3, [r5, r3]
 8007b00:	4798      	blx	r3
 8007b02:	3601      	adds	r6, #1
 8007b04:	e7ee      	b.n	8007ae4 <__libc_init_array+0xc>
 8007b06:	00b3      	lsls	r3, r6, #2
 8007b08:	58eb      	ldr	r3, [r5, r3]
 8007b0a:	4798      	blx	r3
 8007b0c:	3601      	adds	r6, #1
 8007b0e:	e7f2      	b.n	8007af6 <__libc_init_array+0x1e>
 8007b10:	0800c634 	.word	0x0800c634
 8007b14:	0800c634 	.word	0x0800c634
 8007b18:	0800c638 	.word	0x0800c638
 8007b1c:	0800c634 	.word	0x0800c634

08007b20 <__retarget_lock_init_recursive>:
 8007b20:	4770      	bx	lr

08007b22 <__retarget_lock_acquire_recursive>:
 8007b22:	4770      	bx	lr

08007b24 <__retarget_lock_release_recursive>:
 8007b24:	4770      	bx	lr

08007b26 <memchr>:
 8007b26:	b2c9      	uxtb	r1, r1
 8007b28:	1882      	adds	r2, r0, r2
 8007b2a:	4290      	cmp	r0, r2
 8007b2c:	d101      	bne.n	8007b32 <memchr+0xc>
 8007b2e:	2000      	movs	r0, #0
 8007b30:	4770      	bx	lr
 8007b32:	7803      	ldrb	r3, [r0, #0]
 8007b34:	428b      	cmp	r3, r1
 8007b36:	d0fb      	beq.n	8007b30 <memchr+0xa>
 8007b38:	3001      	adds	r0, #1
 8007b3a:	e7f6      	b.n	8007b2a <memchr+0x4>

08007b3c <memcpy>:
 8007b3c:	2300      	movs	r3, #0
 8007b3e:	b510      	push	{r4, lr}
 8007b40:	429a      	cmp	r2, r3
 8007b42:	d100      	bne.n	8007b46 <memcpy+0xa>
 8007b44:	bd10      	pop	{r4, pc}
 8007b46:	5ccc      	ldrb	r4, [r1, r3]
 8007b48:	54c4      	strb	r4, [r0, r3]
 8007b4a:	3301      	adds	r3, #1
 8007b4c:	e7f8      	b.n	8007b40 <memcpy+0x4>

08007b4e <quorem>:
 8007b4e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007b50:	6903      	ldr	r3, [r0, #16]
 8007b52:	690c      	ldr	r4, [r1, #16]
 8007b54:	b089      	sub	sp, #36	@ 0x24
 8007b56:	9003      	str	r0, [sp, #12]
 8007b58:	9106      	str	r1, [sp, #24]
 8007b5a:	2000      	movs	r0, #0
 8007b5c:	42a3      	cmp	r3, r4
 8007b5e:	db63      	blt.n	8007c28 <quorem+0xda>
 8007b60:	000b      	movs	r3, r1
 8007b62:	3c01      	subs	r4, #1
 8007b64:	3314      	adds	r3, #20
 8007b66:	00a5      	lsls	r5, r4, #2
 8007b68:	9304      	str	r3, [sp, #16]
 8007b6a:	195b      	adds	r3, r3, r5
 8007b6c:	9305      	str	r3, [sp, #20]
 8007b6e:	9b03      	ldr	r3, [sp, #12]
 8007b70:	3314      	adds	r3, #20
 8007b72:	9301      	str	r3, [sp, #4]
 8007b74:	195d      	adds	r5, r3, r5
 8007b76:	9b05      	ldr	r3, [sp, #20]
 8007b78:	682f      	ldr	r7, [r5, #0]
 8007b7a:	681e      	ldr	r6, [r3, #0]
 8007b7c:	0038      	movs	r0, r7
 8007b7e:	3601      	adds	r6, #1
 8007b80:	0031      	movs	r1, r6
 8007b82:	f7f8 fadd 	bl	8000140 <__udivsi3>
 8007b86:	9002      	str	r0, [sp, #8]
 8007b88:	42b7      	cmp	r7, r6
 8007b8a:	d327      	bcc.n	8007bdc <quorem+0x8e>
 8007b8c:	9b04      	ldr	r3, [sp, #16]
 8007b8e:	2700      	movs	r7, #0
 8007b90:	469c      	mov	ip, r3
 8007b92:	9e01      	ldr	r6, [sp, #4]
 8007b94:	9707      	str	r7, [sp, #28]
 8007b96:	4662      	mov	r2, ip
 8007b98:	ca08      	ldmia	r2!, {r3}
 8007b9a:	6830      	ldr	r0, [r6, #0]
 8007b9c:	4694      	mov	ip, r2
 8007b9e:	9a02      	ldr	r2, [sp, #8]
 8007ba0:	b299      	uxth	r1, r3
 8007ba2:	4351      	muls	r1, r2
 8007ba4:	0c1b      	lsrs	r3, r3, #16
 8007ba6:	4353      	muls	r3, r2
 8007ba8:	19c9      	adds	r1, r1, r7
 8007baa:	0c0a      	lsrs	r2, r1, #16
 8007bac:	189b      	adds	r3, r3, r2
 8007bae:	b289      	uxth	r1, r1
 8007bb0:	b282      	uxth	r2, r0
 8007bb2:	1a52      	subs	r2, r2, r1
 8007bb4:	9907      	ldr	r1, [sp, #28]
 8007bb6:	0c1f      	lsrs	r7, r3, #16
 8007bb8:	1852      	adds	r2, r2, r1
 8007bba:	0c00      	lsrs	r0, r0, #16
 8007bbc:	b29b      	uxth	r3, r3
 8007bbe:	1411      	asrs	r1, r2, #16
 8007bc0:	1ac3      	subs	r3, r0, r3
 8007bc2:	185b      	adds	r3, r3, r1
 8007bc4:	1419      	asrs	r1, r3, #16
 8007bc6:	b292      	uxth	r2, r2
 8007bc8:	041b      	lsls	r3, r3, #16
 8007bca:	431a      	orrs	r2, r3
 8007bcc:	9b05      	ldr	r3, [sp, #20]
 8007bce:	9107      	str	r1, [sp, #28]
 8007bd0:	c604      	stmia	r6!, {r2}
 8007bd2:	4563      	cmp	r3, ip
 8007bd4:	d2df      	bcs.n	8007b96 <quorem+0x48>
 8007bd6:	682b      	ldr	r3, [r5, #0]
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d02b      	beq.n	8007c34 <quorem+0xe6>
 8007bdc:	9906      	ldr	r1, [sp, #24]
 8007bde:	9803      	ldr	r0, [sp, #12]
 8007be0:	f001 f9b6 	bl	8008f50 <__mcmp>
 8007be4:	2800      	cmp	r0, #0
 8007be6:	db1e      	blt.n	8007c26 <quorem+0xd8>
 8007be8:	2600      	movs	r6, #0
 8007bea:	9d01      	ldr	r5, [sp, #4]
 8007bec:	9904      	ldr	r1, [sp, #16]
 8007bee:	c901      	ldmia	r1!, {r0}
 8007bf0:	682b      	ldr	r3, [r5, #0]
 8007bf2:	b287      	uxth	r7, r0
 8007bf4:	b29a      	uxth	r2, r3
 8007bf6:	1bd2      	subs	r2, r2, r7
 8007bf8:	1992      	adds	r2, r2, r6
 8007bfa:	0c00      	lsrs	r0, r0, #16
 8007bfc:	0c1b      	lsrs	r3, r3, #16
 8007bfe:	1a1b      	subs	r3, r3, r0
 8007c00:	1410      	asrs	r0, r2, #16
 8007c02:	181b      	adds	r3, r3, r0
 8007c04:	141e      	asrs	r6, r3, #16
 8007c06:	b292      	uxth	r2, r2
 8007c08:	041b      	lsls	r3, r3, #16
 8007c0a:	431a      	orrs	r2, r3
 8007c0c:	9b05      	ldr	r3, [sp, #20]
 8007c0e:	c504      	stmia	r5!, {r2}
 8007c10:	428b      	cmp	r3, r1
 8007c12:	d2ec      	bcs.n	8007bee <quorem+0xa0>
 8007c14:	9a01      	ldr	r2, [sp, #4]
 8007c16:	00a3      	lsls	r3, r4, #2
 8007c18:	18d3      	adds	r3, r2, r3
 8007c1a:	681a      	ldr	r2, [r3, #0]
 8007c1c:	2a00      	cmp	r2, #0
 8007c1e:	d014      	beq.n	8007c4a <quorem+0xfc>
 8007c20:	9b02      	ldr	r3, [sp, #8]
 8007c22:	3301      	adds	r3, #1
 8007c24:	9302      	str	r3, [sp, #8]
 8007c26:	9802      	ldr	r0, [sp, #8]
 8007c28:	b009      	add	sp, #36	@ 0x24
 8007c2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007c2c:	682b      	ldr	r3, [r5, #0]
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d104      	bne.n	8007c3c <quorem+0xee>
 8007c32:	3c01      	subs	r4, #1
 8007c34:	9b01      	ldr	r3, [sp, #4]
 8007c36:	3d04      	subs	r5, #4
 8007c38:	42ab      	cmp	r3, r5
 8007c3a:	d3f7      	bcc.n	8007c2c <quorem+0xde>
 8007c3c:	9b03      	ldr	r3, [sp, #12]
 8007c3e:	611c      	str	r4, [r3, #16]
 8007c40:	e7cc      	b.n	8007bdc <quorem+0x8e>
 8007c42:	681a      	ldr	r2, [r3, #0]
 8007c44:	2a00      	cmp	r2, #0
 8007c46:	d104      	bne.n	8007c52 <quorem+0x104>
 8007c48:	3c01      	subs	r4, #1
 8007c4a:	9a01      	ldr	r2, [sp, #4]
 8007c4c:	3b04      	subs	r3, #4
 8007c4e:	429a      	cmp	r2, r3
 8007c50:	d3f7      	bcc.n	8007c42 <quorem+0xf4>
 8007c52:	9b03      	ldr	r3, [sp, #12]
 8007c54:	611c      	str	r4, [r3, #16]
 8007c56:	e7e3      	b.n	8007c20 <quorem+0xd2>

08007c58 <_dtoa_r>:
 8007c58:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007c5a:	0014      	movs	r4, r2
 8007c5c:	001d      	movs	r5, r3
 8007c5e:	69c6      	ldr	r6, [r0, #28]
 8007c60:	b09d      	sub	sp, #116	@ 0x74
 8007c62:	940a      	str	r4, [sp, #40]	@ 0x28
 8007c64:	950b      	str	r5, [sp, #44]	@ 0x2c
 8007c66:	9f25      	ldr	r7, [sp, #148]	@ 0x94
 8007c68:	9003      	str	r0, [sp, #12]
 8007c6a:	2e00      	cmp	r6, #0
 8007c6c:	d10f      	bne.n	8007c8e <_dtoa_r+0x36>
 8007c6e:	2010      	movs	r0, #16
 8007c70:	f000 fe2c 	bl	80088cc <malloc>
 8007c74:	9b03      	ldr	r3, [sp, #12]
 8007c76:	1e02      	subs	r2, r0, #0
 8007c78:	61d8      	str	r0, [r3, #28]
 8007c7a:	d104      	bne.n	8007c86 <_dtoa_r+0x2e>
 8007c7c:	21ef      	movs	r1, #239	@ 0xef
 8007c7e:	4bc7      	ldr	r3, [pc, #796]	@ (8007f9c <_dtoa_r+0x344>)
 8007c80:	48c7      	ldr	r0, [pc, #796]	@ (8007fa0 <_dtoa_r+0x348>)
 8007c82:	f001 fcaf 	bl	80095e4 <__assert_func>
 8007c86:	6046      	str	r6, [r0, #4]
 8007c88:	6086      	str	r6, [r0, #8]
 8007c8a:	6006      	str	r6, [r0, #0]
 8007c8c:	60c6      	str	r6, [r0, #12]
 8007c8e:	9b03      	ldr	r3, [sp, #12]
 8007c90:	69db      	ldr	r3, [r3, #28]
 8007c92:	6819      	ldr	r1, [r3, #0]
 8007c94:	2900      	cmp	r1, #0
 8007c96:	d00b      	beq.n	8007cb0 <_dtoa_r+0x58>
 8007c98:	685a      	ldr	r2, [r3, #4]
 8007c9a:	2301      	movs	r3, #1
 8007c9c:	4093      	lsls	r3, r2
 8007c9e:	604a      	str	r2, [r1, #4]
 8007ca0:	608b      	str	r3, [r1, #8]
 8007ca2:	9803      	ldr	r0, [sp, #12]
 8007ca4:	f000 ff12 	bl	8008acc <_Bfree>
 8007ca8:	2200      	movs	r2, #0
 8007caa:	9b03      	ldr	r3, [sp, #12]
 8007cac:	69db      	ldr	r3, [r3, #28]
 8007cae:	601a      	str	r2, [r3, #0]
 8007cb0:	2d00      	cmp	r5, #0
 8007cb2:	da1e      	bge.n	8007cf2 <_dtoa_r+0x9a>
 8007cb4:	2301      	movs	r3, #1
 8007cb6:	603b      	str	r3, [r7, #0]
 8007cb8:	006b      	lsls	r3, r5, #1
 8007cba:	085b      	lsrs	r3, r3, #1
 8007cbc:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007cbe:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8007cc0:	4bb8      	ldr	r3, [pc, #736]	@ (8007fa4 <_dtoa_r+0x34c>)
 8007cc2:	4ab8      	ldr	r2, [pc, #736]	@ (8007fa4 <_dtoa_r+0x34c>)
 8007cc4:	403b      	ands	r3, r7
 8007cc6:	4293      	cmp	r3, r2
 8007cc8:	d116      	bne.n	8007cf8 <_dtoa_r+0xa0>
 8007cca:	4bb7      	ldr	r3, [pc, #732]	@ (8007fa8 <_dtoa_r+0x350>)
 8007ccc:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8007cce:	6013      	str	r3, [r2, #0]
 8007cd0:	033b      	lsls	r3, r7, #12
 8007cd2:	0b1b      	lsrs	r3, r3, #12
 8007cd4:	4323      	orrs	r3, r4
 8007cd6:	d101      	bne.n	8007cdc <_dtoa_r+0x84>
 8007cd8:	f000 fd80 	bl	80087dc <_dtoa_r+0xb84>
 8007cdc:	4bb3      	ldr	r3, [pc, #716]	@ (8007fac <_dtoa_r+0x354>)
 8007cde:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8007ce0:	9308      	str	r3, [sp, #32]
 8007ce2:	2a00      	cmp	r2, #0
 8007ce4:	d002      	beq.n	8007cec <_dtoa_r+0x94>
 8007ce6:	4bb2      	ldr	r3, [pc, #712]	@ (8007fb0 <_dtoa_r+0x358>)
 8007ce8:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8007cea:	6013      	str	r3, [r2, #0]
 8007cec:	9808      	ldr	r0, [sp, #32]
 8007cee:	b01d      	add	sp, #116	@ 0x74
 8007cf0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007cf2:	2300      	movs	r3, #0
 8007cf4:	603b      	str	r3, [r7, #0]
 8007cf6:	e7e2      	b.n	8007cbe <_dtoa_r+0x66>
 8007cf8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007cfa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007cfc:	9212      	str	r2, [sp, #72]	@ 0x48
 8007cfe:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007d00:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8007d02:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8007d04:	2200      	movs	r2, #0
 8007d06:	2300      	movs	r3, #0
 8007d08:	f7f8 fbac 	bl	8000464 <__aeabi_dcmpeq>
 8007d0c:	1e06      	subs	r6, r0, #0
 8007d0e:	d00b      	beq.n	8007d28 <_dtoa_r+0xd0>
 8007d10:	2301      	movs	r3, #1
 8007d12:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8007d14:	6013      	str	r3, [r2, #0]
 8007d16:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	d002      	beq.n	8007d22 <_dtoa_r+0xca>
 8007d1c:	4ba5      	ldr	r3, [pc, #660]	@ (8007fb4 <_dtoa_r+0x35c>)
 8007d1e:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8007d20:	6013      	str	r3, [r2, #0]
 8007d22:	4ba5      	ldr	r3, [pc, #660]	@ (8007fb8 <_dtoa_r+0x360>)
 8007d24:	9308      	str	r3, [sp, #32]
 8007d26:	e7e1      	b.n	8007cec <_dtoa_r+0x94>
 8007d28:	ab1a      	add	r3, sp, #104	@ 0x68
 8007d2a:	9301      	str	r3, [sp, #4]
 8007d2c:	ab1b      	add	r3, sp, #108	@ 0x6c
 8007d2e:	9300      	str	r3, [sp, #0]
 8007d30:	9803      	ldr	r0, [sp, #12]
 8007d32:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8007d34:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007d36:	f001 f9c1 	bl	80090bc <__d2b>
 8007d3a:	007a      	lsls	r2, r7, #1
 8007d3c:	9005      	str	r0, [sp, #20]
 8007d3e:	0d52      	lsrs	r2, r2, #21
 8007d40:	d100      	bne.n	8007d44 <_dtoa_r+0xec>
 8007d42:	e07b      	b.n	8007e3c <_dtoa_r+0x1e4>
 8007d44:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007d46:	9618      	str	r6, [sp, #96]	@ 0x60
 8007d48:	0319      	lsls	r1, r3, #12
 8007d4a:	4b9c      	ldr	r3, [pc, #624]	@ (8007fbc <_dtoa_r+0x364>)
 8007d4c:	0b09      	lsrs	r1, r1, #12
 8007d4e:	430b      	orrs	r3, r1
 8007d50:	499b      	ldr	r1, [pc, #620]	@ (8007fc0 <_dtoa_r+0x368>)
 8007d52:	1857      	adds	r7, r2, r1
 8007d54:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8007d56:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8007d58:	0019      	movs	r1, r3
 8007d5a:	2200      	movs	r2, #0
 8007d5c:	4b99      	ldr	r3, [pc, #612]	@ (8007fc4 <_dtoa_r+0x36c>)
 8007d5e:	f7fa ff39 	bl	8002bd4 <__aeabi_dsub>
 8007d62:	4a99      	ldr	r2, [pc, #612]	@ (8007fc8 <_dtoa_r+0x370>)
 8007d64:	4b99      	ldr	r3, [pc, #612]	@ (8007fcc <_dtoa_r+0x374>)
 8007d66:	f7fa fc4f 	bl	8002608 <__aeabi_dmul>
 8007d6a:	4a99      	ldr	r2, [pc, #612]	@ (8007fd0 <_dtoa_r+0x378>)
 8007d6c:	4b99      	ldr	r3, [pc, #612]	@ (8007fd4 <_dtoa_r+0x37c>)
 8007d6e:	f7f9 fc4b 	bl	8001608 <__aeabi_dadd>
 8007d72:	0004      	movs	r4, r0
 8007d74:	0038      	movs	r0, r7
 8007d76:	000d      	movs	r5, r1
 8007d78:	f7fb fb94 	bl	80034a4 <__aeabi_i2d>
 8007d7c:	4a96      	ldr	r2, [pc, #600]	@ (8007fd8 <_dtoa_r+0x380>)
 8007d7e:	4b97      	ldr	r3, [pc, #604]	@ (8007fdc <_dtoa_r+0x384>)
 8007d80:	f7fa fc42 	bl	8002608 <__aeabi_dmul>
 8007d84:	0002      	movs	r2, r0
 8007d86:	000b      	movs	r3, r1
 8007d88:	0020      	movs	r0, r4
 8007d8a:	0029      	movs	r1, r5
 8007d8c:	f7f9 fc3c 	bl	8001608 <__aeabi_dadd>
 8007d90:	0004      	movs	r4, r0
 8007d92:	000d      	movs	r5, r1
 8007d94:	f7fb fb4a 	bl	800342c <__aeabi_d2iz>
 8007d98:	2200      	movs	r2, #0
 8007d9a:	9004      	str	r0, [sp, #16]
 8007d9c:	2300      	movs	r3, #0
 8007d9e:	0020      	movs	r0, r4
 8007da0:	0029      	movs	r1, r5
 8007da2:	f7f8 fb65 	bl	8000470 <__aeabi_dcmplt>
 8007da6:	2800      	cmp	r0, #0
 8007da8:	d00b      	beq.n	8007dc2 <_dtoa_r+0x16a>
 8007daa:	9804      	ldr	r0, [sp, #16]
 8007dac:	f7fb fb7a 	bl	80034a4 <__aeabi_i2d>
 8007db0:	002b      	movs	r3, r5
 8007db2:	0022      	movs	r2, r4
 8007db4:	f7f8 fb56 	bl	8000464 <__aeabi_dcmpeq>
 8007db8:	4243      	negs	r3, r0
 8007dba:	4158      	adcs	r0, r3
 8007dbc:	9b04      	ldr	r3, [sp, #16]
 8007dbe:	1a1b      	subs	r3, r3, r0
 8007dc0:	9304      	str	r3, [sp, #16]
 8007dc2:	2301      	movs	r3, #1
 8007dc4:	9315      	str	r3, [sp, #84]	@ 0x54
 8007dc6:	9b04      	ldr	r3, [sp, #16]
 8007dc8:	2b16      	cmp	r3, #22
 8007dca:	d810      	bhi.n	8007dee <_dtoa_r+0x196>
 8007dcc:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8007dce:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8007dd0:	9a04      	ldr	r2, [sp, #16]
 8007dd2:	4b83      	ldr	r3, [pc, #524]	@ (8007fe0 <_dtoa_r+0x388>)
 8007dd4:	00d2      	lsls	r2, r2, #3
 8007dd6:	189b      	adds	r3, r3, r2
 8007dd8:	681a      	ldr	r2, [r3, #0]
 8007dda:	685b      	ldr	r3, [r3, #4]
 8007ddc:	f7f8 fb48 	bl	8000470 <__aeabi_dcmplt>
 8007de0:	2800      	cmp	r0, #0
 8007de2:	d047      	beq.n	8007e74 <_dtoa_r+0x21c>
 8007de4:	9b04      	ldr	r3, [sp, #16]
 8007de6:	3b01      	subs	r3, #1
 8007de8:	9304      	str	r3, [sp, #16]
 8007dea:	2300      	movs	r3, #0
 8007dec:	9315      	str	r3, [sp, #84]	@ 0x54
 8007dee:	2200      	movs	r2, #0
 8007df0:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8007df2:	9206      	str	r2, [sp, #24]
 8007df4:	1bdb      	subs	r3, r3, r7
 8007df6:	1e5a      	subs	r2, r3, #1
 8007df8:	d53e      	bpl.n	8007e78 <_dtoa_r+0x220>
 8007dfa:	2201      	movs	r2, #1
 8007dfc:	1ad3      	subs	r3, r2, r3
 8007dfe:	9306      	str	r3, [sp, #24]
 8007e00:	2300      	movs	r3, #0
 8007e02:	930d      	str	r3, [sp, #52]	@ 0x34
 8007e04:	9b04      	ldr	r3, [sp, #16]
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	db38      	blt.n	8007e7c <_dtoa_r+0x224>
 8007e0a:	9a04      	ldr	r2, [sp, #16]
 8007e0c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007e0e:	4694      	mov	ip, r2
 8007e10:	4463      	add	r3, ip
 8007e12:	930d      	str	r3, [sp, #52]	@ 0x34
 8007e14:	2300      	movs	r3, #0
 8007e16:	9214      	str	r2, [sp, #80]	@ 0x50
 8007e18:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007e1a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8007e1c:	2401      	movs	r4, #1
 8007e1e:	2b09      	cmp	r3, #9
 8007e20:	d862      	bhi.n	8007ee8 <_dtoa_r+0x290>
 8007e22:	2b05      	cmp	r3, #5
 8007e24:	dd02      	ble.n	8007e2c <_dtoa_r+0x1d4>
 8007e26:	2400      	movs	r4, #0
 8007e28:	3b04      	subs	r3, #4
 8007e2a:	9322      	str	r3, [sp, #136]	@ 0x88
 8007e2c:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8007e2e:	1e98      	subs	r0, r3, #2
 8007e30:	2803      	cmp	r0, #3
 8007e32:	d863      	bhi.n	8007efc <_dtoa_r+0x2a4>
 8007e34:	f7f8 f970 	bl	8000118 <__gnu_thumb1_case_uqi>
 8007e38:	2b385654 	.word	0x2b385654
 8007e3c:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8007e3e:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 8007e40:	18f6      	adds	r6, r6, r3
 8007e42:	4b68      	ldr	r3, [pc, #416]	@ (8007fe4 <_dtoa_r+0x38c>)
 8007e44:	18f2      	adds	r2, r6, r3
 8007e46:	2a20      	cmp	r2, #32
 8007e48:	dd0f      	ble.n	8007e6a <_dtoa_r+0x212>
 8007e4a:	2340      	movs	r3, #64	@ 0x40
 8007e4c:	1a9b      	subs	r3, r3, r2
 8007e4e:	409f      	lsls	r7, r3
 8007e50:	4b65      	ldr	r3, [pc, #404]	@ (8007fe8 <_dtoa_r+0x390>)
 8007e52:	0038      	movs	r0, r7
 8007e54:	18f3      	adds	r3, r6, r3
 8007e56:	40dc      	lsrs	r4, r3
 8007e58:	4320      	orrs	r0, r4
 8007e5a:	f7fb fb51 	bl	8003500 <__aeabi_ui2d>
 8007e5e:	2201      	movs	r2, #1
 8007e60:	4b62      	ldr	r3, [pc, #392]	@ (8007fec <_dtoa_r+0x394>)
 8007e62:	1e77      	subs	r7, r6, #1
 8007e64:	18cb      	adds	r3, r1, r3
 8007e66:	9218      	str	r2, [sp, #96]	@ 0x60
 8007e68:	e776      	b.n	8007d58 <_dtoa_r+0x100>
 8007e6a:	2320      	movs	r3, #32
 8007e6c:	0020      	movs	r0, r4
 8007e6e:	1a9b      	subs	r3, r3, r2
 8007e70:	4098      	lsls	r0, r3
 8007e72:	e7f2      	b.n	8007e5a <_dtoa_r+0x202>
 8007e74:	9015      	str	r0, [sp, #84]	@ 0x54
 8007e76:	e7ba      	b.n	8007dee <_dtoa_r+0x196>
 8007e78:	920d      	str	r2, [sp, #52]	@ 0x34
 8007e7a:	e7c3      	b.n	8007e04 <_dtoa_r+0x1ac>
 8007e7c:	9b06      	ldr	r3, [sp, #24]
 8007e7e:	9a04      	ldr	r2, [sp, #16]
 8007e80:	1a9b      	subs	r3, r3, r2
 8007e82:	9306      	str	r3, [sp, #24]
 8007e84:	4253      	negs	r3, r2
 8007e86:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007e88:	2300      	movs	r3, #0
 8007e8a:	9314      	str	r3, [sp, #80]	@ 0x50
 8007e8c:	e7c5      	b.n	8007e1a <_dtoa_r+0x1c2>
 8007e8e:	2301      	movs	r3, #1
 8007e90:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8007e92:	9310      	str	r3, [sp, #64]	@ 0x40
 8007e94:	4694      	mov	ip, r2
 8007e96:	9b04      	ldr	r3, [sp, #16]
 8007e98:	4463      	add	r3, ip
 8007e9a:	930e      	str	r3, [sp, #56]	@ 0x38
 8007e9c:	3301      	adds	r3, #1
 8007e9e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	dc08      	bgt.n	8007eb6 <_dtoa_r+0x25e>
 8007ea4:	2301      	movs	r3, #1
 8007ea6:	e006      	b.n	8007eb6 <_dtoa_r+0x25e>
 8007ea8:	2301      	movs	r3, #1
 8007eaa:	9310      	str	r3, [sp, #64]	@ 0x40
 8007eac:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	dd28      	ble.n	8007f04 <_dtoa_r+0x2ac>
 8007eb2:	930e      	str	r3, [sp, #56]	@ 0x38
 8007eb4:	9309      	str	r3, [sp, #36]	@ 0x24
 8007eb6:	9a03      	ldr	r2, [sp, #12]
 8007eb8:	2100      	movs	r1, #0
 8007eba:	69d0      	ldr	r0, [r2, #28]
 8007ebc:	2204      	movs	r2, #4
 8007ebe:	0015      	movs	r5, r2
 8007ec0:	3514      	adds	r5, #20
 8007ec2:	429d      	cmp	r5, r3
 8007ec4:	d923      	bls.n	8007f0e <_dtoa_r+0x2b6>
 8007ec6:	6041      	str	r1, [r0, #4]
 8007ec8:	9803      	ldr	r0, [sp, #12]
 8007eca:	f000 fdbb 	bl	8008a44 <_Balloc>
 8007ece:	9008      	str	r0, [sp, #32]
 8007ed0:	2800      	cmp	r0, #0
 8007ed2:	d11f      	bne.n	8007f14 <_dtoa_r+0x2bc>
 8007ed4:	21b0      	movs	r1, #176	@ 0xb0
 8007ed6:	4b46      	ldr	r3, [pc, #280]	@ (8007ff0 <_dtoa_r+0x398>)
 8007ed8:	4831      	ldr	r0, [pc, #196]	@ (8007fa0 <_dtoa_r+0x348>)
 8007eda:	9a08      	ldr	r2, [sp, #32]
 8007edc:	31ff      	adds	r1, #255	@ 0xff
 8007ede:	e6d0      	b.n	8007c82 <_dtoa_r+0x2a>
 8007ee0:	2300      	movs	r3, #0
 8007ee2:	e7e2      	b.n	8007eaa <_dtoa_r+0x252>
 8007ee4:	2300      	movs	r3, #0
 8007ee6:	e7d3      	b.n	8007e90 <_dtoa_r+0x238>
 8007ee8:	2300      	movs	r3, #0
 8007eea:	9410      	str	r4, [sp, #64]	@ 0x40
 8007eec:	9322      	str	r3, [sp, #136]	@ 0x88
 8007eee:	3b01      	subs	r3, #1
 8007ef0:	2200      	movs	r2, #0
 8007ef2:	930e      	str	r3, [sp, #56]	@ 0x38
 8007ef4:	9309      	str	r3, [sp, #36]	@ 0x24
 8007ef6:	3313      	adds	r3, #19
 8007ef8:	9223      	str	r2, [sp, #140]	@ 0x8c
 8007efa:	e7dc      	b.n	8007eb6 <_dtoa_r+0x25e>
 8007efc:	2301      	movs	r3, #1
 8007efe:	9310      	str	r3, [sp, #64]	@ 0x40
 8007f00:	3b02      	subs	r3, #2
 8007f02:	e7f5      	b.n	8007ef0 <_dtoa_r+0x298>
 8007f04:	2301      	movs	r3, #1
 8007f06:	001a      	movs	r2, r3
 8007f08:	930e      	str	r3, [sp, #56]	@ 0x38
 8007f0a:	9309      	str	r3, [sp, #36]	@ 0x24
 8007f0c:	e7f4      	b.n	8007ef8 <_dtoa_r+0x2a0>
 8007f0e:	3101      	adds	r1, #1
 8007f10:	0052      	lsls	r2, r2, #1
 8007f12:	e7d4      	b.n	8007ebe <_dtoa_r+0x266>
 8007f14:	9b03      	ldr	r3, [sp, #12]
 8007f16:	9a08      	ldr	r2, [sp, #32]
 8007f18:	69db      	ldr	r3, [r3, #28]
 8007f1a:	601a      	str	r2, [r3, #0]
 8007f1c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f1e:	2b0e      	cmp	r3, #14
 8007f20:	d900      	bls.n	8007f24 <_dtoa_r+0x2cc>
 8007f22:	e0d6      	b.n	80080d2 <_dtoa_r+0x47a>
 8007f24:	2c00      	cmp	r4, #0
 8007f26:	d100      	bne.n	8007f2a <_dtoa_r+0x2d2>
 8007f28:	e0d3      	b.n	80080d2 <_dtoa_r+0x47a>
 8007f2a:	9b04      	ldr	r3, [sp, #16]
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	dd63      	ble.n	8007ff8 <_dtoa_r+0x3a0>
 8007f30:	210f      	movs	r1, #15
 8007f32:	9a04      	ldr	r2, [sp, #16]
 8007f34:	4b2a      	ldr	r3, [pc, #168]	@ (8007fe0 <_dtoa_r+0x388>)
 8007f36:	400a      	ands	r2, r1
 8007f38:	00d2      	lsls	r2, r2, #3
 8007f3a:	189b      	adds	r3, r3, r2
 8007f3c:	681e      	ldr	r6, [r3, #0]
 8007f3e:	685f      	ldr	r7, [r3, #4]
 8007f40:	9b04      	ldr	r3, [sp, #16]
 8007f42:	2402      	movs	r4, #2
 8007f44:	111d      	asrs	r5, r3, #4
 8007f46:	05db      	lsls	r3, r3, #23
 8007f48:	d50a      	bpl.n	8007f60 <_dtoa_r+0x308>
 8007f4a:	4b2a      	ldr	r3, [pc, #168]	@ (8007ff4 <_dtoa_r+0x39c>)
 8007f4c:	400d      	ands	r5, r1
 8007f4e:	6a1a      	ldr	r2, [r3, #32]
 8007f50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f52:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8007f54:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8007f56:	f7f9 ff1d 	bl	8001d94 <__aeabi_ddiv>
 8007f5a:	900a      	str	r0, [sp, #40]	@ 0x28
 8007f5c:	910b      	str	r1, [sp, #44]	@ 0x2c
 8007f5e:	3401      	adds	r4, #1
 8007f60:	4b24      	ldr	r3, [pc, #144]	@ (8007ff4 <_dtoa_r+0x39c>)
 8007f62:	930c      	str	r3, [sp, #48]	@ 0x30
 8007f64:	2d00      	cmp	r5, #0
 8007f66:	d108      	bne.n	8007f7a <_dtoa_r+0x322>
 8007f68:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8007f6a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007f6c:	0032      	movs	r2, r6
 8007f6e:	003b      	movs	r3, r7
 8007f70:	f7f9 ff10 	bl	8001d94 <__aeabi_ddiv>
 8007f74:	900a      	str	r0, [sp, #40]	@ 0x28
 8007f76:	910b      	str	r1, [sp, #44]	@ 0x2c
 8007f78:	e059      	b.n	800802e <_dtoa_r+0x3d6>
 8007f7a:	2301      	movs	r3, #1
 8007f7c:	421d      	tst	r5, r3
 8007f7e:	d009      	beq.n	8007f94 <_dtoa_r+0x33c>
 8007f80:	18e4      	adds	r4, r4, r3
 8007f82:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007f84:	0030      	movs	r0, r6
 8007f86:	681a      	ldr	r2, [r3, #0]
 8007f88:	685b      	ldr	r3, [r3, #4]
 8007f8a:	0039      	movs	r1, r7
 8007f8c:	f7fa fb3c 	bl	8002608 <__aeabi_dmul>
 8007f90:	0006      	movs	r6, r0
 8007f92:	000f      	movs	r7, r1
 8007f94:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007f96:	106d      	asrs	r5, r5, #1
 8007f98:	3308      	adds	r3, #8
 8007f9a:	e7e2      	b.n	8007f62 <_dtoa_r+0x30a>
 8007f9c:	0800bd8f 	.word	0x0800bd8f
 8007fa0:	0800bda6 	.word	0x0800bda6
 8007fa4:	7ff00000 	.word	0x7ff00000
 8007fa8:	0000270f 	.word	0x0000270f
 8007fac:	0800bd8b 	.word	0x0800bd8b
 8007fb0:	0800bd8e 	.word	0x0800bd8e
 8007fb4:	0800bd43 	.word	0x0800bd43
 8007fb8:	0800bd42 	.word	0x0800bd42
 8007fbc:	3ff00000 	.word	0x3ff00000
 8007fc0:	fffffc01 	.word	0xfffffc01
 8007fc4:	3ff80000 	.word	0x3ff80000
 8007fc8:	636f4361 	.word	0x636f4361
 8007fcc:	3fd287a7 	.word	0x3fd287a7
 8007fd0:	8b60c8b3 	.word	0x8b60c8b3
 8007fd4:	3fc68a28 	.word	0x3fc68a28
 8007fd8:	509f79fb 	.word	0x509f79fb
 8007fdc:	3fd34413 	.word	0x3fd34413
 8007fe0:	0800c468 	.word	0x0800c468
 8007fe4:	00000432 	.word	0x00000432
 8007fe8:	00000412 	.word	0x00000412
 8007fec:	fe100000 	.word	0xfe100000
 8007ff0:	0800bdfe 	.word	0x0800bdfe
 8007ff4:	0800c440 	.word	0x0800c440
 8007ff8:	9b04      	ldr	r3, [sp, #16]
 8007ffa:	2402      	movs	r4, #2
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	d016      	beq.n	800802e <_dtoa_r+0x3d6>
 8008000:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8008002:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8008004:	220f      	movs	r2, #15
 8008006:	425d      	negs	r5, r3
 8008008:	402a      	ands	r2, r5
 800800a:	4bd5      	ldr	r3, [pc, #852]	@ (8008360 <_dtoa_r+0x708>)
 800800c:	00d2      	lsls	r2, r2, #3
 800800e:	189b      	adds	r3, r3, r2
 8008010:	681a      	ldr	r2, [r3, #0]
 8008012:	685b      	ldr	r3, [r3, #4]
 8008014:	f7fa faf8 	bl	8002608 <__aeabi_dmul>
 8008018:	2701      	movs	r7, #1
 800801a:	2300      	movs	r3, #0
 800801c:	900a      	str	r0, [sp, #40]	@ 0x28
 800801e:	910b      	str	r1, [sp, #44]	@ 0x2c
 8008020:	4ed0      	ldr	r6, [pc, #832]	@ (8008364 <_dtoa_r+0x70c>)
 8008022:	112d      	asrs	r5, r5, #4
 8008024:	2d00      	cmp	r5, #0
 8008026:	d000      	beq.n	800802a <_dtoa_r+0x3d2>
 8008028:	e095      	b.n	8008156 <_dtoa_r+0x4fe>
 800802a:	2b00      	cmp	r3, #0
 800802c:	d1a2      	bne.n	8007f74 <_dtoa_r+0x31c>
 800802e:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8008030:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8008032:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8008034:	2b00      	cmp	r3, #0
 8008036:	d100      	bne.n	800803a <_dtoa_r+0x3e2>
 8008038:	e098      	b.n	800816c <_dtoa_r+0x514>
 800803a:	2200      	movs	r2, #0
 800803c:	0030      	movs	r0, r6
 800803e:	0039      	movs	r1, r7
 8008040:	4bc9      	ldr	r3, [pc, #804]	@ (8008368 <_dtoa_r+0x710>)
 8008042:	f7f8 fa15 	bl	8000470 <__aeabi_dcmplt>
 8008046:	2800      	cmp	r0, #0
 8008048:	d100      	bne.n	800804c <_dtoa_r+0x3f4>
 800804a:	e08f      	b.n	800816c <_dtoa_r+0x514>
 800804c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800804e:	2b00      	cmp	r3, #0
 8008050:	d100      	bne.n	8008054 <_dtoa_r+0x3fc>
 8008052:	e08b      	b.n	800816c <_dtoa_r+0x514>
 8008054:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008056:	2b00      	cmp	r3, #0
 8008058:	dd37      	ble.n	80080ca <_dtoa_r+0x472>
 800805a:	9b04      	ldr	r3, [sp, #16]
 800805c:	2200      	movs	r2, #0
 800805e:	3b01      	subs	r3, #1
 8008060:	930c      	str	r3, [sp, #48]	@ 0x30
 8008062:	0030      	movs	r0, r6
 8008064:	4bc1      	ldr	r3, [pc, #772]	@ (800836c <_dtoa_r+0x714>)
 8008066:	0039      	movs	r1, r7
 8008068:	f7fa face 	bl	8002608 <__aeabi_dmul>
 800806c:	900a      	str	r0, [sp, #40]	@ 0x28
 800806e:	910b      	str	r1, [sp, #44]	@ 0x2c
 8008070:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008072:	3401      	adds	r4, #1
 8008074:	0020      	movs	r0, r4
 8008076:	9311      	str	r3, [sp, #68]	@ 0x44
 8008078:	f7fb fa14 	bl	80034a4 <__aeabi_i2d>
 800807c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800807e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008080:	f7fa fac2 	bl	8002608 <__aeabi_dmul>
 8008084:	4bba      	ldr	r3, [pc, #744]	@ (8008370 <_dtoa_r+0x718>)
 8008086:	2200      	movs	r2, #0
 8008088:	f7f9 fabe 	bl	8001608 <__aeabi_dadd>
 800808c:	4bb9      	ldr	r3, [pc, #740]	@ (8008374 <_dtoa_r+0x71c>)
 800808e:	0006      	movs	r6, r0
 8008090:	18cf      	adds	r7, r1, r3
 8008092:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008094:	2b00      	cmp	r3, #0
 8008096:	d16d      	bne.n	8008174 <_dtoa_r+0x51c>
 8008098:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800809a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800809c:	2200      	movs	r2, #0
 800809e:	4bb6      	ldr	r3, [pc, #728]	@ (8008378 <_dtoa_r+0x720>)
 80080a0:	f7fa fd98 	bl	8002bd4 <__aeabi_dsub>
 80080a4:	0032      	movs	r2, r6
 80080a6:	003b      	movs	r3, r7
 80080a8:	0004      	movs	r4, r0
 80080aa:	000d      	movs	r5, r1
 80080ac:	f7f8 f9f4 	bl	8000498 <__aeabi_dcmpgt>
 80080b0:	2800      	cmp	r0, #0
 80080b2:	d000      	beq.n	80080b6 <_dtoa_r+0x45e>
 80080b4:	e2b6      	b.n	8008624 <_dtoa_r+0x9cc>
 80080b6:	2180      	movs	r1, #128	@ 0x80
 80080b8:	0609      	lsls	r1, r1, #24
 80080ba:	187b      	adds	r3, r7, r1
 80080bc:	0032      	movs	r2, r6
 80080be:	0020      	movs	r0, r4
 80080c0:	0029      	movs	r1, r5
 80080c2:	f7f8 f9d5 	bl	8000470 <__aeabi_dcmplt>
 80080c6:	2800      	cmp	r0, #0
 80080c8:	d128      	bne.n	800811c <_dtoa_r+0x4c4>
 80080ca:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80080cc:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 80080ce:	930a      	str	r3, [sp, #40]	@ 0x28
 80080d0:	940b      	str	r4, [sp, #44]	@ 0x2c
 80080d2:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	da00      	bge.n	80080da <_dtoa_r+0x482>
 80080d8:	e174      	b.n	80083c4 <_dtoa_r+0x76c>
 80080da:	9a04      	ldr	r2, [sp, #16]
 80080dc:	2a0e      	cmp	r2, #14
 80080de:	dd00      	ble.n	80080e2 <_dtoa_r+0x48a>
 80080e0:	e170      	b.n	80083c4 <_dtoa_r+0x76c>
 80080e2:	4b9f      	ldr	r3, [pc, #636]	@ (8008360 <_dtoa_r+0x708>)
 80080e4:	00d2      	lsls	r2, r2, #3
 80080e6:	189b      	adds	r3, r3, r2
 80080e8:	685c      	ldr	r4, [r3, #4]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	9306      	str	r3, [sp, #24]
 80080ee:	9407      	str	r4, [sp, #28]
 80080f0:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	db00      	blt.n	80080f8 <_dtoa_r+0x4a0>
 80080f6:	e0e7      	b.n	80082c8 <_dtoa_r+0x670>
 80080f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	dd00      	ble.n	8008100 <_dtoa_r+0x4a8>
 80080fe:	e0e3      	b.n	80082c8 <_dtoa_r+0x670>
 8008100:	d10c      	bne.n	800811c <_dtoa_r+0x4c4>
 8008102:	9806      	ldr	r0, [sp, #24]
 8008104:	9907      	ldr	r1, [sp, #28]
 8008106:	2200      	movs	r2, #0
 8008108:	4b9b      	ldr	r3, [pc, #620]	@ (8008378 <_dtoa_r+0x720>)
 800810a:	f7fa fa7d 	bl	8002608 <__aeabi_dmul>
 800810e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008110:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008112:	f7f8 f9cb 	bl	80004ac <__aeabi_dcmpge>
 8008116:	2800      	cmp	r0, #0
 8008118:	d100      	bne.n	800811c <_dtoa_r+0x4c4>
 800811a:	e286      	b.n	800862a <_dtoa_r+0x9d2>
 800811c:	2600      	movs	r6, #0
 800811e:	0037      	movs	r7, r6
 8008120:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008122:	9c08      	ldr	r4, [sp, #32]
 8008124:	43db      	mvns	r3, r3
 8008126:	930c      	str	r3, [sp, #48]	@ 0x30
 8008128:	9704      	str	r7, [sp, #16]
 800812a:	2700      	movs	r7, #0
 800812c:	0031      	movs	r1, r6
 800812e:	9803      	ldr	r0, [sp, #12]
 8008130:	f000 fccc 	bl	8008acc <_Bfree>
 8008134:	9b04      	ldr	r3, [sp, #16]
 8008136:	2b00      	cmp	r3, #0
 8008138:	d100      	bne.n	800813c <_dtoa_r+0x4e4>
 800813a:	e0bb      	b.n	80082b4 <_dtoa_r+0x65c>
 800813c:	2f00      	cmp	r7, #0
 800813e:	d005      	beq.n	800814c <_dtoa_r+0x4f4>
 8008140:	429f      	cmp	r7, r3
 8008142:	d003      	beq.n	800814c <_dtoa_r+0x4f4>
 8008144:	0039      	movs	r1, r7
 8008146:	9803      	ldr	r0, [sp, #12]
 8008148:	f000 fcc0 	bl	8008acc <_Bfree>
 800814c:	9904      	ldr	r1, [sp, #16]
 800814e:	9803      	ldr	r0, [sp, #12]
 8008150:	f000 fcbc 	bl	8008acc <_Bfree>
 8008154:	e0ae      	b.n	80082b4 <_dtoa_r+0x65c>
 8008156:	423d      	tst	r5, r7
 8008158:	d005      	beq.n	8008166 <_dtoa_r+0x50e>
 800815a:	6832      	ldr	r2, [r6, #0]
 800815c:	6873      	ldr	r3, [r6, #4]
 800815e:	f7fa fa53 	bl	8002608 <__aeabi_dmul>
 8008162:	003b      	movs	r3, r7
 8008164:	3401      	adds	r4, #1
 8008166:	106d      	asrs	r5, r5, #1
 8008168:	3608      	adds	r6, #8
 800816a:	e75b      	b.n	8008024 <_dtoa_r+0x3cc>
 800816c:	9b04      	ldr	r3, [sp, #16]
 800816e:	930c      	str	r3, [sp, #48]	@ 0x30
 8008170:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008172:	e77f      	b.n	8008074 <_dtoa_r+0x41c>
 8008174:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008176:	4b7a      	ldr	r3, [pc, #488]	@ (8008360 <_dtoa_r+0x708>)
 8008178:	3a01      	subs	r2, #1
 800817a:	00d2      	lsls	r2, r2, #3
 800817c:	9910      	ldr	r1, [sp, #64]	@ 0x40
 800817e:	189b      	adds	r3, r3, r2
 8008180:	681a      	ldr	r2, [r3, #0]
 8008182:	685b      	ldr	r3, [r3, #4]
 8008184:	2900      	cmp	r1, #0
 8008186:	d04c      	beq.n	8008222 <_dtoa_r+0x5ca>
 8008188:	2000      	movs	r0, #0
 800818a:	497c      	ldr	r1, [pc, #496]	@ (800837c <_dtoa_r+0x724>)
 800818c:	f7f9 fe02 	bl	8001d94 <__aeabi_ddiv>
 8008190:	0032      	movs	r2, r6
 8008192:	003b      	movs	r3, r7
 8008194:	f7fa fd1e 	bl	8002bd4 <__aeabi_dsub>
 8008198:	9a08      	ldr	r2, [sp, #32]
 800819a:	0006      	movs	r6, r0
 800819c:	4694      	mov	ip, r2
 800819e:	000f      	movs	r7, r1
 80081a0:	9b08      	ldr	r3, [sp, #32]
 80081a2:	9316      	str	r3, [sp, #88]	@ 0x58
 80081a4:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80081a6:	4463      	add	r3, ip
 80081a8:	9311      	str	r3, [sp, #68]	@ 0x44
 80081aa:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80081ac:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80081ae:	f7fb f93d 	bl	800342c <__aeabi_d2iz>
 80081b2:	0005      	movs	r5, r0
 80081b4:	f7fb f976 	bl	80034a4 <__aeabi_i2d>
 80081b8:	0002      	movs	r2, r0
 80081ba:	000b      	movs	r3, r1
 80081bc:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80081be:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80081c0:	f7fa fd08 	bl	8002bd4 <__aeabi_dsub>
 80081c4:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80081c6:	3530      	adds	r5, #48	@ 0x30
 80081c8:	1c5c      	adds	r4, r3, #1
 80081ca:	701d      	strb	r5, [r3, #0]
 80081cc:	0032      	movs	r2, r6
 80081ce:	003b      	movs	r3, r7
 80081d0:	900a      	str	r0, [sp, #40]	@ 0x28
 80081d2:	910b      	str	r1, [sp, #44]	@ 0x2c
 80081d4:	f7f8 f94c 	bl	8000470 <__aeabi_dcmplt>
 80081d8:	2800      	cmp	r0, #0
 80081da:	d16b      	bne.n	80082b4 <_dtoa_r+0x65c>
 80081dc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80081de:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80081e0:	2000      	movs	r0, #0
 80081e2:	4961      	ldr	r1, [pc, #388]	@ (8008368 <_dtoa_r+0x710>)
 80081e4:	f7fa fcf6 	bl	8002bd4 <__aeabi_dsub>
 80081e8:	0032      	movs	r2, r6
 80081ea:	003b      	movs	r3, r7
 80081ec:	f7f8 f940 	bl	8000470 <__aeabi_dcmplt>
 80081f0:	2800      	cmp	r0, #0
 80081f2:	d000      	beq.n	80081f6 <_dtoa_r+0x59e>
 80081f4:	e0c6      	b.n	8008384 <_dtoa_r+0x72c>
 80081f6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80081f8:	42a3      	cmp	r3, r4
 80081fa:	d100      	bne.n	80081fe <_dtoa_r+0x5a6>
 80081fc:	e765      	b.n	80080ca <_dtoa_r+0x472>
 80081fe:	2200      	movs	r2, #0
 8008200:	0030      	movs	r0, r6
 8008202:	0039      	movs	r1, r7
 8008204:	4b59      	ldr	r3, [pc, #356]	@ (800836c <_dtoa_r+0x714>)
 8008206:	f7fa f9ff 	bl	8002608 <__aeabi_dmul>
 800820a:	2200      	movs	r2, #0
 800820c:	0006      	movs	r6, r0
 800820e:	000f      	movs	r7, r1
 8008210:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8008212:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008214:	4b55      	ldr	r3, [pc, #340]	@ (800836c <_dtoa_r+0x714>)
 8008216:	f7fa f9f7 	bl	8002608 <__aeabi_dmul>
 800821a:	9416      	str	r4, [sp, #88]	@ 0x58
 800821c:	900a      	str	r0, [sp, #40]	@ 0x28
 800821e:	910b      	str	r1, [sp, #44]	@ 0x2c
 8008220:	e7c3      	b.n	80081aa <_dtoa_r+0x552>
 8008222:	0030      	movs	r0, r6
 8008224:	0039      	movs	r1, r7
 8008226:	f7fa f9ef 	bl	8002608 <__aeabi_dmul>
 800822a:	9d08      	ldr	r5, [sp, #32]
 800822c:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800822e:	002b      	movs	r3, r5
 8008230:	4694      	mov	ip, r2
 8008232:	9016      	str	r0, [sp, #88]	@ 0x58
 8008234:	9117      	str	r1, [sp, #92]	@ 0x5c
 8008236:	4463      	add	r3, ip
 8008238:	9319      	str	r3, [sp, #100]	@ 0x64
 800823a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800823c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800823e:	f7fb f8f5 	bl	800342c <__aeabi_d2iz>
 8008242:	0004      	movs	r4, r0
 8008244:	f7fb f92e 	bl	80034a4 <__aeabi_i2d>
 8008248:	000b      	movs	r3, r1
 800824a:	0002      	movs	r2, r0
 800824c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800824e:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008250:	f7fa fcc0 	bl	8002bd4 <__aeabi_dsub>
 8008254:	3430      	adds	r4, #48	@ 0x30
 8008256:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008258:	702c      	strb	r4, [r5, #0]
 800825a:	3501      	adds	r5, #1
 800825c:	0006      	movs	r6, r0
 800825e:	000f      	movs	r7, r1
 8008260:	42ab      	cmp	r3, r5
 8008262:	d12a      	bne.n	80082ba <_dtoa_r+0x662>
 8008264:	9816      	ldr	r0, [sp, #88]	@ 0x58
 8008266:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 8008268:	9b08      	ldr	r3, [sp, #32]
 800826a:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 800826c:	469c      	mov	ip, r3
 800826e:	2200      	movs	r2, #0
 8008270:	4b42      	ldr	r3, [pc, #264]	@ (800837c <_dtoa_r+0x724>)
 8008272:	4464      	add	r4, ip
 8008274:	f7f9 f9c8 	bl	8001608 <__aeabi_dadd>
 8008278:	0002      	movs	r2, r0
 800827a:	000b      	movs	r3, r1
 800827c:	0030      	movs	r0, r6
 800827e:	0039      	movs	r1, r7
 8008280:	f7f8 f90a 	bl	8000498 <__aeabi_dcmpgt>
 8008284:	2800      	cmp	r0, #0
 8008286:	d000      	beq.n	800828a <_dtoa_r+0x632>
 8008288:	e07c      	b.n	8008384 <_dtoa_r+0x72c>
 800828a:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800828c:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800828e:	2000      	movs	r0, #0
 8008290:	493a      	ldr	r1, [pc, #232]	@ (800837c <_dtoa_r+0x724>)
 8008292:	f7fa fc9f 	bl	8002bd4 <__aeabi_dsub>
 8008296:	0002      	movs	r2, r0
 8008298:	000b      	movs	r3, r1
 800829a:	0030      	movs	r0, r6
 800829c:	0039      	movs	r1, r7
 800829e:	f7f8 f8e7 	bl	8000470 <__aeabi_dcmplt>
 80082a2:	2800      	cmp	r0, #0
 80082a4:	d100      	bne.n	80082a8 <_dtoa_r+0x650>
 80082a6:	e710      	b.n	80080ca <_dtoa_r+0x472>
 80082a8:	0023      	movs	r3, r4
 80082aa:	3c01      	subs	r4, #1
 80082ac:	7822      	ldrb	r2, [r4, #0]
 80082ae:	2a30      	cmp	r2, #48	@ 0x30
 80082b0:	d0fa      	beq.n	80082a8 <_dtoa_r+0x650>
 80082b2:	001c      	movs	r4, r3
 80082b4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80082b6:	9304      	str	r3, [sp, #16]
 80082b8:	e042      	b.n	8008340 <_dtoa_r+0x6e8>
 80082ba:	2200      	movs	r2, #0
 80082bc:	4b2b      	ldr	r3, [pc, #172]	@ (800836c <_dtoa_r+0x714>)
 80082be:	f7fa f9a3 	bl	8002608 <__aeabi_dmul>
 80082c2:	900a      	str	r0, [sp, #40]	@ 0x28
 80082c4:	910b      	str	r1, [sp, #44]	@ 0x2c
 80082c6:	e7b8      	b.n	800823a <_dtoa_r+0x5e2>
 80082c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80082ca:	9d08      	ldr	r5, [sp, #32]
 80082cc:	3b01      	subs	r3, #1
 80082ce:	195b      	adds	r3, r3, r5
 80082d0:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 80082d2:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 80082d4:	930a      	str	r3, [sp, #40]	@ 0x28
 80082d6:	9a06      	ldr	r2, [sp, #24]
 80082d8:	9b07      	ldr	r3, [sp, #28]
 80082da:	0030      	movs	r0, r6
 80082dc:	0039      	movs	r1, r7
 80082de:	f7f9 fd59 	bl	8001d94 <__aeabi_ddiv>
 80082e2:	f7fb f8a3 	bl	800342c <__aeabi_d2iz>
 80082e6:	9009      	str	r0, [sp, #36]	@ 0x24
 80082e8:	f7fb f8dc 	bl	80034a4 <__aeabi_i2d>
 80082ec:	9a06      	ldr	r2, [sp, #24]
 80082ee:	9b07      	ldr	r3, [sp, #28]
 80082f0:	f7fa f98a 	bl	8002608 <__aeabi_dmul>
 80082f4:	0002      	movs	r2, r0
 80082f6:	000b      	movs	r3, r1
 80082f8:	0030      	movs	r0, r6
 80082fa:	0039      	movs	r1, r7
 80082fc:	f7fa fc6a 	bl	8002bd4 <__aeabi_dsub>
 8008300:	002b      	movs	r3, r5
 8008302:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008304:	3501      	adds	r5, #1
 8008306:	3230      	adds	r2, #48	@ 0x30
 8008308:	701a      	strb	r2, [r3, #0]
 800830a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800830c:	002c      	movs	r4, r5
 800830e:	429a      	cmp	r2, r3
 8008310:	d14b      	bne.n	80083aa <_dtoa_r+0x752>
 8008312:	0002      	movs	r2, r0
 8008314:	000b      	movs	r3, r1
 8008316:	f7f9 f977 	bl	8001608 <__aeabi_dadd>
 800831a:	9a06      	ldr	r2, [sp, #24]
 800831c:	9b07      	ldr	r3, [sp, #28]
 800831e:	0006      	movs	r6, r0
 8008320:	000f      	movs	r7, r1
 8008322:	f7f8 f8b9 	bl	8000498 <__aeabi_dcmpgt>
 8008326:	2800      	cmp	r0, #0
 8008328:	d12a      	bne.n	8008380 <_dtoa_r+0x728>
 800832a:	9a06      	ldr	r2, [sp, #24]
 800832c:	9b07      	ldr	r3, [sp, #28]
 800832e:	0030      	movs	r0, r6
 8008330:	0039      	movs	r1, r7
 8008332:	f7f8 f897 	bl	8000464 <__aeabi_dcmpeq>
 8008336:	2800      	cmp	r0, #0
 8008338:	d002      	beq.n	8008340 <_dtoa_r+0x6e8>
 800833a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800833c:	07dd      	lsls	r5, r3, #31
 800833e:	d41f      	bmi.n	8008380 <_dtoa_r+0x728>
 8008340:	9905      	ldr	r1, [sp, #20]
 8008342:	9803      	ldr	r0, [sp, #12]
 8008344:	f000 fbc2 	bl	8008acc <_Bfree>
 8008348:	2300      	movs	r3, #0
 800834a:	7023      	strb	r3, [r4, #0]
 800834c:	9b04      	ldr	r3, [sp, #16]
 800834e:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8008350:	3301      	adds	r3, #1
 8008352:	6013      	str	r3, [r2, #0]
 8008354:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 8008356:	2b00      	cmp	r3, #0
 8008358:	d100      	bne.n	800835c <_dtoa_r+0x704>
 800835a:	e4c7      	b.n	8007cec <_dtoa_r+0x94>
 800835c:	601c      	str	r4, [r3, #0]
 800835e:	e4c5      	b.n	8007cec <_dtoa_r+0x94>
 8008360:	0800c468 	.word	0x0800c468
 8008364:	0800c440 	.word	0x0800c440
 8008368:	3ff00000 	.word	0x3ff00000
 800836c:	40240000 	.word	0x40240000
 8008370:	401c0000 	.word	0x401c0000
 8008374:	fcc00000 	.word	0xfcc00000
 8008378:	40140000 	.word	0x40140000
 800837c:	3fe00000 	.word	0x3fe00000
 8008380:	9b04      	ldr	r3, [sp, #16]
 8008382:	930c      	str	r3, [sp, #48]	@ 0x30
 8008384:	0023      	movs	r3, r4
 8008386:	001c      	movs	r4, r3
 8008388:	3b01      	subs	r3, #1
 800838a:	781a      	ldrb	r2, [r3, #0]
 800838c:	2a39      	cmp	r2, #57	@ 0x39
 800838e:	d108      	bne.n	80083a2 <_dtoa_r+0x74a>
 8008390:	9a08      	ldr	r2, [sp, #32]
 8008392:	429a      	cmp	r2, r3
 8008394:	d1f7      	bne.n	8008386 <_dtoa_r+0x72e>
 8008396:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8008398:	9908      	ldr	r1, [sp, #32]
 800839a:	3201      	adds	r2, #1
 800839c:	920c      	str	r2, [sp, #48]	@ 0x30
 800839e:	2230      	movs	r2, #48	@ 0x30
 80083a0:	700a      	strb	r2, [r1, #0]
 80083a2:	781a      	ldrb	r2, [r3, #0]
 80083a4:	3201      	adds	r2, #1
 80083a6:	701a      	strb	r2, [r3, #0]
 80083a8:	e784      	b.n	80082b4 <_dtoa_r+0x65c>
 80083aa:	2200      	movs	r2, #0
 80083ac:	4bc6      	ldr	r3, [pc, #792]	@ (80086c8 <_dtoa_r+0xa70>)
 80083ae:	f7fa f92b 	bl	8002608 <__aeabi_dmul>
 80083b2:	2200      	movs	r2, #0
 80083b4:	2300      	movs	r3, #0
 80083b6:	0006      	movs	r6, r0
 80083b8:	000f      	movs	r7, r1
 80083ba:	f7f8 f853 	bl	8000464 <__aeabi_dcmpeq>
 80083be:	2800      	cmp	r0, #0
 80083c0:	d089      	beq.n	80082d6 <_dtoa_r+0x67e>
 80083c2:	e7bd      	b.n	8008340 <_dtoa_r+0x6e8>
 80083c4:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 80083c6:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 80083c8:	9c06      	ldr	r4, [sp, #24]
 80083ca:	2f00      	cmp	r7, #0
 80083cc:	d014      	beq.n	80083f8 <_dtoa_r+0x7a0>
 80083ce:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80083d0:	2a01      	cmp	r2, #1
 80083d2:	dd00      	ble.n	80083d6 <_dtoa_r+0x77e>
 80083d4:	e0e4      	b.n	80085a0 <_dtoa_r+0x948>
 80083d6:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 80083d8:	2a00      	cmp	r2, #0
 80083da:	d100      	bne.n	80083de <_dtoa_r+0x786>
 80083dc:	e0da      	b.n	8008594 <_dtoa_r+0x93c>
 80083de:	4abb      	ldr	r2, [pc, #748]	@ (80086cc <_dtoa_r+0xa74>)
 80083e0:	189b      	adds	r3, r3, r2
 80083e2:	9a06      	ldr	r2, [sp, #24]
 80083e4:	2101      	movs	r1, #1
 80083e6:	18d2      	adds	r2, r2, r3
 80083e8:	9206      	str	r2, [sp, #24]
 80083ea:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80083ec:	9803      	ldr	r0, [sp, #12]
 80083ee:	18d3      	adds	r3, r2, r3
 80083f0:	930d      	str	r3, [sp, #52]	@ 0x34
 80083f2:	f000 fc23 	bl	8008c3c <__i2b>
 80083f6:	0007      	movs	r7, r0
 80083f8:	2c00      	cmp	r4, #0
 80083fa:	d00e      	beq.n	800841a <_dtoa_r+0x7c2>
 80083fc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80083fe:	2b00      	cmp	r3, #0
 8008400:	dd0b      	ble.n	800841a <_dtoa_r+0x7c2>
 8008402:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008404:	0023      	movs	r3, r4
 8008406:	4294      	cmp	r4, r2
 8008408:	dd00      	ble.n	800840c <_dtoa_r+0x7b4>
 800840a:	0013      	movs	r3, r2
 800840c:	9a06      	ldr	r2, [sp, #24]
 800840e:	1ae4      	subs	r4, r4, r3
 8008410:	1ad2      	subs	r2, r2, r3
 8008412:	9206      	str	r2, [sp, #24]
 8008414:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008416:	1ad3      	subs	r3, r2, r3
 8008418:	930d      	str	r3, [sp, #52]	@ 0x34
 800841a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800841c:	2b00      	cmp	r3, #0
 800841e:	d021      	beq.n	8008464 <_dtoa_r+0x80c>
 8008420:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008422:	2b00      	cmp	r3, #0
 8008424:	d100      	bne.n	8008428 <_dtoa_r+0x7d0>
 8008426:	e0d3      	b.n	80085d0 <_dtoa_r+0x978>
 8008428:	9e05      	ldr	r6, [sp, #20]
 800842a:	2d00      	cmp	r5, #0
 800842c:	d014      	beq.n	8008458 <_dtoa_r+0x800>
 800842e:	0039      	movs	r1, r7
 8008430:	002a      	movs	r2, r5
 8008432:	9803      	ldr	r0, [sp, #12]
 8008434:	f000 fcc4 	bl	8008dc0 <__pow5mult>
 8008438:	9a05      	ldr	r2, [sp, #20]
 800843a:	0001      	movs	r1, r0
 800843c:	0007      	movs	r7, r0
 800843e:	9803      	ldr	r0, [sp, #12]
 8008440:	f000 fc14 	bl	8008c6c <__multiply>
 8008444:	0006      	movs	r6, r0
 8008446:	9905      	ldr	r1, [sp, #20]
 8008448:	9803      	ldr	r0, [sp, #12]
 800844a:	f000 fb3f 	bl	8008acc <_Bfree>
 800844e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008450:	9605      	str	r6, [sp, #20]
 8008452:	1b5b      	subs	r3, r3, r5
 8008454:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008456:	d005      	beq.n	8008464 <_dtoa_r+0x80c>
 8008458:	0031      	movs	r1, r6
 800845a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800845c:	9803      	ldr	r0, [sp, #12]
 800845e:	f000 fcaf 	bl	8008dc0 <__pow5mult>
 8008462:	9005      	str	r0, [sp, #20]
 8008464:	2101      	movs	r1, #1
 8008466:	9803      	ldr	r0, [sp, #12]
 8008468:	f000 fbe8 	bl	8008c3c <__i2b>
 800846c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800846e:	0006      	movs	r6, r0
 8008470:	2b00      	cmp	r3, #0
 8008472:	d100      	bne.n	8008476 <_dtoa_r+0x81e>
 8008474:	e1bc      	b.n	80087f0 <_dtoa_r+0xb98>
 8008476:	001a      	movs	r2, r3
 8008478:	0001      	movs	r1, r0
 800847a:	9803      	ldr	r0, [sp, #12]
 800847c:	f000 fca0 	bl	8008dc0 <__pow5mult>
 8008480:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8008482:	0006      	movs	r6, r0
 8008484:	2500      	movs	r5, #0
 8008486:	2b01      	cmp	r3, #1
 8008488:	dc16      	bgt.n	80084b8 <_dtoa_r+0x860>
 800848a:	2500      	movs	r5, #0
 800848c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800848e:	42ab      	cmp	r3, r5
 8008490:	d10e      	bne.n	80084b0 <_dtoa_r+0x858>
 8008492:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008494:	031b      	lsls	r3, r3, #12
 8008496:	42ab      	cmp	r3, r5
 8008498:	d10a      	bne.n	80084b0 <_dtoa_r+0x858>
 800849a:	4b8d      	ldr	r3, [pc, #564]	@ (80086d0 <_dtoa_r+0xa78>)
 800849c:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800849e:	4213      	tst	r3, r2
 80084a0:	d006      	beq.n	80084b0 <_dtoa_r+0x858>
 80084a2:	9b06      	ldr	r3, [sp, #24]
 80084a4:	3501      	adds	r5, #1
 80084a6:	3301      	adds	r3, #1
 80084a8:	9306      	str	r3, [sp, #24]
 80084aa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80084ac:	3301      	adds	r3, #1
 80084ae:	930d      	str	r3, [sp, #52]	@ 0x34
 80084b0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80084b2:	2001      	movs	r0, #1
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	d008      	beq.n	80084ca <_dtoa_r+0x872>
 80084b8:	6933      	ldr	r3, [r6, #16]
 80084ba:	3303      	adds	r3, #3
 80084bc:	009b      	lsls	r3, r3, #2
 80084be:	18f3      	adds	r3, r6, r3
 80084c0:	6858      	ldr	r0, [r3, #4]
 80084c2:	f000 fb6b 	bl	8008b9c <__hi0bits>
 80084c6:	2320      	movs	r3, #32
 80084c8:	1a18      	subs	r0, r3, r0
 80084ca:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80084cc:	1818      	adds	r0, r3, r0
 80084ce:	0002      	movs	r2, r0
 80084d0:	231f      	movs	r3, #31
 80084d2:	401a      	ands	r2, r3
 80084d4:	4218      	tst	r0, r3
 80084d6:	d100      	bne.n	80084da <_dtoa_r+0x882>
 80084d8:	e081      	b.n	80085de <_dtoa_r+0x986>
 80084da:	3301      	adds	r3, #1
 80084dc:	1a9b      	subs	r3, r3, r2
 80084de:	2b04      	cmp	r3, #4
 80084e0:	dd79      	ble.n	80085d6 <_dtoa_r+0x97e>
 80084e2:	231c      	movs	r3, #28
 80084e4:	1a9b      	subs	r3, r3, r2
 80084e6:	9a06      	ldr	r2, [sp, #24]
 80084e8:	18e4      	adds	r4, r4, r3
 80084ea:	18d2      	adds	r2, r2, r3
 80084ec:	9206      	str	r2, [sp, #24]
 80084ee:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80084f0:	18d3      	adds	r3, r2, r3
 80084f2:	930d      	str	r3, [sp, #52]	@ 0x34
 80084f4:	9b06      	ldr	r3, [sp, #24]
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	dd05      	ble.n	8008506 <_dtoa_r+0x8ae>
 80084fa:	001a      	movs	r2, r3
 80084fc:	9905      	ldr	r1, [sp, #20]
 80084fe:	9803      	ldr	r0, [sp, #12]
 8008500:	f000 fcba 	bl	8008e78 <__lshift>
 8008504:	9005      	str	r0, [sp, #20]
 8008506:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008508:	2b00      	cmp	r3, #0
 800850a:	dd05      	ble.n	8008518 <_dtoa_r+0x8c0>
 800850c:	0031      	movs	r1, r6
 800850e:	001a      	movs	r2, r3
 8008510:	9803      	ldr	r0, [sp, #12]
 8008512:	f000 fcb1 	bl	8008e78 <__lshift>
 8008516:	0006      	movs	r6, r0
 8008518:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800851a:	2b00      	cmp	r3, #0
 800851c:	d061      	beq.n	80085e2 <_dtoa_r+0x98a>
 800851e:	0031      	movs	r1, r6
 8008520:	9805      	ldr	r0, [sp, #20]
 8008522:	f000 fd15 	bl	8008f50 <__mcmp>
 8008526:	2800      	cmp	r0, #0
 8008528:	da5b      	bge.n	80085e2 <_dtoa_r+0x98a>
 800852a:	9b04      	ldr	r3, [sp, #16]
 800852c:	220a      	movs	r2, #10
 800852e:	3b01      	subs	r3, #1
 8008530:	930c      	str	r3, [sp, #48]	@ 0x30
 8008532:	9905      	ldr	r1, [sp, #20]
 8008534:	2300      	movs	r3, #0
 8008536:	9803      	ldr	r0, [sp, #12]
 8008538:	f000 faec 	bl	8008b14 <__multadd>
 800853c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800853e:	9005      	str	r0, [sp, #20]
 8008540:	2b00      	cmp	r3, #0
 8008542:	d100      	bne.n	8008546 <_dtoa_r+0x8ee>
 8008544:	e15b      	b.n	80087fe <_dtoa_r+0xba6>
 8008546:	2300      	movs	r3, #0
 8008548:	0039      	movs	r1, r7
 800854a:	220a      	movs	r2, #10
 800854c:	9803      	ldr	r0, [sp, #12]
 800854e:	f000 fae1 	bl	8008b14 <__multadd>
 8008552:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008554:	0007      	movs	r7, r0
 8008556:	2b00      	cmp	r3, #0
 8008558:	dc4d      	bgt.n	80085f6 <_dtoa_r+0x99e>
 800855a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800855c:	2b02      	cmp	r3, #2
 800855e:	dd46      	ble.n	80085ee <_dtoa_r+0x996>
 8008560:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008562:	2b00      	cmp	r3, #0
 8008564:	d000      	beq.n	8008568 <_dtoa_r+0x910>
 8008566:	e5db      	b.n	8008120 <_dtoa_r+0x4c8>
 8008568:	0031      	movs	r1, r6
 800856a:	2205      	movs	r2, #5
 800856c:	9803      	ldr	r0, [sp, #12]
 800856e:	f000 fad1 	bl	8008b14 <__multadd>
 8008572:	0006      	movs	r6, r0
 8008574:	0001      	movs	r1, r0
 8008576:	9805      	ldr	r0, [sp, #20]
 8008578:	f000 fcea 	bl	8008f50 <__mcmp>
 800857c:	2800      	cmp	r0, #0
 800857e:	dc00      	bgt.n	8008582 <_dtoa_r+0x92a>
 8008580:	e5ce      	b.n	8008120 <_dtoa_r+0x4c8>
 8008582:	9b08      	ldr	r3, [sp, #32]
 8008584:	9a08      	ldr	r2, [sp, #32]
 8008586:	1c5c      	adds	r4, r3, #1
 8008588:	2331      	movs	r3, #49	@ 0x31
 800858a:	7013      	strb	r3, [r2, #0]
 800858c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800858e:	3301      	adds	r3, #1
 8008590:	930c      	str	r3, [sp, #48]	@ 0x30
 8008592:	e5c9      	b.n	8008128 <_dtoa_r+0x4d0>
 8008594:	2336      	movs	r3, #54	@ 0x36
 8008596:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008598:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 800859a:	1a9b      	subs	r3, r3, r2
 800859c:	9c06      	ldr	r4, [sp, #24]
 800859e:	e720      	b.n	80083e2 <_dtoa_r+0x78a>
 80085a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80085a2:	1e5d      	subs	r5, r3, #1
 80085a4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80085a6:	42ab      	cmp	r3, r5
 80085a8:	db08      	blt.n	80085bc <_dtoa_r+0x964>
 80085aa:	1b5d      	subs	r5, r3, r5
 80085ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	daf4      	bge.n	800859c <_dtoa_r+0x944>
 80085b2:	9b06      	ldr	r3, [sp, #24]
 80085b4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80085b6:	1a9c      	subs	r4, r3, r2
 80085b8:	2300      	movs	r3, #0
 80085ba:	e712      	b.n	80083e2 <_dtoa_r+0x78a>
 80085bc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80085be:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80085c0:	1aeb      	subs	r3, r5, r3
 80085c2:	18d3      	adds	r3, r2, r3
 80085c4:	9314      	str	r3, [sp, #80]	@ 0x50
 80085c6:	950f      	str	r5, [sp, #60]	@ 0x3c
 80085c8:	9c06      	ldr	r4, [sp, #24]
 80085ca:	2500      	movs	r5, #0
 80085cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80085ce:	e708      	b.n	80083e2 <_dtoa_r+0x78a>
 80085d0:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80085d2:	9905      	ldr	r1, [sp, #20]
 80085d4:	e742      	b.n	800845c <_dtoa_r+0x804>
 80085d6:	2b04      	cmp	r3, #4
 80085d8:	d08c      	beq.n	80084f4 <_dtoa_r+0x89c>
 80085da:	331c      	adds	r3, #28
 80085dc:	e783      	b.n	80084e6 <_dtoa_r+0x88e>
 80085de:	0013      	movs	r3, r2
 80085e0:	e7fb      	b.n	80085da <_dtoa_r+0x982>
 80085e2:	9b04      	ldr	r3, [sp, #16]
 80085e4:	930c      	str	r3, [sp, #48]	@ 0x30
 80085e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80085e8:	930e      	str	r3, [sp, #56]	@ 0x38
 80085ea:	2b00      	cmp	r3, #0
 80085ec:	ddb5      	ble.n	800855a <_dtoa_r+0x902>
 80085ee:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80085f0:	2b00      	cmp	r3, #0
 80085f2:	d100      	bne.n	80085f6 <_dtoa_r+0x99e>
 80085f4:	e107      	b.n	8008806 <_dtoa_r+0xbae>
 80085f6:	2c00      	cmp	r4, #0
 80085f8:	dd05      	ble.n	8008606 <_dtoa_r+0x9ae>
 80085fa:	0039      	movs	r1, r7
 80085fc:	0022      	movs	r2, r4
 80085fe:	9803      	ldr	r0, [sp, #12]
 8008600:	f000 fc3a 	bl	8008e78 <__lshift>
 8008604:	0007      	movs	r7, r0
 8008606:	9704      	str	r7, [sp, #16]
 8008608:	2d00      	cmp	r5, #0
 800860a:	d020      	beq.n	800864e <_dtoa_r+0x9f6>
 800860c:	6879      	ldr	r1, [r7, #4]
 800860e:	9803      	ldr	r0, [sp, #12]
 8008610:	f000 fa18 	bl	8008a44 <_Balloc>
 8008614:	1e04      	subs	r4, r0, #0
 8008616:	d10c      	bne.n	8008632 <_dtoa_r+0x9da>
 8008618:	0022      	movs	r2, r4
 800861a:	4b2e      	ldr	r3, [pc, #184]	@ (80086d4 <_dtoa_r+0xa7c>)
 800861c:	482e      	ldr	r0, [pc, #184]	@ (80086d8 <_dtoa_r+0xa80>)
 800861e:	492f      	ldr	r1, [pc, #188]	@ (80086dc <_dtoa_r+0xa84>)
 8008620:	f7ff fb2f 	bl	8007c82 <_dtoa_r+0x2a>
 8008624:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 8008626:	0037      	movs	r7, r6
 8008628:	e7ab      	b.n	8008582 <_dtoa_r+0x92a>
 800862a:	9b04      	ldr	r3, [sp, #16]
 800862c:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 800862e:	930c      	str	r3, [sp, #48]	@ 0x30
 8008630:	e7f9      	b.n	8008626 <_dtoa_r+0x9ce>
 8008632:	0039      	movs	r1, r7
 8008634:	693a      	ldr	r2, [r7, #16]
 8008636:	310c      	adds	r1, #12
 8008638:	3202      	adds	r2, #2
 800863a:	0092      	lsls	r2, r2, #2
 800863c:	300c      	adds	r0, #12
 800863e:	f7ff fa7d 	bl	8007b3c <memcpy>
 8008642:	2201      	movs	r2, #1
 8008644:	0021      	movs	r1, r4
 8008646:	9803      	ldr	r0, [sp, #12]
 8008648:	f000 fc16 	bl	8008e78 <__lshift>
 800864c:	9004      	str	r0, [sp, #16]
 800864e:	9b08      	ldr	r3, [sp, #32]
 8008650:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008652:	9306      	str	r3, [sp, #24]
 8008654:	3b01      	subs	r3, #1
 8008656:	189b      	adds	r3, r3, r2
 8008658:	2201      	movs	r2, #1
 800865a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800865c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800865e:	4013      	ands	r3, r2
 8008660:	930e      	str	r3, [sp, #56]	@ 0x38
 8008662:	0031      	movs	r1, r6
 8008664:	9805      	ldr	r0, [sp, #20]
 8008666:	f7ff fa72 	bl	8007b4e <quorem>
 800866a:	0039      	movs	r1, r7
 800866c:	0005      	movs	r5, r0
 800866e:	900a      	str	r0, [sp, #40]	@ 0x28
 8008670:	9805      	ldr	r0, [sp, #20]
 8008672:	f000 fc6d 	bl	8008f50 <__mcmp>
 8008676:	9a04      	ldr	r2, [sp, #16]
 8008678:	900d      	str	r0, [sp, #52]	@ 0x34
 800867a:	0031      	movs	r1, r6
 800867c:	9803      	ldr	r0, [sp, #12]
 800867e:	f000 fc83 	bl	8008f88 <__mdiff>
 8008682:	2201      	movs	r2, #1
 8008684:	68c3      	ldr	r3, [r0, #12]
 8008686:	0004      	movs	r4, r0
 8008688:	3530      	adds	r5, #48	@ 0x30
 800868a:	9209      	str	r2, [sp, #36]	@ 0x24
 800868c:	2b00      	cmp	r3, #0
 800868e:	d104      	bne.n	800869a <_dtoa_r+0xa42>
 8008690:	0001      	movs	r1, r0
 8008692:	9805      	ldr	r0, [sp, #20]
 8008694:	f000 fc5c 	bl	8008f50 <__mcmp>
 8008698:	9009      	str	r0, [sp, #36]	@ 0x24
 800869a:	0021      	movs	r1, r4
 800869c:	9803      	ldr	r0, [sp, #12]
 800869e:	f000 fa15 	bl	8008acc <_Bfree>
 80086a2:	9b06      	ldr	r3, [sp, #24]
 80086a4:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80086a6:	1c5c      	adds	r4, r3, #1
 80086a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80086aa:	4313      	orrs	r3, r2
 80086ac:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80086ae:	4313      	orrs	r3, r2
 80086b0:	d116      	bne.n	80086e0 <_dtoa_r+0xa88>
 80086b2:	2d39      	cmp	r5, #57	@ 0x39
 80086b4:	d02f      	beq.n	8008716 <_dtoa_r+0xabe>
 80086b6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80086b8:	2b00      	cmp	r3, #0
 80086ba:	dd01      	ble.n	80086c0 <_dtoa_r+0xa68>
 80086bc:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 80086be:	3531      	adds	r5, #49	@ 0x31
 80086c0:	9b06      	ldr	r3, [sp, #24]
 80086c2:	701d      	strb	r5, [r3, #0]
 80086c4:	e532      	b.n	800812c <_dtoa_r+0x4d4>
 80086c6:	46c0      	nop			@ (mov r8, r8)
 80086c8:	40240000 	.word	0x40240000
 80086cc:	00000433 	.word	0x00000433
 80086d0:	7ff00000 	.word	0x7ff00000
 80086d4:	0800bdfe 	.word	0x0800bdfe
 80086d8:	0800bda6 	.word	0x0800bda6
 80086dc:	000002ef 	.word	0x000002ef
 80086e0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	db04      	blt.n	80086f0 <_dtoa_r+0xa98>
 80086e6:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80086e8:	4313      	orrs	r3, r2
 80086ea:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80086ec:	4313      	orrs	r3, r2
 80086ee:	d11e      	bne.n	800872e <_dtoa_r+0xad6>
 80086f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	dde4      	ble.n	80086c0 <_dtoa_r+0xa68>
 80086f6:	9905      	ldr	r1, [sp, #20]
 80086f8:	2201      	movs	r2, #1
 80086fa:	9803      	ldr	r0, [sp, #12]
 80086fc:	f000 fbbc 	bl	8008e78 <__lshift>
 8008700:	0031      	movs	r1, r6
 8008702:	9005      	str	r0, [sp, #20]
 8008704:	f000 fc24 	bl	8008f50 <__mcmp>
 8008708:	2800      	cmp	r0, #0
 800870a:	dc02      	bgt.n	8008712 <_dtoa_r+0xaba>
 800870c:	d1d8      	bne.n	80086c0 <_dtoa_r+0xa68>
 800870e:	07eb      	lsls	r3, r5, #31
 8008710:	d5d6      	bpl.n	80086c0 <_dtoa_r+0xa68>
 8008712:	2d39      	cmp	r5, #57	@ 0x39
 8008714:	d1d2      	bne.n	80086bc <_dtoa_r+0xa64>
 8008716:	2339      	movs	r3, #57	@ 0x39
 8008718:	9a06      	ldr	r2, [sp, #24]
 800871a:	7013      	strb	r3, [r2, #0]
 800871c:	0023      	movs	r3, r4
 800871e:	001c      	movs	r4, r3
 8008720:	3b01      	subs	r3, #1
 8008722:	781a      	ldrb	r2, [r3, #0]
 8008724:	2a39      	cmp	r2, #57	@ 0x39
 8008726:	d050      	beq.n	80087ca <_dtoa_r+0xb72>
 8008728:	3201      	adds	r2, #1
 800872a:	701a      	strb	r2, [r3, #0]
 800872c:	e4fe      	b.n	800812c <_dtoa_r+0x4d4>
 800872e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008730:	2b00      	cmp	r3, #0
 8008732:	dd03      	ble.n	800873c <_dtoa_r+0xae4>
 8008734:	2d39      	cmp	r5, #57	@ 0x39
 8008736:	d0ee      	beq.n	8008716 <_dtoa_r+0xabe>
 8008738:	3501      	adds	r5, #1
 800873a:	e7c1      	b.n	80086c0 <_dtoa_r+0xa68>
 800873c:	9b06      	ldr	r3, [sp, #24]
 800873e:	9a06      	ldr	r2, [sp, #24]
 8008740:	701d      	strb	r5, [r3, #0]
 8008742:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008744:	4293      	cmp	r3, r2
 8008746:	d02b      	beq.n	80087a0 <_dtoa_r+0xb48>
 8008748:	2300      	movs	r3, #0
 800874a:	220a      	movs	r2, #10
 800874c:	9905      	ldr	r1, [sp, #20]
 800874e:	9803      	ldr	r0, [sp, #12]
 8008750:	f000 f9e0 	bl	8008b14 <__multadd>
 8008754:	9b04      	ldr	r3, [sp, #16]
 8008756:	9005      	str	r0, [sp, #20]
 8008758:	429f      	cmp	r7, r3
 800875a:	d109      	bne.n	8008770 <_dtoa_r+0xb18>
 800875c:	0039      	movs	r1, r7
 800875e:	2300      	movs	r3, #0
 8008760:	220a      	movs	r2, #10
 8008762:	9803      	ldr	r0, [sp, #12]
 8008764:	f000 f9d6 	bl	8008b14 <__multadd>
 8008768:	0007      	movs	r7, r0
 800876a:	9004      	str	r0, [sp, #16]
 800876c:	9406      	str	r4, [sp, #24]
 800876e:	e778      	b.n	8008662 <_dtoa_r+0xa0a>
 8008770:	0039      	movs	r1, r7
 8008772:	2300      	movs	r3, #0
 8008774:	220a      	movs	r2, #10
 8008776:	9803      	ldr	r0, [sp, #12]
 8008778:	f000 f9cc 	bl	8008b14 <__multadd>
 800877c:	2300      	movs	r3, #0
 800877e:	0007      	movs	r7, r0
 8008780:	220a      	movs	r2, #10
 8008782:	9904      	ldr	r1, [sp, #16]
 8008784:	9803      	ldr	r0, [sp, #12]
 8008786:	f000 f9c5 	bl	8008b14 <__multadd>
 800878a:	9004      	str	r0, [sp, #16]
 800878c:	e7ee      	b.n	800876c <_dtoa_r+0xb14>
 800878e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008790:	2401      	movs	r4, #1
 8008792:	2b00      	cmp	r3, #0
 8008794:	dd00      	ble.n	8008798 <_dtoa_r+0xb40>
 8008796:	001c      	movs	r4, r3
 8008798:	9704      	str	r7, [sp, #16]
 800879a:	2700      	movs	r7, #0
 800879c:	9b08      	ldr	r3, [sp, #32]
 800879e:	191c      	adds	r4, r3, r4
 80087a0:	9905      	ldr	r1, [sp, #20]
 80087a2:	2201      	movs	r2, #1
 80087a4:	9803      	ldr	r0, [sp, #12]
 80087a6:	f000 fb67 	bl	8008e78 <__lshift>
 80087aa:	0031      	movs	r1, r6
 80087ac:	9005      	str	r0, [sp, #20]
 80087ae:	f000 fbcf 	bl	8008f50 <__mcmp>
 80087b2:	2800      	cmp	r0, #0
 80087b4:	dcb2      	bgt.n	800871c <_dtoa_r+0xac4>
 80087b6:	d101      	bne.n	80087bc <_dtoa_r+0xb64>
 80087b8:	07ed      	lsls	r5, r5, #31
 80087ba:	d4af      	bmi.n	800871c <_dtoa_r+0xac4>
 80087bc:	0023      	movs	r3, r4
 80087be:	001c      	movs	r4, r3
 80087c0:	3b01      	subs	r3, #1
 80087c2:	781a      	ldrb	r2, [r3, #0]
 80087c4:	2a30      	cmp	r2, #48	@ 0x30
 80087c6:	d0fa      	beq.n	80087be <_dtoa_r+0xb66>
 80087c8:	e4b0      	b.n	800812c <_dtoa_r+0x4d4>
 80087ca:	9a08      	ldr	r2, [sp, #32]
 80087cc:	429a      	cmp	r2, r3
 80087ce:	d1a6      	bne.n	800871e <_dtoa_r+0xac6>
 80087d0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80087d2:	3301      	adds	r3, #1
 80087d4:	930c      	str	r3, [sp, #48]	@ 0x30
 80087d6:	2331      	movs	r3, #49	@ 0x31
 80087d8:	7013      	strb	r3, [r2, #0]
 80087da:	e4a7      	b.n	800812c <_dtoa_r+0x4d4>
 80087dc:	4b14      	ldr	r3, [pc, #80]	@ (8008830 <_dtoa_r+0xbd8>)
 80087de:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 80087e0:	9308      	str	r3, [sp, #32]
 80087e2:	4b14      	ldr	r3, [pc, #80]	@ (8008834 <_dtoa_r+0xbdc>)
 80087e4:	2a00      	cmp	r2, #0
 80087e6:	d001      	beq.n	80087ec <_dtoa_r+0xb94>
 80087e8:	f7ff fa7e 	bl	8007ce8 <_dtoa_r+0x90>
 80087ec:	f7ff fa7e 	bl	8007cec <_dtoa_r+0x94>
 80087f0:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80087f2:	2b01      	cmp	r3, #1
 80087f4:	dc00      	bgt.n	80087f8 <_dtoa_r+0xba0>
 80087f6:	e648      	b.n	800848a <_dtoa_r+0x832>
 80087f8:	2001      	movs	r0, #1
 80087fa:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 80087fc:	e665      	b.n	80084ca <_dtoa_r+0x872>
 80087fe:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008800:	2b00      	cmp	r3, #0
 8008802:	dc00      	bgt.n	8008806 <_dtoa_r+0xbae>
 8008804:	e6a9      	b.n	800855a <_dtoa_r+0x902>
 8008806:	2400      	movs	r4, #0
 8008808:	0031      	movs	r1, r6
 800880a:	9805      	ldr	r0, [sp, #20]
 800880c:	f7ff f99f 	bl	8007b4e <quorem>
 8008810:	9b08      	ldr	r3, [sp, #32]
 8008812:	3030      	adds	r0, #48	@ 0x30
 8008814:	5518      	strb	r0, [r3, r4]
 8008816:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008818:	3401      	adds	r4, #1
 800881a:	0005      	movs	r5, r0
 800881c:	42a3      	cmp	r3, r4
 800881e:	ddb6      	ble.n	800878e <_dtoa_r+0xb36>
 8008820:	2300      	movs	r3, #0
 8008822:	220a      	movs	r2, #10
 8008824:	9905      	ldr	r1, [sp, #20]
 8008826:	9803      	ldr	r0, [sp, #12]
 8008828:	f000 f974 	bl	8008b14 <__multadd>
 800882c:	9005      	str	r0, [sp, #20]
 800882e:	e7eb      	b.n	8008808 <_dtoa_r+0xbb0>
 8008830:	0800bd82 	.word	0x0800bd82
 8008834:	0800bd8a 	.word	0x0800bd8a

08008838 <_free_r>:
 8008838:	b570      	push	{r4, r5, r6, lr}
 800883a:	0005      	movs	r5, r0
 800883c:	1e0c      	subs	r4, r1, #0
 800883e:	d010      	beq.n	8008862 <_free_r+0x2a>
 8008840:	3c04      	subs	r4, #4
 8008842:	6823      	ldr	r3, [r4, #0]
 8008844:	2b00      	cmp	r3, #0
 8008846:	da00      	bge.n	800884a <_free_r+0x12>
 8008848:	18e4      	adds	r4, r4, r3
 800884a:	0028      	movs	r0, r5
 800884c:	f000 f8ea 	bl	8008a24 <__malloc_lock>
 8008850:	4a1d      	ldr	r2, [pc, #116]	@ (80088c8 <_free_r+0x90>)
 8008852:	6813      	ldr	r3, [r2, #0]
 8008854:	2b00      	cmp	r3, #0
 8008856:	d105      	bne.n	8008864 <_free_r+0x2c>
 8008858:	6063      	str	r3, [r4, #4]
 800885a:	6014      	str	r4, [r2, #0]
 800885c:	0028      	movs	r0, r5
 800885e:	f000 f8e9 	bl	8008a34 <__malloc_unlock>
 8008862:	bd70      	pop	{r4, r5, r6, pc}
 8008864:	42a3      	cmp	r3, r4
 8008866:	d908      	bls.n	800887a <_free_r+0x42>
 8008868:	6820      	ldr	r0, [r4, #0]
 800886a:	1821      	adds	r1, r4, r0
 800886c:	428b      	cmp	r3, r1
 800886e:	d1f3      	bne.n	8008858 <_free_r+0x20>
 8008870:	6819      	ldr	r1, [r3, #0]
 8008872:	685b      	ldr	r3, [r3, #4]
 8008874:	1809      	adds	r1, r1, r0
 8008876:	6021      	str	r1, [r4, #0]
 8008878:	e7ee      	b.n	8008858 <_free_r+0x20>
 800887a:	001a      	movs	r2, r3
 800887c:	685b      	ldr	r3, [r3, #4]
 800887e:	2b00      	cmp	r3, #0
 8008880:	d001      	beq.n	8008886 <_free_r+0x4e>
 8008882:	42a3      	cmp	r3, r4
 8008884:	d9f9      	bls.n	800887a <_free_r+0x42>
 8008886:	6811      	ldr	r1, [r2, #0]
 8008888:	1850      	adds	r0, r2, r1
 800888a:	42a0      	cmp	r0, r4
 800888c:	d10b      	bne.n	80088a6 <_free_r+0x6e>
 800888e:	6820      	ldr	r0, [r4, #0]
 8008890:	1809      	adds	r1, r1, r0
 8008892:	1850      	adds	r0, r2, r1
 8008894:	6011      	str	r1, [r2, #0]
 8008896:	4283      	cmp	r3, r0
 8008898:	d1e0      	bne.n	800885c <_free_r+0x24>
 800889a:	6818      	ldr	r0, [r3, #0]
 800889c:	685b      	ldr	r3, [r3, #4]
 800889e:	1841      	adds	r1, r0, r1
 80088a0:	6011      	str	r1, [r2, #0]
 80088a2:	6053      	str	r3, [r2, #4]
 80088a4:	e7da      	b.n	800885c <_free_r+0x24>
 80088a6:	42a0      	cmp	r0, r4
 80088a8:	d902      	bls.n	80088b0 <_free_r+0x78>
 80088aa:	230c      	movs	r3, #12
 80088ac:	602b      	str	r3, [r5, #0]
 80088ae:	e7d5      	b.n	800885c <_free_r+0x24>
 80088b0:	6820      	ldr	r0, [r4, #0]
 80088b2:	1821      	adds	r1, r4, r0
 80088b4:	428b      	cmp	r3, r1
 80088b6:	d103      	bne.n	80088c0 <_free_r+0x88>
 80088b8:	6819      	ldr	r1, [r3, #0]
 80088ba:	685b      	ldr	r3, [r3, #4]
 80088bc:	1809      	adds	r1, r1, r0
 80088be:	6021      	str	r1, [r4, #0]
 80088c0:	6063      	str	r3, [r4, #4]
 80088c2:	6054      	str	r4, [r2, #4]
 80088c4:	e7ca      	b.n	800885c <_free_r+0x24>
 80088c6:	46c0      	nop			@ (mov r8, r8)
 80088c8:	20000918 	.word	0x20000918

080088cc <malloc>:
 80088cc:	b510      	push	{r4, lr}
 80088ce:	4b03      	ldr	r3, [pc, #12]	@ (80088dc <malloc+0x10>)
 80088d0:	0001      	movs	r1, r0
 80088d2:	6818      	ldr	r0, [r3, #0]
 80088d4:	f000 f826 	bl	8008924 <_malloc_r>
 80088d8:	bd10      	pop	{r4, pc}
 80088da:	46c0      	nop			@ (mov r8, r8)
 80088dc:	20000030 	.word	0x20000030

080088e0 <sbrk_aligned>:
 80088e0:	b570      	push	{r4, r5, r6, lr}
 80088e2:	4e0f      	ldr	r6, [pc, #60]	@ (8008920 <sbrk_aligned+0x40>)
 80088e4:	000d      	movs	r5, r1
 80088e6:	6831      	ldr	r1, [r6, #0]
 80088e8:	0004      	movs	r4, r0
 80088ea:	2900      	cmp	r1, #0
 80088ec:	d102      	bne.n	80088f4 <sbrk_aligned+0x14>
 80088ee:	f000 fe67 	bl	80095c0 <_sbrk_r>
 80088f2:	6030      	str	r0, [r6, #0]
 80088f4:	0029      	movs	r1, r5
 80088f6:	0020      	movs	r0, r4
 80088f8:	f000 fe62 	bl	80095c0 <_sbrk_r>
 80088fc:	1c43      	adds	r3, r0, #1
 80088fe:	d103      	bne.n	8008908 <sbrk_aligned+0x28>
 8008900:	2501      	movs	r5, #1
 8008902:	426d      	negs	r5, r5
 8008904:	0028      	movs	r0, r5
 8008906:	bd70      	pop	{r4, r5, r6, pc}
 8008908:	2303      	movs	r3, #3
 800890a:	1cc5      	adds	r5, r0, #3
 800890c:	439d      	bics	r5, r3
 800890e:	42a8      	cmp	r0, r5
 8008910:	d0f8      	beq.n	8008904 <sbrk_aligned+0x24>
 8008912:	1a29      	subs	r1, r5, r0
 8008914:	0020      	movs	r0, r4
 8008916:	f000 fe53 	bl	80095c0 <_sbrk_r>
 800891a:	3001      	adds	r0, #1
 800891c:	d1f2      	bne.n	8008904 <sbrk_aligned+0x24>
 800891e:	e7ef      	b.n	8008900 <sbrk_aligned+0x20>
 8008920:	20000914 	.word	0x20000914

08008924 <_malloc_r>:
 8008924:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008926:	2203      	movs	r2, #3
 8008928:	1ccb      	adds	r3, r1, #3
 800892a:	4393      	bics	r3, r2
 800892c:	3308      	adds	r3, #8
 800892e:	0005      	movs	r5, r0
 8008930:	001f      	movs	r7, r3
 8008932:	2b0c      	cmp	r3, #12
 8008934:	d234      	bcs.n	80089a0 <_malloc_r+0x7c>
 8008936:	270c      	movs	r7, #12
 8008938:	42b9      	cmp	r1, r7
 800893a:	d833      	bhi.n	80089a4 <_malloc_r+0x80>
 800893c:	0028      	movs	r0, r5
 800893e:	f000 f871 	bl	8008a24 <__malloc_lock>
 8008942:	4e37      	ldr	r6, [pc, #220]	@ (8008a20 <_malloc_r+0xfc>)
 8008944:	6833      	ldr	r3, [r6, #0]
 8008946:	001c      	movs	r4, r3
 8008948:	2c00      	cmp	r4, #0
 800894a:	d12f      	bne.n	80089ac <_malloc_r+0x88>
 800894c:	0039      	movs	r1, r7
 800894e:	0028      	movs	r0, r5
 8008950:	f7ff ffc6 	bl	80088e0 <sbrk_aligned>
 8008954:	0004      	movs	r4, r0
 8008956:	1c43      	adds	r3, r0, #1
 8008958:	d15f      	bne.n	8008a1a <_malloc_r+0xf6>
 800895a:	6834      	ldr	r4, [r6, #0]
 800895c:	9400      	str	r4, [sp, #0]
 800895e:	9b00      	ldr	r3, [sp, #0]
 8008960:	2b00      	cmp	r3, #0
 8008962:	d14a      	bne.n	80089fa <_malloc_r+0xd6>
 8008964:	2c00      	cmp	r4, #0
 8008966:	d052      	beq.n	8008a0e <_malloc_r+0xea>
 8008968:	6823      	ldr	r3, [r4, #0]
 800896a:	0028      	movs	r0, r5
 800896c:	18e3      	adds	r3, r4, r3
 800896e:	9900      	ldr	r1, [sp, #0]
 8008970:	9301      	str	r3, [sp, #4]
 8008972:	f000 fe25 	bl	80095c0 <_sbrk_r>
 8008976:	9b01      	ldr	r3, [sp, #4]
 8008978:	4283      	cmp	r3, r0
 800897a:	d148      	bne.n	8008a0e <_malloc_r+0xea>
 800897c:	6823      	ldr	r3, [r4, #0]
 800897e:	0028      	movs	r0, r5
 8008980:	1aff      	subs	r7, r7, r3
 8008982:	0039      	movs	r1, r7
 8008984:	f7ff ffac 	bl	80088e0 <sbrk_aligned>
 8008988:	3001      	adds	r0, #1
 800898a:	d040      	beq.n	8008a0e <_malloc_r+0xea>
 800898c:	6823      	ldr	r3, [r4, #0]
 800898e:	19db      	adds	r3, r3, r7
 8008990:	6023      	str	r3, [r4, #0]
 8008992:	6833      	ldr	r3, [r6, #0]
 8008994:	685a      	ldr	r2, [r3, #4]
 8008996:	2a00      	cmp	r2, #0
 8008998:	d133      	bne.n	8008a02 <_malloc_r+0xde>
 800899a:	9b00      	ldr	r3, [sp, #0]
 800899c:	6033      	str	r3, [r6, #0]
 800899e:	e019      	b.n	80089d4 <_malloc_r+0xb0>
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	dac9      	bge.n	8008938 <_malloc_r+0x14>
 80089a4:	230c      	movs	r3, #12
 80089a6:	602b      	str	r3, [r5, #0]
 80089a8:	2000      	movs	r0, #0
 80089aa:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80089ac:	6821      	ldr	r1, [r4, #0]
 80089ae:	1bc9      	subs	r1, r1, r7
 80089b0:	d420      	bmi.n	80089f4 <_malloc_r+0xd0>
 80089b2:	290b      	cmp	r1, #11
 80089b4:	d90a      	bls.n	80089cc <_malloc_r+0xa8>
 80089b6:	19e2      	adds	r2, r4, r7
 80089b8:	6027      	str	r7, [r4, #0]
 80089ba:	42a3      	cmp	r3, r4
 80089bc:	d104      	bne.n	80089c8 <_malloc_r+0xa4>
 80089be:	6032      	str	r2, [r6, #0]
 80089c0:	6863      	ldr	r3, [r4, #4]
 80089c2:	6011      	str	r1, [r2, #0]
 80089c4:	6053      	str	r3, [r2, #4]
 80089c6:	e005      	b.n	80089d4 <_malloc_r+0xb0>
 80089c8:	605a      	str	r2, [r3, #4]
 80089ca:	e7f9      	b.n	80089c0 <_malloc_r+0x9c>
 80089cc:	6862      	ldr	r2, [r4, #4]
 80089ce:	42a3      	cmp	r3, r4
 80089d0:	d10e      	bne.n	80089f0 <_malloc_r+0xcc>
 80089d2:	6032      	str	r2, [r6, #0]
 80089d4:	0028      	movs	r0, r5
 80089d6:	f000 f82d 	bl	8008a34 <__malloc_unlock>
 80089da:	0020      	movs	r0, r4
 80089dc:	2207      	movs	r2, #7
 80089de:	300b      	adds	r0, #11
 80089e0:	1d23      	adds	r3, r4, #4
 80089e2:	4390      	bics	r0, r2
 80089e4:	1ac2      	subs	r2, r0, r3
 80089e6:	4298      	cmp	r0, r3
 80089e8:	d0df      	beq.n	80089aa <_malloc_r+0x86>
 80089ea:	1a1b      	subs	r3, r3, r0
 80089ec:	50a3      	str	r3, [r4, r2]
 80089ee:	e7dc      	b.n	80089aa <_malloc_r+0x86>
 80089f0:	605a      	str	r2, [r3, #4]
 80089f2:	e7ef      	b.n	80089d4 <_malloc_r+0xb0>
 80089f4:	0023      	movs	r3, r4
 80089f6:	6864      	ldr	r4, [r4, #4]
 80089f8:	e7a6      	b.n	8008948 <_malloc_r+0x24>
 80089fa:	9c00      	ldr	r4, [sp, #0]
 80089fc:	6863      	ldr	r3, [r4, #4]
 80089fe:	9300      	str	r3, [sp, #0]
 8008a00:	e7ad      	b.n	800895e <_malloc_r+0x3a>
 8008a02:	001a      	movs	r2, r3
 8008a04:	685b      	ldr	r3, [r3, #4]
 8008a06:	42a3      	cmp	r3, r4
 8008a08:	d1fb      	bne.n	8008a02 <_malloc_r+0xde>
 8008a0a:	2300      	movs	r3, #0
 8008a0c:	e7da      	b.n	80089c4 <_malloc_r+0xa0>
 8008a0e:	230c      	movs	r3, #12
 8008a10:	0028      	movs	r0, r5
 8008a12:	602b      	str	r3, [r5, #0]
 8008a14:	f000 f80e 	bl	8008a34 <__malloc_unlock>
 8008a18:	e7c6      	b.n	80089a8 <_malloc_r+0x84>
 8008a1a:	6007      	str	r7, [r0, #0]
 8008a1c:	e7da      	b.n	80089d4 <_malloc_r+0xb0>
 8008a1e:	46c0      	nop			@ (mov r8, r8)
 8008a20:	20000918 	.word	0x20000918

08008a24 <__malloc_lock>:
 8008a24:	b510      	push	{r4, lr}
 8008a26:	4802      	ldr	r0, [pc, #8]	@ (8008a30 <__malloc_lock+0xc>)
 8008a28:	f7ff f87b 	bl	8007b22 <__retarget_lock_acquire_recursive>
 8008a2c:	bd10      	pop	{r4, pc}
 8008a2e:	46c0      	nop			@ (mov r8, r8)
 8008a30:	20000910 	.word	0x20000910

08008a34 <__malloc_unlock>:
 8008a34:	b510      	push	{r4, lr}
 8008a36:	4802      	ldr	r0, [pc, #8]	@ (8008a40 <__malloc_unlock+0xc>)
 8008a38:	f7ff f874 	bl	8007b24 <__retarget_lock_release_recursive>
 8008a3c:	bd10      	pop	{r4, pc}
 8008a3e:	46c0      	nop			@ (mov r8, r8)
 8008a40:	20000910 	.word	0x20000910

08008a44 <_Balloc>:
 8008a44:	b570      	push	{r4, r5, r6, lr}
 8008a46:	69c5      	ldr	r5, [r0, #28]
 8008a48:	0006      	movs	r6, r0
 8008a4a:	000c      	movs	r4, r1
 8008a4c:	2d00      	cmp	r5, #0
 8008a4e:	d10e      	bne.n	8008a6e <_Balloc+0x2a>
 8008a50:	2010      	movs	r0, #16
 8008a52:	f7ff ff3b 	bl	80088cc <malloc>
 8008a56:	1e02      	subs	r2, r0, #0
 8008a58:	61f0      	str	r0, [r6, #28]
 8008a5a:	d104      	bne.n	8008a66 <_Balloc+0x22>
 8008a5c:	216b      	movs	r1, #107	@ 0x6b
 8008a5e:	4b19      	ldr	r3, [pc, #100]	@ (8008ac4 <_Balloc+0x80>)
 8008a60:	4819      	ldr	r0, [pc, #100]	@ (8008ac8 <_Balloc+0x84>)
 8008a62:	f000 fdbf 	bl	80095e4 <__assert_func>
 8008a66:	6045      	str	r5, [r0, #4]
 8008a68:	6085      	str	r5, [r0, #8]
 8008a6a:	6005      	str	r5, [r0, #0]
 8008a6c:	60c5      	str	r5, [r0, #12]
 8008a6e:	69f5      	ldr	r5, [r6, #28]
 8008a70:	68eb      	ldr	r3, [r5, #12]
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	d013      	beq.n	8008a9e <_Balloc+0x5a>
 8008a76:	69f3      	ldr	r3, [r6, #28]
 8008a78:	00a2      	lsls	r2, r4, #2
 8008a7a:	68db      	ldr	r3, [r3, #12]
 8008a7c:	189b      	adds	r3, r3, r2
 8008a7e:	6818      	ldr	r0, [r3, #0]
 8008a80:	2800      	cmp	r0, #0
 8008a82:	d118      	bne.n	8008ab6 <_Balloc+0x72>
 8008a84:	2101      	movs	r1, #1
 8008a86:	000d      	movs	r5, r1
 8008a88:	40a5      	lsls	r5, r4
 8008a8a:	1d6a      	adds	r2, r5, #5
 8008a8c:	0030      	movs	r0, r6
 8008a8e:	0092      	lsls	r2, r2, #2
 8008a90:	f000 fdc6 	bl	8009620 <_calloc_r>
 8008a94:	2800      	cmp	r0, #0
 8008a96:	d00c      	beq.n	8008ab2 <_Balloc+0x6e>
 8008a98:	6044      	str	r4, [r0, #4]
 8008a9a:	6085      	str	r5, [r0, #8]
 8008a9c:	e00d      	b.n	8008aba <_Balloc+0x76>
 8008a9e:	2221      	movs	r2, #33	@ 0x21
 8008aa0:	2104      	movs	r1, #4
 8008aa2:	0030      	movs	r0, r6
 8008aa4:	f000 fdbc 	bl	8009620 <_calloc_r>
 8008aa8:	69f3      	ldr	r3, [r6, #28]
 8008aaa:	60e8      	str	r0, [r5, #12]
 8008aac:	68db      	ldr	r3, [r3, #12]
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	d1e1      	bne.n	8008a76 <_Balloc+0x32>
 8008ab2:	2000      	movs	r0, #0
 8008ab4:	bd70      	pop	{r4, r5, r6, pc}
 8008ab6:	6802      	ldr	r2, [r0, #0]
 8008ab8:	601a      	str	r2, [r3, #0]
 8008aba:	2300      	movs	r3, #0
 8008abc:	6103      	str	r3, [r0, #16]
 8008abe:	60c3      	str	r3, [r0, #12]
 8008ac0:	e7f8      	b.n	8008ab4 <_Balloc+0x70>
 8008ac2:	46c0      	nop			@ (mov r8, r8)
 8008ac4:	0800bd8f 	.word	0x0800bd8f
 8008ac8:	0800be0f 	.word	0x0800be0f

08008acc <_Bfree>:
 8008acc:	b570      	push	{r4, r5, r6, lr}
 8008ace:	69c6      	ldr	r6, [r0, #28]
 8008ad0:	0005      	movs	r5, r0
 8008ad2:	000c      	movs	r4, r1
 8008ad4:	2e00      	cmp	r6, #0
 8008ad6:	d10e      	bne.n	8008af6 <_Bfree+0x2a>
 8008ad8:	2010      	movs	r0, #16
 8008ada:	f7ff fef7 	bl	80088cc <malloc>
 8008ade:	1e02      	subs	r2, r0, #0
 8008ae0:	61e8      	str	r0, [r5, #28]
 8008ae2:	d104      	bne.n	8008aee <_Bfree+0x22>
 8008ae4:	218f      	movs	r1, #143	@ 0x8f
 8008ae6:	4b09      	ldr	r3, [pc, #36]	@ (8008b0c <_Bfree+0x40>)
 8008ae8:	4809      	ldr	r0, [pc, #36]	@ (8008b10 <_Bfree+0x44>)
 8008aea:	f000 fd7b 	bl	80095e4 <__assert_func>
 8008aee:	6046      	str	r6, [r0, #4]
 8008af0:	6086      	str	r6, [r0, #8]
 8008af2:	6006      	str	r6, [r0, #0]
 8008af4:	60c6      	str	r6, [r0, #12]
 8008af6:	2c00      	cmp	r4, #0
 8008af8:	d007      	beq.n	8008b0a <_Bfree+0x3e>
 8008afa:	69eb      	ldr	r3, [r5, #28]
 8008afc:	6862      	ldr	r2, [r4, #4]
 8008afe:	68db      	ldr	r3, [r3, #12]
 8008b00:	0092      	lsls	r2, r2, #2
 8008b02:	189b      	adds	r3, r3, r2
 8008b04:	681a      	ldr	r2, [r3, #0]
 8008b06:	6022      	str	r2, [r4, #0]
 8008b08:	601c      	str	r4, [r3, #0]
 8008b0a:	bd70      	pop	{r4, r5, r6, pc}
 8008b0c:	0800bd8f 	.word	0x0800bd8f
 8008b10:	0800be0f 	.word	0x0800be0f

08008b14 <__multadd>:
 8008b14:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008b16:	000f      	movs	r7, r1
 8008b18:	9001      	str	r0, [sp, #4]
 8008b1a:	000c      	movs	r4, r1
 8008b1c:	001e      	movs	r6, r3
 8008b1e:	2000      	movs	r0, #0
 8008b20:	690d      	ldr	r5, [r1, #16]
 8008b22:	3714      	adds	r7, #20
 8008b24:	683b      	ldr	r3, [r7, #0]
 8008b26:	3001      	adds	r0, #1
 8008b28:	b299      	uxth	r1, r3
 8008b2a:	4351      	muls	r1, r2
 8008b2c:	0c1b      	lsrs	r3, r3, #16
 8008b2e:	4353      	muls	r3, r2
 8008b30:	1989      	adds	r1, r1, r6
 8008b32:	0c0e      	lsrs	r6, r1, #16
 8008b34:	199b      	adds	r3, r3, r6
 8008b36:	0c1e      	lsrs	r6, r3, #16
 8008b38:	b289      	uxth	r1, r1
 8008b3a:	041b      	lsls	r3, r3, #16
 8008b3c:	185b      	adds	r3, r3, r1
 8008b3e:	c708      	stmia	r7!, {r3}
 8008b40:	4285      	cmp	r5, r0
 8008b42:	dcef      	bgt.n	8008b24 <__multadd+0x10>
 8008b44:	2e00      	cmp	r6, #0
 8008b46:	d022      	beq.n	8008b8e <__multadd+0x7a>
 8008b48:	68a3      	ldr	r3, [r4, #8]
 8008b4a:	42ab      	cmp	r3, r5
 8008b4c:	dc19      	bgt.n	8008b82 <__multadd+0x6e>
 8008b4e:	6861      	ldr	r1, [r4, #4]
 8008b50:	9801      	ldr	r0, [sp, #4]
 8008b52:	3101      	adds	r1, #1
 8008b54:	f7ff ff76 	bl	8008a44 <_Balloc>
 8008b58:	1e07      	subs	r7, r0, #0
 8008b5a:	d105      	bne.n	8008b68 <__multadd+0x54>
 8008b5c:	003a      	movs	r2, r7
 8008b5e:	21ba      	movs	r1, #186	@ 0xba
 8008b60:	4b0c      	ldr	r3, [pc, #48]	@ (8008b94 <__multadd+0x80>)
 8008b62:	480d      	ldr	r0, [pc, #52]	@ (8008b98 <__multadd+0x84>)
 8008b64:	f000 fd3e 	bl	80095e4 <__assert_func>
 8008b68:	0021      	movs	r1, r4
 8008b6a:	6922      	ldr	r2, [r4, #16]
 8008b6c:	310c      	adds	r1, #12
 8008b6e:	3202      	adds	r2, #2
 8008b70:	0092      	lsls	r2, r2, #2
 8008b72:	300c      	adds	r0, #12
 8008b74:	f7fe ffe2 	bl	8007b3c <memcpy>
 8008b78:	0021      	movs	r1, r4
 8008b7a:	9801      	ldr	r0, [sp, #4]
 8008b7c:	f7ff ffa6 	bl	8008acc <_Bfree>
 8008b80:	003c      	movs	r4, r7
 8008b82:	1d2b      	adds	r3, r5, #4
 8008b84:	009b      	lsls	r3, r3, #2
 8008b86:	18e3      	adds	r3, r4, r3
 8008b88:	3501      	adds	r5, #1
 8008b8a:	605e      	str	r6, [r3, #4]
 8008b8c:	6125      	str	r5, [r4, #16]
 8008b8e:	0020      	movs	r0, r4
 8008b90:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008b92:	46c0      	nop			@ (mov r8, r8)
 8008b94:	0800bdfe 	.word	0x0800bdfe
 8008b98:	0800be0f 	.word	0x0800be0f

08008b9c <__hi0bits>:
 8008b9c:	2280      	movs	r2, #128	@ 0x80
 8008b9e:	0003      	movs	r3, r0
 8008ba0:	0252      	lsls	r2, r2, #9
 8008ba2:	2000      	movs	r0, #0
 8008ba4:	4293      	cmp	r3, r2
 8008ba6:	d201      	bcs.n	8008bac <__hi0bits+0x10>
 8008ba8:	041b      	lsls	r3, r3, #16
 8008baa:	3010      	adds	r0, #16
 8008bac:	2280      	movs	r2, #128	@ 0x80
 8008bae:	0452      	lsls	r2, r2, #17
 8008bb0:	4293      	cmp	r3, r2
 8008bb2:	d201      	bcs.n	8008bb8 <__hi0bits+0x1c>
 8008bb4:	3008      	adds	r0, #8
 8008bb6:	021b      	lsls	r3, r3, #8
 8008bb8:	2280      	movs	r2, #128	@ 0x80
 8008bba:	0552      	lsls	r2, r2, #21
 8008bbc:	4293      	cmp	r3, r2
 8008bbe:	d201      	bcs.n	8008bc4 <__hi0bits+0x28>
 8008bc0:	3004      	adds	r0, #4
 8008bc2:	011b      	lsls	r3, r3, #4
 8008bc4:	2280      	movs	r2, #128	@ 0x80
 8008bc6:	05d2      	lsls	r2, r2, #23
 8008bc8:	4293      	cmp	r3, r2
 8008bca:	d201      	bcs.n	8008bd0 <__hi0bits+0x34>
 8008bcc:	3002      	adds	r0, #2
 8008bce:	009b      	lsls	r3, r3, #2
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	db03      	blt.n	8008bdc <__hi0bits+0x40>
 8008bd4:	3001      	adds	r0, #1
 8008bd6:	4213      	tst	r3, r2
 8008bd8:	d100      	bne.n	8008bdc <__hi0bits+0x40>
 8008bda:	2020      	movs	r0, #32
 8008bdc:	4770      	bx	lr

08008bde <__lo0bits>:
 8008bde:	6803      	ldr	r3, [r0, #0]
 8008be0:	0001      	movs	r1, r0
 8008be2:	2207      	movs	r2, #7
 8008be4:	0018      	movs	r0, r3
 8008be6:	4010      	ands	r0, r2
 8008be8:	4213      	tst	r3, r2
 8008bea:	d00d      	beq.n	8008c08 <__lo0bits+0x2a>
 8008bec:	3a06      	subs	r2, #6
 8008bee:	2000      	movs	r0, #0
 8008bf0:	4213      	tst	r3, r2
 8008bf2:	d105      	bne.n	8008c00 <__lo0bits+0x22>
 8008bf4:	3002      	adds	r0, #2
 8008bf6:	4203      	tst	r3, r0
 8008bf8:	d003      	beq.n	8008c02 <__lo0bits+0x24>
 8008bfa:	40d3      	lsrs	r3, r2
 8008bfc:	0010      	movs	r0, r2
 8008bfe:	600b      	str	r3, [r1, #0]
 8008c00:	4770      	bx	lr
 8008c02:	089b      	lsrs	r3, r3, #2
 8008c04:	600b      	str	r3, [r1, #0]
 8008c06:	e7fb      	b.n	8008c00 <__lo0bits+0x22>
 8008c08:	b29a      	uxth	r2, r3
 8008c0a:	2a00      	cmp	r2, #0
 8008c0c:	d101      	bne.n	8008c12 <__lo0bits+0x34>
 8008c0e:	2010      	movs	r0, #16
 8008c10:	0c1b      	lsrs	r3, r3, #16
 8008c12:	b2da      	uxtb	r2, r3
 8008c14:	2a00      	cmp	r2, #0
 8008c16:	d101      	bne.n	8008c1c <__lo0bits+0x3e>
 8008c18:	3008      	adds	r0, #8
 8008c1a:	0a1b      	lsrs	r3, r3, #8
 8008c1c:	071a      	lsls	r2, r3, #28
 8008c1e:	d101      	bne.n	8008c24 <__lo0bits+0x46>
 8008c20:	3004      	adds	r0, #4
 8008c22:	091b      	lsrs	r3, r3, #4
 8008c24:	079a      	lsls	r2, r3, #30
 8008c26:	d101      	bne.n	8008c2c <__lo0bits+0x4e>
 8008c28:	3002      	adds	r0, #2
 8008c2a:	089b      	lsrs	r3, r3, #2
 8008c2c:	07da      	lsls	r2, r3, #31
 8008c2e:	d4e9      	bmi.n	8008c04 <__lo0bits+0x26>
 8008c30:	3001      	adds	r0, #1
 8008c32:	085b      	lsrs	r3, r3, #1
 8008c34:	d1e6      	bne.n	8008c04 <__lo0bits+0x26>
 8008c36:	2020      	movs	r0, #32
 8008c38:	e7e2      	b.n	8008c00 <__lo0bits+0x22>
	...

08008c3c <__i2b>:
 8008c3c:	b510      	push	{r4, lr}
 8008c3e:	000c      	movs	r4, r1
 8008c40:	2101      	movs	r1, #1
 8008c42:	f7ff feff 	bl	8008a44 <_Balloc>
 8008c46:	2800      	cmp	r0, #0
 8008c48:	d107      	bne.n	8008c5a <__i2b+0x1e>
 8008c4a:	2146      	movs	r1, #70	@ 0x46
 8008c4c:	4c05      	ldr	r4, [pc, #20]	@ (8008c64 <__i2b+0x28>)
 8008c4e:	0002      	movs	r2, r0
 8008c50:	4b05      	ldr	r3, [pc, #20]	@ (8008c68 <__i2b+0x2c>)
 8008c52:	0020      	movs	r0, r4
 8008c54:	31ff      	adds	r1, #255	@ 0xff
 8008c56:	f000 fcc5 	bl	80095e4 <__assert_func>
 8008c5a:	2301      	movs	r3, #1
 8008c5c:	6144      	str	r4, [r0, #20]
 8008c5e:	6103      	str	r3, [r0, #16]
 8008c60:	bd10      	pop	{r4, pc}
 8008c62:	46c0      	nop			@ (mov r8, r8)
 8008c64:	0800be0f 	.word	0x0800be0f
 8008c68:	0800bdfe 	.word	0x0800bdfe

08008c6c <__multiply>:
 8008c6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008c6e:	0014      	movs	r4, r2
 8008c70:	690a      	ldr	r2, [r1, #16]
 8008c72:	6923      	ldr	r3, [r4, #16]
 8008c74:	000d      	movs	r5, r1
 8008c76:	b089      	sub	sp, #36	@ 0x24
 8008c78:	429a      	cmp	r2, r3
 8008c7a:	db02      	blt.n	8008c82 <__multiply+0x16>
 8008c7c:	0023      	movs	r3, r4
 8008c7e:	000c      	movs	r4, r1
 8008c80:	001d      	movs	r5, r3
 8008c82:	6927      	ldr	r7, [r4, #16]
 8008c84:	692e      	ldr	r6, [r5, #16]
 8008c86:	6861      	ldr	r1, [r4, #4]
 8008c88:	19bb      	adds	r3, r7, r6
 8008c8a:	9300      	str	r3, [sp, #0]
 8008c8c:	68a3      	ldr	r3, [r4, #8]
 8008c8e:	19ba      	adds	r2, r7, r6
 8008c90:	4293      	cmp	r3, r2
 8008c92:	da00      	bge.n	8008c96 <__multiply+0x2a>
 8008c94:	3101      	adds	r1, #1
 8008c96:	f7ff fed5 	bl	8008a44 <_Balloc>
 8008c9a:	4684      	mov	ip, r0
 8008c9c:	2800      	cmp	r0, #0
 8008c9e:	d106      	bne.n	8008cae <__multiply+0x42>
 8008ca0:	21b1      	movs	r1, #177	@ 0xb1
 8008ca2:	4662      	mov	r2, ip
 8008ca4:	4b44      	ldr	r3, [pc, #272]	@ (8008db8 <__multiply+0x14c>)
 8008ca6:	4845      	ldr	r0, [pc, #276]	@ (8008dbc <__multiply+0x150>)
 8008ca8:	0049      	lsls	r1, r1, #1
 8008caa:	f000 fc9b 	bl	80095e4 <__assert_func>
 8008cae:	0002      	movs	r2, r0
 8008cb0:	19bb      	adds	r3, r7, r6
 8008cb2:	3214      	adds	r2, #20
 8008cb4:	009b      	lsls	r3, r3, #2
 8008cb6:	18d3      	adds	r3, r2, r3
 8008cb8:	9301      	str	r3, [sp, #4]
 8008cba:	2100      	movs	r1, #0
 8008cbc:	0013      	movs	r3, r2
 8008cbe:	9801      	ldr	r0, [sp, #4]
 8008cc0:	4283      	cmp	r3, r0
 8008cc2:	d328      	bcc.n	8008d16 <__multiply+0xaa>
 8008cc4:	0023      	movs	r3, r4
 8008cc6:	00bf      	lsls	r7, r7, #2
 8008cc8:	3314      	adds	r3, #20
 8008cca:	9304      	str	r3, [sp, #16]
 8008ccc:	3514      	adds	r5, #20
 8008cce:	19db      	adds	r3, r3, r7
 8008cd0:	00b6      	lsls	r6, r6, #2
 8008cd2:	9302      	str	r3, [sp, #8]
 8008cd4:	19ab      	adds	r3, r5, r6
 8008cd6:	9307      	str	r3, [sp, #28]
 8008cd8:	2304      	movs	r3, #4
 8008cda:	9305      	str	r3, [sp, #20]
 8008cdc:	0023      	movs	r3, r4
 8008cde:	9902      	ldr	r1, [sp, #8]
 8008ce0:	3315      	adds	r3, #21
 8008ce2:	4299      	cmp	r1, r3
 8008ce4:	d305      	bcc.n	8008cf2 <__multiply+0x86>
 8008ce6:	1b0c      	subs	r4, r1, r4
 8008ce8:	3c15      	subs	r4, #21
 8008cea:	08a4      	lsrs	r4, r4, #2
 8008cec:	3401      	adds	r4, #1
 8008cee:	00a3      	lsls	r3, r4, #2
 8008cf0:	9305      	str	r3, [sp, #20]
 8008cf2:	9b07      	ldr	r3, [sp, #28]
 8008cf4:	429d      	cmp	r5, r3
 8008cf6:	d310      	bcc.n	8008d1a <__multiply+0xae>
 8008cf8:	9b00      	ldr	r3, [sp, #0]
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	dd05      	ble.n	8008d0a <__multiply+0x9e>
 8008cfe:	9b01      	ldr	r3, [sp, #4]
 8008d00:	3b04      	subs	r3, #4
 8008d02:	9301      	str	r3, [sp, #4]
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	d052      	beq.n	8008db0 <__multiply+0x144>
 8008d0a:	4663      	mov	r3, ip
 8008d0c:	4660      	mov	r0, ip
 8008d0e:	9a00      	ldr	r2, [sp, #0]
 8008d10:	611a      	str	r2, [r3, #16]
 8008d12:	b009      	add	sp, #36	@ 0x24
 8008d14:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008d16:	c302      	stmia	r3!, {r1}
 8008d18:	e7d1      	b.n	8008cbe <__multiply+0x52>
 8008d1a:	682c      	ldr	r4, [r5, #0]
 8008d1c:	b2a4      	uxth	r4, r4
 8008d1e:	2c00      	cmp	r4, #0
 8008d20:	d01f      	beq.n	8008d62 <__multiply+0xf6>
 8008d22:	2300      	movs	r3, #0
 8008d24:	0017      	movs	r7, r2
 8008d26:	9e04      	ldr	r6, [sp, #16]
 8008d28:	9303      	str	r3, [sp, #12]
 8008d2a:	ce08      	ldmia	r6!, {r3}
 8008d2c:	6839      	ldr	r1, [r7, #0]
 8008d2e:	9306      	str	r3, [sp, #24]
 8008d30:	466b      	mov	r3, sp
 8008d32:	8b1b      	ldrh	r3, [r3, #24]
 8008d34:	b288      	uxth	r0, r1
 8008d36:	4363      	muls	r3, r4
 8008d38:	181b      	adds	r3, r3, r0
 8008d3a:	9803      	ldr	r0, [sp, #12]
 8008d3c:	0c09      	lsrs	r1, r1, #16
 8008d3e:	181b      	adds	r3, r3, r0
 8008d40:	9806      	ldr	r0, [sp, #24]
 8008d42:	0c00      	lsrs	r0, r0, #16
 8008d44:	4360      	muls	r0, r4
 8008d46:	1840      	adds	r0, r0, r1
 8008d48:	0c19      	lsrs	r1, r3, #16
 8008d4a:	1841      	adds	r1, r0, r1
 8008d4c:	0c08      	lsrs	r0, r1, #16
 8008d4e:	b29b      	uxth	r3, r3
 8008d50:	0409      	lsls	r1, r1, #16
 8008d52:	4319      	orrs	r1, r3
 8008d54:	9b02      	ldr	r3, [sp, #8]
 8008d56:	9003      	str	r0, [sp, #12]
 8008d58:	c702      	stmia	r7!, {r1}
 8008d5a:	42b3      	cmp	r3, r6
 8008d5c:	d8e5      	bhi.n	8008d2a <__multiply+0xbe>
 8008d5e:	9b05      	ldr	r3, [sp, #20]
 8008d60:	50d0      	str	r0, [r2, r3]
 8008d62:	682c      	ldr	r4, [r5, #0]
 8008d64:	0c24      	lsrs	r4, r4, #16
 8008d66:	d020      	beq.n	8008daa <__multiply+0x13e>
 8008d68:	2100      	movs	r1, #0
 8008d6a:	0010      	movs	r0, r2
 8008d6c:	6813      	ldr	r3, [r2, #0]
 8008d6e:	9e04      	ldr	r6, [sp, #16]
 8008d70:	9103      	str	r1, [sp, #12]
 8008d72:	6831      	ldr	r1, [r6, #0]
 8008d74:	6807      	ldr	r7, [r0, #0]
 8008d76:	b289      	uxth	r1, r1
 8008d78:	4361      	muls	r1, r4
 8008d7a:	0c3f      	lsrs	r7, r7, #16
 8008d7c:	19c9      	adds	r1, r1, r7
 8008d7e:	9f03      	ldr	r7, [sp, #12]
 8008d80:	b29b      	uxth	r3, r3
 8008d82:	19c9      	adds	r1, r1, r7
 8008d84:	040f      	lsls	r7, r1, #16
 8008d86:	431f      	orrs	r7, r3
 8008d88:	6007      	str	r7, [r0, #0]
 8008d8a:	ce80      	ldmia	r6!, {r7}
 8008d8c:	6843      	ldr	r3, [r0, #4]
 8008d8e:	0c3f      	lsrs	r7, r7, #16
 8008d90:	4367      	muls	r7, r4
 8008d92:	b29b      	uxth	r3, r3
 8008d94:	0c09      	lsrs	r1, r1, #16
 8008d96:	18fb      	adds	r3, r7, r3
 8008d98:	185b      	adds	r3, r3, r1
 8008d9a:	0c19      	lsrs	r1, r3, #16
 8008d9c:	9103      	str	r1, [sp, #12]
 8008d9e:	9902      	ldr	r1, [sp, #8]
 8008da0:	3004      	adds	r0, #4
 8008da2:	42b1      	cmp	r1, r6
 8008da4:	d8e5      	bhi.n	8008d72 <__multiply+0x106>
 8008da6:	9905      	ldr	r1, [sp, #20]
 8008da8:	5053      	str	r3, [r2, r1]
 8008daa:	3504      	adds	r5, #4
 8008dac:	3204      	adds	r2, #4
 8008dae:	e7a0      	b.n	8008cf2 <__multiply+0x86>
 8008db0:	9b00      	ldr	r3, [sp, #0]
 8008db2:	3b01      	subs	r3, #1
 8008db4:	9300      	str	r3, [sp, #0]
 8008db6:	e79f      	b.n	8008cf8 <__multiply+0x8c>
 8008db8:	0800bdfe 	.word	0x0800bdfe
 8008dbc:	0800be0f 	.word	0x0800be0f

08008dc0 <__pow5mult>:
 8008dc0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008dc2:	2303      	movs	r3, #3
 8008dc4:	0015      	movs	r5, r2
 8008dc6:	0007      	movs	r7, r0
 8008dc8:	000e      	movs	r6, r1
 8008dca:	401a      	ands	r2, r3
 8008dcc:	421d      	tst	r5, r3
 8008dce:	d008      	beq.n	8008de2 <__pow5mult+0x22>
 8008dd0:	4925      	ldr	r1, [pc, #148]	@ (8008e68 <__pow5mult+0xa8>)
 8008dd2:	3a01      	subs	r2, #1
 8008dd4:	0092      	lsls	r2, r2, #2
 8008dd6:	5852      	ldr	r2, [r2, r1]
 8008dd8:	2300      	movs	r3, #0
 8008dda:	0031      	movs	r1, r6
 8008ddc:	f7ff fe9a 	bl	8008b14 <__multadd>
 8008de0:	0006      	movs	r6, r0
 8008de2:	10ad      	asrs	r5, r5, #2
 8008de4:	d03d      	beq.n	8008e62 <__pow5mult+0xa2>
 8008de6:	69fc      	ldr	r4, [r7, #28]
 8008de8:	2c00      	cmp	r4, #0
 8008dea:	d10f      	bne.n	8008e0c <__pow5mult+0x4c>
 8008dec:	2010      	movs	r0, #16
 8008dee:	f7ff fd6d 	bl	80088cc <malloc>
 8008df2:	1e02      	subs	r2, r0, #0
 8008df4:	61f8      	str	r0, [r7, #28]
 8008df6:	d105      	bne.n	8008e04 <__pow5mult+0x44>
 8008df8:	21b4      	movs	r1, #180	@ 0xb4
 8008dfa:	4b1c      	ldr	r3, [pc, #112]	@ (8008e6c <__pow5mult+0xac>)
 8008dfc:	481c      	ldr	r0, [pc, #112]	@ (8008e70 <__pow5mult+0xb0>)
 8008dfe:	31ff      	adds	r1, #255	@ 0xff
 8008e00:	f000 fbf0 	bl	80095e4 <__assert_func>
 8008e04:	6044      	str	r4, [r0, #4]
 8008e06:	6084      	str	r4, [r0, #8]
 8008e08:	6004      	str	r4, [r0, #0]
 8008e0a:	60c4      	str	r4, [r0, #12]
 8008e0c:	69fb      	ldr	r3, [r7, #28]
 8008e0e:	689c      	ldr	r4, [r3, #8]
 8008e10:	9301      	str	r3, [sp, #4]
 8008e12:	2c00      	cmp	r4, #0
 8008e14:	d108      	bne.n	8008e28 <__pow5mult+0x68>
 8008e16:	0038      	movs	r0, r7
 8008e18:	4916      	ldr	r1, [pc, #88]	@ (8008e74 <__pow5mult+0xb4>)
 8008e1a:	f7ff ff0f 	bl	8008c3c <__i2b>
 8008e1e:	9b01      	ldr	r3, [sp, #4]
 8008e20:	0004      	movs	r4, r0
 8008e22:	6098      	str	r0, [r3, #8]
 8008e24:	2300      	movs	r3, #0
 8008e26:	6003      	str	r3, [r0, #0]
 8008e28:	2301      	movs	r3, #1
 8008e2a:	421d      	tst	r5, r3
 8008e2c:	d00a      	beq.n	8008e44 <__pow5mult+0x84>
 8008e2e:	0031      	movs	r1, r6
 8008e30:	0022      	movs	r2, r4
 8008e32:	0038      	movs	r0, r7
 8008e34:	f7ff ff1a 	bl	8008c6c <__multiply>
 8008e38:	0031      	movs	r1, r6
 8008e3a:	9001      	str	r0, [sp, #4]
 8008e3c:	0038      	movs	r0, r7
 8008e3e:	f7ff fe45 	bl	8008acc <_Bfree>
 8008e42:	9e01      	ldr	r6, [sp, #4]
 8008e44:	106d      	asrs	r5, r5, #1
 8008e46:	d00c      	beq.n	8008e62 <__pow5mult+0xa2>
 8008e48:	6820      	ldr	r0, [r4, #0]
 8008e4a:	2800      	cmp	r0, #0
 8008e4c:	d107      	bne.n	8008e5e <__pow5mult+0x9e>
 8008e4e:	0022      	movs	r2, r4
 8008e50:	0021      	movs	r1, r4
 8008e52:	0038      	movs	r0, r7
 8008e54:	f7ff ff0a 	bl	8008c6c <__multiply>
 8008e58:	2300      	movs	r3, #0
 8008e5a:	6020      	str	r0, [r4, #0]
 8008e5c:	6003      	str	r3, [r0, #0]
 8008e5e:	0004      	movs	r4, r0
 8008e60:	e7e2      	b.n	8008e28 <__pow5mult+0x68>
 8008e62:	0030      	movs	r0, r6
 8008e64:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008e66:	46c0      	nop			@ (mov r8, r8)
 8008e68:	0800c430 	.word	0x0800c430
 8008e6c:	0800bd8f 	.word	0x0800bd8f
 8008e70:	0800be0f 	.word	0x0800be0f
 8008e74:	00000271 	.word	0x00000271

08008e78 <__lshift>:
 8008e78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008e7a:	000c      	movs	r4, r1
 8008e7c:	0016      	movs	r6, r2
 8008e7e:	6923      	ldr	r3, [r4, #16]
 8008e80:	1157      	asrs	r7, r2, #5
 8008e82:	b085      	sub	sp, #20
 8008e84:	18fb      	adds	r3, r7, r3
 8008e86:	9301      	str	r3, [sp, #4]
 8008e88:	3301      	adds	r3, #1
 8008e8a:	9300      	str	r3, [sp, #0]
 8008e8c:	6849      	ldr	r1, [r1, #4]
 8008e8e:	68a3      	ldr	r3, [r4, #8]
 8008e90:	9002      	str	r0, [sp, #8]
 8008e92:	9a00      	ldr	r2, [sp, #0]
 8008e94:	4293      	cmp	r3, r2
 8008e96:	db10      	blt.n	8008eba <__lshift+0x42>
 8008e98:	9802      	ldr	r0, [sp, #8]
 8008e9a:	f7ff fdd3 	bl	8008a44 <_Balloc>
 8008e9e:	2300      	movs	r3, #0
 8008ea0:	0001      	movs	r1, r0
 8008ea2:	0005      	movs	r5, r0
 8008ea4:	001a      	movs	r2, r3
 8008ea6:	3114      	adds	r1, #20
 8008ea8:	4298      	cmp	r0, r3
 8008eaa:	d10c      	bne.n	8008ec6 <__lshift+0x4e>
 8008eac:	21ef      	movs	r1, #239	@ 0xef
 8008eae:	002a      	movs	r2, r5
 8008eb0:	4b25      	ldr	r3, [pc, #148]	@ (8008f48 <__lshift+0xd0>)
 8008eb2:	4826      	ldr	r0, [pc, #152]	@ (8008f4c <__lshift+0xd4>)
 8008eb4:	0049      	lsls	r1, r1, #1
 8008eb6:	f000 fb95 	bl	80095e4 <__assert_func>
 8008eba:	3101      	adds	r1, #1
 8008ebc:	005b      	lsls	r3, r3, #1
 8008ebe:	e7e8      	b.n	8008e92 <__lshift+0x1a>
 8008ec0:	0098      	lsls	r0, r3, #2
 8008ec2:	500a      	str	r2, [r1, r0]
 8008ec4:	3301      	adds	r3, #1
 8008ec6:	42bb      	cmp	r3, r7
 8008ec8:	dbfa      	blt.n	8008ec0 <__lshift+0x48>
 8008eca:	43fb      	mvns	r3, r7
 8008ecc:	17db      	asrs	r3, r3, #31
 8008ece:	401f      	ands	r7, r3
 8008ed0:	00bf      	lsls	r7, r7, #2
 8008ed2:	0023      	movs	r3, r4
 8008ed4:	201f      	movs	r0, #31
 8008ed6:	19c9      	adds	r1, r1, r7
 8008ed8:	0037      	movs	r7, r6
 8008eda:	6922      	ldr	r2, [r4, #16]
 8008edc:	3314      	adds	r3, #20
 8008ede:	0092      	lsls	r2, r2, #2
 8008ee0:	189a      	adds	r2, r3, r2
 8008ee2:	4007      	ands	r7, r0
 8008ee4:	4206      	tst	r6, r0
 8008ee6:	d029      	beq.n	8008f3c <__lshift+0xc4>
 8008ee8:	3001      	adds	r0, #1
 8008eea:	1bc0      	subs	r0, r0, r7
 8008eec:	9003      	str	r0, [sp, #12]
 8008eee:	468c      	mov	ip, r1
 8008ef0:	2000      	movs	r0, #0
 8008ef2:	681e      	ldr	r6, [r3, #0]
 8008ef4:	40be      	lsls	r6, r7
 8008ef6:	4306      	orrs	r6, r0
 8008ef8:	4660      	mov	r0, ip
 8008efa:	c040      	stmia	r0!, {r6}
 8008efc:	4684      	mov	ip, r0
 8008efe:	9e03      	ldr	r6, [sp, #12]
 8008f00:	cb01      	ldmia	r3!, {r0}
 8008f02:	40f0      	lsrs	r0, r6
 8008f04:	429a      	cmp	r2, r3
 8008f06:	d8f4      	bhi.n	8008ef2 <__lshift+0x7a>
 8008f08:	0026      	movs	r6, r4
 8008f0a:	3615      	adds	r6, #21
 8008f0c:	2304      	movs	r3, #4
 8008f0e:	42b2      	cmp	r2, r6
 8008f10:	d304      	bcc.n	8008f1c <__lshift+0xa4>
 8008f12:	1b13      	subs	r3, r2, r4
 8008f14:	3b15      	subs	r3, #21
 8008f16:	089b      	lsrs	r3, r3, #2
 8008f18:	3301      	adds	r3, #1
 8008f1a:	009b      	lsls	r3, r3, #2
 8008f1c:	50c8      	str	r0, [r1, r3]
 8008f1e:	2800      	cmp	r0, #0
 8008f20:	d002      	beq.n	8008f28 <__lshift+0xb0>
 8008f22:	9b01      	ldr	r3, [sp, #4]
 8008f24:	3302      	adds	r3, #2
 8008f26:	9300      	str	r3, [sp, #0]
 8008f28:	9b00      	ldr	r3, [sp, #0]
 8008f2a:	9802      	ldr	r0, [sp, #8]
 8008f2c:	3b01      	subs	r3, #1
 8008f2e:	0021      	movs	r1, r4
 8008f30:	612b      	str	r3, [r5, #16]
 8008f32:	f7ff fdcb 	bl	8008acc <_Bfree>
 8008f36:	0028      	movs	r0, r5
 8008f38:	b005      	add	sp, #20
 8008f3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008f3c:	cb01      	ldmia	r3!, {r0}
 8008f3e:	c101      	stmia	r1!, {r0}
 8008f40:	429a      	cmp	r2, r3
 8008f42:	d8fb      	bhi.n	8008f3c <__lshift+0xc4>
 8008f44:	e7f0      	b.n	8008f28 <__lshift+0xb0>
 8008f46:	46c0      	nop			@ (mov r8, r8)
 8008f48:	0800bdfe 	.word	0x0800bdfe
 8008f4c:	0800be0f 	.word	0x0800be0f

08008f50 <__mcmp>:
 8008f50:	b530      	push	{r4, r5, lr}
 8008f52:	690b      	ldr	r3, [r1, #16]
 8008f54:	6904      	ldr	r4, [r0, #16]
 8008f56:	0002      	movs	r2, r0
 8008f58:	1ae0      	subs	r0, r4, r3
 8008f5a:	429c      	cmp	r4, r3
 8008f5c:	d10f      	bne.n	8008f7e <__mcmp+0x2e>
 8008f5e:	3214      	adds	r2, #20
 8008f60:	009b      	lsls	r3, r3, #2
 8008f62:	3114      	adds	r1, #20
 8008f64:	0014      	movs	r4, r2
 8008f66:	18c9      	adds	r1, r1, r3
 8008f68:	18d2      	adds	r2, r2, r3
 8008f6a:	3a04      	subs	r2, #4
 8008f6c:	3904      	subs	r1, #4
 8008f6e:	6815      	ldr	r5, [r2, #0]
 8008f70:	680b      	ldr	r3, [r1, #0]
 8008f72:	429d      	cmp	r5, r3
 8008f74:	d004      	beq.n	8008f80 <__mcmp+0x30>
 8008f76:	2001      	movs	r0, #1
 8008f78:	429d      	cmp	r5, r3
 8008f7a:	d200      	bcs.n	8008f7e <__mcmp+0x2e>
 8008f7c:	3802      	subs	r0, #2
 8008f7e:	bd30      	pop	{r4, r5, pc}
 8008f80:	4294      	cmp	r4, r2
 8008f82:	d3f2      	bcc.n	8008f6a <__mcmp+0x1a>
 8008f84:	e7fb      	b.n	8008f7e <__mcmp+0x2e>
	...

08008f88 <__mdiff>:
 8008f88:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008f8a:	000c      	movs	r4, r1
 8008f8c:	b087      	sub	sp, #28
 8008f8e:	9000      	str	r0, [sp, #0]
 8008f90:	0011      	movs	r1, r2
 8008f92:	0020      	movs	r0, r4
 8008f94:	0017      	movs	r7, r2
 8008f96:	f7ff ffdb 	bl	8008f50 <__mcmp>
 8008f9a:	1e05      	subs	r5, r0, #0
 8008f9c:	d110      	bne.n	8008fc0 <__mdiff+0x38>
 8008f9e:	0001      	movs	r1, r0
 8008fa0:	9800      	ldr	r0, [sp, #0]
 8008fa2:	f7ff fd4f 	bl	8008a44 <_Balloc>
 8008fa6:	1e02      	subs	r2, r0, #0
 8008fa8:	d104      	bne.n	8008fb4 <__mdiff+0x2c>
 8008faa:	4b40      	ldr	r3, [pc, #256]	@ (80090ac <__mdiff+0x124>)
 8008fac:	4840      	ldr	r0, [pc, #256]	@ (80090b0 <__mdiff+0x128>)
 8008fae:	4941      	ldr	r1, [pc, #260]	@ (80090b4 <__mdiff+0x12c>)
 8008fb0:	f000 fb18 	bl	80095e4 <__assert_func>
 8008fb4:	2301      	movs	r3, #1
 8008fb6:	6145      	str	r5, [r0, #20]
 8008fb8:	6103      	str	r3, [r0, #16]
 8008fba:	0010      	movs	r0, r2
 8008fbc:	b007      	add	sp, #28
 8008fbe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008fc0:	2600      	movs	r6, #0
 8008fc2:	42b0      	cmp	r0, r6
 8008fc4:	da03      	bge.n	8008fce <__mdiff+0x46>
 8008fc6:	0023      	movs	r3, r4
 8008fc8:	003c      	movs	r4, r7
 8008fca:	001f      	movs	r7, r3
 8008fcc:	3601      	adds	r6, #1
 8008fce:	6861      	ldr	r1, [r4, #4]
 8008fd0:	9800      	ldr	r0, [sp, #0]
 8008fd2:	f7ff fd37 	bl	8008a44 <_Balloc>
 8008fd6:	1e02      	subs	r2, r0, #0
 8008fd8:	d103      	bne.n	8008fe2 <__mdiff+0x5a>
 8008fda:	4b34      	ldr	r3, [pc, #208]	@ (80090ac <__mdiff+0x124>)
 8008fdc:	4834      	ldr	r0, [pc, #208]	@ (80090b0 <__mdiff+0x128>)
 8008fde:	4936      	ldr	r1, [pc, #216]	@ (80090b8 <__mdiff+0x130>)
 8008fe0:	e7e6      	b.n	8008fb0 <__mdiff+0x28>
 8008fe2:	6923      	ldr	r3, [r4, #16]
 8008fe4:	3414      	adds	r4, #20
 8008fe6:	9300      	str	r3, [sp, #0]
 8008fe8:	009b      	lsls	r3, r3, #2
 8008fea:	18e3      	adds	r3, r4, r3
 8008fec:	0021      	movs	r1, r4
 8008fee:	9401      	str	r4, [sp, #4]
 8008ff0:	003c      	movs	r4, r7
 8008ff2:	9302      	str	r3, [sp, #8]
 8008ff4:	693b      	ldr	r3, [r7, #16]
 8008ff6:	3414      	adds	r4, #20
 8008ff8:	009b      	lsls	r3, r3, #2
 8008ffa:	18e3      	adds	r3, r4, r3
 8008ffc:	9303      	str	r3, [sp, #12]
 8008ffe:	0003      	movs	r3, r0
 8009000:	60c6      	str	r6, [r0, #12]
 8009002:	468c      	mov	ip, r1
 8009004:	2000      	movs	r0, #0
 8009006:	3314      	adds	r3, #20
 8009008:	9304      	str	r3, [sp, #16]
 800900a:	9305      	str	r3, [sp, #20]
 800900c:	4663      	mov	r3, ip
 800900e:	cb20      	ldmia	r3!, {r5}
 8009010:	b2a9      	uxth	r1, r5
 8009012:	000e      	movs	r6, r1
 8009014:	469c      	mov	ip, r3
 8009016:	cc08      	ldmia	r4!, {r3}
 8009018:	0c2d      	lsrs	r5, r5, #16
 800901a:	b299      	uxth	r1, r3
 800901c:	1a71      	subs	r1, r6, r1
 800901e:	1809      	adds	r1, r1, r0
 8009020:	0c1b      	lsrs	r3, r3, #16
 8009022:	1408      	asrs	r0, r1, #16
 8009024:	1aeb      	subs	r3, r5, r3
 8009026:	181b      	adds	r3, r3, r0
 8009028:	1418      	asrs	r0, r3, #16
 800902a:	b289      	uxth	r1, r1
 800902c:	041b      	lsls	r3, r3, #16
 800902e:	4319      	orrs	r1, r3
 8009030:	9b05      	ldr	r3, [sp, #20]
 8009032:	c302      	stmia	r3!, {r1}
 8009034:	9305      	str	r3, [sp, #20]
 8009036:	9b03      	ldr	r3, [sp, #12]
 8009038:	42a3      	cmp	r3, r4
 800903a:	d8e7      	bhi.n	800900c <__mdiff+0x84>
 800903c:	0039      	movs	r1, r7
 800903e:	9c03      	ldr	r4, [sp, #12]
 8009040:	3115      	adds	r1, #21
 8009042:	2304      	movs	r3, #4
 8009044:	428c      	cmp	r4, r1
 8009046:	d304      	bcc.n	8009052 <__mdiff+0xca>
 8009048:	1be3      	subs	r3, r4, r7
 800904a:	3b15      	subs	r3, #21
 800904c:	089b      	lsrs	r3, r3, #2
 800904e:	3301      	adds	r3, #1
 8009050:	009b      	lsls	r3, r3, #2
 8009052:	9901      	ldr	r1, [sp, #4]
 8009054:	18cd      	adds	r5, r1, r3
 8009056:	9904      	ldr	r1, [sp, #16]
 8009058:	002e      	movs	r6, r5
 800905a:	18cb      	adds	r3, r1, r3
 800905c:	001f      	movs	r7, r3
 800905e:	9902      	ldr	r1, [sp, #8]
 8009060:	428e      	cmp	r6, r1
 8009062:	d311      	bcc.n	8009088 <__mdiff+0x100>
 8009064:	9c02      	ldr	r4, [sp, #8]
 8009066:	1ee9      	subs	r1, r5, #3
 8009068:	2000      	movs	r0, #0
 800906a:	428c      	cmp	r4, r1
 800906c:	d304      	bcc.n	8009078 <__mdiff+0xf0>
 800906e:	0021      	movs	r1, r4
 8009070:	3103      	adds	r1, #3
 8009072:	1b49      	subs	r1, r1, r5
 8009074:	0889      	lsrs	r1, r1, #2
 8009076:	0088      	lsls	r0, r1, #2
 8009078:	181b      	adds	r3, r3, r0
 800907a:	3b04      	subs	r3, #4
 800907c:	6819      	ldr	r1, [r3, #0]
 800907e:	2900      	cmp	r1, #0
 8009080:	d010      	beq.n	80090a4 <__mdiff+0x11c>
 8009082:	9b00      	ldr	r3, [sp, #0]
 8009084:	6113      	str	r3, [r2, #16]
 8009086:	e798      	b.n	8008fba <__mdiff+0x32>
 8009088:	4684      	mov	ip, r0
 800908a:	ce02      	ldmia	r6!, {r1}
 800908c:	b288      	uxth	r0, r1
 800908e:	4460      	add	r0, ip
 8009090:	1400      	asrs	r0, r0, #16
 8009092:	0c0c      	lsrs	r4, r1, #16
 8009094:	1904      	adds	r4, r0, r4
 8009096:	4461      	add	r1, ip
 8009098:	1420      	asrs	r0, r4, #16
 800909a:	b289      	uxth	r1, r1
 800909c:	0424      	lsls	r4, r4, #16
 800909e:	4321      	orrs	r1, r4
 80090a0:	c702      	stmia	r7!, {r1}
 80090a2:	e7dc      	b.n	800905e <__mdiff+0xd6>
 80090a4:	9900      	ldr	r1, [sp, #0]
 80090a6:	3901      	subs	r1, #1
 80090a8:	9100      	str	r1, [sp, #0]
 80090aa:	e7e6      	b.n	800907a <__mdiff+0xf2>
 80090ac:	0800bdfe 	.word	0x0800bdfe
 80090b0:	0800be0f 	.word	0x0800be0f
 80090b4:	00000237 	.word	0x00000237
 80090b8:	00000245 	.word	0x00000245

080090bc <__d2b>:
 80090bc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80090be:	2101      	movs	r1, #1
 80090c0:	0016      	movs	r6, r2
 80090c2:	001f      	movs	r7, r3
 80090c4:	f7ff fcbe 	bl	8008a44 <_Balloc>
 80090c8:	1e04      	subs	r4, r0, #0
 80090ca:	d105      	bne.n	80090d8 <__d2b+0x1c>
 80090cc:	0022      	movs	r2, r4
 80090ce:	4b25      	ldr	r3, [pc, #148]	@ (8009164 <__d2b+0xa8>)
 80090d0:	4825      	ldr	r0, [pc, #148]	@ (8009168 <__d2b+0xac>)
 80090d2:	4926      	ldr	r1, [pc, #152]	@ (800916c <__d2b+0xb0>)
 80090d4:	f000 fa86 	bl	80095e4 <__assert_func>
 80090d8:	033b      	lsls	r3, r7, #12
 80090da:	007d      	lsls	r5, r7, #1
 80090dc:	0b1b      	lsrs	r3, r3, #12
 80090de:	0d6d      	lsrs	r5, r5, #21
 80090e0:	d002      	beq.n	80090e8 <__d2b+0x2c>
 80090e2:	2280      	movs	r2, #128	@ 0x80
 80090e4:	0352      	lsls	r2, r2, #13
 80090e6:	4313      	orrs	r3, r2
 80090e8:	9301      	str	r3, [sp, #4]
 80090ea:	2e00      	cmp	r6, #0
 80090ec:	d025      	beq.n	800913a <__d2b+0x7e>
 80090ee:	4668      	mov	r0, sp
 80090f0:	9600      	str	r6, [sp, #0]
 80090f2:	f7ff fd74 	bl	8008bde <__lo0bits>
 80090f6:	9b01      	ldr	r3, [sp, #4]
 80090f8:	9900      	ldr	r1, [sp, #0]
 80090fa:	2800      	cmp	r0, #0
 80090fc:	d01b      	beq.n	8009136 <__d2b+0x7a>
 80090fe:	2220      	movs	r2, #32
 8009100:	001e      	movs	r6, r3
 8009102:	1a12      	subs	r2, r2, r0
 8009104:	4096      	lsls	r6, r2
 8009106:	0032      	movs	r2, r6
 8009108:	40c3      	lsrs	r3, r0
 800910a:	430a      	orrs	r2, r1
 800910c:	6162      	str	r2, [r4, #20]
 800910e:	9301      	str	r3, [sp, #4]
 8009110:	9e01      	ldr	r6, [sp, #4]
 8009112:	61a6      	str	r6, [r4, #24]
 8009114:	1e73      	subs	r3, r6, #1
 8009116:	419e      	sbcs	r6, r3
 8009118:	3601      	adds	r6, #1
 800911a:	6126      	str	r6, [r4, #16]
 800911c:	2d00      	cmp	r5, #0
 800911e:	d014      	beq.n	800914a <__d2b+0x8e>
 8009120:	2635      	movs	r6, #53	@ 0x35
 8009122:	4b13      	ldr	r3, [pc, #76]	@ (8009170 <__d2b+0xb4>)
 8009124:	18ed      	adds	r5, r5, r3
 8009126:	9b08      	ldr	r3, [sp, #32]
 8009128:	182d      	adds	r5, r5, r0
 800912a:	601d      	str	r5, [r3, #0]
 800912c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800912e:	1a36      	subs	r6, r6, r0
 8009130:	601e      	str	r6, [r3, #0]
 8009132:	0020      	movs	r0, r4
 8009134:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009136:	6161      	str	r1, [r4, #20]
 8009138:	e7ea      	b.n	8009110 <__d2b+0x54>
 800913a:	a801      	add	r0, sp, #4
 800913c:	f7ff fd4f 	bl	8008bde <__lo0bits>
 8009140:	9b01      	ldr	r3, [sp, #4]
 8009142:	2601      	movs	r6, #1
 8009144:	6163      	str	r3, [r4, #20]
 8009146:	3020      	adds	r0, #32
 8009148:	e7e7      	b.n	800911a <__d2b+0x5e>
 800914a:	4b0a      	ldr	r3, [pc, #40]	@ (8009174 <__d2b+0xb8>)
 800914c:	18c0      	adds	r0, r0, r3
 800914e:	9b08      	ldr	r3, [sp, #32]
 8009150:	6018      	str	r0, [r3, #0]
 8009152:	4b09      	ldr	r3, [pc, #36]	@ (8009178 <__d2b+0xbc>)
 8009154:	18f3      	adds	r3, r6, r3
 8009156:	009b      	lsls	r3, r3, #2
 8009158:	18e3      	adds	r3, r4, r3
 800915a:	6958      	ldr	r0, [r3, #20]
 800915c:	f7ff fd1e 	bl	8008b9c <__hi0bits>
 8009160:	0176      	lsls	r6, r6, #5
 8009162:	e7e3      	b.n	800912c <__d2b+0x70>
 8009164:	0800bdfe 	.word	0x0800bdfe
 8009168:	0800be0f 	.word	0x0800be0f
 800916c:	0000030f 	.word	0x0000030f
 8009170:	fffffbcd 	.word	0xfffffbcd
 8009174:	fffffbce 	.word	0xfffffbce
 8009178:	3fffffff 	.word	0x3fffffff

0800917c <__ssputs_r>:
 800917c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800917e:	688e      	ldr	r6, [r1, #8]
 8009180:	b085      	sub	sp, #20
 8009182:	001f      	movs	r7, r3
 8009184:	000c      	movs	r4, r1
 8009186:	680b      	ldr	r3, [r1, #0]
 8009188:	9002      	str	r0, [sp, #8]
 800918a:	9203      	str	r2, [sp, #12]
 800918c:	42be      	cmp	r6, r7
 800918e:	d830      	bhi.n	80091f2 <__ssputs_r+0x76>
 8009190:	210c      	movs	r1, #12
 8009192:	5e62      	ldrsh	r2, [r4, r1]
 8009194:	2190      	movs	r1, #144	@ 0x90
 8009196:	00c9      	lsls	r1, r1, #3
 8009198:	420a      	tst	r2, r1
 800919a:	d028      	beq.n	80091ee <__ssputs_r+0x72>
 800919c:	2003      	movs	r0, #3
 800919e:	6921      	ldr	r1, [r4, #16]
 80091a0:	1a5b      	subs	r3, r3, r1
 80091a2:	9301      	str	r3, [sp, #4]
 80091a4:	6963      	ldr	r3, [r4, #20]
 80091a6:	4343      	muls	r3, r0
 80091a8:	9801      	ldr	r0, [sp, #4]
 80091aa:	0fdd      	lsrs	r5, r3, #31
 80091ac:	18ed      	adds	r5, r5, r3
 80091ae:	1c7b      	adds	r3, r7, #1
 80091b0:	181b      	adds	r3, r3, r0
 80091b2:	106d      	asrs	r5, r5, #1
 80091b4:	42ab      	cmp	r3, r5
 80091b6:	d900      	bls.n	80091ba <__ssputs_r+0x3e>
 80091b8:	001d      	movs	r5, r3
 80091ba:	0552      	lsls	r2, r2, #21
 80091bc:	d528      	bpl.n	8009210 <__ssputs_r+0x94>
 80091be:	0029      	movs	r1, r5
 80091c0:	9802      	ldr	r0, [sp, #8]
 80091c2:	f7ff fbaf 	bl	8008924 <_malloc_r>
 80091c6:	1e06      	subs	r6, r0, #0
 80091c8:	d02c      	beq.n	8009224 <__ssputs_r+0xa8>
 80091ca:	9a01      	ldr	r2, [sp, #4]
 80091cc:	6921      	ldr	r1, [r4, #16]
 80091ce:	f7fe fcb5 	bl	8007b3c <memcpy>
 80091d2:	89a2      	ldrh	r2, [r4, #12]
 80091d4:	4b18      	ldr	r3, [pc, #96]	@ (8009238 <__ssputs_r+0xbc>)
 80091d6:	401a      	ands	r2, r3
 80091d8:	2380      	movs	r3, #128	@ 0x80
 80091da:	4313      	orrs	r3, r2
 80091dc:	81a3      	strh	r3, [r4, #12]
 80091de:	9b01      	ldr	r3, [sp, #4]
 80091e0:	6126      	str	r6, [r4, #16]
 80091e2:	18f6      	adds	r6, r6, r3
 80091e4:	6026      	str	r6, [r4, #0]
 80091e6:	003e      	movs	r6, r7
 80091e8:	6165      	str	r5, [r4, #20]
 80091ea:	1aed      	subs	r5, r5, r3
 80091ec:	60a5      	str	r5, [r4, #8]
 80091ee:	42be      	cmp	r6, r7
 80091f0:	d900      	bls.n	80091f4 <__ssputs_r+0x78>
 80091f2:	003e      	movs	r6, r7
 80091f4:	0032      	movs	r2, r6
 80091f6:	9903      	ldr	r1, [sp, #12]
 80091f8:	6820      	ldr	r0, [r4, #0]
 80091fa:	f000 f9ce 	bl	800959a <memmove>
 80091fe:	2000      	movs	r0, #0
 8009200:	68a3      	ldr	r3, [r4, #8]
 8009202:	1b9b      	subs	r3, r3, r6
 8009204:	60a3      	str	r3, [r4, #8]
 8009206:	6823      	ldr	r3, [r4, #0]
 8009208:	199b      	adds	r3, r3, r6
 800920a:	6023      	str	r3, [r4, #0]
 800920c:	b005      	add	sp, #20
 800920e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009210:	002a      	movs	r2, r5
 8009212:	9802      	ldr	r0, [sp, #8]
 8009214:	f000 fa43 	bl	800969e <_realloc_r>
 8009218:	1e06      	subs	r6, r0, #0
 800921a:	d1e0      	bne.n	80091de <__ssputs_r+0x62>
 800921c:	6921      	ldr	r1, [r4, #16]
 800921e:	9802      	ldr	r0, [sp, #8]
 8009220:	f7ff fb0a 	bl	8008838 <_free_r>
 8009224:	230c      	movs	r3, #12
 8009226:	2001      	movs	r0, #1
 8009228:	9a02      	ldr	r2, [sp, #8]
 800922a:	4240      	negs	r0, r0
 800922c:	6013      	str	r3, [r2, #0]
 800922e:	89a2      	ldrh	r2, [r4, #12]
 8009230:	3334      	adds	r3, #52	@ 0x34
 8009232:	4313      	orrs	r3, r2
 8009234:	81a3      	strh	r3, [r4, #12]
 8009236:	e7e9      	b.n	800920c <__ssputs_r+0x90>
 8009238:	fffffb7f 	.word	0xfffffb7f

0800923c <_svfiprintf_r>:
 800923c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800923e:	b0a1      	sub	sp, #132	@ 0x84
 8009240:	9003      	str	r0, [sp, #12]
 8009242:	001d      	movs	r5, r3
 8009244:	898b      	ldrh	r3, [r1, #12]
 8009246:	000f      	movs	r7, r1
 8009248:	0016      	movs	r6, r2
 800924a:	061b      	lsls	r3, r3, #24
 800924c:	d511      	bpl.n	8009272 <_svfiprintf_r+0x36>
 800924e:	690b      	ldr	r3, [r1, #16]
 8009250:	2b00      	cmp	r3, #0
 8009252:	d10e      	bne.n	8009272 <_svfiprintf_r+0x36>
 8009254:	2140      	movs	r1, #64	@ 0x40
 8009256:	f7ff fb65 	bl	8008924 <_malloc_r>
 800925a:	6038      	str	r0, [r7, #0]
 800925c:	6138      	str	r0, [r7, #16]
 800925e:	2800      	cmp	r0, #0
 8009260:	d105      	bne.n	800926e <_svfiprintf_r+0x32>
 8009262:	230c      	movs	r3, #12
 8009264:	9a03      	ldr	r2, [sp, #12]
 8009266:	6013      	str	r3, [r2, #0]
 8009268:	2001      	movs	r0, #1
 800926a:	4240      	negs	r0, r0
 800926c:	e0cf      	b.n	800940e <_svfiprintf_r+0x1d2>
 800926e:	2340      	movs	r3, #64	@ 0x40
 8009270:	617b      	str	r3, [r7, #20]
 8009272:	2300      	movs	r3, #0
 8009274:	ac08      	add	r4, sp, #32
 8009276:	6163      	str	r3, [r4, #20]
 8009278:	3320      	adds	r3, #32
 800927a:	7663      	strb	r3, [r4, #25]
 800927c:	3310      	adds	r3, #16
 800927e:	76a3      	strb	r3, [r4, #26]
 8009280:	9507      	str	r5, [sp, #28]
 8009282:	0035      	movs	r5, r6
 8009284:	782b      	ldrb	r3, [r5, #0]
 8009286:	2b00      	cmp	r3, #0
 8009288:	d001      	beq.n	800928e <_svfiprintf_r+0x52>
 800928a:	2b25      	cmp	r3, #37	@ 0x25
 800928c:	d148      	bne.n	8009320 <_svfiprintf_r+0xe4>
 800928e:	1bab      	subs	r3, r5, r6
 8009290:	9305      	str	r3, [sp, #20]
 8009292:	42b5      	cmp	r5, r6
 8009294:	d00b      	beq.n	80092ae <_svfiprintf_r+0x72>
 8009296:	0032      	movs	r2, r6
 8009298:	0039      	movs	r1, r7
 800929a:	9803      	ldr	r0, [sp, #12]
 800929c:	f7ff ff6e 	bl	800917c <__ssputs_r>
 80092a0:	3001      	adds	r0, #1
 80092a2:	d100      	bne.n	80092a6 <_svfiprintf_r+0x6a>
 80092a4:	e0ae      	b.n	8009404 <_svfiprintf_r+0x1c8>
 80092a6:	6963      	ldr	r3, [r4, #20]
 80092a8:	9a05      	ldr	r2, [sp, #20]
 80092aa:	189b      	adds	r3, r3, r2
 80092ac:	6163      	str	r3, [r4, #20]
 80092ae:	782b      	ldrb	r3, [r5, #0]
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	d100      	bne.n	80092b6 <_svfiprintf_r+0x7a>
 80092b4:	e0a6      	b.n	8009404 <_svfiprintf_r+0x1c8>
 80092b6:	2201      	movs	r2, #1
 80092b8:	2300      	movs	r3, #0
 80092ba:	4252      	negs	r2, r2
 80092bc:	6062      	str	r2, [r4, #4]
 80092be:	a904      	add	r1, sp, #16
 80092c0:	3254      	adds	r2, #84	@ 0x54
 80092c2:	1852      	adds	r2, r2, r1
 80092c4:	1c6e      	adds	r6, r5, #1
 80092c6:	6023      	str	r3, [r4, #0]
 80092c8:	60e3      	str	r3, [r4, #12]
 80092ca:	60a3      	str	r3, [r4, #8]
 80092cc:	7013      	strb	r3, [r2, #0]
 80092ce:	65a3      	str	r3, [r4, #88]	@ 0x58
 80092d0:	4b54      	ldr	r3, [pc, #336]	@ (8009424 <_svfiprintf_r+0x1e8>)
 80092d2:	2205      	movs	r2, #5
 80092d4:	0018      	movs	r0, r3
 80092d6:	7831      	ldrb	r1, [r6, #0]
 80092d8:	9305      	str	r3, [sp, #20]
 80092da:	f7fe fc24 	bl	8007b26 <memchr>
 80092de:	1c75      	adds	r5, r6, #1
 80092e0:	2800      	cmp	r0, #0
 80092e2:	d11f      	bne.n	8009324 <_svfiprintf_r+0xe8>
 80092e4:	6822      	ldr	r2, [r4, #0]
 80092e6:	06d3      	lsls	r3, r2, #27
 80092e8:	d504      	bpl.n	80092f4 <_svfiprintf_r+0xb8>
 80092ea:	2353      	movs	r3, #83	@ 0x53
 80092ec:	a904      	add	r1, sp, #16
 80092ee:	185b      	adds	r3, r3, r1
 80092f0:	2120      	movs	r1, #32
 80092f2:	7019      	strb	r1, [r3, #0]
 80092f4:	0713      	lsls	r3, r2, #28
 80092f6:	d504      	bpl.n	8009302 <_svfiprintf_r+0xc6>
 80092f8:	2353      	movs	r3, #83	@ 0x53
 80092fa:	a904      	add	r1, sp, #16
 80092fc:	185b      	adds	r3, r3, r1
 80092fe:	212b      	movs	r1, #43	@ 0x2b
 8009300:	7019      	strb	r1, [r3, #0]
 8009302:	7833      	ldrb	r3, [r6, #0]
 8009304:	2b2a      	cmp	r3, #42	@ 0x2a
 8009306:	d016      	beq.n	8009336 <_svfiprintf_r+0xfa>
 8009308:	0035      	movs	r5, r6
 800930a:	2100      	movs	r1, #0
 800930c:	200a      	movs	r0, #10
 800930e:	68e3      	ldr	r3, [r4, #12]
 8009310:	782a      	ldrb	r2, [r5, #0]
 8009312:	1c6e      	adds	r6, r5, #1
 8009314:	3a30      	subs	r2, #48	@ 0x30
 8009316:	2a09      	cmp	r2, #9
 8009318:	d950      	bls.n	80093bc <_svfiprintf_r+0x180>
 800931a:	2900      	cmp	r1, #0
 800931c:	d111      	bne.n	8009342 <_svfiprintf_r+0x106>
 800931e:	e017      	b.n	8009350 <_svfiprintf_r+0x114>
 8009320:	3501      	adds	r5, #1
 8009322:	e7af      	b.n	8009284 <_svfiprintf_r+0x48>
 8009324:	9b05      	ldr	r3, [sp, #20]
 8009326:	6822      	ldr	r2, [r4, #0]
 8009328:	1ac0      	subs	r0, r0, r3
 800932a:	2301      	movs	r3, #1
 800932c:	4083      	lsls	r3, r0
 800932e:	4313      	orrs	r3, r2
 8009330:	002e      	movs	r6, r5
 8009332:	6023      	str	r3, [r4, #0]
 8009334:	e7cc      	b.n	80092d0 <_svfiprintf_r+0x94>
 8009336:	9b07      	ldr	r3, [sp, #28]
 8009338:	1d19      	adds	r1, r3, #4
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	9107      	str	r1, [sp, #28]
 800933e:	2b00      	cmp	r3, #0
 8009340:	db01      	blt.n	8009346 <_svfiprintf_r+0x10a>
 8009342:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009344:	e004      	b.n	8009350 <_svfiprintf_r+0x114>
 8009346:	425b      	negs	r3, r3
 8009348:	60e3      	str	r3, [r4, #12]
 800934a:	2302      	movs	r3, #2
 800934c:	4313      	orrs	r3, r2
 800934e:	6023      	str	r3, [r4, #0]
 8009350:	782b      	ldrb	r3, [r5, #0]
 8009352:	2b2e      	cmp	r3, #46	@ 0x2e
 8009354:	d10c      	bne.n	8009370 <_svfiprintf_r+0x134>
 8009356:	786b      	ldrb	r3, [r5, #1]
 8009358:	2b2a      	cmp	r3, #42	@ 0x2a
 800935a:	d134      	bne.n	80093c6 <_svfiprintf_r+0x18a>
 800935c:	9b07      	ldr	r3, [sp, #28]
 800935e:	3502      	adds	r5, #2
 8009360:	1d1a      	adds	r2, r3, #4
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	9207      	str	r2, [sp, #28]
 8009366:	2b00      	cmp	r3, #0
 8009368:	da01      	bge.n	800936e <_svfiprintf_r+0x132>
 800936a:	2301      	movs	r3, #1
 800936c:	425b      	negs	r3, r3
 800936e:	9309      	str	r3, [sp, #36]	@ 0x24
 8009370:	4e2d      	ldr	r6, [pc, #180]	@ (8009428 <_svfiprintf_r+0x1ec>)
 8009372:	2203      	movs	r2, #3
 8009374:	0030      	movs	r0, r6
 8009376:	7829      	ldrb	r1, [r5, #0]
 8009378:	f7fe fbd5 	bl	8007b26 <memchr>
 800937c:	2800      	cmp	r0, #0
 800937e:	d006      	beq.n	800938e <_svfiprintf_r+0x152>
 8009380:	2340      	movs	r3, #64	@ 0x40
 8009382:	1b80      	subs	r0, r0, r6
 8009384:	4083      	lsls	r3, r0
 8009386:	6822      	ldr	r2, [r4, #0]
 8009388:	3501      	adds	r5, #1
 800938a:	4313      	orrs	r3, r2
 800938c:	6023      	str	r3, [r4, #0]
 800938e:	7829      	ldrb	r1, [r5, #0]
 8009390:	2206      	movs	r2, #6
 8009392:	4826      	ldr	r0, [pc, #152]	@ (800942c <_svfiprintf_r+0x1f0>)
 8009394:	1c6e      	adds	r6, r5, #1
 8009396:	7621      	strb	r1, [r4, #24]
 8009398:	f7fe fbc5 	bl	8007b26 <memchr>
 800939c:	2800      	cmp	r0, #0
 800939e:	d038      	beq.n	8009412 <_svfiprintf_r+0x1d6>
 80093a0:	4b23      	ldr	r3, [pc, #140]	@ (8009430 <_svfiprintf_r+0x1f4>)
 80093a2:	2b00      	cmp	r3, #0
 80093a4:	d122      	bne.n	80093ec <_svfiprintf_r+0x1b0>
 80093a6:	2207      	movs	r2, #7
 80093a8:	9b07      	ldr	r3, [sp, #28]
 80093aa:	3307      	adds	r3, #7
 80093ac:	4393      	bics	r3, r2
 80093ae:	3308      	adds	r3, #8
 80093b0:	9307      	str	r3, [sp, #28]
 80093b2:	6963      	ldr	r3, [r4, #20]
 80093b4:	9a04      	ldr	r2, [sp, #16]
 80093b6:	189b      	adds	r3, r3, r2
 80093b8:	6163      	str	r3, [r4, #20]
 80093ba:	e762      	b.n	8009282 <_svfiprintf_r+0x46>
 80093bc:	4343      	muls	r3, r0
 80093be:	0035      	movs	r5, r6
 80093c0:	2101      	movs	r1, #1
 80093c2:	189b      	adds	r3, r3, r2
 80093c4:	e7a4      	b.n	8009310 <_svfiprintf_r+0xd4>
 80093c6:	2300      	movs	r3, #0
 80093c8:	200a      	movs	r0, #10
 80093ca:	0019      	movs	r1, r3
 80093cc:	3501      	adds	r5, #1
 80093ce:	6063      	str	r3, [r4, #4]
 80093d0:	782a      	ldrb	r2, [r5, #0]
 80093d2:	1c6e      	adds	r6, r5, #1
 80093d4:	3a30      	subs	r2, #48	@ 0x30
 80093d6:	2a09      	cmp	r2, #9
 80093d8:	d903      	bls.n	80093e2 <_svfiprintf_r+0x1a6>
 80093da:	2b00      	cmp	r3, #0
 80093dc:	d0c8      	beq.n	8009370 <_svfiprintf_r+0x134>
 80093de:	9109      	str	r1, [sp, #36]	@ 0x24
 80093e0:	e7c6      	b.n	8009370 <_svfiprintf_r+0x134>
 80093e2:	4341      	muls	r1, r0
 80093e4:	0035      	movs	r5, r6
 80093e6:	2301      	movs	r3, #1
 80093e8:	1889      	adds	r1, r1, r2
 80093ea:	e7f1      	b.n	80093d0 <_svfiprintf_r+0x194>
 80093ec:	aa07      	add	r2, sp, #28
 80093ee:	9200      	str	r2, [sp, #0]
 80093f0:	0021      	movs	r1, r4
 80093f2:	003a      	movs	r2, r7
 80093f4:	4b0f      	ldr	r3, [pc, #60]	@ (8009434 <_svfiprintf_r+0x1f8>)
 80093f6:	9803      	ldr	r0, [sp, #12]
 80093f8:	f7fd fe22 	bl	8007040 <_printf_float>
 80093fc:	9004      	str	r0, [sp, #16]
 80093fe:	9b04      	ldr	r3, [sp, #16]
 8009400:	3301      	adds	r3, #1
 8009402:	d1d6      	bne.n	80093b2 <_svfiprintf_r+0x176>
 8009404:	89bb      	ldrh	r3, [r7, #12]
 8009406:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8009408:	065b      	lsls	r3, r3, #25
 800940a:	d500      	bpl.n	800940e <_svfiprintf_r+0x1d2>
 800940c:	e72c      	b.n	8009268 <_svfiprintf_r+0x2c>
 800940e:	b021      	add	sp, #132	@ 0x84
 8009410:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009412:	aa07      	add	r2, sp, #28
 8009414:	9200      	str	r2, [sp, #0]
 8009416:	0021      	movs	r1, r4
 8009418:	003a      	movs	r2, r7
 800941a:	4b06      	ldr	r3, [pc, #24]	@ (8009434 <_svfiprintf_r+0x1f8>)
 800941c:	9803      	ldr	r0, [sp, #12]
 800941e:	f7fe f8bd 	bl	800759c <_printf_i>
 8009422:	e7eb      	b.n	80093fc <_svfiprintf_r+0x1c0>
 8009424:	0800be68 	.word	0x0800be68
 8009428:	0800be6e 	.word	0x0800be6e
 800942c:	0800be72 	.word	0x0800be72
 8009430:	08007041 	.word	0x08007041
 8009434:	0800917d 	.word	0x0800917d

08009438 <__sflush_r>:
 8009438:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800943a:	220c      	movs	r2, #12
 800943c:	5e8b      	ldrsh	r3, [r1, r2]
 800943e:	0005      	movs	r5, r0
 8009440:	000c      	movs	r4, r1
 8009442:	071a      	lsls	r2, r3, #28
 8009444:	d456      	bmi.n	80094f4 <__sflush_r+0xbc>
 8009446:	684a      	ldr	r2, [r1, #4]
 8009448:	2a00      	cmp	r2, #0
 800944a:	dc02      	bgt.n	8009452 <__sflush_r+0x1a>
 800944c:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 800944e:	2a00      	cmp	r2, #0
 8009450:	dd4e      	ble.n	80094f0 <__sflush_r+0xb8>
 8009452:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8009454:	2f00      	cmp	r7, #0
 8009456:	d04b      	beq.n	80094f0 <__sflush_r+0xb8>
 8009458:	2200      	movs	r2, #0
 800945a:	2080      	movs	r0, #128	@ 0x80
 800945c:	682e      	ldr	r6, [r5, #0]
 800945e:	602a      	str	r2, [r5, #0]
 8009460:	001a      	movs	r2, r3
 8009462:	0140      	lsls	r0, r0, #5
 8009464:	6a21      	ldr	r1, [r4, #32]
 8009466:	4002      	ands	r2, r0
 8009468:	4203      	tst	r3, r0
 800946a:	d033      	beq.n	80094d4 <__sflush_r+0x9c>
 800946c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800946e:	89a3      	ldrh	r3, [r4, #12]
 8009470:	075b      	lsls	r3, r3, #29
 8009472:	d506      	bpl.n	8009482 <__sflush_r+0x4a>
 8009474:	6863      	ldr	r3, [r4, #4]
 8009476:	1ad2      	subs	r2, r2, r3
 8009478:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800947a:	2b00      	cmp	r3, #0
 800947c:	d001      	beq.n	8009482 <__sflush_r+0x4a>
 800947e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009480:	1ad2      	subs	r2, r2, r3
 8009482:	2300      	movs	r3, #0
 8009484:	0028      	movs	r0, r5
 8009486:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8009488:	6a21      	ldr	r1, [r4, #32]
 800948a:	47b8      	blx	r7
 800948c:	89a2      	ldrh	r2, [r4, #12]
 800948e:	1c43      	adds	r3, r0, #1
 8009490:	d106      	bne.n	80094a0 <__sflush_r+0x68>
 8009492:	6829      	ldr	r1, [r5, #0]
 8009494:	291d      	cmp	r1, #29
 8009496:	d846      	bhi.n	8009526 <__sflush_r+0xee>
 8009498:	4b29      	ldr	r3, [pc, #164]	@ (8009540 <__sflush_r+0x108>)
 800949a:	40cb      	lsrs	r3, r1
 800949c:	07db      	lsls	r3, r3, #31
 800949e:	d542      	bpl.n	8009526 <__sflush_r+0xee>
 80094a0:	2300      	movs	r3, #0
 80094a2:	6063      	str	r3, [r4, #4]
 80094a4:	6923      	ldr	r3, [r4, #16]
 80094a6:	6023      	str	r3, [r4, #0]
 80094a8:	04d2      	lsls	r2, r2, #19
 80094aa:	d505      	bpl.n	80094b8 <__sflush_r+0x80>
 80094ac:	1c43      	adds	r3, r0, #1
 80094ae:	d102      	bne.n	80094b6 <__sflush_r+0x7e>
 80094b0:	682b      	ldr	r3, [r5, #0]
 80094b2:	2b00      	cmp	r3, #0
 80094b4:	d100      	bne.n	80094b8 <__sflush_r+0x80>
 80094b6:	6560      	str	r0, [r4, #84]	@ 0x54
 80094b8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80094ba:	602e      	str	r6, [r5, #0]
 80094bc:	2900      	cmp	r1, #0
 80094be:	d017      	beq.n	80094f0 <__sflush_r+0xb8>
 80094c0:	0023      	movs	r3, r4
 80094c2:	3344      	adds	r3, #68	@ 0x44
 80094c4:	4299      	cmp	r1, r3
 80094c6:	d002      	beq.n	80094ce <__sflush_r+0x96>
 80094c8:	0028      	movs	r0, r5
 80094ca:	f7ff f9b5 	bl	8008838 <_free_r>
 80094ce:	2300      	movs	r3, #0
 80094d0:	6363      	str	r3, [r4, #52]	@ 0x34
 80094d2:	e00d      	b.n	80094f0 <__sflush_r+0xb8>
 80094d4:	2301      	movs	r3, #1
 80094d6:	0028      	movs	r0, r5
 80094d8:	47b8      	blx	r7
 80094da:	0002      	movs	r2, r0
 80094dc:	1c43      	adds	r3, r0, #1
 80094de:	d1c6      	bne.n	800946e <__sflush_r+0x36>
 80094e0:	682b      	ldr	r3, [r5, #0]
 80094e2:	2b00      	cmp	r3, #0
 80094e4:	d0c3      	beq.n	800946e <__sflush_r+0x36>
 80094e6:	2b1d      	cmp	r3, #29
 80094e8:	d001      	beq.n	80094ee <__sflush_r+0xb6>
 80094ea:	2b16      	cmp	r3, #22
 80094ec:	d11a      	bne.n	8009524 <__sflush_r+0xec>
 80094ee:	602e      	str	r6, [r5, #0]
 80094f0:	2000      	movs	r0, #0
 80094f2:	e01e      	b.n	8009532 <__sflush_r+0xfa>
 80094f4:	690e      	ldr	r6, [r1, #16]
 80094f6:	2e00      	cmp	r6, #0
 80094f8:	d0fa      	beq.n	80094f0 <__sflush_r+0xb8>
 80094fa:	680f      	ldr	r7, [r1, #0]
 80094fc:	600e      	str	r6, [r1, #0]
 80094fe:	1bba      	subs	r2, r7, r6
 8009500:	9201      	str	r2, [sp, #4]
 8009502:	2200      	movs	r2, #0
 8009504:	079b      	lsls	r3, r3, #30
 8009506:	d100      	bne.n	800950a <__sflush_r+0xd2>
 8009508:	694a      	ldr	r2, [r1, #20]
 800950a:	60a2      	str	r2, [r4, #8]
 800950c:	9b01      	ldr	r3, [sp, #4]
 800950e:	2b00      	cmp	r3, #0
 8009510:	ddee      	ble.n	80094f0 <__sflush_r+0xb8>
 8009512:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8009514:	0032      	movs	r2, r6
 8009516:	001f      	movs	r7, r3
 8009518:	0028      	movs	r0, r5
 800951a:	9b01      	ldr	r3, [sp, #4]
 800951c:	6a21      	ldr	r1, [r4, #32]
 800951e:	47b8      	blx	r7
 8009520:	2800      	cmp	r0, #0
 8009522:	dc07      	bgt.n	8009534 <__sflush_r+0xfc>
 8009524:	89a2      	ldrh	r2, [r4, #12]
 8009526:	2340      	movs	r3, #64	@ 0x40
 8009528:	2001      	movs	r0, #1
 800952a:	4313      	orrs	r3, r2
 800952c:	b21b      	sxth	r3, r3
 800952e:	81a3      	strh	r3, [r4, #12]
 8009530:	4240      	negs	r0, r0
 8009532:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009534:	9b01      	ldr	r3, [sp, #4]
 8009536:	1836      	adds	r6, r6, r0
 8009538:	1a1b      	subs	r3, r3, r0
 800953a:	9301      	str	r3, [sp, #4]
 800953c:	e7e6      	b.n	800950c <__sflush_r+0xd4>
 800953e:	46c0      	nop			@ (mov r8, r8)
 8009540:	20400001 	.word	0x20400001

08009544 <_fflush_r>:
 8009544:	690b      	ldr	r3, [r1, #16]
 8009546:	b570      	push	{r4, r5, r6, lr}
 8009548:	0005      	movs	r5, r0
 800954a:	000c      	movs	r4, r1
 800954c:	2b00      	cmp	r3, #0
 800954e:	d102      	bne.n	8009556 <_fflush_r+0x12>
 8009550:	2500      	movs	r5, #0
 8009552:	0028      	movs	r0, r5
 8009554:	bd70      	pop	{r4, r5, r6, pc}
 8009556:	2800      	cmp	r0, #0
 8009558:	d004      	beq.n	8009564 <_fflush_r+0x20>
 800955a:	6a03      	ldr	r3, [r0, #32]
 800955c:	2b00      	cmp	r3, #0
 800955e:	d101      	bne.n	8009564 <_fflush_r+0x20>
 8009560:	f7fe f9b8 	bl	80078d4 <__sinit>
 8009564:	220c      	movs	r2, #12
 8009566:	5ea3      	ldrsh	r3, [r4, r2]
 8009568:	2b00      	cmp	r3, #0
 800956a:	d0f1      	beq.n	8009550 <_fflush_r+0xc>
 800956c:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800956e:	07d2      	lsls	r2, r2, #31
 8009570:	d404      	bmi.n	800957c <_fflush_r+0x38>
 8009572:	059b      	lsls	r3, r3, #22
 8009574:	d402      	bmi.n	800957c <_fflush_r+0x38>
 8009576:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009578:	f7fe fad3 	bl	8007b22 <__retarget_lock_acquire_recursive>
 800957c:	0028      	movs	r0, r5
 800957e:	0021      	movs	r1, r4
 8009580:	f7ff ff5a 	bl	8009438 <__sflush_r>
 8009584:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009586:	0005      	movs	r5, r0
 8009588:	07db      	lsls	r3, r3, #31
 800958a:	d4e2      	bmi.n	8009552 <_fflush_r+0xe>
 800958c:	89a3      	ldrh	r3, [r4, #12]
 800958e:	059b      	lsls	r3, r3, #22
 8009590:	d4df      	bmi.n	8009552 <_fflush_r+0xe>
 8009592:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009594:	f7fe fac6 	bl	8007b24 <__retarget_lock_release_recursive>
 8009598:	e7db      	b.n	8009552 <_fflush_r+0xe>

0800959a <memmove>:
 800959a:	b510      	push	{r4, lr}
 800959c:	4288      	cmp	r0, r1
 800959e:	d902      	bls.n	80095a6 <memmove+0xc>
 80095a0:	188b      	adds	r3, r1, r2
 80095a2:	4298      	cmp	r0, r3
 80095a4:	d308      	bcc.n	80095b8 <memmove+0x1e>
 80095a6:	2300      	movs	r3, #0
 80095a8:	429a      	cmp	r2, r3
 80095aa:	d007      	beq.n	80095bc <memmove+0x22>
 80095ac:	5ccc      	ldrb	r4, [r1, r3]
 80095ae:	54c4      	strb	r4, [r0, r3]
 80095b0:	3301      	adds	r3, #1
 80095b2:	e7f9      	b.n	80095a8 <memmove+0xe>
 80095b4:	5c8b      	ldrb	r3, [r1, r2]
 80095b6:	5483      	strb	r3, [r0, r2]
 80095b8:	3a01      	subs	r2, #1
 80095ba:	d2fb      	bcs.n	80095b4 <memmove+0x1a>
 80095bc:	bd10      	pop	{r4, pc}
	...

080095c0 <_sbrk_r>:
 80095c0:	2300      	movs	r3, #0
 80095c2:	b570      	push	{r4, r5, r6, lr}
 80095c4:	4d06      	ldr	r5, [pc, #24]	@ (80095e0 <_sbrk_r+0x20>)
 80095c6:	0004      	movs	r4, r0
 80095c8:	0008      	movs	r0, r1
 80095ca:	602b      	str	r3, [r5, #0]
 80095cc:	f7fb fcac 	bl	8004f28 <_sbrk>
 80095d0:	1c43      	adds	r3, r0, #1
 80095d2:	d103      	bne.n	80095dc <_sbrk_r+0x1c>
 80095d4:	682b      	ldr	r3, [r5, #0]
 80095d6:	2b00      	cmp	r3, #0
 80095d8:	d000      	beq.n	80095dc <_sbrk_r+0x1c>
 80095da:	6023      	str	r3, [r4, #0]
 80095dc:	bd70      	pop	{r4, r5, r6, pc}
 80095de:	46c0      	nop			@ (mov r8, r8)
 80095e0:	2000090c 	.word	0x2000090c

080095e4 <__assert_func>:
 80095e4:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 80095e6:	0014      	movs	r4, r2
 80095e8:	001a      	movs	r2, r3
 80095ea:	4b09      	ldr	r3, [pc, #36]	@ (8009610 <__assert_func+0x2c>)
 80095ec:	0005      	movs	r5, r0
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	000e      	movs	r6, r1
 80095f2:	68d8      	ldr	r0, [r3, #12]
 80095f4:	4b07      	ldr	r3, [pc, #28]	@ (8009614 <__assert_func+0x30>)
 80095f6:	2c00      	cmp	r4, #0
 80095f8:	d101      	bne.n	80095fe <__assert_func+0x1a>
 80095fa:	4b07      	ldr	r3, [pc, #28]	@ (8009618 <__assert_func+0x34>)
 80095fc:	001c      	movs	r4, r3
 80095fe:	4907      	ldr	r1, [pc, #28]	@ (800961c <__assert_func+0x38>)
 8009600:	9301      	str	r3, [sp, #4]
 8009602:	9402      	str	r4, [sp, #8]
 8009604:	002b      	movs	r3, r5
 8009606:	9600      	str	r6, [sp, #0]
 8009608:	f000 f886 	bl	8009718 <fiprintf>
 800960c:	f000 f894 	bl	8009738 <abort>
 8009610:	20000030 	.word	0x20000030
 8009614:	0800be83 	.word	0x0800be83
 8009618:	0800bebe 	.word	0x0800bebe
 800961c:	0800be90 	.word	0x0800be90

08009620 <_calloc_r>:
 8009620:	b570      	push	{r4, r5, r6, lr}
 8009622:	0c0b      	lsrs	r3, r1, #16
 8009624:	0c15      	lsrs	r5, r2, #16
 8009626:	2b00      	cmp	r3, #0
 8009628:	d11e      	bne.n	8009668 <_calloc_r+0x48>
 800962a:	2d00      	cmp	r5, #0
 800962c:	d10c      	bne.n	8009648 <_calloc_r+0x28>
 800962e:	b289      	uxth	r1, r1
 8009630:	b294      	uxth	r4, r2
 8009632:	434c      	muls	r4, r1
 8009634:	0021      	movs	r1, r4
 8009636:	f7ff f975 	bl	8008924 <_malloc_r>
 800963a:	1e05      	subs	r5, r0, #0
 800963c:	d01b      	beq.n	8009676 <_calloc_r+0x56>
 800963e:	0022      	movs	r2, r4
 8009640:	2100      	movs	r1, #0
 8009642:	f7fe f9e9 	bl	8007a18 <memset>
 8009646:	e016      	b.n	8009676 <_calloc_r+0x56>
 8009648:	1c2b      	adds	r3, r5, #0
 800964a:	1c0c      	adds	r4, r1, #0
 800964c:	b289      	uxth	r1, r1
 800964e:	b292      	uxth	r2, r2
 8009650:	434a      	muls	r2, r1
 8009652:	b29b      	uxth	r3, r3
 8009654:	b2a1      	uxth	r1, r4
 8009656:	4359      	muls	r1, r3
 8009658:	0c14      	lsrs	r4, r2, #16
 800965a:	190c      	adds	r4, r1, r4
 800965c:	0c23      	lsrs	r3, r4, #16
 800965e:	d107      	bne.n	8009670 <_calloc_r+0x50>
 8009660:	0424      	lsls	r4, r4, #16
 8009662:	b292      	uxth	r2, r2
 8009664:	4314      	orrs	r4, r2
 8009666:	e7e5      	b.n	8009634 <_calloc_r+0x14>
 8009668:	2d00      	cmp	r5, #0
 800966a:	d101      	bne.n	8009670 <_calloc_r+0x50>
 800966c:	1c14      	adds	r4, r2, #0
 800966e:	e7ed      	b.n	800964c <_calloc_r+0x2c>
 8009670:	230c      	movs	r3, #12
 8009672:	2500      	movs	r5, #0
 8009674:	6003      	str	r3, [r0, #0]
 8009676:	0028      	movs	r0, r5
 8009678:	bd70      	pop	{r4, r5, r6, pc}

0800967a <__ascii_mbtowc>:
 800967a:	b082      	sub	sp, #8
 800967c:	2900      	cmp	r1, #0
 800967e:	d100      	bne.n	8009682 <__ascii_mbtowc+0x8>
 8009680:	a901      	add	r1, sp, #4
 8009682:	1e10      	subs	r0, r2, #0
 8009684:	d006      	beq.n	8009694 <__ascii_mbtowc+0x1a>
 8009686:	2b00      	cmp	r3, #0
 8009688:	d006      	beq.n	8009698 <__ascii_mbtowc+0x1e>
 800968a:	7813      	ldrb	r3, [r2, #0]
 800968c:	600b      	str	r3, [r1, #0]
 800968e:	7810      	ldrb	r0, [r2, #0]
 8009690:	1e43      	subs	r3, r0, #1
 8009692:	4198      	sbcs	r0, r3
 8009694:	b002      	add	sp, #8
 8009696:	4770      	bx	lr
 8009698:	2002      	movs	r0, #2
 800969a:	4240      	negs	r0, r0
 800969c:	e7fa      	b.n	8009694 <__ascii_mbtowc+0x1a>

0800969e <_realloc_r>:
 800969e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80096a0:	0006      	movs	r6, r0
 80096a2:	000c      	movs	r4, r1
 80096a4:	0015      	movs	r5, r2
 80096a6:	2900      	cmp	r1, #0
 80096a8:	d105      	bne.n	80096b6 <_realloc_r+0x18>
 80096aa:	0011      	movs	r1, r2
 80096ac:	f7ff f93a 	bl	8008924 <_malloc_r>
 80096b0:	0004      	movs	r4, r0
 80096b2:	0020      	movs	r0, r4
 80096b4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80096b6:	2a00      	cmp	r2, #0
 80096b8:	d103      	bne.n	80096c2 <_realloc_r+0x24>
 80096ba:	f7ff f8bd 	bl	8008838 <_free_r>
 80096be:	002c      	movs	r4, r5
 80096c0:	e7f7      	b.n	80096b2 <_realloc_r+0x14>
 80096c2:	f000 f840 	bl	8009746 <_malloc_usable_size_r>
 80096c6:	0007      	movs	r7, r0
 80096c8:	4285      	cmp	r5, r0
 80096ca:	d802      	bhi.n	80096d2 <_realloc_r+0x34>
 80096cc:	0843      	lsrs	r3, r0, #1
 80096ce:	42ab      	cmp	r3, r5
 80096d0:	d3ef      	bcc.n	80096b2 <_realloc_r+0x14>
 80096d2:	0029      	movs	r1, r5
 80096d4:	0030      	movs	r0, r6
 80096d6:	f7ff f925 	bl	8008924 <_malloc_r>
 80096da:	9001      	str	r0, [sp, #4]
 80096dc:	2800      	cmp	r0, #0
 80096de:	d101      	bne.n	80096e4 <_realloc_r+0x46>
 80096e0:	9c01      	ldr	r4, [sp, #4]
 80096e2:	e7e6      	b.n	80096b2 <_realloc_r+0x14>
 80096e4:	002a      	movs	r2, r5
 80096e6:	42bd      	cmp	r5, r7
 80096e8:	d900      	bls.n	80096ec <_realloc_r+0x4e>
 80096ea:	003a      	movs	r2, r7
 80096ec:	0021      	movs	r1, r4
 80096ee:	9801      	ldr	r0, [sp, #4]
 80096f0:	f7fe fa24 	bl	8007b3c <memcpy>
 80096f4:	0021      	movs	r1, r4
 80096f6:	0030      	movs	r0, r6
 80096f8:	f7ff f89e 	bl	8008838 <_free_r>
 80096fc:	e7f0      	b.n	80096e0 <_realloc_r+0x42>

080096fe <__ascii_wctomb>:
 80096fe:	0003      	movs	r3, r0
 8009700:	1e08      	subs	r0, r1, #0
 8009702:	d005      	beq.n	8009710 <__ascii_wctomb+0x12>
 8009704:	2aff      	cmp	r2, #255	@ 0xff
 8009706:	d904      	bls.n	8009712 <__ascii_wctomb+0x14>
 8009708:	228a      	movs	r2, #138	@ 0x8a
 800970a:	2001      	movs	r0, #1
 800970c:	601a      	str	r2, [r3, #0]
 800970e:	4240      	negs	r0, r0
 8009710:	4770      	bx	lr
 8009712:	2001      	movs	r0, #1
 8009714:	700a      	strb	r2, [r1, #0]
 8009716:	e7fb      	b.n	8009710 <__ascii_wctomb+0x12>

08009718 <fiprintf>:
 8009718:	b40e      	push	{r1, r2, r3}
 800971a:	b517      	push	{r0, r1, r2, r4, lr}
 800971c:	4c05      	ldr	r4, [pc, #20]	@ (8009734 <fiprintf+0x1c>)
 800971e:	ab05      	add	r3, sp, #20
 8009720:	cb04      	ldmia	r3!, {r2}
 8009722:	0001      	movs	r1, r0
 8009724:	6820      	ldr	r0, [r4, #0]
 8009726:	9301      	str	r3, [sp, #4]
 8009728:	f000 f83c 	bl	80097a4 <_vfiprintf_r>
 800972c:	bc1e      	pop	{r1, r2, r3, r4}
 800972e:	bc08      	pop	{r3}
 8009730:	b003      	add	sp, #12
 8009732:	4718      	bx	r3
 8009734:	20000030 	.word	0x20000030

08009738 <abort>:
 8009738:	2006      	movs	r0, #6
 800973a:	b510      	push	{r4, lr}
 800973c:	f000 fa18 	bl	8009b70 <raise>
 8009740:	2001      	movs	r0, #1
 8009742:	f7fb fbc5 	bl	8004ed0 <_exit>

08009746 <_malloc_usable_size_r>:
 8009746:	1f0b      	subs	r3, r1, #4
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	1f18      	subs	r0, r3, #4
 800974c:	2b00      	cmp	r3, #0
 800974e:	da01      	bge.n	8009754 <_malloc_usable_size_r+0xe>
 8009750:	580b      	ldr	r3, [r1, r0]
 8009752:	18c0      	adds	r0, r0, r3
 8009754:	4770      	bx	lr

08009756 <__sfputc_r>:
 8009756:	6893      	ldr	r3, [r2, #8]
 8009758:	b510      	push	{r4, lr}
 800975a:	3b01      	subs	r3, #1
 800975c:	6093      	str	r3, [r2, #8]
 800975e:	2b00      	cmp	r3, #0
 8009760:	da04      	bge.n	800976c <__sfputc_r+0x16>
 8009762:	6994      	ldr	r4, [r2, #24]
 8009764:	42a3      	cmp	r3, r4
 8009766:	db07      	blt.n	8009778 <__sfputc_r+0x22>
 8009768:	290a      	cmp	r1, #10
 800976a:	d005      	beq.n	8009778 <__sfputc_r+0x22>
 800976c:	6813      	ldr	r3, [r2, #0]
 800976e:	1c58      	adds	r0, r3, #1
 8009770:	6010      	str	r0, [r2, #0]
 8009772:	7019      	strb	r1, [r3, #0]
 8009774:	0008      	movs	r0, r1
 8009776:	bd10      	pop	{r4, pc}
 8009778:	f000 f930 	bl	80099dc <__swbuf_r>
 800977c:	0001      	movs	r1, r0
 800977e:	e7f9      	b.n	8009774 <__sfputc_r+0x1e>

08009780 <__sfputs_r>:
 8009780:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009782:	0006      	movs	r6, r0
 8009784:	000f      	movs	r7, r1
 8009786:	0014      	movs	r4, r2
 8009788:	18d5      	adds	r5, r2, r3
 800978a:	42ac      	cmp	r4, r5
 800978c:	d101      	bne.n	8009792 <__sfputs_r+0x12>
 800978e:	2000      	movs	r0, #0
 8009790:	e007      	b.n	80097a2 <__sfputs_r+0x22>
 8009792:	7821      	ldrb	r1, [r4, #0]
 8009794:	003a      	movs	r2, r7
 8009796:	0030      	movs	r0, r6
 8009798:	f7ff ffdd 	bl	8009756 <__sfputc_r>
 800979c:	3401      	adds	r4, #1
 800979e:	1c43      	adds	r3, r0, #1
 80097a0:	d1f3      	bne.n	800978a <__sfputs_r+0xa>
 80097a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080097a4 <_vfiprintf_r>:
 80097a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80097a6:	b0a1      	sub	sp, #132	@ 0x84
 80097a8:	000f      	movs	r7, r1
 80097aa:	0015      	movs	r5, r2
 80097ac:	001e      	movs	r6, r3
 80097ae:	9003      	str	r0, [sp, #12]
 80097b0:	2800      	cmp	r0, #0
 80097b2:	d004      	beq.n	80097be <_vfiprintf_r+0x1a>
 80097b4:	6a03      	ldr	r3, [r0, #32]
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	d101      	bne.n	80097be <_vfiprintf_r+0x1a>
 80097ba:	f7fe f88b 	bl	80078d4 <__sinit>
 80097be:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80097c0:	07db      	lsls	r3, r3, #31
 80097c2:	d405      	bmi.n	80097d0 <_vfiprintf_r+0x2c>
 80097c4:	89bb      	ldrh	r3, [r7, #12]
 80097c6:	059b      	lsls	r3, r3, #22
 80097c8:	d402      	bmi.n	80097d0 <_vfiprintf_r+0x2c>
 80097ca:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80097cc:	f7fe f9a9 	bl	8007b22 <__retarget_lock_acquire_recursive>
 80097d0:	89bb      	ldrh	r3, [r7, #12]
 80097d2:	071b      	lsls	r3, r3, #28
 80097d4:	d502      	bpl.n	80097dc <_vfiprintf_r+0x38>
 80097d6:	693b      	ldr	r3, [r7, #16]
 80097d8:	2b00      	cmp	r3, #0
 80097da:	d113      	bne.n	8009804 <_vfiprintf_r+0x60>
 80097dc:	0039      	movs	r1, r7
 80097de:	9803      	ldr	r0, [sp, #12]
 80097e0:	f000 f93e 	bl	8009a60 <__swsetup_r>
 80097e4:	2800      	cmp	r0, #0
 80097e6:	d00d      	beq.n	8009804 <_vfiprintf_r+0x60>
 80097e8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80097ea:	07db      	lsls	r3, r3, #31
 80097ec:	d503      	bpl.n	80097f6 <_vfiprintf_r+0x52>
 80097ee:	2001      	movs	r0, #1
 80097f0:	4240      	negs	r0, r0
 80097f2:	b021      	add	sp, #132	@ 0x84
 80097f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80097f6:	89bb      	ldrh	r3, [r7, #12]
 80097f8:	059b      	lsls	r3, r3, #22
 80097fa:	d4f8      	bmi.n	80097ee <_vfiprintf_r+0x4a>
 80097fc:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80097fe:	f7fe f991 	bl	8007b24 <__retarget_lock_release_recursive>
 8009802:	e7f4      	b.n	80097ee <_vfiprintf_r+0x4a>
 8009804:	2300      	movs	r3, #0
 8009806:	ac08      	add	r4, sp, #32
 8009808:	6163      	str	r3, [r4, #20]
 800980a:	3320      	adds	r3, #32
 800980c:	7663      	strb	r3, [r4, #25]
 800980e:	3310      	adds	r3, #16
 8009810:	76a3      	strb	r3, [r4, #26]
 8009812:	9607      	str	r6, [sp, #28]
 8009814:	002e      	movs	r6, r5
 8009816:	7833      	ldrb	r3, [r6, #0]
 8009818:	2b00      	cmp	r3, #0
 800981a:	d001      	beq.n	8009820 <_vfiprintf_r+0x7c>
 800981c:	2b25      	cmp	r3, #37	@ 0x25
 800981e:	d148      	bne.n	80098b2 <_vfiprintf_r+0x10e>
 8009820:	1b73      	subs	r3, r6, r5
 8009822:	9305      	str	r3, [sp, #20]
 8009824:	42ae      	cmp	r6, r5
 8009826:	d00b      	beq.n	8009840 <_vfiprintf_r+0x9c>
 8009828:	002a      	movs	r2, r5
 800982a:	0039      	movs	r1, r7
 800982c:	9803      	ldr	r0, [sp, #12]
 800982e:	f7ff ffa7 	bl	8009780 <__sfputs_r>
 8009832:	3001      	adds	r0, #1
 8009834:	d100      	bne.n	8009838 <_vfiprintf_r+0x94>
 8009836:	e0ae      	b.n	8009996 <_vfiprintf_r+0x1f2>
 8009838:	6963      	ldr	r3, [r4, #20]
 800983a:	9a05      	ldr	r2, [sp, #20]
 800983c:	189b      	adds	r3, r3, r2
 800983e:	6163      	str	r3, [r4, #20]
 8009840:	7833      	ldrb	r3, [r6, #0]
 8009842:	2b00      	cmp	r3, #0
 8009844:	d100      	bne.n	8009848 <_vfiprintf_r+0xa4>
 8009846:	e0a6      	b.n	8009996 <_vfiprintf_r+0x1f2>
 8009848:	2201      	movs	r2, #1
 800984a:	2300      	movs	r3, #0
 800984c:	4252      	negs	r2, r2
 800984e:	6062      	str	r2, [r4, #4]
 8009850:	a904      	add	r1, sp, #16
 8009852:	3254      	adds	r2, #84	@ 0x54
 8009854:	1852      	adds	r2, r2, r1
 8009856:	1c75      	adds	r5, r6, #1
 8009858:	6023      	str	r3, [r4, #0]
 800985a:	60e3      	str	r3, [r4, #12]
 800985c:	60a3      	str	r3, [r4, #8]
 800985e:	7013      	strb	r3, [r2, #0]
 8009860:	65a3      	str	r3, [r4, #88]	@ 0x58
 8009862:	4b59      	ldr	r3, [pc, #356]	@ (80099c8 <_vfiprintf_r+0x224>)
 8009864:	2205      	movs	r2, #5
 8009866:	0018      	movs	r0, r3
 8009868:	7829      	ldrb	r1, [r5, #0]
 800986a:	9305      	str	r3, [sp, #20]
 800986c:	f7fe f95b 	bl	8007b26 <memchr>
 8009870:	1c6e      	adds	r6, r5, #1
 8009872:	2800      	cmp	r0, #0
 8009874:	d11f      	bne.n	80098b6 <_vfiprintf_r+0x112>
 8009876:	6822      	ldr	r2, [r4, #0]
 8009878:	06d3      	lsls	r3, r2, #27
 800987a:	d504      	bpl.n	8009886 <_vfiprintf_r+0xe2>
 800987c:	2353      	movs	r3, #83	@ 0x53
 800987e:	a904      	add	r1, sp, #16
 8009880:	185b      	adds	r3, r3, r1
 8009882:	2120      	movs	r1, #32
 8009884:	7019      	strb	r1, [r3, #0]
 8009886:	0713      	lsls	r3, r2, #28
 8009888:	d504      	bpl.n	8009894 <_vfiprintf_r+0xf0>
 800988a:	2353      	movs	r3, #83	@ 0x53
 800988c:	a904      	add	r1, sp, #16
 800988e:	185b      	adds	r3, r3, r1
 8009890:	212b      	movs	r1, #43	@ 0x2b
 8009892:	7019      	strb	r1, [r3, #0]
 8009894:	782b      	ldrb	r3, [r5, #0]
 8009896:	2b2a      	cmp	r3, #42	@ 0x2a
 8009898:	d016      	beq.n	80098c8 <_vfiprintf_r+0x124>
 800989a:	002e      	movs	r6, r5
 800989c:	2100      	movs	r1, #0
 800989e:	200a      	movs	r0, #10
 80098a0:	68e3      	ldr	r3, [r4, #12]
 80098a2:	7832      	ldrb	r2, [r6, #0]
 80098a4:	1c75      	adds	r5, r6, #1
 80098a6:	3a30      	subs	r2, #48	@ 0x30
 80098a8:	2a09      	cmp	r2, #9
 80098aa:	d950      	bls.n	800994e <_vfiprintf_r+0x1aa>
 80098ac:	2900      	cmp	r1, #0
 80098ae:	d111      	bne.n	80098d4 <_vfiprintf_r+0x130>
 80098b0:	e017      	b.n	80098e2 <_vfiprintf_r+0x13e>
 80098b2:	3601      	adds	r6, #1
 80098b4:	e7af      	b.n	8009816 <_vfiprintf_r+0x72>
 80098b6:	9b05      	ldr	r3, [sp, #20]
 80098b8:	6822      	ldr	r2, [r4, #0]
 80098ba:	1ac0      	subs	r0, r0, r3
 80098bc:	2301      	movs	r3, #1
 80098be:	4083      	lsls	r3, r0
 80098c0:	4313      	orrs	r3, r2
 80098c2:	0035      	movs	r5, r6
 80098c4:	6023      	str	r3, [r4, #0]
 80098c6:	e7cc      	b.n	8009862 <_vfiprintf_r+0xbe>
 80098c8:	9b07      	ldr	r3, [sp, #28]
 80098ca:	1d19      	adds	r1, r3, #4
 80098cc:	681b      	ldr	r3, [r3, #0]
 80098ce:	9107      	str	r1, [sp, #28]
 80098d0:	2b00      	cmp	r3, #0
 80098d2:	db01      	blt.n	80098d8 <_vfiprintf_r+0x134>
 80098d4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80098d6:	e004      	b.n	80098e2 <_vfiprintf_r+0x13e>
 80098d8:	425b      	negs	r3, r3
 80098da:	60e3      	str	r3, [r4, #12]
 80098dc:	2302      	movs	r3, #2
 80098de:	4313      	orrs	r3, r2
 80098e0:	6023      	str	r3, [r4, #0]
 80098e2:	7833      	ldrb	r3, [r6, #0]
 80098e4:	2b2e      	cmp	r3, #46	@ 0x2e
 80098e6:	d10c      	bne.n	8009902 <_vfiprintf_r+0x15e>
 80098e8:	7873      	ldrb	r3, [r6, #1]
 80098ea:	2b2a      	cmp	r3, #42	@ 0x2a
 80098ec:	d134      	bne.n	8009958 <_vfiprintf_r+0x1b4>
 80098ee:	9b07      	ldr	r3, [sp, #28]
 80098f0:	3602      	adds	r6, #2
 80098f2:	1d1a      	adds	r2, r3, #4
 80098f4:	681b      	ldr	r3, [r3, #0]
 80098f6:	9207      	str	r2, [sp, #28]
 80098f8:	2b00      	cmp	r3, #0
 80098fa:	da01      	bge.n	8009900 <_vfiprintf_r+0x15c>
 80098fc:	2301      	movs	r3, #1
 80098fe:	425b      	negs	r3, r3
 8009900:	9309      	str	r3, [sp, #36]	@ 0x24
 8009902:	4d32      	ldr	r5, [pc, #200]	@ (80099cc <_vfiprintf_r+0x228>)
 8009904:	2203      	movs	r2, #3
 8009906:	0028      	movs	r0, r5
 8009908:	7831      	ldrb	r1, [r6, #0]
 800990a:	f7fe f90c 	bl	8007b26 <memchr>
 800990e:	2800      	cmp	r0, #0
 8009910:	d006      	beq.n	8009920 <_vfiprintf_r+0x17c>
 8009912:	2340      	movs	r3, #64	@ 0x40
 8009914:	1b40      	subs	r0, r0, r5
 8009916:	4083      	lsls	r3, r0
 8009918:	6822      	ldr	r2, [r4, #0]
 800991a:	3601      	adds	r6, #1
 800991c:	4313      	orrs	r3, r2
 800991e:	6023      	str	r3, [r4, #0]
 8009920:	7831      	ldrb	r1, [r6, #0]
 8009922:	2206      	movs	r2, #6
 8009924:	482a      	ldr	r0, [pc, #168]	@ (80099d0 <_vfiprintf_r+0x22c>)
 8009926:	1c75      	adds	r5, r6, #1
 8009928:	7621      	strb	r1, [r4, #24]
 800992a:	f7fe f8fc 	bl	8007b26 <memchr>
 800992e:	2800      	cmp	r0, #0
 8009930:	d040      	beq.n	80099b4 <_vfiprintf_r+0x210>
 8009932:	4b28      	ldr	r3, [pc, #160]	@ (80099d4 <_vfiprintf_r+0x230>)
 8009934:	2b00      	cmp	r3, #0
 8009936:	d122      	bne.n	800997e <_vfiprintf_r+0x1da>
 8009938:	2207      	movs	r2, #7
 800993a:	9b07      	ldr	r3, [sp, #28]
 800993c:	3307      	adds	r3, #7
 800993e:	4393      	bics	r3, r2
 8009940:	3308      	adds	r3, #8
 8009942:	9307      	str	r3, [sp, #28]
 8009944:	6963      	ldr	r3, [r4, #20]
 8009946:	9a04      	ldr	r2, [sp, #16]
 8009948:	189b      	adds	r3, r3, r2
 800994a:	6163      	str	r3, [r4, #20]
 800994c:	e762      	b.n	8009814 <_vfiprintf_r+0x70>
 800994e:	4343      	muls	r3, r0
 8009950:	002e      	movs	r6, r5
 8009952:	2101      	movs	r1, #1
 8009954:	189b      	adds	r3, r3, r2
 8009956:	e7a4      	b.n	80098a2 <_vfiprintf_r+0xfe>
 8009958:	2300      	movs	r3, #0
 800995a:	200a      	movs	r0, #10
 800995c:	0019      	movs	r1, r3
 800995e:	3601      	adds	r6, #1
 8009960:	6063      	str	r3, [r4, #4]
 8009962:	7832      	ldrb	r2, [r6, #0]
 8009964:	1c75      	adds	r5, r6, #1
 8009966:	3a30      	subs	r2, #48	@ 0x30
 8009968:	2a09      	cmp	r2, #9
 800996a:	d903      	bls.n	8009974 <_vfiprintf_r+0x1d0>
 800996c:	2b00      	cmp	r3, #0
 800996e:	d0c8      	beq.n	8009902 <_vfiprintf_r+0x15e>
 8009970:	9109      	str	r1, [sp, #36]	@ 0x24
 8009972:	e7c6      	b.n	8009902 <_vfiprintf_r+0x15e>
 8009974:	4341      	muls	r1, r0
 8009976:	002e      	movs	r6, r5
 8009978:	2301      	movs	r3, #1
 800997a:	1889      	adds	r1, r1, r2
 800997c:	e7f1      	b.n	8009962 <_vfiprintf_r+0x1be>
 800997e:	aa07      	add	r2, sp, #28
 8009980:	9200      	str	r2, [sp, #0]
 8009982:	0021      	movs	r1, r4
 8009984:	003a      	movs	r2, r7
 8009986:	4b14      	ldr	r3, [pc, #80]	@ (80099d8 <_vfiprintf_r+0x234>)
 8009988:	9803      	ldr	r0, [sp, #12]
 800998a:	f7fd fb59 	bl	8007040 <_printf_float>
 800998e:	9004      	str	r0, [sp, #16]
 8009990:	9b04      	ldr	r3, [sp, #16]
 8009992:	3301      	adds	r3, #1
 8009994:	d1d6      	bne.n	8009944 <_vfiprintf_r+0x1a0>
 8009996:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009998:	07db      	lsls	r3, r3, #31
 800999a:	d405      	bmi.n	80099a8 <_vfiprintf_r+0x204>
 800999c:	89bb      	ldrh	r3, [r7, #12]
 800999e:	059b      	lsls	r3, r3, #22
 80099a0:	d402      	bmi.n	80099a8 <_vfiprintf_r+0x204>
 80099a2:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80099a4:	f7fe f8be 	bl	8007b24 <__retarget_lock_release_recursive>
 80099a8:	89bb      	ldrh	r3, [r7, #12]
 80099aa:	065b      	lsls	r3, r3, #25
 80099ac:	d500      	bpl.n	80099b0 <_vfiprintf_r+0x20c>
 80099ae:	e71e      	b.n	80097ee <_vfiprintf_r+0x4a>
 80099b0:	980d      	ldr	r0, [sp, #52]	@ 0x34
 80099b2:	e71e      	b.n	80097f2 <_vfiprintf_r+0x4e>
 80099b4:	aa07      	add	r2, sp, #28
 80099b6:	9200      	str	r2, [sp, #0]
 80099b8:	0021      	movs	r1, r4
 80099ba:	003a      	movs	r2, r7
 80099bc:	4b06      	ldr	r3, [pc, #24]	@ (80099d8 <_vfiprintf_r+0x234>)
 80099be:	9803      	ldr	r0, [sp, #12]
 80099c0:	f7fd fdec 	bl	800759c <_printf_i>
 80099c4:	e7e3      	b.n	800998e <_vfiprintf_r+0x1ea>
 80099c6:	46c0      	nop			@ (mov r8, r8)
 80099c8:	0800be68 	.word	0x0800be68
 80099cc:	0800be6e 	.word	0x0800be6e
 80099d0:	0800be72 	.word	0x0800be72
 80099d4:	08007041 	.word	0x08007041
 80099d8:	08009781 	.word	0x08009781

080099dc <__swbuf_r>:
 80099dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80099de:	0006      	movs	r6, r0
 80099e0:	000d      	movs	r5, r1
 80099e2:	0014      	movs	r4, r2
 80099e4:	2800      	cmp	r0, #0
 80099e6:	d004      	beq.n	80099f2 <__swbuf_r+0x16>
 80099e8:	6a03      	ldr	r3, [r0, #32]
 80099ea:	2b00      	cmp	r3, #0
 80099ec:	d101      	bne.n	80099f2 <__swbuf_r+0x16>
 80099ee:	f7fd ff71 	bl	80078d4 <__sinit>
 80099f2:	69a3      	ldr	r3, [r4, #24]
 80099f4:	60a3      	str	r3, [r4, #8]
 80099f6:	89a3      	ldrh	r3, [r4, #12]
 80099f8:	071b      	lsls	r3, r3, #28
 80099fa:	d502      	bpl.n	8009a02 <__swbuf_r+0x26>
 80099fc:	6923      	ldr	r3, [r4, #16]
 80099fe:	2b00      	cmp	r3, #0
 8009a00:	d109      	bne.n	8009a16 <__swbuf_r+0x3a>
 8009a02:	0021      	movs	r1, r4
 8009a04:	0030      	movs	r0, r6
 8009a06:	f000 f82b 	bl	8009a60 <__swsetup_r>
 8009a0a:	2800      	cmp	r0, #0
 8009a0c:	d003      	beq.n	8009a16 <__swbuf_r+0x3a>
 8009a0e:	2501      	movs	r5, #1
 8009a10:	426d      	negs	r5, r5
 8009a12:	0028      	movs	r0, r5
 8009a14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009a16:	6923      	ldr	r3, [r4, #16]
 8009a18:	6820      	ldr	r0, [r4, #0]
 8009a1a:	b2ef      	uxtb	r7, r5
 8009a1c:	1ac0      	subs	r0, r0, r3
 8009a1e:	6963      	ldr	r3, [r4, #20]
 8009a20:	b2ed      	uxtb	r5, r5
 8009a22:	4283      	cmp	r3, r0
 8009a24:	dc05      	bgt.n	8009a32 <__swbuf_r+0x56>
 8009a26:	0021      	movs	r1, r4
 8009a28:	0030      	movs	r0, r6
 8009a2a:	f7ff fd8b 	bl	8009544 <_fflush_r>
 8009a2e:	2800      	cmp	r0, #0
 8009a30:	d1ed      	bne.n	8009a0e <__swbuf_r+0x32>
 8009a32:	68a3      	ldr	r3, [r4, #8]
 8009a34:	3001      	adds	r0, #1
 8009a36:	3b01      	subs	r3, #1
 8009a38:	60a3      	str	r3, [r4, #8]
 8009a3a:	6823      	ldr	r3, [r4, #0]
 8009a3c:	1c5a      	adds	r2, r3, #1
 8009a3e:	6022      	str	r2, [r4, #0]
 8009a40:	701f      	strb	r7, [r3, #0]
 8009a42:	6963      	ldr	r3, [r4, #20]
 8009a44:	4283      	cmp	r3, r0
 8009a46:	d004      	beq.n	8009a52 <__swbuf_r+0x76>
 8009a48:	89a3      	ldrh	r3, [r4, #12]
 8009a4a:	07db      	lsls	r3, r3, #31
 8009a4c:	d5e1      	bpl.n	8009a12 <__swbuf_r+0x36>
 8009a4e:	2d0a      	cmp	r5, #10
 8009a50:	d1df      	bne.n	8009a12 <__swbuf_r+0x36>
 8009a52:	0021      	movs	r1, r4
 8009a54:	0030      	movs	r0, r6
 8009a56:	f7ff fd75 	bl	8009544 <_fflush_r>
 8009a5a:	2800      	cmp	r0, #0
 8009a5c:	d0d9      	beq.n	8009a12 <__swbuf_r+0x36>
 8009a5e:	e7d6      	b.n	8009a0e <__swbuf_r+0x32>

08009a60 <__swsetup_r>:
 8009a60:	4b2d      	ldr	r3, [pc, #180]	@ (8009b18 <__swsetup_r+0xb8>)
 8009a62:	b570      	push	{r4, r5, r6, lr}
 8009a64:	0005      	movs	r5, r0
 8009a66:	6818      	ldr	r0, [r3, #0]
 8009a68:	000c      	movs	r4, r1
 8009a6a:	2800      	cmp	r0, #0
 8009a6c:	d004      	beq.n	8009a78 <__swsetup_r+0x18>
 8009a6e:	6a03      	ldr	r3, [r0, #32]
 8009a70:	2b00      	cmp	r3, #0
 8009a72:	d101      	bne.n	8009a78 <__swsetup_r+0x18>
 8009a74:	f7fd ff2e 	bl	80078d4 <__sinit>
 8009a78:	220c      	movs	r2, #12
 8009a7a:	5ea3      	ldrsh	r3, [r4, r2]
 8009a7c:	071a      	lsls	r2, r3, #28
 8009a7e:	d423      	bmi.n	8009ac8 <__swsetup_r+0x68>
 8009a80:	06da      	lsls	r2, r3, #27
 8009a82:	d407      	bmi.n	8009a94 <__swsetup_r+0x34>
 8009a84:	2209      	movs	r2, #9
 8009a86:	602a      	str	r2, [r5, #0]
 8009a88:	2240      	movs	r2, #64	@ 0x40
 8009a8a:	2001      	movs	r0, #1
 8009a8c:	4313      	orrs	r3, r2
 8009a8e:	81a3      	strh	r3, [r4, #12]
 8009a90:	4240      	negs	r0, r0
 8009a92:	e03a      	b.n	8009b0a <__swsetup_r+0xaa>
 8009a94:	075b      	lsls	r3, r3, #29
 8009a96:	d513      	bpl.n	8009ac0 <__swsetup_r+0x60>
 8009a98:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009a9a:	2900      	cmp	r1, #0
 8009a9c:	d008      	beq.n	8009ab0 <__swsetup_r+0x50>
 8009a9e:	0023      	movs	r3, r4
 8009aa0:	3344      	adds	r3, #68	@ 0x44
 8009aa2:	4299      	cmp	r1, r3
 8009aa4:	d002      	beq.n	8009aac <__swsetup_r+0x4c>
 8009aa6:	0028      	movs	r0, r5
 8009aa8:	f7fe fec6 	bl	8008838 <_free_r>
 8009aac:	2300      	movs	r3, #0
 8009aae:	6363      	str	r3, [r4, #52]	@ 0x34
 8009ab0:	2224      	movs	r2, #36	@ 0x24
 8009ab2:	89a3      	ldrh	r3, [r4, #12]
 8009ab4:	4393      	bics	r3, r2
 8009ab6:	81a3      	strh	r3, [r4, #12]
 8009ab8:	2300      	movs	r3, #0
 8009aba:	6063      	str	r3, [r4, #4]
 8009abc:	6923      	ldr	r3, [r4, #16]
 8009abe:	6023      	str	r3, [r4, #0]
 8009ac0:	2308      	movs	r3, #8
 8009ac2:	89a2      	ldrh	r2, [r4, #12]
 8009ac4:	4313      	orrs	r3, r2
 8009ac6:	81a3      	strh	r3, [r4, #12]
 8009ac8:	6923      	ldr	r3, [r4, #16]
 8009aca:	2b00      	cmp	r3, #0
 8009acc:	d10b      	bne.n	8009ae6 <__swsetup_r+0x86>
 8009ace:	21a0      	movs	r1, #160	@ 0xa0
 8009ad0:	2280      	movs	r2, #128	@ 0x80
 8009ad2:	89a3      	ldrh	r3, [r4, #12]
 8009ad4:	0089      	lsls	r1, r1, #2
 8009ad6:	0092      	lsls	r2, r2, #2
 8009ad8:	400b      	ands	r3, r1
 8009ada:	4293      	cmp	r3, r2
 8009adc:	d003      	beq.n	8009ae6 <__swsetup_r+0x86>
 8009ade:	0021      	movs	r1, r4
 8009ae0:	0028      	movs	r0, r5
 8009ae2:	f000 f88f 	bl	8009c04 <__smakebuf_r>
 8009ae6:	220c      	movs	r2, #12
 8009ae8:	5ea3      	ldrsh	r3, [r4, r2]
 8009aea:	2101      	movs	r1, #1
 8009aec:	001a      	movs	r2, r3
 8009aee:	400a      	ands	r2, r1
 8009af0:	420b      	tst	r3, r1
 8009af2:	d00b      	beq.n	8009b0c <__swsetup_r+0xac>
 8009af4:	2200      	movs	r2, #0
 8009af6:	60a2      	str	r2, [r4, #8]
 8009af8:	6962      	ldr	r2, [r4, #20]
 8009afa:	4252      	negs	r2, r2
 8009afc:	61a2      	str	r2, [r4, #24]
 8009afe:	2000      	movs	r0, #0
 8009b00:	6922      	ldr	r2, [r4, #16]
 8009b02:	4282      	cmp	r2, r0
 8009b04:	d101      	bne.n	8009b0a <__swsetup_r+0xaa>
 8009b06:	061a      	lsls	r2, r3, #24
 8009b08:	d4be      	bmi.n	8009a88 <__swsetup_r+0x28>
 8009b0a:	bd70      	pop	{r4, r5, r6, pc}
 8009b0c:	0799      	lsls	r1, r3, #30
 8009b0e:	d400      	bmi.n	8009b12 <__swsetup_r+0xb2>
 8009b10:	6962      	ldr	r2, [r4, #20]
 8009b12:	60a2      	str	r2, [r4, #8]
 8009b14:	e7f3      	b.n	8009afe <__swsetup_r+0x9e>
 8009b16:	46c0      	nop			@ (mov r8, r8)
 8009b18:	20000030 	.word	0x20000030

08009b1c <_raise_r>:
 8009b1c:	b570      	push	{r4, r5, r6, lr}
 8009b1e:	0004      	movs	r4, r0
 8009b20:	000d      	movs	r5, r1
 8009b22:	291f      	cmp	r1, #31
 8009b24:	d904      	bls.n	8009b30 <_raise_r+0x14>
 8009b26:	2316      	movs	r3, #22
 8009b28:	6003      	str	r3, [r0, #0]
 8009b2a:	2001      	movs	r0, #1
 8009b2c:	4240      	negs	r0, r0
 8009b2e:	bd70      	pop	{r4, r5, r6, pc}
 8009b30:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	d004      	beq.n	8009b40 <_raise_r+0x24>
 8009b36:	008a      	lsls	r2, r1, #2
 8009b38:	189b      	adds	r3, r3, r2
 8009b3a:	681a      	ldr	r2, [r3, #0]
 8009b3c:	2a00      	cmp	r2, #0
 8009b3e:	d108      	bne.n	8009b52 <_raise_r+0x36>
 8009b40:	0020      	movs	r0, r4
 8009b42:	f000 f831 	bl	8009ba8 <_getpid_r>
 8009b46:	002a      	movs	r2, r5
 8009b48:	0001      	movs	r1, r0
 8009b4a:	0020      	movs	r0, r4
 8009b4c:	f000 f81a 	bl	8009b84 <_kill_r>
 8009b50:	e7ed      	b.n	8009b2e <_raise_r+0x12>
 8009b52:	2a01      	cmp	r2, #1
 8009b54:	d009      	beq.n	8009b6a <_raise_r+0x4e>
 8009b56:	1c51      	adds	r1, r2, #1
 8009b58:	d103      	bne.n	8009b62 <_raise_r+0x46>
 8009b5a:	2316      	movs	r3, #22
 8009b5c:	6003      	str	r3, [r0, #0]
 8009b5e:	2001      	movs	r0, #1
 8009b60:	e7e5      	b.n	8009b2e <_raise_r+0x12>
 8009b62:	2100      	movs	r1, #0
 8009b64:	0028      	movs	r0, r5
 8009b66:	6019      	str	r1, [r3, #0]
 8009b68:	4790      	blx	r2
 8009b6a:	2000      	movs	r0, #0
 8009b6c:	e7df      	b.n	8009b2e <_raise_r+0x12>
	...

08009b70 <raise>:
 8009b70:	b510      	push	{r4, lr}
 8009b72:	4b03      	ldr	r3, [pc, #12]	@ (8009b80 <raise+0x10>)
 8009b74:	0001      	movs	r1, r0
 8009b76:	6818      	ldr	r0, [r3, #0]
 8009b78:	f7ff ffd0 	bl	8009b1c <_raise_r>
 8009b7c:	bd10      	pop	{r4, pc}
 8009b7e:	46c0      	nop			@ (mov r8, r8)
 8009b80:	20000030 	.word	0x20000030

08009b84 <_kill_r>:
 8009b84:	2300      	movs	r3, #0
 8009b86:	b570      	push	{r4, r5, r6, lr}
 8009b88:	4d06      	ldr	r5, [pc, #24]	@ (8009ba4 <_kill_r+0x20>)
 8009b8a:	0004      	movs	r4, r0
 8009b8c:	0008      	movs	r0, r1
 8009b8e:	0011      	movs	r1, r2
 8009b90:	602b      	str	r3, [r5, #0]
 8009b92:	f7fb f995 	bl	8004ec0 <_kill>
 8009b96:	1c43      	adds	r3, r0, #1
 8009b98:	d103      	bne.n	8009ba2 <_kill_r+0x1e>
 8009b9a:	682b      	ldr	r3, [r5, #0]
 8009b9c:	2b00      	cmp	r3, #0
 8009b9e:	d000      	beq.n	8009ba2 <_kill_r+0x1e>
 8009ba0:	6023      	str	r3, [r4, #0]
 8009ba2:	bd70      	pop	{r4, r5, r6, pc}
 8009ba4:	2000090c 	.word	0x2000090c

08009ba8 <_getpid_r>:
 8009ba8:	b510      	push	{r4, lr}
 8009baa:	f7fb f987 	bl	8004ebc <_getpid>
 8009bae:	bd10      	pop	{r4, pc}

08009bb0 <__swhatbuf_r>:
 8009bb0:	b570      	push	{r4, r5, r6, lr}
 8009bb2:	000e      	movs	r6, r1
 8009bb4:	001d      	movs	r5, r3
 8009bb6:	230e      	movs	r3, #14
 8009bb8:	5ec9      	ldrsh	r1, [r1, r3]
 8009bba:	0014      	movs	r4, r2
 8009bbc:	b096      	sub	sp, #88	@ 0x58
 8009bbe:	2900      	cmp	r1, #0
 8009bc0:	da0c      	bge.n	8009bdc <__swhatbuf_r+0x2c>
 8009bc2:	89b2      	ldrh	r2, [r6, #12]
 8009bc4:	2380      	movs	r3, #128	@ 0x80
 8009bc6:	0011      	movs	r1, r2
 8009bc8:	4019      	ands	r1, r3
 8009bca:	421a      	tst	r2, r3
 8009bcc:	d114      	bne.n	8009bf8 <__swhatbuf_r+0x48>
 8009bce:	2380      	movs	r3, #128	@ 0x80
 8009bd0:	00db      	lsls	r3, r3, #3
 8009bd2:	2000      	movs	r0, #0
 8009bd4:	6029      	str	r1, [r5, #0]
 8009bd6:	6023      	str	r3, [r4, #0]
 8009bd8:	b016      	add	sp, #88	@ 0x58
 8009bda:	bd70      	pop	{r4, r5, r6, pc}
 8009bdc:	466a      	mov	r2, sp
 8009bde:	f000 f853 	bl	8009c88 <_fstat_r>
 8009be2:	2800      	cmp	r0, #0
 8009be4:	dbed      	blt.n	8009bc2 <__swhatbuf_r+0x12>
 8009be6:	23f0      	movs	r3, #240	@ 0xf0
 8009be8:	9901      	ldr	r1, [sp, #4]
 8009bea:	021b      	lsls	r3, r3, #8
 8009bec:	4019      	ands	r1, r3
 8009bee:	4b04      	ldr	r3, [pc, #16]	@ (8009c00 <__swhatbuf_r+0x50>)
 8009bf0:	18c9      	adds	r1, r1, r3
 8009bf2:	424b      	negs	r3, r1
 8009bf4:	4159      	adcs	r1, r3
 8009bf6:	e7ea      	b.n	8009bce <__swhatbuf_r+0x1e>
 8009bf8:	2100      	movs	r1, #0
 8009bfa:	2340      	movs	r3, #64	@ 0x40
 8009bfc:	e7e9      	b.n	8009bd2 <__swhatbuf_r+0x22>
 8009bfe:	46c0      	nop			@ (mov r8, r8)
 8009c00:	ffffe000 	.word	0xffffe000

08009c04 <__smakebuf_r>:
 8009c04:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009c06:	2602      	movs	r6, #2
 8009c08:	898b      	ldrh	r3, [r1, #12]
 8009c0a:	0005      	movs	r5, r0
 8009c0c:	000c      	movs	r4, r1
 8009c0e:	b085      	sub	sp, #20
 8009c10:	4233      	tst	r3, r6
 8009c12:	d007      	beq.n	8009c24 <__smakebuf_r+0x20>
 8009c14:	0023      	movs	r3, r4
 8009c16:	3347      	adds	r3, #71	@ 0x47
 8009c18:	6023      	str	r3, [r4, #0]
 8009c1a:	6123      	str	r3, [r4, #16]
 8009c1c:	2301      	movs	r3, #1
 8009c1e:	6163      	str	r3, [r4, #20]
 8009c20:	b005      	add	sp, #20
 8009c22:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009c24:	ab03      	add	r3, sp, #12
 8009c26:	aa02      	add	r2, sp, #8
 8009c28:	f7ff ffc2 	bl	8009bb0 <__swhatbuf_r>
 8009c2c:	9f02      	ldr	r7, [sp, #8]
 8009c2e:	9001      	str	r0, [sp, #4]
 8009c30:	0039      	movs	r1, r7
 8009c32:	0028      	movs	r0, r5
 8009c34:	f7fe fe76 	bl	8008924 <_malloc_r>
 8009c38:	2800      	cmp	r0, #0
 8009c3a:	d108      	bne.n	8009c4e <__smakebuf_r+0x4a>
 8009c3c:	220c      	movs	r2, #12
 8009c3e:	5ea3      	ldrsh	r3, [r4, r2]
 8009c40:	059a      	lsls	r2, r3, #22
 8009c42:	d4ed      	bmi.n	8009c20 <__smakebuf_r+0x1c>
 8009c44:	2203      	movs	r2, #3
 8009c46:	4393      	bics	r3, r2
 8009c48:	431e      	orrs	r6, r3
 8009c4a:	81a6      	strh	r6, [r4, #12]
 8009c4c:	e7e2      	b.n	8009c14 <__smakebuf_r+0x10>
 8009c4e:	2380      	movs	r3, #128	@ 0x80
 8009c50:	89a2      	ldrh	r2, [r4, #12]
 8009c52:	6020      	str	r0, [r4, #0]
 8009c54:	4313      	orrs	r3, r2
 8009c56:	81a3      	strh	r3, [r4, #12]
 8009c58:	9b03      	ldr	r3, [sp, #12]
 8009c5a:	6120      	str	r0, [r4, #16]
 8009c5c:	6167      	str	r7, [r4, #20]
 8009c5e:	2b00      	cmp	r3, #0
 8009c60:	d00c      	beq.n	8009c7c <__smakebuf_r+0x78>
 8009c62:	0028      	movs	r0, r5
 8009c64:	230e      	movs	r3, #14
 8009c66:	5ee1      	ldrsh	r1, [r4, r3]
 8009c68:	f000 f820 	bl	8009cac <_isatty_r>
 8009c6c:	2800      	cmp	r0, #0
 8009c6e:	d005      	beq.n	8009c7c <__smakebuf_r+0x78>
 8009c70:	2303      	movs	r3, #3
 8009c72:	89a2      	ldrh	r2, [r4, #12]
 8009c74:	439a      	bics	r2, r3
 8009c76:	3b02      	subs	r3, #2
 8009c78:	4313      	orrs	r3, r2
 8009c7a:	81a3      	strh	r3, [r4, #12]
 8009c7c:	89a3      	ldrh	r3, [r4, #12]
 8009c7e:	9a01      	ldr	r2, [sp, #4]
 8009c80:	4313      	orrs	r3, r2
 8009c82:	81a3      	strh	r3, [r4, #12]
 8009c84:	e7cc      	b.n	8009c20 <__smakebuf_r+0x1c>
	...

08009c88 <_fstat_r>:
 8009c88:	2300      	movs	r3, #0
 8009c8a:	b570      	push	{r4, r5, r6, lr}
 8009c8c:	4d06      	ldr	r5, [pc, #24]	@ (8009ca8 <_fstat_r+0x20>)
 8009c8e:	0004      	movs	r4, r0
 8009c90:	0008      	movs	r0, r1
 8009c92:	0011      	movs	r1, r2
 8009c94:	602b      	str	r3, [r5, #0]
 8009c96:	f7fb f93e 	bl	8004f16 <_fstat>
 8009c9a:	1c43      	adds	r3, r0, #1
 8009c9c:	d103      	bne.n	8009ca6 <_fstat_r+0x1e>
 8009c9e:	682b      	ldr	r3, [r5, #0]
 8009ca0:	2b00      	cmp	r3, #0
 8009ca2:	d000      	beq.n	8009ca6 <_fstat_r+0x1e>
 8009ca4:	6023      	str	r3, [r4, #0]
 8009ca6:	bd70      	pop	{r4, r5, r6, pc}
 8009ca8:	2000090c 	.word	0x2000090c

08009cac <_isatty_r>:
 8009cac:	2300      	movs	r3, #0
 8009cae:	b570      	push	{r4, r5, r6, lr}
 8009cb0:	4d06      	ldr	r5, [pc, #24]	@ (8009ccc <_isatty_r+0x20>)
 8009cb2:	0004      	movs	r4, r0
 8009cb4:	0008      	movs	r0, r1
 8009cb6:	602b      	str	r3, [r5, #0]
 8009cb8:	f7fb f932 	bl	8004f20 <_isatty>
 8009cbc:	1c43      	adds	r3, r0, #1
 8009cbe:	d103      	bne.n	8009cc8 <_isatty_r+0x1c>
 8009cc0:	682b      	ldr	r3, [r5, #0]
 8009cc2:	2b00      	cmp	r3, #0
 8009cc4:	d000      	beq.n	8009cc8 <_isatty_r+0x1c>
 8009cc6:	6023      	str	r3, [r4, #0]
 8009cc8:	bd70      	pop	{r4, r5, r6, pc}
 8009cca:	46c0      	nop			@ (mov r8, r8)
 8009ccc:	2000090c 	.word	0x2000090c

08009cd0 <_init>:
 8009cd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009cd2:	46c0      	nop			@ (mov r8, r8)
 8009cd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009cd6:	bc08      	pop	{r3}
 8009cd8:	469e      	mov	lr, r3
 8009cda:	4770      	bx	lr

08009cdc <_fini>:
 8009cdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009cde:	46c0      	nop			@ (mov r8, r8)
 8009ce0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009ce2:	bc08      	pop	{r3}
 8009ce4:	469e      	mov	lr, r3
 8009ce6:	4770      	bx	lr
