<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2021" />
<meta name="DC.rights.owner" content="(C) Copyright 2021" />
<meta name="DC.Type" content="ConceptTopic" />
<meta name="DC.Title" content="Parallel MOS Transistor Reduction" />
<meta name="abstract" content="Parallel MOS transistors are reduced by default during comparison of built-in MOS devices." />
<meta name="description" content="Parallel MOS transistors are reduced by default during comparison of built-in MOS devices." />
<meta name="DC.subject" content="MOS transistors, parallel reduction, Device reduction, parallel MOS transistors, Parallel reduction, MOS transistors" />
<meta name="keywords" content="MOS transistors, parallel reduction, Device reduction, parallel MOS transistors, Parallel reduction, MOS transistors" />
<meta name="prodname" content="Calibre Verification User's Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Siemens Industry Software 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2021-03-15" />
<meta name="Topline" content="Siemens EDA" />
<meta name="VariantPrefix" content="none" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="none" />
<meta name="SourceHandle" content="calbr_ver_user" />
<meta name="SoftwareVersionNum" content="2021.2" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="14" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="calbr_ih" />
<meta name="HighlightColor" content="mgc_yellow_129_50" />
<meta name="HighlightChanges" content="yes" />
<meta name="EclipsePluginName" content="none" />
<meta name="IncludeDraftCommentsInChangeLog" content="21.2;show" />
<meta name="DraftDate" content="March 2021" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Calibre® Verification User’s Manual" />
<meta name="CSHelp" content="NO" />
<meta name="CSDSearchKeywords" content="doc.type.documentation.user,product.version.v2021.2,product.id.P10089,product.id.P11800,product.id.P11801,product.id.P11802,product.id.P11426,product.id.P10099,product.id.P10084,product.id.P10090,product.id.P11493,product.id.P11427" />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="calibre" />
<meta name="BookcaseHandle" content="none" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="id60194551-ec6d-4861-bacd-53bbc38d0744" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>Parallel MOS Transistor Reduction</title>
<link rel="stylesheet" href="../../MGC/styles-disw/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles-disw/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles-disw/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles-disw/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles-disw/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="Parallel MOS Transistor Reduction" />
<meta name="attributes" content="doc.type.documentation.user,product.version.v2021.2,product.id.P10089,product.id.P11800,product.id.P11801,product.id.P11802,product.id.P11426,product.id.P10099,product.id.P10084,product.id.P10090,product.id.P11493,product.id.P11427" />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.3.000" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body id="id60194551-ec6d-4861-bacd-53bbc38d0744">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">Parallel MOS Transistor Reduction</h1>
<div class="body conbody ConceptBody"><div class="abstract ConceptAbstract"><span class="shortdesc">Parallel MOS
transistors are reduced by default during comparison of built-in
MOS devices.</span>
</div>
<p class="p">The <a class="xref Link" href="../../svrf_ur/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'LVS Reduce Parallel MOS', 'svrf_ur'); return false;">LVS Reduce Parallel MOS</a> specification statement controls parallel MOS
transistor reduction. </p>
<p class="p">Built-in
MOS transistors are component types MN, MP, ME, MD, M, LDDN, LDDP,
LDDE, LDDD, LDD, and any equivalent types indicated with the <a class="xref Link" href="../../svrf_ur/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'LVS Device Type', 'svrf_ur'); return false;">LVS Device Type</a> specification statement. They conform to pin naming
conventions as shown in “<a class="xref" href="Concept_MosTransistors_id4dcb55c9.html#id4dcb55c9-e1b4-4da3-815d-36cfed49a06f__id194bfd00-525e-476b-8952-3b0a4be81860">Table 1</a>.”
All transistors in the reduction group must have the same component
type, the same optional subtype, the same number of pins, and the
same pin names. All the gate, source, and drain pins, as well as
any optional pins, must be connected to the same nets, respectively
(that is, in parallel). </p>
<p class="p">The source and drain connections of MN, MP,
ME, MD, M, and equivalent devices may be swapped. Optional pins
can also be swapped if they are specified as logically equivalent. Section
“<a class="xref fm:HeadingOnly" href="Concept_PinSwapping_id9f6e1216.html#id9f6e1216-f750-429d-8e28-f52bcec28388__Concept_PinSwapping_id9f6e1216.xml#id9f6e1216-f750-429d-8e28-f52bcec28388" title="LVS comparison allows the order of connections to logically equivalent pins of layout instances to differ from the order of connections to the corresponding pins of the corresponding source instances. This is sometimes referred to as pin swapping.">Pin Swapping</a>” describes how to specify logical
equivalence. </p>
<p class="p"><a class="xref fm:Figure" href="#id60194551-ec6d-4861-bacd-53bbc38d0744__id82a51760-ce5d-405b-8344-e35a55cde25f">Figure 1</a> shows an example of parallel MOS transistor
reduction.</p>
<div class="fig fignone" id="id60194551-ec6d-4861-bacd-53bbc38d0744__id82a51760-ce5d-405b-8344-e35a55cde25f"><span class="figcap"><span class="fig--title-label">Figure 1. </span>Parallel MOS Transistor Reduction</span><br /><div class="imagecenter"><img class="image imagecenter" height="108" src="../graphics/lvs_comparison06a.png" width="468" /></div><br /></div>
<p class="p">By default, the effective width and length
values of the reduced transistor are computed as follows:</p>
<p class="p BlockIndent">W = sqrt (P * Q)</p>
<p class="p BlockIndent">L = sqrt (P / Q)</p>
<p class="p">where sqrt is the square root function and</p>
<p class="p BlockIndent">P = W<span class="ph FontProperty LiteralSubScript">1</span> *
L<span class="ph FontProperty LiteralSubScript">1</span> +
W<span class="ph FontProperty LiteralSubScript">2</span> *
L<span class="ph FontProperty LiteralSubScript">2</span> +
… + W<span class="ph FontProperty VariableSubScript">n</span> *
L<span class="ph FontProperty VariableSubScript">n</span></p>
<p class="p BlockIndent">Q = W<span class="ph FontProperty LiteralSubScript">1</span> /
L<span class="ph FontProperty LiteralSubScript">1</span> +
W<span class="ph FontProperty LiteralSubScript">2</span> /
L<span class="ph FontProperty LiteralSubScript">2</span> +
… + W<span class="ph FontProperty VariableSubScript">n</span> /
L<span class="ph FontProperty VariableSubScript">n</span></p>
<p class="p">where W<span class="ph FontProperty VariableSubScript">i</span> and
L<span class="ph FontProperty VariableSubScript">i</span> are
the width and length of the <span class="keyword ParameterName OptionalReplaceable">i</span>th
transistor, respectively.</p>
<p class="p">Parallel MOS device reduction also handles
effective area of source (AS), area of drain (AD), perimeter of
source (PS), and perimeter of drain (PD) using default effective
property computations. The computation considers any possible swapping
of source and drain pins. In the standard case, where all source
pins are connected together and all drain pins are connected together,
the formulas are as follows:</p>
<p class="p BlockIndent">AS = AS<span class="ph FontProperty LiteralSubScript">1</span> +
AS<span class="ph FontProperty LiteralSubScript">2</span> +
… + AS<span class="ph FontProperty VariableSubScript">n</span></p>
<p class="p BlockIndent">AD = AD<span class="ph FontProperty LiteralSubScript">1</span> +
AD<span class="ph FontProperty LiteralSubScript">2</span> +
… + AD<span class="ph FontProperty VariableSubScript">n</span></p>
<p class="p BlockIndent">PS = PS<span class="ph FontProperty LiteralSubScript">1</span> +
PS<span class="ph FontProperty LiteralSubScript">2</span> +
… + PS<span class="ph FontProperty VariableSubScript">n</span></p>
<p class="p BlockIndent">PD = PD<span class="ph FontProperty LiteralSubScript">1</span> +
PD<span class="ph FontProperty LiteralSubScript">2</span> +
… + PD<span class="ph FontProperty VariableSubScript">n</span></p>
<p class="p">The values of AS and AD, and PS and PD, are
interchangeable if some of the transistors have source and drain
pins swapped. Calibre nmLVS decides arbitrarily which pin of the
resulting reduced device is called source and which pin is called
drain; however, property computation is consistent with that decision. <a class="xref fm:Figure" href="#id60194551-ec6d-4861-bacd-53bbc38d0744__id96e7479b-f703-4ef1-ae49-d264ccbb5f44">Figure 2</a> shows an example.</p>
<div class="fig fignone" id="id60194551-ec6d-4861-bacd-53bbc38d0744__id96e7479b-f703-4ef1-ae49-d264ccbb5f44"><span class="figcap"><span class="fig--title-label">Figure 2. </span>Effective AS/AD Computation With
Pin Swapping</span><br /><div class="imagecenter"><img class="image imagecenter" height="112" src="../graphics/lvs_comparison07a.png" width="466" /></div><br /></div>
<p class="p">Effective property values are computed in both
layout and source. If you use default effective property computation
(that is, you do not provide your own effective property computations
in an <a class="xref Link" href="../../svrf_ur/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'LVS Reduce Parallel MOS', 'svrf_ur'); return false;">LVS Reduce Parallel MOS</a> statement), then to compute effective width,
length, area of source, area of drain, perimeter of source, and
perimeter of drain values, you must use the built-in property names
“w”, “l”, “as”, “ad”, “ps”, or “pd” in your netlists, respectively,
except when otherwise specified in Trace Property statements as
discussed under “<a class="xref fm:HeadingAndPage" href="Concept_BuiltInPropertyClassification_id5d2f5659.html#id5d2f5659-5ccf-4359-8d7a-27358d31b666__Concept_BuiltInPropertyClassification_id5d2f5659.xml#id5d2f5659-5ccf-4359-8d7a-27358d31b666" title="The Calibre nmLVS circuit comparison module recognizes certain property names as built-in properties for the purpose of device reduction and for other processing.">Built-In Property Classification</a>”. </p>
<p class="p">You can override the default effective property
computation and specify other formulas as described in the section “<a class="xref fm:HeadingAndPage" href="Concept_DeviceReductionPrograms_id1d88c573.html#id1d88c573-d9c2-495e-90a4-cd3acdecf3c6__Concept_DeviceReductionPrograms_id1d88c573.xml#id1d88c573-d9c2-495e-90a4-cd3acdecf3c6" title="Device reduction programs may appear in the LVS Reduce family of specification statements.">Device Reduction Programs</a>”.</p>
<p class="p">For geometric layouts, only W and L are calculated
by default for MOS devices; however, you can calculate any device
properties by specifying a user-defined property computation in
your MOS <a class="xref Link" href="../../svrf_ur/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Device', 'svrf_ur'); return false;">Device</a> statements.
Your <a class="xref Link" href="../../svrf_ur/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'LVS Reduce Parallel MOS', 'svrf_ur'); return false;">LVS Reduce Parallel MOS</a> statement should then calculate, either by default
or in a user-defined effective property computation, the corresponding effective
properties for reduced devices where needed.</p>
<p class="p">If you calculate NRS and NRD properties in
an effective property computation program, you can control whether
these properties are swappable through the <a class="xref Link" href="../../svrf_ur/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'LVS Builtin MOS NRD_NRS', 'svrf_ur'); return false;">LVS Builtin MOS NRD_NRS</a> specification statement.</p>
<p class="p"><a class="xref Link" href="../../svrf_ur/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'LVS Short Equivalent Nodes', 'svrf_ur'); return false;">LVS Short Equivalent Nodes</a> PARALLEL
reduction is prioritized ahead of all other MOS reductions. This
allows you to control further MOS reductions through use of the
LVS Reduce Parallel MOS YES or the <a class="xref Link" href="../../svrf_ur/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'LVS Reduce', 'svrf_ur'); return false;">LVS Reduce</a> equivalent
specification statements.</p>
<p class="p">See “<a class="xref fm:HeadingAndPage" href="Concept_BuiltInWlPartnerProperties_id399fd81b.html#id399fd81b-d9f4-4c9e-9411-68d61087c55c__Concept_BuiltInWlPartnerProperties_id399fd81b.xml#id399fd81b-d9f4-4c9e-9411-68d61087c55c" title="Calibre nmLVS automatically reads from the input database L properties if they are required for the calculation of effective W values during device reduction. When required, L properties are read even when they are not traced themselves.">Built-In W/L Partner Properties</a>”.</p>
<div class="section Subsections"><div class="section Subsection" id="id60194551-ec6d-4861-bacd-53bbc38d0744__id976ea6db-ab13-4d0b-8fbb-fcd84ff9f208"><h2 class="title Subheading sectiontitle">Unequally Reduced
Devices</h2><p class="p">Calibre nmLVS verifies that
each group of parallel MOS transistors in the source corresponds
to a group of parallel MOS transistors in the layout that has the
same number of elements when parallel MOS transistor reduction is
requested. Warnings are issued in the LVS report if this is not
the case.</p>
<p class="p">This check is only performed for properly formed
MOS transistors; specifically, instances with component type MN,
MP, ME, MD, M, LDDN, LDDP, LDDE, LDDD, LDD, or equivalent devices
specified in an <a class="xref Link" href="../../svrf_ur/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'LVS Device Type', 'svrf_ur'); return false;">LVS Device Type</a> statement that have at least three pins with the standard
names as specified in <a class="xref fm:Table" href="#id60194551-ec6d-4861-bacd-53bbc38d0744__id96e7479b-f703-4ef1-ae49-d264ccbb5f44">Figure 2</a>.</p>
<p class="p">Placing groups of parallel MOS transistors
in the source ensures that the layout consists of a specified number
of transistors. If this is not a requirement, then you should use
single transistors in the source.</p>
<p class="p">You can disable this check with <a class="xref Link" href="../../svrf_ur/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'LVS Report Option', 'svrf_ur'); return false;">LVS Report Option</a> F.</p>
</div>
</div>
</div>
<div class="related-links">
<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/Contain_DeviceReduction_idf3143ad0.html" title="Calibre nmLVS internally reduces groups of devices in the layout and in the source. Each group is represented by a single, virtual device. After reduction, the circuits are compared in terms of the virtual devices. Device reduction handles situations where, for example, a single schematic device is implemented by a group of several parallel or series devices in the layout.">Device Reduction</a></div>
</div>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "calbr_ver_user"
                DocTitle = "Calibre® Verification User’s Manual"
                PageTitle = "Parallel MOS Transistor Reduction"
                Copyright = "2021"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/Concept_ParallelMosTransistorReduction_id60194551.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Calibre® Verification User’s Manual, v2021.2<br />Unpublished work. © 2021 Siemens 
                <br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>