// Seed: 379831131
module module_0 (
    input supply0 id_0,
    input tri0 id_1,
    input wand id_2,
    input uwire id_3
);
  wire id_5;
  wire id_6, id_7;
  tri1 id_8 = 1'd0;
  assign id_8 = id_3 != id_8 - "";
endmodule
module module_1 (
    input supply0 id_0,
    input tri0 id_1,
    output tri0 id_2,
    input wand id_3,
    input uwire id_4
);
  supply1 id_6 = 1;
  wire id_7, id_8;
  module_0(
      id_1, id_0, id_4, id_0
  );
  logic [7:0][1 'h0] id_9 (
      1,
      id_2
  );
endmodule
