$date
	Mon Mar 17 16:37:09 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_4b_mult $end
$var wire 4 ! out_lo [3:0] $end
$var wire 4 " out_hi [3:0] $end
$var reg 4 # a [3:0] $end
$var reg 4 $ b [3:0] $end
$scope module uut $end
$var wire 4 % a [3:0] $end
$var wire 4 & b [3:0] $end
$var wire 4 ' out_lo [3:0] $end
$var wire 4 ( out_hi [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 (
b110 '
b10 &
b11 %
b10 $
b11 #
b0 "
b110 !
$end
#10
b0 !
b0 '
b10 "
b10 (
b100 $
b100 &
b1000 #
b1000 %
#20
b1 !
b1 '
b11 "
b11 (
b111 $
b111 &
b111 #
b111 %
#30
b1110 "
b1110 (
b1111 $
b1111 &
b1111 #
b1111 %
#40
