// Seed: 4279213067
module module_0 (
    output wor  id_0,
    input  tri  id_1,
    input  wand id_2
);
  parameter [-1 'b0 : -1] id_4 = 1;
  module_2 modCall_1 ();
endmodule
module module_1 (
    output uwire id_0,
    input  uwire id_1,
    input  tri   id_2,
    output tri   id_3,
    input  tri1  id_4,
    input  uwire id_5
);
  wire id_7;
  assign id_0 = id_5;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_5
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2;
  wire id_1, id_2;
  assign module_3.id_1 = 0;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  output logic [7:0] id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  generate
    assign id_1 = -1;
  endgenerate
  assign id_4[-1] = -1;
  module_2 modCall_1 ();
endmodule
