#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat May 23 11:33:20 2020
# Process ID: 1844
# Current directory: D:/XME0715/SDK_Demo/21_double_ov5640_hdmi/double_ov5640/double_ov5640.runs/design_1_ddr3_hdmi_ov5640_0_0_synth_1
# Command line: vivado.exe -log design_1_ddr3_hdmi_ov5640_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_ddr3_hdmi_ov5640_0_0.tcl
# Log file: D:/XME0715/SDK_Demo/21_double_ov5640_hdmi/double_ov5640/double_ov5640.runs/design_1_ddr3_hdmi_ov5640_0_0_synth_1/design_1_ddr3_hdmi_ov5640_0_0.vds
# Journal file: D:/XME0715/SDK_Demo/21_double_ov5640_hdmi/double_ov5640/double_ov5640.runs/design_1_ddr3_hdmi_ov5640_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_ddr3_hdmi_ov5640_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/XME0715/SDK_Demo/20_ov5640_hdmi/ov5640_hdmi/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_ddr3_hdmi_ov5640_0_0 -part xc7z015clg485-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z015'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z015'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7428 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 438.539 ; gain = 98.047
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_ddr3_hdmi_ov5640_0_0' [d:/XME0715/SDK_Demo/21_double_ov5640_hdmi/double_ov5640/double_ov5640.srcs/sources_1/bd/design_1/ip/design_1_ddr3_hdmi_ov5640_0_0/synth/design_1_ddr3_hdmi_ov5640_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'ov5640_capture' [d:/XME0715/SDK_Demo/21_double_ov5640_hdmi/double_ov5640/double_ov5640.srcs/sources_1/bd/design_1/ipshared/45ee/coms_capture.v:48]
INFO: [Synth 8-6157] synthesizing module 'cmos_cfg' [d:/XME0715/SDK_Demo/21_double_ov5640_hdmi/double_ov5640/double_ov5640.srcs/sources_1/bd/design_1/ipshared/45ee/cmos_cfg.v:47]
	Parameter IDLE bound to: 3'b001 
	Parameter WR_CHECK bound to: 3'b010 
	Parameter WRITE bound to: 3'b100 
	Parameter SYS_CYCLE bound to: 20 - type: integer 
	Parameter WAIT_TIME bound to: 20000000 - type: integer 
	Parameter MAX_WAIT bound to: 999999 - type: integer 
	Parameter DEV_ADDR bound to: 8'b01111000 
INFO: [Synth 8-6157] synthesizing module 'sccb_driver' [d:/XME0715/SDK_Demo/21_double_ov5640_hdmi/double_ov5640/double_ov5640.srcs/sources_1/bd/design_1/ipshared/45ee/cmos_wr_driver.v:46]
	Parameter IDLE bound to: 10'b0000000001 
	Parameter WR_START bound to: 10'b0000000010 
	Parameter WR_DEV bound to: 10'b0000000100 
	Parameter WR_MEM bound to: 10'b0000001000 
	Parameter WR_DATA bound to: 10'b0000010000 
	Parameter RD_START bound to: 10'b0000100000 
	Parameter RD_DEV bound to: 10'b0001000000 
	Parameter RD_DATA bound to: 10'b0010000000 
	Parameter STOP bound to: 10'b0100000000 
	Parameter ERROR bound to: 10'b1000000000 
	Parameter SYS_CYCLE bound to: 20 - type: integer 
	Parameter IIC_CYCLE bound to: 5000 - type: integer 
	Parameter MAX bound to: 249 - type: integer 
	Parameter T_HIGH bound to: 2000 - type: integer 
	Parameter T_LOW bound to: 3000 - type: integer 
	Parameter FLAG0 bound to: 49 - type: integer 
	Parameter FLAG1 bound to: 99 - type: integer 
	Parameter FLAG2 bound to: 174 - type: integer 
	Parameter FLAG3 bound to: 249 - type: integer 
WARNING: [Synth 8-151] case item 10'b1000000000 is unreachable [d:/XME0715/SDK_Demo/21_double_ov5640_hdmi/double_ov5640/double_ov5640.srcs/sources_1/bd/design_1/ipshared/45ee/cmos_wr_driver.v:205]
INFO: [Synth 8-6155] done synthesizing module 'sccb_driver' (1#1) [d:/XME0715/SDK_Demo/21_double_ov5640_hdmi/double_ov5640/double_ov5640.srcs/sources_1/bd/design_1/ipshared/45ee/cmos_wr_driver.v:46]
INFO: [Synth 8-6155] done synthesizing module 'cmos_cfg' (2#1) [d:/XME0715/SDK_Demo/21_double_ov5640_hdmi/double_ov5640/double_ov5640.srcs/sources_1/bd/design_1/ipshared/45ee/cmos_cfg.v:47]
INFO: [Synth 8-6157] synthesizing module 'cmos_img_capture' [d:/XME0715/SDK_Demo/21_double_ov5640_hdmi/double_ov5640/double_ov5640.srcs/sources_1/bd/design_1/ipshared/45ee/cmos_data_capture.v:47]
INFO: [Synth 8-6155] done synthesizing module 'cmos_img_capture' (3#1) [d:/XME0715/SDK_Demo/21_double_ov5640_hdmi/double_ov5640/double_ov5640.srcs/sources_1/bd/design_1/ipshared/45ee/cmos_data_capture.v:47]
INFO: [Synth 8-6155] done synthesizing module 'ov5640_capture' (4#1) [d:/XME0715/SDK_Demo/21_double_ov5640_hdmi/double_ov5640/double_ov5640.srcs/sources_1/bd/design_1/ipshared/45ee/coms_capture.v:48]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ddr3_hdmi_ov5640_0_0' (5#1) [d:/XME0715/SDK_Demo/21_double_ov5640_hdmi/double_ov5640/double_ov5640.srcs/sources_1/bd/design_1/ip/design_1_ddr3_hdmi_ov5640_0_0/synth/design_1_ddr3_hdmi_ov5640_0_0.v:58]
WARNING: [Synth 8-3331] design sccb_driver has unconnected port dev_addr[0]
WARNING: [Synth 8-3331] design ov5640_capture has unconnected port cmos_data[1]
WARNING: [Synth 8-3331] design ov5640_capture has unconnected port cmos_data[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 494.754 ; gain = 154.262
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin inst_sccb_driver:rd_req to constant 0 [d:/XME0715/SDK_Demo/21_double_ov5640_hdmi/double_ov5640/double_ov5640.srcs/sources_1/bd/design_1/ipshared/45ee/cmos_cfg.v:502]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 494.754 ; gain = 154.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 494.754 ; gain = 154.262
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z015clg485-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 838.570 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 838.570 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 841.211 ; gain = 2.641
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 841.211 ; gain = 500.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z015clg485-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 841.211 ; gain = 500.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 841.211 ; gain = 500.719
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sccb_driver'
INFO: [Synth 8-5546] ROM "work_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'cmos_cfg'
INFO: [Synth 8-5546] ROM "ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lut_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cfg_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ready" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cnt_wait" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             1000 |                        000000001
                WR_START |                             0101 |                        000000010
                  WR_DEV |                             0000 |                        000000100
                  WR_MEM |                             0001 |                        000001000
                 WR_DATA |                             0111 |                        000010000
                RD_START |                             1001 |                        000100000
                  RD_DEV |                             0110 |                        001000000
                 RD_DATA |                             0011 |                        010000000
                    STOP |                             0100 |                        100000000
                  iSTATE |                             0010 |                        000000000
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'sccb_driver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                WR_CHECK |                             0010 |                             0010
                   WRITE |                             0100 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'cmos_cfg'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 841.211 ; gain = 500.719
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 4     
	   9 Input      8 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 15    
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 46    
	  10 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sccb_driver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   9 Input      8 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 31    
	  10 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
Module cmos_cfg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 1     
Module cmos_img_capture 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 160 (col length:60)
BRAMs: 190 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "x" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "cfg_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3917] design design_1_ddr3_hdmi_ov5640_0_0 has port cmos_rst_n driven by constant 1
WARNING: [Synth 8-3331] design sccb_driver has unconnected port dev_addr[0]
WARNING: [Synth 8-3331] design design_1_ddr3_hdmi_ov5640_0_0 has unconnected port cmos_data[1]
WARNING: [Synth 8-3331] design design_1_ddr3_hdmi_ov5640_0_0 has unconnected port cmos_data[0]
INFO: [Synth 8-3886] merging instance 'inst/inst_cmos_cfg/lut_data_reg[14]' (FDRE) to 'inst/inst_cmos_cfg/lut_data_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_cmos_cfg/state_reg[3] )
INFO: [Synth 8-3886] merging instance 'inst/inst_cmos_cfg/lut_data_reg[30]' (FDSE) to 'inst/inst_cmos_cfg/lut_data_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/inst_cmos_cfg/lut_data_reg[29]' (FDSE) to 'inst/inst_cmos_cfg/lut_data_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/inst_cmos_cfg/lut_data_reg[28]' (FDSE) to 'inst/inst_cmos_cfg/lut_data_reg[27]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst/inst_cmos_cfg/lut_data_reg[27] )
INFO: [Synth 8-3886] merging instance 'inst/inst_cmos_cfg/lut_data_reg[26]' (FDRE) to 'inst/inst_cmos_cfg/lut_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/inst_cmos_cfg/lut_data_reg[25]' (FDRE) to 'inst/inst_cmos_cfg/lut_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/inst_cmos_cfg/lut_data_reg[24]' (FDRE) to 'inst/inst_cmos_cfg/lut_data_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_cmos_cfg/inst_sccb_driver/rd_done_reg )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 841.211 ; gain = 500.719
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 848.543 ; gain = 508.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 848.918 ; gain = 508.426
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 873.563 ; gain = 533.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\inst/inst_cmos_cfg/i_ ' to logic
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 873.563 ; gain = 533.070
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 873.563 ; gain = 533.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 873.563 ; gain = 533.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 873.563 ; gain = 533.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 873.563 ; gain = 533.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 873.563 ; gain = 533.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     6|
|2     |LUT1   |     4|
|3     |LUT2   |    17|
|4     |LUT3   |    35|
|5     |LUT4   |    56|
|6     |LUT5   |    55|
|7     |LUT6   |   206|
|8     |MUXF7  |    37|
|9     |FDRE   |   120|
|10    |FDSE   |     5|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------+-----------------+------+
|      |Instance                  |Module           |Cells |
+------+--------------------------+-----------------+------+
|1     |top                       |                 |   541|
|2     |  inst                    |ov5640_capture   |   541|
|3     |    inst_cmos_cfg         |cmos_cfg         |   501|
|4     |      inst_sccb_driver    |sccb_driver      |   167|
|5     |    inst_cmos_img_capture |cmos_img_capture |    40|
+------+--------------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 873.563 ; gain = 533.070
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 873.563 ; gain = 186.613
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 873.563 ; gain = 533.070
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 43 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 875.191 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
61 Infos, 9 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 875.191 ; gain = 546.168
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 875.191 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/XME0715/SDK_Demo/21_double_ov5640_hdmi/double_ov5640/double_ov5640.runs/design_1_ddr3_hdmi_ov5640_0_0_synth_1/design_1_ddr3_hdmi_ov5640_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_ddr3_hdmi_ov5640_0_0, cache-ID = 23757f0d1c92c693
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 875.191 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/XME0715/SDK_Demo/21_double_ov5640_hdmi/double_ov5640/double_ov5640.runs/design_1_ddr3_hdmi_ov5640_0_0_synth_1/design_1_ddr3_hdmi_ov5640_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_ddr3_hdmi_ov5640_0_0_utilization_synth.rpt -pb design_1_ddr3_hdmi_ov5640_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat May 23 11:33:54 2020...
