# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 570 0.000256 1024 0.1 2510 50176 10.4804 4.38317 146.164 130.711 291.902 292.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 570 0.000256 1024 0.1 2510 49536 10.4631 4.37811 169.022 130.061 314.088 314.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 570 0.000256 1024 0.1 2510 49920 10.4987 4.39379 177.055 130.885 322.997 323.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 570 0.000256 1024 0.1 2510 49152 10.4648 4.372 165.846 130.112 310.961 311.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 570 0.000256 1024 0.1 2510 49600 10.3676 4.36019 167.508 129.091 311.502 311.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 570 0.000256 1024 0.1 2510 50176 10.4209 4.36874 173.467 130.085 318.506 318.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 570 0.000256 1024 0.1 2510 48000 10.4771 4.35126 170.17 129.114 314.281 314.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 570 0.000256 1024 0.1 2510 49152 10.4086 4.35405 166.312 129.436 310.676 310.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 570 0.000256 1024 0.1 2510 46080 10.5127 4.3095 157.205 128.266 300.464 300.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 570 0.000256 1024 0.1 2510 48000 10.4928 4.35315 176.134 129.306 320.448 320.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 570 0.000256 1024 0.1 2510 45056 10.4639 4.25779 190.961 126.893 332.735 332.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 570 0.000256 1024 0.1 2505 50688 10.4349 4.38682 147.859 130.685 293.531 293.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 570 0.000256 1024 0.1 2505 50560 10.4852 4.3991 149.507 130.727 295.284 295.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 570 0.000256 1024 0.1 2505 50688 10.4803 4.40797 148.359 131.083 294.495 294.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 570 0.000256 1024 0.1 2505 50176 10.4449 4.38259 150.256 130.148 295.396 295.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 570 0.000256 1024 0.1 2505 50176 10.4766 4.38682 148.189 130.739 293.953 294.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 570 0.000256 1024 0.1 2505 49536 10.461 4.38403 173.011 130.182 318.201 318.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 570 0.000256 1024 0.1 2505 49920 10.4991 4.3927 172.703 130.883 318.643 318.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 570 0.000256 1024 0.1 2505 49152 10.4724 4.3665 178.898 130.091 323.993 324.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 570 0.000256 1024 0.1 2505 49600 10.3566 4.35814 179.885 129.083 323.854 323.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 570 0.000256 1024 0.1 2505 50176 10.404 4.37091 182.507 130.219 327.665 327.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 570 0.000256 1024 0.1 2505 48000 10.4699 4.34851 172.384 129.111 316.479 316.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 570 0.000256 1024 0.1 2505 49152 10.4022 4.3545 167.905 129.559 312.386 312.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 570 0.000256 1024 0.1 2505 46080 10.52 4.3049 185.587 128.183 328.759 328.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 570 0.000256 1024 0.1 2505 48000 10.4916 4.35408 193.829 129.323 338.167 338.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 570 0.000256 1024 0.1 2505 45056 10.4516 4.25776 166.319 126.978 308.167 308.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 570 0.000256 1024 0.1 2520 49664 10.5068 4.39091 140.221 130.8 286.09 286.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 570 0.000256 1024 0.1 2520 49920 10.5194 4.39898 158.832 130.831 304.748 304.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 570 0.000256 1024 0.1 2520 49920 10.538 4.40506 145.72 131.051 291.877 292.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 570 0.000256 1024 0.1 2520 49280 10.488 4.37453 147.387 130.045 292.457 292.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 570 0.000256 1024 0.1 2520 49152 10.567 4.38477 141.103 130.721 286.947 287.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 570 0.000256 1024 0.1 2520 49536 10.4602 4.37734 182.812 130.167 327.979 328.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 570 0.000256 1024 0.1 2520 48384 10.573 4.37722 128.636 130.158 273.905 274.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 570 0.000256 1024 0.1 2520 49920 10.4904 4.39462 176.009 130.762 321.824 321.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 570 0.000256 1024 0.1 2520 48640 10.6137 4.39296 125.03 130.99 271.189 271.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 570 0.000256 1024 0.1 2520 49152 10.4622 4.36762 165.562 130.115 310.677 310.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 570 0.000256 1024 0.1 2520 46080 10.5185 4.308 113.294 128.16 256.448 256.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 570 0.000256 1024 0.1 2520 48000 10.467 4.35466 169.002 129.066 313.052 313.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 570 0.000256 1024 0.1 2520 48000 10.4981 4.35254 122.292 129.324 266.633 266.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 570 0.000256 1024 0.1 2520 48384 10.5522 4.3713 214.308 130.237 359.635 359.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 570 0.000256 1024 0.1 2520 46592 10.7195 4.36778 136.759 130.357 282.366 282.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 570 0.000256 1024 0.1 2520 48000 10.4644 4.35318 204.765 129.111 348.854 348.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 570 0.000256 1024 0.1 2520 46080 10.6305 4.3479 136.05 129.359 280.551 280.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 570 0.000256 1024 0.1 2520 47104 10.5897 4.352 194.437 129.556 339.099 339.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 570 0.000256 1024 0.1 2520 45056 10.4545 4.26061 129.16 126.977 271.02 271.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 570 0.000256 1024 0.1 2520 46080 10.5148 4.30845 167.949 128.176 311.106 311.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 570 0.000256 1024 0.1 2520 43008 10.3167 4.17242 115.286 124.399 254.339 254.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 570 0.000256 1024 0.1 2520 48000 10.491 4.35648 182.508 129.324 326.844 326.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 570 0.000256 1024 0.1 2520 44800 10.7758 4.35459 125.429 129.589 270.317 270.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 570 0.000256 1024 0.1 2520 50176 10.462 4.39328 139.002 130.682 284.699 284.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 570 0.000256 1024 0.1 2520 49920 10.5109 4.40125 148.391 130.816 294.291 294.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 570 0.000256 1024 0.1 2520 50688 10.4561 4.40438 147.115 131.059 293.202 293.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 570 0.000256 1024 0.1 2520 49152 10.4658 4.37059 94.8853 130.204 240.088 240.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 570 0.000256 1024 0.1 2520 49280 10.486 4.37904 163.129 130.004 308.16 308.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 570 0.000256 1024 0.1 2520 48384 10.5592 4.36966 106.793 130.224 252.108 252.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 570 0.000256 1024 0.1 2520 50176 10.4673 4.39014 155.595 130.858 301.474 301.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 570 0.000256 1024 0.1 2520 49152 10.4079 4.3528 102.543 129.575 247.046 247.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 570 0.000256 1024 0.1 2520 49536 10.4716 4.37882 176.191 130.251 321.463 321.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 570 0.000256 1024 0.1 2520 48384 10.5624 4.37536 123.661 130.157 268.925 269.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 570 0.000256 1024 0.1 2520 49920 10.4868 4.39507 168.275 130.865 314.186 314.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 570 0.000256 1024 0.1 2520 48640 10.6074 4.39261 119.735 130.983 265.883 266.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 570 0.000256 1024 0.1 2520 49152 10.4602 4.3687 210.753 130.094 355.838 355.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 570 0.000256 1024 0.1 2520 46080 10.5118 4.30899 129.985 128.131 273.102 273.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 570 0.000256 1024 0.1 2520 48000 10.4679 4.35558 203.723 129.066 347.779 347.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 570 0.000256 1024 0.1 2520 48000 10.4945 4.3543 140.94 129.205 285.16 285.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 570 0.000256 1024 0.1 2520 48384 10.5457 4.37062 200.226 130.083 345.389 345.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 570 0.000256 1024 0.1 2520 46592 10.7241 4.37443 130.863 130.265 276.397 276.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 570 0.000256 1024 0.1 2520 48000 10.4767 4.35187 193.387 129.216 337.599 337.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 570 0.000256 1024 0.1 2520 46080 10.6361 4.3465 123.922 129.249 268.326 268.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 570 0.000256 1024 0.1 2520 49152 10.4034 4.34995 189.16 129.572 333.655 333.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 570 0.000256 1024 0.1 2520 45056 10.4676 4.25984 119.115 126.97 260.976 261.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 570 0.000256 1024 0.1 2525 49664 10.4957 4.38214 157.234 130.798 303.077 303.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 570 0.000256 1024 0.1 2525 49280 10.5904 4.39706 138.713 130.694 284.56 284.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 570 0.000256 1024 0.1 2525 48640 10.6248 4.39382 90.7693 130.779 236.733 236.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 570 0.000256 1024 0.1 2525 49920 10.5315 4.40672 151.36 131.178 297.646 297.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 570 0.000256 1024 0.1 2525 49152 10.4648 4.36954 99.2212 130.214 244.438 244.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 570 0.000256 1024 0.1 2525 49280 10.4873 4.37846 159.2 130.015 304.247 304.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 570 0.000256 1024 0.1 2525 48384 10.5555 4.36915 102.096 130.109 247.305 247.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 570 0.000256 1024 0.1 2525 49152 10.5593 4.39021 159.025 130.744 304.884 305.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 570 0.000256 1024 0.1 2525 47104 10.5925 4.35274 102.891 129.435 247.44 247.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 570 0.000256 1024 0.1 2525 48384 10.5669 4.37658 174.641 130.059 319.809 319.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 570 0.000256 1024 0.1 2525 48384 10.5573 4.37658 126.765 130.119 271.985 272.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 570 0.000256 1024 0.1 2525 48640 10.6258 4.39629 170.156 130.756 316.099 316.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 570 0.000256 1024 0.1 2525 48640 10.6115 4.39261 120.589 130.882 266.64 266.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 570 0.000256 1024 0.1 2525 49152 10.4632 4.3688 206.2 130.172 351.373 351.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 570 0.000256 1024 0.1 2525 46080 10.5199 4.31261 131.385 128.163 274.547 274.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 570 0.000256 1024 0.1 2525 48000 10.4744 4.3535 201.151 129.034 345.181 345.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 570 0.000256 1024 0.1 2525 48000 10.4961 4.35597 138.451 129.186 282.656 282.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 570 0.000256 1024 0.1 2525 48384 10.5685 4.36922 196.392 130.135 341.624 341.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 570 0.000256 1024 0.1 2525 46592 10.7138 4.36995 127.558 130.264 273.07 273.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 570 0.000256 1024 0.1 2525 48000 10.4582 4.34586 189.687 129.061 333.718 333.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 570 0.000256 1024 0.1 2525 46080 10.6319 4.34906 123.765 129.27 268.18 268.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 570 0.000256 1024 0.1 2525 47104 10.5911 4.3561 179.277 129.453 323.836 323.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 570 0.000256 1024 0.1 2525 45056 10.4614 4.25984 117.483 126.871 259.243 259.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 570 0.000256 1024 0.1 2528 49152 10.552 4.38646 135.022 130.817 280.95 281.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 570 0.000256 1024 0.1 2528 49152 10.566 4.39088 91.3022 130.861 237.284 237.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 570 0.000256 1024 0.1 2528 49280 10.5844 4.39853 139.25 130.725 285.125 285.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 570 0.000256 1024 0.1 2528 48640 10.6227 4.39296 92.7707 130.885 238.831 238.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 570 0.000256 1024 0.1 2528 49152 10.6045 4.40669 151.545 131.151 297.875 298.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 570 0.000256 1024 0.1 2528 47616 10.6366 4.36998 97.0184 130.073 242.267 242.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 570 0.000256 1024 0.1 2528 48384 10.5692 4.37517 145.456 130.036 290.601 290.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 570 0.000256 1024 0.1 2528 48384 10.5511 4.37008 96.3076 130.115 241.505 241.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 570 0.000256 1024 0.1 2528 48384 10.5975 4.38067 81.9378 130.188 227.27 227.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 570 0.000256 1024 0.1 2528 49152 10.5642 4.38682 146.458 130.847 292.427 292.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 570 0.000256 1024 0.1 2528 47104 10.6026 4.35584 94.2086 129.568 238.899 239.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 570 0.000256 1024 0.1 2528 46080 10.5213 4.31216 78.7384 128.156 221.893 222.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 570 0.000256 1024 0.1 2528 48384 10.566 4.37706 208.495 130.057 353.666 353.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 570 0.000256 1024 0.1 2528 48384 10.566 4.37453 134.812 130.248 280.164 280.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 570 0.000256 1024 0.1 2528 48384 10.614 4.38454 113.822 130.271 259.259 259.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 570 0.000256 1024 0.1 2528 48640 10.6154 4.39648 196.835 130.753 342.769 342.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 570 0.000256 1024 0.1 2528 48640 10.6031 4.39069 135.031 130.864 281.054 281.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 570 0.000256 1024 0.1 2528 46080 10.6367 4.34787 108.32 129.375 252.844 252.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 570 0.000256 1024 0.1 2528 47616 10.6286 4.37018 181.677 130.186 327.03 327.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 570 0.000256 1024 0.1 2528 46080 10.5159 4.31318 118.944 128.283 262.222 262.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 570 0.000256 1024 0.1 2528 46080 10.7505 4.37555 105.194 130.47 250.955 251.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 570 0.000256 1024 0.1 2528 48000 10.4701 4.3561 183.636 129.049 327.678 327.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 570 0.000256 1024 0.1 2528 48000 10.4811 4.35571 127.624 129.284 271.918 272.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 570 0.000256 1024 0.1 2528 48000 10.5235 4.36275 110.181 129.333 254.567 254.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 570 0.000256 1024 0.1 2528 48384 10.5626 4.37117 175.862 130.225 321.181 321.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 570 0.000256 1024 0.1 2528 46592 10.7158 4.37043 121.293 130.263 266.814 266.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 570 0.000256 1024 0.1 2528 48384 10.6124 4.37664 106.725 131.688 253.569 253.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 570 0.000256 1024 0.1 2528 48000 10.4709 4.34906 172.831 129.201 317.018 317.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 570 0.000256 1024 0.1 2528 46080 10.6348 4.352 122.17 129.271 266.593 266.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 570 0.000256 1024 0.1 2528 40320 10.5564 4.18406 91.6297 124.357 230.892 231.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 570 0.000256 1024 0.1 2528 47104 10.6018 4.35222 171.91 129.45 316.482 316.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 570 0.000256 1024 0.1 2528 45056 10.4581 4.25802 115.81 126.844 257.53 257.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 570 0.000256 1024 0.1 2528 43008 10.3168 4.17245 101.161 124.298 240.115 240.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 570 0.000256 1024 0.1 2520 48128 10.6392 4.38682 135.977 130.7 281.871 282.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 570 0.000256 1024 0.1 2520 48128 10.6516 4.38637 89.6097 130.739 235.551 235.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 570 0.000256 1024 0.1 2520 48000 10.6846 4.39712 152.351 130.815 298.41 298.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 570 0.000256 1024 0.1 2520 47360 10.7067 4.39478 99.0246 130.868 245.16 245.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 570 0.000256 1024 0.1 2520 46080 10.6484 4.3488 81.8971 129.193 226.254 226.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 570 0.000256 1024 0.1 2520 48384 10.6775 4.41053 141.523 131.045 287.823 287.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 570 0.000256 1024 0.1 2520 47616 10.6242 4.36813 94.7574 130.215 240.13 240.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 570 0.000256 1024 0.1 2520 46080 10.7661 4.37318 77.2704 130.159 222.738 222.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 570 0.000256 1024 0.1 2520 47488 10.6679 4.37658 199.643 130.159 345.019 345.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 570 0.000256 1024 0.1 2520 46592 10.7232 4.36986 124.621 130.111 269.992 270.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 570 0.000256 1024 0.1 2520 45696 10.821 4.38448 101.504 130.206 247.079 247.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 570 0.000256 1024 0.1 2520 48128 10.6485 4.3855 186.724 130.739 332.663 332.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 570 0.000256 1024 0.1 2520 47104 10.5929 4.352 115.284 129.556 259.95 260.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 570 0.000256 1024 0.1 2520 46080 10.5275 4.3112 95.1333 128.265 238.408 238.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 570 0.000256 1024 0.1 2520 47232 10.69 4.37718 189.119 130.063 334.418 334.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 570 0.000256 1024 0.1 2520 46080 10.7511 4.37376 124.01 130.265 269.569 269.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 570 0.000256 1024 0.1 2520 44928 10.8688 4.38173 107.339 130.348 253.1 253.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 570 0.000256 1024 0.1 2520 46080 10.7718 4.37699 99.0699 130.468 244.851 244.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 570 0.000256 1024 0.1 2520 47360 10.712 4.39293 179.062 130.883 325.216 325.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 570 0.000256 1024 0.1 2520 46080 10.8125 4.39206 120.683 130.862 266.915 267.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 570 0.000256 1024 0.1 2520 46080 10.6344 4.35117 103.448 129.217 247.815 247.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 570 0.000256 1024 0.1 2520 46080 10.8389 4.40208 99.672 131.051 246.13 246.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 570 0.000256 1024 0.1 2520 47616 10.6345 4.36829 169.599 130.111 314.878 315.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 570 0.000256 1024 0.1 2520 46080 10.514 4.30928 120.596 128.16 263.744 263.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 570 0.000256 1024 0.1 2520 46080 10.7722 4.37478 100.752 130.433 246.495 246.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 570 0.000256 1024 0.1 2520 43008 10.3243 4.17808 91.536 124.319 230.522 230.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 570 0.000256 1024 0.1 2520 46400 10.6239 4.35414 172.096 129.183 316.424 316.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 570 0.000256 1024 0.1 2520 44800 10.7587 4.35776 118.153 129.327 262.765 262.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 570 0.000256 1024 0.1 2520 43200 10.9187 4.36403 98.6012 129.457 243.502 243.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 570 0.000256 1024 0.1 2520 44800 10.7869 4.3617 95.6818 129.566 240.564 240.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 570 0.000256 1024 0.1 2544 48640 10.602 4.38266 149.236 130.693 295.085 295.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 570 0.000256 1024 0.1 2544 48128 10.6522 4.38688 96.771 130.735 242.713 242.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 570 0.000256 1024 0.1 2544 47616 10.6288 4.37248 81.541 130.092 226.804 226.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 570 0.000256 1024 0.1 2544 48640 10.6327 4.39555 141.816 130.724 287.739 287.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 570 0.000256 1024 0.1 2544 48640 10.6084 4.39091 95.6462 130.781 241.591 241.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 570 0.000256 1024 0.1 2544 46080 10.6492 4.34762 76.5975 129.092 220.853 220.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 570 0.000256 1024 0.1 2544 48384 10.6597 4.40938 198.274 131.063 344.564 344.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 570 0.000256 1024 0.1 2544 47616 10.6325 4.37043 125.402 130.094 270.67 270.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 570 0.000256 1024 0.1 2544 46080 10.7694 4.37248 100.229 130.275 245.805 245.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 570 0.000256 1024 0.1 2544 46080 10.522 4.30922 86.4222 128.254 229.678 229.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 570 0.000256 1024 0.1 2544 47488 10.6657 4.37453 182.58 130.037 327.822 327.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 570 0.000256 1024 0.1 2544 46592 10.7225 4.37043 116.16 130.134 261.548 261.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 570 0.000256 1024 0.1 2544 45696 10.8268 4.37946 94.7465 130.311 240.43 240.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 570 0.000256 1024 0.1 2544 46592 10.7262 4.37402 87.2449 130.248 232.759 232.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 570 0.000256 1024 0.1 2544 48128 10.6529 4.38742 173.002 130.848 319.054 319.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 570 0.000256 1024 0.1 2544 47104 10.5908 4.3551 112.329 129.435 256.869 257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 570 0.000256 1024 0.1 2544 46080 10.5253 4.30925 91.7009 128.253 234.955 235.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 570 0.000256 1024 0.1 2544 45056 10.4678 4.25962 80.725 126.963 222.581 222.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 570 0.000256 1024 0.1 2544 47232 10.6926 4.37466 170.3 130.172 315.707 315.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 570 0.000256 1024 0.1 2544 46080 10.7634 4.37248 119.341 130.179 264.822 264.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 570 0.000256 1024 0.1 2544 44928 10.8678 4.37914 100.166 130.237 245.819 245.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 570 0.000256 1024 0.1 2544 46080 10.7759 4.37936 100.891 130.348 246.565 246.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 570 0.000256 1024 0.1 2544 48640 10.6132 4.38966 173.074 130.758 319.005 319.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 570 0.000256 1024 0.1 2544 48640 10.6192 4.39722 127.016 130.97 273.17 273.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 570 0.000256 1024 0.1 2544 46080 10.6409 4.34995 102.296 129.238 246.688 246.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 570 0.000256 1024 0.1 2544 46080 10.8541 4.40742 95.517 131.17 242.113 242.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 570 0.000256 1024 0.1 2550 48128 10.6305 4.3849 153.206 130.816 299.203 299.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 570 0.000256 1024 0.1 2550 48128 10.6558 4.38768 102.278 132.016 249.5 249.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 570 0.000256 1024 0.1 2550 47616 10.6234 4.37466 84.7075 130.218 230.088 230.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 570 0.000256 1024 0.1 2550 48000 10.6779 4.396 143.497 130.722 289.459 289.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 570 0.000256 1024 0.1 2550 47360 10.7121 4.39296 95.0378 130.856 241.17 241.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 570 0.000256 1024 0.1 2550 46080 10.646 4.34995 79.3066 129.201 223.666 223.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 570 0.000256 1024 0.1 2550 46080 10.8164 4.39008 69.751 130.849 215.973 216.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 570 0.000256 1024 0.1 2550 48384 10.6817 4.40211 197.122 131.045 343.42 343.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 570 0.000256 1024 0.1 2550 47616 10.6256 4.36845 122.987 130.212 268.356 268.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 570 0.000256 1024 0.1 2550 46080 10.7735 4.37658 99.4727 130.159 244.942 245.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 570 0.000256 1024 0.1 2550 46080 10.5295 4.31178 85.8328 128.161 229.004 229.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 570 0.000256 1024 0.1 2550 47488 10.6717 4.37629 179.398 130.04 324.65 324.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 570 0.000256 1024 0.1 2550 46592 10.7243 4.37558 113.442 130.092 258.794 258.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 570 0.000256 1024 0.1 2550 45696 10.8175 4.38086 93.4053 130.19 238.954 239.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 570 0.000256 1024 0.1 2550 46592 10.7207 4.37821 84.4534 130.388 230.102 230.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 570 0.000256 1024 0.1 2550 48128 10.6495 4.38547 175.637 130.861 321.7 321.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 570 0.000256 1024 0.1 2550 47104 10.6022 4.34995 109.648 129.539 254.303 254.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 570 0.000256 1024 0.1 2550 46080 10.5156 4.30861 95.1803 128.159 238.331 238.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 570 0.000256 1024 0.1 2550 45056 10.4667 4.25952 82.2388 126.871 224 224.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 570 0.000256 1024 0.1 2550 47232 10.6877 4.37658 180.358 130.058 325.649 325.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 570 0.000256 1024 0.1 2550 46080 10.7626 4.37139 126.883 130.141 272.323 272.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 570 0.000256 1024 0.1 2550 44928 10.8693 4.38189 104.302 130.221 249.94 250.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 570 0.000256 1024 0.1 2550 46080 10.7712 4.3793 100.369 130.443 246.13 246.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 570 0.000256 1024 0.1 2550 40320 10.5595 4.18166 79.7435 124.341 218.992 219.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 570 0.000256 1024 0.1 2550 47360 10.7062 4.39408 174.128 130.777 320.168 320.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 570 0.000256 1024 0.1 2550 46080 10.8134 4.39219 119.176 130.887 265.433 265.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 570 0.000256 1024 0.1 2550 46080 10.6324 4.35002 104.758 129.353 249.253 249.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 570 0.000256 1024 0.1 2550 46080 10.8502 4.4073 95.7646 131.078 242.265 242.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 570 0.000256 1024 0.1 2550 44800 10.7842 4.35482 91.2243 129.468 235.994 236.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 570 0.000256 1024 0.1 2520 48640 10.5935 4.38778 141.172 130.814 287.134 287.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 570 0.000256 1024 0.1 2520 48128 10.6524 4.38938 95.4609 130.753 241.421 241.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 570 0.000256 1024 0.1 2520 47616 10.6382 4.36838 78.59 130.097 223.859 224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 570 0.000256 1024 0.1 2520 47104 10.6075 4.35405 68.4777 129.468 213.078 213.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 570 0.000256 1024 0.1 2520 48640 10.639 4.39296 196.279 130.827 342.303 342.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 570 0.000256 1024 0.1 2520 48640 10.6281 4.3959 124.79 130.778 270.761 270.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 570 0.000256 1024 0.1 2520 46080 10.6528 4.34586 98.0613 129.11 242.336 242.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 570 0.000256 1024 0.1 2520 48640 10.6081 4.39245 88.1126 130.868 234.15 234.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 570 0.000256 1024 0.1 2520 48384 10.668 4.40541 179.856 131.152 326.247 326.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 570 0.000256 1024 0.1 2520 47616 10.6291 4.36634 114.108 130.095 259.361 259.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 570 0.000256 1024 0.1 2520 46080 10.7626 4.37328 92.82 130.265 238.39 238.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 570 0.000256 1024 0.1 2520 46080 10.5235 4.30669 84.0769 128.255 227.321 227.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 570 0.000256 1024 0.1 2520 46080 10.6348 4.34922 74.0093 129.252 218.41 218.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 570 0.000256 1024 0.1 2520 47488 10.6589 4.37632 169.07 130.162 314.43 314.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 570 0.000256 1024 0.1 2520 46592 10.7266 4.37043 108.661 130.135 254.059 254.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 570 0.000256 1024 0.1 2520 45696 10.8304 4.37798 89.3387 130.297 235.007 235.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 570 0.000256 1024 0.1 2520 46592 10.72 4.36941 76.207 130.371 221.829 221.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 570 0.000256 1024 0.1 2520 44800 10.509 4.26154 71.513 126.736 213.19 213.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 570 0.000256 1024 0.1 2520 48128 10.6488 4.38957 159.698 130.752 305.654 305.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 570 0.000256 1024 0.1 2520 47104 10.5919 4.352 106.889 129.54 251.536 251.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 570 0.000256 1024 0.1 2520 46080 10.527 4.30672 87.7739 128.148 230.921 231.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 570 0.000256 1024 0.1 2520 45056 10.4684 4.26474 79.8905 126.993 221.778 221.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 570 0.000256 1024 0.1 2520 46080 10.8612 4.40614 73.4312 131.083 219.944 220.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 570 0.000256 1024 0.1 2560 47616 10.6686 4.38298 139.135 130.804 285.163 285.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 570 0.000256 1024 0.1 2560 47104 10.7204 4.39059 90.9476 130.845 237.075 237.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 570 0.000256 1024 0.1 2560 46080 10.7476 4.37043 76.0285 130.184 221.497 221.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 570 0.000256 1024 0.1 2560 45056 10.7526 4.35232 65.5015 129.45 210.225 210.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 570 0.000256 1024 0.1 2560 48000 10.6877 4.3991 188.84 130.686 334.782 334.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 570 0.000256 1024 0.1 2560 47360 10.706 4.39296 116.956 130.746 262.97 263.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 570 0.000256 1024 0.1 2560 46080 10.6491 4.35082 94.8532 129.097 239.112 239.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 570 0.000256 1024 0.1 2560 46080 10.8131 4.39078 83.0032 130.852 229.223 229.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 570 0.000256 1024 0.1 2560 44800 10.76 4.3551 74.3933 129.297 218.969 219.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 570 0.000256 1024 0.1 2560 47616 10.7102 4.40582 173.353 131.168 319.805 319.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 570 0.000256 1024 0.1 2560 46080 10.7416 4.37043 109.172 130.185 254.637 254.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 570 0.000256 1024 0.1 2560 46080 10.7748 4.37453 90.1893 130.159 235.667 235.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 570 0.000256 1024 0.1 2560 43008 10.7591 4.30842 76.6757 128.177 220.086 220.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 570 0.000256 1024 0.1 2560 46080 10.6457 4.35021 72.3484 129.373 216.879 217.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 570 0.000256 1024 0.1 2560 47488 10.673 4.37619 162.226 130.163 307.603 307.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 570 0.000256 1024 0.1 2560 46592 10.7306 4.37248 104.836 130.238 250.343 250.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 570 0.000256 1024 0.1 2560 45696 10.821 4.38077 87.7537 130.206 233.331 233.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 570 0.000256 1024 0.1 2560 46592 10.7166 4.37046 80.5838 130.373 226.211 226.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 570 0.000256 1024 0.1 2560 44800 10.4988 4.26022 70.8087 126.852 212.585 212.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 570 0.000256 1024 0.1 2560 47104 10.7134 4.38947 156.209 130.737 302.216 302.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 570 0.000256 1024 0.1 2560 45056 10.7516 4.35178 102.03 129.448 246.746 246.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 570 0.000256 1024 0.1 2560 43008 10.763 4.31258 80.9033 128.161 224.302 224.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 570 0.000256 1024 0.1 2560 40960 10.7963 4.25779 72.4913 126.991 214.702 214.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 570 0.000256 1024 0.1 2560 46080 10.8471 4.40646 72.5397 131.165 219.13 219.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 570 0.000256 1024 0.1 2560 36864 10.8388 4.17405 58.1878 124.414 197.785 197.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 570 0.000256 1024 0.1 2560 45568 10.8652 4.4048 135.766 131.115 282.318 282.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 570 0.000256 1024 0.1 2560 45056 10.8655 4.38858 151.406 130.791 297.614 297.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 570 0.000256 1024 0.1 2560 45056 10.8963 4.3889 99.5442 130.74 245.737 245.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 570 0.000256 1024 0.1 2560 44544 10.8468 4.36912 82.7972 130.202 228.381 228.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 570 0.000256 1024 0.1 2560 43008 10.9058 4.35242 71.0763 129.419 215.925 216.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 570 0.000256 1024 0.1 2560 43520 11.0428 4.39702 65.9743 130.973 212.555 212.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 570 0.000256 1024 0.1 2560 43008 10.774 4.30922 61.5999 128.126 204.977 205.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 570 0.000256 1024 0.1 2560 43008 11.0037 4.36854 59.9281 130.255 205.718 205.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 570 0.000256 1024 0.1 2560 40960 10.7993 4.25984 56.9513 126.99 199.165 199.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 570 0.000256 1024 0.1 2520 46592 10.7154 4.37158 58.9145 130.368 204.537 204.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 570 0.000256 1024 0.1 2560 46592 10.7296 4.37043 59.2975 130.388 204.949 205.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 570 0.000256 1024 0.1 2550 44800 10.5051 4.26077 57.7766 126.845 199.551 199.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 570 0.000256 1024 0.1 2544 44800 10.5092 4.26189 57.7053 126.838 199.478 199.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 570 0.000256 1024 0.1 2528 47104 10.5985 4.3521 68.8911 129.448 213.453 213.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 570 0.000256 1024 0.1 2528 38400 10.7132 4.17738 80.0385 124.526 219.621 219.751
