Release 13.4 - xst O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: ALU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ALU.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ALU"
Output Format                      : NGC
Target Device                      : xc6slx16-2-csg324

---- Source Options
Top Module Name                    : ALU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================

INFO:Xst - Part-select index evaluated to out of bound value may lead to incorrect synthesis results; it is recommended not to use them in RTL

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/calvillo/Bureau/Compilateur/VHDL/Processeur/ACU.vhd" into library work
Parsing entity <ALU>.
Parsing architecture <Behavioral> of entity <alu>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <ALU> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ALU>.
    Related source file is "/home/calvillo/Bureau/Compilateur/VHDL/Processeur/ACU.vhd".
    Found 32-bit adder for signal <GND_4_o_GND_4_o_add_10_OUT> created at line 46.
    Found 32-bit subtractor for signal <GND_4_o_GND_4_o_sub_9_OUT<31:0>> created at line 47.
    Found 16x16-bit multiplier for signal <A[15]_B[15]_MuLt_6_OUT> created at line 48.
    Found 32-bit 7-to-1 multiplexer for signal <_n0069> created at line 44.
    Summary:
	inferred   1 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
	inferred  14 Multiplexer(s).
Unit <ALU> synthesized.

Synthesizing Unit <div_32u_32u>.
    Related source file is "".
    Found 64-bit adder for signal <n3436> created at line 0.
    Found 64-bit adder for signal <GND_5_o_b[31]_add_1_OUT> created at line 0.
    Found 63-bit adder for signal <n3440> created at line 0.
    Found 63-bit adder for signal <GND_5_o_b[31]_add_3_OUT> created at line 0.
    Found 62-bit adder for signal <n3444> created at line 0.
    Found 62-bit adder for signal <GND_5_o_b[31]_add_5_OUT> created at line 0.
    Found 61-bit adder for signal <n3448> created at line 0.
    Found 61-bit adder for signal <GND_5_o_b[31]_add_7_OUT> created at line 0.
    Found 60-bit adder for signal <n3452> created at line 0.
    Found 60-bit adder for signal <GND_5_o_b[31]_add_9_OUT> created at line 0.
    Found 59-bit adder for signal <n3456> created at line 0.
    Found 59-bit adder for signal <GND_5_o_b[31]_add_11_OUT> created at line 0.
    Found 58-bit adder for signal <n3460> created at line 0.
    Found 58-bit adder for signal <GND_5_o_b[31]_add_13_OUT> created at line 0.
    Found 57-bit adder for signal <n3464> created at line 0.
    Found 57-bit adder for signal <GND_5_o_b[31]_add_15_OUT> created at line 0.
    Found 56-bit adder for signal <n3468> created at line 0.
    Found 56-bit adder for signal <GND_5_o_b[31]_add_17_OUT> created at line 0.
    Found 55-bit adder for signal <n3472> created at line 0.
    Found 55-bit adder for signal <GND_5_o_b[31]_add_19_OUT> created at line 0.
    Found 54-bit adder for signal <n3476> created at line 0.
    Found 54-bit adder for signal <GND_5_o_b[31]_add_21_OUT> created at line 0.
    Found 53-bit adder for signal <n3480> created at line 0.
    Found 53-bit adder for signal <GND_5_o_b[31]_add_23_OUT> created at line 0.
    Found 52-bit adder for signal <n3484> created at line 0.
    Found 52-bit adder for signal <GND_5_o_b[31]_add_25_OUT> created at line 0.
    Found 51-bit adder for signal <n3488> created at line 0.
    Found 51-bit adder for signal <GND_5_o_b[31]_add_27_OUT> created at line 0.
    Found 50-bit adder for signal <n3492> created at line 0.
    Found 50-bit adder for signal <GND_5_o_b[31]_add_29_OUT> created at line 0.
    Found 49-bit adder for signal <n3496> created at line 0.
    Found 49-bit adder for signal <GND_5_o_b[31]_add_31_OUT> created at line 0.
    Found 48-bit adder for signal <n3500> created at line 0.
    Found 48-bit adder for signal <GND_5_o_b[31]_add_33_OUT> created at line 0.
    Found 47-bit adder for signal <n3504> created at line 0.
    Found 47-bit adder for signal <GND_5_o_b[31]_add_35_OUT> created at line 0.
    Found 46-bit adder for signal <n3508> created at line 0.
    Found 46-bit adder for signal <GND_5_o_b[31]_add_37_OUT> created at line 0.
    Found 45-bit adder for signal <n3512> created at line 0.
    Found 45-bit adder for signal <GND_5_o_b[31]_add_39_OUT> created at line 0.
    Found 44-bit adder for signal <n3516> created at line 0.
    Found 44-bit adder for signal <GND_5_o_b[31]_add_41_OUT> created at line 0.
    Found 43-bit adder for signal <n3520> created at line 0.
    Found 43-bit adder for signal <GND_5_o_b[31]_add_43_OUT> created at line 0.
    Found 42-bit adder for signal <n3524> created at line 0.
    Found 42-bit adder for signal <GND_5_o_b[31]_add_45_OUT> created at line 0.
    Found 41-bit adder for signal <n3528> created at line 0.
    Found 41-bit adder for signal <GND_5_o_b[31]_add_47_OUT> created at line 0.
    Found 40-bit adder for signal <n3532> created at line 0.
    Found 40-bit adder for signal <GND_5_o_b[31]_add_49_OUT> created at line 0.
    Found 39-bit adder for signal <n3536> created at line 0.
    Found 39-bit adder for signal <GND_5_o_b[31]_add_51_OUT> created at line 0.
    Found 38-bit adder for signal <n3540> created at line 0.
    Found 38-bit adder for signal <GND_5_o_b[31]_add_53_OUT> created at line 0.
    Found 37-bit adder for signal <n3544> created at line 0.
    Found 37-bit adder for signal <GND_5_o_b[31]_add_55_OUT> created at line 0.
    Found 36-bit adder for signal <n3548> created at line 0.
    Found 36-bit adder for signal <GND_5_o_b[31]_add_57_OUT> created at line 0.
    Found 35-bit adder for signal <n3552> created at line 0.
    Found 35-bit adder for signal <GND_5_o_b[31]_add_59_OUT> created at line 0.
    Found 34-bit adder for signal <n3556> created at line 0.
    Found 34-bit adder for signal <GND_5_o_b[31]_add_61_OUT> created at line 0.
    Found 33-bit adder for signal <n3560> created at line 0.
    Found 33-bit adder for signal <GND_5_o_b[31]_add_63_OUT> created at line 0.
    Found 64-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 63-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 62-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 61-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 60-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 59-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 58-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 57-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 56-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 55-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 54-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 53-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 52-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 51-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 50-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 49-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 48-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 47-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 46-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 45-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 44-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 43-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 42-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 41-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 40-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 39-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 38-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  64 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 993 Multiplexer(s).
Unit <div_32u_32u> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 65
 32-bit addsub                                         : 1
 33-bit adder                                          : 2
 34-bit adder                                          : 2
 35-bit adder                                          : 2
 36-bit adder                                          : 2
 37-bit adder                                          : 2
 38-bit adder                                          : 2
 39-bit adder                                          : 2
 40-bit adder                                          : 2
 41-bit adder                                          : 2
 42-bit adder                                          : 2
 43-bit adder                                          : 2
 44-bit adder                                          : 2
 45-bit adder                                          : 2
 46-bit adder                                          : 2
 47-bit adder                                          : 2
 48-bit adder                                          : 2
 49-bit adder                                          : 2
 50-bit adder                                          : 2
 51-bit adder                                          : 2
 52-bit adder                                          : 2
 53-bit adder                                          : 2
 54-bit adder                                          : 2
 55-bit adder                                          : 2
 56-bit adder                                          : 2
 57-bit adder                                          : 2
 58-bit adder                                          : 2
 59-bit adder                                          : 2
 60-bit adder                                          : 2
 61-bit adder                                          : 2
 62-bit adder                                          : 2
 63-bit adder                                          : 2
 64-bit adder                                          : 2
# Comparators                                          : 33
 32-bit comparator lessequal                           : 1
 33-bit comparator lessequal                           : 1
 34-bit comparator lessequal                           : 1
 35-bit comparator lessequal                           : 1
 36-bit comparator lessequal                           : 1
 37-bit comparator lessequal                           : 1
 38-bit comparator lessequal                           : 1
 39-bit comparator lessequal                           : 1
 40-bit comparator lessequal                           : 1
 41-bit comparator lessequal                           : 1
 42-bit comparator lessequal                           : 1
 43-bit comparator lessequal                           : 1
 44-bit comparator lessequal                           : 1
 45-bit comparator lessequal                           : 1
 46-bit comparator lessequal                           : 1
 47-bit comparator lessequal                           : 1
 48-bit comparator lessequal                           : 1
 49-bit comparator lessequal                           : 1
 50-bit comparator lessequal                           : 1
 51-bit comparator lessequal                           : 1
 52-bit comparator lessequal                           : 1
 53-bit comparator lessequal                           : 1
 54-bit comparator lessequal                           : 1
 55-bit comparator lessequal                           : 1
 56-bit comparator lessequal                           : 1
 57-bit comparator lessequal                           : 1
 58-bit comparator lessequal                           : 1
 59-bit comparator lessequal                           : 1
 60-bit comparator lessequal                           : 1
 61-bit comparator lessequal                           : 1
 62-bit comparator lessequal                           : 1
 63-bit comparator lessequal                           : 1
 64-bit comparator lessequal                           : 1
# Multiplexers                                         : 1007
 1-bit 2-to-1 multiplexer                              : 997
 32-bit 2-to-1 multiplexer                             : 10

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 33
 32-bit adder carry in                                 : 32
 32-bit addsub                                         : 1
# Comparators                                          : 33
 32-bit comparator lessequal                           : 1
 33-bit comparator lessequal                           : 1
 34-bit comparator lessequal                           : 1
 35-bit comparator lessequal                           : 1
 36-bit comparator lessequal                           : 1
 37-bit comparator lessequal                           : 1
 38-bit comparator lessequal                           : 1
 39-bit comparator lessequal                           : 1
 40-bit comparator lessequal                           : 1
 41-bit comparator lessequal                           : 1
 42-bit comparator lessequal                           : 1
 43-bit comparator lessequal                           : 1
 44-bit comparator lessequal                           : 1
 45-bit comparator lessequal                           : 1
 46-bit comparator lessequal                           : 1
 47-bit comparator lessequal                           : 1
 48-bit comparator lessequal                           : 1
 49-bit comparator lessequal                           : 1
 50-bit comparator lessequal                           : 1
 51-bit comparator lessequal                           : 1
 52-bit comparator lessequal                           : 1
 53-bit comparator lessequal                           : 1
 54-bit comparator lessequal                           : 1
 55-bit comparator lessequal                           : 1
 56-bit comparator lessequal                           : 1
 57-bit comparator lessequal                           : 1
 58-bit comparator lessequal                           : 1
 59-bit comparator lessequal                           : 1
 60-bit comparator lessequal                           : 1
 61-bit comparator lessequal                           : 1
 62-bit comparator lessequal                           : 1
 63-bit comparator lessequal                           : 1
 64-bit comparator lessequal                           : 1
# Multiplexers                                         : 1007
 1-bit 2-to-1 multiplexer                              : 997
 32-bit 2-to-1 multiplexer                             : 10

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ALU> ...

Optimizing unit <div_32u_32u> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ALU, actual ratio is 22.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ALU.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2754
#      GND                         : 1
#      INV                         : 14
#      LUT2                        : 17
#      LUT3                        : 225
#      LUT4                        : 533
#      LUT5                        : 414
#      LUT6                        : 323
#      MUXCY                       : 712
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 513
# IO Buffers                       : 56
#      IBUF                        : 36
#      OBUF                        : 20
# DSPs                             : 1
#      DSP48A1                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-2 


Slice Logic Utilization: 
 Number of Slice LUTs:                 1526  out of   9112    16%  
    Number used as Logic:              1526  out of   9112    16%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1526
   Number with an unused Flip Flop:    1526  out of   1526   100%  
   Number with an unused LUT:             0  out of   1526     0%  
   Number of fully used LUT-FF pairs:     0  out of   1526     0%  
   Number of unique control sets:         0

IO Utilization: 
 Number of IOs:                          56
 Number of bonded IOBs:                  56  out of    232    24%  

Specific Feature Utilization:
 Number of DSP48A1s:                      1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 141.852ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 755007499802393170148643362513183948942782496768 / 20
-------------------------------------------------------------------------
Delay:               141.852ns (Levels of Logic = 182)
  Source:            B<10> (PAD)
  Destination:       Z (PAD)

  Data Path: B<10> to Z
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            77   1.328   2.486  B_10_IBUF (B_10_IBUF)
     LUT6:I0->O            1   0.254   0.790  GND_4_o_GND_4_o_div_4/Mmux_a[0]_GND_5_o_MUX_500_o12421 (GND_4_o_GND_4_o_div_4/Mmux_a[0]_GND_5_o_MUX_500_o1242)
     LUT6:I4->O            8   0.250   1.220  GND_4_o_GND_4_o_div_4/o<29>3 (GND_4_o_GND_4_o_div_4_OUT<29>)
     LUT4:I0->O            3   0.254   1.042  GND_4_o_GND_4_o_div_4/Mmux_a[0]_GND_5_o_MUX_500_o1241 (GND_4_o_GND_4_o_div_4/a[31]_GND_5_o_MUX_469_o)
     LUT5:I1->O            0   0.254   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<28>_lutdi1 (GND_4_o_GND_4_o_div_4/Mcompar_o<28>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<28>_cy<1> (GND_4_o_GND_4_o_div_4/Mcompar_o<28>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<28>_cy<2> (GND_4_o_GND_4_o_div_4/Mcompar_o<28>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<28>_cy<3> (GND_4_o_GND_4_o_div_4/Mcompar_o<28>_cy<3>)
     MUXCY:CI->O          10   0.235   1.438  GND_4_o_GND_4_o_div_4/Mcompar_o<28>_cy<4> (GND_4_o_GND_4_o_div_4_OUT<28>)
     LUT5:I0->O            4   0.254   1.080  GND_4_o_GND_4_o_div_4/Mmux_a[0]_GND_5_o_MUX_620_o1231 (GND_4_o_GND_4_o_div_4/a[30]_GND_5_o_MUX_590_o)
     LUT4:I0->O            0   0.254   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<27>_lutdi1 (GND_4_o_GND_4_o_div_4/Mcompar_o<27>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<27>_cy<1> (GND_4_o_GND_4_o_div_4/Mcompar_o<27>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<27>_cy<2> (GND_4_o_GND_4_o_div_4/Mcompar_o<27>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<27>_cy<3> (GND_4_o_GND_4_o_div_4/Mcompar_o<27>_cy<3>)
     MUXCY:CI->O          16   0.235   1.637  GND_4_o_GND_4_o_div_4/Mcompar_o<27>_cy<4> (GND_4_o_GND_4_o_div_4_OUT<27>)
     LUT6:I0->O            7   0.254   1.186  GND_4_o_GND_4_o_div_4/Mmux_a[0]_GND_5_o_MUX_738_o1231 (GND_4_o_GND_4_o_div_4/a[30]_GND_5_o_MUX_708_o)
     LUT5:I1->O            1   0.254   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<26>_lut<2> (GND_4_o_GND_4_o_div_4/Mcompar_o<26>_lut<2>)
     MUXCY:S->O            1   0.215   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<26>_cy<2> (GND_4_o_GND_4_o_div_4/Mcompar_o<26>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<26>_cy<3> (GND_4_o_GND_4_o_div_4/Mcompar_o<26>_cy<3>)
     MUXCY:CI->O          20   0.235   1.741  GND_4_o_GND_4_o_div_4/Mcompar_o<26>_cy<4> (GND_4_o_GND_4_o_div_4_OUT<26>)
     LUT6:I0->O            5   0.254   1.117  GND_4_o_GND_4_o_div_4/Mmux_a[0]_GND_5_o_MUX_854_o1201 (GND_4_o_GND_4_o_div_4/a[28]_GND_5_o_MUX_826_o)
     LUT4:I0->O            0   0.254   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<25>_lutdi1 (GND_4_o_GND_4_o_div_4/Mcompar_o<25>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<25>_cy<1> (GND_4_o_GND_4_o_div_4/Mcompar_o<25>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<25>_cy<2> (GND_4_o_GND_4_o_div_4/Mcompar_o<25>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<25>_cy<3> (GND_4_o_GND_4_o_div_4/Mcompar_o<25>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<25>_cy<4> (GND_4_o_GND_4_o_div_4/Mcompar_o<25>_cy<4>)
     MUXCY:CI->O          25   0.235   1.858  GND_4_o_GND_4_o_div_4/Mcompar_o<25>_cy<5> (GND_4_o_GND_4_o_div_4_OUT<25>)
     LUT6:I0->O            6   0.254   1.152  GND_4_o_GND_4_o_div_4/Mmux_a[0]_GND_5_o_MUX_968_o1191 (GND_4_o_GND_4_o_div_4/a[27]_GND_5_o_MUX_941_o)
     LUT4:I0->O            0   0.254   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<24>_lutdi1 (GND_4_o_GND_4_o_div_4/Mcompar_o<24>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<24>_cy<1> (GND_4_o_GND_4_o_div_4/Mcompar_o<24>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<24>_cy<2> (GND_4_o_GND_4_o_div_4/Mcompar_o<24>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<24>_cy<3> (GND_4_o_GND_4_o_div_4/Mcompar_o<24>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<24>_cy<4> (GND_4_o_GND_4_o_div_4/Mcompar_o<24>_cy<4>)
     MUXCY:CI->O          25   0.235   1.858  GND_4_o_GND_4_o_div_4/Mcompar_o<24>_cy<5> (GND_4_o_GND_4_o_div_4_OUT<24>)
     LUT6:I0->O            6   0.254   1.152  GND_4_o_GND_4_o_div_4/Mmux_a[0]_GND_5_o_MUX_1080_o1181 (GND_4_o_GND_4_o_div_4/a[26]_GND_5_o_MUX_1054_o)
     LUT4:I0->O            0   0.254   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<23>_lutdi1 (GND_4_o_GND_4_o_div_4/Mcompar_o<23>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<23>_cy<1> (GND_4_o_GND_4_o_div_4/Mcompar_o<23>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<23>_cy<2> (GND_4_o_GND_4_o_div_4/Mcompar_o<23>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<23>_cy<3> (GND_4_o_GND_4_o_div_4/Mcompar_o<23>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<23>_cy<4> (GND_4_o_GND_4_o_div_4/Mcompar_o<23>_cy<4>)
     MUXCY:CI->O          31   0.235   1.958  GND_4_o_GND_4_o_div_4/Mcompar_o<23>_cy<5> (GND_4_o_GND_4_o_div_4_OUT<23>)
     LUT6:I0->O            6   0.254   1.152  GND_4_o_GND_4_o_div_4/Mmux_a[0]_GND_5_o_MUX_1190_o1171 (GND_4_o_GND_4_o_div_4/a[25]_GND_5_o_MUX_1165_o)
     LUT4:I0->O            0   0.254   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<22>_lutdi1 (GND_4_o_GND_4_o_div_4/Mcompar_o<22>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<22>_cy<1> (GND_4_o_GND_4_o_div_4/Mcompar_o<22>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<22>_cy<2> (GND_4_o_GND_4_o_div_4/Mcompar_o<22>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<22>_cy<3> (GND_4_o_GND_4_o_div_4/Mcompar_o<22>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<22>_cy<4> (GND_4_o_GND_4_o_div_4/Mcompar_o<22>_cy<4>)
     MUXCY:CI->O          33   0.235   1.992  GND_4_o_GND_4_o_div_4/Mcompar_o<22>_cy<5> (GND_4_o_GND_4_o_div_4_OUT<22>)
     LUT6:I0->O            6   0.254   1.152  GND_4_o_GND_4_o_div_4/Mmux_a[0]_GND_5_o_MUX_1298_o1161 (GND_4_o_GND_4_o_div_4/a[24]_GND_5_o_MUX_1274_o)
     LUT4:I0->O            0   0.254   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<21>_lutdi1 (GND_4_o_GND_4_o_div_4/Mcompar_o<21>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<21>_cy<1> (GND_4_o_GND_4_o_div_4/Mcompar_o<21>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<21>_cy<2> (GND_4_o_GND_4_o_div_4/Mcompar_o<21>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<21>_cy<3> (GND_4_o_GND_4_o_div_4/Mcompar_o<21>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<21>_cy<4> (GND_4_o_GND_4_o_div_4/Mcompar_o<21>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<21>_cy<5> (GND_4_o_GND_4_o_div_4/Mcompar_o<21>_cy<5>)
     MUXCY:CI->O          35   0.235   2.025  GND_4_o_GND_4_o_div_4/Mcompar_o<21>_cy<6> (GND_4_o_GND_4_o_div_4_OUT<21>)
     LUT6:I0->O            6   0.254   1.152  GND_4_o_GND_4_o_div_4/Mmux_a[0]_GND_5_o_MUX_1404_o1151 (GND_4_o_GND_4_o_div_4/a[23]_GND_5_o_MUX_1381_o)
     LUT4:I0->O            0   0.254   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<20>_lutdi1 (GND_4_o_GND_4_o_div_4/Mcompar_o<20>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<20>_cy<1> (GND_4_o_GND_4_o_div_4/Mcompar_o<20>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<20>_cy<2> (GND_4_o_GND_4_o_div_4/Mcompar_o<20>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<20>_cy<3> (GND_4_o_GND_4_o_div_4/Mcompar_o<20>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<20>_cy<4> (GND_4_o_GND_4_o_div_4/Mcompar_o<20>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<20>_cy<5> (GND_4_o_GND_4_o_div_4/Mcompar_o<20>_cy<5>)
     MUXCY:CI->O          39   0.235   2.092  GND_4_o_GND_4_o_div_4/Mcompar_o<20>_cy<6> (GND_4_o_GND_4_o_div_4_OUT<20>)
     LUT6:I0->O            6   0.254   1.152  GND_4_o_GND_4_o_div_4/Mmux_a[0]_GND_5_o_MUX_1508_o1141 (GND_4_o_GND_4_o_div_4/a[22]_GND_5_o_MUX_1486_o)
     LUT4:I0->O            0   0.254   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<19>_lutdi1 (GND_4_o_GND_4_o_div_4/Mcompar_o<19>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<19>_cy<1> (GND_4_o_GND_4_o_div_4/Mcompar_o<19>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<19>_cy<2> (GND_4_o_GND_4_o_div_4/Mcompar_o<19>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<19>_cy<3> (GND_4_o_GND_4_o_div_4/Mcompar_o<19>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<19>_cy<4> (GND_4_o_GND_4_o_div_4/Mcompar_o<19>_cy<4>)
     MUXCY:CI->O           1   0.235   0.682  GND_4_o_GND_4_o_div_4/Mcompar_o<19>_cy<5> (GND_4_o_GND_4_o_div_4/Mcompar_o<19>_cy<5>)
     LUT6:I5->O           42   0.254   2.142  GND_4_o_GND_4_o_div_4/Mcompar_o<19>_cy<6> (GND_4_o_GND_4_o_div_4_OUT<19>)
     LUT6:I0->O            5   0.254   1.117  GND_4_o_GND_4_o_div_4/Mmux_a[0]_GND_5_o_MUX_1610_o1131 (GND_4_o_GND_4_o_div_4/a[21]_GND_5_o_MUX_1589_o)
     LUT4:I0->O            0   0.254   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<18>_lutdi1 (GND_4_o_GND_4_o_div_4/Mcompar_o<18>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<18>_cy<1> (GND_4_o_GND_4_o_div_4/Mcompar_o<18>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<18>_cy<2> (GND_4_o_GND_4_o_div_4/Mcompar_o<18>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<18>_cy<3> (GND_4_o_GND_4_o_div_4/Mcompar_o<18>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<18>_cy<4> (GND_4_o_GND_4_o_div_4/Mcompar_o<18>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<18>_cy<5> (GND_4_o_GND_4_o_div_4/Mcompar_o<18>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<18>_cy<6> (GND_4_o_GND_4_o_div_4/Mcompar_o<18>_cy<6>)
     MUXCY:CI->O          37   0.235   2.059  GND_4_o_GND_4_o_div_4/Mcompar_o<18>_cy<7> (GND_4_o_GND_4_o_div_4_OUT<18>)
     LUT6:I0->O            6   0.254   1.152  GND_4_o_GND_4_o_div_4/Mmux_a[0]_GND_5_o_MUX_1710_o1121 (GND_4_o_GND_4_o_div_4/a[20]_GND_5_o_MUX_1690_o)
     LUT4:I0->O            0   0.254   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<17>_lutdi1 (GND_4_o_GND_4_o_div_4/Mcompar_o<17>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<17>_cy<1> (GND_4_o_GND_4_o_div_4/Mcompar_o<17>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<17>_cy<2> (GND_4_o_GND_4_o_div_4/Mcompar_o<17>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<17>_cy<3> (GND_4_o_GND_4_o_div_4/Mcompar_o<17>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<17>_cy<4> (GND_4_o_GND_4_o_div_4/Mcompar_o<17>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<17>_cy<5> (GND_4_o_GND_4_o_div_4/Mcompar_o<17>_cy<5>)
     MUXCY:CI->O          18   0.235   1.235  GND_4_o_GND_4_o_div_4/Mcompar_o<17>_cy<6> (GND_4_o_GND_4_o_div_4/Mcompar_o<17>_cy<6>)
     LUT4:I3->O           26   0.254   1.696  GND_4_o_GND_4_o_div_4/Mcompar_o<17>_cy<7> (GND_4_o_GND_4_o_div_4_OUT<17>)
     LUT4:I0->O            3   0.254   0.994  GND_4_o_GND_4_o_div_4/Mmux_a[0]_GND_5_o_MUX_1808_o191 (GND_4_o_GND_4_o_div_4/a[18]_GND_5_o_MUX_1790_o)
     LUT4:I1->O            1   0.235   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<16>_lut<1> (GND_4_o_GND_4_o_div_4/Mcompar_o<16>_lut<1>)
     MUXCY:S->O            1   0.215   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<16>_cy<1> (GND_4_o_GND_4_o_div_4/Mcompar_o<16>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<16>_cy<2> (GND_4_o_GND_4_o_div_4/Mcompar_o<16>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<16>_cy<3> (GND_4_o_GND_4_o_div_4/Mcompar_o<16>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<16>_cy<4> (GND_4_o_GND_4_o_div_4/Mcompar_o<16>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<16>_cy<5> (GND_4_o_GND_4_o_div_4/Mcompar_o<16>_cy<5>)
     MUXCY:CI->O           4   0.235   0.804  GND_4_o_GND_4_o_div_4/Mcompar_o<16>_cy<6> (GND_4_o_GND_4_o_div_4/Mcompar_o<16>_cy<6>)
     LUT5:I4->O           53   0.254   2.299  GND_4_o_GND_4_o_div_4/Mcompar_o<16>_cy<7> (GND_4_o_GND_4_o_div_4_OUT<16>)
     LUT6:I0->O            6   0.254   1.152  GND_4_o_GND_4_o_div_4/Mmux_a[0]_GND_5_o_MUX_1904_o191 (GND_4_o_GND_4_o_div_4/a[18]_GND_5_o_MUX_1886_o)
     LUT4:I0->O            0   0.254   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<15>_lutdi1 (GND_4_o_GND_4_o_div_4/Mcompar_o<15>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<15>_cy<1> (GND_4_o_GND_4_o_div_4/Mcompar_o<15>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<15>_cy<2> (GND_4_o_GND_4_o_div_4/Mcompar_o<15>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<15>_cy<3> (GND_4_o_GND_4_o_div_4/Mcompar_o<15>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<15>_cy<4> (GND_4_o_GND_4_o_div_4/Mcompar_o<15>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<15>_cy<5> (GND_4_o_GND_4_o_div_4/Mcompar_o<15>_cy<5>)
     MUXCY:CI->O           1   0.235   0.910  GND_4_o_GND_4_o_div_4/Mcompar_o<15>_cy<6> (GND_4_o_GND_4_o_div_4/Mcompar_o<15>_cy<6>)
     LUT6:I3->O           54   0.235   2.307  GND_4_o_GND_4_o_div_4/Mcompar_o<15>_cy<7> (GND_4_o_GND_4_o_div_4_OUT<15>)
     LUT6:I0->O            4   0.254   1.080  GND_4_o_GND_4_o_div_4/Mmux_a[0]_GND_5_o_MUX_1998_o181 (GND_4_o_GND_4_o_div_4/a[17]_GND_5_o_MUX_1981_o)
     LUT4:I0->O            0   0.254   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<14>_lutdi1 (GND_4_o_GND_4_o_div_4/Mcompar_o<14>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<14>_cy<1> (GND_4_o_GND_4_o_div_4/Mcompar_o<14>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<14>_cy<2> (GND_4_o_GND_4_o_div_4/Mcompar_o<14>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<14>_cy<3> (GND_4_o_GND_4_o_div_4/Mcompar_o<14>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<14>_cy<4> (GND_4_o_GND_4_o_div_4/Mcompar_o<14>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<14>_cy<5> (GND_4_o_GND_4_o_div_4/Mcompar_o<14>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<14>_cy<6> (GND_4_o_GND_4_o_div_4/Mcompar_o<14>_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<14>_cy<7> (GND_4_o_GND_4_o_div_4/Mcompar_o<14>_cy<7>)
     MUXCY:CI->O          42   0.235   2.142  GND_4_o_GND_4_o_div_4/Mcompar_o<14>_cy<8> (GND_4_o_GND_4_o_div_4_OUT<14>)
     LUT6:I0->O            4   0.254   1.080  GND_4_o_GND_4_o_div_4/Mmux_a[0]_GND_5_o_MUX_2090_o171 (GND_4_o_GND_4_o_div_4/a[16]_GND_5_o_MUX_2074_o)
     LUT4:I0->O            0   0.254   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<13>_lutdi1 (GND_4_o_GND_4_o_div_4/Mcompar_o<13>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<13>_cy<1> (GND_4_o_GND_4_o_div_4/Mcompar_o<13>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<13>_cy<2> (GND_4_o_GND_4_o_div_4/Mcompar_o<13>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<13>_cy<3> (GND_4_o_GND_4_o_div_4/Mcompar_o<13>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<13>_cy<4> (GND_4_o_GND_4_o_div_4/Mcompar_o<13>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<13>_cy<5> (GND_4_o_GND_4_o_div_4/Mcompar_o<13>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<13>_cy<6> (GND_4_o_GND_4_o_div_4/Mcompar_o<13>_cy<6>)
     MUXCY:CI->O          39   0.235   1.745  GND_4_o_GND_4_o_div_4/Mcompar_o<13>_cy<7> (GND_4_o_GND_4_o_div_4/Mcompar_o<13>_cy<7>)
     LUT5:I3->O            6   0.250   1.306  GND_4_o_GND_4_o_div_4/Mmux_a[0]_GND_5_o_MUX_2180_o1191 (GND_4_o_GND_4_o_div_4/a[27]_GND_5_o_MUX_2153_o)
     LUT5:I0->O            0   0.254   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<12>_lutdi7 (GND_4_o_GND_4_o_div_4/Mcompar_o<12>_lutdi7)
     MUXCY:DI->O          26   0.393   1.528  GND_4_o_GND_4_o_div_4/Mcompar_o<12>_cy<7> (GND_4_o_GND_4_o_div_4/Mcompar_o<12>_cy<7>)
     LUT6:I4->O            6   0.250   1.306  GND_4_o_GND_4_o_div_4/Mmux_a[0]_GND_5_o_MUX_2268_o1181 (GND_4_o_GND_4_o_div_4/a[26]_GND_5_o_MUX_2242_o)
     LUT5:I0->O            0   0.254   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<11>_lutdi7 (GND_4_o_GND_4_o_div_4/Mcompar_o<11>_lutdi7)
     MUXCY:DI->O           2   0.393   0.726  GND_4_o_GND_4_o_div_4/Mcompar_o<11>_cy<7> (GND_4_o_GND_4_o_div_4/Mcompar_o<11>_cy<7>)
     LUT5:I4->O           67   0.254   2.383  GND_4_o_GND_4_o_div_4/Mcompar_o<11>_cy<8> (GND_4_o_GND_4_o_div_4_OUT<11>)
     LUT5:I0->O            6   0.254   1.306  GND_4_o_GND_4_o_div_4/Mmux_a[0]_GND_5_o_MUX_2354_o1171 (GND_4_o_GND_4_o_div_4/a[25]_GND_5_o_MUX_2329_o)
     LUT5:I0->O            0   0.254   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<10>_lutdi7 (GND_4_o_GND_4_o_div_4/Mcompar_o<10>_lutdi7)
     MUXCY:DI->O           2   0.393   0.726  GND_4_o_GND_4_o_div_4/Mcompar_o<10>_cy<7> (GND_4_o_GND_4_o_div_4/Mcompar_o<10>_cy<7>)
     LUT6:I5->O            1   0.254   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<10>_cy<8>_G (N9)
     MUXF7:I1->O          71   0.175   2.414  GND_4_o_GND_4_o_div_4/Mcompar_o<10>_cy<8> (GND_4_o_GND_4_o_div_4_OUT<10>)
     LUT5:I0->O            8   0.254   1.374  GND_4_o_GND_4_o_div_4/Mmux_a[0]_GND_5_o_MUX_2438_o1231 (GND_4_o_GND_4_o_div_4/a[30]_GND_5_o_MUX_2408_o)
     LUT5:I0->O            0   0.254   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<9>_lutdi8 (GND_4_o_GND_4_o_div_4/Mcompar_o<9>_lutdi8)
     MUXCY:DI->O           1   0.181   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<9>_cy<8> (GND_4_o_GND_4_o_div_4/Mcompar_o<9>_cy<8>)
     MUXCY:CI->O          52   0.235   2.267  GND_4_o_GND_4_o_div_4/Mcompar_o<9>_cy<9> (GND_4_o_GND_4_o_div_4_OUT<9>)
     LUT5:I0->O            4   0.254   1.234  GND_4_o_GND_4_o_div_4/Mmux_a[0]_GND_5_o_MUX_2520_o1171 (GND_4_o_GND_4_o_div_4/a[25]_GND_5_o_MUX_2495_o)
     LUT5:I0->O            1   0.254   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<8>_lut<8> (GND_4_o_GND_4_o_div_4/Mcompar_o<8>_lut<8>)
     MUXCY:S->O           49   0.427   1.912  GND_4_o_GND_4_o_div_4/Mcompar_o<8>_cy<8> (GND_4_o_GND_4_o_div_4/Mcompar_o<8>_cy<8>)
     LUT5:I3->O            6   0.250   1.306  GND_4_o_GND_4_o_div_4/Mmux_a[0]_GND_5_o_MUX_2600_o1161 (GND_4_o_GND_4_o_div_4/a[24]_GND_5_o_MUX_2576_o)
     LUT5:I0->O            1   0.254   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<7>_lut<8> (GND_4_o_GND_4_o_div_4/Mcompar_o<7>_lut<8>)
     MUXCY:S->O           36   0.427   1.695  GND_4_o_GND_4_o_div_4/Mcompar_o<7>_cy<8> (GND_4_o_GND_4_o_div_4/Mcompar_o<7>_cy<8>)
     LUT6:I4->O            6   0.250   1.306  GND_4_o_GND_4_o_div_4/Mmux_a[0]_GND_5_o_MUX_2678_o1151 (GND_4_o_GND_4_o_div_4/a[23]_GND_5_o_MUX_2655_o)
     LUT5:I0->O            1   0.254   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<6>_lut<8> (GND_4_o_GND_4_o_div_4/Mcompar_o<6>_lut<8>)
     MUXCY:S->O            5   0.427   0.841  GND_4_o_GND_4_o_div_4/Mcompar_o<6>_cy<8> (GND_4_o_GND_4_o_div_4/Mcompar_o<6>_cy<8>)
     LUT5:I4->O           85   0.254   2.523  GND_4_o_GND_4_o_div_4/Mcompar_o<6>_cy<9> (GND_4_o_GND_4_o_div_4_OUT<6>)
     LUT5:I0->O            6   0.254   1.306  GND_4_o_GND_4_o_div_4/Mmux_a[0]_GND_5_o_MUX_2754_o1141 (GND_4_o_GND_4_o_div_4/a[22]_GND_5_o_MUX_2732_o)
     LUT5:I0->O            1   0.254   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<5>_lut<8> (GND_4_o_GND_4_o_div_4/Mcompar_o<5>_lut<8>)
     MUXCY:S->O            1   0.427   0.682  GND_4_o_GND_4_o_div_4/Mcompar_o<5>_cy<8> (GND_4_o_GND_4_o_div_4/Mcompar_o<5>_cy<8>)
     LUT6:I5->O           85   0.254   2.523  GND_4_o_GND_4_o_div_4/Mcompar_o<5>_cy<9> (GND_4_o_GND_4_o_div_4_OUT<5>)
     LUT5:I0->O            6   0.254   1.306  GND_4_o_GND_4_o_div_4/Mmux_a[0]_GND_5_o_MUX_2828_o1231 (GND_4_o_GND_4_o_div_4/a[30]_GND_5_o_MUX_2798_o)
     LUT5:I0->O            0   0.254   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<4>_lutdi9 (GND_4_o_GND_4_o_div_4/Mcompar_o<4>_lutdi9)
     MUXCY:DI->O           1   0.181   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<4>_cy<9> (GND_4_o_GND_4_o_div_4/Mcompar_o<4>_cy<9>)
     MUXCY:CI->O          62   0.235   2.344  GND_4_o_GND_4_o_div_4/Mcompar_o<4>_cy<10> (GND_4_o_GND_4_o_div_4_OUT<4>)
     LUT5:I0->O            4   0.254   1.234  GND_4_o_GND_4_o_div_4/Mmux_a[0]_GND_5_o_MUX_2900_o1121 (GND_4_o_GND_4_o_div_4/a[20]_GND_5_o_MUX_2880_o)
     LUT5:I0->O            1   0.254   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<3>_lut<8> (GND_4_o_GND_4_o_div_4/Mcompar_o<3>_lut<8>)
     MUXCY:S->O            1   0.215   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<3>_cy<8> (GND_4_o_GND_4_o_div_4/Mcompar_o<3>_cy<8>)
     MUXCY:CI->O          59   0.235   1.999  GND_4_o_GND_4_o_div_4/Mcompar_o<3>_cy<9> (GND_4_o_GND_4_o_div_4/Mcompar_o<3>_cy<9>)
     LUT5:I3->O            5   0.250   1.271  GND_4_o_GND_4_o_div_4/Mmux_a[0]_GND_5_o_MUX_2970_o1101 (GND_4_o_GND_4_o_div_4/a[19]_GND_5_o_MUX_2951_o)
     LUT5:I0->O            1   0.254   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<2>_lut<8> (GND_4_o_GND_4_o_div_4/Mcompar_o<2>_lut<8>)
     MUXCY:S->O            1   0.215   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<2>_cy<8> (GND_4_o_GND_4_o_div_4/Mcompar_o<2>_cy<8>)
     MUXCY:CI->O          43   0.235   1.812  GND_4_o_GND_4_o_div_4/Mcompar_o<2>_cy<9> (GND_4_o_GND_4_o_div_4/Mcompar_o<2>_cy<9>)
     LUT6:I4->O            2   0.250   1.156  GND_4_o_GND_4_o_div_4/Mmux_a[0]_GND_5_o_MUX_3038_o191 (GND_4_o_GND_4_o_div_4/a[18]_GND_5_o_MUX_3020_o)
     LUT5:I0->O            1   0.254   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<1>_lut<8> (GND_4_o_GND_4_o_div_4/Mcompar_o<1>_lut<8>)
     MUXCY:S->O            1   0.215   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<1>_cy<8> (GND_4_o_GND_4_o_div_4/Mcompar_o<1>_cy<8>)
     MUXCY:CI->O           1   0.235   0.682  GND_4_o_GND_4_o_div_4/Mcompar_o<1>_cy<9> (GND_4_o_GND_4_o_div_4/Mcompar_o<1>_cy<9>)
     LUT6:I5->O            1   0.254   0.682  GND_4_o_GND_4_o_div_4/Mcompar_o<1>_cy<10>_SW0 (N4)
     LUT6:I5->O           33   0.254   1.967  GND_4_o_GND_4_o_div_4/Mcompar_o<1>_cy<10> (GND_4_o_GND_4_o_div_4_OUT<1>)
     LUT5:I0->O            2   0.254   1.156  GND_4_o_GND_4_o_div_4/Mmux_n343091 (GND_4_o_GND_4_o_div_4/n3430<17>)
     LUT5:I0->O            1   0.254   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<0>_lut<8> (GND_4_o_GND_4_o_div_4/Mcompar_o<0>_lut<8>)
     MUXCY:S->O            1   0.215   0.000  GND_4_o_GND_4_o_div_4/Mcompar_o<0>_cy<8> (GND_4_o_GND_4_o_div_4/Mcompar_o<0>_cy<8>)
     MUXCY:CI->O           1   0.235   0.682  GND_4_o_GND_4_o_div_4/Mcompar_o<0>_cy<9> (GND_4_o_GND_4_o_div_4/Mcompar_o<0>_cy<9>)
     LUT6:I5->O            2   0.254   1.002  GND_4_o_GND_4_o_div_4/Mcompar_o<0>_cy<10> (GND_4_o_GND_4_o_div_4_OUT<0>)
     LUT6:I2->O            1   0.254   0.681  Z<31>15 (Z_OBUF)
     OBUF:I->O                 2.912          Z_OBUF (Z)
    ----------------------------------------
    Total                    141.852ns (36.187ns logic, 105.664ns route)
                                       (25.5% logic, 74.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 6.45 secs
 
--> 


Total memory usage is 404612 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    2 (   0 filtered)

