ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f3xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.HAL_MspInit,"ax",%progbits
  20              		.align	1
  21              		.global	HAL_MspInit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	HAL_MspInit:
  27              	.LFB133:
  28              		.file 1 "Core/Src/stm32f3xx_hal_msp.c"
   1:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f3xx_hal_msp.c **** /**
   3:Core/Src/stm32f3xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f3xx_hal_msp.c ****   * @file         stm32f3xx_hal_msp.c
   5:Core/Src/stm32f3xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f3xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f3xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f3xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f3xx_hal_msp.c ****   *
  10:Core/Src/stm32f3xx_hal_msp.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/stm32f3xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f3xx_hal_msp.c ****   *
  13:Core/Src/stm32f3xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f3xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f3xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f3xx_hal_msp.c ****   *
  17:Core/Src/stm32f3xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f3xx_hal_msp.c ****   */
  19:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f3xx_hal_msp.c **** 
  21:Core/Src/stm32f3xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f3xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f3xx_hal_msp.c **** 
  25:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f3xx_hal_msp.c **** 
  27:Core/Src/stm32f3xx_hal_msp.c **** 
  28:Core/Src/stm32f3xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f3xx_hal_msp.c **** 
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s 			page 2


  31:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f3xx_hal_msp.c **** 
  33:Core/Src/stm32f3xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f3xx_hal_msp.c **** 
  36:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f3xx_hal_msp.c **** 
  38:Core/Src/stm32f3xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f3xx_hal_msp.c **** 
  41:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f3xx_hal_msp.c **** 
  43:Core/Src/stm32f3xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f3xx_hal_msp.c **** 
  46:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f3xx_hal_msp.c **** 
  48:Core/Src/stm32f3xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f3xx_hal_msp.c **** 
  51:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f3xx_hal_msp.c **** 
  53:Core/Src/stm32f3xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f3xx_hal_msp.c **** 
  56:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f3xx_hal_msp.c **** 
  58:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f3xx_hal_msp.c **** 
  60:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f3xx_hal_msp.c **** 
  62:Core/Src/stm32f3xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  63:Core/Src/stm32f3xx_hal_msp.c ****                     /**
  64:Core/Src/stm32f3xx_hal_msp.c ****   * Initializes the Global MSP.
  65:Core/Src/stm32f3xx_hal_msp.c ****   */
  66:Core/Src/stm32f3xx_hal_msp.c **** void HAL_MspInit(void)
  67:Core/Src/stm32f3xx_hal_msp.c **** {
  29              		.loc 1 67 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  68:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  69:Core/Src/stm32f3xx_hal_msp.c **** 
  70:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  71:Core/Src/stm32f3xx_hal_msp.c **** 
  72:Core/Src/stm32f3xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  37              		.loc 1 72 3 view .LVU1
  38              	.LBB6:
  39              		.loc 1 72 3 view .LVU2
  40              		.loc 1 72 3 view .LVU3
  41 0002 0A4B     		ldr	r3, .L3
  42 0004 9A69     		ldr	r2, [r3, #24]
  43 0006 42F00102 		orr	r2, r2, #1
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s 			page 3


  44 000a 9A61     		str	r2, [r3, #24]
  45              		.loc 1 72 3 view .LVU4
  46 000c 9A69     		ldr	r2, [r3, #24]
  47 000e 02F00102 		and	r2, r2, #1
  48 0012 0092     		str	r2, [sp]
  49              		.loc 1 72 3 view .LVU5
  50 0014 009A     		ldr	r2, [sp]
  51              	.LBE6:
  52              		.loc 1 72 3 view .LVU6
  73:Core/Src/stm32f3xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  53              		.loc 1 73 3 view .LVU7
  54              	.LBB7:
  55              		.loc 1 73 3 view .LVU8
  56              		.loc 1 73 3 view .LVU9
  57 0016 DA69     		ldr	r2, [r3, #28]
  58 0018 42F08052 		orr	r2, r2, #268435456
  59 001c DA61     		str	r2, [r3, #28]
  60              		.loc 1 73 3 view .LVU10
  61 001e DB69     		ldr	r3, [r3, #28]
  62 0020 03F08053 		and	r3, r3, #268435456
  63 0024 0193     		str	r3, [sp, #4]
  64              		.loc 1 73 3 view .LVU11
  65 0026 019B     		ldr	r3, [sp, #4]
  66              	.LBE7:
  67              		.loc 1 73 3 view .LVU12
  74:Core/Src/stm32f3xx_hal_msp.c **** 
  75:Core/Src/stm32f3xx_hal_msp.c ****   /* System interrupt init*/
  76:Core/Src/stm32f3xx_hal_msp.c **** 
  77:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  78:Core/Src/stm32f3xx_hal_msp.c **** 
  79:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  80:Core/Src/stm32f3xx_hal_msp.c **** }
  68              		.loc 1 80 1 is_stmt 0 view .LVU13
  69 0028 02B0     		add	sp, sp, #8
  70              	.LCFI1:
  71              		.cfi_def_cfa_offset 0
  72              		@ sp needed
  73 002a 7047     		bx	lr
  74              	.L4:
  75              		.align	2
  76              	.L3:
  77 002c 00100240 		.word	1073876992
  78              		.cfi_endproc
  79              	.LFE133:
  81              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  82              		.align	1
  83              		.global	HAL_ADC_MspInit
  84              		.syntax unified
  85              		.thumb
  86              		.thumb_func
  88              	HAL_ADC_MspInit:
  89              	.LVL0:
  90              	.LFB134:
  81:Core/Src/stm32f3xx_hal_msp.c **** 
  82:Core/Src/stm32f3xx_hal_msp.c **** /**
  83:Core/Src/stm32f3xx_hal_msp.c **** * @brief ADC MSP Initialization
  84:Core/Src/stm32f3xx_hal_msp.c **** * This function configures the hardware resources used in this example
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s 			page 4


  85:Core/Src/stm32f3xx_hal_msp.c **** * @param hadc: ADC handle pointer
  86:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
  87:Core/Src/stm32f3xx_hal_msp.c **** */
  88:Core/Src/stm32f3xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  89:Core/Src/stm32f3xx_hal_msp.c **** {
  91              		.loc 1 89 1 is_stmt 1 view -0
  92              		.cfi_startproc
  93              		@ args = 0, pretend = 0, frame = 32
  94              		@ frame_needed = 0, uses_anonymous_args = 0
  95              		.loc 1 89 1 is_stmt 0 view .LVU15
  96 0000 10B5     		push	{r4, lr}
  97              	.LCFI2:
  98              		.cfi_def_cfa_offset 8
  99              		.cfi_offset 4, -8
 100              		.cfi_offset 14, -4
 101 0002 88B0     		sub	sp, sp, #32
 102              	.LCFI3:
 103              		.cfi_def_cfa_offset 40
  90:Core/Src/stm32f3xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 104              		.loc 1 90 3 is_stmt 1 view .LVU16
 105              		.loc 1 90 20 is_stmt 0 view .LVU17
 106 0004 0023     		movs	r3, #0
 107 0006 0393     		str	r3, [sp, #12]
 108 0008 0493     		str	r3, [sp, #16]
 109 000a 0593     		str	r3, [sp, #20]
 110 000c 0693     		str	r3, [sp, #24]
 111 000e 0793     		str	r3, [sp, #28]
  91:Core/Src/stm32f3xx_hal_msp.c ****   if(hadc->Instance==ADC2)
 112              		.loc 1 91 3 is_stmt 1 view .LVU18
 113              		.loc 1 91 10 is_stmt 0 view .LVU19
 114 0010 0268     		ldr	r2, [r0]
 115              		.loc 1 91 5 view .LVU20
 116 0012 224B     		ldr	r3, .L11
 117 0014 9A42     		cmp	r2, r3
 118 0016 01D0     		beq	.L9
 119              	.LVL1:
 120              	.L5:
  92:Core/Src/stm32f3xx_hal_msp.c ****   {
  93:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN ADC2_MspInit 0 */
  94:Core/Src/stm32f3xx_hal_msp.c **** 
  95:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END ADC2_MspInit 0 */
  96:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock enable */
  97:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_ADC12_CLK_ENABLE();
  98:Core/Src/stm32f3xx_hal_msp.c **** 
  99:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 100:Core/Src/stm32f3xx_hal_msp.c ****     /**ADC2 GPIO Configuration
 101:Core/Src/stm32f3xx_hal_msp.c ****     PA6     ------> ADC2_IN3
 102:Core/Src/stm32f3xx_hal_msp.c ****     */
 103:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pin = BAT_ADC_Pin;
 104:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 105:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 106:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(BAT_ADC_GPIO_Port, &GPIO_InitStruct);
 107:Core/Src/stm32f3xx_hal_msp.c **** 
 108:Core/Src/stm32f3xx_hal_msp.c ****     /* ADC2 DMA Init */
 109:Core/Src/stm32f3xx_hal_msp.c ****     /* ADC2 Init */
 110:Core/Src/stm32f3xx_hal_msp.c ****     hdma_adc2.Instance = DMA2_Channel1;
 111:Core/Src/stm32f3xx_hal_msp.c ****     hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s 			page 5


 112:Core/Src/stm32f3xx_hal_msp.c ****     hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 113:Core/Src/stm32f3xx_hal_msp.c ****     hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 114:Core/Src/stm32f3xx_hal_msp.c ****     hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 115:Core/Src/stm32f3xx_hal_msp.c ****     hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 116:Core/Src/stm32f3xx_hal_msp.c ****     hdma_adc2.Init.Mode = DMA_CIRCULAR;
 117:Core/Src/stm32f3xx_hal_msp.c ****     hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 118:Core/Src/stm32f3xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 119:Core/Src/stm32f3xx_hal_msp.c ****     {
 120:Core/Src/stm32f3xx_hal_msp.c ****       Error_Handler();
 121:Core/Src/stm32f3xx_hal_msp.c ****     }
 122:Core/Src/stm32f3xx_hal_msp.c **** 
 123:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 124:Core/Src/stm32f3xx_hal_msp.c **** 
 125:Core/Src/stm32f3xx_hal_msp.c ****     /* ADC2 interrupt Init */
 126:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_SetPriority(ADC1_2_IRQn, 2, 0);
 127:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 128:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN ADC2_MspInit 1 */
 129:Core/Src/stm32f3xx_hal_msp.c **** 
 130:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END ADC2_MspInit 1 */
 131:Core/Src/stm32f3xx_hal_msp.c ****   }
 132:Core/Src/stm32f3xx_hal_msp.c **** 
 133:Core/Src/stm32f3xx_hal_msp.c **** }
 121              		.loc 1 133 1 view .LVU21
 122 0018 08B0     		add	sp, sp, #32
 123              	.LCFI4:
 124              		.cfi_remember_state
 125              		.cfi_def_cfa_offset 8
 126              		@ sp needed
 127 001a 10BD     		pop	{r4, pc}
 128              	.LVL2:
 129              	.L9:
 130              	.LCFI5:
 131              		.cfi_restore_state
 132              		.loc 1 133 1 view .LVU22
 133 001c 0446     		mov	r4, r0
  97:Core/Src/stm32f3xx_hal_msp.c **** 
 134              		.loc 1 97 5 is_stmt 1 view .LVU23
 135              	.LBB8:
  97:Core/Src/stm32f3xx_hal_msp.c **** 
 136              		.loc 1 97 5 view .LVU24
  97:Core/Src/stm32f3xx_hal_msp.c **** 
 137              		.loc 1 97 5 view .LVU25
 138 001e 204B     		ldr	r3, .L11+4
 139 0020 5A69     		ldr	r2, [r3, #20]
 140 0022 42F08052 		orr	r2, r2, #268435456
 141 0026 5A61     		str	r2, [r3, #20]
  97:Core/Src/stm32f3xx_hal_msp.c **** 
 142              		.loc 1 97 5 view .LVU26
 143 0028 5A69     		ldr	r2, [r3, #20]
 144 002a 02F08052 		and	r2, r2, #268435456
 145 002e 0192     		str	r2, [sp, #4]
  97:Core/Src/stm32f3xx_hal_msp.c **** 
 146              		.loc 1 97 5 view .LVU27
 147 0030 019A     		ldr	r2, [sp, #4]
 148              	.LBE8:
  97:Core/Src/stm32f3xx_hal_msp.c **** 
 149              		.loc 1 97 5 view .LVU28
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s 			page 6


  99:Core/Src/stm32f3xx_hal_msp.c ****     /**ADC2 GPIO Configuration
 150              		.loc 1 99 5 view .LVU29
 151              	.LBB9:
  99:Core/Src/stm32f3xx_hal_msp.c ****     /**ADC2 GPIO Configuration
 152              		.loc 1 99 5 view .LVU30
  99:Core/Src/stm32f3xx_hal_msp.c ****     /**ADC2 GPIO Configuration
 153              		.loc 1 99 5 view .LVU31
 154 0032 5A69     		ldr	r2, [r3, #20]
 155 0034 42F40032 		orr	r2, r2, #131072
 156 0038 5A61     		str	r2, [r3, #20]
  99:Core/Src/stm32f3xx_hal_msp.c ****     /**ADC2 GPIO Configuration
 157              		.loc 1 99 5 view .LVU32
 158 003a 5B69     		ldr	r3, [r3, #20]
 159 003c 03F40033 		and	r3, r3, #131072
 160 0040 0293     		str	r3, [sp, #8]
  99:Core/Src/stm32f3xx_hal_msp.c ****     /**ADC2 GPIO Configuration
 161              		.loc 1 99 5 view .LVU33
 162 0042 029B     		ldr	r3, [sp, #8]
 163              	.LBE9:
  99:Core/Src/stm32f3xx_hal_msp.c ****     /**ADC2 GPIO Configuration
 164              		.loc 1 99 5 view .LVU34
 103:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 165              		.loc 1 103 5 view .LVU35
 103:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 166              		.loc 1 103 25 is_stmt 0 view .LVU36
 167 0044 4023     		movs	r3, #64
 168 0046 0393     		str	r3, [sp, #12]
 104:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 169              		.loc 1 104 5 is_stmt 1 view .LVU37
 104:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 170              		.loc 1 104 26 is_stmt 0 view .LVU38
 171 0048 0323     		movs	r3, #3
 172 004a 0493     		str	r3, [sp, #16]
 105:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(BAT_ADC_GPIO_Port, &GPIO_InitStruct);
 173              		.loc 1 105 5 is_stmt 1 view .LVU39
 106:Core/Src/stm32f3xx_hal_msp.c **** 
 174              		.loc 1 106 5 view .LVU40
 175 004c 03A9     		add	r1, sp, #12
 176 004e 4FF09040 		mov	r0, #1207959552
 177              	.LVL3:
 106:Core/Src/stm32f3xx_hal_msp.c **** 
 178              		.loc 1 106 5 is_stmt 0 view .LVU41
 179 0052 FFF7FEFF 		bl	HAL_GPIO_Init
 180              	.LVL4:
 110:Core/Src/stm32f3xx_hal_msp.c ****     hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 181              		.loc 1 110 5 is_stmt 1 view .LVU42
 110:Core/Src/stm32f3xx_hal_msp.c ****     hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 182              		.loc 1 110 24 is_stmt 0 view .LVU43
 183 0056 1348     		ldr	r0, .L11+8
 184 0058 134B     		ldr	r3, .L11+12
 185 005a 0360     		str	r3, [r0]
 111:Core/Src/stm32f3xx_hal_msp.c ****     hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 186              		.loc 1 111 5 is_stmt 1 view .LVU44
 111:Core/Src/stm32f3xx_hal_msp.c ****     hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 187              		.loc 1 111 30 is_stmt 0 view .LVU45
 188 005c 0023     		movs	r3, #0
 189 005e 4360     		str	r3, [r0, #4]
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s 			page 7


 112:Core/Src/stm32f3xx_hal_msp.c ****     hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 190              		.loc 1 112 5 is_stmt 1 view .LVU46
 112:Core/Src/stm32f3xx_hal_msp.c ****     hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 191              		.loc 1 112 30 is_stmt 0 view .LVU47
 192 0060 8360     		str	r3, [r0, #8]
 113:Core/Src/stm32f3xx_hal_msp.c ****     hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 193              		.loc 1 113 5 is_stmt 1 view .LVU48
 113:Core/Src/stm32f3xx_hal_msp.c ****     hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 194              		.loc 1 113 27 is_stmt 0 view .LVU49
 195 0062 8022     		movs	r2, #128
 196 0064 C260     		str	r2, [r0, #12]
 114:Core/Src/stm32f3xx_hal_msp.c ****     hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 197              		.loc 1 114 5 is_stmt 1 view .LVU50
 114:Core/Src/stm32f3xx_hal_msp.c ****     hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 198              		.loc 1 114 40 is_stmt 0 view .LVU51
 199 0066 4FF48072 		mov	r2, #256
 200 006a 0261     		str	r2, [r0, #16]
 115:Core/Src/stm32f3xx_hal_msp.c ****     hdma_adc2.Init.Mode = DMA_CIRCULAR;
 201              		.loc 1 115 5 is_stmt 1 view .LVU52
 115:Core/Src/stm32f3xx_hal_msp.c ****     hdma_adc2.Init.Mode = DMA_CIRCULAR;
 202              		.loc 1 115 37 is_stmt 0 view .LVU53
 203 006c 4FF48062 		mov	r2, #1024
 204 0070 4261     		str	r2, [r0, #20]
 116:Core/Src/stm32f3xx_hal_msp.c ****     hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 205              		.loc 1 116 5 is_stmt 1 view .LVU54
 116:Core/Src/stm32f3xx_hal_msp.c ****     hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 206              		.loc 1 116 25 is_stmt 0 view .LVU55
 207 0072 2022     		movs	r2, #32
 208 0074 8261     		str	r2, [r0, #24]
 117:Core/Src/stm32f3xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 209              		.loc 1 117 5 is_stmt 1 view .LVU56
 117:Core/Src/stm32f3xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 210              		.loc 1 117 29 is_stmt 0 view .LVU57
 211 0076 C361     		str	r3, [r0, #28]
 118:Core/Src/stm32f3xx_hal_msp.c ****     {
 212              		.loc 1 118 5 is_stmt 1 view .LVU58
 118:Core/Src/stm32f3xx_hal_msp.c ****     {
 213              		.loc 1 118 9 is_stmt 0 view .LVU59
 214 0078 FFF7FEFF 		bl	HAL_DMA_Init
 215              	.LVL5:
 118:Core/Src/stm32f3xx_hal_msp.c ****     {
 216              		.loc 1 118 8 view .LVU60
 217 007c 58B9     		cbnz	r0, .L10
 218              	.L7:
 123:Core/Src/stm32f3xx_hal_msp.c **** 
 219              		.loc 1 123 5 is_stmt 1 view .LVU61
 123:Core/Src/stm32f3xx_hal_msp.c **** 
 220              		.loc 1 123 5 view .LVU62
 221 007e 094B     		ldr	r3, .L11+8
 222 0080 A363     		str	r3, [r4, #56]
 123:Core/Src/stm32f3xx_hal_msp.c **** 
 223              		.loc 1 123 5 view .LVU63
 224 0082 5C62     		str	r4, [r3, #36]
 123:Core/Src/stm32f3xx_hal_msp.c **** 
 225              		.loc 1 123 5 view .LVU64
 126:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 226              		.loc 1 126 5 view .LVU65
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s 			page 8


 227 0084 0022     		movs	r2, #0
 228 0086 0221     		movs	r1, #2
 229 0088 1220     		movs	r0, #18
 230 008a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 231              	.LVL6:
 127:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN ADC2_MspInit 1 */
 232              		.loc 1 127 5 view .LVU66
 233 008e 1220     		movs	r0, #18
 234 0090 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 235              	.LVL7:
 236              		.loc 1 133 1 is_stmt 0 view .LVU67
 237 0094 C0E7     		b	.L5
 238              	.L10:
 120:Core/Src/stm32f3xx_hal_msp.c ****     }
 239              		.loc 1 120 7 is_stmt 1 view .LVU68
 240 0096 FFF7FEFF 		bl	Error_Handler
 241              	.LVL8:
 242 009a F0E7     		b	.L7
 243              	.L12:
 244              		.align	2
 245              	.L11:
 246 009c 00010050 		.word	1342177536
 247 00a0 00100240 		.word	1073876992
 248 00a4 00000000 		.word	hdma_adc2
 249 00a8 08040240 		.word	1073873928
 250              		.cfi_endproc
 251              	.LFE134:
 253              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 254              		.align	1
 255              		.global	HAL_ADC_MspDeInit
 256              		.syntax unified
 257              		.thumb
 258              		.thumb_func
 260              	HAL_ADC_MspDeInit:
 261              	.LVL9:
 262              	.LFB135:
 134:Core/Src/stm32f3xx_hal_msp.c **** 
 135:Core/Src/stm32f3xx_hal_msp.c **** /**
 136:Core/Src/stm32f3xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 137:Core/Src/stm32f3xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 138:Core/Src/stm32f3xx_hal_msp.c **** * @param hadc: ADC handle pointer
 139:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
 140:Core/Src/stm32f3xx_hal_msp.c **** */
 141:Core/Src/stm32f3xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 142:Core/Src/stm32f3xx_hal_msp.c **** {
 263              		.loc 1 142 1 view -0
 264              		.cfi_startproc
 265              		@ args = 0, pretend = 0, frame = 0
 266              		@ frame_needed = 0, uses_anonymous_args = 0
 143:Core/Src/stm32f3xx_hal_msp.c ****   if(hadc->Instance==ADC2)
 267              		.loc 1 143 3 view .LVU70
 268              		.loc 1 143 10 is_stmt 0 view .LVU71
 269 0000 0268     		ldr	r2, [r0]
 270              		.loc 1 143 5 view .LVU72
 271 0002 0B4B     		ldr	r3, .L20
 272 0004 9A42     		cmp	r2, r3
 273 0006 00D0     		beq	.L19
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s 			page 9


 274 0008 7047     		bx	lr
 275              	.L19:
 142:Core/Src/stm32f3xx_hal_msp.c ****   if(hadc->Instance==ADC2)
 276              		.loc 1 142 1 view .LVU73
 277 000a 10B5     		push	{r4, lr}
 278              	.LCFI6:
 279              		.cfi_def_cfa_offset 8
 280              		.cfi_offset 4, -8
 281              		.cfi_offset 14, -4
 282 000c 0446     		mov	r4, r0
 144:Core/Src/stm32f3xx_hal_msp.c ****   {
 145:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN ADC2_MspDeInit 0 */
 146:Core/Src/stm32f3xx_hal_msp.c **** 
 147:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END ADC2_MspDeInit 0 */
 148:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock disable */
 149:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_ADC12_CLK_DISABLE();
 283              		.loc 1 149 5 is_stmt 1 view .LVU74
 284 000e 094A     		ldr	r2, .L20+4
 285 0010 5369     		ldr	r3, [r2, #20]
 286 0012 23F08053 		bic	r3, r3, #268435456
 287 0016 5361     		str	r3, [r2, #20]
 150:Core/Src/stm32f3xx_hal_msp.c **** 
 151:Core/Src/stm32f3xx_hal_msp.c ****     /**ADC2 GPIO Configuration
 152:Core/Src/stm32f3xx_hal_msp.c ****     PA6     ------> ADC2_IN3
 153:Core/Src/stm32f3xx_hal_msp.c ****     */
 154:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_DeInit(BAT_ADC_GPIO_Port, BAT_ADC_Pin);
 288              		.loc 1 154 5 view .LVU75
 289 0018 4021     		movs	r1, #64
 290 001a 4FF09040 		mov	r0, #1207959552
 291              	.LVL10:
 292              		.loc 1 154 5 is_stmt 0 view .LVU76
 293 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 294              	.LVL11:
 155:Core/Src/stm32f3xx_hal_msp.c **** 
 156:Core/Src/stm32f3xx_hal_msp.c ****     /* ADC2 DMA DeInit */
 157:Core/Src/stm32f3xx_hal_msp.c ****     HAL_DMA_DeInit(hadc->DMA_Handle);
 295              		.loc 1 157 5 is_stmt 1 view .LVU77
 296 0022 A06B     		ldr	r0, [r4, #56]
 297 0024 FFF7FEFF 		bl	HAL_DMA_DeInit
 298              	.LVL12:
 158:Core/Src/stm32f3xx_hal_msp.c **** 
 159:Core/Src/stm32f3xx_hal_msp.c ****     /* ADC2 interrupt DeInit */
 160:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(ADC1_2_IRQn);
 299              		.loc 1 160 5 view .LVU78
 300 0028 1220     		movs	r0, #18
 301 002a FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 302              	.LVL13:
 161:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN ADC2_MspDeInit 1 */
 162:Core/Src/stm32f3xx_hal_msp.c **** 
 163:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END ADC2_MspDeInit 1 */
 164:Core/Src/stm32f3xx_hal_msp.c ****   }
 165:Core/Src/stm32f3xx_hal_msp.c **** 
 166:Core/Src/stm32f3xx_hal_msp.c **** }
 303              		.loc 1 166 1 is_stmt 0 view .LVU79
 304 002e 10BD     		pop	{r4, pc}
 305              	.LVL14:
 306              	.L21:
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s 			page 10


 307              		.loc 1 166 1 view .LVU80
 308              		.align	2
 309              	.L20:
 310 0030 00010050 		.word	1342177536
 311 0034 00100240 		.word	1073876992
 312              		.cfi_endproc
 313              	.LFE135:
 315              		.section	.text.HAL_RTC_MspInit,"ax",%progbits
 316              		.align	1
 317              		.global	HAL_RTC_MspInit
 318              		.syntax unified
 319              		.thumb
 320              		.thumb_func
 322              	HAL_RTC_MspInit:
 323              	.LVL15:
 324              	.LFB136:
 167:Core/Src/stm32f3xx_hal_msp.c **** 
 168:Core/Src/stm32f3xx_hal_msp.c **** /**
 169:Core/Src/stm32f3xx_hal_msp.c **** * @brief RTC MSP Initialization
 170:Core/Src/stm32f3xx_hal_msp.c **** * This function configures the hardware resources used in this example
 171:Core/Src/stm32f3xx_hal_msp.c **** * @param hrtc: RTC handle pointer
 172:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
 173:Core/Src/stm32f3xx_hal_msp.c **** */
 174:Core/Src/stm32f3xx_hal_msp.c **** void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
 175:Core/Src/stm32f3xx_hal_msp.c **** {
 325              		.loc 1 175 1 is_stmt 1 view -0
 326              		.cfi_startproc
 327              		@ args = 0, pretend = 0, frame = 0
 328              		@ frame_needed = 0, uses_anonymous_args = 0
 329              		@ link register save eliminated.
 176:Core/Src/stm32f3xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 330              		.loc 1 176 3 view .LVU82
 331              		.loc 1 176 10 is_stmt 0 view .LVU83
 332 0000 0268     		ldr	r2, [r0]
 333              		.loc 1 176 5 view .LVU84
 334 0002 084B     		ldr	r3, .L25
 335 0004 9A42     		cmp	r2, r3
 336 0006 00D0     		beq	.L24
 337              	.L22:
 177:Core/Src/stm32f3xx_hal_msp.c ****   {
 178:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 0 */
 179:Core/Src/stm32f3xx_hal_msp.c **** 
 180:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END RTC_MspInit 0 */
 181:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock enable */
 182:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_RTC_ENABLE();
 183:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 1 */
 184:Core/Src/stm32f3xx_hal_msp.c **** 
 185:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END RTC_MspInit 1 */
 186:Core/Src/stm32f3xx_hal_msp.c ****   }
 187:Core/Src/stm32f3xx_hal_msp.c **** 
 188:Core/Src/stm32f3xx_hal_msp.c **** }
 338              		.loc 1 188 1 view .LVU85
 339 0008 7047     		bx	lr
 340              	.L24:
 182:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 1 */
 341              		.loc 1 182 5 is_stmt 1 view .LVU86
 342              	.LVL16:
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s 			page 11


 343              	.LBB10:
 344              	.LBI10:
 345              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s 			page 12


  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s 			page 13


 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 143:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 144:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 145:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
 150:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 151:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 152:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 154:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 157:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 158:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 159:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 160:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 161:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 164:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 168:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s 			page 14


 169:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 170:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 171:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 177:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
 178:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 179:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 180:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 183:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 187:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 190:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 191:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 198:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 201:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 202:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 207:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 210:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 212:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 213:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 215:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 216:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 217:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
 218:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 221:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 222:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 223:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 224:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 225:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s 			page 15


 226:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 227:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 229:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 230:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               xPSR Register value
 232:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 233:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 234:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 235:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 239:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 240:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 241:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 243:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 244:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 245:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 247:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 248:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 249:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 250:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 252:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 253:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 254:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 255:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 256:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 257:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 258:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 259:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 261:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 264:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 265:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 266:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 267:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 268:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 270:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 271:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 272:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 273:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 274:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 275:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 277:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 278:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 279:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 281:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 282:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s 			page 16


 283:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 284:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 285:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 286:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 288:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 289:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 290:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 291:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 295:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 296:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 298:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 299:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 300:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 301:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 302:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 303:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 304:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 305:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 306:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 307:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 308:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 309:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 310:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 311:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 312:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 314:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 315:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 316:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 317:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 318:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 319:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 320:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 322:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 323:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 324:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 325:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 326:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 327:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 328:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 329:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 330:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 331:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 332:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 334:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 338:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 339:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s 			page 17


 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 342:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 343:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 344:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 345:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 346:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 348:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 349:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 350:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 352:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 353:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 354:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               SP Register value
 355:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 358:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 359:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 360:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 361:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 362:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 363:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 364:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 365:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 366:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 367:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 368:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 369:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 370:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 371:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 375:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 378:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 379:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 381:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 382:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 384:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 385:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 386:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 387:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 388:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 389:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 390:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 391:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 392:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 393:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 394:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 395:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 396:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s 			page 18


 397:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 398:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 399:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 400:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 401:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 402:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 405:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 406:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 407:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 408:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 409:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 410:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 411:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 412:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 413:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 415:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 416:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 417:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 418:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 419:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 420:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 421:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 422:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 423:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 424:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 425:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 426:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 427:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 428:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 429:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 430:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 431:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 432:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 433:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 434:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 435:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 436:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 437:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 438:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 439:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 440:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 441:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 442:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 444:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 445:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 446:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 447:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 448:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 449:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 450:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 451:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 452:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 453:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s 			page 19


 454:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 455:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 456:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 457:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 458:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 459:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 460:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 461:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 462:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 463:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 464:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 465:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 466:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 467:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 468:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 469:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 471:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 472:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 473:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 474:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 475:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 476:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 477:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 478:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 480:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 482:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 483:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 484:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 485:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 486:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 488:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 490:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 491:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 492:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 493:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 494:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 495:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 498:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 499:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 500:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 501:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 502:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 503:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 504:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 505:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 506:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 507:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 508:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 509:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 510:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s 			page 20


 511:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 512:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 513:Drivers/CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 515:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 516:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 517:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 518:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 519:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 520:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 521:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 522:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 523:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 526:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 527:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 529:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 530:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 531:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 532:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 533:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 534:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 535:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 537:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 538:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 539:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 540:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 541:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 542:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 543:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 544:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 545:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 546:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 547:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 548:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 549:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 550:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 551:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 552:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 553:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 554:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 555:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 556:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 557:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 558:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 559:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 560:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 561:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 562:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 563:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 564:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 565:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 566:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 567:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s 			page 21


 568:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 569:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 570:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 571:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 572:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 573:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 574:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 575:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 576:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 577:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 578:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 579:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 580:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 581:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 582:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 583:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 584:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 585:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 586:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 587:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 588:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 589:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 590:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 591:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 592:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 593:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 594:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 595:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 596:Drivers/CMSIS/Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 597:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 598:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 599:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 600:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 601:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 602:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 603:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 604:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 605:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 606:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 607:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 608:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 609:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 610:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 611:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 612:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 613:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 614:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 615:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 616:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 617:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 618:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 619:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 620:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 621:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 622:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 623:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 624:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s 			page 22


 625:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 626:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 627:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 628:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 629:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 630:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 631:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 632:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 633:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 634:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 635:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 636:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 637:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 638:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 639:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 640:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 641:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 642:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 643:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 644:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 645:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 646:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 647:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 648:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 649:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 650:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 651:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 652:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 654:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 655:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 656:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 657:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 658:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 659:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 660:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 661:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 662:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 663:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 664:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 665:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 666:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 667:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 668:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 669:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 670:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 671:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 672:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 673:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 674:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 675:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 676:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 677:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 678:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 679:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 680:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 681:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s 			page 23


 682:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 683:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 684:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 685:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 686:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 687:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 688:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 689:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 690:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 691:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 692:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 693:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 694:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 695:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 696:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 697:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 698:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 699:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 700:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 701:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 702:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 703:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 704:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 705:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 706:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 707:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 708:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 709:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 710:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 711:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 712:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 713:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 714:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 715:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 716:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 717:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 718:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 719:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 720:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 721:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 722:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 723:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 724:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 725:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 726:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 727:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 728:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 729:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 730:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 731:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 732:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 733:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 734:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 735:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 736:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 737:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 738:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s 			page 24


 739:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 740:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 741:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 742:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 743:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 744:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 745:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 746:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 747:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 748:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 749:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 750:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 751:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 752:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 753:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 754:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 755:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 756:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 757:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 758:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 759:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 760:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 761:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 762:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 763:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 764:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 765:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 766:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 767:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 768:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 769:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 770:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 771:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 772:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 773:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 774:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 775:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 776:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 777:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 778:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 779:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 780:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 781:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 782:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(0U);
 783:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 784:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 785:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 786:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 787:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 788:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 789:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 790:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 791:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 793:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 794:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 795:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s 			page 25


 796:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 797:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 798:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 799:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 800:Drivers/CMSIS/Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 801:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 802:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 803:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 804:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 805:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)fpscr;
 806:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 807:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 808:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 809:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 810:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 811:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 812:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 813:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 814:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 815:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 816:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 817:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 818:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 819:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 820:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 821:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 822:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 823:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 824:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 825:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 826:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 827:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 828:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 829:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 830:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 831:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 832:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 833:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 834:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 835:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 836:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 837:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 838:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 839:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 840:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 841:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 842:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 843:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 844:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 845:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 846:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 847:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 848:Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 849:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 850:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 851:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 852:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s 			page 26


 853:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 854:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 855:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 856:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 857:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 858:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 859:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 860:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 861:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 862:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 863:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 864:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 865:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 866:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 867:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 868:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 869:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 870:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 871:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 872:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 873:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 874:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 875:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 876:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 877:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 878:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 879:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 880:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 881:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 882:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 883:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 884:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 885:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 886:Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 887:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 888:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 889:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 890:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 891:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 892:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 893:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 894:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 895:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 896:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 897:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 898:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 899:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 900:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 901:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 902:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 903:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 904:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 905:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 906:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 907:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 908:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 909:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s 			page 27


 910:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 911:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 912:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 913:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 914:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 915:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 916:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 917:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 918:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 919:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 920:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 921:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 922:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 923:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 924:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 925:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 926:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 927:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 928:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 929:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 930:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 931:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 932:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 933:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 934:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
 935:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 936:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 937:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
 938:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 939:Drivers/CMSIS/Include/cmsis_gcc.h ****   int16_t result;
 940:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 941:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 942:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 943:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 944:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 945:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 946:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 947:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 948:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 949:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 950:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
 951:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
 952:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 953:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 954:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 955:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 956:Drivers/CMSIS/Include/cmsis_gcc.h ****   op2 %= 32U;
 957:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
 958:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 959:Drivers/CMSIS/Include/cmsis_gcc.h ****     return op1;
 960:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 961:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 962:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 963:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 964:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 965:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 966:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s 			page 28


 967:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 968:Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 969:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 970:Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 971:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 972:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 973:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 974:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 975:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 976:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 977:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 978:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 979:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 980:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
 346              		.loc 2 981 31 view .LVU87
 347              	.LBB11:
 982:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 983:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 348              		.loc 2 983 3 view .LVU88
 984:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 985:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 986:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 987:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 988:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 349              		.loc 2 988 4 view .LVU89
 350 000a 4FF40042 		mov	r2, #32768
 351              		.syntax unified
 352              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 353 000e 92FAA2F2 		rbit r2, r2
 354              	@ 0 "" 2
 355              	.LVL17:
 989:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 990:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 991:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 992:Drivers/CMSIS/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 993:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
 994:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 995:Drivers/CMSIS/Include/cmsis_gcc.h ****     result <<= 1U;
 996:Drivers/CMSIS/Include/cmsis_gcc.h ****     result |= value & 1U;
 997:Drivers/CMSIS/Include/cmsis_gcc.h ****     s--;
 998:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 999:Drivers/CMSIS/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
1000:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1001:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 356              		.loc 2 1001 3 view .LVU90
 357              		.loc 2 1001 3 is_stmt 0 view .LVU91
 358              		.thumb
 359              		.syntax unified
 360              	.LBE11:
 361              	.LBE10:
 182:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 1 */
 362              		.loc 1 182 5 view .LVU92
 363 0012 B2FA82F2 		clz	r2, r2
 364 0016 044B     		ldr	r3, .L25+4
 365 0018 1344     		add	r3, r3, r2
 366 001a 9B00     		lsls	r3, r3, #2
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s 			page 29


 367 001c 0122     		movs	r2, #1
 368 001e 1A60     		str	r2, [r3]
 369              		.loc 1 188 1 view .LVU93
 370 0020 F2E7     		b	.L22
 371              	.L26:
 372 0022 00BF     		.align	2
 373              	.L25:
 374 0024 00280040 		.word	1073752064
 375 0028 00819010 		.word	277905664
 376              		.cfi_endproc
 377              	.LFE136:
 379              		.section	.text.HAL_RTC_MspDeInit,"ax",%progbits
 380              		.align	1
 381              		.global	HAL_RTC_MspDeInit
 382              		.syntax unified
 383              		.thumb
 384              		.thumb_func
 386              	HAL_RTC_MspDeInit:
 387              	.LVL18:
 388              	.LFB137:
 189:Core/Src/stm32f3xx_hal_msp.c **** 
 190:Core/Src/stm32f3xx_hal_msp.c **** /**
 191:Core/Src/stm32f3xx_hal_msp.c **** * @brief RTC MSP De-Initialization
 192:Core/Src/stm32f3xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 193:Core/Src/stm32f3xx_hal_msp.c **** * @param hrtc: RTC handle pointer
 194:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
 195:Core/Src/stm32f3xx_hal_msp.c **** */
 196:Core/Src/stm32f3xx_hal_msp.c **** void HAL_RTC_MspDeInit(RTC_HandleTypeDef* hrtc)
 197:Core/Src/stm32f3xx_hal_msp.c **** {
 389              		.loc 1 197 1 is_stmt 1 view -0
 390              		.cfi_startproc
 391              		@ args = 0, pretend = 0, frame = 0
 392              		@ frame_needed = 0, uses_anonymous_args = 0
 393              		@ link register save eliminated.
 198:Core/Src/stm32f3xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 394              		.loc 1 198 3 view .LVU95
 395              		.loc 1 198 10 is_stmt 0 view .LVU96
 396 0000 0268     		ldr	r2, [r0]
 397              		.loc 1 198 5 view .LVU97
 398 0002 084B     		ldr	r3, .L30
 399 0004 9A42     		cmp	r2, r3
 400 0006 00D0     		beq	.L29
 401              	.L27:
 199:Core/Src/stm32f3xx_hal_msp.c ****   {
 200:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 0 */
 201:Core/Src/stm32f3xx_hal_msp.c **** 
 202:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END RTC_MspDeInit 0 */
 203:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock disable */
 204:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_RTC_DISABLE();
 205:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 1 */
 206:Core/Src/stm32f3xx_hal_msp.c **** 
 207:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END RTC_MspDeInit 1 */
 208:Core/Src/stm32f3xx_hal_msp.c ****   }
 209:Core/Src/stm32f3xx_hal_msp.c **** 
 210:Core/Src/stm32f3xx_hal_msp.c **** }
 402              		.loc 1 210 1 view .LVU98
 403 0008 7047     		bx	lr
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s 			page 30


 404              	.L29:
 204:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 1 */
 405              		.loc 1 204 5 is_stmt 1 view .LVU99
 406              	.LVL19:
 407              	.LBB12:
 408              	.LBI12:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 409              		.loc 2 981 31 view .LVU100
 410              	.LBB13:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 411              		.loc 2 983 3 view .LVU101
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 412              		.loc 2 988 4 view .LVU102
 413 000a 4FF40042 		mov	r2, #32768
 414              		.syntax unified
 415              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 416 000e 92FAA2F2 		rbit r2, r2
 417              	@ 0 "" 2
 418              	.LVL20:
 419              		.loc 2 1001 3 view .LVU103
 420              		.loc 2 1001 3 is_stmt 0 view .LVU104
 421              		.thumb
 422              		.syntax unified
 423              	.LBE13:
 424              	.LBE12:
 204:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 1 */
 425              		.loc 1 204 5 view .LVU105
 426 0012 B2FA82F2 		clz	r2, r2
 427 0016 044B     		ldr	r3, .L30+4
 428 0018 1344     		add	r3, r3, r2
 429 001a 9B00     		lsls	r3, r3, #2
 430 001c 0022     		movs	r2, #0
 431 001e 1A60     		str	r2, [r3]
 432              		.loc 1 210 1 view .LVU106
 433 0020 F2E7     		b	.L27
 434              	.L31:
 435 0022 00BF     		.align	2
 436              	.L30:
 437 0024 00280040 		.word	1073752064
 438 0028 00819010 		.word	277905664
 439              		.cfi_endproc
 440              	.LFE137:
 442              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 443              		.align	1
 444              		.global	HAL_SPI_MspInit
 445              		.syntax unified
 446              		.thumb
 447              		.thumb_func
 449              	HAL_SPI_MspInit:
 450              	.LVL21:
 451              	.LFB138:
 211:Core/Src/stm32f3xx_hal_msp.c **** 
 212:Core/Src/stm32f3xx_hal_msp.c **** /**
 213:Core/Src/stm32f3xx_hal_msp.c **** * @brief SPI MSP Initialization
 214:Core/Src/stm32f3xx_hal_msp.c **** * This function configures the hardware resources used in this example
 215:Core/Src/stm32f3xx_hal_msp.c **** * @param hspi: SPI handle pointer
 216:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s 			page 31


 217:Core/Src/stm32f3xx_hal_msp.c **** */
 218:Core/Src/stm32f3xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
 219:Core/Src/stm32f3xx_hal_msp.c **** {
 452              		.loc 1 219 1 is_stmt 1 view -0
 453              		.cfi_startproc
 454              		@ args = 0, pretend = 0, frame = 32
 455              		@ frame_needed = 0, uses_anonymous_args = 0
 456              		.loc 1 219 1 is_stmt 0 view .LVU108
 457 0000 00B5     		push	{lr}
 458              	.LCFI7:
 459              		.cfi_def_cfa_offset 4
 460              		.cfi_offset 14, -4
 461 0002 89B0     		sub	sp, sp, #36
 462              	.LCFI8:
 463              		.cfi_def_cfa_offset 40
 220:Core/Src/stm32f3xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 464              		.loc 1 220 3 is_stmt 1 view .LVU109
 465              		.loc 1 220 20 is_stmt 0 view .LVU110
 466 0004 0023     		movs	r3, #0
 467 0006 0393     		str	r3, [sp, #12]
 468 0008 0493     		str	r3, [sp, #16]
 469 000a 0593     		str	r3, [sp, #20]
 470 000c 0693     		str	r3, [sp, #24]
 471 000e 0793     		str	r3, [sp, #28]
 221:Core/Src/stm32f3xx_hal_msp.c ****   if(hspi->Instance==SPI2)
 472              		.loc 1 221 3 is_stmt 1 view .LVU111
 473              		.loc 1 221 10 is_stmt 0 view .LVU112
 474 0010 0268     		ldr	r2, [r0]
 475              		.loc 1 221 5 view .LVU113
 476 0012 144B     		ldr	r3, .L36
 477 0014 9A42     		cmp	r2, r3
 478 0016 02D0     		beq	.L35
 479              	.LVL22:
 480              	.L32:
 222:Core/Src/stm32f3xx_hal_msp.c ****   {
 223:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspInit 0 */
 224:Core/Src/stm32f3xx_hal_msp.c **** 
 225:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END SPI2_MspInit 0 */
 226:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock enable */
 227:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_SPI2_CLK_ENABLE();
 228:Core/Src/stm32f3xx_hal_msp.c **** 
 229:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 230:Core/Src/stm32f3xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 231:Core/Src/stm32f3xx_hal_msp.c ****     PB13     ------> SPI2_SCK
 232:Core/Src/stm32f3xx_hal_msp.c ****     PB14     ------> SPI2_MISO
 233:Core/Src/stm32f3xx_hal_msp.c ****     PB15     ------> SPI2_MOSI
 234:Core/Src/stm32f3xx_hal_msp.c ****     */
 235:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 236:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 237:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 238:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 239:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 240:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 241:Core/Src/stm32f3xx_hal_msp.c **** 
 242:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspInit 1 */
 243:Core/Src/stm32f3xx_hal_msp.c **** 
 244:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END SPI2_MspInit 1 */
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s 			page 32


 245:Core/Src/stm32f3xx_hal_msp.c ****   }
 246:Core/Src/stm32f3xx_hal_msp.c **** 
 247:Core/Src/stm32f3xx_hal_msp.c **** }
 481              		.loc 1 247 1 view .LVU114
 482 0018 09B0     		add	sp, sp, #36
 483              	.LCFI9:
 484              		.cfi_remember_state
 485              		.cfi_def_cfa_offset 4
 486              		@ sp needed
 487 001a 5DF804FB 		ldr	pc, [sp], #4
 488              	.LVL23:
 489              	.L35:
 490              	.LCFI10:
 491              		.cfi_restore_state
 227:Core/Src/stm32f3xx_hal_msp.c **** 
 492              		.loc 1 227 5 is_stmt 1 view .LVU115
 493              	.LBB14:
 227:Core/Src/stm32f3xx_hal_msp.c **** 
 494              		.loc 1 227 5 view .LVU116
 227:Core/Src/stm32f3xx_hal_msp.c **** 
 495              		.loc 1 227 5 view .LVU117
 496 001e 03F5EC33 		add	r3, r3, #120832
 497 0022 DA69     		ldr	r2, [r3, #28]
 498 0024 42F48042 		orr	r2, r2, #16384
 499 0028 DA61     		str	r2, [r3, #28]
 227:Core/Src/stm32f3xx_hal_msp.c **** 
 500              		.loc 1 227 5 view .LVU118
 501 002a DA69     		ldr	r2, [r3, #28]
 502 002c 02F48042 		and	r2, r2, #16384
 503 0030 0192     		str	r2, [sp, #4]
 227:Core/Src/stm32f3xx_hal_msp.c **** 
 504              		.loc 1 227 5 view .LVU119
 505 0032 019A     		ldr	r2, [sp, #4]
 506              	.LBE14:
 227:Core/Src/stm32f3xx_hal_msp.c **** 
 507              		.loc 1 227 5 view .LVU120
 229:Core/Src/stm32f3xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 508              		.loc 1 229 5 view .LVU121
 509              	.LBB15:
 229:Core/Src/stm32f3xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 510              		.loc 1 229 5 view .LVU122
 229:Core/Src/stm32f3xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 511              		.loc 1 229 5 view .LVU123
 512 0034 5A69     		ldr	r2, [r3, #20]
 513 0036 42F48022 		orr	r2, r2, #262144
 514 003a 5A61     		str	r2, [r3, #20]
 229:Core/Src/stm32f3xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 515              		.loc 1 229 5 view .LVU124
 516 003c 5B69     		ldr	r3, [r3, #20]
 517 003e 03F48023 		and	r3, r3, #262144
 518 0042 0293     		str	r3, [sp, #8]
 229:Core/Src/stm32f3xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 519              		.loc 1 229 5 view .LVU125
 520 0044 029B     		ldr	r3, [sp, #8]
 521              	.LBE15:
 229:Core/Src/stm32f3xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 522              		.loc 1 229 5 view .LVU126
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s 			page 33


 235:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 523              		.loc 1 235 5 view .LVU127
 235:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 524              		.loc 1 235 25 is_stmt 0 view .LVU128
 525 0046 4FF46043 		mov	r3, #57344
 526 004a 0393     		str	r3, [sp, #12]
 236:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 527              		.loc 1 236 5 is_stmt 1 view .LVU129
 236:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 528              		.loc 1 236 26 is_stmt 0 view .LVU130
 529 004c 0223     		movs	r3, #2
 530 004e 0493     		str	r3, [sp, #16]
 237:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 531              		.loc 1 237 5 is_stmt 1 view .LVU131
 238:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 532              		.loc 1 238 5 view .LVU132
 238:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 533              		.loc 1 238 27 is_stmt 0 view .LVU133
 534 0050 0323     		movs	r3, #3
 535 0052 0693     		str	r3, [sp, #24]
 239:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 536              		.loc 1 239 5 is_stmt 1 view .LVU134
 239:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 537              		.loc 1 239 31 is_stmt 0 view .LVU135
 538 0054 0523     		movs	r3, #5
 539 0056 0793     		str	r3, [sp, #28]
 240:Core/Src/stm32f3xx_hal_msp.c **** 
 540              		.loc 1 240 5 is_stmt 1 view .LVU136
 541 0058 03A9     		add	r1, sp, #12
 542 005a 0348     		ldr	r0, .L36+4
 543              	.LVL24:
 240:Core/Src/stm32f3xx_hal_msp.c **** 
 544              		.loc 1 240 5 is_stmt 0 view .LVU137
 545 005c FFF7FEFF 		bl	HAL_GPIO_Init
 546              	.LVL25:
 547              		.loc 1 247 1 view .LVU138
 548 0060 DAE7     		b	.L32
 549              	.L37:
 550 0062 00BF     		.align	2
 551              	.L36:
 552 0064 00380040 		.word	1073756160
 553 0068 00040048 		.word	1207960576
 554              		.cfi_endproc
 555              	.LFE138:
 557              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 558              		.align	1
 559              		.global	HAL_SPI_MspDeInit
 560              		.syntax unified
 561              		.thumb
 562              		.thumb_func
 564              	HAL_SPI_MspDeInit:
 565              	.LVL26:
 566              	.LFB139:
 248:Core/Src/stm32f3xx_hal_msp.c **** 
 249:Core/Src/stm32f3xx_hal_msp.c **** /**
 250:Core/Src/stm32f3xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 251:Core/Src/stm32f3xx_hal_msp.c **** * This function freeze the hardware resources used in this example
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s 			page 34


 252:Core/Src/stm32f3xx_hal_msp.c **** * @param hspi: SPI handle pointer
 253:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
 254:Core/Src/stm32f3xx_hal_msp.c **** */
 255:Core/Src/stm32f3xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 256:Core/Src/stm32f3xx_hal_msp.c **** {
 567              		.loc 1 256 1 is_stmt 1 view -0
 568              		.cfi_startproc
 569              		@ args = 0, pretend = 0, frame = 0
 570              		@ frame_needed = 0, uses_anonymous_args = 0
 571              		.loc 1 256 1 is_stmt 0 view .LVU140
 572 0000 08B5     		push	{r3, lr}
 573              	.LCFI11:
 574              		.cfi_def_cfa_offset 8
 575              		.cfi_offset 3, -8
 576              		.cfi_offset 14, -4
 257:Core/Src/stm32f3xx_hal_msp.c ****   if(hspi->Instance==SPI2)
 577              		.loc 1 257 3 is_stmt 1 view .LVU141
 578              		.loc 1 257 10 is_stmt 0 view .LVU142
 579 0002 0268     		ldr	r2, [r0]
 580              		.loc 1 257 5 view .LVU143
 581 0004 074B     		ldr	r3, .L42
 582 0006 9A42     		cmp	r2, r3
 583 0008 00D0     		beq	.L41
 584              	.LVL27:
 585              	.L38:
 258:Core/Src/stm32f3xx_hal_msp.c ****   {
 259:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspDeInit 0 */
 260:Core/Src/stm32f3xx_hal_msp.c **** 
 261:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END SPI2_MspDeInit 0 */
 262:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock disable */
 263:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_SPI2_CLK_DISABLE();
 264:Core/Src/stm32f3xx_hal_msp.c **** 
 265:Core/Src/stm32f3xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 266:Core/Src/stm32f3xx_hal_msp.c ****     PB13     ------> SPI2_SCK
 267:Core/Src/stm32f3xx_hal_msp.c ****     PB14     ------> SPI2_MISO
 268:Core/Src/stm32f3xx_hal_msp.c ****     PB15     ------> SPI2_MOSI
 269:Core/Src/stm32f3xx_hal_msp.c ****     */
 270:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15);
 271:Core/Src/stm32f3xx_hal_msp.c **** 
 272:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspDeInit 1 */
 273:Core/Src/stm32f3xx_hal_msp.c **** 
 274:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END SPI2_MspDeInit 1 */
 275:Core/Src/stm32f3xx_hal_msp.c ****   }
 276:Core/Src/stm32f3xx_hal_msp.c **** 
 277:Core/Src/stm32f3xx_hal_msp.c **** }
 586              		.loc 1 277 1 view .LVU144
 587 000a 08BD     		pop	{r3, pc}
 588              	.LVL28:
 589              	.L41:
 263:Core/Src/stm32f3xx_hal_msp.c **** 
 590              		.loc 1 263 5 is_stmt 1 view .LVU145
 591 000c 064A     		ldr	r2, .L42+4
 592 000e D369     		ldr	r3, [r2, #28]
 593 0010 23F48043 		bic	r3, r3, #16384
 594 0014 D361     		str	r3, [r2, #28]
 270:Core/Src/stm32f3xx_hal_msp.c **** 
 595              		.loc 1 270 5 view .LVU146
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s 			page 35


 596 0016 4FF46041 		mov	r1, #57344
 597 001a 0448     		ldr	r0, .L42+8
 598              	.LVL29:
 270:Core/Src/stm32f3xx_hal_msp.c **** 
 599              		.loc 1 270 5 is_stmt 0 view .LVU147
 600 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 601              	.LVL30:
 602              		.loc 1 277 1 view .LVU148
 603 0020 F3E7     		b	.L38
 604              	.L43:
 605 0022 00BF     		.align	2
 606              	.L42:
 607 0024 00380040 		.word	1073756160
 608 0028 00100240 		.word	1073876992
 609 002c 00040048 		.word	1207960576
 610              		.cfi_endproc
 611              	.LFE139:
 613              		.section	.text.HAL_TIM_PWM_MspInit,"ax",%progbits
 614              		.align	1
 615              		.global	HAL_TIM_PWM_MspInit
 616              		.syntax unified
 617              		.thumb
 618              		.thumb_func
 620              	HAL_TIM_PWM_MspInit:
 621              	.LVL31:
 622              	.LFB140:
 278:Core/Src/stm32f3xx_hal_msp.c **** 
 279:Core/Src/stm32f3xx_hal_msp.c **** /**
 280:Core/Src/stm32f3xx_hal_msp.c **** * @brief TIM_PWM MSP Initialization
 281:Core/Src/stm32f3xx_hal_msp.c **** * This function configures the hardware resources used in this example
 282:Core/Src/stm32f3xx_hal_msp.c **** * @param htim_pwm: TIM_PWM handle pointer
 283:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
 284:Core/Src/stm32f3xx_hal_msp.c **** */
 285:Core/Src/stm32f3xx_hal_msp.c **** void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
 286:Core/Src/stm32f3xx_hal_msp.c **** {
 623              		.loc 1 286 1 is_stmt 1 view -0
 624              		.cfi_startproc
 625              		@ args = 0, pretend = 0, frame = 8
 626              		@ frame_needed = 0, uses_anonymous_args = 0
 627              		@ link register save eliminated.
 287:Core/Src/stm32f3xx_hal_msp.c ****   if(htim_pwm->Instance==TIM3)
 628              		.loc 1 287 3 view .LVU150
 629              		.loc 1 287 14 is_stmt 0 view .LVU151
 630 0000 0268     		ldr	r2, [r0]
 631              		.loc 1 287 5 view .LVU152
 632 0002 094B     		ldr	r3, .L51
 633 0004 9A42     		cmp	r2, r3
 634 0006 00D0     		beq	.L50
 635 0008 7047     		bx	lr
 636              	.L50:
 286:Core/Src/stm32f3xx_hal_msp.c ****   if(htim_pwm->Instance==TIM3)
 637              		.loc 1 286 1 view .LVU153
 638 000a 82B0     		sub	sp, sp, #8
 639              	.LCFI12:
 640              		.cfi_def_cfa_offset 8
 288:Core/Src/stm32f3xx_hal_msp.c ****   {
 289:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s 			page 36


 290:Core/Src/stm32f3xx_hal_msp.c **** 
 291:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 0 */
 292:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock enable */
 293:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 641              		.loc 1 293 5 is_stmt 1 view .LVU154
 642              	.LBB16:
 643              		.loc 1 293 5 view .LVU155
 644              		.loc 1 293 5 view .LVU156
 645 000c 03F50333 		add	r3, r3, #134144
 646 0010 DA69     		ldr	r2, [r3, #28]
 647 0012 42F00202 		orr	r2, r2, #2
 648 0016 DA61     		str	r2, [r3, #28]
 649              		.loc 1 293 5 view .LVU157
 650 0018 DB69     		ldr	r3, [r3, #28]
 651 001a 03F00203 		and	r3, r3, #2
 652 001e 0193     		str	r3, [sp, #4]
 653              		.loc 1 293 5 view .LVU158
 654 0020 019B     		ldr	r3, [sp, #4]
 655              	.LBE16:
 656              		.loc 1 293 5 view .LVU159
 294:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 295:Core/Src/stm32f3xx_hal_msp.c **** 
 296:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 1 */
 297:Core/Src/stm32f3xx_hal_msp.c ****   }
 298:Core/Src/stm32f3xx_hal_msp.c **** 
 299:Core/Src/stm32f3xx_hal_msp.c **** }
 657              		.loc 1 299 1 is_stmt 0 view .LVU160
 658 0022 02B0     		add	sp, sp, #8
 659              	.LCFI13:
 660              		.cfi_def_cfa_offset 0
 661              		@ sp needed
 662 0024 7047     		bx	lr
 663              	.L52:
 664 0026 00BF     		.align	2
 665              	.L51:
 666 0028 00040040 		.word	1073742848
 667              		.cfi_endproc
 668              	.LFE140:
 670              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 671              		.align	1
 672              		.global	HAL_TIM_Base_MspInit
 673              		.syntax unified
 674              		.thumb
 675              		.thumb_func
 677              	HAL_TIM_Base_MspInit:
 678              	.LVL32:
 679              	.LFB141:
 300:Core/Src/stm32f3xx_hal_msp.c **** 
 301:Core/Src/stm32f3xx_hal_msp.c **** /**
 302:Core/Src/stm32f3xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 303:Core/Src/stm32f3xx_hal_msp.c **** * This function configures the hardware resources used in this example
 304:Core/Src/stm32f3xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 305:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
 306:Core/Src/stm32f3xx_hal_msp.c **** */
 307:Core/Src/stm32f3xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 308:Core/Src/stm32f3xx_hal_msp.c **** {
 680              		.loc 1 308 1 is_stmt 1 view -0
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s 			page 37


 681              		.cfi_startproc
 682              		@ args = 0, pretend = 0, frame = 8
 683              		@ frame_needed = 0, uses_anonymous_args = 0
 684              		.loc 1 308 1 is_stmt 0 view .LVU162
 685 0000 00B5     		push	{lr}
 686              	.LCFI14:
 687              		.cfi_def_cfa_offset 4
 688              		.cfi_offset 14, -4
 689 0002 83B0     		sub	sp, sp, #12
 690              	.LCFI15:
 691              		.cfi_def_cfa_offset 16
 309:Core/Src/stm32f3xx_hal_msp.c ****   if(htim_base->Instance==TIM16)
 692              		.loc 1 309 3 is_stmt 1 view .LVU163
 693              		.loc 1 309 15 is_stmt 0 view .LVU164
 694 0004 0368     		ldr	r3, [r0]
 695              		.loc 1 309 5 view .LVU165
 696 0006 174A     		ldr	r2, .L59
 697 0008 9342     		cmp	r3, r2
 698 000a 05D0     		beq	.L57
 310:Core/Src/stm32f3xx_hal_msp.c ****   {
 311:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 0 */
 312:Core/Src/stm32f3xx_hal_msp.c **** 
 313:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM16_MspInit 0 */
 314:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock enable */
 315:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_TIM16_CLK_ENABLE();
 316:Core/Src/stm32f3xx_hal_msp.c ****     /* TIM16 interrupt Init */
 317:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 13, 0);
 318:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 319:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 320:Core/Src/stm32f3xx_hal_msp.c **** 
 321:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM16_MspInit 1 */
 322:Core/Src/stm32f3xx_hal_msp.c ****   }
 323:Core/Src/stm32f3xx_hal_msp.c ****   else if(htim_base->Instance==TIM17)
 699              		.loc 1 323 8 is_stmt 1 view .LVU166
 700              		.loc 1 323 10 is_stmt 0 view .LVU167
 701 000c 164A     		ldr	r2, .L59+4
 702 000e 9342     		cmp	r3, r2
 703 0010 15D0     		beq	.L58
 704              	.LVL33:
 705              	.L53:
 324:Core/Src/stm32f3xx_hal_msp.c ****   {
 325:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspInit 0 */
 326:Core/Src/stm32f3xx_hal_msp.c **** 
 327:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM17_MspInit 0 */
 328:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock enable */
 329:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_TIM17_CLK_ENABLE();
 330:Core/Src/stm32f3xx_hal_msp.c ****     /* TIM17 interrupt Init */
 331:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 14, 0);
 332:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 333:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspInit 1 */
 334:Core/Src/stm32f3xx_hal_msp.c **** 
 335:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM17_MspInit 1 */
 336:Core/Src/stm32f3xx_hal_msp.c ****   }
 337:Core/Src/stm32f3xx_hal_msp.c **** 
 338:Core/Src/stm32f3xx_hal_msp.c **** }
 706              		.loc 1 338 1 view .LVU168
 707 0012 03B0     		add	sp, sp, #12
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s 			page 38


 708              	.LCFI16:
 709              		.cfi_remember_state
 710              		.cfi_def_cfa_offset 4
 711              		@ sp needed
 712 0014 5DF804FB 		ldr	pc, [sp], #4
 713              	.LVL34:
 714              	.L57:
 715              	.LCFI17:
 716              		.cfi_restore_state
 315:Core/Src/stm32f3xx_hal_msp.c ****     /* TIM16 interrupt Init */
 717              		.loc 1 315 5 is_stmt 1 view .LVU169
 718              	.LBB17:
 315:Core/Src/stm32f3xx_hal_msp.c ****     /* TIM16 interrupt Init */
 719              		.loc 1 315 5 view .LVU170
 315:Core/Src/stm32f3xx_hal_msp.c ****     /* TIM16 interrupt Init */
 720              		.loc 1 315 5 view .LVU171
 721 0018 144B     		ldr	r3, .L59+8
 722 001a 9A69     		ldr	r2, [r3, #24]
 723 001c 42F40032 		orr	r2, r2, #131072
 724 0020 9A61     		str	r2, [r3, #24]
 315:Core/Src/stm32f3xx_hal_msp.c ****     /* TIM16 interrupt Init */
 725              		.loc 1 315 5 view .LVU172
 726 0022 9B69     		ldr	r3, [r3, #24]
 727 0024 03F40033 		and	r3, r3, #131072
 728 0028 0093     		str	r3, [sp]
 315:Core/Src/stm32f3xx_hal_msp.c ****     /* TIM16 interrupt Init */
 729              		.loc 1 315 5 view .LVU173
 730 002a 009B     		ldr	r3, [sp]
 731              	.LBE17:
 315:Core/Src/stm32f3xx_hal_msp.c ****     /* TIM16 interrupt Init */
 732              		.loc 1 315 5 view .LVU174
 317:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 733              		.loc 1 317 5 view .LVU175
 734 002c 0022     		movs	r2, #0
 735 002e 0D21     		movs	r1, #13
 736 0030 1920     		movs	r0, #25
 737              	.LVL35:
 317:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 738              		.loc 1 317 5 is_stmt 0 view .LVU176
 739 0032 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 740              	.LVL36:
 318:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 741              		.loc 1 318 5 is_stmt 1 view .LVU177
 742 0036 1920     		movs	r0, #25
 743 0038 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 744              	.LVL37:
 745 003c E9E7     		b	.L53
 746              	.LVL38:
 747              	.L58:
 329:Core/Src/stm32f3xx_hal_msp.c ****     /* TIM17 interrupt Init */
 748              		.loc 1 329 5 view .LVU178
 749              	.LBB18:
 329:Core/Src/stm32f3xx_hal_msp.c ****     /* TIM17 interrupt Init */
 750              		.loc 1 329 5 view .LVU179
 329:Core/Src/stm32f3xx_hal_msp.c ****     /* TIM17 interrupt Init */
 751              		.loc 1 329 5 view .LVU180
 752 003e 0B4B     		ldr	r3, .L59+8
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s 			page 39


 753 0040 9A69     		ldr	r2, [r3, #24]
 754 0042 42F48022 		orr	r2, r2, #262144
 755 0046 9A61     		str	r2, [r3, #24]
 329:Core/Src/stm32f3xx_hal_msp.c ****     /* TIM17 interrupt Init */
 756              		.loc 1 329 5 view .LVU181
 757 0048 9B69     		ldr	r3, [r3, #24]
 758 004a 03F48023 		and	r3, r3, #262144
 759 004e 0193     		str	r3, [sp, #4]
 329:Core/Src/stm32f3xx_hal_msp.c ****     /* TIM17 interrupt Init */
 760              		.loc 1 329 5 view .LVU182
 761 0050 019B     		ldr	r3, [sp, #4]
 762              	.LBE18:
 329:Core/Src/stm32f3xx_hal_msp.c ****     /* TIM17 interrupt Init */
 763              		.loc 1 329 5 view .LVU183
 331:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 764              		.loc 1 331 5 view .LVU184
 765 0052 0022     		movs	r2, #0
 766 0054 0E21     		movs	r1, #14
 767 0056 1A20     		movs	r0, #26
 768              	.LVL39:
 331:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 769              		.loc 1 331 5 is_stmt 0 view .LVU185
 770 0058 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 771              	.LVL40:
 332:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspInit 1 */
 772              		.loc 1 332 5 is_stmt 1 view .LVU186
 773 005c 1A20     		movs	r0, #26
 774 005e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 775              	.LVL41:
 776              		.loc 1 338 1 is_stmt 0 view .LVU187
 777 0062 D6E7     		b	.L53
 778              	.L60:
 779              		.align	2
 780              	.L59:
 781 0064 00440140 		.word	1073824768
 782 0068 00480140 		.word	1073825792
 783 006c 00100240 		.word	1073876992
 784              		.cfi_endproc
 785              	.LFE141:
 787              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 788              		.align	1
 789              		.global	HAL_TIM_MspPostInit
 790              		.syntax unified
 791              		.thumb
 792              		.thumb_func
 794              	HAL_TIM_MspPostInit:
 795              	.LVL42:
 796              	.LFB142:
 339:Core/Src/stm32f3xx_hal_msp.c **** 
 340:Core/Src/stm32f3xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 341:Core/Src/stm32f3xx_hal_msp.c **** {
 797              		.loc 1 341 1 is_stmt 1 view -0
 798              		.cfi_startproc
 799              		@ args = 0, pretend = 0, frame = 24
 800              		@ frame_needed = 0, uses_anonymous_args = 0
 801              		.loc 1 341 1 is_stmt 0 view .LVU189
 802 0000 00B5     		push	{lr}
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s 			page 40


 803              	.LCFI18:
 804              		.cfi_def_cfa_offset 4
 805              		.cfi_offset 14, -4
 806 0002 87B0     		sub	sp, sp, #28
 807              	.LCFI19:
 808              		.cfi_def_cfa_offset 32
 342:Core/Src/stm32f3xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 809              		.loc 1 342 3 is_stmt 1 view .LVU190
 810              		.loc 1 342 20 is_stmt 0 view .LVU191
 811 0004 0023     		movs	r3, #0
 812 0006 0193     		str	r3, [sp, #4]
 813 0008 0293     		str	r3, [sp, #8]
 814 000a 0393     		str	r3, [sp, #12]
 815 000c 0493     		str	r3, [sp, #16]
 816 000e 0593     		str	r3, [sp, #20]
 343:Core/Src/stm32f3xx_hal_msp.c ****   if(htim->Instance==TIM3)
 817              		.loc 1 343 3 is_stmt 1 view .LVU192
 818              		.loc 1 343 10 is_stmt 0 view .LVU193
 819 0010 0268     		ldr	r2, [r0]
 820              		.loc 1 343 5 view .LVU194
 821 0012 0D4B     		ldr	r3, .L65
 822 0014 9A42     		cmp	r2, r3
 823 0016 02D0     		beq	.L64
 824              	.LVL43:
 825              	.L61:
 344:Core/Src/stm32f3xx_hal_msp.c ****   {
 345:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 0 */
 346:Core/Src/stm32f3xx_hal_msp.c **** 
 347:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 0 */
 348:Core/Src/stm32f3xx_hal_msp.c **** 
 349:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 350:Core/Src/stm32f3xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 351:Core/Src/stm32f3xx_hal_msp.c ****     PB0     ------> TIM3_CH3
 352:Core/Src/stm32f3xx_hal_msp.c ****     */
 353:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pin = BUZZER_Pin;
 354:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 355:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 356:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 357:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 358:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(BUZZER_GPIO_Port, &GPIO_InitStruct);
 359:Core/Src/stm32f3xx_hal_msp.c **** 
 360:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 1 */
 361:Core/Src/stm32f3xx_hal_msp.c **** 
 362:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 1 */
 363:Core/Src/stm32f3xx_hal_msp.c ****   }
 364:Core/Src/stm32f3xx_hal_msp.c **** 
 365:Core/Src/stm32f3xx_hal_msp.c **** }
 826              		.loc 1 365 1 view .LVU195
 827 0018 07B0     		add	sp, sp, #28
 828              	.LCFI20:
 829              		.cfi_remember_state
 830              		.cfi_def_cfa_offset 4
 831              		@ sp needed
 832 001a 5DF804FB 		ldr	pc, [sp], #4
 833              	.LVL44:
 834              	.L64:
 835              	.LCFI21:
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s 			page 41


 836              		.cfi_restore_state
 349:Core/Src/stm32f3xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 837              		.loc 1 349 5 is_stmt 1 view .LVU196
 838              	.LBB19:
 349:Core/Src/stm32f3xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 839              		.loc 1 349 5 view .LVU197
 349:Core/Src/stm32f3xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 840              		.loc 1 349 5 view .LVU198
 841 001e 03F50333 		add	r3, r3, #134144
 842 0022 5A69     		ldr	r2, [r3, #20]
 843 0024 42F48022 		orr	r2, r2, #262144
 844 0028 5A61     		str	r2, [r3, #20]
 349:Core/Src/stm32f3xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 845              		.loc 1 349 5 view .LVU199
 846 002a 5B69     		ldr	r3, [r3, #20]
 847 002c 03F48023 		and	r3, r3, #262144
 848 0030 0093     		str	r3, [sp]
 349:Core/Src/stm32f3xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 849              		.loc 1 349 5 view .LVU200
 850 0032 009B     		ldr	r3, [sp]
 851              	.LBE19:
 349:Core/Src/stm32f3xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 852              		.loc 1 349 5 view .LVU201
 353:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 853              		.loc 1 353 5 view .LVU202
 353:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 854              		.loc 1 353 25 is_stmt 0 view .LVU203
 855 0034 0123     		movs	r3, #1
 856 0036 0193     		str	r3, [sp, #4]
 354:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 857              		.loc 1 354 5 is_stmt 1 view .LVU204
 354:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 858              		.loc 1 354 26 is_stmt 0 view .LVU205
 859 0038 0223     		movs	r3, #2
 860 003a 0293     		str	r3, [sp, #8]
 355:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 861              		.loc 1 355 5 is_stmt 1 view .LVU206
 356:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 862              		.loc 1 356 5 view .LVU207
 357:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(BUZZER_GPIO_Port, &GPIO_InitStruct);
 863              		.loc 1 357 5 view .LVU208
 357:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(BUZZER_GPIO_Port, &GPIO_InitStruct);
 864              		.loc 1 357 31 is_stmt 0 view .LVU209
 865 003c 0593     		str	r3, [sp, #20]
 358:Core/Src/stm32f3xx_hal_msp.c **** 
 866              		.loc 1 358 5 is_stmt 1 view .LVU210
 867 003e 01A9     		add	r1, sp, #4
 868 0040 0248     		ldr	r0, .L65+4
 869              	.LVL45:
 358:Core/Src/stm32f3xx_hal_msp.c **** 
 870              		.loc 1 358 5 is_stmt 0 view .LVU211
 871 0042 FFF7FEFF 		bl	HAL_GPIO_Init
 872              	.LVL46:
 873              		.loc 1 365 1 view .LVU212
 874 0046 E7E7     		b	.L61
 875              	.L66:
 876              		.align	2
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s 			page 42


 877              	.L65:
 878 0048 00040040 		.word	1073742848
 879 004c 00040048 		.word	1207960576
 880              		.cfi_endproc
 881              	.LFE142:
 883              		.section	.text.HAL_TIM_PWM_MspDeInit,"ax",%progbits
 884              		.align	1
 885              		.global	HAL_TIM_PWM_MspDeInit
 886              		.syntax unified
 887              		.thumb
 888              		.thumb_func
 890              	HAL_TIM_PWM_MspDeInit:
 891              	.LVL47:
 892              	.LFB143:
 366:Core/Src/stm32f3xx_hal_msp.c **** /**
 367:Core/Src/stm32f3xx_hal_msp.c **** * @brief TIM_PWM MSP De-Initialization
 368:Core/Src/stm32f3xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 369:Core/Src/stm32f3xx_hal_msp.c **** * @param htim_pwm: TIM_PWM handle pointer
 370:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
 371:Core/Src/stm32f3xx_hal_msp.c **** */
 372:Core/Src/stm32f3xx_hal_msp.c **** void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef* htim_pwm)
 373:Core/Src/stm32f3xx_hal_msp.c **** {
 893              		.loc 1 373 1 is_stmt 1 view -0
 894              		.cfi_startproc
 895              		@ args = 0, pretend = 0, frame = 0
 896              		@ frame_needed = 0, uses_anonymous_args = 0
 897              		@ link register save eliminated.
 374:Core/Src/stm32f3xx_hal_msp.c ****   if(htim_pwm->Instance==TIM3)
 898              		.loc 1 374 3 view .LVU214
 899              		.loc 1 374 14 is_stmt 0 view .LVU215
 900 0000 0268     		ldr	r2, [r0]
 901              		.loc 1 374 5 view .LVU216
 902 0002 054B     		ldr	r3, .L70
 903 0004 9A42     		cmp	r2, r3
 904 0006 00D0     		beq	.L69
 905              	.L67:
 375:Core/Src/stm32f3xx_hal_msp.c ****   {
 376:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 377:Core/Src/stm32f3xx_hal_msp.c **** 
 378:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 379:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock disable */
 380:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 381:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 382:Core/Src/stm32f3xx_hal_msp.c **** 
 383:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 384:Core/Src/stm32f3xx_hal_msp.c ****   }
 385:Core/Src/stm32f3xx_hal_msp.c **** 
 386:Core/Src/stm32f3xx_hal_msp.c **** }
 906              		.loc 1 386 1 view .LVU217
 907 0008 7047     		bx	lr
 908              	.L69:
 380:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 909              		.loc 1 380 5 is_stmt 1 view .LVU218
 910 000a 044A     		ldr	r2, .L70+4
 911 000c D369     		ldr	r3, [r2, #28]
 912 000e 23F00203 		bic	r3, r3, #2
 913 0012 D361     		str	r3, [r2, #28]
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s 			page 43


 914              		.loc 1 386 1 is_stmt 0 view .LVU219
 915 0014 F8E7     		b	.L67
 916              	.L71:
 917 0016 00BF     		.align	2
 918              	.L70:
 919 0018 00040040 		.word	1073742848
 920 001c 00100240 		.word	1073876992
 921              		.cfi_endproc
 922              	.LFE143:
 924              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 925              		.align	1
 926              		.global	HAL_TIM_Base_MspDeInit
 927              		.syntax unified
 928              		.thumb
 929              		.thumb_func
 931              	HAL_TIM_Base_MspDeInit:
 932              	.LVL48:
 933              	.LFB144:
 387:Core/Src/stm32f3xx_hal_msp.c **** 
 388:Core/Src/stm32f3xx_hal_msp.c **** /**
 389:Core/Src/stm32f3xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 390:Core/Src/stm32f3xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 391:Core/Src/stm32f3xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 392:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
 393:Core/Src/stm32f3xx_hal_msp.c **** */
 394:Core/Src/stm32f3xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 395:Core/Src/stm32f3xx_hal_msp.c **** {
 934              		.loc 1 395 1 is_stmt 1 view -0
 935              		.cfi_startproc
 936              		@ args = 0, pretend = 0, frame = 0
 937              		@ frame_needed = 0, uses_anonymous_args = 0
 938              		.loc 1 395 1 is_stmt 0 view .LVU221
 939 0000 08B5     		push	{r3, lr}
 940              	.LCFI22:
 941              		.cfi_def_cfa_offset 8
 942              		.cfi_offset 3, -8
 943              		.cfi_offset 14, -4
 396:Core/Src/stm32f3xx_hal_msp.c ****   if(htim_base->Instance==TIM16)
 944              		.loc 1 396 3 is_stmt 1 view .LVU222
 945              		.loc 1 396 15 is_stmt 0 view .LVU223
 946 0002 0368     		ldr	r3, [r0]
 947              		.loc 1 396 5 view .LVU224
 948 0004 0D4A     		ldr	r2, .L78
 949 0006 9342     		cmp	r3, r2
 950 0008 03D0     		beq	.L76
 397:Core/Src/stm32f3xx_hal_msp.c ****   {
 398:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspDeInit 0 */
 399:Core/Src/stm32f3xx_hal_msp.c **** 
 400:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM16_MspDeInit 0 */
 401:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock disable */
 402:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_TIM16_CLK_DISABLE();
 403:Core/Src/stm32f3xx_hal_msp.c **** 
 404:Core/Src/stm32f3xx_hal_msp.c ****     /* TIM16 interrupt DeInit */
 405:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM1_UP_TIM16_IRQn);
 406:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspDeInit 1 */
 407:Core/Src/stm32f3xx_hal_msp.c **** 
 408:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM16_MspDeInit 1 */
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s 			page 44


 409:Core/Src/stm32f3xx_hal_msp.c ****   }
 410:Core/Src/stm32f3xx_hal_msp.c ****   else if(htim_base->Instance==TIM17)
 951              		.loc 1 410 8 is_stmt 1 view .LVU225
 952              		.loc 1 410 10 is_stmt 0 view .LVU226
 953 000a 0D4A     		ldr	r2, .L78+4
 954 000c 9342     		cmp	r3, r2
 955 000e 0AD0     		beq	.L77
 956              	.LVL49:
 957              	.L72:
 411:Core/Src/stm32f3xx_hal_msp.c ****   {
 412:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspDeInit 0 */
 413:Core/Src/stm32f3xx_hal_msp.c **** 
 414:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM17_MspDeInit 0 */
 415:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock disable */
 416:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_TIM17_CLK_DISABLE();
 417:Core/Src/stm32f3xx_hal_msp.c **** 
 418:Core/Src/stm32f3xx_hal_msp.c ****     /* TIM17 interrupt DeInit */
 419:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 420:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspDeInit 1 */
 421:Core/Src/stm32f3xx_hal_msp.c **** 
 422:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM17_MspDeInit 1 */
 423:Core/Src/stm32f3xx_hal_msp.c ****   }
 424:Core/Src/stm32f3xx_hal_msp.c **** 
 425:Core/Src/stm32f3xx_hal_msp.c **** }
 958              		.loc 1 425 1 view .LVU227
 959 0010 08BD     		pop	{r3, pc}
 960              	.LVL50:
 961              	.L76:
 402:Core/Src/stm32f3xx_hal_msp.c **** 
 962              		.loc 1 402 5 is_stmt 1 view .LVU228
 963 0012 02F54C42 		add	r2, r2, #52224
 964 0016 9369     		ldr	r3, [r2, #24]
 965 0018 23F40033 		bic	r3, r3, #131072
 966 001c 9361     		str	r3, [r2, #24]
 405:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspDeInit 1 */
 967              		.loc 1 405 5 view .LVU229
 968 001e 1920     		movs	r0, #25
 969              	.LVL51:
 405:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspDeInit 1 */
 970              		.loc 1 405 5 is_stmt 0 view .LVU230
 971 0020 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 972              	.LVL52:
 973 0024 F4E7     		b	.L72
 974              	.LVL53:
 975              	.L77:
 416:Core/Src/stm32f3xx_hal_msp.c **** 
 976              		.loc 1 416 5 is_stmt 1 view .LVU231
 977 0026 02F54842 		add	r2, r2, #51200
 978 002a 9369     		ldr	r3, [r2, #24]
 979 002c 23F48023 		bic	r3, r3, #262144
 980 0030 9361     		str	r3, [r2, #24]
 419:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspDeInit 1 */
 981              		.loc 1 419 5 view .LVU232
 982 0032 1A20     		movs	r0, #26
 983              	.LVL54:
 419:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspDeInit 1 */
 984              		.loc 1 419 5 is_stmt 0 view .LVU233
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s 			page 45


 985 0034 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 986              	.LVL55:
 987              		.loc 1 425 1 view .LVU234
 988 0038 EAE7     		b	.L72
 989              	.L79:
 990 003a 00BF     		.align	2
 991              	.L78:
 992 003c 00440140 		.word	1073824768
 993 0040 00480140 		.word	1073825792
 994              		.cfi_endproc
 995              	.LFE144:
 997              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 998              		.align	1
 999              		.global	HAL_UART_MspInit
 1000              		.syntax unified
 1001              		.thumb
 1002              		.thumb_func
 1004              	HAL_UART_MspInit:
 1005              	.LVL56:
 1006              	.LFB145:
 426:Core/Src/stm32f3xx_hal_msp.c **** 
 427:Core/Src/stm32f3xx_hal_msp.c **** /**
 428:Core/Src/stm32f3xx_hal_msp.c **** * @brief UART MSP Initialization
 429:Core/Src/stm32f3xx_hal_msp.c **** * This function configures the hardware resources used in this example
 430:Core/Src/stm32f3xx_hal_msp.c **** * @param huart: UART handle pointer
 431:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
 432:Core/Src/stm32f3xx_hal_msp.c **** */
 433:Core/Src/stm32f3xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 434:Core/Src/stm32f3xx_hal_msp.c **** {
 1007              		.loc 1 434 1 is_stmt 1 view -0
 1008              		.cfi_startproc
 1009              		@ args = 0, pretend = 0, frame = 48
 1010              		@ frame_needed = 0, uses_anonymous_args = 0
 1011              		.loc 1 434 1 is_stmt 0 view .LVU236
 1012 0000 10B5     		push	{r4, lr}
 1013              	.LCFI23:
 1014              		.cfi_def_cfa_offset 8
 1015              		.cfi_offset 4, -8
 1016              		.cfi_offset 14, -4
 1017 0002 8CB0     		sub	sp, sp, #48
 1018              	.LCFI24:
 1019              		.cfi_def_cfa_offset 56
 435:Core/Src/stm32f3xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1020              		.loc 1 435 3 is_stmt 1 view .LVU237
 1021              		.loc 1 435 20 is_stmt 0 view .LVU238
 1022 0004 0023     		movs	r3, #0
 1023 0006 0793     		str	r3, [sp, #28]
 1024 0008 0893     		str	r3, [sp, #32]
 1025 000a 0993     		str	r3, [sp, #36]
 1026 000c 0A93     		str	r3, [sp, #40]
 1027 000e 0B93     		str	r3, [sp, #44]
 436:Core/Src/stm32f3xx_hal_msp.c ****   if(huart->Instance==USART1)
 1028              		.loc 1 436 3 is_stmt 1 view .LVU239
 1029              		.loc 1 436 11 is_stmt 0 view .LVU240
 1030 0010 0368     		ldr	r3, [r0]
 1031              		.loc 1 436 5 view .LVU241
 1032 0012 4B4A     		ldr	r2, .L90
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s 			page 46


 1033 0014 9342     		cmp	r3, r2
 1034 0016 08D0     		beq	.L86
 1035 0018 0446     		mov	r4, r0
 437:Core/Src/stm32f3xx_hal_msp.c ****   {
 438:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 439:Core/Src/stm32f3xx_hal_msp.c **** 
 440:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
 441:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock enable */
 442:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 443:Core/Src/stm32f3xx_hal_msp.c **** 
 444:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 445:Core/Src/stm32f3xx_hal_msp.c ****     /**USART1 GPIO Configuration
 446:Core/Src/stm32f3xx_hal_msp.c ****     PA9     ------> USART1_TX
 447:Core/Src/stm32f3xx_hal_msp.c ****     PA10     ------> USART1_RX
 448:Core/Src/stm32f3xx_hal_msp.c ****     */
 449:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 450:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 451:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 452:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 453:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 454:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 455:Core/Src/stm32f3xx_hal_msp.c **** 
 456:Core/Src/stm32f3xx_hal_msp.c ****     /* USART1 interrupt Init */
 457:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_SetPriority(USART1_IRQn, 3, 0);
 458:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART1_IRQn);
 459:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 460:Core/Src/stm32f3xx_hal_msp.c **** 
 461:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 462:Core/Src/stm32f3xx_hal_msp.c ****   }
 463:Core/Src/stm32f3xx_hal_msp.c ****   else if(huart->Instance==USART2)
 1036              		.loc 1 463 8 is_stmt 1 view .LVU242
 1037              		.loc 1 463 10 is_stmt 0 view .LVU243
 1038 001a 4A4A     		ldr	r2, .L90+4
 1039 001c 9342     		cmp	r3, r2
 1040 001e 2ED0     		beq	.L87
 464:Core/Src/stm32f3xx_hal_msp.c ****   {
 465:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 466:Core/Src/stm32f3xx_hal_msp.c **** 
 467:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 468:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock enable */
 469:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 470:Core/Src/stm32f3xx_hal_msp.c **** 
 471:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 472:Core/Src/stm32f3xx_hal_msp.c ****     /**USART2 GPIO Configuration
 473:Core/Src/stm32f3xx_hal_msp.c ****     PA2     ------> USART2_TX
 474:Core/Src/stm32f3xx_hal_msp.c ****     PA3     ------> USART2_RX
 475:Core/Src/stm32f3xx_hal_msp.c ****     */
 476:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 477:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 478:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 479:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 480:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 481:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 482:Core/Src/stm32f3xx_hal_msp.c **** 
 483:Core/Src/stm32f3xx_hal_msp.c ****     /* USART2 DMA Init */
 484:Core/Src/stm32f3xx_hal_msp.c ****     /* USART2_RX Init */
 485:Core/Src/stm32f3xx_hal_msp.c ****     hdma_usart2_rx.Instance = DMA1_Channel6;
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s 			page 47


 486:Core/Src/stm32f3xx_hal_msp.c ****     hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 487:Core/Src/stm32f3xx_hal_msp.c ****     hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 488:Core/Src/stm32f3xx_hal_msp.c ****     hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 489:Core/Src/stm32f3xx_hal_msp.c ****     hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 490:Core/Src/stm32f3xx_hal_msp.c ****     hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 491:Core/Src/stm32f3xx_hal_msp.c ****     hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 492:Core/Src/stm32f3xx_hal_msp.c ****     hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 493:Core/Src/stm32f3xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 494:Core/Src/stm32f3xx_hal_msp.c ****     {
 495:Core/Src/stm32f3xx_hal_msp.c ****       Error_Handler();
 496:Core/Src/stm32f3xx_hal_msp.c ****     }
 497:Core/Src/stm32f3xx_hal_msp.c **** 
 498:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 499:Core/Src/stm32f3xx_hal_msp.c **** 
 500:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 501:Core/Src/stm32f3xx_hal_msp.c **** 
 502:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 503:Core/Src/stm32f3xx_hal_msp.c ****   }
 504:Core/Src/stm32f3xx_hal_msp.c ****   else if(huart->Instance==USART3)
 1041              		.loc 1 504 8 is_stmt 1 view .LVU244
 1042              		.loc 1 504 10 is_stmt 0 view .LVU245
 1043 0020 494A     		ldr	r2, .L90+8
 1044 0022 9342     		cmp	r3, r2
 1045 0024 62D0     		beq	.L88
 1046              	.LVL57:
 1047              	.L80:
 505:Core/Src/stm32f3xx_hal_msp.c ****   {
 506:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspInit 0 */
 507:Core/Src/stm32f3xx_hal_msp.c **** 
 508:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END USART3_MspInit 0 */
 509:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock enable */
 510:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_USART3_CLK_ENABLE();
 511:Core/Src/stm32f3xx_hal_msp.c **** 
 512:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 513:Core/Src/stm32f3xx_hal_msp.c ****     /**USART3 GPIO Configuration
 514:Core/Src/stm32f3xx_hal_msp.c ****     PB10     ------> USART3_TX
 515:Core/Src/stm32f3xx_hal_msp.c ****     PB11     ------> USART3_RX
 516:Core/Src/stm32f3xx_hal_msp.c ****     */
 517:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 518:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 519:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 520:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 521:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 522:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 523:Core/Src/stm32f3xx_hal_msp.c **** 
 524:Core/Src/stm32f3xx_hal_msp.c ****     /* USART3 interrupt Init */
 525:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_SetPriority(USART3_IRQn, 4, 0);
 526:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART3_IRQn);
 527:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspInit 1 */
 528:Core/Src/stm32f3xx_hal_msp.c **** 
 529:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END USART3_MspInit 1 */
 530:Core/Src/stm32f3xx_hal_msp.c ****   }
 531:Core/Src/stm32f3xx_hal_msp.c **** 
 532:Core/Src/stm32f3xx_hal_msp.c **** }
 1048              		.loc 1 532 1 view .LVU246
 1049 0026 0CB0     		add	sp, sp, #48
 1050              	.LCFI25:
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s 			page 48


 1051              		.cfi_remember_state
 1052              		.cfi_def_cfa_offset 8
 1053              		@ sp needed
 1054 0028 10BD     		pop	{r4, pc}
 1055              	.LVL58:
 1056              	.L86:
 1057              	.LCFI26:
 1058              		.cfi_restore_state
 442:Core/Src/stm32f3xx_hal_msp.c **** 
 1059              		.loc 1 442 5 is_stmt 1 view .LVU247
 1060              	.LBB20:
 442:Core/Src/stm32f3xx_hal_msp.c **** 
 1061              		.loc 1 442 5 view .LVU248
 442:Core/Src/stm32f3xx_hal_msp.c **** 
 1062              		.loc 1 442 5 view .LVU249
 1063 002a 484B     		ldr	r3, .L90+12
 1064 002c 9A69     		ldr	r2, [r3, #24]
 1065 002e 42F48042 		orr	r2, r2, #16384
 1066 0032 9A61     		str	r2, [r3, #24]
 442:Core/Src/stm32f3xx_hal_msp.c **** 
 1067              		.loc 1 442 5 view .LVU250
 1068 0034 9A69     		ldr	r2, [r3, #24]
 1069 0036 02F48042 		and	r2, r2, #16384
 1070 003a 0192     		str	r2, [sp, #4]
 442:Core/Src/stm32f3xx_hal_msp.c **** 
 1071              		.loc 1 442 5 view .LVU251
 1072 003c 019A     		ldr	r2, [sp, #4]
 1073              	.LBE20:
 442:Core/Src/stm32f3xx_hal_msp.c **** 
 1074              		.loc 1 442 5 view .LVU252
 444:Core/Src/stm32f3xx_hal_msp.c ****     /**USART1 GPIO Configuration
 1075              		.loc 1 444 5 view .LVU253
 1076              	.LBB21:
 444:Core/Src/stm32f3xx_hal_msp.c ****     /**USART1 GPIO Configuration
 1077              		.loc 1 444 5 view .LVU254
 444:Core/Src/stm32f3xx_hal_msp.c ****     /**USART1 GPIO Configuration
 1078              		.loc 1 444 5 view .LVU255
 1079 003e 5A69     		ldr	r2, [r3, #20]
 1080 0040 42F40032 		orr	r2, r2, #131072
 1081 0044 5A61     		str	r2, [r3, #20]
 444:Core/Src/stm32f3xx_hal_msp.c ****     /**USART1 GPIO Configuration
 1082              		.loc 1 444 5 view .LVU256
 1083 0046 5B69     		ldr	r3, [r3, #20]
 1084 0048 03F40033 		and	r3, r3, #131072
 1085 004c 0293     		str	r3, [sp, #8]
 444:Core/Src/stm32f3xx_hal_msp.c ****     /**USART1 GPIO Configuration
 1086              		.loc 1 444 5 view .LVU257
 1087 004e 029B     		ldr	r3, [sp, #8]
 1088              	.LBE21:
 444:Core/Src/stm32f3xx_hal_msp.c ****     /**USART1 GPIO Configuration
 1089              		.loc 1 444 5 view .LVU258
 449:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1090              		.loc 1 449 5 view .LVU259
 449:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1091              		.loc 1 449 25 is_stmt 0 view .LVU260
 1092 0050 4FF4C063 		mov	r3, #1536
 1093 0054 0793     		str	r3, [sp, #28]
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s 			page 49


 450:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1094              		.loc 1 450 5 is_stmt 1 view .LVU261
 450:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1095              		.loc 1 450 26 is_stmt 0 view .LVU262
 1096 0056 0223     		movs	r3, #2
 1097 0058 0893     		str	r3, [sp, #32]
 451:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 1098              		.loc 1 451 5 is_stmt 1 view .LVU263
 452:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 1099              		.loc 1 452 5 view .LVU264
 452:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 1100              		.loc 1 452 27 is_stmt 0 view .LVU265
 1101 005a 0324     		movs	r4, #3
 1102 005c 0A94     		str	r4, [sp, #40]
 453:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1103              		.loc 1 453 5 is_stmt 1 view .LVU266
 453:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1104              		.loc 1 453 31 is_stmt 0 view .LVU267
 1105 005e 0723     		movs	r3, #7
 1106 0060 0B93     		str	r3, [sp, #44]
 454:Core/Src/stm32f3xx_hal_msp.c **** 
 1107              		.loc 1 454 5 is_stmt 1 view .LVU268
 1108 0062 07A9     		add	r1, sp, #28
 1109 0064 4FF09040 		mov	r0, #1207959552
 1110              	.LVL59:
 454:Core/Src/stm32f3xx_hal_msp.c **** 
 1111              		.loc 1 454 5 is_stmt 0 view .LVU269
 1112 0068 FFF7FEFF 		bl	HAL_GPIO_Init
 1113              	.LVL60:
 457:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART1_IRQn);
 1114              		.loc 1 457 5 is_stmt 1 view .LVU270
 1115 006c 0022     		movs	r2, #0
 1116 006e 2146     		mov	r1, r4
 1117 0070 2520     		movs	r0, #37
 1118 0072 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 1119              	.LVL61:
 458:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 1120              		.loc 1 458 5 view .LVU271
 1121 0076 2520     		movs	r0, #37
 1122 0078 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1123              	.LVL62:
 1124 007c D3E7     		b	.L80
 1125              	.LVL63:
 1126              	.L87:
 469:Core/Src/stm32f3xx_hal_msp.c **** 
 1127              		.loc 1 469 5 view .LVU272
 1128              	.LBB22:
 469:Core/Src/stm32f3xx_hal_msp.c **** 
 1129              		.loc 1 469 5 view .LVU273
 469:Core/Src/stm32f3xx_hal_msp.c **** 
 1130              		.loc 1 469 5 view .LVU274
 1131 007e 334B     		ldr	r3, .L90+12
 1132 0080 DA69     		ldr	r2, [r3, #28]
 1133 0082 42F40032 		orr	r2, r2, #131072
 1134 0086 DA61     		str	r2, [r3, #28]
 469:Core/Src/stm32f3xx_hal_msp.c **** 
 1135              		.loc 1 469 5 view .LVU275
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s 			page 50


 1136 0088 DA69     		ldr	r2, [r3, #28]
 1137 008a 02F40032 		and	r2, r2, #131072
 1138 008e 0392     		str	r2, [sp, #12]
 469:Core/Src/stm32f3xx_hal_msp.c **** 
 1139              		.loc 1 469 5 view .LVU276
 1140 0090 039A     		ldr	r2, [sp, #12]
 1141              	.LBE22:
 469:Core/Src/stm32f3xx_hal_msp.c **** 
 1142              		.loc 1 469 5 view .LVU277
 471:Core/Src/stm32f3xx_hal_msp.c ****     /**USART2 GPIO Configuration
 1143              		.loc 1 471 5 view .LVU278
 1144              	.LBB23:
 471:Core/Src/stm32f3xx_hal_msp.c ****     /**USART2 GPIO Configuration
 1145              		.loc 1 471 5 view .LVU279
 471:Core/Src/stm32f3xx_hal_msp.c ****     /**USART2 GPIO Configuration
 1146              		.loc 1 471 5 view .LVU280
 1147 0092 5A69     		ldr	r2, [r3, #20]
 1148 0094 42F40032 		orr	r2, r2, #131072
 1149 0098 5A61     		str	r2, [r3, #20]
 471:Core/Src/stm32f3xx_hal_msp.c ****     /**USART2 GPIO Configuration
 1150              		.loc 1 471 5 view .LVU281
 1151 009a 5B69     		ldr	r3, [r3, #20]
 1152 009c 03F40033 		and	r3, r3, #131072
 1153 00a0 0493     		str	r3, [sp, #16]
 471:Core/Src/stm32f3xx_hal_msp.c ****     /**USART2 GPIO Configuration
 1154              		.loc 1 471 5 view .LVU282
 1155 00a2 049B     		ldr	r3, [sp, #16]
 1156              	.LBE23:
 471:Core/Src/stm32f3xx_hal_msp.c ****     /**USART2 GPIO Configuration
 1157              		.loc 1 471 5 view .LVU283
 476:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1158              		.loc 1 476 5 view .LVU284
 476:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1159              		.loc 1 476 25 is_stmt 0 view .LVU285
 1160 00a4 0C23     		movs	r3, #12
 1161 00a6 0793     		str	r3, [sp, #28]
 477:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1162              		.loc 1 477 5 is_stmt 1 view .LVU286
 477:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1163              		.loc 1 477 26 is_stmt 0 view .LVU287
 1164 00a8 0223     		movs	r3, #2
 1165 00aa 0893     		str	r3, [sp, #32]
 478:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 1166              		.loc 1 478 5 is_stmt 1 view .LVU288
 479:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 1167              		.loc 1 479 5 view .LVU289
 479:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 1168              		.loc 1 479 27 is_stmt 0 view .LVU290
 1169 00ac 0323     		movs	r3, #3
 1170 00ae 0A93     		str	r3, [sp, #40]
 480:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1171              		.loc 1 480 5 is_stmt 1 view .LVU291
 480:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1172              		.loc 1 480 31 is_stmt 0 view .LVU292
 1173 00b0 0723     		movs	r3, #7
 1174 00b2 0B93     		str	r3, [sp, #44]
 481:Core/Src/stm32f3xx_hal_msp.c **** 
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s 			page 51


 1175              		.loc 1 481 5 is_stmt 1 view .LVU293
 1176 00b4 07A9     		add	r1, sp, #28
 1177 00b6 4FF09040 		mov	r0, #1207959552
 1178              	.LVL64:
 481:Core/Src/stm32f3xx_hal_msp.c **** 
 1179              		.loc 1 481 5 is_stmt 0 view .LVU294
 1180 00ba FFF7FEFF 		bl	HAL_GPIO_Init
 1181              	.LVL65:
 485:Core/Src/stm32f3xx_hal_msp.c ****     hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 1182              		.loc 1 485 5 is_stmt 1 view .LVU295
 485:Core/Src/stm32f3xx_hal_msp.c ****     hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 1183              		.loc 1 485 29 is_stmt 0 view .LVU296
 1184 00be 2448     		ldr	r0, .L90+16
 1185 00c0 244B     		ldr	r3, .L90+20
 1186 00c2 0360     		str	r3, [r0]
 486:Core/Src/stm32f3xx_hal_msp.c ****     hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 1187              		.loc 1 486 5 is_stmt 1 view .LVU297
 486:Core/Src/stm32f3xx_hal_msp.c ****     hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 1188              		.loc 1 486 35 is_stmt 0 view .LVU298
 1189 00c4 0023     		movs	r3, #0
 1190 00c6 4360     		str	r3, [r0, #4]
 487:Core/Src/stm32f3xx_hal_msp.c ****     hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 1191              		.loc 1 487 5 is_stmt 1 view .LVU299
 487:Core/Src/stm32f3xx_hal_msp.c ****     hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 1192              		.loc 1 487 35 is_stmt 0 view .LVU300
 1193 00c8 8360     		str	r3, [r0, #8]
 488:Core/Src/stm32f3xx_hal_msp.c ****     hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 1194              		.loc 1 488 5 is_stmt 1 view .LVU301
 488:Core/Src/stm32f3xx_hal_msp.c ****     hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 1195              		.loc 1 488 32 is_stmt 0 view .LVU302
 1196 00ca 8022     		movs	r2, #128
 1197 00cc C260     		str	r2, [r0, #12]
 489:Core/Src/stm32f3xx_hal_msp.c ****     hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 1198              		.loc 1 489 5 is_stmt 1 view .LVU303
 489:Core/Src/stm32f3xx_hal_msp.c ****     hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 1199              		.loc 1 489 45 is_stmt 0 view .LVU304
 1200 00ce 0361     		str	r3, [r0, #16]
 490:Core/Src/stm32f3xx_hal_msp.c ****     hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 1201              		.loc 1 490 5 is_stmt 1 view .LVU305
 490:Core/Src/stm32f3xx_hal_msp.c ****     hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 1202              		.loc 1 490 42 is_stmt 0 view .LVU306
 1203 00d0 4361     		str	r3, [r0, #20]
 491:Core/Src/stm32f3xx_hal_msp.c ****     hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 1204              		.loc 1 491 5 is_stmt 1 view .LVU307
 491:Core/Src/stm32f3xx_hal_msp.c ****     hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 1205              		.loc 1 491 30 is_stmt 0 view .LVU308
 1206 00d2 2022     		movs	r2, #32
 1207 00d4 8261     		str	r2, [r0, #24]
 492:Core/Src/stm32f3xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 1208              		.loc 1 492 5 is_stmt 1 view .LVU309
 492:Core/Src/stm32f3xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 1209              		.loc 1 492 34 is_stmt 0 view .LVU310
 1210 00d6 C361     		str	r3, [r0, #28]
 493:Core/Src/stm32f3xx_hal_msp.c ****     {
 1211              		.loc 1 493 5 is_stmt 1 view .LVU311
 493:Core/Src/stm32f3xx_hal_msp.c ****     {
 1212              		.loc 1 493 9 is_stmt 0 view .LVU312
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s 			page 52


 1213 00d8 FFF7FEFF 		bl	HAL_DMA_Init
 1214              	.LVL66:
 493:Core/Src/stm32f3xx_hal_msp.c ****     {
 1215              		.loc 1 493 8 view .LVU313
 1216 00dc 18B9     		cbnz	r0, .L89
 1217              	.L84:
 498:Core/Src/stm32f3xx_hal_msp.c **** 
 1218              		.loc 1 498 5 is_stmt 1 view .LVU314
 498:Core/Src/stm32f3xx_hal_msp.c **** 
 1219              		.loc 1 498 5 view .LVU315
 1220 00de 1C4B     		ldr	r3, .L90+16
 1221 00e0 2367     		str	r3, [r4, #112]
 498:Core/Src/stm32f3xx_hal_msp.c **** 
 1222              		.loc 1 498 5 view .LVU316
 1223 00e2 5C62     		str	r4, [r3, #36]
 498:Core/Src/stm32f3xx_hal_msp.c **** 
 1224              		.loc 1 498 5 view .LVU317
 1225 00e4 9FE7     		b	.L80
 1226              	.L89:
 495:Core/Src/stm32f3xx_hal_msp.c ****     }
 1227              		.loc 1 495 7 view .LVU318
 1228 00e6 FFF7FEFF 		bl	Error_Handler
 1229              	.LVL67:
 1230 00ea F8E7     		b	.L84
 1231              	.LVL68:
 1232              	.L88:
 510:Core/Src/stm32f3xx_hal_msp.c **** 
 1233              		.loc 1 510 5 view .LVU319
 1234              	.LBB24:
 510:Core/Src/stm32f3xx_hal_msp.c **** 
 1235              		.loc 1 510 5 view .LVU320
 510:Core/Src/stm32f3xx_hal_msp.c **** 
 1236              		.loc 1 510 5 view .LVU321
 1237 00ec 174B     		ldr	r3, .L90+12
 1238 00ee DA69     		ldr	r2, [r3, #28]
 1239 00f0 42F48022 		orr	r2, r2, #262144
 1240 00f4 DA61     		str	r2, [r3, #28]
 510:Core/Src/stm32f3xx_hal_msp.c **** 
 1241              		.loc 1 510 5 view .LVU322
 1242 00f6 DA69     		ldr	r2, [r3, #28]
 1243 00f8 02F48022 		and	r2, r2, #262144
 1244 00fc 0592     		str	r2, [sp, #20]
 510:Core/Src/stm32f3xx_hal_msp.c **** 
 1245              		.loc 1 510 5 view .LVU323
 1246 00fe 059A     		ldr	r2, [sp, #20]
 1247              	.LBE24:
 510:Core/Src/stm32f3xx_hal_msp.c **** 
 1248              		.loc 1 510 5 view .LVU324
 512:Core/Src/stm32f3xx_hal_msp.c ****     /**USART3 GPIO Configuration
 1249              		.loc 1 512 5 view .LVU325
 1250              	.LBB25:
 512:Core/Src/stm32f3xx_hal_msp.c ****     /**USART3 GPIO Configuration
 1251              		.loc 1 512 5 view .LVU326
 512:Core/Src/stm32f3xx_hal_msp.c ****     /**USART3 GPIO Configuration
 1252              		.loc 1 512 5 view .LVU327
 1253 0100 5A69     		ldr	r2, [r3, #20]
 1254 0102 42F48022 		orr	r2, r2, #262144
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s 			page 53


 1255 0106 5A61     		str	r2, [r3, #20]
 512:Core/Src/stm32f3xx_hal_msp.c ****     /**USART3 GPIO Configuration
 1256              		.loc 1 512 5 view .LVU328
 1257 0108 5B69     		ldr	r3, [r3, #20]
 1258 010a 03F48023 		and	r3, r3, #262144
 1259 010e 0693     		str	r3, [sp, #24]
 512:Core/Src/stm32f3xx_hal_msp.c ****     /**USART3 GPIO Configuration
 1260              		.loc 1 512 5 view .LVU329
 1261 0110 069B     		ldr	r3, [sp, #24]
 1262              	.LBE25:
 512:Core/Src/stm32f3xx_hal_msp.c ****     /**USART3 GPIO Configuration
 1263              		.loc 1 512 5 view .LVU330
 517:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1264              		.loc 1 517 5 view .LVU331
 517:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1265              		.loc 1 517 25 is_stmt 0 view .LVU332
 1266 0112 4FF44063 		mov	r3, #3072
 1267 0116 0793     		str	r3, [sp, #28]
 518:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1268              		.loc 1 518 5 is_stmt 1 view .LVU333
 518:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1269              		.loc 1 518 26 is_stmt 0 view .LVU334
 1270 0118 0223     		movs	r3, #2
 1271 011a 0893     		str	r3, [sp, #32]
 519:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 1272              		.loc 1 519 5 is_stmt 1 view .LVU335
 520:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 1273              		.loc 1 520 5 view .LVU336
 520:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 1274              		.loc 1 520 27 is_stmt 0 view .LVU337
 1275 011c 0323     		movs	r3, #3
 1276 011e 0A93     		str	r3, [sp, #40]
 521:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1277              		.loc 1 521 5 is_stmt 1 view .LVU338
 521:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1278              		.loc 1 521 31 is_stmt 0 view .LVU339
 1279 0120 0723     		movs	r3, #7
 1280 0122 0B93     		str	r3, [sp, #44]
 522:Core/Src/stm32f3xx_hal_msp.c **** 
 1281              		.loc 1 522 5 is_stmt 1 view .LVU340
 1282 0124 07A9     		add	r1, sp, #28
 1283 0126 0C48     		ldr	r0, .L90+24
 1284              	.LVL69:
 522:Core/Src/stm32f3xx_hal_msp.c **** 
 1285              		.loc 1 522 5 is_stmt 0 view .LVU341
 1286 0128 FFF7FEFF 		bl	HAL_GPIO_Init
 1287              	.LVL70:
 525:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART3_IRQn);
 1288              		.loc 1 525 5 is_stmt 1 view .LVU342
 1289 012c 0022     		movs	r2, #0
 1290 012e 0421     		movs	r1, #4
 1291 0130 2720     		movs	r0, #39
 1292 0132 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 1293              	.LVL71:
 526:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspInit 1 */
 1294              		.loc 1 526 5 view .LVU343
 1295 0136 2720     		movs	r0, #39
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s 			page 54


 1296 0138 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1297              	.LVL72:
 1298              		.loc 1 532 1 is_stmt 0 view .LVU344
 1299 013c 73E7     		b	.L80
 1300              	.L91:
 1301 013e 00BF     		.align	2
 1302              	.L90:
 1303 0140 00380140 		.word	1073821696
 1304 0144 00440040 		.word	1073759232
 1305 0148 00480040 		.word	1073760256
 1306 014c 00100240 		.word	1073876992
 1307 0150 00000000 		.word	hdma_usart2_rx
 1308 0154 6C000240 		.word	1073873004
 1309 0158 00040048 		.word	1207960576
 1310              		.cfi_endproc
 1311              	.LFE145:
 1313              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 1314              		.align	1
 1315              		.global	HAL_UART_MspDeInit
 1316              		.syntax unified
 1317              		.thumb
 1318              		.thumb_func
 1320              	HAL_UART_MspDeInit:
 1321              	.LVL73:
 1322              	.LFB146:
 533:Core/Src/stm32f3xx_hal_msp.c **** 
 534:Core/Src/stm32f3xx_hal_msp.c **** /**
 535:Core/Src/stm32f3xx_hal_msp.c **** * @brief UART MSP De-Initialization
 536:Core/Src/stm32f3xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 537:Core/Src/stm32f3xx_hal_msp.c **** * @param huart: UART handle pointer
 538:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
 539:Core/Src/stm32f3xx_hal_msp.c **** */
 540:Core/Src/stm32f3xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 541:Core/Src/stm32f3xx_hal_msp.c **** {
 1323              		.loc 1 541 1 is_stmt 1 view -0
 1324              		.cfi_startproc
 1325              		@ args = 0, pretend = 0, frame = 0
 1326              		@ frame_needed = 0, uses_anonymous_args = 0
 1327              		.loc 1 541 1 is_stmt 0 view .LVU346
 1328 0000 10B5     		push	{r4, lr}
 1329              	.LCFI27:
 1330              		.cfi_def_cfa_offset 8
 1331              		.cfi_offset 4, -8
 1332              		.cfi_offset 14, -4
 542:Core/Src/stm32f3xx_hal_msp.c ****   if(huart->Instance==USART1)
 1333              		.loc 1 542 3 is_stmt 1 view .LVU347
 1334              		.loc 1 542 11 is_stmt 0 view .LVU348
 1335 0002 0368     		ldr	r3, [r0]
 1336              		.loc 1 542 5 view .LVU349
 1337 0004 1C4A     		ldr	r2, .L100
 1338 0006 9342     		cmp	r3, r2
 1339 0008 07D0     		beq	.L97
 1340 000a 0446     		mov	r4, r0
 543:Core/Src/stm32f3xx_hal_msp.c ****   {
 544:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 545:Core/Src/stm32f3xx_hal_msp.c **** 
 546:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s 			page 55


 547:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock disable */
 548:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 549:Core/Src/stm32f3xx_hal_msp.c **** 
 550:Core/Src/stm32f3xx_hal_msp.c ****     /**USART1 GPIO Configuration
 551:Core/Src/stm32f3xx_hal_msp.c ****     PA9     ------> USART1_TX
 552:Core/Src/stm32f3xx_hal_msp.c ****     PA10     ------> USART1_RX
 553:Core/Src/stm32f3xx_hal_msp.c ****     */
 554:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 555:Core/Src/stm32f3xx_hal_msp.c **** 
 556:Core/Src/stm32f3xx_hal_msp.c ****     /* USART1 interrupt DeInit */
 557:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USART1_IRQn);
 558:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 559:Core/Src/stm32f3xx_hal_msp.c **** 
 560:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 561:Core/Src/stm32f3xx_hal_msp.c ****   }
 562:Core/Src/stm32f3xx_hal_msp.c ****   else if(huart->Instance==USART2)
 1341              		.loc 1 562 8 is_stmt 1 view .LVU350
 1342              		.loc 1 562 10 is_stmt 0 view .LVU351
 1343 000c 1B4A     		ldr	r2, .L100+4
 1344 000e 9342     		cmp	r3, r2
 1345 0010 13D0     		beq	.L98
 563:Core/Src/stm32f3xx_hal_msp.c ****   {
 564:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 565:Core/Src/stm32f3xx_hal_msp.c **** 
 566:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 567:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock disable */
 568:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 569:Core/Src/stm32f3xx_hal_msp.c **** 
 570:Core/Src/stm32f3xx_hal_msp.c ****     /**USART2 GPIO Configuration
 571:Core/Src/stm32f3xx_hal_msp.c ****     PA2     ------> USART2_TX
 572:Core/Src/stm32f3xx_hal_msp.c ****     PA3     ------> USART2_RX
 573:Core/Src/stm32f3xx_hal_msp.c ****     */
 574:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 575:Core/Src/stm32f3xx_hal_msp.c **** 
 576:Core/Src/stm32f3xx_hal_msp.c ****     /* USART2 DMA DeInit */
 577:Core/Src/stm32f3xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmarx);
 578:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 579:Core/Src/stm32f3xx_hal_msp.c **** 
 580:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 581:Core/Src/stm32f3xx_hal_msp.c ****   }
 582:Core/Src/stm32f3xx_hal_msp.c ****   else if(huart->Instance==USART3)
 1346              		.loc 1 582 8 is_stmt 1 view .LVU352
 1347              		.loc 1 582 10 is_stmt 0 view .LVU353
 1348 0012 1B4A     		ldr	r2, .L100+8
 1349 0014 9342     		cmp	r3, r2
 1350 0016 1FD0     		beq	.L99
 1351              	.LVL74:
 1352              	.L92:
 583:Core/Src/stm32f3xx_hal_msp.c ****   {
 584:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspDeInit 0 */
 585:Core/Src/stm32f3xx_hal_msp.c **** 
 586:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END USART3_MspDeInit 0 */
 587:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock disable */
 588:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_USART3_CLK_DISABLE();
 589:Core/Src/stm32f3xx_hal_msp.c **** 
 590:Core/Src/stm32f3xx_hal_msp.c ****     /**USART3 GPIO Configuration
 591:Core/Src/stm32f3xx_hal_msp.c ****     PB10     ------> USART3_TX
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s 			page 56


 592:Core/Src/stm32f3xx_hal_msp.c ****     PB11     ------> USART3_RX
 593:Core/Src/stm32f3xx_hal_msp.c ****     */
 594:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10|GPIO_PIN_11);
 595:Core/Src/stm32f3xx_hal_msp.c **** 
 596:Core/Src/stm32f3xx_hal_msp.c ****     /* USART3 interrupt DeInit */
 597:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USART3_IRQn);
 598:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspDeInit 1 */
 599:Core/Src/stm32f3xx_hal_msp.c **** 
 600:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END USART3_MspDeInit 1 */
 601:Core/Src/stm32f3xx_hal_msp.c ****   }
 602:Core/Src/stm32f3xx_hal_msp.c **** 
 603:Core/Src/stm32f3xx_hal_msp.c **** }
 1353              		.loc 1 603 1 view .LVU354
 1354 0018 10BD     		pop	{r4, pc}
 1355              	.LVL75:
 1356              	.L97:
 548:Core/Src/stm32f3xx_hal_msp.c **** 
 1357              		.loc 1 548 5 is_stmt 1 view .LVU355
 1358 001a 02F55842 		add	r2, r2, #55296
 1359 001e 9369     		ldr	r3, [r2, #24]
 1360 0020 23F48043 		bic	r3, r3, #16384
 1361 0024 9361     		str	r3, [r2, #24]
 554:Core/Src/stm32f3xx_hal_msp.c **** 
 1362              		.loc 1 554 5 view .LVU356
 1363 0026 4FF4C061 		mov	r1, #1536
 1364 002a 4FF09040 		mov	r0, #1207959552
 1365              	.LVL76:
 554:Core/Src/stm32f3xx_hal_msp.c **** 
 1366              		.loc 1 554 5 is_stmt 0 view .LVU357
 1367 002e FFF7FEFF 		bl	HAL_GPIO_DeInit
 1368              	.LVL77:
 557:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 1369              		.loc 1 557 5 is_stmt 1 view .LVU358
 1370 0032 2520     		movs	r0, #37
 1371 0034 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1372              	.LVL78:
 1373 0038 EEE7     		b	.L92
 1374              	.LVL79:
 1375              	.L98:
 568:Core/Src/stm32f3xx_hal_msp.c **** 
 1376              		.loc 1 568 5 view .LVU359
 1377 003a 02F5E632 		add	r2, r2, #117760
 1378 003e D369     		ldr	r3, [r2, #28]
 1379 0040 23F40033 		bic	r3, r3, #131072
 1380 0044 D361     		str	r3, [r2, #28]
 574:Core/Src/stm32f3xx_hal_msp.c **** 
 1381              		.loc 1 574 5 view .LVU360
 1382 0046 0C21     		movs	r1, #12
 1383 0048 4FF09040 		mov	r0, #1207959552
 1384              	.LVL80:
 574:Core/Src/stm32f3xx_hal_msp.c **** 
 1385              		.loc 1 574 5 is_stmt 0 view .LVU361
 1386 004c FFF7FEFF 		bl	HAL_GPIO_DeInit
 1387              	.LVL81:
 577:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 1388              		.loc 1 577 5 is_stmt 1 view .LVU362
 1389 0050 206F     		ldr	r0, [r4, #112]
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s 			page 57


 1390 0052 FFF7FEFF 		bl	HAL_DMA_DeInit
 1391              	.LVL82:
 1392 0056 DFE7     		b	.L92
 1393              	.LVL83:
 1394              	.L99:
 588:Core/Src/stm32f3xx_hal_msp.c **** 
 1395              		.loc 1 588 5 view .LVU363
 1396 0058 02F5E432 		add	r2, r2, #116736
 1397 005c D369     		ldr	r3, [r2, #28]
 1398 005e 23F48023 		bic	r3, r3, #262144
 1399 0062 D361     		str	r3, [r2, #28]
 594:Core/Src/stm32f3xx_hal_msp.c **** 
 1400              		.loc 1 594 5 view .LVU364
 1401 0064 4FF44061 		mov	r1, #3072
 1402 0068 0648     		ldr	r0, .L100+12
 1403              	.LVL84:
 594:Core/Src/stm32f3xx_hal_msp.c **** 
 1404              		.loc 1 594 5 is_stmt 0 view .LVU365
 1405 006a FFF7FEFF 		bl	HAL_GPIO_DeInit
 1406              	.LVL85:
 597:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspDeInit 1 */
 1407              		.loc 1 597 5 is_stmt 1 view .LVU366
 1408 006e 2720     		movs	r0, #39
 1409 0070 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1410              	.LVL86:
 1411              		.loc 1 603 1 is_stmt 0 view .LVU367
 1412 0074 D0E7     		b	.L92
 1413              	.L101:
 1414 0076 00BF     		.align	2
 1415              	.L100:
 1416 0078 00380140 		.word	1073821696
 1417 007c 00440040 		.word	1073759232
 1418 0080 00480040 		.word	1073760256
 1419 0084 00040048 		.word	1207960576
 1420              		.cfi_endproc
 1421              	.LFE146:
 1423              		.text
 1424              	.Letext0:
 1425              		.file 3 "d:\\3.tools\\arm_gcc_toolchain\\arm-none-eabi\\include\\machine\\_default_types.h"
 1426              		.file 4 "d:\\3.tools\\arm_gcc_toolchain\\arm-none-eabi\\include\\sys\\_stdint.h"
 1427              		.file 5 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f303xc.h"
 1428              		.file 6 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h"
 1429              		.file 7 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_def.h"
 1430              		.file 8 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_gpio.h"
 1431              		.file 9 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_dma.h"
 1432              		.file 10 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_adc_ex.h"
 1433              		.file 11 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_adc.h"
 1434              		.file 12 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_rtc.h"
 1435              		.file 13 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_spi.h"
 1436              		.file 14 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_tim.h"
 1437              		.file 15 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_uart.h"
 1438              		.file 16 "Core/Inc/main.h"
 1439              		.file 17 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_cortex.h"
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s 			page 58


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f3xx_hal_msp.c
C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s:20     .text.HAL_MspInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s:26     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s:77     .text.HAL_MspInit:0000002c $d
C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s:82     .text.HAL_ADC_MspInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s:88     .text.HAL_ADC_MspInit:00000000 HAL_ADC_MspInit
C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s:246    .text.HAL_ADC_MspInit:0000009c $d
C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s:254    .text.HAL_ADC_MspDeInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s:260    .text.HAL_ADC_MspDeInit:00000000 HAL_ADC_MspDeInit
C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s:310    .text.HAL_ADC_MspDeInit:00000030 $d
C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s:316    .text.HAL_RTC_MspInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s:322    .text.HAL_RTC_MspInit:00000000 HAL_RTC_MspInit
C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s:374    .text.HAL_RTC_MspInit:00000024 $d
C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s:380    .text.HAL_RTC_MspDeInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s:386    .text.HAL_RTC_MspDeInit:00000000 HAL_RTC_MspDeInit
C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s:437    .text.HAL_RTC_MspDeInit:00000024 $d
C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s:443    .text.HAL_SPI_MspInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s:449    .text.HAL_SPI_MspInit:00000000 HAL_SPI_MspInit
C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s:552    .text.HAL_SPI_MspInit:00000064 $d
C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s:558    .text.HAL_SPI_MspDeInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s:564    .text.HAL_SPI_MspDeInit:00000000 HAL_SPI_MspDeInit
C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s:607    .text.HAL_SPI_MspDeInit:00000024 $d
C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s:614    .text.HAL_TIM_PWM_MspInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s:620    .text.HAL_TIM_PWM_MspInit:00000000 HAL_TIM_PWM_MspInit
C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s:666    .text.HAL_TIM_PWM_MspInit:00000028 $d
C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s:671    .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s:677    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s:781    .text.HAL_TIM_Base_MspInit:00000064 $d
C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s:788    .text.HAL_TIM_MspPostInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s:794    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s:878    .text.HAL_TIM_MspPostInit:00000048 $d
C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s:884    .text.HAL_TIM_PWM_MspDeInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s:890    .text.HAL_TIM_PWM_MspDeInit:00000000 HAL_TIM_PWM_MspDeInit
C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s:919    .text.HAL_TIM_PWM_MspDeInit:00000018 $d
C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s:925    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s:931    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s:992    .text.HAL_TIM_Base_MspDeInit:0000003c $d
C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s:998    .text.HAL_UART_MspInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s:1004   .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s:1303   .text.HAL_UART_MspInit:00000140 $d
C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s:1314   .text.HAL_UART_MspDeInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s:1320   .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
C:\Users\jisu8\AppData\Local\Temp\ccKVf9Ud.s:1416   .text.HAL_UART_MspDeInit:00000078 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_DMA_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
Error_Handler
hdma_adc2
HAL_GPIO_DeInit
HAL_DMA_DeInit
HAL_NVIC_DisableIRQ
hdma_usart2_rx
