{"sha": "7ca50393b3bc1c148d865cbc32e72df22ddbc564", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6N2NhNTAzOTNiM2JjMWMxNDhkODY1Y2JjMzJlNzJkZjIyZGRiYzU2NA==", "commit": {"author": {"name": "Michael Meissner", "email": "meissner@linux.ibm.com", "date": "2019-06-20T17:10:51Z"}, "committer": {"name": "Michael Meissner", "email": "meissner@gcc.gnu.org", "date": "2019-06-20T17:10:51Z"}, "message": "rs6000.md (isa attribute): Add support for for a future processor.\n\n2019-06-20  Michael Meissner  <meissner@linux.ibm.com>\n\n\t* config/rs6000/rs6000.md (isa attribute): Add support for\n\tfor a future processor.\n\nFrom-SVN: r272513", "tree": {"sha": "17e3961d93d4932a8803ed2733030aaa754a9e5f", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/17e3961d93d4932a8803ed2733030aaa754a9e5f"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/7ca50393b3bc1c148d865cbc32e72df22ddbc564", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/7ca50393b3bc1c148d865cbc32e72df22ddbc564", "html_url": "https://github.com/Rust-GCC/gccrs/commit/7ca50393b3bc1c148d865cbc32e72df22ddbc564", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/7ca50393b3bc1c148d865cbc32e72df22ddbc564/comments", "author": null, "committer": null, "parents": [{"sha": "7772dbe2fad60d8be78b81e0fdce23aff1344be5", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/7772dbe2fad60d8be78b81e0fdce23aff1344be5", "html_url": "https://github.com/Rust-GCC/gccrs/commit/7772dbe2fad60d8be78b81e0fdce23aff1344be5"}], "stats": {"total": 12, "additions": 11, "deletions": 1}, "files": [{"sha": "7deb9d8a7aafcf1bdea6f572a76c122e6b621492", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/7ca50393b3bc1c148d865cbc32e72df22ddbc564/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/7ca50393b3bc1c148d865cbc32e72df22ddbc564/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=7ca50393b3bc1c148d865cbc32e72df22ddbc564", "patch": "@@ -1,3 +1,8 @@\n+2019-06-20  Michael Meissner  <meissner@linux.ibm.com>\n+\n+\t* config/rs6000/rs6000.md (isa attribute): Add support for\n+\tfor a future processor.\n+\n 2019-06-20  H.J. Lu  <hongjiu.lu@intel.com>\n \n \tPR target/54855"}, {"sha": "b04c70551c094bb5bff201a755ba32e893566f07", "filename": "gcc/config/rs6000/rs6000.md", "status": "modified", "additions": 6, "deletions": 1, "changes": 7, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/7ca50393b3bc1c148d865cbc32e72df22ddbc564/gcc%2Fconfig%2Frs6000%2Frs6000.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/7ca50393b3bc1c148d865cbc32e72df22ddbc564/gcc%2Fconfig%2Frs6000%2Frs6000.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Frs6000.md?ref=7ca50393b3bc1c148d865cbc32e72df22ddbc564", "patch": "@@ -267,7 +267,8 @@\n   (const (symbol_ref \"(enum attr_cpu) rs6000_tune\")))\n \n ;; The ISA we implement.\n-(define_attr \"isa\" \"any,p5,p6,p7,p7v,p8v,p9v,p9kf,p9tf\" (const_string \"any\"))\n+(define_attr \"isa\" \"any,p5,p6,p7,p7v,p8v,p9v,p9kf,p9tf,fut\"\n+  (const_string \"any\"))\n \n ;; Is this alternative enabled for the current CPU/ISA/etc.?\n (define_attr \"enabled\" \"\"\n@@ -306,6 +307,10 @@\n      (and (eq_attr \"isa\" \"p9tf\")\n \t  (match_test \"FLOAT128_VECTOR_P (TFmode)\"))\n      (const_int 1)\n+\n+     (and (eq_attr \"isa\" \"fut\")\n+\t  (match_test \"TARGET_FUTURE\"))\n+     (const_int 1)\n     ] (const_int 0)))\n \n ;; If this instruction is microcoded on the CELL processor"}]}