// Seed: 382744399
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    output logic id_1,
    input id_2,
    input id_3,
    output logic id_4,
    input id_5,
    output id_6,
    input id_7,
    input logic id_8,
    output id_9,
    input id_10
);
  logic id_11;
  type_17(
      "" - id_3, id_9
  );
  logic id_12;
endmodule
