Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Jan 15 13:11:01 2023
| Host         : DESKTOP-SA1D2UB running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file uart_stopwatch_synth_control_sets_placed.rpt
| Design       : uart_stopwatch_synth
| Device       : xc7a35t
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    22 |
|    Minimum number of control sets                        |    22 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    22 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     9 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     4 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |            8 |
| No           | No                    | Yes                    |              63 |           21 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              77 |           32 |
| Yes          | Yes                   | No                     |              32 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+-----------------------------------------------------+-----------------------+------------------+----------------+--------------+
|     Clock Signal     |                    Enable Signal                    |    Set/Reset Signal   | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+-----------------------------------------------------+-----------------------+------------------+----------------+--------------+
|  CLK100MHZ_IBUF_BUFG | uart/tx_unit/s_tx_reg_i_1_n_0                       | btnC_IBUF             |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG | transmit_ascii/s_ascii_reg[3]_i_1_n_0               | btnC_IBUF             |                3 |              4 |         1.33 |
|  CLK100MHZ_IBUF_BUFG | uart/rx_unit/s_s_next                               | btnC_IBUF             |                3 |              5 |         1.67 |
|  CLK100MHZ_IBUF_BUFG | uart/tx_unit/s_s_next                               | btnC_IBUF             |                2 |              5 |         2.50 |
|  CLK100MHZ_IBUF_BUFG | uart/tx_unit/s_b_next_0                             | btnC_IBUF             |                2 |              6 |         3.00 |
|  CLK100MHZ_IBUF_BUFG | transmit_ascii/s_wr_ptr_reg_reg[6]                  |                       |                2 |              8 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | transmit_ascii/s_wr_ptr_reg_reg[6]_0                |                       |                2 |              8 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | transmit_ascii/s_wr_ptr_reg_reg[6]_1                |                       |                2 |              8 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | transmit_ascii/s_wr_ptr_reg_reg[7]                  |                       |                2 |              8 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | transmit_ascii/E[0]                                 | btnC_IBUF             |                3 |              8 |         2.67 |
|  CLK100MHZ_IBUF_BUFG | uart/fifo_rx/s_rd_ptr_reg[0]_i_1__0_n_0             | btnC_IBUF             |                2 |              8 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | uart/fifo_tx/s_rd_ptr_reg[0]_i_1_n_0                | btnC_IBUF             |                3 |              8 |         2.67 |
|  CLK100MHZ_IBUF_BUFG | uart/rx_unit/s_b_next                               | btnC_IBUF             |                2 |              8 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | uart/rx_unit/s_rx_done_tick                         | btnC_IBUF             |                4 |              8 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | uart/fifo_rx/s_array_reg_reg_0_63_0_2_i_1_n_0       |                       |                3 |             12 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | uart/fifo_rx/s_array_reg_reg_128_191_0_2_i_1__0_n_0 |                       |                3 |             12 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | uart/fifo_rx/s_array_reg_reg_192_255_0_2_i_1_n_0    |                       |                3 |             12 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | uart/fifo_rx/s_array_reg_reg_64_127_0_2_i_1__0_n_0  |                       |                3 |             12 |         4.00 |
|  CLK100MHZ_IBUF_BUFG |                                                     |                       |                8 |             16 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | transmit_ascii/s_d3_reg[3]_i_1_n_0                  | btnC_IBUF             |                7 |             16 |         2.29 |
|  CLK100MHZ_IBUF_BUFG | recieve_ascii/s_go                                  | recieve_ascii/ms_reg0 |                8 |             32 |         4.00 |
|  CLK100MHZ_IBUF_BUFG |                                                     | btnC_IBUF             |               21 |             63 |         3.00 |
+----------------------+-----------------------------------------------------+-----------------------+------------------+----------------+--------------+


