
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= min_tt_025C_5v00 Corner ===================================

Startpoint: ena (input port clocked by clk)
Endpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004198    0.116877    0.041697    4.041698 ^ ena (in)
                                                         ena (net)
                      0.116877    0.000000    4.041698 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018446    0.341680    0.336273    4.377970 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.341680    0.000410    4.378380 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.034038    0.315997    0.253292    4.631672 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _075_ (net)
                      0.315997    0.000383    4.632055 v _163_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004080    0.393017    0.280885    4.912940 ^ _163_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.393017    0.000080    4.913020 ^ _219_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.913020   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026644    0.142097    0.066605   20.066605 ^ clk (in)
                                                         clk (net)
                      0.142098    0.000000   20.066605 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049485    0.114582    0.252392   20.318996 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114585    0.000957   20.319954 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033205    0.100589    0.236193   20.556149 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.100589    0.000355   20.556503 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.456503   clock uncertainty
                                  0.000000   20.456503   clock reconvergence pessimism
                                 -0.351843   20.104660   library setup time
                                             20.104660   data required time
---------------------------------------------------------------------------------------------
                                             20.104660   data required time
                                             -4.913020   data arrival time
---------------------------------------------------------------------------------------------
                                             15.191639   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _218_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004198    0.116877    0.041697    4.041698 ^ ena (in)
                                                         ena (net)
                      0.116877    0.000000    4.041698 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018446    0.341680    0.336273    4.377970 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.341680    0.000410    4.378380 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.034038    0.315997    0.253292    4.631672 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _075_ (net)
                      0.315997    0.000397    4.632069 v _160_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003534    0.377709    0.268372    4.900441 ^ _160_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.377709    0.000035    4.900476 ^ _218_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.900476   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026644    0.142097    0.066605   20.066605 ^ clk (in)
                                                         clk (net)
                      0.142098    0.000000   20.066605 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049485    0.114582    0.252392   20.318996 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114585    0.000957   20.319954 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033205    0.100589    0.236193   20.556149 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.100589    0.000350   20.556498 ^ _218_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.456497   clock uncertainty
                                  0.000000   20.456497   clock reconvergence pessimism
                                 -0.349487   20.107010   library setup time
                                             20.107010   data required time
---------------------------------------------------------------------------------------------
                                             20.107010   data required time
                                             -4.900476   data arrival time
---------------------------------------------------------------------------------------------
                                             15.206535   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004177    0.116552    0.041501    4.041502 ^ rst_n (in)
                                                         rst_n (net)
                      0.116552    0.000000    4.041502 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.044629    0.393895    0.415710    4.457211 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.393916    0.001561    4.458773 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084060    0.374565    0.481283    4.940056 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.374573    0.000630    4.940686 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.074690    0.340617    0.461920    5.402606 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net14 (net)
                      0.340620    0.001537    5.404143 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.404143   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026644    0.142097    0.066605   20.066605 ^ clk (in)
                                                         clk (net)
                      0.142098    0.000000   20.066605 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049485    0.114582    0.252392   20.318996 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114585    0.000934   20.319931 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031419    0.099038    0.234994   20.554926 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099038    0.000188   20.555113 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.455114   clock uncertainty
                                  0.000000   20.455114   clock reconvergence pessimism
                                  0.208525   20.663639   library recovery time
                                             20.663639   data required time
---------------------------------------------------------------------------------------------
                                             20.663639   data required time
                                             -5.404143   data arrival time
---------------------------------------------------------------------------------------------
                                             15.259496   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _225_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004177    0.116552    0.041501    4.041502 ^ rst_n (in)
                                                         rst_n (net)
                      0.116552    0.000000    4.041502 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.044629    0.393895    0.415710    4.457211 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.393916    0.001561    4.458773 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084060    0.374565    0.481283    4.940056 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.374573    0.000630    4.940686 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.074690    0.340617    0.461920    5.402606 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net14 (net)
                      0.340620    0.001513    5.404119 ^ _225_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.404119   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026644    0.142097    0.066605   20.066605 ^ clk (in)
                                                         clk (net)
                      0.142098    0.000000   20.066605 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049485    0.114582    0.252392   20.318996 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114585    0.000934   20.319931 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031419    0.099038    0.234994   20.554926 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099039    0.000396   20.555321 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.455322   clock uncertainty
                                  0.000000   20.455322   clock reconvergence pessimism
                                  0.208525   20.663847   library recovery time
                                             20.663847   data required time
---------------------------------------------------------------------------------------------
                                             20.663847   data required time
                                             -5.404119   data arrival time
---------------------------------------------------------------------------------------------
                                             15.259727   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _218_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004177    0.116552    0.041501    4.041502 ^ rst_n (in)
                                                         rst_n (net)
                      0.116552    0.000000    4.041502 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.044629    0.393895    0.415710    4.457211 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.393916    0.001561    4.458773 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084060    0.374565    0.481283    4.940056 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.374573    0.000630    4.940686 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.074690    0.340617    0.461920    5.402606 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net14 (net)
                      0.340619    0.001335    5.403941 ^ _218_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.403941   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026644    0.142097    0.066605   20.066605 ^ clk (in)
                                                         clk (net)
                      0.142098    0.000000   20.066605 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049485    0.114582    0.252392   20.318996 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114585    0.000957   20.319954 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033205    0.100589    0.236193   20.556149 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.100589    0.000350   20.556498 ^ _218_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.456497   clock uncertainty
                                  0.000000   20.456497   clock reconvergence pessimism
                                  0.208748   20.665247   library recovery time
                                             20.665247   data required time
---------------------------------------------------------------------------------------------
                                             20.665247   data required time
                                             -5.403941   data arrival time
---------------------------------------------------------------------------------------------
                                             15.261306   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _219_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004177    0.116552    0.041501    4.041502 ^ rst_n (in)
                                                         rst_n (net)
                      0.116552    0.000000    4.041502 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.044629    0.393895    0.415710    4.457211 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.393916    0.001561    4.458773 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084060    0.374565    0.481283    4.940056 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.374573    0.000630    4.940686 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.074690    0.340617    0.461920    5.402606 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net14 (net)
                      0.340619    0.001331    5.403936 ^ _219_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.403936   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026644    0.142097    0.066605   20.066605 ^ clk (in)
                                                         clk (net)
                      0.142098    0.000000   20.066605 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049485    0.114582    0.252392   20.318996 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114585    0.000957   20.319954 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033205    0.100589    0.236193   20.556149 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.100589    0.000355   20.556503 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.456503   clock uncertainty
                                  0.000000   20.456503   clock reconvergence pessimism
                                  0.208748   20.665251   library recovery time
                                             20.665251   data required time
---------------------------------------------------------------------------------------------
                                             20.665251   data required time
                                             -5.403936   data arrival time
---------------------------------------------------------------------------------------------
                                             15.261314   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _217_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004198    0.116877    0.041697    4.041698 ^ ena (in)
                                                         ena (net)
                      0.116877    0.000000    4.041698 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018446    0.341680    0.336273    4.377970 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.341680    0.000410    4.378380 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.034038    0.315997    0.253292    4.631672 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _075_ (net)
                      0.315997    0.000612    4.632284 v _157_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004400    0.262333    0.227193    4.859478 ^ _157_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.262333    0.000049    4.859527 ^ _217_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.859527   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026644    0.142097    0.066605   20.066605 ^ clk (in)
                                                         clk (net)
                      0.142098    0.000000   20.066605 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049485    0.114582    0.252392   20.318996 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114585    0.000957   20.319954 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033205    0.100589    0.236193   20.556149 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.100590    0.000549   20.556696 ^ _217_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.456696   clock uncertainty
                                  0.000000   20.456696   clock reconvergence pessimism
                                 -0.329333   20.127363   library setup time
                                             20.127363   data required time
---------------------------------------------------------------------------------------------
                                             20.127363   data required time
                                             -4.859527   data arrival time
---------------------------------------------------------------------------------------------
                                             15.267838   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _220_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004198    0.116877    0.041697    4.041698 ^ ena (in)
                                                         ena (net)
                      0.116877    0.000000    4.041698 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018446    0.341680    0.336273    4.377970 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.341680    0.000410    4.378380 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.034038    0.315997    0.253292    4.631672 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _075_ (net)
                      0.315997    0.000513    4.632185 v _165_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003772    0.249131    0.216263    4.848449 ^ _165_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.249131    0.000038    4.848486 ^ _220_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.848486   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026644    0.142097    0.066605   20.066605 ^ clk (in)
                                                         clk (net)
                      0.142098    0.000000   20.066605 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049485    0.114582    0.252392   20.318996 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114585    0.000957   20.319954 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033205    0.100589    0.236193   20.556149 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.100590    0.000560   20.556707 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.456707   clock uncertainty
                                  0.000000   20.456707   clock reconvergence pessimism
                                 -0.326819   20.129889   library setup time
                                             20.129889   data required time
---------------------------------------------------------------------------------------------
                                             20.129889   data required time
                                             -4.848486   data arrival time
---------------------------------------------------------------------------------------------
                                             15.281402   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _216_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004198    0.116877    0.041697    4.041698 ^ ena (in)
                                                         ena (net)
                      0.116877    0.000000    4.041698 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018446    0.341680    0.336273    4.377970 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.341680    0.000410    4.378380 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.034038    0.315997    0.253292    4.631672 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _075_ (net)
                      0.315997    0.000555    4.632227 v _155_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003699    0.247479    0.210548    4.842775 ^ _155_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.247479    0.000068    4.842843 ^ _216_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.842843   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026644    0.142097    0.066605   20.066605 ^ clk (in)
                                                         clk (net)
                      0.142098    0.000000   20.066605 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049485    0.114582    0.252392   20.318996 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114585    0.000957   20.319954 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033205    0.100589    0.236193   20.556149 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.100589    0.000506   20.556654 ^ _216_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.456654   clock uncertainty
                                  0.000000   20.456654   clock reconvergence pessimism
                                 -0.326505   20.130148   library setup time
                                             20.130148   data required time
---------------------------------------------------------------------------------------------
                                             20.130148   data required time
                                             -4.842843   data arrival time
---------------------------------------------------------------------------------------------
                                             15.287306   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _221_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004198    0.116877    0.041697    4.041698 ^ ena (in)
                                                         ena (net)
                      0.116877    0.000000    4.041698 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018446    0.341680    0.336273    4.377970 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.341680    0.000410    4.378380 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.034038    0.315997    0.253292    4.631672 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _075_ (net)
                      0.315997    0.000507    4.632179 v _167_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003318    0.237266    0.208356    4.840535 ^ _167_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.237266    0.000032    4.840566 ^ _221_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.840566   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026644    0.142097    0.066605   20.066605 ^ clk (in)
                                                         clk (net)
                      0.142098    0.000000   20.066605 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049485    0.114582    0.252392   20.318996 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114585    0.000957   20.319954 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033205    0.100589    0.236193   20.556149 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.100590    0.000572   20.556719 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.456720   clock uncertainty
                                  0.000000   20.456720   clock reconvergence pessimism
                                 -0.324560   20.132160   library setup time
                                             20.132160   data required time
---------------------------------------------------------------------------------------------
                                             20.132160   data required time
                                             -4.840566   data arrival time
---------------------------------------------------------------------------------------------
                                             15.291595   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _247_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004198    0.116877    0.041697    4.041698 ^ ena (in)
                                                         ena (net)
                      0.116877    0.000000    4.041698 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018446    0.341680    0.336273    4.377970 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.341680    0.000336    4.378306 ^ _202_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004309    0.238135    0.177666    4.555973 v _202_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _103_ (net)
                      0.238135    0.000041    4.556014 v _203_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003512    0.313883    0.259926    4.815940 ^ _203_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _044_ (net)
                      0.313883    0.000064    4.816004 ^ _247_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.816004   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026644    0.142097    0.066605   20.066605 ^ clk (in)
                                                         clk (net)
                      0.142098    0.000000   20.066605 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049485    0.114582    0.252392   20.318996 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114585    0.000934   20.319931 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031419    0.099038    0.234994   20.554926 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099039    0.000387   20.555313 ^ _247_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.455313   clock uncertainty
                                  0.000000   20.455313   clock reconvergence pessimism
                                 -0.339373   20.115940   library setup time
                                             20.115940   data required time
---------------------------------------------------------------------------------------------
                                             20.115940   data required time
                                             -4.816004   data arrival time
---------------------------------------------------------------------------------------------
                                             15.299936   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _226_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004177    0.116552    0.041501    4.041502 ^ rst_n (in)
                                                         rst_n (net)
                      0.116552    0.000000    4.041502 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.044629    0.393895    0.415710    4.457211 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.393916    0.001561    4.458773 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084060    0.374565    0.481283    4.940056 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.374702    0.004083    4.944138 ^ _226_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.944138   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026644    0.142097    0.066605   20.066605 ^ clk (in)
                                                         clk (net)
                      0.142098    0.000000   20.066605 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049485    0.114582    0.252392   20.318996 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114585    0.000934   20.319931 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031419    0.099038    0.234994   20.554926 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099039    0.000570   20.555496 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.455496   clock uncertainty
                                  0.000000   20.455496   clock reconvergence pessimism
                                  0.203226   20.658722   library recovery time
                                             20.658722   data required time
---------------------------------------------------------------------------------------------
                                             20.658722   data required time
                                             -4.944138   data arrival time
---------------------------------------------------------------------------------------------
                                             15.714583   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _222_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004177    0.116552    0.041501    4.041502 ^ rst_n (in)
                                                         rst_n (net)
                      0.116552    0.000000    4.041502 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.044629    0.393895    0.415710    4.457211 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.393916    0.001561    4.458773 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084060    0.374565    0.481283    4.940056 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.374699    0.004040    4.944096 ^ _222_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.944096   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026644    0.142097    0.066605   20.066605 ^ clk (in)
                                                         clk (net)
                      0.142098    0.000000   20.066605 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049485    0.114582    0.252392   20.318996 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114585    0.000934   20.319931 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031419    0.099038    0.234994   20.554926 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099040    0.000712   20.555637 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.455637   clock uncertainty
                                  0.000000   20.455637   clock reconvergence pessimism
                                  0.203227   20.658863   library recovery time
                                             20.658863   data required time
---------------------------------------------------------------------------------------------
                                             20.658863   data required time
                                             -4.944096   data arrival time
---------------------------------------------------------------------------------------------
                                             15.714768   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _227_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004177    0.116552    0.041501    4.041502 ^ rst_n (in)
                                                         rst_n (net)
                      0.116552    0.000000    4.041502 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.044629    0.393895    0.415710    4.457211 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.393916    0.001561    4.458773 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084060    0.374565    0.481283    4.940056 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.374695    0.003950    4.944005 ^ _227_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.944005   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026644    0.142097    0.066605   20.066605 ^ clk (in)
                                                         clk (net)
                      0.142098    0.000000   20.066605 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049485    0.114582    0.252392   20.318996 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114585    0.000934   20.319931 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031419    0.099038    0.234994   20.554926 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099040    0.000743   20.555668 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.455667   clock uncertainty
                                  0.000000   20.455667   clock reconvergence pessimism
                                  0.203227   20.658895   library recovery time
                                             20.658895   data required time
---------------------------------------------------------------------------------------------
                                             20.658895   data required time
                                             -4.944005   data arrival time
---------------------------------------------------------------------------------------------
                                             15.714890   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _223_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004177    0.116552    0.041501    4.041502 ^ rst_n (in)
                                                         rst_n (net)
                      0.116552    0.000000    4.041502 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.044629    0.393895    0.415710    4.457211 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.393916    0.001561    4.458773 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084060    0.374565    0.481283    4.940056 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.374691    0.003876    4.943932 ^ _223_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.943932   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026644    0.142097    0.066605   20.066605 ^ clk (in)
                                                         clk (net)
                      0.142098    0.000000   20.066605 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049485    0.114582    0.252392   20.318996 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114585    0.000934   20.319931 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031419    0.099038    0.234994   20.554926 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099040    0.000744   20.555670 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.455669   clock uncertainty
                                  0.000000   20.455669   clock reconvergence pessimism
                                  0.203228   20.658897   library recovery time
                                             20.658897   data required time
---------------------------------------------------------------------------------------------
                                             20.658897   data required time
                                             -4.943932   data arrival time
---------------------------------------------------------------------------------------------
                                             15.714966   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _221_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004177    0.116552    0.041501    4.041502 ^ rst_n (in)
                                                         rst_n (net)
                      0.116552    0.000000    4.041502 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.044629    0.393895    0.415710    4.457211 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.393916    0.001561    4.458773 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084060    0.374565    0.481283    4.940056 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.374687    0.003777    4.943832 ^ _221_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.943832   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026644    0.142097    0.066605   20.066605 ^ clk (in)
                                                         clk (net)
                      0.142098    0.000000   20.066605 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049485    0.114582    0.252392   20.318996 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114585    0.000957   20.319954 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033205    0.100589    0.236193   20.556149 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.100590    0.000572   20.556719 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.456720   clock uncertainty
                                  0.000000   20.456720   clock reconvergence pessimism
                                  0.203446   20.660166   library recovery time
                                             20.660166   data required time
---------------------------------------------------------------------------------------------
                                             20.660166   data required time
                                             -4.943832   data arrival time
---------------------------------------------------------------------------------------------
                                             15.716333   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _220_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004177    0.116552    0.041501    4.041502 ^ rst_n (in)
                                                         rst_n (net)
                      0.116552    0.000000    4.041502 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.044629    0.393895    0.415710    4.457211 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.393916    0.001561    4.458773 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084060    0.374565    0.481283    4.940056 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.374664    0.003274    4.943330 ^ _220_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.943330   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026644    0.142097    0.066605   20.066605 ^ clk (in)
                                                         clk (net)
                      0.142098    0.000000   20.066605 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049485    0.114582    0.252392   20.318996 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114585    0.000957   20.319954 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033205    0.100589    0.236193   20.556149 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.100590    0.000560   20.556707 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.456707   clock uncertainty
                                  0.000000   20.456707   clock reconvergence pessimism
                                  0.203449   20.660156   library recovery time
                                             20.660156   data required time
---------------------------------------------------------------------------------------------
                                             20.660156   data required time
                                             -4.943330   data arrival time
---------------------------------------------------------------------------------------------
                                             15.716827   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _217_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004177    0.116552    0.041501    4.041502 ^ rst_n (in)
                                                         rst_n (net)
                      0.116552    0.000000    4.041502 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.044629    0.393895    0.415710    4.457211 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.393916    0.001561    4.458773 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084060    0.374565    0.481283    4.940056 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.374660    0.003181    4.943237 ^ _217_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.943237   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026644    0.142097    0.066605   20.066605 ^ clk (in)
                                                         clk (net)
                      0.142098    0.000000   20.066605 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049485    0.114582    0.252392   20.318996 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114585    0.000957   20.319954 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033205    0.100589    0.236193   20.556149 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.100590    0.000549   20.556696 ^ _217_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.456696   clock uncertainty
                                  0.000000   20.456696   clock reconvergence pessimism
                                  0.203450   20.660147   library recovery time
                                             20.660147   data required time
---------------------------------------------------------------------------------------------
                                             20.660147   data required time
                                             -4.943237   data arrival time
---------------------------------------------------------------------------------------------
                                             15.716909   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _216_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004177    0.116552    0.041501    4.041502 ^ rst_n (in)
                                                         rst_n (net)
                      0.116552    0.000000    4.041502 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.044629    0.393895    0.415710    4.457211 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.393916    0.001561    4.458773 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084060    0.374565    0.481283    4.940056 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.374640    0.002704    4.942759 ^ _216_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.942759   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026644    0.142097    0.066605   20.066605 ^ clk (in)
                                                         clk (net)
                      0.142098    0.000000   20.066605 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049485    0.114582    0.252392   20.318996 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114585    0.000957   20.319954 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033205    0.100589    0.236193   20.556149 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.100589    0.000506   20.556654 ^ _216_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.456654   clock uncertainty
                                  0.000000   20.456654   clock reconvergence pessimism
                                  0.203453   20.660107   library recovery time
                                             20.660107   data required time
---------------------------------------------------------------------------------------------
                                             20.660107   data required time
                                             -4.942759   data arrival time
---------------------------------------------------------------------------------------------
                                             15.717348   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _247_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004177    0.116552    0.041501    4.041502 ^ rst_n (in)
                                                         rst_n (net)
                      0.116552    0.000000    4.041502 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.044629    0.393895    0.415710    4.457211 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.393921    0.001756    4.458968 ^ _247_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.458968   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026644    0.142097    0.066605   20.066605 ^ clk (in)
                                                         clk (net)
                      0.142098    0.000000   20.066605 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049485    0.114582    0.252392   20.318996 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114585    0.000934   20.319931 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031419    0.099038    0.234994   20.554926 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099039    0.000387   20.555313 ^ _247_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.455313   clock uncertainty
                                  0.000000   20.455313   clock reconvergence pessimism
                                  0.200238   20.655550   library recovery time
                                             20.655550   data required time
---------------------------------------------------------------------------------------------
                                             20.655550   data required time
                                             -4.458968   data arrival time
---------------------------------------------------------------------------------------------
                                             16.196585   slack (MET)



