
Cable_Monitor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000083dc  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002138  0800858c  0800858c  0001858c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a6c4  0800a6c4  000203bc  2**0
                  CONTENTS
  4 .ARM          00000008  0800a6c4  0800a6c4  0001a6c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a6cc  0800a6cc  000203bc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a6cc  0800a6cc  0001a6cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a6d0  0800a6d0  0001a6d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000003bc  20000000  0800a6d4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000628  200003bc  0800aa90  000203bc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200009e4  0800aa90  000209e4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000203bc  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000203ec  2**0
                  CONTENTS, READONLY
 13 .debug_info   00013fba  00000000  00000000  0002042f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000035c2  00000000  00000000  000343e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001480  00000000  00000000  000379b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000fb8  00000000  00000000  00038e30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000264b5  00000000  00000000  00039de8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000182c9  00000000  00000000  0006029d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000de156  00000000  00000000  00078566  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005a30  00000000  00000000  001566bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000081  00000000  00000000  0015c0ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200003bc 	.word	0x200003bc
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08008574 	.word	0x08008574

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200003c0 	.word	0x200003c0
 80001ec:	08008574 	.word	0x08008574

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b970 	b.w	8000588 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9e08      	ldr	r6, [sp, #32]
 80002c6:	460d      	mov	r5, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	460f      	mov	r7, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4694      	mov	ip, r2
 80002d4:	d965      	bls.n	80003a2 <__udivmoddi4+0xe2>
 80002d6:	fab2 f382 	clz	r3, r2
 80002da:	b143      	cbz	r3, 80002ee <__udivmoddi4+0x2e>
 80002dc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002e0:	f1c3 0220 	rsb	r2, r3, #32
 80002e4:	409f      	lsls	r7, r3
 80002e6:	fa20 f202 	lsr.w	r2, r0, r2
 80002ea:	4317      	orrs	r7, r2
 80002ec:	409c      	lsls	r4, r3
 80002ee:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002f2:	fa1f f58c 	uxth.w	r5, ip
 80002f6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002fa:	0c22      	lsrs	r2, r4, #16
 80002fc:	fb0e 7711 	mls	r7, lr, r1, r7
 8000300:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000304:	fb01 f005 	mul.w	r0, r1, r5
 8000308:	4290      	cmp	r0, r2
 800030a:	d90a      	bls.n	8000322 <__udivmoddi4+0x62>
 800030c:	eb1c 0202 	adds.w	r2, ip, r2
 8000310:	f101 37ff 	add.w	r7, r1, #4294967295
 8000314:	f080 811c 	bcs.w	8000550 <__udivmoddi4+0x290>
 8000318:	4290      	cmp	r0, r2
 800031a:	f240 8119 	bls.w	8000550 <__udivmoddi4+0x290>
 800031e:	3902      	subs	r1, #2
 8000320:	4462      	add	r2, ip
 8000322:	1a12      	subs	r2, r2, r0
 8000324:	b2a4      	uxth	r4, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000332:	fb00 f505 	mul.w	r5, r0, r5
 8000336:	42a5      	cmp	r5, r4
 8000338:	d90a      	bls.n	8000350 <__udivmoddi4+0x90>
 800033a:	eb1c 0404 	adds.w	r4, ip, r4
 800033e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000342:	f080 8107 	bcs.w	8000554 <__udivmoddi4+0x294>
 8000346:	42a5      	cmp	r5, r4
 8000348:	f240 8104 	bls.w	8000554 <__udivmoddi4+0x294>
 800034c:	4464      	add	r4, ip
 800034e:	3802      	subs	r0, #2
 8000350:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000354:	1b64      	subs	r4, r4, r5
 8000356:	2100      	movs	r1, #0
 8000358:	b11e      	cbz	r6, 8000362 <__udivmoddi4+0xa2>
 800035a:	40dc      	lsrs	r4, r3
 800035c:	2300      	movs	r3, #0
 800035e:	e9c6 4300 	strd	r4, r3, [r6]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d908      	bls.n	800037c <__udivmoddi4+0xbc>
 800036a:	2e00      	cmp	r6, #0
 800036c:	f000 80ed 	beq.w	800054a <__udivmoddi4+0x28a>
 8000370:	2100      	movs	r1, #0
 8000372:	e9c6 0500 	strd	r0, r5, [r6]
 8000376:	4608      	mov	r0, r1
 8000378:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037c:	fab3 f183 	clz	r1, r3
 8000380:	2900      	cmp	r1, #0
 8000382:	d149      	bne.n	8000418 <__udivmoddi4+0x158>
 8000384:	42ab      	cmp	r3, r5
 8000386:	d302      	bcc.n	800038e <__udivmoddi4+0xce>
 8000388:	4282      	cmp	r2, r0
 800038a:	f200 80f8 	bhi.w	800057e <__udivmoddi4+0x2be>
 800038e:	1a84      	subs	r4, r0, r2
 8000390:	eb65 0203 	sbc.w	r2, r5, r3
 8000394:	2001      	movs	r0, #1
 8000396:	4617      	mov	r7, r2
 8000398:	2e00      	cmp	r6, #0
 800039a:	d0e2      	beq.n	8000362 <__udivmoddi4+0xa2>
 800039c:	e9c6 4700 	strd	r4, r7, [r6]
 80003a0:	e7df      	b.n	8000362 <__udivmoddi4+0xa2>
 80003a2:	b902      	cbnz	r2, 80003a6 <__udivmoddi4+0xe6>
 80003a4:	deff      	udf	#255	; 0xff
 80003a6:	fab2 f382 	clz	r3, r2
 80003aa:	2b00      	cmp	r3, #0
 80003ac:	f040 8090 	bne.w	80004d0 <__udivmoddi4+0x210>
 80003b0:	1a8a      	subs	r2, r1, r2
 80003b2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003b6:	fa1f fe8c 	uxth.w	lr, ip
 80003ba:	2101      	movs	r1, #1
 80003bc:	fbb2 f5f7 	udiv	r5, r2, r7
 80003c0:	fb07 2015 	mls	r0, r7, r5, r2
 80003c4:	0c22      	lsrs	r2, r4, #16
 80003c6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ca:	fb0e f005 	mul.w	r0, lr, r5
 80003ce:	4290      	cmp	r0, r2
 80003d0:	d908      	bls.n	80003e4 <__udivmoddi4+0x124>
 80003d2:	eb1c 0202 	adds.w	r2, ip, r2
 80003d6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x122>
 80003dc:	4290      	cmp	r0, r2
 80003de:	f200 80cb 	bhi.w	8000578 <__udivmoddi4+0x2b8>
 80003e2:	4645      	mov	r5, r8
 80003e4:	1a12      	subs	r2, r2, r0
 80003e6:	b2a4      	uxth	r4, r4
 80003e8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003ec:	fb07 2210 	mls	r2, r7, r0, r2
 80003f0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003f4:	fb0e fe00 	mul.w	lr, lr, r0
 80003f8:	45a6      	cmp	lr, r4
 80003fa:	d908      	bls.n	800040e <__udivmoddi4+0x14e>
 80003fc:	eb1c 0404 	adds.w	r4, ip, r4
 8000400:	f100 32ff 	add.w	r2, r0, #4294967295
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x14c>
 8000406:	45a6      	cmp	lr, r4
 8000408:	f200 80bb 	bhi.w	8000582 <__udivmoddi4+0x2c2>
 800040c:	4610      	mov	r0, r2
 800040e:	eba4 040e 	sub.w	r4, r4, lr
 8000412:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000416:	e79f      	b.n	8000358 <__udivmoddi4+0x98>
 8000418:	f1c1 0720 	rsb	r7, r1, #32
 800041c:	408b      	lsls	r3, r1
 800041e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000422:	ea4c 0c03 	orr.w	ip, ip, r3
 8000426:	fa05 f401 	lsl.w	r4, r5, r1
 800042a:	fa20 f307 	lsr.w	r3, r0, r7
 800042e:	40fd      	lsrs	r5, r7
 8000430:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000434:	4323      	orrs	r3, r4
 8000436:	fbb5 f8f9 	udiv	r8, r5, r9
 800043a:	fa1f fe8c 	uxth.w	lr, ip
 800043e:	fb09 5518 	mls	r5, r9, r8, r5
 8000442:	0c1c      	lsrs	r4, r3, #16
 8000444:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000448:	fb08 f50e 	mul.w	r5, r8, lr
 800044c:	42a5      	cmp	r5, r4
 800044e:	fa02 f201 	lsl.w	r2, r2, r1
 8000452:	fa00 f001 	lsl.w	r0, r0, r1
 8000456:	d90b      	bls.n	8000470 <__udivmoddi4+0x1b0>
 8000458:	eb1c 0404 	adds.w	r4, ip, r4
 800045c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000460:	f080 8088 	bcs.w	8000574 <__udivmoddi4+0x2b4>
 8000464:	42a5      	cmp	r5, r4
 8000466:	f240 8085 	bls.w	8000574 <__udivmoddi4+0x2b4>
 800046a:	f1a8 0802 	sub.w	r8, r8, #2
 800046e:	4464      	add	r4, ip
 8000470:	1b64      	subs	r4, r4, r5
 8000472:	b29d      	uxth	r5, r3
 8000474:	fbb4 f3f9 	udiv	r3, r4, r9
 8000478:	fb09 4413 	mls	r4, r9, r3, r4
 800047c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000480:	fb03 fe0e 	mul.w	lr, r3, lr
 8000484:	45a6      	cmp	lr, r4
 8000486:	d908      	bls.n	800049a <__udivmoddi4+0x1da>
 8000488:	eb1c 0404 	adds.w	r4, ip, r4
 800048c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000490:	d26c      	bcs.n	800056c <__udivmoddi4+0x2ac>
 8000492:	45a6      	cmp	lr, r4
 8000494:	d96a      	bls.n	800056c <__udivmoddi4+0x2ac>
 8000496:	3b02      	subs	r3, #2
 8000498:	4464      	add	r4, ip
 800049a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800049e:	fba3 9502 	umull	r9, r5, r3, r2
 80004a2:	eba4 040e 	sub.w	r4, r4, lr
 80004a6:	42ac      	cmp	r4, r5
 80004a8:	46c8      	mov	r8, r9
 80004aa:	46ae      	mov	lr, r5
 80004ac:	d356      	bcc.n	800055c <__udivmoddi4+0x29c>
 80004ae:	d053      	beq.n	8000558 <__udivmoddi4+0x298>
 80004b0:	b156      	cbz	r6, 80004c8 <__udivmoddi4+0x208>
 80004b2:	ebb0 0208 	subs.w	r2, r0, r8
 80004b6:	eb64 040e 	sbc.w	r4, r4, lr
 80004ba:	fa04 f707 	lsl.w	r7, r4, r7
 80004be:	40ca      	lsrs	r2, r1
 80004c0:	40cc      	lsrs	r4, r1
 80004c2:	4317      	orrs	r7, r2
 80004c4:	e9c6 7400 	strd	r7, r4, [r6]
 80004c8:	4618      	mov	r0, r3
 80004ca:	2100      	movs	r1, #0
 80004cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004d0:	f1c3 0120 	rsb	r1, r3, #32
 80004d4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004d8:	fa20 f201 	lsr.w	r2, r0, r1
 80004dc:	fa25 f101 	lsr.w	r1, r5, r1
 80004e0:	409d      	lsls	r5, r3
 80004e2:	432a      	orrs	r2, r5
 80004e4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e8:	fa1f fe8c 	uxth.w	lr, ip
 80004ec:	fbb1 f0f7 	udiv	r0, r1, r7
 80004f0:	fb07 1510 	mls	r5, r7, r0, r1
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004fa:	fb00 f50e 	mul.w	r5, r0, lr
 80004fe:	428d      	cmp	r5, r1
 8000500:	fa04 f403 	lsl.w	r4, r4, r3
 8000504:	d908      	bls.n	8000518 <__udivmoddi4+0x258>
 8000506:	eb1c 0101 	adds.w	r1, ip, r1
 800050a:	f100 38ff 	add.w	r8, r0, #4294967295
 800050e:	d22f      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000510:	428d      	cmp	r5, r1
 8000512:	d92d      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000514:	3802      	subs	r0, #2
 8000516:	4461      	add	r1, ip
 8000518:	1b49      	subs	r1, r1, r5
 800051a:	b292      	uxth	r2, r2
 800051c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000520:	fb07 1115 	mls	r1, r7, r5, r1
 8000524:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000528:	fb05 f10e 	mul.w	r1, r5, lr
 800052c:	4291      	cmp	r1, r2
 800052e:	d908      	bls.n	8000542 <__udivmoddi4+0x282>
 8000530:	eb1c 0202 	adds.w	r2, ip, r2
 8000534:	f105 38ff 	add.w	r8, r5, #4294967295
 8000538:	d216      	bcs.n	8000568 <__udivmoddi4+0x2a8>
 800053a:	4291      	cmp	r1, r2
 800053c:	d914      	bls.n	8000568 <__udivmoddi4+0x2a8>
 800053e:	3d02      	subs	r5, #2
 8000540:	4462      	add	r2, ip
 8000542:	1a52      	subs	r2, r2, r1
 8000544:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000548:	e738      	b.n	80003bc <__udivmoddi4+0xfc>
 800054a:	4631      	mov	r1, r6
 800054c:	4630      	mov	r0, r6
 800054e:	e708      	b.n	8000362 <__udivmoddi4+0xa2>
 8000550:	4639      	mov	r1, r7
 8000552:	e6e6      	b.n	8000322 <__udivmoddi4+0x62>
 8000554:	4610      	mov	r0, r2
 8000556:	e6fb      	b.n	8000350 <__udivmoddi4+0x90>
 8000558:	4548      	cmp	r0, r9
 800055a:	d2a9      	bcs.n	80004b0 <__udivmoddi4+0x1f0>
 800055c:	ebb9 0802 	subs.w	r8, r9, r2
 8000560:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000564:	3b01      	subs	r3, #1
 8000566:	e7a3      	b.n	80004b0 <__udivmoddi4+0x1f0>
 8000568:	4645      	mov	r5, r8
 800056a:	e7ea      	b.n	8000542 <__udivmoddi4+0x282>
 800056c:	462b      	mov	r3, r5
 800056e:	e794      	b.n	800049a <__udivmoddi4+0x1da>
 8000570:	4640      	mov	r0, r8
 8000572:	e7d1      	b.n	8000518 <__udivmoddi4+0x258>
 8000574:	46d0      	mov	r8, sl
 8000576:	e77b      	b.n	8000470 <__udivmoddi4+0x1b0>
 8000578:	3d02      	subs	r5, #2
 800057a:	4462      	add	r2, ip
 800057c:	e732      	b.n	80003e4 <__udivmoddi4+0x124>
 800057e:	4608      	mov	r0, r1
 8000580:	e70a      	b.n	8000398 <__udivmoddi4+0xd8>
 8000582:	4464      	add	r4, ip
 8000584:	3802      	subs	r0, #2
 8000586:	e742      	b.n	800040e <__udivmoddi4+0x14e>

08000588 <__aeabi_idiv0>:
 8000588:	4770      	bx	lr
 800058a:	bf00      	nop

0800058c <GPIO_Init>:
 * @brief Configure the GPIO for the USER pushbutton
 *
 * The USER pushbutton is connected to PA0.
 *****************************************************************************/
void GPIO_Init(void)
{
 800058c:	b580      	push	{r7, lr}
 800058e:	b086      	sub	sp, #24
 8000590:	af00      	add	r7, sp, #0
	GPIOE-> OSPEEDR |= 0x400;
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_5, GPIO_PIN_SET);*/

	// Initialize the GPIO pins
	GPIO_InitTypeDef GPIO_InitStruct;
	__HAL_RCC_GPIOE_CLK_ENABLE(); // Enable the GPIO E clock
 8000592:	2300      	movs	r3, #0
 8000594:	603b      	str	r3, [r7, #0]
 8000596:	4b1e      	ldr	r3, [pc, #120]	; (8000610 <GPIO_Init+0x84>)
 8000598:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800059a:	4a1d      	ldr	r2, [pc, #116]	; (8000610 <GPIO_Init+0x84>)
 800059c:	f043 0310 	orr.w	r3, r3, #16
 80005a0:	6313      	str	r3, [r2, #48]	; 0x30
 80005a2:	4b1b      	ldr	r3, [pc, #108]	; (8000610 <GPIO_Init+0x84>)
 80005a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005a6:	f003 0310 	and.w	r3, r3, #16
 80005aa:	603b      	str	r3, [r7, #0]
 80005ac:	683b      	ldr	r3, [r7, #0]

	// Configure PE3 in input mode
	GPIO_InitStruct.Pin = PIN_PE3;
 80005ae:	2308      	movs	r3, #8
 80005b0:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80005b2:	2300      	movs	r3, #0
 80005b4:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80005b6:	2302      	movs	r3, #2
 80005b8:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80005ba:	1d3b      	adds	r3, r7, #4
 80005bc:	4619      	mov	r1, r3
 80005be:	4815      	ldr	r0, [pc, #84]	; (8000614 <GPIO_Init+0x88>)
 80005c0:	f003 ff8a 	bl	80044d8 <HAL_GPIO_Init>

	// Configure PE5 in output push-pull mode
	GPIO_InitStruct.Pin = PIN_PE5;
 80005c4:	2320      	movs	r3, #32
 80005c6:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005c8:	2301      	movs	r3, #1
 80005ca:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005cc:	2300      	movs	r3, #0
 80005ce:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005d0:	2300      	movs	r3, #0
 80005d2:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80005d4:	1d3b      	adds	r3, r7, #4
 80005d6:	4619      	mov	r1, r3
 80005d8:	480e      	ldr	r0, [pc, #56]	; (8000614 <GPIO_Init+0x88>)
 80005da:	f003 ff7d 	bl	80044d8 <HAL_GPIO_Init>

	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_5, GPIO_PIN_SET);
 80005de:	2201      	movs	r2, #1
 80005e0:	2120      	movs	r1, #32
 80005e2:	480c      	ldr	r0, [pc, #48]	; (8000614 <GPIO_Init+0x88>)
 80005e4:	f004 f93c 	bl	8004860 <HAL_GPIO_WritePin>
	while (HAL_GPIO_ReadPin(GPIOE, PIN_PE3) == GPIO_PIN_SET)
 80005e8:	e002      	b.n	80005f0 <GPIO_Init+0x64>
	{
	  HAL_Delay(100);
 80005ea:	2064      	movs	r0, #100	; 0x64
 80005ec:	f003 f9ea 	bl	80039c4 <HAL_Delay>
	while (HAL_GPIO_ReadPin(GPIOE, PIN_PE3) == GPIO_PIN_SET)
 80005f0:	2108      	movs	r1, #8
 80005f2:	4808      	ldr	r0, [pc, #32]	; (8000614 <GPIO_Init+0x88>)
 80005f4:	f004 f91c 	bl	8004830 <HAL_GPIO_ReadPin>
 80005f8:	4603      	mov	r3, r0
 80005fa:	2b01      	cmp	r3, #1
 80005fc:	d0f5      	beq.n	80005ea <GPIO_Init+0x5e>
	}
	HAL_Delay(3000);
 80005fe:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8000602:	f003 f9df 	bl	80039c4 <HAL_Delay>
}
 8000606:	bf00      	nop
 8000608:	3718      	adds	r7, #24
 800060a:	46bd      	mov	sp, r7
 800060c:	bd80      	pop	{r7, pc}
 800060e:	bf00      	nop
 8000610:	40023800 	.word	0x40023800
 8000614:	40021000 	.word	0x40021000

08000618 <main>:
 * @brief  Main function
 * @return not used because main ends in an infinite loop
 *
 * Initialization and infinite while loop
 *****************************************************************************/
int main(void) {
 8000618:	b598      	push	{r3, r4, r7, lr}
 800061a:	af00      	add	r7, sp, #0
	HAL_Init();							// Initialize the system
 800061c:	f003 f958 	bl	80038d0 <HAL_Init>

	SystemClock_Config();				// Configure system clocks
 8000620:	f000 f87c 	bl	800071c <SystemClock_Config>

	GPIO_Init();						// Init PE5 and set it to HIGH
 8000624:	f7ff ffb2 	bl	800058c <GPIO_Init>

#ifdef FLIPPED_LCD
	BSP_LCD_Init_Flipped();				// Initialize the LCD for flipped orientation
#else
	BSP_LCD_Init();						// Initialize the LCD display
 8000628:	f002 f8a8 	bl	800277c <BSP_LCD_Init>
#endif
	BSP_LCD_LayerDefaultInit(LCD_FOREGROUND_LAYER, LCD_FRAME_BUFFER);
 800062c:	f04f 4150 	mov.w	r1, #3489660928	; 0xd0000000
 8000630:	2001      	movs	r0, #1
 8000632:	f002 f925 	bl	8002880 <BSP_LCD_LayerDefaultInit>
	BSP_LCD_SelectLayer(LCD_FOREGROUND_LAYER);
 8000636:	2001      	movs	r0, #1
 8000638:	f002 f986 	bl	8002948 <BSP_LCD_SelectLayer>
	BSP_LCD_DisplayOn();
 800063c:	f002 fc56 	bl	8002eec <BSP_LCD_DisplayOn>
	BSP_LCD_Clear(LCD_COLOR_WHITE);
 8000640:	f04f 30ff 	mov.w	r0, #4294967295
 8000644:	f002 f9dc 	bl	8002a00 <BSP_LCD_Clear>

	BSP_TS_Init(BSP_LCD_GetXSize(), BSP_LCD_GetYSize());	// Touchscreen
 8000648:	f002 f902 	bl	8002850 <BSP_LCD_GetXSize>
 800064c:	4603      	mov	r3, r0
 800064e:	b29c      	uxth	r4, r3
 8000650:	f002 f90a 	bl	8002868 <BSP_LCD_GetYSize>
 8000654:	4603      	mov	r3, r0
 8000656:	b29b      	uxth	r3, r3
 8000658:	4619      	mov	r1, r3
 800065a:	4620      	mov	r0, r4
 800065c:	f003 f834 	bl	80036c8 <BSP_TS_Init>
	/* Uncomment next line to enable touchscreen interrupt */
	//BSP_TS_ITConfig();					// Enable Touchscreen interrupt

	PB_init();							// Initialize the user pushbutton
 8000660:	f000 ff42 	bl	80014e8 <PB_init>
	PB_enableIRQ();						// Enable interrupt on user pushbutton
 8000664:	f000 ff60 	bl	8001528 <PB_enableIRQ>

	BSP_LED_Init(LED3);					// Toggles in while loop
 8000668:	2000      	movs	r0, #0
 800066a:	f001 fc6f 	bl	8001f4c <BSP_LED_Init>
	BSP_LED_Init(LED4);					// Is toggled by user button
 800066e:	2001      	movs	r0, #1
 8000670:	f001 fc6c 	bl	8001f4c <BSP_LED_Init>

	//MENU_hint();						// Show hint at startup
	//MENU_draw(0,3);						// Draw the menu
	DISP_info_screen(MENU_HOME);
 8000674:	2000      	movs	r0, #0
 8000676:	f000 fd25 	bl	80010c4 <DISP_info_screen>

	gyro_disable();						// Disable gyro, use those analog inputs
 800067a:	f000 f8cd 	bl	8000818 <gyro_disable>

	MEAS_GPIO_analog_init();			// Configure GPIOs in analog mode
 800067e:	f000 f98b 	bl	8000998 <MEAS_GPIO_analog_init>
	MEAS_timer_init();					// Configure the timer
 8000682:	f000 fa49 	bl	8000b18 <MEAS_timer_init>
	


	/* Infinite while loop */
	while (1) {							// Infinitely loop in main function
		BSP_LED_Toggle(LED3);			// Visual feedback when running
 8000686:	2000      	movs	r0, #0
 8000688:	f001 fce8 	bl	800205c <BSP_LED_Toggle>

		if (MEAS_data_ready) {			// Show data if new data available
 800068c:	4b20      	ldr	r3, [pc, #128]	; (8000710 <main+0xf8>)
 800068e:	781b      	ldrb	r3, [r3, #0]
 8000690:	2b00      	cmp	r3, #0
 8000692:	d004      	beq.n	800069e <main+0x86>
			MEAS_data_ready = false;
 8000694:	4b1e      	ldr	r3, [pc, #120]	; (8000710 <main+0xf8>)
 8000696:	2200      	movs	r2, #0
 8000698:	701a      	strb	r2, [r3, #0]
			MEAS_show_data();
 800069a:	f000 fbb5 	bl	8000e08 <MEAS_show_data>
		}

		if (PB_pressed()) {				// Check if user pushbutton was pressed
 800069e:	f000 ff75 	bl	800158c <PB_pressed>
 80006a2:	4603      	mov	r3, r0
 80006a4:	2b00      	cmp	r3, #0
 80006a6:	d01d      	beq.n	80006e4 <main+0xcc>
			DAC_active = !DAC_active;	// Toggle DAC on/off
 80006a8:	4b1a      	ldr	r3, [pc, #104]	; (8000714 <main+0xfc>)
 80006aa:	781b      	ldrb	r3, [r3, #0]
 80006ac:	2b00      	cmp	r3, #0
 80006ae:	bf14      	ite	ne
 80006b0:	2301      	movne	r3, #1
 80006b2:	2300      	moveq	r3, #0
 80006b4:	b2db      	uxtb	r3, r3
 80006b6:	f083 0301 	eor.w	r3, r3, #1
 80006ba:	b2db      	uxtb	r3, r3
 80006bc:	f003 0301 	and.w	r3, r3, #1
 80006c0:	b2da      	uxtb	r2, r3
 80006c2:	4b14      	ldr	r3, [pc, #80]	; (8000714 <main+0xfc>)
 80006c4:	701a      	strb	r2, [r3, #0]
			if (DAC_active) {
 80006c6:	4b13      	ldr	r3, [pc, #76]	; (8000714 <main+0xfc>)
 80006c8:	781b      	ldrb	r3, [r3, #0]
 80006ca:	2b00      	cmp	r3, #0
 80006cc:	d005      	beq.n	80006da <main+0xc2>
				DAC_init();
 80006ce:	f000 f9c7 	bl	8000a60 <DAC_init>
				BSP_LED_On(LED4);
 80006d2:	2001      	movs	r0, #1
 80006d4:	f001 fc8e 	bl	8001ff4 <BSP_LED_On>
 80006d8:	e004      	b.n	80006e4 <main+0xcc>
			} else {
				DAC_reset();
 80006da:	f000 f9ab 	bl	8000a34 <DAC_reset>
				BSP_LED_Off(LED4);
 80006de:	2001      	movs	r0, #1
 80006e0:	f001 fca2 	bl	8002028 <BSP_LED_Off>
			}
		}

		// Check if Device should power off (PE3)
		if (HAL_GPIO_ReadPin(GPIOE, PIN_PE3) == GPIO_PIN_SET)
 80006e4:	2108      	movs	r1, #8
 80006e6:	480c      	ldr	r0, [pc, #48]	; (8000718 <main+0x100>)
 80006e8:	f004 f8a2 	bl	8004830 <HAL_GPIO_ReadPin>
 80006ec:	4603      	mov	r3, r0
 80006ee:	2b01      	cmp	r3, #1
 80006f0:	d108      	bne.n	8000704 <main+0xec>
		{
		  // Set PE5 low
		  HAL_GPIO_WritePin(GPIOE, PIN_PE5, GPIO_PIN_RESET);
 80006f2:	2200      	movs	r2, #0
 80006f4:	2120      	movs	r1, #32
 80006f6:	4808      	ldr	r0, [pc, #32]	; (8000718 <main+0x100>)
 80006f8:	f004 f8b2 	bl	8004860 <HAL_GPIO_WritePin>

		  // Delay for 3 seconds
		  HAL_Delay(3000);
 80006fc:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8000700:	f003 f960 	bl	80039c4 <HAL_Delay>
		}

		//DISP_info_screen();

		MENU_main();					// Check for user input
 8000704:	f000 fc70 	bl	8000fe8 <MENU_main>

		HAL_Delay(200);					// Wait or sleep
 8000708:	20c8      	movs	r0, #200	; 0xc8
 800070a:	f003 f95b 	bl	80039c4 <HAL_Delay>
		BSP_LED_Toggle(LED3);			// Visual feedback when running
 800070e:	e7ba      	b.n	8000686 <main+0x6e>
 8000710:	200003d8 	.word	0x200003d8
 8000714:	200003d9 	.word	0x200003d9
 8000718:	40021000 	.word	0x40021000

0800071c <SystemClock_Config>:

/** ***************************************************************************
 * @brief System Clock Configuration
 *
 *****************************************************************************/
static void SystemClock_Config(void){
 800071c:	b580      	push	{r7, lr}
 800071e:	b0a0      	sub	sp, #128	; 0x80
 8000720:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000722:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000726:	2230      	movs	r2, #48	; 0x30
 8000728:	2100      	movs	r1, #0
 800072a:	4618      	mov	r0, r3
 800072c:	f007 fa96 	bl	8007c5c <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000730:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000734:	2200      	movs	r2, #0
 8000736:	601a      	str	r2, [r3, #0]
 8000738:	605a      	str	r2, [r3, #4]
 800073a:	609a      	str	r2, [r3, #8]
 800073c:	60da      	str	r2, [r3, #12]
 800073e:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000740:	f107 030c 	add.w	r3, r7, #12
 8000744:	2230      	movs	r2, #48	; 0x30
 8000746:	2100      	movs	r1, #0
 8000748:	4618      	mov	r0, r3
 800074a:	f007 fa87 	bl	8007c5c <memset>
	/* Configure the main internal regulator output voltage */
	__HAL_RCC_PWR_CLK_ENABLE();
 800074e:	2300      	movs	r3, #0
 8000750:	60bb      	str	r3, [r7, #8]
 8000752:	4b2e      	ldr	r3, [pc, #184]	; (800080c <SystemClock_Config+0xf0>)
 8000754:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000756:	4a2d      	ldr	r2, [pc, #180]	; (800080c <SystemClock_Config+0xf0>)
 8000758:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800075c:	6413      	str	r3, [r2, #64]	; 0x40
 800075e:	4b2b      	ldr	r3, [pc, #172]	; (800080c <SystemClock_Config+0xf0>)
 8000760:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000762:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000766:	60bb      	str	r3, [r7, #8]
 8000768:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800076a:	2300      	movs	r3, #0
 800076c:	607b      	str	r3, [r7, #4]
 800076e:	4b28      	ldr	r3, [pc, #160]	; (8000810 <SystemClock_Config+0xf4>)
 8000770:	681b      	ldr	r3, [r3, #0]
 8000772:	4a27      	ldr	r2, [pc, #156]	; (8000810 <SystemClock_Config+0xf4>)
 8000774:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000778:	6013      	str	r3, [r2, #0]
 800077a:	4b25      	ldr	r3, [pc, #148]	; (8000810 <SystemClock_Config+0xf4>)
 800077c:	681b      	ldr	r3, [r3, #0]
 800077e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000782:	607b      	str	r3, [r7, #4]
 8000784:	687b      	ldr	r3, [r7, #4]
	/* Initialize High Speed External Oscillator and PLL circuits */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000786:	2301      	movs	r3, #1
 8000788:	653b      	str	r3, [r7, #80]	; 0x50
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800078a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800078e:	657b      	str	r3, [r7, #84]	; 0x54
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000790:	2302      	movs	r3, #2
 8000792:	66bb      	str	r3, [r7, #104]	; 0x68
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000794:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000798:	66fb      	str	r3, [r7, #108]	; 0x6c
	RCC_OscInitStruct.PLL.PLLM = 8;
 800079a:	2308      	movs	r3, #8
 800079c:	673b      	str	r3, [r7, #112]	; 0x70
	RCC_OscInitStruct.PLL.PLLN = 336;
 800079e:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80007a2:	677b      	str	r3, [r7, #116]	; 0x74
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80007a4:	2302      	movs	r3, #2
 80007a6:	67bb      	str	r3, [r7, #120]	; 0x78
	RCC_OscInitStruct.PLL.PLLQ = 7;
 80007a8:	2307      	movs	r3, #7
 80007aa:	67fb      	str	r3, [r7, #124]	; 0x7c
	HAL_RCC_OscConfig(&RCC_OscInitStruct);
 80007ac:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80007b0:	4618      	mov	r0, r3
 80007b2:	f005 fb71 	bl	8005e98 <HAL_RCC_OscConfig>
	/* Initialize gates and clock dividers for CPU, AHB and APB busses */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80007b6:	230f      	movs	r3, #15
 80007b8:	63fb      	str	r3, [r7, #60]	; 0x3c
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007ba:	2302      	movs	r3, #2
 80007bc:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007be:	2300      	movs	r3, #0
 80007c0:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80007c2:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80007c6:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80007c8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80007cc:	64fb      	str	r3, [r7, #76]	; 0x4c
	HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5);
 80007ce:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80007d2:	2105      	movs	r1, #5
 80007d4:	4618      	mov	r0, r3
 80007d6:	f005 fdcd 	bl	8006374 <HAL_RCC_ClockConfig>
	/* Initialize PLL and clock divider for the LCD */
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 80007da:	2308      	movs	r3, #8
 80007dc:	60fb      	str	r3, [r7, #12]
	PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 80007de:	23c0      	movs	r3, #192	; 0xc0
 80007e0:	61fb      	str	r3, [r7, #28]
	PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 80007e2:	2304      	movs	r3, #4
 80007e4:	627b      	str	r3, [r7, #36]	; 0x24
	PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 80007e6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80007ea:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 80007ec:	f107 030c 	add.w	r3, r7, #12
 80007f0:	4618      	mov	r0, r3
 80007f2:	f005 ffcb 	bl	800678c <HAL_RCCEx_PeriphCLKConfig>
	/* Set clock prescaler for ADCs */
	ADC->CCR |= ADC_CCR_ADCPRE_0;
 80007f6:	4b07      	ldr	r3, [pc, #28]	; (8000814 <SystemClock_Config+0xf8>)
 80007f8:	685b      	ldr	r3, [r3, #4]
 80007fa:	4a06      	ldr	r2, [pc, #24]	; (8000814 <SystemClock_Config+0xf8>)
 80007fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000800:	6053      	str	r3, [r2, #4]
}
 8000802:	bf00      	nop
 8000804:	3780      	adds	r7, #128	; 0x80
 8000806:	46bd      	mov	sp, r7
 8000808:	bd80      	pop	{r7, pc}
 800080a:	bf00      	nop
 800080c:	40023800 	.word	0x40023800
 8000810:	40007000 	.word	0x40007000
 8000814:	40012300 	.word	0x40012300

08000818 <gyro_disable>:
 * @n PF8 is also reconfigured.
 * @n An other solution would be to remove the GYRO
 * from the microcontroller board by unsoldering it.
 *****************************************************************************/
static void gyro_disable(void)
{
 8000818:	b580      	push	{r7, lr}
 800081a:	b082      	sub	sp, #8
 800081c:	af00      	add	r7, sp, #0
	__HAL_RCC_GPIOC_CLK_ENABLE();		// Enable Clock for GPIO port C
 800081e:	2300      	movs	r3, #0
 8000820:	607b      	str	r3, [r7, #4]
 8000822:	4b2a      	ldr	r3, [pc, #168]	; (80008cc <gyro_disable+0xb4>)
 8000824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000826:	4a29      	ldr	r2, [pc, #164]	; (80008cc <gyro_disable+0xb4>)
 8000828:	f043 0304 	orr.w	r3, r3, #4
 800082c:	6313      	str	r3, [r2, #48]	; 0x30
 800082e:	4b27      	ldr	r3, [pc, #156]	; (80008cc <gyro_disable+0xb4>)
 8000830:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000832:	f003 0304 	and.w	r3, r3, #4
 8000836:	607b      	str	r3, [r7, #4]
 8000838:	687b      	ldr	r3, [r7, #4]
	/* Disable PC1 and PF8 first */
	GPIOC->MODER &= ~GPIO_MODER_MODER1_Msk;	// Reset mode for PC1
 800083a:	4b25      	ldr	r3, [pc, #148]	; (80008d0 <gyro_disable+0xb8>)
 800083c:	681b      	ldr	r3, [r3, #0]
 800083e:	4a24      	ldr	r2, [pc, #144]	; (80008d0 <gyro_disable+0xb8>)
 8000840:	f023 030c 	bic.w	r3, r3, #12
 8000844:	6013      	str	r3, [r2, #0]
	GPIOC->MODER |= 1UL << GPIO_MODER_MODER1_Pos;	// Set PC1 as output
 8000846:	4b22      	ldr	r3, [pc, #136]	; (80008d0 <gyro_disable+0xb8>)
 8000848:	681b      	ldr	r3, [r3, #0]
 800084a:	4a21      	ldr	r2, [pc, #132]	; (80008d0 <gyro_disable+0xb8>)
 800084c:	f043 0304 	orr.w	r3, r3, #4
 8000850:	6013      	str	r3, [r2, #0]
	GPIOC->BSRR |= GPIO_BSRR_BR1;		// Set GYRO (CS) to 0 for a short time
 8000852:	4b1f      	ldr	r3, [pc, #124]	; (80008d0 <gyro_disable+0xb8>)
 8000854:	699b      	ldr	r3, [r3, #24]
 8000856:	4a1e      	ldr	r2, [pc, #120]	; (80008d0 <gyro_disable+0xb8>)
 8000858:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800085c:	6193      	str	r3, [r2, #24]
	HAL_Delay(10);						// Wait some time
 800085e:	200a      	movs	r0, #10
 8000860:	f003 f8b0 	bl	80039c4 <HAL_Delay>
	GPIOC->MODER |= 3UL << GPIO_MODER_MODER1_Pos;	// Analog PC1 = ADC123_IN11
 8000864:	4b1a      	ldr	r3, [pc, #104]	; (80008d0 <gyro_disable+0xb8>)
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	4a19      	ldr	r2, [pc, #100]	; (80008d0 <gyro_disable+0xb8>)
 800086a:	f043 030c 	orr.w	r3, r3, #12
 800086e:	6013      	str	r3, [r2, #0]
	__HAL_RCC_GPIOF_CLK_ENABLE();		// Enable Clock for GPIO port F
 8000870:	2300      	movs	r3, #0
 8000872:	603b      	str	r3, [r7, #0]
 8000874:	4b15      	ldr	r3, [pc, #84]	; (80008cc <gyro_disable+0xb4>)
 8000876:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000878:	4a14      	ldr	r2, [pc, #80]	; (80008cc <gyro_disable+0xb4>)
 800087a:	f043 0320 	orr.w	r3, r3, #32
 800087e:	6313      	str	r3, [r2, #48]	; 0x30
 8000880:	4b12      	ldr	r3, [pc, #72]	; (80008cc <gyro_disable+0xb4>)
 8000882:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000884:	f003 0320 	and.w	r3, r3, #32
 8000888:	603b      	str	r3, [r7, #0]
 800088a:	683b      	ldr	r3, [r7, #0]
	GPIOF->OSPEEDR &= ~GPIO_OSPEEDR_OSPEED8_Msk;	// Reset speed of PF8
 800088c:	4b11      	ldr	r3, [pc, #68]	; (80008d4 <gyro_disable+0xbc>)
 800088e:	689b      	ldr	r3, [r3, #8]
 8000890:	4a10      	ldr	r2, [pc, #64]	; (80008d4 <gyro_disable+0xbc>)
 8000892:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8000896:	6093      	str	r3, [r2, #8]
	GPIOF->AFR[1] &= ~GPIO_AFRH_AFSEL8_Msk;	// Reset alternate function of PF8
 8000898:	4b0e      	ldr	r3, [pc, #56]	; (80008d4 <gyro_disable+0xbc>)
 800089a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800089c:	4a0d      	ldr	r2, [pc, #52]	; (80008d4 <gyro_disable+0xbc>)
 800089e:	f023 030f 	bic.w	r3, r3, #15
 80008a2:	6253      	str	r3, [r2, #36]	; 0x24
	GPIOF->PUPDR &= ~GPIO_PUPDR_PUPD8_Msk;	// Reset pulup/down of PF8
 80008a4:	4b0b      	ldr	r3, [pc, #44]	; (80008d4 <gyro_disable+0xbc>)
 80008a6:	68db      	ldr	r3, [r3, #12]
 80008a8:	4a0a      	ldr	r2, [pc, #40]	; (80008d4 <gyro_disable+0xbc>)
 80008aa:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80008ae:	60d3      	str	r3, [r2, #12]
	HAL_Delay(10);						// Wait some time
 80008b0:	200a      	movs	r0, #10
 80008b2:	f003 f887 	bl	80039c4 <HAL_Delay>
	GPIOF->MODER |= 3UL << GPIO_MODER_MODER8_Pos; // Analog mode PF8 = ADC3_IN4
 80008b6:	4b07      	ldr	r3, [pc, #28]	; (80008d4 <gyro_disable+0xbc>)
 80008b8:	681b      	ldr	r3, [r3, #0]
 80008ba:	4a06      	ldr	r2, [pc, #24]	; (80008d4 <gyro_disable+0xbc>)
 80008bc:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
 80008c0:	6013      	str	r3, [r2, #0]
}
 80008c2:	bf00      	nop
 80008c4:	3708      	adds	r7, #8
 80008c6:	46bd      	mov	sp, r7
 80008c8:	bd80      	pop	{r7, pc}
 80008ca:	bf00      	nop
 80008cc:	40023800 	.word	0x40023800
 80008d0:	40020800 	.word	0x40020800
 80008d4:	40021400 	.word	0x40021400

080008d8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80008d8:	b480      	push	{r7}
 80008da:	b083      	sub	sp, #12
 80008dc:	af00      	add	r7, sp, #0
 80008de:	4603      	mov	r3, r0
 80008e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80008e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	db0b      	blt.n	8000902 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80008ea:	79fb      	ldrb	r3, [r7, #7]
 80008ec:	f003 021f 	and.w	r2, r3, #31
 80008f0:	4907      	ldr	r1, [pc, #28]	; (8000910 <__NVIC_EnableIRQ+0x38>)
 80008f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008f6:	095b      	lsrs	r3, r3, #5
 80008f8:	2001      	movs	r0, #1
 80008fa:	fa00 f202 	lsl.w	r2, r0, r2
 80008fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000902:	bf00      	nop
 8000904:	370c      	adds	r7, #12
 8000906:	46bd      	mov	sp, r7
 8000908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800090c:	4770      	bx	lr
 800090e:	bf00      	nop
 8000910:	e000e100 	.word	0xe000e100

08000914 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8000914:	b480      	push	{r7}
 8000916:	b083      	sub	sp, #12
 8000918:	af00      	add	r7, sp, #0
 800091a:	4603      	mov	r3, r0
 800091c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800091e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000922:	2b00      	cmp	r3, #0
 8000924:	db12      	blt.n	800094c <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000926:	79fb      	ldrb	r3, [r7, #7]
 8000928:	f003 021f 	and.w	r2, r3, #31
 800092c:	490a      	ldr	r1, [pc, #40]	; (8000958 <__NVIC_DisableIRQ+0x44>)
 800092e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000932:	095b      	lsrs	r3, r3, #5
 8000934:	2001      	movs	r0, #1
 8000936:	fa00 f202 	lsl.w	r2, r0, r2
 800093a:	3320      	adds	r3, #32
 800093c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000940:	f3bf 8f4f 	dsb	sy
}
 8000944:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000946:	f3bf 8f6f 	isb	sy
}
 800094a:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 800094c:	bf00      	nop
 800094e:	370c      	adds	r7, #12
 8000950:	46bd      	mov	sp, r7
 8000952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000956:	4770      	bx	lr
 8000958:	e000e100 	.word	0xe000e100

0800095c <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 800095c:	b480      	push	{r7}
 800095e:	b083      	sub	sp, #12
 8000960:	af00      	add	r7, sp, #0
 8000962:	4603      	mov	r3, r0
 8000964:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000966:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800096a:	2b00      	cmp	r3, #0
 800096c:	db0c      	blt.n	8000988 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800096e:	79fb      	ldrb	r3, [r7, #7]
 8000970:	f003 021f 	and.w	r2, r3, #31
 8000974:	4907      	ldr	r1, [pc, #28]	; (8000994 <__NVIC_ClearPendingIRQ+0x38>)
 8000976:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800097a:	095b      	lsrs	r3, r3, #5
 800097c:	2001      	movs	r0, #1
 800097e:	fa00 f202 	lsl.w	r2, r0, r2
 8000982:	3360      	adds	r3, #96	; 0x60
 8000984:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000988:	bf00      	nop
 800098a:	370c      	adds	r7, #12
 800098c:	46bd      	mov	sp, r7
 800098e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000992:	4770      	bx	lr
 8000994:	e000e100 	.word	0xe000e100

08000998 <MEAS_GPIO_analog_init>:
 * - ADC123_IN13 = GPIO PC3
 * - ADC12_IN5 = GPIO PA5
 * - DAC_OUT2 = GPIO PA5 (= same GPIO as ADC12_IN5)
 *****************************************************************************/
void MEAS_GPIO_analog_init(void)
{
 8000998:	b480      	push	{r7}
 800099a:	b085      	sub	sp, #20
 800099c:	af00      	add	r7, sp, #0
	__HAL_RCC_GPIOF_CLK_ENABLE();		// Enable Clock for GPIO port F
 800099e:	2300      	movs	r3, #0
 80009a0:	60fb      	str	r3, [r7, #12]
 80009a2:	4b20      	ldr	r3, [pc, #128]	; (8000a24 <MEAS_GPIO_analog_init+0x8c>)
 80009a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009a6:	4a1f      	ldr	r2, [pc, #124]	; (8000a24 <MEAS_GPIO_analog_init+0x8c>)
 80009a8:	f043 0320 	orr.w	r3, r3, #32
 80009ac:	6313      	str	r3, [r2, #48]	; 0x30
 80009ae:	4b1d      	ldr	r3, [pc, #116]	; (8000a24 <MEAS_GPIO_analog_init+0x8c>)
 80009b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009b2:	f003 0320 	and.w	r3, r3, #32
 80009b6:	60fb      	str	r3, [r7, #12]
 80009b8:	68fb      	ldr	r3, [r7, #12]
	GPIOF->MODER |= (3UL << GPIO_MODER_MODER6_Pos);	// Analog PF6 = ADC3_IN4
 80009ba:	4b1b      	ldr	r3, [pc, #108]	; (8000a28 <MEAS_GPIO_analog_init+0x90>)
 80009bc:	681b      	ldr	r3, [r3, #0]
 80009be:	4a1a      	ldr	r2, [pc, #104]	; (8000a28 <MEAS_GPIO_analog_init+0x90>)
 80009c0:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 80009c4:	6013      	str	r3, [r2, #0]
	__HAL_RCC_GPIOC_CLK_ENABLE();		// Enable Clock for GPIO port C
 80009c6:	2300      	movs	r3, #0
 80009c8:	60bb      	str	r3, [r7, #8]
 80009ca:	4b16      	ldr	r3, [pc, #88]	; (8000a24 <MEAS_GPIO_analog_init+0x8c>)
 80009cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ce:	4a15      	ldr	r2, [pc, #84]	; (8000a24 <MEAS_GPIO_analog_init+0x8c>)
 80009d0:	f043 0304 	orr.w	r3, r3, #4
 80009d4:	6313      	str	r3, [r2, #48]	; 0x30
 80009d6:	4b13      	ldr	r3, [pc, #76]	; (8000a24 <MEAS_GPIO_analog_init+0x8c>)
 80009d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009da:	f003 0304 	and.w	r3, r3, #4
 80009de:	60bb      	str	r3, [r7, #8]
 80009e0:	68bb      	ldr	r3, [r7, #8]
	GPIOC->MODER |= (3UL << GPIO_MODER_MODER3_Pos);	// Analog PC3 = ADC123_IN13
 80009e2:	4b12      	ldr	r3, [pc, #72]	; (8000a2c <MEAS_GPIO_analog_init+0x94>)
 80009e4:	681b      	ldr	r3, [r3, #0]
 80009e6:	4a11      	ldr	r2, [pc, #68]	; (8000a2c <MEAS_GPIO_analog_init+0x94>)
 80009e8:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80009ec:	6013      	str	r3, [r2, #0]
	__HAL_RCC_GPIOA_CLK_ENABLE();		// Enable Clock for GPIO port A
 80009ee:	2300      	movs	r3, #0
 80009f0:	607b      	str	r3, [r7, #4]
 80009f2:	4b0c      	ldr	r3, [pc, #48]	; (8000a24 <MEAS_GPIO_analog_init+0x8c>)
 80009f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009f6:	4a0b      	ldr	r2, [pc, #44]	; (8000a24 <MEAS_GPIO_analog_init+0x8c>)
 80009f8:	f043 0301 	orr.w	r3, r3, #1
 80009fc:	6313      	str	r3, [r2, #48]	; 0x30
 80009fe:	4b09      	ldr	r3, [pc, #36]	; (8000a24 <MEAS_GPIO_analog_init+0x8c>)
 8000a00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a02:	f003 0301 	and.w	r3, r3, #1
 8000a06:	607b      	str	r3, [r7, #4]
 8000a08:	687b      	ldr	r3, [r7, #4]
	GPIOA->MODER |= (3UL << GPIO_MODER_MODER5_Pos);	// Analog PA5 ADC12_IN5
 8000a0a:	4b09      	ldr	r3, [pc, #36]	; (8000a30 <MEAS_GPIO_analog_init+0x98>)
 8000a0c:	681b      	ldr	r3, [r3, #0]
 8000a0e:	4a08      	ldr	r2, [pc, #32]	; (8000a30 <MEAS_GPIO_analog_init+0x98>)
 8000a10:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
 8000a14:	6013      	str	r3, [r2, #0]
}
 8000a16:	bf00      	nop
 8000a18:	3714      	adds	r7, #20
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a20:	4770      	bx	lr
 8000a22:	bf00      	nop
 8000a24:	40023800 	.word	0x40023800
 8000a28:	40021400 	.word	0x40021400
 8000a2c:	40020800 	.word	0x40020800
 8000a30:	40020000 	.word	0x40020000

08000a34 <DAC_reset>:
/** ***************************************************************************
 * @brief Resets the DAC
 *
 * when it is no longer used.
 *****************************************************************************/
void DAC_reset(void) {
 8000a34:	b480      	push	{r7}
 8000a36:	af00      	add	r7, sp, #0
	RCC->APB1RSTR |= RCC_APB1RSTR_DACRST;	// Reset the DAC
 8000a38:	4b08      	ldr	r3, [pc, #32]	; (8000a5c <DAC_reset+0x28>)
 8000a3a:	6a1b      	ldr	r3, [r3, #32]
 8000a3c:	4a07      	ldr	r2, [pc, #28]	; (8000a5c <DAC_reset+0x28>)
 8000a3e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8000a42:	6213      	str	r3, [r2, #32]
	RCC->APB1RSTR &= ~RCC_APB1RSTR_DACRST;	// Release reset of the DAC
 8000a44:	4b05      	ldr	r3, [pc, #20]	; (8000a5c <DAC_reset+0x28>)
 8000a46:	6a1b      	ldr	r3, [r3, #32]
 8000a48:	4a04      	ldr	r2, [pc, #16]	; (8000a5c <DAC_reset+0x28>)
 8000a4a:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8000a4e:	6213      	str	r3, [r2, #32]
}
 8000a50:	bf00      	nop
 8000a52:	46bd      	mov	sp, r7
 8000a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a58:	4770      	bx	lr
 8000a5a:	bf00      	nop
 8000a5c:	40023800 	.word	0x40023800

08000a60 <DAC_init>:
 * The output used is DAC_OUT2 = GPIO PA5
 * @n As DAC_OUT2 = GPIO PA5 (= same GPIO as ADC12_IN5)
 * it is possible to monitor the output voltage DAC_OUT2 by the input ADC12_IN5.
 *****************************************************************************/
void DAC_init(void)
{
 8000a60:	b480      	push	{r7}
 8000a62:	b083      	sub	sp, #12
 8000a64:	af00      	add	r7, sp, #0
	__HAL_RCC_DAC_CLK_ENABLE();			// Enable Clock for DAC
 8000a66:	2300      	movs	r3, #0
 8000a68:	607b      	str	r3, [r7, #4]
 8000a6a:	4b0c      	ldr	r3, [pc, #48]	; (8000a9c <DAC_init+0x3c>)
 8000a6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a6e:	4a0b      	ldr	r2, [pc, #44]	; (8000a9c <DAC_init+0x3c>)
 8000a70:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8000a74:	6413      	str	r3, [r2, #64]	; 0x40
 8000a76:	4b09      	ldr	r3, [pc, #36]	; (8000a9c <DAC_init+0x3c>)
 8000a78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a7a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000a7e:	607b      	str	r3, [r7, #4]
 8000a80:	687b      	ldr	r3, [r7, #4]
	DAC->CR |= DAC_CR_EN2;				// Enable DAC output 2
 8000a82:	4b07      	ldr	r3, [pc, #28]	; (8000aa0 <DAC_init+0x40>)
 8000a84:	681b      	ldr	r3, [r3, #0]
 8000a86:	4a06      	ldr	r2, [pc, #24]	; (8000aa0 <DAC_init+0x40>)
 8000a88:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000a8c:	6013      	str	r3, [r2, #0]
}
 8000a8e:	bf00      	nop
 8000a90:	370c      	adds	r7, #12
 8000a92:	46bd      	mov	sp, r7
 8000a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a98:	4770      	bx	lr
 8000a9a:	bf00      	nop
 8000a9c:	40023800 	.word	0x40023800
 8000aa0:	40007400 	.word	0x40007400

08000aa4 <DAC_increment>:

/** ***************************************************************************
 * @brief Increment the DAC value and write it to the output
 *
 *****************************************************************************/
void DAC_increment(void) {
 8000aa4:	b480      	push	{r7}
 8000aa6:	af00      	add	r7, sp, #0
	DAC_sample += 20;				// Increment DAC output
 8000aa8:	4b0a      	ldr	r3, [pc, #40]	; (8000ad4 <DAC_increment+0x30>)
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	3314      	adds	r3, #20
 8000aae:	4a09      	ldr	r2, [pc, #36]	; (8000ad4 <DAC_increment+0x30>)
 8000ab0:	6013      	str	r3, [r2, #0]
	if (DAC_sample >= (1UL << ADC_DAC_RES)) { DAC_sample = 0; }	// Go to 0
 8000ab2:	4b08      	ldr	r3, [pc, #32]	; (8000ad4 <DAC_increment+0x30>)
 8000ab4:	681b      	ldr	r3, [r3, #0]
 8000ab6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000aba:	d302      	bcc.n	8000ac2 <DAC_increment+0x1e>
 8000abc:	4b05      	ldr	r3, [pc, #20]	; (8000ad4 <DAC_increment+0x30>)
 8000abe:	2200      	movs	r2, #0
 8000ac0:	601a      	str	r2, [r3, #0]
	DAC->DHR12R2 = DAC_sample;		// Write new DAC output value
 8000ac2:	4a05      	ldr	r2, [pc, #20]	; (8000ad8 <DAC_increment+0x34>)
 8000ac4:	4b03      	ldr	r3, [pc, #12]	; (8000ad4 <DAC_increment+0x30>)
 8000ac6:	681b      	ldr	r3, [r3, #0]
 8000ac8:	6153      	str	r3, [r2, #20]
}
 8000aca:	bf00      	nop
 8000acc:	46bd      	mov	sp, r7
 8000ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad2:	4770      	bx	lr
 8000ad4:	200005c0 	.word	0x200005c0
 8000ad8:	40007400 	.word	0x40007400

08000adc <ADC_reset>:
/** ***************************************************************************
 * @brief Resets the ADCs and the timer
 *
 * to make sure the different demos do not interfere.
 *****************************************************************************/
void ADC_reset(void) {
 8000adc:	b480      	push	{r7}
 8000ade:	af00      	add	r7, sp, #0
	RCC->APB2RSTR |= RCC_APB2RSTR_ADCRST;	// Reset ADCs
 8000ae0:	4b0c      	ldr	r3, [pc, #48]	; (8000b14 <ADC_reset+0x38>)
 8000ae2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ae4:	4a0b      	ldr	r2, [pc, #44]	; (8000b14 <ADC_reset+0x38>)
 8000ae6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000aea:	6253      	str	r3, [r2, #36]	; 0x24
	RCC->APB2RSTR &= ~RCC_APB2RSTR_ADCRST;	// Release reset of ADCs
 8000aec:	4b09      	ldr	r3, [pc, #36]	; (8000b14 <ADC_reset+0x38>)
 8000aee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000af0:	4a08      	ldr	r2, [pc, #32]	; (8000b14 <ADC_reset+0x38>)
 8000af2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000af6:	6253      	str	r3, [r2, #36]	; 0x24
	TIM2->CR1 &= ~TIM_CR1_CEN;				// Disable timer
 8000af8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000afc:	681b      	ldr	r3, [r3, #0]
 8000afe:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000b02:	f023 0301 	bic.w	r3, r3, #1
 8000b06:	6013      	str	r3, [r2, #0]
}
 8000b08:	bf00      	nop
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b10:	4770      	bx	lr
 8000b12:	bf00      	nop
 8000b14:	40023800 	.word	0x40023800

08000b18 <MEAS_timer_init>:
 * @brief Configure the timer to trigger the ADC(s)
 *
 * @note For debugging purposes the timer interrupt might be useful.
 *****************************************************************************/
void MEAS_timer_init(void)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b082      	sub	sp, #8
 8000b1c:	af00      	add	r7, sp, #0
	__HAL_RCC_TIM2_CLK_ENABLE();		// Enable Clock for TIM2
 8000b1e:	2300      	movs	r3, #0
 8000b20:	607b      	str	r3, [r7, #4]
 8000b22:	4b17      	ldr	r3, [pc, #92]	; (8000b80 <MEAS_timer_init+0x68>)
 8000b24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b26:	4a16      	ldr	r2, [pc, #88]	; (8000b80 <MEAS_timer_init+0x68>)
 8000b28:	f043 0301 	orr.w	r3, r3, #1
 8000b2c:	6413      	str	r3, [r2, #64]	; 0x40
 8000b2e:	4b14      	ldr	r3, [pc, #80]	; (8000b80 <MEAS_timer_init+0x68>)
 8000b30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b32:	f003 0301 	and.w	r3, r3, #1
 8000b36:	607b      	str	r3, [r7, #4]
 8000b38:	687b      	ldr	r3, [r7, #4]
	TIM2->PSC = TIM_PRESCALE;			// Prescaler for clock freq. = 1MHz
 8000b3a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000b3e:	f243 62af 	movw	r2, #13999	; 0x36af
 8000b42:	629a      	str	r2, [r3, #40]	; 0x28
	TIM2->ARR = TIM_TOP;				// Auto reload = counter top value
 8000b44:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000b48:	2209      	movs	r2, #9
 8000b4a:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM2->CR2 |= TIM_CR2_MMS_1; 		// TRGO on update
 8000b4c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000b50:	685b      	ldr	r3, [r3, #4]
 8000b52:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000b56:	f043 0320 	orr.w	r3, r3, #32
 8000b5a:	6053      	str	r3, [r2, #4]
	/* If timer interrupt is not needed, comment the following lines */
	TIM2->DIER |= TIM_DIER_UIE;			// Enable update interrupt
 8000b5c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000b60:	68db      	ldr	r3, [r3, #12]
 8000b62:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000b66:	f043 0301 	orr.w	r3, r3, #1
 8000b6a:	60d3      	str	r3, [r2, #12]
	NVIC_ClearPendingIRQ(TIM2_IRQn);	// Clear pending interrupt on line 0
 8000b6c:	201c      	movs	r0, #28
 8000b6e:	f7ff fef5 	bl	800095c <__NVIC_ClearPendingIRQ>
	NVIC_EnableIRQ(TIM2_IRQn);			// Enable interrupt line 0 in the NVIC
 8000b72:	201c      	movs	r0, #28
 8000b74:	f7ff feb0 	bl	80008d8 <__NVIC_EnableIRQ>
}
 8000b78:	bf00      	nop
 8000b7a:	3708      	adds	r7, #8
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	bd80      	pop	{r7, pc}
 8000b80:	40023800 	.word	0x40023800

08000b84 <TIM2_IRQHandler>:
 *
 * @note This interrupt handler was only used for debugging purposes
 * and to increment the DAC value.
 *****************************************************************************/
void TIM2_IRQHandler(void)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	af00      	add	r7, sp, #0
	TIM2->SR &= ~TIM_SR_UIF;			// Clear pending interrupt flag
 8000b88:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000b8c:	691b      	ldr	r3, [r3, #16]
 8000b8e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000b92:	f023 0301 	bic.w	r3, r3, #1
 8000b96:	6113      	str	r3, [r2, #16]
	if (DAC_active) {
 8000b98:	4b03      	ldr	r3, [pc, #12]	; (8000ba8 <TIM2_IRQHandler+0x24>)
 8000b9a:	781b      	ldrb	r3, [r3, #0]
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d001      	beq.n	8000ba4 <TIM2_IRQHandler+0x20>
		DAC_increment();
 8000ba0:	f7ff ff80 	bl	8000aa4 <DAC_increment>
	}
}
 8000ba4:	bf00      	nop
 8000ba6:	bd80      	pop	{r7, pc}
 8000ba8:	200003d9 	.word	0x200003d9

08000bac <ADC_IRQHandler>:
 *
 * Reads one sample from the ADC3 DataRegister and transfers it to a buffer.
 * @n Stops when ADC_NUMS samples have been read.
 *****************************************************************************/
void ADC_IRQHandler(void)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	af00      	add	r7, sp, #0
	if (ADC3->SR & ADC_SR_EOC) {		// Check if ADC3 end of conversion
 8000bb0:	4b14      	ldr	r3, [pc, #80]	; (8000c04 <ADC_IRQHandler+0x58>)
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	f003 0302 	and.w	r3, r3, #2
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d020      	beq.n	8000bfe <ADC_IRQHandler+0x52>
		ADC_samples[ADC_sample_count++] = ADC3->DR;	// Read input channel 1 only
 8000bbc:	4911      	ldr	r1, [pc, #68]	; (8000c04 <ADC_IRQHandler+0x58>)
 8000bbe:	4b12      	ldr	r3, [pc, #72]	; (8000c08 <ADC_IRQHandler+0x5c>)
 8000bc0:	681b      	ldr	r3, [r3, #0]
 8000bc2:	1c5a      	adds	r2, r3, #1
 8000bc4:	4810      	ldr	r0, [pc, #64]	; (8000c08 <ADC_IRQHandler+0x5c>)
 8000bc6:	6002      	str	r2, [r0, #0]
 8000bc8:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8000bca:	4910      	ldr	r1, [pc, #64]	; (8000c0c <ADC_IRQHandler+0x60>)
 8000bcc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		if (ADC_sample_count >= ADC_NUMS) {		// Buffer full
 8000bd0:	4b0d      	ldr	r3, [pc, #52]	; (8000c08 <ADC_IRQHandler+0x5c>)
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	2b3b      	cmp	r3, #59	; 0x3b
 8000bd6:	d912      	bls.n	8000bfe <ADC_IRQHandler+0x52>
			TIM2->CR1 &= ~TIM_CR1_CEN;	// Disable timer
 8000bd8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000bdc:	681b      	ldr	r3, [r3, #0]
 8000bde:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000be2:	f023 0301 	bic.w	r3, r3, #1
 8000be6:	6013      	str	r3, [r2, #0]
			ADC3->CR2 &= ~ADC_CR2_ADON;	// Disable ADC3
 8000be8:	4b06      	ldr	r3, [pc, #24]	; (8000c04 <ADC_IRQHandler+0x58>)
 8000bea:	689b      	ldr	r3, [r3, #8]
 8000bec:	4a05      	ldr	r2, [pc, #20]	; (8000c04 <ADC_IRQHandler+0x58>)
 8000bee:	f023 0301 	bic.w	r3, r3, #1
 8000bf2:	6093      	str	r3, [r2, #8]
			ADC_reset();
 8000bf4:	f7ff ff72 	bl	8000adc <ADC_reset>
			MEAS_data_ready = true;
 8000bf8:	4b05      	ldr	r3, [pc, #20]	; (8000c10 <ADC_IRQHandler+0x64>)
 8000bfa:	2201      	movs	r2, #1
 8000bfc:	701a      	strb	r2, [r3, #0]
		}

	}
}
 8000bfe:	bf00      	nop
 8000c00:	bd80      	pop	{r7, pc}
 8000c02:	bf00      	nop
 8000c04:	40012200 	.word	0x40012200
 8000c08:	200003dc 	.word	0x200003dc
 8000c0c:	200003e0 	.word	0x200003e0
 8000c10:	200003d8 	.word	0x200003d8

08000c14 <DMA2_Stream1_IRQHandler>:
 *
 * The samples from the ADC3 have been transfered to memory by the DMA2 Stream1
 * and are ready for processing.
 *****************************************************************************/
void DMA2_Stream1_IRQHandler(void)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	af00      	add	r7, sp, #0
	if (DMA2->LISR & DMA_LISR_TCIF1) {	// Stream1 transfer compl. interrupt f.
 8000c18:	4b1c      	ldr	r3, [pc, #112]	; (8000c8c <DMA2_Stream1_IRQHandler+0x78>)
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d031      	beq.n	8000c88 <DMA2_Stream1_IRQHandler+0x74>
		NVIC_DisableIRQ(DMA2_Stream1_IRQn);	// Disable DMA interrupt in the NVIC
 8000c24:	2039      	movs	r0, #57	; 0x39
 8000c26:	f7ff fe75 	bl	8000914 <__NVIC_DisableIRQ>
		NVIC_ClearPendingIRQ(DMA2_Stream1_IRQn);// Clear pending DMA interrupt
 8000c2a:	2039      	movs	r0, #57	; 0x39
 8000c2c:	f7ff fe96 	bl	800095c <__NVIC_ClearPendingIRQ>
		DMA2_Stream1->CR &= ~DMA_SxCR_EN;	// Disable the DMA
 8000c30:	4b17      	ldr	r3, [pc, #92]	; (8000c90 <DMA2_Stream1_IRQHandler+0x7c>)
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	4a16      	ldr	r2, [pc, #88]	; (8000c90 <DMA2_Stream1_IRQHandler+0x7c>)
 8000c36:	f023 0301 	bic.w	r3, r3, #1
 8000c3a:	6013      	str	r3, [r2, #0]
		while (DMA2_Stream1->CR & DMA_SxCR_EN) { ; }	// Wait for DMA to finish
 8000c3c:	bf00      	nop
 8000c3e:	4b14      	ldr	r3, [pc, #80]	; (8000c90 <DMA2_Stream1_IRQHandler+0x7c>)
 8000c40:	681b      	ldr	r3, [r3, #0]
 8000c42:	f003 0301 	and.w	r3, r3, #1
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	d1f9      	bne.n	8000c3e <DMA2_Stream1_IRQHandler+0x2a>
		DMA2->LIFCR |= DMA_LIFCR_CTCIF1;// Clear transfer complete interrupt fl.
 8000c4a:	4b10      	ldr	r3, [pc, #64]	; (8000c8c <DMA2_Stream1_IRQHandler+0x78>)
 8000c4c:	689b      	ldr	r3, [r3, #8]
 8000c4e:	4a0f      	ldr	r2, [pc, #60]	; (8000c8c <DMA2_Stream1_IRQHandler+0x78>)
 8000c50:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000c54:	6093      	str	r3, [r2, #8]
		TIM2->CR1 &= ~TIM_CR1_CEN;		// Disable timer
 8000c56:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000c60:	f023 0301 	bic.w	r3, r3, #1
 8000c64:	6013      	str	r3, [r2, #0]
		ADC3->CR2 &= ~ADC_CR2_ADON;		// Disable ADC3
 8000c66:	4b0b      	ldr	r3, [pc, #44]	; (8000c94 <DMA2_Stream1_IRQHandler+0x80>)
 8000c68:	689b      	ldr	r3, [r3, #8]
 8000c6a:	4a0a      	ldr	r2, [pc, #40]	; (8000c94 <DMA2_Stream1_IRQHandler+0x80>)
 8000c6c:	f023 0301 	bic.w	r3, r3, #1
 8000c70:	6093      	str	r3, [r2, #8]
		ADC3->CR2 &= ~ADC_CR2_DMA;		// Disable DMA mode
 8000c72:	4b08      	ldr	r3, [pc, #32]	; (8000c94 <DMA2_Stream1_IRQHandler+0x80>)
 8000c74:	689b      	ldr	r3, [r3, #8]
 8000c76:	4a07      	ldr	r2, [pc, #28]	; (8000c94 <DMA2_Stream1_IRQHandler+0x80>)
 8000c78:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000c7c:	6093      	str	r3, [r2, #8]
		ADC_reset();
 8000c7e:	f7ff ff2d 	bl	8000adc <ADC_reset>
		MEAS_data_ready = true;
 8000c82:	4b05      	ldr	r3, [pc, #20]	; (8000c98 <DMA2_Stream1_IRQHandler+0x84>)
 8000c84:	2201      	movs	r2, #1
 8000c86:	701a      	strb	r2, [r3, #0]
	}
}
 8000c88:	bf00      	nop
 8000c8a:	bd80      	pop	{r7, pc}
 8000c8c:	40026400 	.word	0x40026400
 8000c90:	40026428 	.word	0x40026428
 8000c94:	40012200 	.word	0x40012200
 8000c98:	200003d8 	.word	0x200003d8

08000c9c <DMA2_Stream3_IRQHandler>:
 *
 * The samples from the ADC3 have been transfered to memory by the DMA2 Stream1
 * and are ready for processing.
 *****************************************************************************/
void DMA2_Stream3_IRQHandler(void)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	af00      	add	r7, sp, #0
	if (DMA2->LISR & DMA_LISR_TCIF3) {	// Stream3 transfer compl. interrupt f.
 8000ca0:	4b1c      	ldr	r3, [pc, #112]	; (8000d14 <DMA2_Stream3_IRQHandler+0x78>)
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d031      	beq.n	8000d10 <DMA2_Stream3_IRQHandler+0x74>
		NVIC_DisableIRQ(DMA2_Stream3_IRQn);	// Disable DMA interrupt in the NVIC
 8000cac:	203b      	movs	r0, #59	; 0x3b
 8000cae:	f7ff fe31 	bl	8000914 <__NVIC_DisableIRQ>
		NVIC_ClearPendingIRQ(DMA2_Stream3_IRQn);// Clear pending DMA interrupt
 8000cb2:	203b      	movs	r0, #59	; 0x3b
 8000cb4:	f7ff fe52 	bl	800095c <__NVIC_ClearPendingIRQ>
		DMA2_Stream3->CR &= ~DMA_SxCR_EN;	// Disable the DMA
 8000cb8:	4b17      	ldr	r3, [pc, #92]	; (8000d18 <DMA2_Stream3_IRQHandler+0x7c>)
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	4a16      	ldr	r2, [pc, #88]	; (8000d18 <DMA2_Stream3_IRQHandler+0x7c>)
 8000cbe:	f023 0301 	bic.w	r3, r3, #1
 8000cc2:	6013      	str	r3, [r2, #0]
		while (DMA2_Stream3->CR & DMA_SxCR_EN) { ; }	// Wait for DMA to finish
 8000cc4:	bf00      	nop
 8000cc6:	4b14      	ldr	r3, [pc, #80]	; (8000d18 <DMA2_Stream3_IRQHandler+0x7c>)
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	f003 0301 	and.w	r3, r3, #1
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d1f9      	bne.n	8000cc6 <DMA2_Stream3_IRQHandler+0x2a>
		DMA2->LIFCR |= DMA_LIFCR_CTCIF3;// Clear transfer complete interrupt fl.
 8000cd2:	4b10      	ldr	r3, [pc, #64]	; (8000d14 <DMA2_Stream3_IRQHandler+0x78>)
 8000cd4:	689b      	ldr	r3, [r3, #8]
 8000cd6:	4a0f      	ldr	r2, [pc, #60]	; (8000d14 <DMA2_Stream3_IRQHandler+0x78>)
 8000cd8:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8000cdc:	6093      	str	r3, [r2, #8]
		TIM2->CR1 &= ~TIM_CR1_CEN;		// Disable timer
 8000cde:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000ce8:	f023 0301 	bic.w	r3, r3, #1
 8000cec:	6013      	str	r3, [r2, #0]
		ADC2->CR2 &= ~ADC_CR2_ADON;		// Disable ADC2
 8000cee:	4b0b      	ldr	r3, [pc, #44]	; (8000d1c <DMA2_Stream3_IRQHandler+0x80>)
 8000cf0:	689b      	ldr	r3, [r3, #8]
 8000cf2:	4a0a      	ldr	r2, [pc, #40]	; (8000d1c <DMA2_Stream3_IRQHandler+0x80>)
 8000cf4:	f023 0301 	bic.w	r3, r3, #1
 8000cf8:	6093      	str	r3, [r2, #8]
		ADC2->CR2 &= ~ADC_CR2_DMA;		// Disable DMA mode
 8000cfa:	4b08      	ldr	r3, [pc, #32]	; (8000d1c <DMA2_Stream3_IRQHandler+0x80>)
 8000cfc:	689b      	ldr	r3, [r3, #8]
 8000cfe:	4a07      	ldr	r2, [pc, #28]	; (8000d1c <DMA2_Stream3_IRQHandler+0x80>)
 8000d00:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000d04:	6093      	str	r3, [r2, #8]
		ADC_reset();
 8000d06:	f7ff fee9 	bl	8000adc <ADC_reset>
		MEAS_data_ready = true;
 8000d0a:	4b05      	ldr	r3, [pc, #20]	; (8000d20 <DMA2_Stream3_IRQHandler+0x84>)
 8000d0c:	2201      	movs	r2, #1
 8000d0e:	701a      	strb	r2, [r3, #0]
	}
}
 8000d10:	bf00      	nop
 8000d12:	bd80      	pop	{r7, pc}
 8000d14:	40026400 	.word	0x40026400
 8000d18:	40026458 	.word	0x40026458
 8000d1c:	40012100 	.word	0x40012100
 8000d20:	200003d8 	.word	0x200003d8

08000d24 <DMA2_Stream4_IRQHandler>:
 * @note In dual ADC mode two values are combined (packed) in a single uint32_t
 * ADC_CDR[31:0] = ADC2_DR[15:0] | ADC1_DR[15:0]
 * and are therefore extracted before further processing.
 *****************************************************************************/
void DMA2_Stream4_IRQHandler(void)
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	b082      	sub	sp, #8
 8000d28:	af00      	add	r7, sp, #0
	if (DMA2->HISR & DMA_HISR_TCIF4) {	// Stream4 transfer compl. interrupt f.
 8000d2a:	4b30      	ldr	r3, [pc, #192]	; (8000dec <DMA2_Stream4_IRQHandler+0xc8>)
 8000d2c:	685b      	ldr	r3, [r3, #4]
 8000d2e:	f003 0320 	and.w	r3, r3, #32
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d055      	beq.n	8000de2 <DMA2_Stream4_IRQHandler+0xbe>
		NVIC_DisableIRQ(DMA2_Stream4_IRQn);	// Disable DMA interrupt in the NVIC
 8000d36:	203c      	movs	r0, #60	; 0x3c
 8000d38:	f7ff fdec 	bl	8000914 <__NVIC_DisableIRQ>
		NVIC_ClearPendingIRQ(DMA2_Stream4_IRQn);// Clear pending DMA interrupt
 8000d3c:	203c      	movs	r0, #60	; 0x3c
 8000d3e:	f7ff fe0d 	bl	800095c <__NVIC_ClearPendingIRQ>
		DMA2_Stream4->CR &= ~DMA_SxCR_EN;	// Disable the DMA
 8000d42:	4b2b      	ldr	r3, [pc, #172]	; (8000df0 <DMA2_Stream4_IRQHandler+0xcc>)
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	4a2a      	ldr	r2, [pc, #168]	; (8000df0 <DMA2_Stream4_IRQHandler+0xcc>)
 8000d48:	f023 0301 	bic.w	r3, r3, #1
 8000d4c:	6013      	str	r3, [r2, #0]
		while (DMA2_Stream4->CR & DMA_SxCR_EN) { ; }	// Wait for DMA to finish
 8000d4e:	bf00      	nop
 8000d50:	4b27      	ldr	r3, [pc, #156]	; (8000df0 <DMA2_Stream4_IRQHandler+0xcc>)
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	f003 0301 	and.w	r3, r3, #1
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d1f9      	bne.n	8000d50 <DMA2_Stream4_IRQHandler+0x2c>
		DMA2->HIFCR |= DMA_HIFCR_CTCIF4;// Clear transfer complete interrupt fl.
 8000d5c:	4b23      	ldr	r3, [pc, #140]	; (8000dec <DMA2_Stream4_IRQHandler+0xc8>)
 8000d5e:	68db      	ldr	r3, [r3, #12]
 8000d60:	4a22      	ldr	r2, [pc, #136]	; (8000dec <DMA2_Stream4_IRQHandler+0xc8>)
 8000d62:	f043 0320 	orr.w	r3, r3, #32
 8000d66:	60d3      	str	r3, [r2, #12]
		TIM2->CR1 &= ~TIM_CR1_CEN;		// Disable timer
 8000d68:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000d72:	f023 0301 	bic.w	r3, r3, #1
 8000d76:	6013      	str	r3, [r2, #0]
		ADC1->CR2 &= ~ADC_CR2_ADON;		// Disable ADC1
 8000d78:	4b1e      	ldr	r3, [pc, #120]	; (8000df4 <DMA2_Stream4_IRQHandler+0xd0>)
 8000d7a:	689b      	ldr	r3, [r3, #8]
 8000d7c:	4a1d      	ldr	r2, [pc, #116]	; (8000df4 <DMA2_Stream4_IRQHandler+0xd0>)
 8000d7e:	f023 0301 	bic.w	r3, r3, #1
 8000d82:	6093      	str	r3, [r2, #8]
		ADC2->CR2 &= ~ADC_CR2_ADON;		// Disable ADC2
 8000d84:	4b1c      	ldr	r3, [pc, #112]	; (8000df8 <DMA2_Stream4_IRQHandler+0xd4>)
 8000d86:	689b      	ldr	r3, [r3, #8]
 8000d88:	4a1b      	ldr	r2, [pc, #108]	; (8000df8 <DMA2_Stream4_IRQHandler+0xd4>)
 8000d8a:	f023 0301 	bic.w	r3, r3, #1
 8000d8e:	6093      	str	r3, [r2, #8]
		ADC->CCR &= ~ADC_CCR_DMA_1;		// Disable DMA mode
 8000d90:	4b1a      	ldr	r3, [pc, #104]	; (8000dfc <DMA2_Stream4_IRQHandler+0xd8>)
 8000d92:	685b      	ldr	r3, [r3, #4]
 8000d94:	4a19      	ldr	r2, [pc, #100]	; (8000dfc <DMA2_Stream4_IRQHandler+0xd8>)
 8000d96:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000d9a:	6053      	str	r3, [r2, #4]
		/* Extract combined samples */
		for (int32_t i = ADC_NUMS-1; i >= 0; i--){
 8000d9c:	233b      	movs	r3, #59	; 0x3b
 8000d9e:	607b      	str	r3, [r7, #4]
 8000da0:	e017      	b.n	8000dd2 <DMA2_Stream4_IRQHandler+0xae>
			ADC_samples[2*i+1] = (ADC_samples[i] >> 16);
 8000da2:	4a17      	ldr	r2, [pc, #92]	; (8000e00 <DMA2_Stream4_IRQHandler+0xdc>)
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	005b      	lsls	r3, r3, #1
 8000dae:	3301      	adds	r3, #1
 8000db0:	0c12      	lsrs	r2, r2, #16
 8000db2:	4913      	ldr	r1, [pc, #76]	; (8000e00 <DMA2_Stream4_IRQHandler+0xdc>)
 8000db4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			ADC_samples[2*i]   = (ADC_samples[i] & 0xffff);
 8000db8:	4a11      	ldr	r2, [pc, #68]	; (8000e00 <DMA2_Stream4_IRQHandler+0xdc>)
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	005b      	lsls	r3, r3, #1
 8000dc4:	b292      	uxth	r2, r2
 8000dc6:	490e      	ldr	r1, [pc, #56]	; (8000e00 <DMA2_Stream4_IRQHandler+0xdc>)
 8000dc8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for (int32_t i = ADC_NUMS-1; i >= 0; i--){
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	3b01      	subs	r3, #1
 8000dd0:	607b      	str	r3, [r7, #4]
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	dae4      	bge.n	8000da2 <DMA2_Stream4_IRQHandler+0x7e>
		}
		ADC_reset();
 8000dd8:	f7ff fe80 	bl	8000adc <ADC_reset>
		MEAS_data_ready = true;
 8000ddc:	4b09      	ldr	r3, [pc, #36]	; (8000e04 <DMA2_Stream4_IRQHandler+0xe0>)
 8000dde:	2201      	movs	r2, #1
 8000de0:	701a      	strb	r2, [r3, #0]
	}
}
 8000de2:	bf00      	nop
 8000de4:	3708      	adds	r7, #8
 8000de6:	46bd      	mov	sp, r7
 8000de8:	bd80      	pop	{r7, pc}
 8000dea:	bf00      	nop
 8000dec:	40026400 	.word	0x40026400
 8000df0:	40026470 	.word	0x40026470
 8000df4:	40012000 	.word	0x40012000
 8000df8:	40012100 	.word	0x40012100
 8000dfc:	40012300 	.word	0x40012300
 8000e00:	200003e0 	.word	0x200003e0
 8000e04:	200003d8 	.word	0x200003d8

08000e08 <MEAS_show_data>:
 * The code of this function was put into the same file for debugging purposes
 * and should be moved to a separate file in the final version
 * because displaying is not related to measuring.
 *****************************************************************************/
void MEAS_show_data(void)
{
 8000e08:	b590      	push	{r4, r7, lr}
 8000e0a:	b08d      	sub	sp, #52	; 0x34
 8000e0c:	af00      	add	r7, sp, #0
	const uint32_t Y_OFFSET = 260;
 8000e0e:	f44f 7382 	mov.w	r3, #260	; 0x104
 8000e12:	61fb      	str	r3, [r7, #28]
	const uint32_t X_SIZE = 240;
 8000e14:	23f0      	movs	r3, #240	; 0xf0
 8000e16:	61bb      	str	r3, [r7, #24]
	const uint32_t f = (1 << ADC_DAC_RES) / Y_OFFSET + 1;	// Scaling factor
 8000e18:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000e1c:	69fb      	ldr	r3, [r7, #28]
 8000e1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e22:	3301      	adds	r3, #1
 8000e24:	617b      	str	r3, [r7, #20]
	uint32_t data;
	uint32_t data_last;
	/* Clear the display */
	BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 8000e26:	f04f 30ff 	mov.w	r0, #4294967295
 8000e2a:	f001 fd9d 	bl	8002968 <BSP_LCD_SetTextColor>
	BSP_LCD_FillRect(0, 0, X_SIZE, Y_OFFSET+1);
 8000e2e:	69bb      	ldr	r3, [r7, #24]
 8000e30:	b29a      	uxth	r2, r3
 8000e32:	69fb      	ldr	r3, [r7, #28]
 8000e34:	b29b      	uxth	r3, r3
 8000e36:	3301      	adds	r3, #1
 8000e38:	b29b      	uxth	r3, r3
 8000e3a:	2100      	movs	r1, #0
 8000e3c:	2000      	movs	r0, #0
 8000e3e:	f001 ffd3 	bl	8002de8 <BSP_LCD_FillRect>
	/* Write first 2 samples as numbers */
	BSP_LCD_SetFont(&Font24);
 8000e42:	4861      	ldr	r0, [pc, #388]	; (8000fc8 <MEAS_show_data+0x1c0>)
 8000e44:	f001 fdc2 	bl	80029cc <BSP_LCD_SetFont>
	BSP_LCD_SetBackColor(LCD_COLOR_WHITE);
 8000e48:	f04f 30ff 	mov.w	r0, #4294967295
 8000e4c:	f001 fda4 	bl	8002998 <BSP_LCD_SetBackColor>
	BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8000e50:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8000e54:	f001 fd88 	bl	8002968 <BSP_LCD_SetTextColor>
	char text[16];
	snprintf(text, 15, "1. sample %4d", (int)(ADC_samples[0]));
 8000e58:	4b5c      	ldr	r3, [pc, #368]	; (8000fcc <MEAS_show_data+0x1c4>)
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	4638      	mov	r0, r7
 8000e5e:	4a5c      	ldr	r2, [pc, #368]	; (8000fd0 <MEAS_show_data+0x1c8>)
 8000e60:	210f      	movs	r1, #15
 8000e62:	f006 fec7 	bl	8007bf4 <sniprintf>
	BSP_LCD_DisplayStringAt(0, 50, (uint8_t *)text, LEFT_MODE);
 8000e66:	463a      	mov	r2, r7
 8000e68:	2303      	movs	r3, #3
 8000e6a:	2132      	movs	r1, #50	; 0x32
 8000e6c:	2000      	movs	r0, #0
 8000e6e:	f001 fe33 	bl	8002ad8 <BSP_LCD_DisplayStringAt>
	snprintf(text, 15, "2. sample %4d", (int)(ADC_samples[1]));
 8000e72:	4b56      	ldr	r3, [pc, #344]	; (8000fcc <MEAS_show_data+0x1c4>)
 8000e74:	685b      	ldr	r3, [r3, #4]
 8000e76:	4638      	mov	r0, r7
 8000e78:	4a56      	ldr	r2, [pc, #344]	; (8000fd4 <MEAS_show_data+0x1cc>)
 8000e7a:	210f      	movs	r1, #15
 8000e7c:	f006 feba 	bl	8007bf4 <sniprintf>
	BSP_LCD_DisplayStringAt(0, 80, (uint8_t *)text, LEFT_MODE);
 8000e80:	463a      	mov	r2, r7
 8000e82:	2303      	movs	r3, #3
 8000e84:	2150      	movs	r1, #80	; 0x50
 8000e86:	2000      	movs	r0, #0
 8000e88:	f001 fe26 	bl	8002ad8 <BSP_LCD_DisplayStringAt>
	/* Draw the  values of input channel 1 as a curve */
	BSP_LCD_SetTextColor(LCD_COLOR_BLUE);
 8000e8c:	4852      	ldr	r0, [pc, #328]	; (8000fd8 <MEAS_show_data+0x1d0>)
 8000e8e:	f001 fd6b 	bl	8002968 <BSP_LCD_SetTextColor>
	data = ADC_samples[MEAS_input_count*0] / f;
 8000e92:	4b4e      	ldr	r3, [pc, #312]	; (8000fcc <MEAS_show_data+0x1c4>)
 8000e94:	681a      	ldr	r2, [r3, #0]
 8000e96:	697b      	ldr	r3, [r7, #20]
 8000e98:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e9c:	62fb      	str	r3, [r7, #44]	; 0x2c
	for (uint32_t i = 1; i < ADC_NUMS; i++){
 8000e9e:	2301      	movs	r3, #1
 8000ea0:	62bb      	str	r3, [r7, #40]	; 0x28
 8000ea2:	e02e      	b.n	8000f02 <MEAS_show_data+0xfa>
		data_last = data;
 8000ea4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000ea6:	613b      	str	r3, [r7, #16]
		data = (ADC_samples[MEAS_input_count*i]) / f;
 8000ea8:	4b4c      	ldr	r3, [pc, #304]	; (8000fdc <MEAS_show_data+0x1d4>)
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000eae:	fb02 f303 	mul.w	r3, r2, r3
 8000eb2:	4a46      	ldr	r2, [pc, #280]	; (8000fcc <MEAS_show_data+0x1c4>)
 8000eb4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000eb8:	697b      	ldr	r3, [r7, #20]
 8000eba:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ebe:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (data > Y_OFFSET) { data = Y_OFFSET; }// Limit value, prevent crash
 8000ec0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000ec2:	69fb      	ldr	r3, [r7, #28]
 8000ec4:	429a      	cmp	r2, r3
 8000ec6:	d901      	bls.n	8000ecc <MEAS_show_data+0xc4>
 8000ec8:	69fb      	ldr	r3, [r7, #28]
 8000eca:	62fb      	str	r3, [r7, #44]	; 0x2c
		BSP_LCD_DrawLine(4*(i-1), Y_OFFSET-data_last, 4*i, Y_OFFSET-data);
 8000ecc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000ece:	3b01      	subs	r3, #1
 8000ed0:	b29b      	uxth	r3, r3
 8000ed2:	009b      	lsls	r3, r3, #2
 8000ed4:	b298      	uxth	r0, r3
 8000ed6:	69fb      	ldr	r3, [r7, #28]
 8000ed8:	b29a      	uxth	r2, r3
 8000eda:	693b      	ldr	r3, [r7, #16]
 8000edc:	b29b      	uxth	r3, r3
 8000ede:	1ad3      	subs	r3, r2, r3
 8000ee0:	b299      	uxth	r1, r3
 8000ee2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000ee4:	b29b      	uxth	r3, r3
 8000ee6:	009b      	lsls	r3, r3, #2
 8000ee8:	b29c      	uxth	r4, r3
 8000eea:	69fb      	ldr	r3, [r7, #28]
 8000eec:	b29a      	uxth	r2, r3
 8000eee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000ef0:	b29b      	uxth	r3, r3
 8000ef2:	1ad3      	subs	r3, r2, r3
 8000ef4:	b29b      	uxth	r3, r3
 8000ef6:	4622      	mov	r2, r4
 8000ef8:	f001 feac 	bl	8002c54 <BSP_LCD_DrawLine>
	for (uint32_t i = 1; i < ADC_NUMS; i++){
 8000efc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000efe:	3301      	adds	r3, #1
 8000f00:	62bb      	str	r3, [r7, #40]	; 0x28
 8000f02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000f04:	2b3b      	cmp	r3, #59	; 0x3b
 8000f06:	d9cd      	bls.n	8000ea4 <MEAS_show_data+0x9c>
	}
	/* Draw the  values of input channel 2 (if present) as a curve */
	if (MEAS_input_count == 2) {
 8000f08:	4b34      	ldr	r3, [pc, #208]	; (8000fdc <MEAS_show_data+0x1d4>)
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	2b02      	cmp	r3, #2
 8000f0e:	d13e      	bne.n	8000f8e <MEAS_show_data+0x186>
		BSP_LCD_SetTextColor(LCD_COLOR_RED);
 8000f10:	4833      	ldr	r0, [pc, #204]	; (8000fe0 <MEAS_show_data+0x1d8>)
 8000f12:	f001 fd29 	bl	8002968 <BSP_LCD_SetTextColor>
		data = ADC_samples[MEAS_input_count*0+1] / f;
 8000f16:	4b2d      	ldr	r3, [pc, #180]	; (8000fcc <MEAS_show_data+0x1c4>)
 8000f18:	685a      	ldr	r2, [r3, #4]
 8000f1a:	697b      	ldr	r3, [r7, #20]
 8000f1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f20:	62fb      	str	r3, [r7, #44]	; 0x2c
		for (uint32_t i = 1; i < ADC_NUMS; i++){
 8000f22:	2301      	movs	r3, #1
 8000f24:	627b      	str	r3, [r7, #36]	; 0x24
 8000f26:	e02f      	b.n	8000f88 <MEAS_show_data+0x180>
			data_last = data;
 8000f28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000f2a:	613b      	str	r3, [r7, #16]
			data = (ADC_samples[MEAS_input_count*i+1]) / f;
 8000f2c:	4b2b      	ldr	r3, [pc, #172]	; (8000fdc <MEAS_show_data+0x1d4>)
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000f32:	fb02 f303 	mul.w	r3, r2, r3
 8000f36:	3301      	adds	r3, #1
 8000f38:	4a24      	ldr	r2, [pc, #144]	; (8000fcc <MEAS_show_data+0x1c4>)
 8000f3a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000f3e:	697b      	ldr	r3, [r7, #20]
 8000f40:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f44:	62fb      	str	r3, [r7, #44]	; 0x2c
			if (data > Y_OFFSET) { data = Y_OFFSET; }// Limit value, prevent crash
 8000f46:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000f48:	69fb      	ldr	r3, [r7, #28]
 8000f4a:	429a      	cmp	r2, r3
 8000f4c:	d901      	bls.n	8000f52 <MEAS_show_data+0x14a>
 8000f4e:	69fb      	ldr	r3, [r7, #28]
 8000f50:	62fb      	str	r3, [r7, #44]	; 0x2c
			BSP_LCD_DrawLine(4*(i-1), Y_OFFSET-data_last, 4*i, Y_OFFSET-data);
 8000f52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f54:	3b01      	subs	r3, #1
 8000f56:	b29b      	uxth	r3, r3
 8000f58:	009b      	lsls	r3, r3, #2
 8000f5a:	b298      	uxth	r0, r3
 8000f5c:	69fb      	ldr	r3, [r7, #28]
 8000f5e:	b29a      	uxth	r2, r3
 8000f60:	693b      	ldr	r3, [r7, #16]
 8000f62:	b29b      	uxth	r3, r3
 8000f64:	1ad3      	subs	r3, r2, r3
 8000f66:	b299      	uxth	r1, r3
 8000f68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f6a:	b29b      	uxth	r3, r3
 8000f6c:	009b      	lsls	r3, r3, #2
 8000f6e:	b29c      	uxth	r4, r3
 8000f70:	69fb      	ldr	r3, [r7, #28]
 8000f72:	b29a      	uxth	r2, r3
 8000f74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000f76:	b29b      	uxth	r3, r3
 8000f78:	1ad3      	subs	r3, r2, r3
 8000f7a:	b29b      	uxth	r3, r3
 8000f7c:	4622      	mov	r2, r4
 8000f7e:	f001 fe69 	bl	8002c54 <BSP_LCD_DrawLine>
		for (uint32_t i = 1; i < ADC_NUMS; i++){
 8000f82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f84:	3301      	adds	r3, #1
 8000f86:	627b      	str	r3, [r7, #36]	; 0x24
 8000f88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f8a:	2b3b      	cmp	r3, #59	; 0x3b
 8000f8c:	d9cc      	bls.n	8000f28 <MEAS_show_data+0x120>
		}
	}
	/* Clear buffer and flag */
	for (uint32_t i = 0; i < ADC_NUMS; i++){
 8000f8e:	2300      	movs	r3, #0
 8000f90:	623b      	str	r3, [r7, #32]
 8000f92:	e00f      	b.n	8000fb4 <MEAS_show_data+0x1ac>
		ADC_samples[2*i] = 0;
 8000f94:	6a3b      	ldr	r3, [r7, #32]
 8000f96:	005b      	lsls	r3, r3, #1
 8000f98:	4a0c      	ldr	r2, [pc, #48]	; (8000fcc <MEAS_show_data+0x1c4>)
 8000f9a:	2100      	movs	r1, #0
 8000f9c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		ADC_samples[2*i+1] = 0;
 8000fa0:	6a3b      	ldr	r3, [r7, #32]
 8000fa2:	005b      	lsls	r3, r3, #1
 8000fa4:	3301      	adds	r3, #1
 8000fa6:	4a09      	ldr	r2, [pc, #36]	; (8000fcc <MEAS_show_data+0x1c4>)
 8000fa8:	2100      	movs	r1, #0
 8000faa:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (uint32_t i = 0; i < ADC_NUMS; i++){
 8000fae:	6a3b      	ldr	r3, [r7, #32]
 8000fb0:	3301      	adds	r3, #1
 8000fb2:	623b      	str	r3, [r7, #32]
 8000fb4:	6a3b      	ldr	r3, [r7, #32]
 8000fb6:	2b3b      	cmp	r3, #59	; 0x3b
 8000fb8:	d9ec      	bls.n	8000f94 <MEAS_show_data+0x18c>
	}
	ADC_sample_count = 0;
 8000fba:	4b0a      	ldr	r3, [pc, #40]	; (8000fe4 <MEAS_show_data+0x1dc>)
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	601a      	str	r2, [r3, #0]
}
 8000fc0:	bf00      	nop
 8000fc2:	3734      	adds	r7, #52	; 0x34
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	bd90      	pop	{r4, r7, pc}
 8000fc8:	20000350 	.word	0x20000350
 8000fcc:	200003e0 	.word	0x200003e0
 8000fd0:	0800858c 	.word	0x0800858c
 8000fd4:	0800859c 	.word	0x0800859c
 8000fd8:	ff0000ff 	.word	0xff0000ff
 8000fdc:	20000000 	.word	0x20000000
 8000fe0:	ffff0000 	.word	0xffff0000
 8000fe4:	200003dc 	.word	0x200003dc

08000fe8 <MENU_main>:
 * Each menu entry has two lines.
 * Text and background colors are applied.
 * @n These attributes are defined in the variable MENU_draw[].
 *****************************************************************************/
void MENU_main(void)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	af00      	add	r7, sp, #0
	//static CALC_meas_data_t meas_data;
	static MENU_type_t menu = MENU_HOME;

	MENU_check_transition(menu);
 8000fec:	4b34      	ldr	r3, [pc, #208]	; (80010c0 <MENU_main+0xd8>)
 8000fee:	781b      	ldrb	r3, [r3, #0]
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	f000 f9af 	bl	8001354 <MENU_check_transition>

	switch (MENU_get_transition()) 
 8000ff6:	f000 f99b 	bl	8001330 <MENU_get_transition>
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	2b15      	cmp	r3, #21
 8000ffe:	d85c      	bhi.n	80010ba <MENU_main+0xd2>
 8001000:	a201      	add	r2, pc, #4	; (adr r2, 8001008 <MENU_main+0x20>)
 8001002:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001006:	bf00      	nop
 8001008:	08001061 	.word	0x08001061
 800100c:	08001073 	.word	0x08001073
 8001010:	08001085 	.word	0x08001085
 8001014:	080010bb 	.word	0x080010bb
 8001018:	080010bb 	.word	0x080010bb
 800101c:	080010bb 	.word	0x080010bb
 8001020:	080010bb 	.word	0x080010bb
 8001024:	080010bb 	.word	0x080010bb
 8001028:	080010bb 	.word	0x080010bb
 800102c:	080010bb 	.word	0x080010bb
 8001030:	080010bb 	.word	0x080010bb
 8001034:	080010bb 	.word	0x080010bb
 8001038:	080010a9 	.word	0x080010a9
 800103c:	08001097 	.word	0x08001097
 8001040:	080010bb 	.word	0x080010bb
 8001044:	080010bb 	.word	0x080010bb
 8001048:	080010bb 	.word	0x080010bb
 800104c:	080010bb 	.word	0x080010bb
 8001050:	080010bb 	.word	0x080010bb
 8001054:	080010bb 	.word	0x080010bb
 8001058:	080010bb 	.word	0x080010bb
 800105c:	080010bb 	.word	0x080010bb
	{	// Handle user menu choice
		case MENU_NONE:						// No transition => do nothing
			break;

		case MENU_MEASUREMENT:
			menu = MENU_M;
 8001060:	4b17      	ldr	r3, [pc, #92]	; (80010c0 <MENU_main+0xd8>)
 8001062:	2201      	movs	r2, #1
 8001064:	701a      	strb	r2, [r3, #0]
			DISP_info_screen(menu);					// Show the menu
 8001066:	4b16      	ldr	r3, [pc, #88]	; (80010c0 <MENU_main+0xd8>)
 8001068:	781b      	ldrb	r3, [r3, #0]
 800106a:	4618      	mov	r0, r3
 800106c:	f000 f82a 	bl	80010c4 <DISP_info_screen>
			break;
 8001070:	e024      	b.n	80010bc <MENU_main+0xd4>
		case MENU_CALIBRATION:
			menu = MENU_CALI;
 8001072:	4b13      	ldr	r3, [pc, #76]	; (80010c0 <MENU_main+0xd8>)
 8001074:	2204      	movs	r2, #4
 8001076:	701a      	strb	r2, [r3, #0]
			DISP_info_screen(menu);					// Show the menu
 8001078:	4b11      	ldr	r3, [pc, #68]	; (80010c0 <MENU_main+0xd8>)
 800107a:	781b      	ldrb	r3, [r3, #0]
 800107c:	4618      	mov	r0, r3
 800107e:	f000 f821 	bl	80010c4 <DISP_info_screen>
			break;
 8001082:	e01b      	b.n	80010bc <MENU_main+0xd4>
		case MENU_INFORMATION:
			menu = MENU_INFO;
 8001084:	4b0e      	ldr	r3, [pc, #56]	; (80010c0 <MENU_main+0xd8>)
 8001086:	2207      	movs	r2, #7
 8001088:	701a      	strb	r2, [r3, #0]
			DISP_info_screen(menu);					// Show the menu
 800108a:	4b0d      	ldr	r3, [pc, #52]	; (80010c0 <MENU_main+0xd8>)
 800108c:	781b      	ldrb	r3, [r3, #0]
 800108e:	4618      	mov	r0, r3
 8001090:	f000 f818 	bl	80010c4 <DISP_info_screen>
			break;
 8001094:	e012      	b.n	80010bc <MENU_main+0xd4>
			//CALC_start_accurate_measurement(&meas_data, CALC_THREE_PHASE);
			//DISP_value_screen_accu(meas_data, CALC_THREE_PHASE);
			break;

		case MENU_CALIBRATION_D:
			menu = MENU_C_PA;
 8001096:	4b0a      	ldr	r3, [pc, #40]	; (80010c0 <MENU_main+0xd8>)
 8001098:	2206      	movs	r2, #6
 800109a:	701a      	strb	r2, [r3, #0]
			DISP_info_screen(menu);					// Show the menu
 800109c:	4b08      	ldr	r3, [pc, #32]	; (80010c0 <MENU_main+0xd8>)
 800109e:	781b      	ldrb	r3, [r3, #0]
 80010a0:	4618      	mov	r0, r3
 80010a2:	f000 f80f 	bl	80010c4 <DISP_info_screen>
			break;
 80010a6:	e009      	b.n	80010bc <MENU_main+0xd4>
		case MENU_CALIBRATION_I:
			menu = MENU_C_CO;
 80010a8:	4b05      	ldr	r3, [pc, #20]	; (80010c0 <MENU_main+0xd8>)
 80010aa:	2205      	movs	r2, #5
 80010ac:	701a      	strb	r2, [r3, #0]
			DISP_info_screen(menu);					// Show the menu
 80010ae:	4b04      	ldr	r3, [pc, #16]	; (80010c0 <MENU_main+0xd8>)
 80010b0:	781b      	ldrb	r3, [r3, #0]
 80010b2:	4618      	mov	r0, r3
 80010b4:	f000 f806 	bl	80010c4 <DISP_info_screen>
			break;
 80010b8:	e000      	b.n	80010bc <MENU_main+0xd4>
		case MENU_CALIBRATION_M_HOME:
		case MENU_ACCURATE_3P:
		case MENU_SINGLE_HOME:
			break;
		default:							// Should never occur
			break;
 80010ba:	bf00      	nop
	}
}
 80010bc:	bf00      	nop
 80010be:	bd80      	pop	{r7, pc}
 80010c0:	200005c4 	.word	0x200005c4

080010c4 <DISP_info_screen>:
 * @param[in] type	Actual menu type
 *
 * Displays the title and information on each screen.
 *****************************************************************************/
void DISP_info_screen(MENU_type_t type)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b082      	sub	sp, #8
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	4603      	mov	r3, r0
 80010cc:	71fb      	strb	r3, [r7, #7]
	BSP_LCD_Clear(LCD_COLOR_WHITE);		//Clear display
 80010ce:	f04f 30ff 	mov.w	r0, #4294967295
 80010d2:	f001 fc95 	bl	8002a00 <BSP_LCD_Clear>
	MENU_draw(type);					//Draw the home menu
 80010d6:	79fb      	ldrb	r3, [r7, #7]
 80010d8:	4618      	mov	r0, r3
 80010da:	f000 f865 	bl	80011a8 <MENU_draw>

	switch (type) {
 80010de:	79fb      	ldrb	r3, [r7, #7]
 80010e0:	2b07      	cmp	r3, #7
 80010e2:	d84b      	bhi.n	800117c <DISP_info_screen+0xb8>
 80010e4:	a201      	add	r2, pc, #4	; (adr r2, 80010ec <DISP_info_screen+0x28>)
 80010e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010ea:	bf00      	nop
 80010ec:	0800110d 	.word	0x0800110d
 80010f0:	08001129 	.word	0x08001129
 80010f4:	08001137 	.word	0x08001137
 80010f8:	08001145 	.word	0x08001145
 80010fc:	08001153 	.word	0x08001153
 8001100:	08001161 	.word	0x08001161
 8001104:	0800116f 	.word	0x0800116f
 8001108:	0800111b 	.word	0x0800111b
	case MENU_HOME:
		/* Show info home */
		BSP_LCD_DisplayStringAt(5, 60, (uint8_t *)"Menu: HOME", LEFT_MODE);
 800110c:	2303      	movs	r3, #3
 800110e:	4a1e      	ldr	r2, [pc, #120]	; (8001188 <DISP_info_screen+0xc4>)
 8001110:	213c      	movs	r1, #60	; 0x3c
 8001112:	2005      	movs	r0, #5
 8001114:	f001 fce0 	bl	8002ad8 <BSP_LCD_DisplayStringAt>
		break;
 8001118:	e031      	b.n	800117e <DISP_info_screen+0xba>
	
	case MENU_INFO:
		/* Show info info */
		BSP_LCD_DisplayStringAt(5, 60, (uint8_t *)"Menu: Info", LEFT_MODE);
 800111a:	2303      	movs	r3, #3
 800111c:	4a1b      	ldr	r2, [pc, #108]	; (800118c <DISP_info_screen+0xc8>)
 800111e:	213c      	movs	r1, #60	; 0x3c
 8001120:	2005      	movs	r0, #5
 8001122:	f001 fcd9 	bl	8002ad8 <BSP_LCD_DisplayStringAt>
		//MENU_Info();
		break;
 8001126:	e02a      	b.n	800117e <DISP_info_screen+0xba>

	case MENU_M:
		/* Show measurement menu */
		BSP_LCD_DisplayStringAt(5, 60, (uint8_t *)"Menu: Measurement", LEFT_MODE);
 8001128:	2303      	movs	r3, #3
 800112a:	4a19      	ldr	r2, [pc, #100]	; (8001190 <DISP_info_screen+0xcc>)
 800112c:	213c      	movs	r1, #60	; 0x3c
 800112e:	2005      	movs	r0, #5
 8001130:	f001 fcd2 	bl	8002ad8 <BSP_LCD_DisplayStringAt>
		//MENU_Measurements();
		break;
 8001134:	e023      	b.n	800117e <DISP_info_screen+0xba>

	case MENU_M_SI:
		/* Show info single meas. */
		BSP_LCD_DisplayStringAt(5, 60, (uint8_t *)"Menu: Meas. Single", LEFT_MODE);
 8001136:	2303      	movs	r3, #3
 8001138:	4a16      	ldr	r2, [pc, #88]	; (8001194 <DISP_info_screen+0xd0>)
 800113a:	213c      	movs	r1, #60	; 0x3c
 800113c:	2005      	movs	r0, #5
 800113e:	f001 fccb 	bl	8002ad8 <BSP_LCD_DisplayStringAt>
		//DISP_info_measurement((uint8_t *)"Single Meas.");
		break;
 8001142:	e01c      	b.n	800117e <DISP_info_screen+0xba>
	case MENU_M_AC:
		/* Show info accurate meas. */
		BSP_LCD_DisplayStringAt(5, 60, (uint8_t *)"Menu: Meas. acc", LEFT_MODE);
 8001144:	2303      	movs	r3, #3
 8001146:	4a14      	ldr	r2, [pc, #80]	; (8001198 <DISP_info_screen+0xd4>)
 8001148:	213c      	movs	r1, #60	; 0x3c
 800114a:	2005      	movs	r0, #5
 800114c:	f001 fcc4 	bl	8002ad8 <BSP_LCD_DisplayStringAt>
		//DISP_info_measurement((uint8_t *)"Accurate Meas.");
		break;
 8001150:	e015      	b.n	800117e <DISP_info_screen+0xba>
	case MENU_CALI:
		/* Show info calibration */
		BSP_LCD_DisplayStringAt(5, 60, (uint8_t *)"Menu: calibration", LEFT_MODE);
 8001152:	2303      	movs	r3, #3
 8001154:	4a11      	ldr	r2, [pc, #68]	; (800119c <DISP_info_screen+0xd8>)
 8001156:	213c      	movs	r1, #60	; 0x3c
 8001158:	2005      	movs	r0, #5
 800115a:	f001 fcbd 	bl	8002ad8 <BSP_LCD_DisplayStringAt>
		//MENU_Calibrations();
		//DISP_info_calibration();
		break;
 800115e:	e00e      	b.n	800117e <DISP_info_screen+0xba>
	case MENU_C_CO:
		/* Show coil info calibration */
		BSP_LCD_DisplayStringAt(5, 60, (uint8_t *)"Menu: cali coil", LEFT_MODE);
 8001160:	2303      	movs	r3, #3
 8001162:	4a0f      	ldr	r2, [pc, #60]	; (80011a0 <DISP_info_screen+0xdc>)
 8001164:	213c      	movs	r1, #60	; 0x3c
 8001166:	2005      	movs	r0, #5
 8001168:	f001 fcb6 	bl	8002ad8 <BSP_LCD_DisplayStringAt>
		//DISP_info_cali_coil();
		break;
 800116c:	e007      	b.n	800117e <DISP_info_screen+0xba>
	case MENU_C_PA:
		/* Show pad info calibration */
		BSP_LCD_DisplayStringAt(5, 60, (uint8_t *)"Menu: cali pad", LEFT_MODE);
 800116e:	2303      	movs	r3, #3
 8001170:	4a0c      	ldr	r2, [pc, #48]	; (80011a4 <DISP_info_screen+0xe0>)
 8001172:	213c      	movs	r1, #60	; 0x3c
 8001174:	2005      	movs	r0, #5
 8001176:	f001 fcaf 	bl	8002ad8 <BSP_LCD_DisplayStringAt>
		//DISP_info_cali_pad();
		break;
 800117a:	e000      	b.n	800117e <DISP_info_screen+0xba>
	default:
		/* Should never occur */
		break;
 800117c:	bf00      	nop
	}
}
 800117e:	bf00      	nop
 8001180:	3708      	adds	r7, #8
 8001182:	46bd      	mov	sp, r7
 8001184:	bd80      	pop	{r7, pc}
 8001186:	bf00      	nop
 8001188:	080085ac 	.word	0x080085ac
 800118c:	080085b8 	.word	0x080085b8
 8001190:	080085c4 	.word	0x080085c4
 8001194:	080085d8 	.word	0x080085d8
 8001198:	080085ec 	.word	0x080085ec
 800119c:	080085fc 	.word	0x080085fc
 80011a0:	08008610 	.word	0x08008610
 80011a4:	08008620 	.word	0x08008620

080011a8 <MENU_draw>:
 * Each menu entry has two lines.
 * Text and background colors are applied.
 * @n These attributes are defined in the variable MENU_draw[].
 *****************************************************************************/
void MENU_draw(MENU_type_t type)
{
 80011a8:	b590      	push	{r4, r7, lr}
 80011aa:	b08b      	sub	sp, #44	; 0x2c
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	4603      	mov	r3, r0
 80011b0:	71fb      	strb	r3, [r7, #7]
	BSP_LCD_SetFont(MENU_FONT);
 80011b2:	485c      	ldr	r0, [pc, #368]	; (8001324 <MENU_draw+0x17c>)
 80011b4:	f001 fc0a 	bl	80029cc <BSP_LCD_SetFont>
	uint32_t x, y, m, w, h, offset;
	y = MENU_Y;
 80011b8:	f001 fb56 	bl	8002868 <BSP_LCD_GetYSize>
 80011bc:	4603      	mov	r3, r0
 80011be:	3b28      	subs	r3, #40	; 0x28
 80011c0:	61fb      	str	r3, [r7, #28]
	m = MENU_MARGIN;
 80011c2:	2302      	movs	r3, #2
 80011c4:	61bb      	str	r3, [r7, #24]
	w = BSP_LCD_GetXSize()/MENU_NUM_OF_MENU_ELEM;
 80011c6:	f001 fb43 	bl	8002850 <BSP_LCD_GetXSize>
 80011ca:	4603      	mov	r3, r0
 80011cc:	4a56      	ldr	r2, [pc, #344]	; (8001328 <MENU_draw+0x180>)
 80011ce:	fba2 2303 	umull	r2, r3, r2, r3
 80011d2:	085b      	lsrs	r3, r3, #1
 80011d4:	617b      	str	r3, [r7, #20]
	h = MENU_HEIGHT;
 80011d6:	2328      	movs	r3, #40	; 0x28
 80011d8:	613b      	str	r3, [r7, #16]
	offset = 0;
 80011da:	2300      	movs	r3, #0
 80011dc:	627b      	str	r3, [r7, #36]	; 0x24
	if (type < MENU_NUM_OF_DIFF_MENU) {
 80011de:	79fb      	ldrb	r3, [r7, #7]
 80011e0:	2b05      	cmp	r3, #5
 80011e2:	d804      	bhi.n	80011ee <MENU_draw+0x46>
		offset = type*MENU_NUM_OF_MENU_ELEM;	//calculate the menu
 80011e4:	79fa      	ldrb	r2, [r7, #7]
 80011e6:	4613      	mov	r3, r2
 80011e8:	005b      	lsls	r3, r3, #1
 80011ea:	4413      	add	r3, r2
 80011ec:	627b      	str	r3, [r7, #36]	; 0x24
	}
	for (uint32_t i = 0; i < MENU_NUM_OF_MENU_ELEM; i++) {
 80011ee:	2300      	movs	r3, #0
 80011f0:	623b      	str	r3, [r7, #32]
 80011f2:	e08e      	b.n	8001312 <MENU_draw+0x16a>
		x = i*w;
 80011f4:	6a3b      	ldr	r3, [r7, #32]
 80011f6:	697a      	ldr	r2, [r7, #20]
 80011f8:	fb02 f303 	mul.w	r3, r2, r3
 80011fc:	60fb      	str	r3, [r7, #12]
		BSP_LCD_SetTextColor(MENU_entry[i+offset].back_color);
 80011fe:	6a3a      	ldr	r2, [r7, #32]
 8001200:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001202:	441a      	add	r2, r3
 8001204:	4949      	ldr	r1, [pc, #292]	; (800132c <MENU_draw+0x184>)
 8001206:	4613      	mov	r3, r2
 8001208:	009b      	lsls	r3, r3, #2
 800120a:	4413      	add	r3, r2
 800120c:	00db      	lsls	r3, r3, #3
 800120e:	440b      	add	r3, r1
 8001210:	3324      	adds	r3, #36	; 0x24
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	4618      	mov	r0, r3
 8001216:	f001 fba7 	bl	8002968 <BSP_LCD_SetTextColor>
		BSP_LCD_FillRect(x+m, y+m, w-2*m, h-2*m);
 800121a:	68fb      	ldr	r3, [r7, #12]
 800121c:	b29a      	uxth	r2, r3
 800121e:	69bb      	ldr	r3, [r7, #24]
 8001220:	b29b      	uxth	r3, r3
 8001222:	4413      	add	r3, r2
 8001224:	b298      	uxth	r0, r3
 8001226:	69fb      	ldr	r3, [r7, #28]
 8001228:	b29a      	uxth	r2, r3
 800122a:	69bb      	ldr	r3, [r7, #24]
 800122c:	b29b      	uxth	r3, r3
 800122e:	4413      	add	r3, r2
 8001230:	b299      	uxth	r1, r3
 8001232:	697b      	ldr	r3, [r7, #20]
 8001234:	b29a      	uxth	r2, r3
 8001236:	69bb      	ldr	r3, [r7, #24]
 8001238:	b29b      	uxth	r3, r3
 800123a:	005b      	lsls	r3, r3, #1
 800123c:	b29b      	uxth	r3, r3
 800123e:	1ad3      	subs	r3, r2, r3
 8001240:	b29c      	uxth	r4, r3
 8001242:	693b      	ldr	r3, [r7, #16]
 8001244:	b29a      	uxth	r2, r3
 8001246:	69bb      	ldr	r3, [r7, #24]
 8001248:	b29b      	uxth	r3, r3
 800124a:	005b      	lsls	r3, r3, #1
 800124c:	b29b      	uxth	r3, r3
 800124e:	1ad3      	subs	r3, r2, r3
 8001250:	b29b      	uxth	r3, r3
 8001252:	4622      	mov	r2, r4
 8001254:	f001 fdc8 	bl	8002de8 <BSP_LCD_FillRect>
		BSP_LCD_SetBackColor(MENU_entry[i+offset].back_color);
 8001258:	6a3a      	ldr	r2, [r7, #32]
 800125a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800125c:	441a      	add	r2, r3
 800125e:	4933      	ldr	r1, [pc, #204]	; (800132c <MENU_draw+0x184>)
 8001260:	4613      	mov	r3, r2
 8001262:	009b      	lsls	r3, r3, #2
 8001264:	4413      	add	r3, r2
 8001266:	00db      	lsls	r3, r3, #3
 8001268:	440b      	add	r3, r1
 800126a:	3324      	adds	r3, #36	; 0x24
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	4618      	mov	r0, r3
 8001270:	f001 fb92 	bl	8002998 <BSP_LCD_SetBackColor>
		BSP_LCD_SetTextColor(MENU_entry[i+offset].text_color);
 8001274:	6a3a      	ldr	r2, [r7, #32]
 8001276:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001278:	441a      	add	r2, r3
 800127a:	492c      	ldr	r1, [pc, #176]	; (800132c <MENU_draw+0x184>)
 800127c:	4613      	mov	r3, r2
 800127e:	009b      	lsls	r3, r3, #2
 8001280:	4413      	add	r3, r2
 8001282:	00db      	lsls	r3, r3, #3
 8001284:	440b      	add	r3, r1
 8001286:	3320      	adds	r3, #32
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	4618      	mov	r0, r3
 800128c:	f001 fb6c 	bl	8002968 <BSP_LCD_SetTextColor>
		BSP_LCD_DisplayStringAt(x+3*m, y+3*m,
 8001290:	69bb      	ldr	r3, [r7, #24]
 8001292:	b29b      	uxth	r3, r3
 8001294:	461a      	mov	r2, r3
 8001296:	0052      	lsls	r2, r2, #1
 8001298:	4413      	add	r3, r2
 800129a:	b29a      	uxth	r2, r3
 800129c:	68fb      	ldr	r3, [r7, #12]
 800129e:	b29b      	uxth	r3, r3
 80012a0:	4413      	add	r3, r2
 80012a2:	b298      	uxth	r0, r3
 80012a4:	69bb      	ldr	r3, [r7, #24]
 80012a6:	b29b      	uxth	r3, r3
 80012a8:	461a      	mov	r2, r3
 80012aa:	0052      	lsls	r2, r2, #1
 80012ac:	4413      	add	r3, r2
 80012ae:	b29a      	uxth	r2, r3
 80012b0:	69fb      	ldr	r3, [r7, #28]
 80012b2:	b29b      	uxth	r3, r3
 80012b4:	4413      	add	r3, r2
 80012b6:	b299      	uxth	r1, r3
				(uint8_t *)MENU_entry[i+offset].line1, LEFT_MODE);
 80012b8:	6a3a      	ldr	r2, [r7, #32]
 80012ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012bc:	441a      	add	r2, r3
 80012be:	4613      	mov	r3, r2
 80012c0:	009b      	lsls	r3, r3, #2
 80012c2:	4413      	add	r3, r2
 80012c4:	00db      	lsls	r3, r3, #3
 80012c6:	4a19      	ldr	r2, [pc, #100]	; (800132c <MENU_draw+0x184>)
 80012c8:	441a      	add	r2, r3
		BSP_LCD_DisplayStringAt(x+3*m, y+3*m,
 80012ca:	2303      	movs	r3, #3
 80012cc:	f001 fc04 	bl	8002ad8 <BSP_LCD_DisplayStringAt>
		BSP_LCD_DisplayStringAt(x+3*m, y+h/2,
 80012d0:	69bb      	ldr	r3, [r7, #24]
 80012d2:	b29b      	uxth	r3, r3
 80012d4:	461a      	mov	r2, r3
 80012d6:	0052      	lsls	r2, r2, #1
 80012d8:	4413      	add	r3, r2
 80012da:	b29a      	uxth	r2, r3
 80012dc:	68fb      	ldr	r3, [r7, #12]
 80012de:	b29b      	uxth	r3, r3
 80012e0:	4413      	add	r3, r2
 80012e2:	b298      	uxth	r0, r3
 80012e4:	693b      	ldr	r3, [r7, #16]
 80012e6:	085b      	lsrs	r3, r3, #1
 80012e8:	b29a      	uxth	r2, r3
 80012ea:	69fb      	ldr	r3, [r7, #28]
 80012ec:	b29b      	uxth	r3, r3
 80012ee:	4413      	add	r3, r2
 80012f0:	b299      	uxth	r1, r3
				(uint8_t *)MENU_entry[i+offset].line2, LEFT_MODE);
 80012f2:	6a3a      	ldr	r2, [r7, #32]
 80012f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012f6:	441a      	add	r2, r3
 80012f8:	4613      	mov	r3, r2
 80012fa:	009b      	lsls	r3, r3, #2
 80012fc:	4413      	add	r3, r2
 80012fe:	00db      	lsls	r3, r3, #3
 8001300:	3310      	adds	r3, #16
 8001302:	4a0a      	ldr	r2, [pc, #40]	; (800132c <MENU_draw+0x184>)
 8001304:	441a      	add	r2, r3
		BSP_LCD_DisplayStringAt(x+3*m, y+h/2,
 8001306:	2303      	movs	r3, #3
 8001308:	f001 fbe6 	bl	8002ad8 <BSP_LCD_DisplayStringAt>
	for (uint32_t i = 0; i < MENU_NUM_OF_MENU_ELEM; i++) {
 800130c:	6a3b      	ldr	r3, [r7, #32]
 800130e:	3301      	adds	r3, #1
 8001310:	623b      	str	r3, [r7, #32]
 8001312:	6a3b      	ldr	r3, [r7, #32]
 8001314:	2b02      	cmp	r3, #2
 8001316:	f67f af6d 	bls.w	80011f4 <MENU_draw+0x4c>
	}
}
 800131a:	bf00      	nop
 800131c:	bf00      	nop
 800131e:	372c      	adds	r7, #44	; 0x2c
 8001320:	46bd      	mov	sp, r7
 8001322:	bd90      	pop	{r4, r7, pc}
 8001324:	20000358 	.word	0x20000358
 8001328:	aaaaaaab 	.word	0xaaaaaaab
 800132c:	20000008 	.word	0x20000008

08001330 <MENU_get_transition>:
 * MENU_transition is used as a flag.
 * When the value is read by calling MENU_get_transition()
 * this flag is cleared, respectively set to MENU_NONE.
 *****************************************************************************/
MENU_item_t MENU_get_transition(void)
{
 8001330:	b480      	push	{r7}
 8001332:	b083      	sub	sp, #12
 8001334:	af00      	add	r7, sp, #0
	MENU_item_t item = MENU_transition;
 8001336:	4b06      	ldr	r3, [pc, #24]	; (8001350 <MENU_get_transition+0x20>)
 8001338:	781b      	ldrb	r3, [r3, #0]
 800133a:	71fb      	strb	r3, [r7, #7]
	MENU_transition = MENU_NONE;
 800133c:	4b04      	ldr	r3, [pc, #16]	; (8001350 <MENU_get_transition+0x20>)
 800133e:	2215      	movs	r2, #21
 8001340:	701a      	strb	r2, [r3, #0]
	return item;
 8001342:	79fb      	ldrb	r3, [r7, #7]
}
 8001344:	4618      	mov	r0, r3
 8001346:	370c      	adds	r7, #12
 8001348:	46bd      	mov	sp, r7
 800134a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134e:	4770      	bx	lr
 8001350:	20000004 	.word	0x20000004

08001354 <MENU_check_transition>:
 * @note  Evalboard revision E (blue PCB) has an inverted y-axis
 * in the touch controller compared to the display.
 * Uncomment or comment the <b>\#define EVAL_REV_E</b> in main.h accordingly.
 *****************************************************************************/
static void MENU_check_transition(MENU_type_t type)
{
 8001354:	b590      	push	{r4, r7, lr}
 8001356:	b085      	sub	sp, #20
 8001358:	af00      	add	r7, sp, #0
 800135a:	4603      	mov	r3, r0
 800135c:	71fb      	strb	r3, [r7, #7]
	static MENU_item_t item_old = MENU_NONE;
	static MENU_item_t item_new = MENU_NONE;
	static TS_StateTypeDef  TS_State;	// State of the touch controller
	uint32_t offset = 0;
 800135e:	2300      	movs	r3, #0
 8001360:	60fb      	str	r3, [r7, #12]
	BSP_TS_GetState(&TS_State);			// Get the state
 8001362:	482d      	ldr	r0, [pc, #180]	; (8001418 <MENU_check_transition+0xc4>)
 8001364:	f002 f9f6 	bl	8003754 <BSP_TS_GetState>
#ifdef EVAL_REV_E
/* Evalboard revision E (blue) has an inverted y-axis in the touch controller */
	TS_State.Y = BSP_LCD_GetYSize() - TS_State.Y;	// Invert the y-axis
 8001368:	f001 fa7e 	bl	8002868 <BSP_LCD_GetYSize>
 800136c:	4603      	mov	r3, r0
 800136e:	b29a      	uxth	r2, r3
 8001370:	4b29      	ldr	r3, [pc, #164]	; (8001418 <MENU_check_transition+0xc4>)
 8001372:	889b      	ldrh	r3, [r3, #4]
 8001374:	1ad3      	subs	r3, r2, r3
 8001376:	b29a      	uxth	r2, r3
 8001378:	4b27      	ldr	r3, [pc, #156]	; (8001418 <MENU_check_transition+0xc4>)
 800137a:	809a      	strh	r2, [r3, #4]
#endif
	if (TS_State.TouchDetected) {		// If a touch was detected
 800137c:	4b26      	ldr	r3, [pc, #152]	; (8001418 <MENU_check_transition+0xc4>)
 800137e:	881b      	ldrh	r3, [r3, #0]
 8001380:	2b00      	cmp	r3, #0
 8001382:	d045      	beq.n	8001410 <MENU_check_transition+0xbc>
		/* Do only if last transition not pending anymore */
		if (MENU_NONE == MENU_transition) {
 8001384:	4b25      	ldr	r3, [pc, #148]	; (800141c <MENU_check_transition+0xc8>)
 8001386:	781b      	ldrb	r3, [r3, #0]
 8001388:	2b15      	cmp	r3, #21
 800138a:	d141      	bne.n	8001410 <MENU_check_transition+0xbc>
			item_old = item_new;		// Store old item
 800138c:	4b24      	ldr	r3, [pc, #144]	; (8001420 <MENU_check_transition+0xcc>)
 800138e:	781a      	ldrb	r2, [r3, #0]
 8001390:	4b24      	ldr	r3, [pc, #144]	; (8001424 <MENU_check_transition+0xd0>)
 8001392:	701a      	strb	r2, [r3, #0]
			/* If touched within the menu bar? */
			if ((MENU_Y < TS_State.Y) && (MENU_Y+MENU_HEIGHT > TS_State.Y)) {
 8001394:	f001 fa68 	bl	8002868 <BSP_LCD_GetYSize>
 8001398:	4603      	mov	r3, r0
 800139a:	3b28      	subs	r3, #40	; 0x28
 800139c:	4a1e      	ldr	r2, [pc, #120]	; (8001418 <MENU_check_transition+0xc4>)
 800139e:	8892      	ldrh	r2, [r2, #4]
 80013a0:	4293      	cmp	r3, r2
 80013a2:	d235      	bcs.n	8001410 <MENU_check_transition+0xbc>
 80013a4:	f001 fa60 	bl	8002868 <BSP_LCD_GetYSize>
 80013a8:	4603      	mov	r3, r0
 80013aa:	4a1b      	ldr	r2, [pc, #108]	; (8001418 <MENU_check_transition+0xc4>)
 80013ac:	8892      	ldrh	r2, [r2, #4]
 80013ae:	4293      	cmp	r3, r2
 80013b0:	d92e      	bls.n	8001410 <MENU_check_transition+0xbc>
				if(type < MENU_NUM_OF_DIFF_MENU) {
 80013b2:	79fb      	ldrb	r3, [r7, #7]
 80013b4:	2b05      	cmp	r3, #5
 80013b6:	d804      	bhi.n	80013c2 <MENU_check_transition+0x6e>
					offset = type*MENU_NUM_OF_MENU_ELEM; //calculate the menu
 80013b8:	79fa      	ldrb	r2, [r7, #7]
 80013ba:	4613      	mov	r3, r2
 80013bc:	005b      	lsls	r3, r3, #1
 80013be:	4413      	add	r3, r2
 80013c0:	60fb      	str	r3, [r7, #12]
				}
				item_new = (TS_State.X	// Calculate new item
 80013c2:	4b15      	ldr	r3, [pc, #84]	; (8001418 <MENU_check_transition+0xc4>)
 80013c4:	885b      	ldrh	r3, [r3, #2]
 80013c6:	461c      	mov	r4, r3
						/ (BSP_LCD_GetXSize()/MENU_NUM_OF_MENU_ELEM)) + offset;
 80013c8:	f001 fa42 	bl	8002850 <BSP_LCD_GetXSize>
 80013cc:	4603      	mov	r3, r0
 80013ce:	4a16      	ldr	r2, [pc, #88]	; (8001428 <MENU_check_transition+0xd4>)
 80013d0:	fba2 2303 	umull	r2, r3, r2, r3
 80013d4:	085b      	lsrs	r3, r3, #1
 80013d6:	fbb4 f3f3 	udiv	r3, r4, r3
 80013da:	b2da      	uxtb	r2, r3
 80013dc:	68fb      	ldr	r3, [r7, #12]
 80013de:	b2db      	uxtb	r3, r3
 80013e0:	4413      	add	r3, r2
 80013e2:	b2da      	uxtb	r2, r3
				item_new = (TS_State.X	// Calculate new item
 80013e4:	4b0e      	ldr	r3, [pc, #56]	; (8001420 <MENU_check_transition+0xcc>)
 80013e6:	701a      	strb	r2, [r3, #0]
				if ((0 > item_new) || (MENU_ENTRY_COUNT <= item_new)) {
 80013e8:	4b0d      	ldr	r3, [pc, #52]	; (8001420 <MENU_check_transition+0xcc>)
 80013ea:	781b      	ldrb	r3, [r3, #0]
 80013ec:	2b11      	cmp	r3, #17
 80013ee:	d902      	bls.n	80013f6 <MENU_check_transition+0xa2>
					item_new = MENU_NONE;	// Out of bounds
 80013f0:	4b0b      	ldr	r3, [pc, #44]	; (8001420 <MENU_check_transition+0xcc>)
 80013f2:	2215      	movs	r2, #21
 80013f4:	701a      	strb	r2, [r3, #0]
				}
				if (item_new == item_old) {	// 2 times the same menu item
 80013f6:	4b0a      	ldr	r3, [pc, #40]	; (8001420 <MENU_check_transition+0xcc>)
 80013f8:	781a      	ldrb	r2, [r3, #0]
 80013fa:	4b0a      	ldr	r3, [pc, #40]	; (8001424 <MENU_check_transition+0xd0>)
 80013fc:	781b      	ldrb	r3, [r3, #0]
 80013fe:	429a      	cmp	r2, r3
 8001400:	d106      	bne.n	8001410 <MENU_check_transition+0xbc>
					item_new = MENU_NONE;
 8001402:	4b07      	ldr	r3, [pc, #28]	; (8001420 <MENU_check_transition+0xcc>)
 8001404:	2215      	movs	r2, #21
 8001406:	701a      	strb	r2, [r3, #0]
					MENU_transition = item_old;
 8001408:	4b06      	ldr	r3, [pc, #24]	; (8001424 <MENU_check_transition+0xd0>)
 800140a:	781a      	ldrb	r2, [r3, #0]
 800140c:	4b03      	ldr	r3, [pc, #12]	; (800141c <MENU_check_transition+0xc8>)
 800140e:	701a      	strb	r2, [r3, #0]
				}
			}
		}
	}
}
 8001410:	bf00      	nop
 8001412:	3714      	adds	r7, #20
 8001414:	46bd      	mov	sp, r7
 8001416:	bd90      	pop	{r4, r7, pc}
 8001418:	200005c8 	.word	0x200005c8
 800141c:	20000004 	.word	0x20000004
 8001420:	200002d8 	.word	0x200002d8
 8001424:	200002d9 	.word	0x200002d9
 8001428:	aaaaaaab 	.word	0xaaaaaaab

0800142c <EXTI15_10_IRQHandler>:
 *
 * The touchscreen interrupt is connected to PA15.
 * @n The interrupt handler for external line 15 to 10 is called.
 *****************************************************************************/
void EXTI15_10_IRQHandler(void)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	af00      	add	r7, sp, #0
	if (EXTI->PR & EXTI_PR_PR15) {		// Check if interrupt on touchscreen
 8001430:	4b0e      	ldr	r3, [pc, #56]	; (800146c <EXTI15_10_IRQHandler+0x40>)
 8001432:	695b      	ldr	r3, [r3, #20]
 8001434:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001438:	2b00      	cmp	r3, #0
 800143a:	d015      	beq.n	8001468 <EXTI15_10_IRQHandler+0x3c>
		EXTI->PR |= EXTI_PR_PR15;		// Clear pending interrupt on line 15
 800143c:	4b0b      	ldr	r3, [pc, #44]	; (800146c <EXTI15_10_IRQHandler+0x40>)
 800143e:	695b      	ldr	r3, [r3, #20]
 8001440:	4a0a      	ldr	r2, [pc, #40]	; (800146c <EXTI15_10_IRQHandler+0x40>)
 8001442:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001446:	6153      	str	r3, [r2, #20]
		if (BSP_TS_ITGetStatus()) {		// Get interrupt status
 8001448:	f002 f978 	bl	800373c <BSP_TS_ITGetStatus>
 800144c:	4603      	mov	r3, r0
 800144e:	2b00      	cmp	r3, #0
 8001450:	d004      	beq.n	800145c <EXTI15_10_IRQHandler+0x30>
			BSP_TS_ITClear();				// Clear touchscreen controller int.
 8001452:	f002 fa31 	bl	80038b8 <BSP_TS_ITClear>
			MENU_check_transition(MENU_NONE);
 8001456:	2015      	movs	r0, #21
 8001458:	f7ff ff7c 	bl	8001354 <MENU_check_transition>
		}
		EXTI->PR |= EXTI_PR_PR15;		// Clear pending interrupt on line 15
 800145c:	4b03      	ldr	r3, [pc, #12]	; (800146c <EXTI15_10_IRQHandler+0x40>)
 800145e:	695b      	ldr	r3, [r3, #20]
 8001460:	4a02      	ldr	r2, [pc, #8]	; (800146c <EXTI15_10_IRQHandler+0x40>)
 8001462:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001466:	6153      	str	r3, [r2, #20]
	}
}
 8001468:	bf00      	nop
 800146a:	bd80      	pop	{r7, pc}
 800146c:	40013c00 	.word	0x40013c00

08001470 <__NVIC_EnableIRQ>:
{
 8001470:	b480      	push	{r7}
 8001472:	b083      	sub	sp, #12
 8001474:	af00      	add	r7, sp, #0
 8001476:	4603      	mov	r3, r0
 8001478:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800147a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800147e:	2b00      	cmp	r3, #0
 8001480:	db0b      	blt.n	800149a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001482:	79fb      	ldrb	r3, [r7, #7]
 8001484:	f003 021f 	and.w	r2, r3, #31
 8001488:	4907      	ldr	r1, [pc, #28]	; (80014a8 <__NVIC_EnableIRQ+0x38>)
 800148a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800148e:	095b      	lsrs	r3, r3, #5
 8001490:	2001      	movs	r0, #1
 8001492:	fa00 f202 	lsl.w	r2, r0, r2
 8001496:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800149a:	bf00      	nop
 800149c:	370c      	adds	r7, #12
 800149e:	46bd      	mov	sp, r7
 80014a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a4:	4770      	bx	lr
 80014a6:	bf00      	nop
 80014a8:	e000e100 	.word	0xe000e100

080014ac <__NVIC_ClearPendingIRQ>:
{
 80014ac:	b480      	push	{r7}
 80014ae:	b083      	sub	sp, #12
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	4603      	mov	r3, r0
 80014b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	db0c      	blt.n	80014d8 <__NVIC_ClearPendingIRQ+0x2c>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80014be:	79fb      	ldrb	r3, [r7, #7]
 80014c0:	f003 021f 	and.w	r2, r3, #31
 80014c4:	4907      	ldr	r1, [pc, #28]	; (80014e4 <__NVIC_ClearPendingIRQ+0x38>)
 80014c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014ca:	095b      	lsrs	r3, r3, #5
 80014cc:	2001      	movs	r0, #1
 80014ce:	fa00 f202 	lsl.w	r2, r0, r2
 80014d2:	3360      	adds	r3, #96	; 0x60
 80014d4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80014d8:	bf00      	nop
 80014da:	370c      	adds	r7, #12
 80014dc:	46bd      	mov	sp, r7
 80014de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e2:	4770      	bx	lr
 80014e4:	e000e100 	.word	0xe000e100

080014e8 <PB_init>:
 * @brief Configure the GPIO for the USER pushbutton
 *
 * The USER pushbutton is connected to PA0.
 *****************************************************************************/
void PB_init(void)
{
 80014e8:	b480      	push	{r7}
 80014ea:	b083      	sub	sp, #12
 80014ec:	af00      	add	r7, sp, #0
	__HAL_RCC_GPIOA_CLK_ENABLE();		// Enable Clock for GPIO port A
 80014ee:	2300      	movs	r3, #0
 80014f0:	607b      	str	r3, [r7, #4]
 80014f2:	4b0b      	ldr	r3, [pc, #44]	; (8001520 <PB_init+0x38>)
 80014f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014f6:	4a0a      	ldr	r2, [pc, #40]	; (8001520 <PB_init+0x38>)
 80014f8:	f043 0301 	orr.w	r3, r3, #1
 80014fc:	6313      	str	r3, [r2, #48]	; 0x30
 80014fe:	4b08      	ldr	r3, [pc, #32]	; (8001520 <PB_init+0x38>)
 8001500:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001502:	f003 0301 	and.w	r3, r3, #1
 8001506:	607b      	str	r3, [r7, #4]
 8001508:	687b      	ldr	r3, [r7, #4]
	GPIOA->MODER |= (0u << GPIO_MODER_MODER0_Pos);	// Pin 0 of port A = input
 800150a:	4b06      	ldr	r3, [pc, #24]	; (8001524 <PB_init+0x3c>)
 800150c:	4a05      	ldr	r2, [pc, #20]	; (8001524 <PB_init+0x3c>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	6013      	str	r3, [r2, #0]
}
 8001512:	bf00      	nop
 8001514:	370c      	adds	r7, #12
 8001516:	46bd      	mov	sp, r7
 8001518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800151c:	4770      	bx	lr
 800151e:	bf00      	nop
 8001520:	40023800 	.word	0x40023800
 8001524:	40020000 	.word	0x40020000

08001528 <PB_enableIRQ>:
 * @brief Configure interrupt on rising edge for the USER pushbutton
 *
 * The USER pushbutton is connected to PA0.
 *****************************************************************************/
void PB_enableIRQ(void)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b082      	sub	sp, #8
 800152c:	af00      	add	r7, sp, #0
	__HAL_RCC_SYSCFG_CLK_ENABLE();		// Enable Clock for system config
 800152e:	2300      	movs	r3, #0
 8001530:	607b      	str	r3, [r7, #4]
 8001532:	4b13      	ldr	r3, [pc, #76]	; (8001580 <PB_enableIRQ+0x58>)
 8001534:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001536:	4a12      	ldr	r2, [pc, #72]	; (8001580 <PB_enableIRQ+0x58>)
 8001538:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800153c:	6453      	str	r3, [r2, #68]	; 0x44
 800153e:	4b10      	ldr	r3, [pc, #64]	; (8001580 <PB_enableIRQ+0x58>)
 8001540:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001542:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001546:	607b      	str	r3, [r7, #4]
 8001548:	687b      	ldr	r3, [r7, #4]
	SYSCFG->EXTICR[0] |= SYSCFG_EXTICR1_EXTI0_PA;	// EXTI multiplexer
 800154a:	4b0e      	ldr	r3, [pc, #56]	; (8001584 <PB_enableIRQ+0x5c>)
 800154c:	4a0d      	ldr	r2, [pc, #52]	; (8001584 <PB_enableIRQ+0x5c>)
 800154e:	689b      	ldr	r3, [r3, #8]
 8001550:	6093      	str	r3, [r2, #8]
	EXTI->RTSR |= EXTI_RTSR_TR0;		// Rising Trigger Select on int. line 0
 8001552:	4b0d      	ldr	r3, [pc, #52]	; (8001588 <PB_enableIRQ+0x60>)
 8001554:	689b      	ldr	r3, [r3, #8]
 8001556:	4a0c      	ldr	r2, [pc, #48]	; (8001588 <PB_enableIRQ+0x60>)
 8001558:	f043 0301 	orr.w	r3, r3, #1
 800155c:	6093      	str	r3, [r2, #8]
	EXTI->IMR |= EXTI_IMR_MR0;			// Interrupt Mask enable on int. line 0
 800155e:	4b0a      	ldr	r3, [pc, #40]	; (8001588 <PB_enableIRQ+0x60>)
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	4a09      	ldr	r2, [pc, #36]	; (8001588 <PB_enableIRQ+0x60>)
 8001564:	f043 0301 	orr.w	r3, r3, #1
 8001568:	6013      	str	r3, [r2, #0]
	NVIC_ClearPendingIRQ(EXTI0_IRQn);	// Clear pending interrupt on line 0
 800156a:	2006      	movs	r0, #6
 800156c:	f7ff ff9e 	bl	80014ac <__NVIC_ClearPendingIRQ>
	NVIC_EnableIRQ(EXTI0_IRQn);			// Enable interrupt line 0 in the NVIC
 8001570:	2006      	movs	r0, #6
 8001572:	f7ff ff7d 	bl	8001470 <__NVIC_EnableIRQ>
}
 8001576:	bf00      	nop
 8001578:	3708      	adds	r7, #8
 800157a:	46bd      	mov	sp, r7
 800157c:	bd80      	pop	{r7, pc}
 800157e:	bf00      	nop
 8001580:	40023800 	.word	0x40023800
 8001584:	40013800 	.word	0x40013800
 8001588:	40013c00 	.word	0x40013c00

0800158c <PB_pressed>:
 * @brief Was the pushbutton pressed?
 *
 * @return true if pushbutton was pressed
 *****************************************************************************/
bool PB_pressed(void)
{
 800158c:	b480      	push	{r7}
 800158e:	b083      	sub	sp, #12
 8001590:	af00      	add	r7, sp, #0
	bool pressed = PB_pressed_flag;		// Read/store value of flag
 8001592:	4b06      	ldr	r3, [pc, #24]	; (80015ac <PB_pressed+0x20>)
 8001594:	781b      	ldrb	r3, [r3, #0]
 8001596:	71fb      	strb	r3, [r7, #7]
	PB_pressed_flag = false;			// Reset flag
 8001598:	4b04      	ldr	r3, [pc, #16]	; (80015ac <PB_pressed+0x20>)
 800159a:	2200      	movs	r2, #0
 800159c:	701a      	strb	r2, [r3, #0]
	return pressed;
 800159e:	79fb      	ldrb	r3, [r7, #7]
}
 80015a0:	4618      	mov	r0, r3
 80015a2:	370c      	adds	r7, #12
 80015a4:	46bd      	mov	sp, r7
 80015a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015aa:	4770      	bx	lr
 80015ac:	200005d0 	.word	0x200005d0

080015b0 <EXTI0_IRQHandler>:
 *
 * The interrupt handler for external line 0 is called.
 * @n The USER pushbutton is connected to PA0.
 *****************************************************************************/
void EXTI0_IRQHandler(void)
{
 80015b0:	b480      	push	{r7}
 80015b2:	af00      	add	r7, sp, #0
	if (EXTI->PR & EXTI_PR_PR0) {		// Check if interrupt on line 0
 80015b4:	4b09      	ldr	r3, [pc, #36]	; (80015dc <EXTI0_IRQHandler+0x2c>)
 80015b6:	695b      	ldr	r3, [r3, #20]
 80015b8:	f003 0301 	and.w	r3, r3, #1
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d008      	beq.n	80015d2 <EXTI0_IRQHandler+0x22>
		EXTI->PR |= EXTI_PR_PR0;		// Clear pending interrupt on line 0
 80015c0:	4b06      	ldr	r3, [pc, #24]	; (80015dc <EXTI0_IRQHandler+0x2c>)
 80015c2:	695b      	ldr	r3, [r3, #20]
 80015c4:	4a05      	ldr	r2, [pc, #20]	; (80015dc <EXTI0_IRQHandler+0x2c>)
 80015c6:	f043 0301 	orr.w	r3, r3, #1
 80015ca:	6153      	str	r3, [r2, #20]
		PB_pressed_flag = true;			// Set flag
 80015cc:	4b04      	ldr	r3, [pc, #16]	; (80015e0 <EXTI0_IRQHandler+0x30>)
 80015ce:	2201      	movs	r2, #1
 80015d0:	701a      	strb	r2, [r3, #0]
	}
}
 80015d2:	bf00      	nop
 80015d4:	46bd      	mov	sp, r7
 80015d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015da:	4770      	bx	lr
 80015dc:	40013c00 	.word	0x40013c00
 80015e0:	200005d0 	.word	0x200005d0

080015e4 <NMI_Handler>:
 * @brief  This function handles NMI exception.
 * @param  None
 * @retval None
 */
void NMI_Handler(void)
{
 80015e4:	b480      	push	{r7}
 80015e6:	af00      	add	r7, sp, #0
}
 80015e8:	bf00      	nop
 80015ea:	46bd      	mov	sp, r7
 80015ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f0:	4770      	bx	lr

080015f2 <HardFault_Handler>:
 * @brief  This function handles Hard Fault exception.
 * @param  None
 * @retval None
 */
void HardFault_Handler(void)
{
 80015f2:	b480      	push	{r7}
 80015f4:	af00      	add	r7, sp, #0
	/* Go to infinite loop when Hard Fault exception occurs */
	while (1)
 80015f6:	e7fe      	b.n	80015f6 <HardFault_Handler+0x4>

080015f8 <MemManage_Handler>:
 * @brief  This function handles Memory Manage exception.
 * @param  None
 * @retval None
 */
void MemManage_Handler(void)
{
 80015f8:	b480      	push	{r7}
 80015fa:	af00      	add	r7, sp, #0
	/* Go to infinite loop when Memory Manage exception occurs */
	while (1)
 80015fc:	e7fe      	b.n	80015fc <MemManage_Handler+0x4>

080015fe <BusFault_Handler>:
 * @brief  This function handles Bus Fault exception.
 * @param  None
 * @retval None
 */
void BusFault_Handler(void)
{
 80015fe:	b480      	push	{r7}
 8001600:	af00      	add	r7, sp, #0
	/* Go to infinite loop when Bus Fault exception occurs */
	while (1)
 8001602:	e7fe      	b.n	8001602 <BusFault_Handler+0x4>

08001604 <UsageFault_Handler>:
 * @brief  This function handles Usage Fault exception.
 * @param  None
 * @retval None
 */
void UsageFault_Handler(void)
{
 8001604:	b480      	push	{r7}
 8001606:	af00      	add	r7, sp, #0
	/* Go to infinite loop when Usage Fault exception occurs */
	while (1)
 8001608:	e7fe      	b.n	8001608 <UsageFault_Handler+0x4>

0800160a <SVC_Handler>:
 * @brief  This function handles SVCall exception.
 * @param  None
 * @retval None
 */
void SVC_Handler(void)
{
 800160a:	b480      	push	{r7}
 800160c:	af00      	add	r7, sp, #0
}
 800160e:	bf00      	nop
 8001610:	46bd      	mov	sp, r7
 8001612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001616:	4770      	bx	lr

08001618 <DebugMon_Handler>:
 * @brief  This function handles Debug Monitor exception.
 * @param  None
 * @retval None
 */
void DebugMon_Handler(void)
{
 8001618:	b480      	push	{r7}
 800161a:	af00      	add	r7, sp, #0
}
 800161c:	bf00      	nop
 800161e:	46bd      	mov	sp, r7
 8001620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001624:	4770      	bx	lr

08001626 <PendSV_Handler>:
 * @brief  This function handles PendSVC exception.
 * @param  None
 * @retval None
 */
void PendSV_Handler(void)
{
 8001626:	b480      	push	{r7}
 8001628:	af00      	add	r7, sp, #0
}
 800162a:	bf00      	nop
 800162c:	46bd      	mov	sp, r7
 800162e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001632:	4770      	bx	lr

08001634 <SysTick_Handler>:
 * @brief  This function handles SysTick Handler.
 * @param  None
 * @retval None
 */
void SysTick_Handler(void)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	af00      	add	r7, sp, #0
	HAL_IncTick();
 8001638:	f002 f9a4 	bl	8003984 <HAL_IncTick>
}
 800163c:	bf00      	nop
 800163e:	bd80      	pop	{r7, pc}

08001640 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001640:	b480      	push	{r7}
 8001642:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001644:	4b16      	ldr	r3, [pc, #88]	; (80016a0 <SystemInit+0x60>)
 8001646:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800164a:	4a15      	ldr	r2, [pc, #84]	; (80016a0 <SystemInit+0x60>)
 800164c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001650:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8001654:	4b13      	ldr	r3, [pc, #76]	; (80016a4 <SystemInit+0x64>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	4a12      	ldr	r2, [pc, #72]	; (80016a4 <SystemInit+0x64>)
 800165a:	f043 0301 	orr.w	r3, r3, #1
 800165e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001660:	4b10      	ldr	r3, [pc, #64]	; (80016a4 <SystemInit+0x64>)
 8001662:	2200      	movs	r2, #0
 8001664:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8001666:	4b0f      	ldr	r3, [pc, #60]	; (80016a4 <SystemInit+0x64>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	4a0e      	ldr	r2, [pc, #56]	; (80016a4 <SystemInit+0x64>)
 800166c:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001670:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001674:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8001676:	4b0b      	ldr	r3, [pc, #44]	; (80016a4 <SystemInit+0x64>)
 8001678:	4a0b      	ldr	r2, [pc, #44]	; (80016a8 <SystemInit+0x68>)
 800167a:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800167c:	4b09      	ldr	r3, [pc, #36]	; (80016a4 <SystemInit+0x64>)
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	4a08      	ldr	r2, [pc, #32]	; (80016a4 <SystemInit+0x64>)
 8001682:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001686:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001688:	4b06      	ldr	r3, [pc, #24]	; (80016a4 <SystemInit+0x64>)
 800168a:	2200      	movs	r2, #0
 800168c:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800168e:	4b04      	ldr	r3, [pc, #16]	; (80016a0 <SystemInit+0x60>)
 8001690:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001694:	609a      	str	r2, [r3, #8]
#endif
}
 8001696:	bf00      	nop
 8001698:	46bd      	mov	sp, r7
 800169a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169e:	4770      	bx	lr
 80016a0:	e000ed00 	.word	0xe000ed00
 80016a4:	40023800 	.word	0x40023800
 80016a8:	24003010 	.word	0x24003010

080016ac <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80016ac:	f8df d034 	ldr.w	sp, [pc, #52]	; 80016e4 <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80016b0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80016b2:	e003      	b.n	80016bc <LoopCopyDataInit>

080016b4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80016b4:	4b0c      	ldr	r3, [pc, #48]	; (80016e8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80016b6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80016b8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80016ba:	3104      	adds	r1, #4

080016bc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80016bc:	480b      	ldr	r0, [pc, #44]	; (80016ec <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80016be:	4b0c      	ldr	r3, [pc, #48]	; (80016f0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80016c0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80016c2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80016c4:	d3f6      	bcc.n	80016b4 <CopyDataInit>
  ldr  r2, =_sbss
 80016c6:	4a0b      	ldr	r2, [pc, #44]	; (80016f4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80016c8:	e002      	b.n	80016d0 <LoopFillZerobss>

080016ca <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80016ca:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80016cc:	f842 3b04 	str.w	r3, [r2], #4

080016d0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80016d0:	4b09      	ldr	r3, [pc, #36]	; (80016f8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80016d2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80016d4:	d3f9      	bcc.n	80016ca <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80016d6:	f7ff ffb3 	bl	8001640 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80016da:	f006 fac7 	bl	8007c6c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80016de:	f7fe ff9b 	bl	8000618 <main>
  bx  lr    
 80016e2:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 80016e4:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 80016e8:	0800a6d4 	.word	0x0800a6d4
  ldr  r0, =_sdata
 80016ec:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80016f0:	200003bc 	.word	0x200003bc
  ldr  r2, =_sbss
 80016f4:	200003bc 	.word	0x200003bc
  ldr  r3, = _ebss
 80016f8:	200009e4 	.word	0x200009e4

080016fc <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80016fc:	e7fe      	b.n	80016fc <CAN1_RX0_IRQHandler>

080016fe <ili9341_Init>:
  * @brief  Power on the LCD.
  * @param  None
  * @retval None
  */
void ili9341_Init(void)
{
 80016fe:	b580      	push	{r7, lr}
 8001700:	af00      	add	r7, sp, #0
  /* Initialize ILI9341 low level bus layer ----------------------------------*/
  LCD_IO_Init();
 8001702:	f000 feed 	bl	80024e0 <LCD_IO_Init>
  
  /* Configure LCD */
  ili9341_WriteReg(0xCA);
 8001706:	20ca      	movs	r0, #202	; 0xca
 8001708:	f000 f95d 	bl	80019c6 <ili9341_WriteReg>
  ili9341_WriteData(0xC3);
 800170c:	20c3      	movs	r0, #195	; 0xc3
 800170e:	f000 f967 	bl	80019e0 <ili9341_WriteData>
  ili9341_WriteData(0x08);
 8001712:	2008      	movs	r0, #8
 8001714:	f000 f964 	bl	80019e0 <ili9341_WriteData>
  ili9341_WriteData(0x50);
 8001718:	2050      	movs	r0, #80	; 0x50
 800171a:	f000 f961 	bl	80019e0 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWERB);
 800171e:	20cf      	movs	r0, #207	; 0xcf
 8001720:	f000 f951 	bl	80019c6 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001724:	2000      	movs	r0, #0
 8001726:	f000 f95b 	bl	80019e0 <ili9341_WriteData>
  ili9341_WriteData(0xC1);
 800172a:	20c1      	movs	r0, #193	; 0xc1
 800172c:	f000 f958 	bl	80019e0 <ili9341_WriteData>
  ili9341_WriteData(0x30);
 8001730:	2030      	movs	r0, #48	; 0x30
 8001732:	f000 f955 	bl	80019e0 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER_SEQ);
 8001736:	20ed      	movs	r0, #237	; 0xed
 8001738:	f000 f945 	bl	80019c6 <ili9341_WriteReg>
  ili9341_WriteData(0x64);
 800173c:	2064      	movs	r0, #100	; 0x64
 800173e:	f000 f94f 	bl	80019e0 <ili9341_WriteData>
  ili9341_WriteData(0x03);
 8001742:	2003      	movs	r0, #3
 8001744:	f000 f94c 	bl	80019e0 <ili9341_WriteData>
  ili9341_WriteData(0x12);
 8001748:	2012      	movs	r0, #18
 800174a:	f000 f949 	bl	80019e0 <ili9341_WriteData>
  ili9341_WriteData(0x81);
 800174e:	2081      	movs	r0, #129	; 0x81
 8001750:	f000 f946 	bl	80019e0 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DTCA);
 8001754:	20e8      	movs	r0, #232	; 0xe8
 8001756:	f000 f936 	bl	80019c6 <ili9341_WriteReg>
  ili9341_WriteData(0x85);
 800175a:	2085      	movs	r0, #133	; 0x85
 800175c:	f000 f940 	bl	80019e0 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001760:	2000      	movs	r0, #0
 8001762:	f000 f93d 	bl	80019e0 <ili9341_WriteData>
  ili9341_WriteData(0x78);
 8001766:	2078      	movs	r0, #120	; 0x78
 8001768:	f000 f93a 	bl	80019e0 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWERA);
 800176c:	20cb      	movs	r0, #203	; 0xcb
 800176e:	f000 f92a 	bl	80019c6 <ili9341_WriteReg>
  ili9341_WriteData(0x39);
 8001772:	2039      	movs	r0, #57	; 0x39
 8001774:	f000 f934 	bl	80019e0 <ili9341_WriteData>
  ili9341_WriteData(0x2C);
 8001778:	202c      	movs	r0, #44	; 0x2c
 800177a:	f000 f931 	bl	80019e0 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 800177e:	2000      	movs	r0, #0
 8001780:	f000 f92e 	bl	80019e0 <ili9341_WriteData>
  ili9341_WriteData(0x34);
 8001784:	2034      	movs	r0, #52	; 0x34
 8001786:	f000 f92b 	bl	80019e0 <ili9341_WriteData>
  ili9341_WriteData(0x02);
 800178a:	2002      	movs	r0, #2
 800178c:	f000 f928 	bl	80019e0 <ili9341_WriteData>
  ili9341_WriteReg(LCD_PRC);
 8001790:	20f7      	movs	r0, #247	; 0xf7
 8001792:	f000 f918 	bl	80019c6 <ili9341_WriteReg>
  ili9341_WriteData(0x20);
 8001796:	2020      	movs	r0, #32
 8001798:	f000 f922 	bl	80019e0 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DTCB);
 800179c:	20ea      	movs	r0, #234	; 0xea
 800179e:	f000 f912 	bl	80019c6 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 80017a2:	2000      	movs	r0, #0
 80017a4:	f000 f91c 	bl	80019e0 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 80017a8:	2000      	movs	r0, #0
 80017aa:	f000 f919 	bl	80019e0 <ili9341_WriteData>
  ili9341_WriteReg(LCD_FRMCTR1);
 80017ae:	20b1      	movs	r0, #177	; 0xb1
 80017b0:	f000 f909 	bl	80019c6 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 80017b4:	2000      	movs	r0, #0
 80017b6:	f000 f913 	bl	80019e0 <ili9341_WriteData>
  ili9341_WriteData(0x1B);
 80017ba:	201b      	movs	r0, #27
 80017bc:	f000 f910 	bl	80019e0 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DFC);
 80017c0:	20b6      	movs	r0, #182	; 0xb6
 80017c2:	f000 f900 	bl	80019c6 <ili9341_WriteReg>
  ili9341_WriteData(0x0A);
 80017c6:	200a      	movs	r0, #10
 80017c8:	f000 f90a 	bl	80019e0 <ili9341_WriteData>
  ili9341_WriteData(0xA2);
 80017cc:	20a2      	movs	r0, #162	; 0xa2
 80017ce:	f000 f907 	bl	80019e0 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER1);
 80017d2:	20c0      	movs	r0, #192	; 0xc0
 80017d4:	f000 f8f7 	bl	80019c6 <ili9341_WriteReg>
  ili9341_WriteData(0x10);
 80017d8:	2010      	movs	r0, #16
 80017da:	f000 f901 	bl	80019e0 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER2);
 80017de:	20c1      	movs	r0, #193	; 0xc1
 80017e0:	f000 f8f1 	bl	80019c6 <ili9341_WriteReg>
  ili9341_WriteData(0x10);
 80017e4:	2010      	movs	r0, #16
 80017e6:	f000 f8fb 	bl	80019e0 <ili9341_WriteData>
  ili9341_WriteReg(LCD_VCOM1);
 80017ea:	20c5      	movs	r0, #197	; 0xc5
 80017ec:	f000 f8eb 	bl	80019c6 <ili9341_WriteReg>
  ili9341_WriteData(0x45);
 80017f0:	2045      	movs	r0, #69	; 0x45
 80017f2:	f000 f8f5 	bl	80019e0 <ili9341_WriteData>
  ili9341_WriteData(0x15);
 80017f6:	2015      	movs	r0, #21
 80017f8:	f000 f8f2 	bl	80019e0 <ili9341_WriteData>
  ili9341_WriteReg(LCD_VCOM2);
 80017fc:	20c7      	movs	r0, #199	; 0xc7
 80017fe:	f000 f8e2 	bl	80019c6 <ili9341_WriteReg>
  ili9341_WriteData(0x90);
 8001802:	2090      	movs	r0, #144	; 0x90
 8001804:	f000 f8ec 	bl	80019e0 <ili9341_WriteData>
  ili9341_WriteReg(LCD_MAC);
 8001808:	2036      	movs	r0, #54	; 0x36
 800180a:	f000 f8dc 	bl	80019c6 <ili9341_WriteReg>
  ili9341_WriteData(0xC8);
 800180e:	20c8      	movs	r0, #200	; 0xc8
 8001810:	f000 f8e6 	bl	80019e0 <ili9341_WriteData>
  ili9341_WriteReg(LCD_3GAMMA_EN);
 8001814:	20f2      	movs	r0, #242	; 0xf2
 8001816:	f000 f8d6 	bl	80019c6 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 800181a:	2000      	movs	r0, #0
 800181c:	f000 f8e0 	bl	80019e0 <ili9341_WriteData>
  ili9341_WriteReg(LCD_RGB_INTERFACE);
 8001820:	20b0      	movs	r0, #176	; 0xb0
 8001822:	f000 f8d0 	bl	80019c6 <ili9341_WriteReg>
  ili9341_WriteData(0xC2);
 8001826:	20c2      	movs	r0, #194	; 0xc2
 8001828:	f000 f8da 	bl	80019e0 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DFC);
 800182c:	20b6      	movs	r0, #182	; 0xb6
 800182e:	f000 f8ca 	bl	80019c6 <ili9341_WriteReg>
  ili9341_WriteData(0x0A);
 8001832:	200a      	movs	r0, #10
 8001834:	f000 f8d4 	bl	80019e0 <ili9341_WriteData>
  ili9341_WriteData(0xA7);
 8001838:	20a7      	movs	r0, #167	; 0xa7
 800183a:	f000 f8d1 	bl	80019e0 <ili9341_WriteData>
  ili9341_WriteData(0x27);
 800183e:	2027      	movs	r0, #39	; 0x27
 8001840:	f000 f8ce 	bl	80019e0 <ili9341_WriteData>
  ili9341_WriteData(0x04);
 8001844:	2004      	movs	r0, #4
 8001846:	f000 f8cb 	bl	80019e0 <ili9341_WriteData>
  
  /* Colomn address set */
  ili9341_WriteReg(LCD_COLUMN_ADDR);
 800184a:	202a      	movs	r0, #42	; 0x2a
 800184c:	f000 f8bb 	bl	80019c6 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001850:	2000      	movs	r0, #0
 8001852:	f000 f8c5 	bl	80019e0 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001856:	2000      	movs	r0, #0
 8001858:	f000 f8c2 	bl	80019e0 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 800185c:	2000      	movs	r0, #0
 800185e:	f000 f8bf 	bl	80019e0 <ili9341_WriteData>
  ili9341_WriteData(0xEF);
 8001862:	20ef      	movs	r0, #239	; 0xef
 8001864:	f000 f8bc 	bl	80019e0 <ili9341_WriteData>
  /* Page address set */
  ili9341_WriteReg(LCD_PAGE_ADDR);
 8001868:	202b      	movs	r0, #43	; 0x2b
 800186a:	f000 f8ac 	bl	80019c6 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 800186e:	2000      	movs	r0, #0
 8001870:	f000 f8b6 	bl	80019e0 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001874:	2000      	movs	r0, #0
 8001876:	f000 f8b3 	bl	80019e0 <ili9341_WriteData>
  ili9341_WriteData(0x01);
 800187a:	2001      	movs	r0, #1
 800187c:	f000 f8b0 	bl	80019e0 <ili9341_WriteData>
  ili9341_WriteData(0x3F);
 8001880:	203f      	movs	r0, #63	; 0x3f
 8001882:	f000 f8ad 	bl	80019e0 <ili9341_WriteData>
  ili9341_WriteReg(LCD_INTERFACE);
 8001886:	20f6      	movs	r0, #246	; 0xf6
 8001888:	f000 f89d 	bl	80019c6 <ili9341_WriteReg>
  ili9341_WriteData(0x01);
 800188c:	2001      	movs	r0, #1
 800188e:	f000 f8a7 	bl	80019e0 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001892:	2000      	movs	r0, #0
 8001894:	f000 f8a4 	bl	80019e0 <ili9341_WriteData>
  ili9341_WriteData(0x06);
 8001898:	2006      	movs	r0, #6
 800189a:	f000 f8a1 	bl	80019e0 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_GRAM);
 800189e:	202c      	movs	r0, #44	; 0x2c
 80018a0:	f000 f891 	bl	80019c6 <ili9341_WriteReg>
  LCD_Delay(200);
 80018a4:	20c8      	movs	r0, #200	; 0xc8
 80018a6:	f000 ff09 	bl	80026bc <LCD_Delay>
  
  ili9341_WriteReg(LCD_GAMMA);
 80018aa:	2026      	movs	r0, #38	; 0x26
 80018ac:	f000 f88b 	bl	80019c6 <ili9341_WriteReg>
  ili9341_WriteData(0x01);
 80018b0:	2001      	movs	r0, #1
 80018b2:	f000 f895 	bl	80019e0 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_PGAMMA);
 80018b6:	20e0      	movs	r0, #224	; 0xe0
 80018b8:	f000 f885 	bl	80019c6 <ili9341_WriteReg>
  ili9341_WriteData(0x0F);
 80018bc:	200f      	movs	r0, #15
 80018be:	f000 f88f 	bl	80019e0 <ili9341_WriteData>
  ili9341_WriteData(0x29);
 80018c2:	2029      	movs	r0, #41	; 0x29
 80018c4:	f000 f88c 	bl	80019e0 <ili9341_WriteData>
  ili9341_WriteData(0x24);
 80018c8:	2024      	movs	r0, #36	; 0x24
 80018ca:	f000 f889 	bl	80019e0 <ili9341_WriteData>
  ili9341_WriteData(0x0C);
 80018ce:	200c      	movs	r0, #12
 80018d0:	f000 f886 	bl	80019e0 <ili9341_WriteData>
  ili9341_WriteData(0x0E);
 80018d4:	200e      	movs	r0, #14
 80018d6:	f000 f883 	bl	80019e0 <ili9341_WriteData>
  ili9341_WriteData(0x09);
 80018da:	2009      	movs	r0, #9
 80018dc:	f000 f880 	bl	80019e0 <ili9341_WriteData>
  ili9341_WriteData(0x4E);
 80018e0:	204e      	movs	r0, #78	; 0x4e
 80018e2:	f000 f87d 	bl	80019e0 <ili9341_WriteData>
  ili9341_WriteData(0x78);
 80018e6:	2078      	movs	r0, #120	; 0x78
 80018e8:	f000 f87a 	bl	80019e0 <ili9341_WriteData>
  ili9341_WriteData(0x3C);
 80018ec:	203c      	movs	r0, #60	; 0x3c
 80018ee:	f000 f877 	bl	80019e0 <ili9341_WriteData>
  ili9341_WriteData(0x09);
 80018f2:	2009      	movs	r0, #9
 80018f4:	f000 f874 	bl	80019e0 <ili9341_WriteData>
  ili9341_WriteData(0x13);
 80018f8:	2013      	movs	r0, #19
 80018fa:	f000 f871 	bl	80019e0 <ili9341_WriteData>
  ili9341_WriteData(0x05);
 80018fe:	2005      	movs	r0, #5
 8001900:	f000 f86e 	bl	80019e0 <ili9341_WriteData>
  ili9341_WriteData(0x17);
 8001904:	2017      	movs	r0, #23
 8001906:	f000 f86b 	bl	80019e0 <ili9341_WriteData>
  ili9341_WriteData(0x11);
 800190a:	2011      	movs	r0, #17
 800190c:	f000 f868 	bl	80019e0 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001910:	2000      	movs	r0, #0
 8001912:	f000 f865 	bl	80019e0 <ili9341_WriteData>
  ili9341_WriteReg(LCD_NGAMMA);
 8001916:	20e1      	movs	r0, #225	; 0xe1
 8001918:	f000 f855 	bl	80019c6 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 800191c:	2000      	movs	r0, #0
 800191e:	f000 f85f 	bl	80019e0 <ili9341_WriteData>
  ili9341_WriteData(0x16);
 8001922:	2016      	movs	r0, #22
 8001924:	f000 f85c 	bl	80019e0 <ili9341_WriteData>
  ili9341_WriteData(0x1B);
 8001928:	201b      	movs	r0, #27
 800192a:	f000 f859 	bl	80019e0 <ili9341_WriteData>
  ili9341_WriteData(0x04);
 800192e:	2004      	movs	r0, #4
 8001930:	f000 f856 	bl	80019e0 <ili9341_WriteData>
  ili9341_WriteData(0x11);
 8001934:	2011      	movs	r0, #17
 8001936:	f000 f853 	bl	80019e0 <ili9341_WriteData>
  ili9341_WriteData(0x07);
 800193a:	2007      	movs	r0, #7
 800193c:	f000 f850 	bl	80019e0 <ili9341_WriteData>
  ili9341_WriteData(0x31);
 8001940:	2031      	movs	r0, #49	; 0x31
 8001942:	f000 f84d 	bl	80019e0 <ili9341_WriteData>
  ili9341_WriteData(0x33);
 8001946:	2033      	movs	r0, #51	; 0x33
 8001948:	f000 f84a 	bl	80019e0 <ili9341_WriteData>
  ili9341_WriteData(0x42);
 800194c:	2042      	movs	r0, #66	; 0x42
 800194e:	f000 f847 	bl	80019e0 <ili9341_WriteData>
  ili9341_WriteData(0x05);
 8001952:	2005      	movs	r0, #5
 8001954:	f000 f844 	bl	80019e0 <ili9341_WriteData>
  ili9341_WriteData(0x0C);
 8001958:	200c      	movs	r0, #12
 800195a:	f000 f841 	bl	80019e0 <ili9341_WriteData>
  ili9341_WriteData(0x0A);
 800195e:	200a      	movs	r0, #10
 8001960:	f000 f83e 	bl	80019e0 <ili9341_WriteData>
  ili9341_WriteData(0x28);
 8001964:	2028      	movs	r0, #40	; 0x28
 8001966:	f000 f83b 	bl	80019e0 <ili9341_WriteData>
  ili9341_WriteData(0x2F);
 800196a:	202f      	movs	r0, #47	; 0x2f
 800196c:	f000 f838 	bl	80019e0 <ili9341_WriteData>
  ili9341_WriteData(0x0F);
 8001970:	200f      	movs	r0, #15
 8001972:	f000 f835 	bl	80019e0 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_SLEEP_OUT);
 8001976:	2011      	movs	r0, #17
 8001978:	f000 f825 	bl	80019c6 <ili9341_WriteReg>
  LCD_Delay(200);
 800197c:	20c8      	movs	r0, #200	; 0xc8
 800197e:	f000 fe9d 	bl	80026bc <LCD_Delay>
  ili9341_WriteReg(LCD_DISPLAY_ON);
 8001982:	2029      	movs	r0, #41	; 0x29
 8001984:	f000 f81f 	bl	80019c6 <ili9341_WriteReg>
  /* GRAM start writing */
  ili9341_WriteReg(LCD_GRAM);
 8001988:	202c      	movs	r0, #44	; 0x2c
 800198a:	f000 f81c 	bl	80019c6 <ili9341_WriteReg>
}
 800198e:	bf00      	nop
 8001990:	bd80      	pop	{r7, pc}

08001992 <ili9341_ReadID>:
  * @brief  Disables the Display.
  * @param  None
  * @retval LCD Register Value.
  */
uint16_t ili9341_ReadID(void)
{
 8001992:	b580      	push	{r7, lr}
 8001994:	af00      	add	r7, sp, #0
  LCD_IO_Init();
 8001996:	f000 fda3 	bl	80024e0 <LCD_IO_Init>
  return ((uint16_t)ili9341_ReadData(LCD_READ_ID4, LCD_READ_ID4_SIZE));
 800199a:	2103      	movs	r1, #3
 800199c:	20d3      	movs	r0, #211	; 0xd3
 800199e:	f000 f82c 	bl	80019fa <ili9341_ReadData>
 80019a2:	4603      	mov	r3, r0
 80019a4:	b29b      	uxth	r3, r3
}
 80019a6:	4618      	mov	r0, r3
 80019a8:	bd80      	pop	{r7, pc}

080019aa <ili9341_DisplayOn>:
  * @brief  Enables the Display.
  * @param  None
  * @retval None
  */
void ili9341_DisplayOn(void)
{
 80019aa:	b580      	push	{r7, lr}
 80019ac:	af00      	add	r7, sp, #0
  /* Display On */
  ili9341_WriteReg(LCD_DISPLAY_ON);
 80019ae:	2029      	movs	r0, #41	; 0x29
 80019b0:	f000 f809 	bl	80019c6 <ili9341_WriteReg>
}
 80019b4:	bf00      	nop
 80019b6:	bd80      	pop	{r7, pc}

080019b8 <ili9341_DisplayOff>:
  * @brief  Disables the Display.
  * @param  None
  * @retval None
  */
void ili9341_DisplayOff(void)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	af00      	add	r7, sp, #0
  /* Display Off */
  ili9341_WriteReg(LCD_DISPLAY_OFF);
 80019bc:	2028      	movs	r0, #40	; 0x28
 80019be:	f000 f802 	bl	80019c6 <ili9341_WriteReg>
}
 80019c2:	bf00      	nop
 80019c4:	bd80      	pop	{r7, pc}

080019c6 <ili9341_WriteReg>:
  * @brief  Writes  to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteReg(uint8_t LCD_Reg)
{
 80019c6:	b580      	push	{r7, lr}
 80019c8:	b082      	sub	sp, #8
 80019ca:	af00      	add	r7, sp, #0
 80019cc:	4603      	mov	r3, r0
 80019ce:	71fb      	strb	r3, [r7, #7]
  LCD_IO_WriteReg(LCD_Reg);
 80019d0:	79fb      	ldrb	r3, [r7, #7]
 80019d2:	4618      	mov	r0, r3
 80019d4:	f000 fe1e 	bl	8002614 <LCD_IO_WriteReg>
}
 80019d8:	bf00      	nop
 80019da:	3708      	adds	r7, #8
 80019dc:	46bd      	mov	sp, r7
 80019de:	bd80      	pop	{r7, pc}

080019e0 <ili9341_WriteData>:
  * @brief  Writes data to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteData(uint16_t RegValue)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b082      	sub	sp, #8
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	4603      	mov	r3, r0
 80019e8:	80fb      	strh	r3, [r7, #6]
  LCD_IO_WriteData(RegValue);
 80019ea:	88fb      	ldrh	r3, [r7, #6]
 80019ec:	4618      	mov	r0, r3
 80019ee:	f000 fdef 	bl	80025d0 <LCD_IO_WriteData>
}
 80019f2:	bf00      	nop
 80019f4:	3708      	adds	r7, #8
 80019f6:	46bd      	mov	sp, r7
 80019f8:	bd80      	pop	{r7, pc}

080019fa <ili9341_ReadData>:
  * @param  RegValue: Address of the register to read
  * @param  ReadSize: Number of bytes to read
  * @retval LCD Register Value.
  */
uint32_t ili9341_ReadData(uint16_t RegValue, uint8_t ReadSize)
{
 80019fa:	b580      	push	{r7, lr}
 80019fc:	b082      	sub	sp, #8
 80019fe:	af00      	add	r7, sp, #0
 8001a00:	4603      	mov	r3, r0
 8001a02:	460a      	mov	r2, r1
 8001a04:	80fb      	strh	r3, [r7, #6]
 8001a06:	4613      	mov	r3, r2
 8001a08:	717b      	strb	r3, [r7, #5]
  /* Read a max of 4 bytes */
  return (LCD_IO_ReadData(RegValue, ReadSize));
 8001a0a:	797a      	ldrb	r2, [r7, #5]
 8001a0c:	88fb      	ldrh	r3, [r7, #6]
 8001a0e:	4611      	mov	r1, r2
 8001a10:	4618      	mov	r0, r3
 8001a12:	f000 fe21 	bl	8002658 <LCD_IO_ReadData>
 8001a16:	4603      	mov	r3, r0
}
 8001a18:	4618      	mov	r0, r3
 8001a1a:	3708      	adds	r7, #8
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	bd80      	pop	{r7, pc}

08001a20 <ili9341_GetLcdPixelWidth>:
  * @brief  Get LCD PIXEL WIDTH.
  * @param  None
  * @retval LCD PIXEL WIDTH.
  */
uint16_t ili9341_GetLcdPixelWidth(void)
{
 8001a20:	b480      	push	{r7}
 8001a22:	af00      	add	r7, sp, #0
  /* Return LCD PIXEL WIDTH */
  return ILI9341_LCD_PIXEL_WIDTH;
 8001a24:	23f0      	movs	r3, #240	; 0xf0
}
 8001a26:	4618      	mov	r0, r3
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2e:	4770      	bx	lr

08001a30 <ili9341_GetLcdPixelHeight>:
  * @brief  Get LCD PIXEL HEIGHT.
  * @param  None
  * @retval LCD PIXEL HEIGHT.
  */
uint16_t ili9341_GetLcdPixelHeight(void)
{
 8001a30:	b480      	push	{r7}
 8001a32:	af00      	add	r7, sp, #0
  /* Return LCD PIXEL HEIGHT */
  return ILI9341_LCD_PIXEL_HEIGHT;
 8001a34:	f44f 73a0 	mov.w	r3, #320	; 0x140
}
 8001a38:	4618      	mov	r0, r3
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a40:	4770      	bx	lr
	...

08001a44 <stmpe811_Init>:
  * @brief  Initialize the stmpe811 and configure the needed hardware resources
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  */
void stmpe811_Init(uint16_t DeviceAddr)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b084      	sub	sp, #16
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	4603      	mov	r3, r0
 8001a4c:	80fb      	strh	r3, [r7, #6]
  uint8_t instance;
  uint8_t empty;
  
  /* Check if device instance already exists */
  instance = stmpe811_GetInstance(DeviceAddr);
 8001a4e:	88fb      	ldrh	r3, [r7, #6]
 8001a50:	4618      	mov	r0, r3
 8001a52:	f000 fa59 	bl	8001f08 <stmpe811_GetInstance>
 8001a56:	4603      	mov	r3, r0
 8001a58:	73fb      	strb	r3, [r7, #15]
  
  /* To prevent double initialization */
  if(instance == 0xFF)
 8001a5a:	7bfb      	ldrb	r3, [r7, #15]
 8001a5c:	2bff      	cmp	r3, #255	; 0xff
 8001a5e:	d112      	bne.n	8001a86 <stmpe811_Init+0x42>
  {
    /* Look for empty instance */
    empty = stmpe811_GetInstance(0);
 8001a60:	2000      	movs	r0, #0
 8001a62:	f000 fa51 	bl	8001f08 <stmpe811_GetInstance>
 8001a66:	4603      	mov	r3, r0
 8001a68:	73bb      	strb	r3, [r7, #14]
    
    if(empty < STMPE811_MAX_INSTANCE)
 8001a6a:	7bbb      	ldrb	r3, [r7, #14]
 8001a6c:	2b01      	cmp	r3, #1
 8001a6e:	d80a      	bhi.n	8001a86 <stmpe811_Init+0x42>
    {
      /* Register the current device instance */
      stmpe811[empty] = DeviceAddr;
 8001a70:	7bbb      	ldrb	r3, [r7, #14]
 8001a72:	88fa      	ldrh	r2, [r7, #6]
 8001a74:	b2d1      	uxtb	r1, r2
 8001a76:	4a06      	ldr	r2, [pc, #24]	; (8001a90 <stmpe811_Init+0x4c>)
 8001a78:	54d1      	strb	r1, [r2, r3]
      
      /* Initialize IO BUS layer */
      IOE_Init(); 
 8001a7a:	f000 fe2a 	bl	80026d2 <IOE_Init>
      
      /* Generate stmpe811 Software reset */
      stmpe811_Reset(DeviceAddr);
 8001a7e:	88fb      	ldrh	r3, [r7, #6]
 8001a80:	4618      	mov	r0, r3
 8001a82:	f000 f807 	bl	8001a94 <stmpe811_Reset>
    }
  }
}
 8001a86:	bf00      	nop
 8001a88:	3710      	adds	r7, #16
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	bd80      	pop	{r7, pc}
 8001a8e:	bf00      	nop
 8001a90:	200005d4 	.word	0x200005d4

08001a94 <stmpe811_Reset>:
  * @brief  Reset the stmpe811 by Software.
  * @param  DeviceAddr: Device address on communication Bus.  
  * @retval None
  */
void stmpe811_Reset(uint16_t DeviceAddr)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b082      	sub	sp, #8
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	80fb      	strh	r3, [r7, #6]
  /* Power Down the stmpe811 */  
  IOE_Write(DeviceAddr, STMPE811_REG_SYS_CTRL1, 2);
 8001a9e:	88fb      	ldrh	r3, [r7, #6]
 8001aa0:	b2db      	uxtb	r3, r3
 8001aa2:	2202      	movs	r2, #2
 8001aa4:	2103      	movs	r1, #3
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	f000 fe1f 	bl	80026ea <IOE_Write>

  /* Wait for a delay to ensure registers erasing */
  IOE_Delay(10); 
 8001aac:	200a      	movs	r0, #10
 8001aae:	f000 fe59 	bl	8002764 <IOE_Delay>
  
  /* Power On the Codec after the power off => all registers are reinitialized */
  IOE_Write(DeviceAddr, STMPE811_REG_SYS_CTRL1, 0);
 8001ab2:	88fb      	ldrh	r3, [r7, #6]
 8001ab4:	b2db      	uxtb	r3, r3
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	2103      	movs	r1, #3
 8001aba:	4618      	mov	r0, r3
 8001abc:	f000 fe15 	bl	80026ea <IOE_Write>
  
  /* Wait for a delay to ensure registers erasing */
  IOE_Delay(2); 
 8001ac0:	2002      	movs	r0, #2
 8001ac2:	f000 fe4f 	bl	8002764 <IOE_Delay>
}
 8001ac6:	bf00      	nop
 8001ac8:	3708      	adds	r7, #8
 8001aca:	46bd      	mov	sp, r7
 8001acc:	bd80      	pop	{r7, pc}

08001ace <stmpe811_ReadID>:
  * @brief  Read the stmpe811 IO Expander device ID.
  * @param  DeviceAddr: Device address on communication Bus.  
  * @retval The Device ID (two bytes).
  */
uint16_t stmpe811_ReadID(uint16_t DeviceAddr)
{
 8001ace:	b590      	push	{r4, r7, lr}
 8001ad0:	b083      	sub	sp, #12
 8001ad2:	af00      	add	r7, sp, #0
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	80fb      	strh	r3, [r7, #6]
  /* Initialize IO BUS layer */
  IOE_Init(); 
 8001ad8:	f000 fdfb 	bl	80026d2 <IOE_Init>
  
  /* Return the device ID value */
  return ((IOE_Read(DeviceAddr, STMPE811_REG_CHP_ID_LSB) << 8) |\
 8001adc:	88fb      	ldrh	r3, [r7, #6]
 8001ade:	b2db      	uxtb	r3, r3
 8001ae0:	2100      	movs	r1, #0
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	f000 fe14 	bl	8002710 <IOE_Read>
 8001ae8:	4603      	mov	r3, r0
 8001aea:	021b      	lsls	r3, r3, #8
 8001aec:	b21c      	sxth	r4, r3
          (IOE_Read(DeviceAddr, STMPE811_REG_CHP_ID_MSB)));
 8001aee:	88fb      	ldrh	r3, [r7, #6]
 8001af0:	b2db      	uxtb	r3, r3
 8001af2:	2101      	movs	r1, #1
 8001af4:	4618      	mov	r0, r3
 8001af6:	f000 fe0b 	bl	8002710 <IOE_Read>
 8001afa:	4603      	mov	r3, r0
 8001afc:	b21b      	sxth	r3, r3
  return ((IOE_Read(DeviceAddr, STMPE811_REG_CHP_ID_LSB) << 8) |\
 8001afe:	4323      	orrs	r3, r4
 8001b00:	b21b      	sxth	r3, r3
 8001b02:	b29b      	uxth	r3, r3
}
 8001b04:	4618      	mov	r0, r3
 8001b06:	370c      	adds	r7, #12
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	bd90      	pop	{r4, r7, pc}

08001b0c <stmpe811_EnableGlobalIT>:
  * @brief  Enable the Global interrupt.
  * @param  DeviceAddr: Device address on communication Bus.       
  * @retval None
  */
void stmpe811_EnableGlobalIT(uint16_t DeviceAddr)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b084      	sub	sp, #16
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	4603      	mov	r3, r0
 8001b14:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp = 0;
 8001b16:	2300      	movs	r3, #0
 8001b18:	73fb      	strb	r3, [r7, #15]
  
  /* Read the Interrupt Control register  */
  tmp = IOE_Read(DeviceAddr, STMPE811_REG_INT_CTRL);
 8001b1a:	88fb      	ldrh	r3, [r7, #6]
 8001b1c:	b2db      	uxtb	r3, r3
 8001b1e:	2109      	movs	r1, #9
 8001b20:	4618      	mov	r0, r3
 8001b22:	f000 fdf5 	bl	8002710 <IOE_Read>
 8001b26:	4603      	mov	r3, r0
 8001b28:	73fb      	strb	r3, [r7, #15]
  
  /* Set the global interrupts to be Enabled */    
  tmp |= (uint8_t)STMPE811_GIT_EN;
 8001b2a:	7bfb      	ldrb	r3, [r7, #15]
 8001b2c:	f043 0301 	orr.w	r3, r3, #1
 8001b30:	73fb      	strb	r3, [r7, #15]
  
  /* Write Back the Interrupt Control register */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_CTRL, tmp); 
 8001b32:	88fb      	ldrh	r3, [r7, #6]
 8001b34:	b2db      	uxtb	r3, r3
 8001b36:	7bfa      	ldrb	r2, [r7, #15]
 8001b38:	2109      	movs	r1, #9
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	f000 fdd5 	bl	80026ea <IOE_Write>
}
 8001b40:	bf00      	nop
 8001b42:	3710      	adds	r7, #16
 8001b44:	46bd      	mov	sp, r7
 8001b46:	bd80      	pop	{r7, pc}

08001b48 <stmpe811_DisableGlobalIT>:
  * @brief  Disable the Global interrupt.
  * @param  DeviceAddr: Device address on communication Bus.      
  * @retval None
  */
void stmpe811_DisableGlobalIT(uint16_t DeviceAddr)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b084      	sub	sp, #16
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	4603      	mov	r3, r0
 8001b50:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp = 0;
 8001b52:	2300      	movs	r3, #0
 8001b54:	73fb      	strb	r3, [r7, #15]
  
  /* Read the Interrupt Control register  */
  tmp = IOE_Read(DeviceAddr, STMPE811_REG_INT_CTRL);
 8001b56:	88fb      	ldrh	r3, [r7, #6]
 8001b58:	b2db      	uxtb	r3, r3
 8001b5a:	2109      	movs	r1, #9
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	f000 fdd7 	bl	8002710 <IOE_Read>
 8001b62:	4603      	mov	r3, r0
 8001b64:	73fb      	strb	r3, [r7, #15]

  /* Set the global interrupts to be Disabled */    
  tmp &= ~(uint8_t)STMPE811_GIT_EN;
 8001b66:	7bfb      	ldrb	r3, [r7, #15]
 8001b68:	f023 0301 	bic.w	r3, r3, #1
 8001b6c:	73fb      	strb	r3, [r7, #15]
 
  /* Write Back the Interrupt Control register */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_CTRL, tmp);
 8001b6e:	88fb      	ldrh	r3, [r7, #6]
 8001b70:	b2db      	uxtb	r3, r3
 8001b72:	7bfa      	ldrb	r2, [r7, #15]
 8001b74:	2109      	movs	r1, #9
 8001b76:	4618      	mov	r0, r3
 8001b78:	f000 fdb7 	bl	80026ea <IOE_Write>
    
}
 8001b7c:	bf00      	nop
 8001b7e:	3710      	adds	r7, #16
 8001b80:	46bd      	mov	sp, r7
 8001b82:	bd80      	pop	{r7, pc}

08001b84 <stmpe811_EnableITSource>:
  *   @arg  STMPE811_GIT_FTH : Touch Screen Controller FIFO Threshold interrupt   
  *   @arg  STMPE811_GIT_TOUCH : Touch Screen Controller Touch Detected interrupt  
  * @retval None
  */
void stmpe811_EnableITSource(uint16_t DeviceAddr, uint8_t Source)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b084      	sub	sp, #16
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	4603      	mov	r3, r0
 8001b8c:	460a      	mov	r2, r1
 8001b8e:	80fb      	strh	r3, [r7, #6]
 8001b90:	4613      	mov	r3, r2
 8001b92:	717b      	strb	r3, [r7, #5]
  uint8_t tmp = 0;
 8001b94:	2300      	movs	r3, #0
 8001b96:	73fb      	strb	r3, [r7, #15]
  
  /* Get the current value of the INT_EN register */
  tmp = IOE_Read(DeviceAddr, STMPE811_REG_INT_EN);
 8001b98:	88fb      	ldrh	r3, [r7, #6]
 8001b9a:	b2db      	uxtb	r3, r3
 8001b9c:	210a      	movs	r1, #10
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	f000 fdb6 	bl	8002710 <IOE_Read>
 8001ba4:	4603      	mov	r3, r0
 8001ba6:	73fb      	strb	r3, [r7, #15]

  /* Set the interrupts to be Enabled */    
  tmp |= Source; 
 8001ba8:	7bfa      	ldrb	r2, [r7, #15]
 8001baa:	797b      	ldrb	r3, [r7, #5]
 8001bac:	4313      	orrs	r3, r2
 8001bae:	73fb      	strb	r3, [r7, #15]
  
  /* Set the register */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_EN, tmp);   
 8001bb0:	88fb      	ldrh	r3, [r7, #6]
 8001bb2:	b2db      	uxtb	r3, r3
 8001bb4:	7bfa      	ldrb	r2, [r7, #15]
 8001bb6:	210a      	movs	r1, #10
 8001bb8:	4618      	mov	r0, r3
 8001bba:	f000 fd96 	bl	80026ea <IOE_Write>
}
 8001bbe:	bf00      	nop
 8001bc0:	3710      	adds	r7, #16
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bd80      	pop	{r7, pc}

08001bc6 <stmpe811_DisableITSource>:
  *   @arg  STMPE811_GIT_FTH : Touch Screen Controller FIFO Threshold interrupt   
  *   @arg  STMPE811_GIT_TOUCH : Touch Screen Controller Touch Detected interrupt  
  * @retval None
  */
void stmpe811_DisableITSource(uint16_t DeviceAddr, uint8_t Source)
{
 8001bc6:	b580      	push	{r7, lr}
 8001bc8:	b084      	sub	sp, #16
 8001bca:	af00      	add	r7, sp, #0
 8001bcc:	4603      	mov	r3, r0
 8001bce:	460a      	mov	r2, r1
 8001bd0:	80fb      	strh	r3, [r7, #6]
 8001bd2:	4613      	mov	r3, r2
 8001bd4:	717b      	strb	r3, [r7, #5]
  uint8_t tmp = 0;
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	73fb      	strb	r3, [r7, #15]
  
  /* Get the current value of the INT_EN register */
  tmp = IOE_Read(DeviceAddr, STMPE811_REG_INT_EN);
 8001bda:	88fb      	ldrh	r3, [r7, #6]
 8001bdc:	b2db      	uxtb	r3, r3
 8001bde:	210a      	movs	r1, #10
 8001be0:	4618      	mov	r0, r3
 8001be2:	f000 fd95 	bl	8002710 <IOE_Read>
 8001be6:	4603      	mov	r3, r0
 8001be8:	73fb      	strb	r3, [r7, #15]

  /* Set the interrupts to be Enabled */    
  tmp &= ~Source; 
 8001bea:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8001bee:	43db      	mvns	r3, r3
 8001bf0:	b25a      	sxtb	r2, r3
 8001bf2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001bf6:	4013      	ands	r3, r2
 8001bf8:	b25b      	sxtb	r3, r3
 8001bfa:	73fb      	strb	r3, [r7, #15]
  
  /* Set the register */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_EN, tmp);   
 8001bfc:	88fb      	ldrh	r3, [r7, #6]
 8001bfe:	b2db      	uxtb	r3, r3
 8001c00:	7bfa      	ldrb	r2, [r7, #15]
 8001c02:	210a      	movs	r1, #10
 8001c04:	4618      	mov	r0, r3
 8001c06:	f000 fd70 	bl	80026ea <IOE_Write>
}
 8001c0a:	bf00      	nop
 8001c0c:	3710      	adds	r7, #16
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	bd80      	pop	{r7, pc}

08001c12 <stmpe811_ReadGITStatus>:
  *   @arg  STMPE811_GIT_FTH : Touch Screen Controller FIFO Threshold interrupt   
  *   @arg  STMPE811_GIT_TOUCH : Touch Screen Controller Touch Detected interrupt      
  * @retval The checked Global interrupt source status.
  */
uint8_t stmpe811_ReadGITStatus(uint16_t DeviceAddr, uint8_t Source)
{
 8001c12:	b580      	push	{r7, lr}
 8001c14:	b082      	sub	sp, #8
 8001c16:	af00      	add	r7, sp, #0
 8001c18:	4603      	mov	r3, r0
 8001c1a:	460a      	mov	r2, r1
 8001c1c:	80fb      	strh	r3, [r7, #6]
 8001c1e:	4613      	mov	r3, r2
 8001c20:	717b      	strb	r3, [r7, #5]
  /* Return the global IT source status */
  return((IOE_Read(DeviceAddr, STMPE811_REG_INT_STA) & Source));
 8001c22:	88fb      	ldrh	r3, [r7, #6]
 8001c24:	b2db      	uxtb	r3, r3
 8001c26:	210b      	movs	r1, #11
 8001c28:	4618      	mov	r0, r3
 8001c2a:	f000 fd71 	bl	8002710 <IOE_Read>
 8001c2e:	4603      	mov	r3, r0
 8001c30:	461a      	mov	r2, r3
 8001c32:	797b      	ldrb	r3, [r7, #5]
 8001c34:	4013      	ands	r3, r2
 8001c36:	b2db      	uxtb	r3, r3
}
 8001c38:	4618      	mov	r0, r3
 8001c3a:	3708      	adds	r7, #8
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	bd80      	pop	{r7, pc}

08001c40 <stmpe811_ClearGlobalIT>:
  *   @arg  STMPE811_GIT_FTH : Touch Screen Controller FIFO Threshold interrupt   
  *   @arg  STMPE811_GIT_TOUCH : Touch Screen Controller Touch Detected interrupt 
  * @retval None
  */
void stmpe811_ClearGlobalIT(uint16_t DeviceAddr, uint8_t Source)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b082      	sub	sp, #8
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	4603      	mov	r3, r0
 8001c48:	460a      	mov	r2, r1
 8001c4a:	80fb      	strh	r3, [r7, #6]
 8001c4c:	4613      	mov	r3, r2
 8001c4e:	717b      	strb	r3, [r7, #5]
  /* Write 1 to the bits that have to be cleared */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_STA, Source);
 8001c50:	88fb      	ldrh	r3, [r7, #6]
 8001c52:	b2db      	uxtb	r3, r3
 8001c54:	797a      	ldrb	r2, [r7, #5]
 8001c56:	210b      	movs	r1, #11
 8001c58:	4618      	mov	r0, r3
 8001c5a:	f000 fd46 	bl	80026ea <IOE_Write>
}
 8001c5e:	bf00      	nop
 8001c60:	3708      	adds	r7, #8
 8001c62:	46bd      	mov	sp, r7
 8001c64:	bd80      	pop	{r7, pc}

08001c66 <stmpe811_IO_EnableAF>:
  *         combination of the following values:
  *   @arg  STMPE811_PIN_x: Where x can be from 0 to 7.       
  * @retval None
  */
void stmpe811_IO_EnableAF(uint16_t DeviceAddr, uint32_t IO_Pin)
{
 8001c66:	b580      	push	{r7, lr}
 8001c68:	b084      	sub	sp, #16
 8001c6a:	af00      	add	r7, sp, #0
 8001c6c:	4603      	mov	r3, r0
 8001c6e:	6039      	str	r1, [r7, #0]
 8001c70:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp = 0;
 8001c72:	2300      	movs	r3, #0
 8001c74:	73fb      	strb	r3, [r7, #15]
  
  /* Get the current register value */
  tmp = IOE_Read(DeviceAddr, STMPE811_REG_IO_AF);
 8001c76:	88fb      	ldrh	r3, [r7, #6]
 8001c78:	b2db      	uxtb	r3, r3
 8001c7a:	2117      	movs	r1, #23
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	f000 fd47 	bl	8002710 <IOE_Read>
 8001c82:	4603      	mov	r3, r0
 8001c84:	73fb      	strb	r3, [r7, #15]

  /* Enable the selected pins alternate function */   
  tmp &= ~(uint8_t)IO_Pin;   
 8001c86:	683b      	ldr	r3, [r7, #0]
 8001c88:	b25b      	sxtb	r3, r3
 8001c8a:	43db      	mvns	r3, r3
 8001c8c:	b25a      	sxtb	r2, r3
 8001c8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c92:	4013      	ands	r3, r2
 8001c94:	b25b      	sxtb	r3, r3
 8001c96:	73fb      	strb	r3, [r7, #15]
  
  /* Write back the new register value */
  IOE_Write(DeviceAddr, STMPE811_REG_IO_AF, tmp); 
 8001c98:	88fb      	ldrh	r3, [r7, #6]
 8001c9a:	b2db      	uxtb	r3, r3
 8001c9c:	7bfa      	ldrb	r2, [r7, #15]
 8001c9e:	2117      	movs	r1, #23
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	f000 fd22 	bl	80026ea <IOE_Write>
}
 8001ca6:	bf00      	nop
 8001ca8:	3710      	adds	r7, #16
 8001caa:	46bd      	mov	sp, r7
 8001cac:	bd80      	pop	{r7, pc}

08001cae <stmpe811_TS_Start>:
  * @brief  Configures the touch Screen Controller (Single point detection)
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None.
  */
void stmpe811_TS_Start(uint16_t DeviceAddr)
{
 8001cae:	b580      	push	{r7, lr}
 8001cb0:	b084      	sub	sp, #16
 8001cb2:	af00      	add	r7, sp, #0
 8001cb4:	4603      	mov	r3, r0
 8001cb6:	80fb      	strh	r3, [r7, #6]
  uint8_t mode;
  
  /* Get the current register value */
  mode = IOE_Read(DeviceAddr, STMPE811_REG_SYS_CTRL2);
 8001cb8:	88fb      	ldrh	r3, [r7, #6]
 8001cba:	b2db      	uxtb	r3, r3
 8001cbc:	2104      	movs	r1, #4
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	f000 fd26 	bl	8002710 <IOE_Read>
 8001cc4:	4603      	mov	r3, r0
 8001cc6:	73fb      	strb	r3, [r7, #15]
  
  /* Set the Functionalities to be Enabled */    
  mode &= ~(STMPE811_IO_FCT);  
 8001cc8:	7bfb      	ldrb	r3, [r7, #15]
 8001cca:	f023 0304 	bic.w	r3, r3, #4
 8001cce:	73fb      	strb	r3, [r7, #15]
  
  /* Write the new register value */  
  IOE_Write(DeviceAddr, STMPE811_REG_SYS_CTRL2, mode); 
 8001cd0:	88fb      	ldrh	r3, [r7, #6]
 8001cd2:	b2db      	uxtb	r3, r3
 8001cd4:	7bfa      	ldrb	r2, [r7, #15]
 8001cd6:	2104      	movs	r1, #4
 8001cd8:	4618      	mov	r0, r3
 8001cda:	f000 fd06 	bl	80026ea <IOE_Write>

  /* Select TSC pins in TSC alternate mode */  
  stmpe811_IO_EnableAF(DeviceAddr, STMPE811_TOUCH_IO_ALL);
 8001cde:	88fb      	ldrh	r3, [r7, #6]
 8001ce0:	21f0      	movs	r1, #240	; 0xf0
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	f7ff ffbf 	bl	8001c66 <stmpe811_IO_EnableAF>
  
  /* Set the Functionalities to be Enabled */    
  mode &= ~(STMPE811_TS_FCT | STMPE811_ADC_FCT);  
 8001ce8:	7bfb      	ldrb	r3, [r7, #15]
 8001cea:	f023 0303 	bic.w	r3, r3, #3
 8001cee:	73fb      	strb	r3, [r7, #15]
  
  /* Set the new register value */  
  IOE_Write(DeviceAddr, STMPE811_REG_SYS_CTRL2, mode); 
 8001cf0:	88fb      	ldrh	r3, [r7, #6]
 8001cf2:	b2db      	uxtb	r3, r3
 8001cf4:	7bfa      	ldrb	r2, [r7, #15]
 8001cf6:	2104      	movs	r1, #4
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	f000 fcf6 	bl	80026ea <IOE_Write>
  
  /* Select Sample Time, bit number and ADC Reference */
  IOE_Write(DeviceAddr, STMPE811_REG_ADC_CTRL1, 0x49);
 8001cfe:	88fb      	ldrh	r3, [r7, #6]
 8001d00:	b2db      	uxtb	r3, r3
 8001d02:	2249      	movs	r2, #73	; 0x49
 8001d04:	2120      	movs	r1, #32
 8001d06:	4618      	mov	r0, r3
 8001d08:	f000 fcef 	bl	80026ea <IOE_Write>
  
  /* Wait for 2 ms */
  IOE_Delay(2); 
 8001d0c:	2002      	movs	r0, #2
 8001d0e:	f000 fd29 	bl	8002764 <IOE_Delay>
  
  /* Select the ADC clock speed: 3.25 MHz */
  IOE_Write(DeviceAddr, STMPE811_REG_ADC_CTRL2, 0x01);
 8001d12:	88fb      	ldrh	r3, [r7, #6]
 8001d14:	b2db      	uxtb	r3, r3
 8001d16:	2201      	movs	r2, #1
 8001d18:	2121      	movs	r1, #33	; 0x21
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	f000 fce5 	bl	80026ea <IOE_Write>
  /* Configuration: 
     - Touch average control    : 4 samples
     - Touch delay time         : 500 uS
     - Panel driver setting time: 500 uS 
  */
  IOE_Write(DeviceAddr, STMPE811_REG_TSC_CFG, 0x9A); 
 8001d20:	88fb      	ldrh	r3, [r7, #6]
 8001d22:	b2db      	uxtb	r3, r3
 8001d24:	229a      	movs	r2, #154	; 0x9a
 8001d26:	2141      	movs	r1, #65	; 0x41
 8001d28:	4618      	mov	r0, r3
 8001d2a:	f000 fcde 	bl	80026ea <IOE_Write>
  
  /* Configure the Touch FIFO threshold: single point reading */
  IOE_Write(DeviceAddr, STMPE811_REG_FIFO_TH, 0x01);
 8001d2e:	88fb      	ldrh	r3, [r7, #6]
 8001d30:	b2db      	uxtb	r3, r3
 8001d32:	2201      	movs	r2, #1
 8001d34:	214a      	movs	r1, #74	; 0x4a
 8001d36:	4618      	mov	r0, r3
 8001d38:	f000 fcd7 	bl	80026ea <IOE_Write>
  
  /* Clear the FIFO memory content. */
  IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x01);
 8001d3c:	88fb      	ldrh	r3, [r7, #6]
 8001d3e:	b2db      	uxtb	r3, r3
 8001d40:	2201      	movs	r2, #1
 8001d42:	214b      	movs	r1, #75	; 0x4b
 8001d44:	4618      	mov	r0, r3
 8001d46:	f000 fcd0 	bl	80026ea <IOE_Write>
  
  /* Put the FIFO back into operation mode  */
  IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x00);
 8001d4a:	88fb      	ldrh	r3, [r7, #6]
 8001d4c:	b2db      	uxtb	r3, r3
 8001d4e:	2200      	movs	r2, #0
 8001d50:	214b      	movs	r1, #75	; 0x4b
 8001d52:	4618      	mov	r0, r3
 8001d54:	f000 fcc9 	bl	80026ea <IOE_Write>
  
  /* Set the range and accuracy pf the pressure measurement (Z) : 
     - Fractional part :7 
     - Whole part      :1 
  */
  IOE_Write(DeviceAddr, STMPE811_REG_TSC_FRACT_XYZ, 0x01);
 8001d58:	88fb      	ldrh	r3, [r7, #6]
 8001d5a:	b2db      	uxtb	r3, r3
 8001d5c:	2201      	movs	r2, #1
 8001d5e:	2156      	movs	r1, #86	; 0x56
 8001d60:	4618      	mov	r0, r3
 8001d62:	f000 fcc2 	bl	80026ea <IOE_Write>
  
  /* Set the driving capability (limit) of the device for TSC pins: 50mA */
  IOE_Write(DeviceAddr, STMPE811_REG_TSC_I_DRIVE, 0x01);
 8001d66:	88fb      	ldrh	r3, [r7, #6]
 8001d68:	b2db      	uxtb	r3, r3
 8001d6a:	2201      	movs	r2, #1
 8001d6c:	2158      	movs	r1, #88	; 0x58
 8001d6e:	4618      	mov	r0, r3
 8001d70:	f000 fcbb 	bl	80026ea <IOE_Write>
  
  /* Touch screen control configuration (enable TSC):
     - No window tracking index
     - XYZ acquisition mode
   */
  IOE_Write(DeviceAddr, STMPE811_REG_TSC_CTRL, 0x01);
 8001d74:	88fb      	ldrh	r3, [r7, #6]
 8001d76:	b2db      	uxtb	r3, r3
 8001d78:	2201      	movs	r2, #1
 8001d7a:	2140      	movs	r1, #64	; 0x40
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	f000 fcb4 	bl	80026ea <IOE_Write>
  
  /*  Clear all the status pending bits if any */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_STA, 0xFF);
 8001d82:	88fb      	ldrh	r3, [r7, #6]
 8001d84:	b2db      	uxtb	r3, r3
 8001d86:	22ff      	movs	r2, #255	; 0xff
 8001d88:	210b      	movs	r1, #11
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	f000 fcad 	bl	80026ea <IOE_Write>

  /* Wait for 2 ms delay */
  IOE_Delay(2); 
 8001d90:	2002      	movs	r0, #2
 8001d92:	f000 fce7 	bl	8002764 <IOE_Delay>
}
 8001d96:	bf00      	nop
 8001d98:	3710      	adds	r7, #16
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	bd80      	pop	{r7, pc}

08001d9e <stmpe811_TS_DetectTouch>:
  * @brief  Return if there is touch detected or not.
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval Touch detected state.
  */
uint8_t stmpe811_TS_DetectTouch(uint16_t DeviceAddr)
{
 8001d9e:	b580      	push	{r7, lr}
 8001da0:	b084      	sub	sp, #16
 8001da2:	af00      	add	r7, sp, #0
 8001da4:	4603      	mov	r3, r0
 8001da6:	80fb      	strh	r3, [r7, #6]
  uint8_t state;
  uint8_t ret = 0;
 8001da8:	2300      	movs	r3, #0
 8001daa:	73fb      	strb	r3, [r7, #15]
  
  state = ((IOE_Read(DeviceAddr, STMPE811_REG_TSC_CTRL) & (uint8_t)STMPE811_TS_CTRL_STATUS) == (uint8_t)0x80);
 8001dac:	88fb      	ldrh	r3, [r7, #6]
 8001dae:	b2db      	uxtb	r3, r3
 8001db0:	2140      	movs	r1, #64	; 0x40
 8001db2:	4618      	mov	r0, r3
 8001db4:	f000 fcac 	bl	8002710 <IOE_Read>
 8001db8:	4603      	mov	r3, r0
 8001dba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001dbe:	2b80      	cmp	r3, #128	; 0x80
 8001dc0:	bf0c      	ite	eq
 8001dc2:	2301      	moveq	r3, #1
 8001dc4:	2300      	movne	r3, #0
 8001dc6:	b2db      	uxtb	r3, r3
 8001dc8:	73bb      	strb	r3, [r7, #14]
  
  if(state > 0)
 8001dca:	7bbb      	ldrb	r3, [r7, #14]
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d00b      	beq.n	8001de8 <stmpe811_TS_DetectTouch+0x4a>
  {
    if(IOE_Read(DeviceAddr, STMPE811_REG_FIFO_SIZE) > 0)
 8001dd0:	88fb      	ldrh	r3, [r7, #6]
 8001dd2:	b2db      	uxtb	r3, r3
 8001dd4:	214c      	movs	r1, #76	; 0x4c
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	f000 fc9a 	bl	8002710 <IOE_Read>
 8001ddc:	4603      	mov	r3, r0
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d010      	beq.n	8001e04 <stmpe811_TS_DetectTouch+0x66>
    {
      ret = 1;
 8001de2:	2301      	movs	r3, #1
 8001de4:	73fb      	strb	r3, [r7, #15]
 8001de6:	e00d      	b.n	8001e04 <stmpe811_TS_DetectTouch+0x66>
    }
  }
  else
  {
    /* Reset FIFO */
    IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x01);
 8001de8:	88fb      	ldrh	r3, [r7, #6]
 8001dea:	b2db      	uxtb	r3, r3
 8001dec:	2201      	movs	r2, #1
 8001dee:	214b      	movs	r1, #75	; 0x4b
 8001df0:	4618      	mov	r0, r3
 8001df2:	f000 fc7a 	bl	80026ea <IOE_Write>
    /* Enable the FIFO again */
    IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x00);
 8001df6:	88fb      	ldrh	r3, [r7, #6]
 8001df8:	b2db      	uxtb	r3, r3
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	214b      	movs	r1, #75	; 0x4b
 8001dfe:	4618      	mov	r0, r3
 8001e00:	f000 fc73 	bl	80026ea <IOE_Write>
  }
  
  return ret;
 8001e04:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e06:	4618      	mov	r0, r3
 8001e08:	3710      	adds	r7, #16
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	bd80      	pop	{r7, pc}

08001e0e <stmpe811_TS_GetXY>:
  * @param  X: Pointer to X position value
  * @param  Y: Pointer to Y position value   
  * @retval None.
  */
void stmpe811_TS_GetXY(uint16_t DeviceAddr, uint16_t *X, uint16_t *Y)
{
 8001e0e:	b580      	push	{r7, lr}
 8001e10:	b086      	sub	sp, #24
 8001e12:	af00      	add	r7, sp, #0
 8001e14:	4603      	mov	r3, r0
 8001e16:	60b9      	str	r1, [r7, #8]
 8001e18:	607a      	str	r2, [r7, #4]
 8001e1a:	81fb      	strh	r3, [r7, #14]
  uint8_t  dataXYZ[4];
  uint32_t uldataXYZ;
  
  IOE_ReadMultiple(DeviceAddr, STMPE811_REG_TSC_DATA_NON_INC, dataXYZ, sizeof(dataXYZ)) ;
 8001e1c:	89fb      	ldrh	r3, [r7, #14]
 8001e1e:	b2d8      	uxtb	r0, r3
 8001e20:	f107 0210 	add.w	r2, r7, #16
 8001e24:	2304      	movs	r3, #4
 8001e26:	21d7      	movs	r1, #215	; 0xd7
 8001e28:	f000 fc85 	bl	8002736 <IOE_ReadMultiple>
  
  /* Calculate positions values */
  uldataXYZ = (dataXYZ[0] << 24)|(dataXYZ[1] << 16)|(dataXYZ[2] << 8)|(dataXYZ[3] << 0);     
 8001e2c:	7c3b      	ldrb	r3, [r7, #16]
 8001e2e:	061a      	lsls	r2, r3, #24
 8001e30:	7c7b      	ldrb	r3, [r7, #17]
 8001e32:	041b      	lsls	r3, r3, #16
 8001e34:	431a      	orrs	r2, r3
 8001e36:	7cbb      	ldrb	r3, [r7, #18]
 8001e38:	021b      	lsls	r3, r3, #8
 8001e3a:	4313      	orrs	r3, r2
 8001e3c:	7cfa      	ldrb	r2, [r7, #19]
 8001e3e:	4313      	orrs	r3, r2
 8001e40:	617b      	str	r3, [r7, #20]
  *X = (uldataXYZ >> 20) & 0x00000FFF;     
 8001e42:	697b      	ldr	r3, [r7, #20]
 8001e44:	0d1b      	lsrs	r3, r3, #20
 8001e46:	b29a      	uxth	r2, r3
 8001e48:	68bb      	ldr	r3, [r7, #8]
 8001e4a:	801a      	strh	r2, [r3, #0]
  *Y = (uldataXYZ >>  8) & 0x00000FFF;     
 8001e4c:	697b      	ldr	r3, [r7, #20]
 8001e4e:	0a1b      	lsrs	r3, r3, #8
 8001e50:	b29b      	uxth	r3, r3
 8001e52:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001e56:	b29a      	uxth	r2, r3
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	801a      	strh	r2, [r3, #0]
  
  /* Reset FIFO */
  IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x01);
 8001e5c:	89fb      	ldrh	r3, [r7, #14]
 8001e5e:	b2db      	uxtb	r3, r3
 8001e60:	2201      	movs	r2, #1
 8001e62:	214b      	movs	r1, #75	; 0x4b
 8001e64:	4618      	mov	r0, r3
 8001e66:	f000 fc40 	bl	80026ea <IOE_Write>
  /* Enable the FIFO again */
  IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x00);
 8001e6a:	89fb      	ldrh	r3, [r7, #14]
 8001e6c:	b2db      	uxtb	r3, r3
 8001e6e:	2200      	movs	r2, #0
 8001e70:	214b      	movs	r1, #75	; 0x4b
 8001e72:	4618      	mov	r0, r3
 8001e74:	f000 fc39 	bl	80026ea <IOE_Write>
}
 8001e78:	bf00      	nop
 8001e7a:	3718      	adds	r7, #24
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	bd80      	pop	{r7, pc}

08001e80 <stmpe811_TS_EnableIT>:
  * @brief  Configure the selected source to generate a global interrupt or not
  * @param  DeviceAddr: Device address on communication Bus.  
  * @retval None
  */
void stmpe811_TS_EnableIT(uint16_t DeviceAddr)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b082      	sub	sp, #8
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	4603      	mov	r3, r0
 8001e88:	80fb      	strh	r3, [r7, #6]
  IOE_ITConfig();
 8001e8a:	f000 fc28 	bl	80026de <IOE_ITConfig>
  
  /* Enable global TS IT source */
  stmpe811_EnableITSource(DeviceAddr, STMPE811_TS_IT); 
 8001e8e:	88fb      	ldrh	r3, [r7, #6]
 8001e90:	211f      	movs	r1, #31
 8001e92:	4618      	mov	r0, r3
 8001e94:	f7ff fe76 	bl	8001b84 <stmpe811_EnableITSource>
  
  /* Enable global interrupt */
  stmpe811_EnableGlobalIT(DeviceAddr);
 8001e98:	88fb      	ldrh	r3, [r7, #6]
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	f7ff fe36 	bl	8001b0c <stmpe811_EnableGlobalIT>
}
 8001ea0:	bf00      	nop
 8001ea2:	3708      	adds	r7, #8
 8001ea4:	46bd      	mov	sp, r7
 8001ea6:	bd80      	pop	{r7, pc}

08001ea8 <stmpe811_TS_DisableIT>:
  * @brief  Configure the selected source to generate a global interrupt or not
  * @param  DeviceAddr: Device address on communication Bus.    
  * @retval None
  */
void stmpe811_TS_DisableIT(uint16_t DeviceAddr)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b082      	sub	sp, #8
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	4603      	mov	r3, r0
 8001eb0:	80fb      	strh	r3, [r7, #6]
  /* Disable global interrupt */
  stmpe811_DisableGlobalIT(DeviceAddr);
 8001eb2:	88fb      	ldrh	r3, [r7, #6]
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	f7ff fe47 	bl	8001b48 <stmpe811_DisableGlobalIT>
  
  /* Disable global TS IT source */
  stmpe811_DisableITSource(DeviceAddr, STMPE811_TS_IT); 
 8001eba:	88fb      	ldrh	r3, [r7, #6]
 8001ebc:	211f      	movs	r1, #31
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	f7ff fe81 	bl	8001bc6 <stmpe811_DisableITSource>
}
 8001ec4:	bf00      	nop
 8001ec6:	3708      	adds	r7, #8
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	bd80      	pop	{r7, pc}

08001ecc <stmpe811_TS_ITStatus>:
  * @brief  Configure the selected source to generate a global interrupt or not
  * @param  DeviceAddr: Device address on communication Bus.    
  * @retval TS interrupts status
  */
uint8_t stmpe811_TS_ITStatus(uint16_t DeviceAddr)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b082      	sub	sp, #8
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	4603      	mov	r3, r0
 8001ed4:	80fb      	strh	r3, [r7, #6]
  /* Return TS interrupts status */
  return(stmpe811_ReadGITStatus(DeviceAddr, STMPE811_TS_IT));
 8001ed6:	88fb      	ldrh	r3, [r7, #6]
 8001ed8:	211f      	movs	r1, #31
 8001eda:	4618      	mov	r0, r3
 8001edc:	f7ff fe99 	bl	8001c12 <stmpe811_ReadGITStatus>
 8001ee0:	4603      	mov	r3, r0
}
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	3708      	adds	r7, #8
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	bd80      	pop	{r7, pc}

08001eea <stmpe811_TS_ClearIT>:
  * @brief  Configure the selected source to generate a global interrupt or not
  * @param  DeviceAddr: Device address on communication Bus.  
  * @retval None
  */
void stmpe811_TS_ClearIT(uint16_t DeviceAddr)
{
 8001eea:	b580      	push	{r7, lr}
 8001eec:	b082      	sub	sp, #8
 8001eee:	af00      	add	r7, sp, #0
 8001ef0:	4603      	mov	r3, r0
 8001ef2:	80fb      	strh	r3, [r7, #6]
  /* Clear the global TS IT source */
  stmpe811_ClearGlobalIT(DeviceAddr, STMPE811_TS_IT);
 8001ef4:	88fb      	ldrh	r3, [r7, #6]
 8001ef6:	211f      	movs	r1, #31
 8001ef8:	4618      	mov	r0, r3
 8001efa:	f7ff fea1 	bl	8001c40 <stmpe811_ClearGlobalIT>
}
 8001efe:	bf00      	nop
 8001f00:	3708      	adds	r7, #8
 8001f02:	46bd      	mov	sp, r7
 8001f04:	bd80      	pop	{r7, pc}
	...

08001f08 <stmpe811_GetInstance>:
  *         and return its index  
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval Index of the device instance if registered, 0xFF if not.
  */
static uint8_t stmpe811_GetInstance(uint16_t DeviceAddr)
{
 8001f08:	b480      	push	{r7}
 8001f0a:	b085      	sub	sp, #20
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	4603      	mov	r3, r0
 8001f10:	80fb      	strh	r3, [r7, #6]
  uint8_t idx = 0;
 8001f12:	2300      	movs	r3, #0
 8001f14:	73fb      	strb	r3, [r7, #15]
  
  /* Check all the registered instances */
  for(idx = 0; idx < STMPE811_MAX_INSTANCE ; idx ++)
 8001f16:	2300      	movs	r3, #0
 8001f18:	73fb      	strb	r3, [r7, #15]
 8001f1a:	e00b      	b.n	8001f34 <stmpe811_GetInstance+0x2c>
  {
    if(stmpe811[idx] == DeviceAddr)
 8001f1c:	7bfb      	ldrb	r3, [r7, #15]
 8001f1e:	4a0a      	ldr	r2, [pc, #40]	; (8001f48 <stmpe811_GetInstance+0x40>)
 8001f20:	5cd3      	ldrb	r3, [r2, r3]
 8001f22:	b29b      	uxth	r3, r3
 8001f24:	88fa      	ldrh	r2, [r7, #6]
 8001f26:	429a      	cmp	r2, r3
 8001f28:	d101      	bne.n	8001f2e <stmpe811_GetInstance+0x26>
    {
      return idx; 
 8001f2a:	7bfb      	ldrb	r3, [r7, #15]
 8001f2c:	e006      	b.n	8001f3c <stmpe811_GetInstance+0x34>
  for(idx = 0; idx < STMPE811_MAX_INSTANCE ; idx ++)
 8001f2e:	7bfb      	ldrb	r3, [r7, #15]
 8001f30:	3301      	adds	r3, #1
 8001f32:	73fb      	strb	r3, [r7, #15]
 8001f34:	7bfb      	ldrb	r3, [r7, #15]
 8001f36:	2b01      	cmp	r3, #1
 8001f38:	d9f0      	bls.n	8001f1c <stmpe811_GetInstance+0x14>
    }
  }
  
  return 0xFF;
 8001f3a:	23ff      	movs	r3, #255	; 0xff
}
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	3714      	adds	r7, #20
 8001f40:	46bd      	mov	sp, r7
 8001f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f46:	4770      	bx	lr
 8001f48:	200005d4 	.word	0x200005d4

08001f4c <BSP_LED_Init>:
  *   This parameter can be one of following parameters:
  *     @arg LED3
  *     @arg LED4
  */
void BSP_LED_Init(Led_TypeDef Led)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b08a      	sub	sp, #40	; 0x28
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	4603      	mov	r3, r0
 8001f54:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 8001f56:	79fb      	ldrb	r3, [r7, #7]
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d10e      	bne.n	8001f7a <BSP_LED_Init+0x2e>
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	613b      	str	r3, [r7, #16]
 8001f60:	4b21      	ldr	r3, [pc, #132]	; (8001fe8 <BSP_LED_Init+0x9c>)
 8001f62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f64:	4a20      	ldr	r2, [pc, #128]	; (8001fe8 <BSP_LED_Init+0x9c>)
 8001f66:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001f6a:	6313      	str	r3, [r2, #48]	; 0x30
 8001f6c:	4b1e      	ldr	r3, [pc, #120]	; (8001fe8 <BSP_LED_Init+0x9c>)
 8001f6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f74:	613b      	str	r3, [r7, #16]
 8001f76:	693b      	ldr	r3, [r7, #16]
 8001f78:	e010      	b.n	8001f9c <BSP_LED_Init+0x50>
 8001f7a:	79fb      	ldrb	r3, [r7, #7]
 8001f7c:	2b01      	cmp	r3, #1
 8001f7e:	d10d      	bne.n	8001f9c <BSP_LED_Init+0x50>
 8001f80:	2300      	movs	r3, #0
 8001f82:	60fb      	str	r3, [r7, #12]
 8001f84:	4b18      	ldr	r3, [pc, #96]	; (8001fe8 <BSP_LED_Init+0x9c>)
 8001f86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f88:	4a17      	ldr	r2, [pc, #92]	; (8001fe8 <BSP_LED_Init+0x9c>)
 8001f8a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001f8e:	6313      	str	r3, [r2, #48]	; 0x30
 8001f90:	4b15      	ldr	r3, [pc, #84]	; (8001fe8 <BSP_LED_Init+0x9c>)
 8001f92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f98:	60fb      	str	r3, [r7, #12]
 8001f9a:	68fb      	ldr	r3, [r7, #12]

  /* Configure the GPIO_LED pin */
  GPIO_InitStruct.Pin = GPIO_PIN[Led];
 8001f9c:	79fb      	ldrb	r3, [r7, #7]
 8001f9e:	4a13      	ldr	r2, [pc, #76]	; (8001fec <BSP_LED_Init+0xa0>)
 8001fa0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001fa4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fa6:	2301      	movs	r3, #1
 8001fa8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001faa:	2301      	movs	r3, #1
 8001fac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8001fae:	2302      	movs	r3, #2
 8001fb0:	623b      	str	r3, [r7, #32]
  
  HAL_GPIO_Init(GPIO_PORT[Led], &GPIO_InitStruct);
 8001fb2:	79fb      	ldrb	r3, [r7, #7]
 8001fb4:	4a0e      	ldr	r2, [pc, #56]	; (8001ff0 <BSP_LED_Init+0xa4>)
 8001fb6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001fba:	f107 0214 	add.w	r2, r7, #20
 8001fbe:	4611      	mov	r1, r2
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	f002 fa89 	bl	80044d8 <HAL_GPIO_Init>
  
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET); 
 8001fc6:	79fb      	ldrb	r3, [r7, #7]
 8001fc8:	4a09      	ldr	r2, [pc, #36]	; (8001ff0 <BSP_LED_Init+0xa4>)
 8001fca:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001fce:	79fb      	ldrb	r3, [r7, #7]
 8001fd0:	4a06      	ldr	r2, [pc, #24]	; (8001fec <BSP_LED_Init+0xa0>)
 8001fd2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	4619      	mov	r1, r3
 8001fda:	f002 fc41 	bl	8004860 <HAL_GPIO_WritePin>
}
 8001fde:	bf00      	nop
 8001fe0:	3728      	adds	r7, #40	; 0x28
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	bd80      	pop	{r7, pc}
 8001fe6:	bf00      	nop
 8001fe8:	40023800 	.word	0x40023800
 8001fec:	08008758 	.word	0x08008758
 8001ff0:	20000340 	.word	0x20000340

08001ff4 <BSP_LED_On>:
  *   This parameter can be one of following parameters:
  *     @arg LED3
  *     @arg LED4 
  */
void BSP_LED_On(Led_TypeDef Led)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b082      	sub	sp, #8
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_SET); 
 8001ffe:	79fb      	ldrb	r3, [r7, #7]
 8002000:	4a07      	ldr	r2, [pc, #28]	; (8002020 <BSP_LED_On+0x2c>)
 8002002:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8002006:	79fb      	ldrb	r3, [r7, #7]
 8002008:	4a06      	ldr	r2, [pc, #24]	; (8002024 <BSP_LED_On+0x30>)
 800200a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800200e:	2201      	movs	r2, #1
 8002010:	4619      	mov	r1, r3
 8002012:	f002 fc25 	bl	8004860 <HAL_GPIO_WritePin>
}
 8002016:	bf00      	nop
 8002018:	3708      	adds	r7, #8
 800201a:	46bd      	mov	sp, r7
 800201c:	bd80      	pop	{r7, pc}
 800201e:	bf00      	nop
 8002020:	20000340 	.word	0x20000340
 8002024:	08008758 	.word	0x08008758

08002028 <BSP_LED_Off>:
  *   This parameter can be one of following parameters:
  *     @arg LED3
  *     @arg LED4
  */
void BSP_LED_Off(Led_TypeDef Led)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b082      	sub	sp, #8
 800202c:	af00      	add	r7, sp, #0
 800202e:	4603      	mov	r3, r0
 8002030:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET); 
 8002032:	79fb      	ldrb	r3, [r7, #7]
 8002034:	4a07      	ldr	r2, [pc, #28]	; (8002054 <BSP_LED_Off+0x2c>)
 8002036:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800203a:	79fb      	ldrb	r3, [r7, #7]
 800203c:	4a06      	ldr	r2, [pc, #24]	; (8002058 <BSP_LED_Off+0x30>)
 800203e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002042:	2200      	movs	r2, #0
 8002044:	4619      	mov	r1, r3
 8002046:	f002 fc0b 	bl	8004860 <HAL_GPIO_WritePin>
}
 800204a:	bf00      	nop
 800204c:	3708      	adds	r7, #8
 800204e:	46bd      	mov	sp, r7
 8002050:	bd80      	pop	{r7, pc}
 8002052:	bf00      	nop
 8002054:	20000340 	.word	0x20000340
 8002058:	08008758 	.word	0x08008758

0800205c <BSP_LED_Toggle>:
  *   This parameter can be one of following parameters:
  *     @arg LED3
  *     @arg LED4  
  */
void BSP_LED_Toggle(Led_TypeDef Led)
{
 800205c:	b580      	push	{r7, lr}
 800205e:	b082      	sub	sp, #8
 8002060:	af00      	add	r7, sp, #0
 8002062:	4603      	mov	r3, r0
 8002064:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(GPIO_PORT[Led], GPIO_PIN[Led]);
 8002066:	79fb      	ldrb	r3, [r7, #7]
 8002068:	4a07      	ldr	r2, [pc, #28]	; (8002088 <BSP_LED_Toggle+0x2c>)
 800206a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800206e:	79fb      	ldrb	r3, [r7, #7]
 8002070:	4906      	ldr	r1, [pc, #24]	; (800208c <BSP_LED_Toggle+0x30>)
 8002072:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8002076:	4619      	mov	r1, r3
 8002078:	4610      	mov	r0, r2
 800207a:	f002 fc0a 	bl	8004892 <HAL_GPIO_TogglePin>
}
 800207e:	bf00      	nop
 8002080:	3708      	adds	r7, #8
 8002082:	46bd      	mov	sp, r7
 8002084:	bd80      	pop	{r7, pc}
 8002086:	bf00      	nop
 8002088:	20000340 	.word	0x20000340
 800208c:	08008758 	.word	0x08008758

08002090 <I2Cx_MspInit>:
/**
  * @brief  I2Cx MSP Initialization
  * @param  hi2c: I2C handle
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *hi2c)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b08a      	sub	sp, #40	; 0x28
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
  
  I2C_HandleTypeDef* pI2cHandle;
  pI2cHandle = &I2cHandle;
#endif /* EE_M24LR64 */

  if (hi2c->Instance == DISCOVERY_I2Cx)
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	4a33      	ldr	r2, [pc, #204]	; (800216c <I2Cx_MspInit+0xdc>)
 800209e:	4293      	cmp	r3, r2
 80020a0:	d15f      	bne.n	8002162 <I2Cx_MspInit+0xd2>
  {
    /* Configure the GPIOs ---------------------------------------------------*/ 
    /* Enable GPIO clock */
    DISCOVERY_I2Cx_SDA_GPIO_CLK_ENABLE();
 80020a2:	2300      	movs	r3, #0
 80020a4:	613b      	str	r3, [r7, #16]
 80020a6:	4b32      	ldr	r3, [pc, #200]	; (8002170 <I2Cx_MspInit+0xe0>)
 80020a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020aa:	4a31      	ldr	r2, [pc, #196]	; (8002170 <I2Cx_MspInit+0xe0>)
 80020ac:	f043 0304 	orr.w	r3, r3, #4
 80020b0:	6313      	str	r3, [r2, #48]	; 0x30
 80020b2:	4b2f      	ldr	r3, [pc, #188]	; (8002170 <I2Cx_MspInit+0xe0>)
 80020b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020b6:	f003 0304 	and.w	r3, r3, #4
 80020ba:	613b      	str	r3, [r7, #16]
 80020bc:	693b      	ldr	r3, [r7, #16]
    DISCOVERY_I2Cx_SCL_GPIO_CLK_ENABLE();
 80020be:	2300      	movs	r3, #0
 80020c0:	60fb      	str	r3, [r7, #12]
 80020c2:	4b2b      	ldr	r3, [pc, #172]	; (8002170 <I2Cx_MspInit+0xe0>)
 80020c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020c6:	4a2a      	ldr	r2, [pc, #168]	; (8002170 <I2Cx_MspInit+0xe0>)
 80020c8:	f043 0301 	orr.w	r3, r3, #1
 80020cc:	6313      	str	r3, [r2, #48]	; 0x30
 80020ce:	4b28      	ldr	r3, [pc, #160]	; (8002170 <I2Cx_MspInit+0xe0>)
 80020d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020d2:	f003 0301 	and.w	r3, r3, #1
 80020d6:	60fb      	str	r3, [r7, #12]
 80020d8:	68fb      	ldr	r3, [r7, #12]
      
    /* Configure I2C Tx as alternate function  */
    GPIO_InitStruct.Pin       = DISCOVERY_I2Cx_SCL_PIN;
 80020da:	f44f 7380 	mov.w	r3, #256	; 0x100
 80020de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode      = GPIO_MODE_AF_OD;
 80020e0:	2312      	movs	r3, #18
 80020e2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull      = GPIO_NOPULL;
 80020e4:	2300      	movs	r3, #0
 80020e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed     = GPIO_SPEED_FAST;
 80020e8:	2302      	movs	r3, #2
 80020ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 80020ec:	2304      	movs	r3, #4
 80020ee:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_GPIO_PORT, &GPIO_InitStruct);
 80020f0:	f107 0314 	add.w	r3, r7, #20
 80020f4:	4619      	mov	r1, r3
 80020f6:	481f      	ldr	r0, [pc, #124]	; (8002174 <I2Cx_MspInit+0xe4>)
 80020f8:	f002 f9ee 	bl	80044d8 <HAL_GPIO_Init>
      
    /* Configure I2C Rx as alternate function  */
    GPIO_InitStruct.Pin = DISCOVERY_I2Cx_SDA_PIN;
 80020fc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002100:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(DISCOVERY_I2Cx_SDA_GPIO_PORT, &GPIO_InitStruct);
 8002102:	f107 0314 	add.w	r3, r7, #20
 8002106:	4619      	mov	r1, r3
 8002108:	481b      	ldr	r0, [pc, #108]	; (8002178 <I2Cx_MspInit+0xe8>)
 800210a:	f002 f9e5 	bl	80044d8 <HAL_GPIO_Init>
    
    
    /* Configure the Discovery I2Cx peripheral -------------------------------*/ 
    /* Enable I2C3 clock */
    DISCOVERY_I2Cx_CLOCK_ENABLE();
 800210e:	2300      	movs	r3, #0
 8002110:	60bb      	str	r3, [r7, #8]
 8002112:	4b17      	ldr	r3, [pc, #92]	; (8002170 <I2Cx_MspInit+0xe0>)
 8002114:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002116:	4a16      	ldr	r2, [pc, #88]	; (8002170 <I2Cx_MspInit+0xe0>)
 8002118:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800211c:	6413      	str	r3, [r2, #64]	; 0x40
 800211e:	4b14      	ldr	r3, [pc, #80]	; (8002170 <I2Cx_MspInit+0xe0>)
 8002120:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002122:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002126:	60bb      	str	r3, [r7, #8]
 8002128:	68bb      	ldr	r3, [r7, #8]
    
    /* Force the I2C Peripheral Clock Reset */  
    DISCOVERY_I2Cx_FORCE_RESET();
 800212a:	4b11      	ldr	r3, [pc, #68]	; (8002170 <I2Cx_MspInit+0xe0>)
 800212c:	6a1b      	ldr	r3, [r3, #32]
 800212e:	4a10      	ldr	r2, [pc, #64]	; (8002170 <I2Cx_MspInit+0xe0>)
 8002130:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002134:	6213      	str	r3, [r2, #32]
      
    /* Release the I2C Peripheral Clock Reset */  
    DISCOVERY_I2Cx_RELEASE_RESET(); 
 8002136:	4b0e      	ldr	r3, [pc, #56]	; (8002170 <I2Cx_MspInit+0xe0>)
 8002138:	6a1b      	ldr	r3, [r3, #32]
 800213a:	4a0d      	ldr	r2, [pc, #52]	; (8002170 <I2Cx_MspInit+0xe0>)
 800213c:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002140:	6213      	str	r3, [r2, #32]
    
    /* Enable and set Discovery I2Cx Interrupt to the lowest priority */
    HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 8002142:	2200      	movs	r2, #0
 8002144:	210f      	movs	r1, #15
 8002146:	2048      	movs	r0, #72	; 0x48
 8002148:	f001 fd3b 	bl	8003bc2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 800214c:	2048      	movs	r0, #72	; 0x48
 800214e:	f001 fd54 	bl	8003bfa <HAL_NVIC_EnableIRQ>
    
    /* Enable and set Discovery I2Cx Interrupt to the lowest priority */
    HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 8002152:	2200      	movs	r2, #0
 8002154:	210f      	movs	r1, #15
 8002156:	2049      	movs	r0, #73	; 0x49
 8002158:	f001 fd33 	bl	8003bc2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);  
 800215c:	2049      	movs	r0, #73	; 0x49
 800215e:	f001 fd4c 	bl	8003bfa <HAL_NVIC_EnableIRQ>
    /* Configure and enable I2C DMA RX Channel interrupt */
    HAL_NVIC_SetPriority((IRQn_Type)(EEPROM_I2C_DMA_RX_IRQn), EEPROM_I2C_DMA_PREPRIO, 0);
    HAL_NVIC_EnableIRQ((IRQn_Type)(EEPROM_I2C_DMA_RX_IRQn));
#endif /* EE_M24LR64 */
  }
}
 8002162:	bf00      	nop
 8002164:	3728      	adds	r7, #40	; 0x28
 8002166:	46bd      	mov	sp, r7
 8002168:	bd80      	pop	{r7, pc}
 800216a:	bf00      	nop
 800216c:	40005c00 	.word	0x40005c00
 8002170:	40023800 	.word	0x40023800
 8002174:	40020000 	.word	0x40020000
 8002178:	40020800 	.word	0x40020800

0800217c <I2Cx_Init>:

/**
  * @brief  I2Cx Bus initialization.
  */
static void I2Cx_Init(void)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	af00      	add	r7, sp, #0
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
 8002180:	4814      	ldr	r0, [pc, #80]	; (80021d4 <I2Cx_Init+0x58>)
 8002182:	f003 f849 	bl	8005218 <HAL_I2C_GetState>
 8002186:	4603      	mov	r3, r0
 8002188:	2b00      	cmp	r3, #0
 800218a:	d121      	bne.n	80021d0 <I2Cx_Init+0x54>
  {
    I2cHandle.Instance              = DISCOVERY_I2Cx;
 800218c:	4b11      	ldr	r3, [pc, #68]	; (80021d4 <I2Cx_Init+0x58>)
 800218e:	4a12      	ldr	r2, [pc, #72]	; (80021d8 <I2Cx_Init+0x5c>)
 8002190:	601a      	str	r2, [r3, #0]
    I2cHandle.Init.ClockSpeed       = BSP_I2C_SPEED;
 8002192:	4b10      	ldr	r3, [pc, #64]	; (80021d4 <I2Cx_Init+0x58>)
 8002194:	4a11      	ldr	r2, [pc, #68]	; (80021dc <I2Cx_Init+0x60>)
 8002196:	605a      	str	r2, [r3, #4]
    I2cHandle.Init.DutyCycle        = I2C_DUTYCYCLE_2;
 8002198:	4b0e      	ldr	r3, [pc, #56]	; (80021d4 <I2Cx_Init+0x58>)
 800219a:	2200      	movs	r2, #0
 800219c:	609a      	str	r2, [r3, #8]
    I2cHandle.Init.OwnAddress1      = 0;
 800219e:	4b0d      	ldr	r3, [pc, #52]	; (80021d4 <I2Cx_Init+0x58>)
 80021a0:	2200      	movs	r2, #0
 80021a2:	60da      	str	r2, [r3, #12]
    I2cHandle.Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 80021a4:	4b0b      	ldr	r3, [pc, #44]	; (80021d4 <I2Cx_Init+0x58>)
 80021a6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80021aa:	611a      	str	r2, [r3, #16]
    I2cHandle.Init.DualAddressMode  = I2C_DUALADDRESS_DISABLED;
 80021ac:	4b09      	ldr	r3, [pc, #36]	; (80021d4 <I2Cx_Init+0x58>)
 80021ae:	2200      	movs	r2, #0
 80021b0:	615a      	str	r2, [r3, #20]
    I2cHandle.Init.OwnAddress2      = 0;
 80021b2:	4b08      	ldr	r3, [pc, #32]	; (80021d4 <I2Cx_Init+0x58>)
 80021b4:	2200      	movs	r2, #0
 80021b6:	619a      	str	r2, [r3, #24]
    I2cHandle.Init.GeneralCallMode  = I2C_GENERALCALL_DISABLED;
 80021b8:	4b06      	ldr	r3, [pc, #24]	; (80021d4 <I2Cx_Init+0x58>)
 80021ba:	2200      	movs	r2, #0
 80021bc:	61da      	str	r2, [r3, #28]
    I2cHandle.Init.NoStretchMode    = I2C_NOSTRETCH_DISABLED;  
 80021be:	4b05      	ldr	r3, [pc, #20]	; (80021d4 <I2Cx_Init+0x58>)
 80021c0:	2200      	movs	r2, #0
 80021c2:	621a      	str	r2, [r3, #32]
    
    /* Init the I2C */
    I2Cx_MspInit(&I2cHandle);
 80021c4:	4803      	ldr	r0, [pc, #12]	; (80021d4 <I2Cx_Init+0x58>)
 80021c6:	f7ff ff63 	bl	8002090 <I2Cx_MspInit>
    HAL_I2C_Init(&I2cHandle);
 80021ca:	4802      	ldr	r0, [pc, #8]	; (80021d4 <I2Cx_Init+0x58>)
 80021cc:	f002 fb7c 	bl	80048c8 <HAL_I2C_Init>
  }
}
 80021d0:	bf00      	nop
 80021d2:	bd80      	pop	{r7, pc}
 80021d4:	200005d8 	.word	0x200005d8
 80021d8:	40005c00 	.word	0x40005c00
 80021dc:	000186a0 	.word	0x000186a0

080021e0 <I2Cx_ITConfig>:

/**
  * @brief  Configures Interruption pin for I2C communication.
  */
static void I2Cx_ITConfig(void)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b086      	sub	sp, #24
 80021e4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;
    
  /* Enable the GPIO EXTI Clock */
  STMPE811_INT_CLK_ENABLE();
 80021e6:	2300      	movs	r3, #0
 80021e8:	603b      	str	r3, [r7, #0]
 80021ea:	4b13      	ldr	r3, [pc, #76]	; (8002238 <I2Cx_ITConfig+0x58>)
 80021ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ee:	4a12      	ldr	r2, [pc, #72]	; (8002238 <I2Cx_ITConfig+0x58>)
 80021f0:	f043 0301 	orr.w	r3, r3, #1
 80021f4:	6313      	str	r3, [r2, #48]	; 0x30
 80021f6:	4b10      	ldr	r3, [pc, #64]	; (8002238 <I2Cx_ITConfig+0x58>)
 80021f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021fa:	f003 0301 	and.w	r3, r3, #1
 80021fe:	603b      	str	r3, [r7, #0]
 8002200:	683b      	ldr	r3, [r7, #0]
  
  GPIO_InitStruct.Pin   = STMPE811_INT_PIN;
 8002202:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002206:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull  = GPIO_PULLUP;
 8002208:	2301      	movs	r3, #1
 800220a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 800220c:	2300      	movs	r3, #0
 800220e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode  = GPIO_MODE_IT_FALLING;
 8002210:	4b0a      	ldr	r3, [pc, #40]	; (800223c <I2Cx_ITConfig+0x5c>)
 8002212:	60bb      	str	r3, [r7, #8]
  HAL_GPIO_Init(STMPE811_INT_GPIO_PORT, &GPIO_InitStruct);
 8002214:	1d3b      	adds	r3, r7, #4
 8002216:	4619      	mov	r1, r3
 8002218:	4809      	ldr	r0, [pc, #36]	; (8002240 <I2Cx_ITConfig+0x60>)
 800221a:	f002 f95d 	bl	80044d8 <HAL_GPIO_Init>
    
  /* Enable and set GPIO EXTI Interrupt to the highest priority */
  HAL_NVIC_SetPriority((IRQn_Type)(STMPE811_INT_EXTI), 0x0F, 0x00);
 800221e:	2200      	movs	r2, #0
 8002220:	210f      	movs	r1, #15
 8002222:	2028      	movs	r0, #40	; 0x28
 8002224:	f001 fccd 	bl	8003bc2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ((IRQn_Type)(STMPE811_INT_EXTI));
 8002228:	2028      	movs	r0, #40	; 0x28
 800222a:	f001 fce6 	bl	8003bfa <HAL_NVIC_EnableIRQ>
}
 800222e:	bf00      	nop
 8002230:	3718      	adds	r7, #24
 8002232:	46bd      	mov	sp, r7
 8002234:	bd80      	pop	{r7, pc}
 8002236:	bf00      	nop
 8002238:	40023800 	.word	0x40023800
 800223c:	10210000 	.word	0x10210000
 8002240:	40020000 	.word	0x40020000

08002244 <I2Cx_WriteData>:
  * @param  Addr: Device address on BUS Bus.  
  * @param  Reg: The target register address to write
  * @param  Value: The target register value to be written 
  */
static void I2Cx_WriteData(uint8_t Addr, uint8_t Reg, uint8_t Value)
  {
 8002244:	b580      	push	{r7, lr}
 8002246:	b088      	sub	sp, #32
 8002248:	af04      	add	r7, sp, #16
 800224a:	4603      	mov	r3, r0
 800224c:	71fb      	strb	r3, [r7, #7]
 800224e:	460b      	mov	r3, r1
 8002250:	71bb      	strb	r3, [r7, #6]
 8002252:	4613      	mov	r3, r2
 8002254:	717b      	strb	r3, [r7, #5]
  HAL_StatusTypeDef status = HAL_OK;
 8002256:	2300      	movs	r3, #0
 8002258:	73fb      	strb	r3, [r7, #15]
  
  status = HAL_I2C_Mem_Write(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, I2cxTimeout); 
 800225a:	79fb      	ldrb	r3, [r7, #7]
 800225c:	b299      	uxth	r1, r3
 800225e:	79bb      	ldrb	r3, [r7, #6]
 8002260:	b29a      	uxth	r2, r3
 8002262:	4b0b      	ldr	r3, [pc, #44]	; (8002290 <I2Cx_WriteData+0x4c>)
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	9302      	str	r3, [sp, #8]
 8002268:	2301      	movs	r3, #1
 800226a:	9301      	str	r3, [sp, #4]
 800226c:	1d7b      	adds	r3, r7, #5
 800226e:	9300      	str	r3, [sp, #0]
 8002270:	2301      	movs	r3, #1
 8002272:	4808      	ldr	r0, [pc, #32]	; (8002294 <I2Cx_WriteData+0x50>)
 8002274:	f002 fcb0 	bl	8004bd8 <HAL_I2C_Mem_Write>
 8002278:	4603      	mov	r3, r0
 800227a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 800227c:	7bfb      	ldrb	r3, [r7, #15]
 800227e:	2b00      	cmp	r3, #0
 8002280:	d001      	beq.n	8002286 <I2Cx_WriteData+0x42>
  {
    /* Re-Initialize the BUS */
    I2Cx_Error();
 8002282:	f000 f863 	bl	800234c <I2Cx_Error>
  }        
}
 8002286:	bf00      	nop
 8002288:	3710      	adds	r7, #16
 800228a:	46bd      	mov	sp, r7
 800228c:	bd80      	pop	{r7, pc}
 800228e:	bf00      	nop
 8002290:	20000348 	.word	0x20000348
 8002294:	200005d8 	.word	0x200005d8

08002298 <I2Cx_ReadData>:
  * @param  Addr: Device address on BUS Bus.  
  * @param  Reg: The target register address to write
  * @retval Data read at register address
  */
static uint8_t I2Cx_ReadData(uint8_t Addr, uint8_t Reg)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	b088      	sub	sp, #32
 800229c:	af04      	add	r7, sp, #16
 800229e:	4603      	mov	r3, r0
 80022a0:	460a      	mov	r2, r1
 80022a2:	71fb      	strb	r3, [r7, #7]
 80022a4:	4613      	mov	r3, r2
 80022a6:	71bb      	strb	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 80022a8:	2300      	movs	r3, #0
 80022aa:	73fb      	strb	r3, [r7, #15]
  uint8_t value = 0;
 80022ac:	2300      	movs	r3, #0
 80022ae:	73bb      	strb	r3, [r7, #14]
  
  status = HAL_I2C_Mem_Read(&I2cHandle, Addr, Reg, I2C_MEMADD_SIZE_8BIT, &value, 1, I2cxTimeout);
 80022b0:	79fb      	ldrb	r3, [r7, #7]
 80022b2:	b299      	uxth	r1, r3
 80022b4:	79bb      	ldrb	r3, [r7, #6]
 80022b6:	b29a      	uxth	r2, r3
 80022b8:	4b0b      	ldr	r3, [pc, #44]	; (80022e8 <I2Cx_ReadData+0x50>)
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	9302      	str	r3, [sp, #8]
 80022be:	2301      	movs	r3, #1
 80022c0:	9301      	str	r3, [sp, #4]
 80022c2:	f107 030e 	add.w	r3, r7, #14
 80022c6:	9300      	str	r3, [sp, #0]
 80022c8:	2301      	movs	r3, #1
 80022ca:	4808      	ldr	r0, [pc, #32]	; (80022ec <I2Cx_ReadData+0x54>)
 80022cc:	f002 fd7e 	bl	8004dcc <HAL_I2C_Mem_Read>
 80022d0:	4603      	mov	r3, r0
 80022d2:	73fb      	strb	r3, [r7, #15]
 
  /* Check the communication status */
  if(status != HAL_OK)
 80022d4:	7bfb      	ldrb	r3, [r7, #15]
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d001      	beq.n	80022de <I2Cx_ReadData+0x46>
  {
    /* Re-Initialize the BUS */
    I2Cx_Error();
 80022da:	f000 f837 	bl	800234c <I2Cx_Error>
  
  }
  return value;
 80022de:	7bbb      	ldrb	r3, [r7, #14]
}
 80022e0:	4618      	mov	r0, r3
 80022e2:	3710      	adds	r7, #16
 80022e4:	46bd      	mov	sp, r7
 80022e6:	bd80      	pop	{r7, pc}
 80022e8:	20000348 	.word	0x20000348
 80022ec:	200005d8 	.word	0x200005d8

080022f0 <I2Cx_ReadBuffer>:
  * @param  pBuffer: pointer to read data buffer
  * @param  Length: length of the data
  * @retval 0 if no problems to read multiple data
  */
static uint8_t I2Cx_ReadBuffer(uint8_t Addr, uint8_t Reg, uint8_t *pBuffer, uint16_t Length)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b088      	sub	sp, #32
 80022f4:	af04      	add	r7, sp, #16
 80022f6:	603a      	str	r2, [r7, #0]
 80022f8:	461a      	mov	r2, r3
 80022fa:	4603      	mov	r3, r0
 80022fc:	71fb      	strb	r3, [r7, #7]
 80022fe:	460b      	mov	r3, r1
 8002300:	71bb      	strb	r3, [r7, #6]
 8002302:	4613      	mov	r3, r2
 8002304:	80bb      	strh	r3, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002306:	2300      	movs	r3, #0
 8002308:	73fb      	strb	r3, [r7, #15]

  status = HAL_I2C_Mem_Read(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, pBuffer, Length, I2cxTimeout);
 800230a:	79fb      	ldrb	r3, [r7, #7]
 800230c:	b299      	uxth	r1, r3
 800230e:	79bb      	ldrb	r3, [r7, #6]
 8002310:	b29a      	uxth	r2, r3
 8002312:	4b0c      	ldr	r3, [pc, #48]	; (8002344 <I2Cx_ReadBuffer+0x54>)
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	9302      	str	r3, [sp, #8]
 8002318:	88bb      	ldrh	r3, [r7, #4]
 800231a:	9301      	str	r3, [sp, #4]
 800231c:	683b      	ldr	r3, [r7, #0]
 800231e:	9300      	str	r3, [sp, #0]
 8002320:	2301      	movs	r3, #1
 8002322:	4809      	ldr	r0, [pc, #36]	; (8002348 <I2Cx_ReadBuffer+0x58>)
 8002324:	f002 fd52 	bl	8004dcc <HAL_I2C_Mem_Read>
 8002328:	4603      	mov	r3, r0
 800232a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status == HAL_OK)
 800232c:	7bfb      	ldrb	r3, [r7, #15]
 800232e:	2b00      	cmp	r3, #0
 8002330:	d101      	bne.n	8002336 <I2Cx_ReadBuffer+0x46>
  {
    return 0;
 8002332:	2300      	movs	r3, #0
 8002334:	e002      	b.n	800233c <I2Cx_ReadBuffer+0x4c>
  }
  else
  {
    /* Re-Initialize the BUS */
    I2Cx_Error();
 8002336:	f000 f809 	bl	800234c <I2Cx_Error>

    return 1;
 800233a:	2301      	movs	r3, #1
  }
}
 800233c:	4618      	mov	r0, r3
 800233e:	3710      	adds	r7, #16
 8002340:	46bd      	mov	sp, r7
 8002342:	bd80      	pop	{r7, pc}
 8002344:	20000348 	.word	0x20000348
 8002348:	200005d8 	.word	0x200005d8

0800234c <I2Cx_Error>:

/**
  * @brief  I2Cx error treatment function
  */
static void I2Cx_Error(void)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication BUS */
  HAL_I2C_DeInit(&I2cHandle);
 8002350:	4803      	ldr	r0, [pc, #12]	; (8002360 <I2Cx_Error+0x14>)
 8002352:	f002 fbfd 	bl	8004b50 <HAL_I2C_DeInit>
  
  /* Re-Initialize the SPI communication BUS */
  I2Cx_Init();
 8002356:	f7ff ff11 	bl	800217c <I2Cx_Init>
}
 800235a:	bf00      	nop
 800235c:	bd80      	pop	{r7, pc}
 800235e:	bf00      	nop
 8002360:	200005d8 	.word	0x200005d8

08002364 <SPIx_Init>:

/**
  * @brief  SPIx Bus initialization
  */
static void SPIx_Init(void)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	af00      	add	r7, sp, #0
  if(HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 8002368:	4819      	ldr	r0, [pc, #100]	; (80023d0 <SPIx_Init+0x6c>)
 800236a:	f005 f9e2 	bl	8007732 <HAL_SPI_GetState>
 800236e:	4603      	mov	r3, r0
 8002370:	2b00      	cmp	r3, #0
 8002372:	d12b      	bne.n	80023cc <SPIx_Init+0x68>
  {
    /* SPI configuration -----------------------------------------------------*/
    SpiHandle.Instance = DISCOVERY_SPIx;
 8002374:	4b16      	ldr	r3, [pc, #88]	; (80023d0 <SPIx_Init+0x6c>)
 8002376:	4a17      	ldr	r2, [pc, #92]	; (80023d4 <SPIx_Init+0x70>)
 8002378:	601a      	str	r2, [r3, #0]
       to verify these constraints:
       - ILI9341 LCD SPI interface max baudrate is 10MHz for write and 6.66MHz for read
       - l3gd20 SPI interface max baudrate is 10MHz for write/read
       - PCLK2 frequency is set to 90 MHz 
    */  
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800237a:	4b15      	ldr	r3, [pc, #84]	; (80023d0 <SPIx_Init+0x6c>)
 800237c:	2218      	movs	r2, #24
 800237e:	61da      	str	r2, [r3, #28]

    /* On STM32F429I-Discovery, LCD ID cannot be read then keep a common configuration */
    /* for LCD and GYRO (SPI_DIRECTION_2LINES) */
    /* Note: To read a register a LCD, SPI_DIRECTION_1LINE should be set */
    SpiHandle.Init.Direction      = SPI_DIRECTION_2LINES;
 8002380:	4b13      	ldr	r3, [pc, #76]	; (80023d0 <SPIx_Init+0x6c>)
 8002382:	2200      	movs	r2, #0
 8002384:	609a      	str	r2, [r3, #8]
    SpiHandle.Init.CLKPhase       = SPI_PHASE_1EDGE;
 8002386:	4b12      	ldr	r3, [pc, #72]	; (80023d0 <SPIx_Init+0x6c>)
 8002388:	2200      	movs	r2, #0
 800238a:	615a      	str	r2, [r3, #20]
    SpiHandle.Init.CLKPolarity    = SPI_POLARITY_LOW;
 800238c:	4b10      	ldr	r3, [pc, #64]	; (80023d0 <SPIx_Init+0x6c>)
 800238e:	2200      	movs	r2, #0
 8002390:	611a      	str	r2, [r3, #16]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 8002392:	4b0f      	ldr	r3, [pc, #60]	; (80023d0 <SPIx_Init+0x6c>)
 8002394:	2200      	movs	r2, #0
 8002396:	629a      	str	r2, [r3, #40]	; 0x28
    SpiHandle.Init.CRCPolynomial  = 7;
 8002398:	4b0d      	ldr	r3, [pc, #52]	; (80023d0 <SPIx_Init+0x6c>)
 800239a:	2207      	movs	r2, #7
 800239c:	62da      	str	r2, [r3, #44]	; 0x2c
    SpiHandle.Init.DataSize       = SPI_DATASIZE_8BIT;
 800239e:	4b0c      	ldr	r3, [pc, #48]	; (80023d0 <SPIx_Init+0x6c>)
 80023a0:	2200      	movs	r2, #0
 80023a2:	60da      	str	r2, [r3, #12]
    SpiHandle.Init.FirstBit       = SPI_FIRSTBIT_MSB;
 80023a4:	4b0a      	ldr	r3, [pc, #40]	; (80023d0 <SPIx_Init+0x6c>)
 80023a6:	2200      	movs	r2, #0
 80023a8:	621a      	str	r2, [r3, #32]
    SpiHandle.Init.NSS            = SPI_NSS_SOFT;
 80023aa:	4b09      	ldr	r3, [pc, #36]	; (80023d0 <SPIx_Init+0x6c>)
 80023ac:	f44f 7200 	mov.w	r2, #512	; 0x200
 80023b0:	619a      	str	r2, [r3, #24]
    SpiHandle.Init.TIMode         = SPI_TIMODE_DISABLED;
 80023b2:	4b07      	ldr	r3, [pc, #28]	; (80023d0 <SPIx_Init+0x6c>)
 80023b4:	2200      	movs	r2, #0
 80023b6:	625a      	str	r2, [r3, #36]	; 0x24
    SpiHandle.Init.Mode           = SPI_MODE_MASTER;
 80023b8:	4b05      	ldr	r3, [pc, #20]	; (80023d0 <SPIx_Init+0x6c>)
 80023ba:	f44f 7282 	mov.w	r2, #260	; 0x104
 80023be:	605a      	str	r2, [r3, #4]
  
    SPIx_MspInit(&SpiHandle);
 80023c0:	4803      	ldr	r0, [pc, #12]	; (80023d0 <SPIx_Init+0x6c>)
 80023c2:	f000 f853 	bl	800246c <SPIx_MspInit>
    HAL_SPI_Init(&SpiHandle);
 80023c6:	4802      	ldr	r0, [pc, #8]	; (80023d0 <SPIx_Init+0x6c>)
 80023c8:	f004 fc29 	bl	8006c1e <HAL_SPI_Init>
  } 
}
 80023cc:	bf00      	nop
 80023ce:	bd80      	pop	{r7, pc}
 80023d0:	2000062c 	.word	0x2000062c
 80023d4:	40015000 	.word	0x40015000

080023d8 <SPIx_Read>:
  * @brief  Reads 4 bytes from device.
  * @param  ReadSize: Number of bytes to read (max 4 bytes)
  * @retval Value read on the SPI
  */
static uint32_t SPIx_Read(uint8_t ReadSize)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b084      	sub	sp, #16
 80023dc:	af00      	add	r7, sp, #0
 80023de:	4603      	mov	r3, r0
 80023e0:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 80023e2:	2300      	movs	r3, #0
 80023e4:	73fb      	strb	r3, [r7, #15]
  uint32_t readvalue;
  
  status = HAL_SPI_Receive(&SpiHandle, (uint8_t*) &readvalue, ReadSize, SpixTimeout);
 80023e6:	79fb      	ldrb	r3, [r7, #7]
 80023e8:	b29a      	uxth	r2, r3
 80023ea:	4b09      	ldr	r3, [pc, #36]	; (8002410 <SPIx_Read+0x38>)
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	f107 0108 	add.w	r1, r7, #8
 80023f2:	4808      	ldr	r0, [pc, #32]	; (8002414 <SPIx_Read+0x3c>)
 80023f4:	f004 fe10 	bl	8007018 <HAL_SPI_Receive>
 80023f8:	4603      	mov	r3, r0
 80023fa:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 80023fc:	7bfb      	ldrb	r3, [r7, #15]
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d001      	beq.n	8002406 <SPIx_Read+0x2e>
  {
    /* Re-Initialize the BUS */
    SPIx_Error();
 8002402:	f000 f827 	bl	8002454 <SPIx_Error>
  }
  
  return readvalue;
 8002406:	68bb      	ldr	r3, [r7, #8]
}
 8002408:	4618      	mov	r0, r3
 800240a:	3710      	adds	r7, #16
 800240c:	46bd      	mov	sp, r7
 800240e:	bd80      	pop	{r7, pc}
 8002410:	2000034c 	.word	0x2000034c
 8002414:	2000062c 	.word	0x2000062c

08002418 <SPIx_Write>:
/**
  * @brief  Writes a byte to device.
  * @param  Value: value to be written
  */
static void SPIx_Write(uint16_t Value)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	b084      	sub	sp, #16
 800241c:	af00      	add	r7, sp, #0
 800241e:	4603      	mov	r3, r0
 8002420:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8002422:	2300      	movs	r3, #0
 8002424:	73fb      	strb	r3, [r7, #15]
  
  status = HAL_SPI_Transmit(&SpiHandle, (uint8_t*) &Value, 1, SpixTimeout);
 8002426:	4b09      	ldr	r3, [pc, #36]	; (800244c <SPIx_Write+0x34>)
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	1db9      	adds	r1, r7, #6
 800242c:	2201      	movs	r2, #1
 800242e:	4808      	ldr	r0, [pc, #32]	; (8002450 <SPIx_Write+0x38>)
 8002430:	f004 fc9c 	bl	8006d6c <HAL_SPI_Transmit>
 8002434:	4603      	mov	r3, r0
 8002436:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8002438:	7bfb      	ldrb	r3, [r7, #15]
 800243a:	2b00      	cmp	r3, #0
 800243c:	d001      	beq.n	8002442 <SPIx_Write+0x2a>
  {
    /* Re-Initialize the BUS */
    SPIx_Error();
 800243e:	f000 f809 	bl	8002454 <SPIx_Error>
  }
}
 8002442:	bf00      	nop
 8002444:	3710      	adds	r7, #16
 8002446:	46bd      	mov	sp, r7
 8002448:	bd80      	pop	{r7, pc}
 800244a:	bf00      	nop
 800244c:	2000034c 	.word	0x2000034c
 8002450:	2000062c 	.word	0x2000062c

08002454 <SPIx_Error>:

/**
  * @brief  SPIx error treatment function.
  */
static void SPIx_Error(void)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication BUS */
  HAL_SPI_DeInit(&SpiHandle);
 8002458:	4803      	ldr	r0, [pc, #12]	; (8002468 <SPIx_Error+0x14>)
 800245a:	f004 fc4b 	bl	8006cf4 <HAL_SPI_DeInit>
  
  /* Re- Initialize the SPI communication BUS */
  SPIx_Init();
 800245e:	f7ff ff81 	bl	8002364 <SPIx_Init>
}
 8002462:	bf00      	nop
 8002464:	bd80      	pop	{r7, pc}
 8002466:	bf00      	nop
 8002468:	2000062c 	.word	0x2000062c

0800246c <SPIx_MspInit>:
/**
  * @brief  SPI MSP Init.
  * @param  hspi: SPI handle
  */
static void SPIx_MspInit(SPI_HandleTypeDef *hspi)
{
 800246c:	b580      	push	{r7, lr}
 800246e:	b08a      	sub	sp, #40	; 0x28
 8002470:	af00      	add	r7, sp, #0
 8002472:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPIx clock */
  DISCOVERY_SPIx_CLK_ENABLE();
 8002474:	2300      	movs	r3, #0
 8002476:	613b      	str	r3, [r7, #16]
 8002478:	4b17      	ldr	r3, [pc, #92]	; (80024d8 <SPIx_MspInit+0x6c>)
 800247a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800247c:	4a16      	ldr	r2, [pc, #88]	; (80024d8 <SPIx_MspInit+0x6c>)
 800247e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002482:	6453      	str	r3, [r2, #68]	; 0x44
 8002484:	4b14      	ldr	r3, [pc, #80]	; (80024d8 <SPIx_MspInit+0x6c>)
 8002486:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002488:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800248c:	613b      	str	r3, [r7, #16]
 800248e:	693b      	ldr	r3, [r7, #16]

  /* Enable DISCOVERY_SPI GPIO clock */
  DISCOVERY_SPIx_GPIO_CLK_ENABLE();
 8002490:	2300      	movs	r3, #0
 8002492:	60fb      	str	r3, [r7, #12]
 8002494:	4b10      	ldr	r3, [pc, #64]	; (80024d8 <SPIx_MspInit+0x6c>)
 8002496:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002498:	4a0f      	ldr	r2, [pc, #60]	; (80024d8 <SPIx_MspInit+0x6c>)
 800249a:	f043 0320 	orr.w	r3, r3, #32
 800249e:	6313      	str	r3, [r2, #48]	; 0x30
 80024a0:	4b0d      	ldr	r3, [pc, #52]	; (80024d8 <SPIx_MspInit+0x6c>)
 80024a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024a4:	f003 0320 	and.w	r3, r3, #32
 80024a8:	60fb      	str	r3, [r7, #12]
 80024aa:	68fb      	ldr	r3, [r7, #12]

  /* configure SPI SCK, MOSI and MISO */    
  GPIO_InitStructure.Pin    = (DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MOSI_PIN | DISCOVERY_SPIx_MISO_PIN);
 80024ac:	f44f 7360 	mov.w	r3, #896	; 0x380
 80024b0:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode   = GPIO_MODE_AF_PP;
 80024b2:	2302      	movs	r3, #2
 80024b4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull   = GPIO_PULLDOWN;
 80024b6:	2302      	movs	r3, #2
 80024b8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed  = GPIO_SPEED_MEDIUM;
 80024ba:	2301      	movs	r3, #1
 80024bc:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = DISCOVERY_SPIx_AF;
 80024be:	2305      	movs	r3, #5
 80024c0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DISCOVERY_SPIx_GPIO_PORT, &GPIO_InitStructure);      
 80024c2:	f107 0314 	add.w	r3, r7, #20
 80024c6:	4619      	mov	r1, r3
 80024c8:	4804      	ldr	r0, [pc, #16]	; (80024dc <SPIx_MspInit+0x70>)
 80024ca:	f002 f805 	bl	80044d8 <HAL_GPIO_Init>
}
 80024ce:	bf00      	nop
 80024d0:	3728      	adds	r7, #40	; 0x28
 80024d2:	46bd      	mov	sp, r7
 80024d4:	bd80      	pop	{r7, pc}
 80024d6:	bf00      	nop
 80024d8:	40023800 	.word	0x40023800
 80024dc:	40021400 	.word	0x40021400

080024e0 <LCD_IO_Init>:

/**
  * @brief  Configures the LCD_SPI interface.
  */
void LCD_IO_Init(void)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	b088      	sub	sp, #32
 80024e4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  
  if(Is_LCD_IO_Initialized == 0)
 80024e6:	4b36      	ldr	r3, [pc, #216]	; (80025c0 <LCD_IO_Init+0xe0>)
 80024e8:	781b      	ldrb	r3, [r3, #0]
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d164      	bne.n	80025b8 <LCD_IO_Init+0xd8>
  {
    Is_LCD_IO_Initialized = 1; 
 80024ee:	4b34      	ldr	r3, [pc, #208]	; (80025c0 <LCD_IO_Init+0xe0>)
 80024f0:	2201      	movs	r2, #1
 80024f2:	701a      	strb	r2, [r3, #0]
    
    /* Configure NCS in Output Push-Pull mode */
    LCD_WRX_GPIO_CLK_ENABLE();
 80024f4:	2300      	movs	r3, #0
 80024f6:	60bb      	str	r3, [r7, #8]
 80024f8:	4b32      	ldr	r3, [pc, #200]	; (80025c4 <LCD_IO_Init+0xe4>)
 80024fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024fc:	4a31      	ldr	r2, [pc, #196]	; (80025c4 <LCD_IO_Init+0xe4>)
 80024fe:	f043 0308 	orr.w	r3, r3, #8
 8002502:	6313      	str	r3, [r2, #48]	; 0x30
 8002504:	4b2f      	ldr	r3, [pc, #188]	; (80025c4 <LCD_IO_Init+0xe4>)
 8002506:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002508:	f003 0308 	and.w	r3, r3, #8
 800250c:	60bb      	str	r3, [r7, #8]
 800250e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStructure.Pin     = LCD_WRX_PIN;
 8002510:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002514:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8002516:	2301      	movs	r3, #1
 8002518:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 800251a:	2300      	movs	r3, #0
 800251c:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 800251e:	2302      	movs	r3, #2
 8002520:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_WRX_GPIO_PORT, &GPIO_InitStructure);
 8002522:	f107 030c 	add.w	r3, r7, #12
 8002526:	4619      	mov	r1, r3
 8002528:	4827      	ldr	r0, [pc, #156]	; (80025c8 <LCD_IO_Init+0xe8>)
 800252a:	f001 ffd5 	bl	80044d8 <HAL_GPIO_Init>
    
    LCD_RDX_GPIO_CLK_ENABLE();
 800252e:	2300      	movs	r3, #0
 8002530:	607b      	str	r3, [r7, #4]
 8002532:	4b24      	ldr	r3, [pc, #144]	; (80025c4 <LCD_IO_Init+0xe4>)
 8002534:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002536:	4a23      	ldr	r2, [pc, #140]	; (80025c4 <LCD_IO_Init+0xe4>)
 8002538:	f043 0308 	orr.w	r3, r3, #8
 800253c:	6313      	str	r3, [r2, #48]	; 0x30
 800253e:	4b21      	ldr	r3, [pc, #132]	; (80025c4 <LCD_IO_Init+0xe4>)
 8002540:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002542:	f003 0308 	and.w	r3, r3, #8
 8002546:	607b      	str	r3, [r7, #4]
 8002548:	687b      	ldr	r3, [r7, #4]
    GPIO_InitStructure.Pin     = LCD_RDX_PIN;
 800254a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800254e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8002550:	2301      	movs	r3, #1
 8002552:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8002554:	2300      	movs	r3, #0
 8002556:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8002558:	2302      	movs	r3, #2
 800255a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_RDX_GPIO_PORT, &GPIO_InitStructure);
 800255c:	f107 030c 	add.w	r3, r7, #12
 8002560:	4619      	mov	r1, r3
 8002562:	4819      	ldr	r0, [pc, #100]	; (80025c8 <LCD_IO_Init+0xe8>)
 8002564:	f001 ffb8 	bl	80044d8 <HAL_GPIO_Init>
    
    /* Configure the LCD Control pins ----------------------------------------*/
    LCD_NCS_GPIO_CLK_ENABLE();
 8002568:	2300      	movs	r3, #0
 800256a:	603b      	str	r3, [r7, #0]
 800256c:	4b15      	ldr	r3, [pc, #84]	; (80025c4 <LCD_IO_Init+0xe4>)
 800256e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002570:	4a14      	ldr	r2, [pc, #80]	; (80025c4 <LCD_IO_Init+0xe4>)
 8002572:	f043 0304 	orr.w	r3, r3, #4
 8002576:	6313      	str	r3, [r2, #48]	; 0x30
 8002578:	4b12      	ldr	r3, [pc, #72]	; (80025c4 <LCD_IO_Init+0xe4>)
 800257a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800257c:	f003 0304 	and.w	r3, r3, #4
 8002580:	603b      	str	r3, [r7, #0]
 8002582:	683b      	ldr	r3, [r7, #0]
    
    /* Configure NCS in Output Push-Pull mode */
    GPIO_InitStructure.Pin     = LCD_NCS_PIN;
 8002584:	2304      	movs	r3, #4
 8002586:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8002588:	2301      	movs	r3, #1
 800258a:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 800258c:	2300      	movs	r3, #0
 800258e:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8002590:	2302      	movs	r3, #2
 8002592:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_NCS_GPIO_PORT, &GPIO_InitStructure);
 8002594:	f107 030c 	add.w	r3, r7, #12
 8002598:	4619      	mov	r1, r3
 800259a:	480c      	ldr	r0, [pc, #48]	; (80025cc <LCD_IO_Init+0xec>)
 800259c:	f001 ff9c 	bl	80044d8 <HAL_GPIO_Init>
    
    /* Set or Reset the control line */
    LCD_CS_LOW();
 80025a0:	2200      	movs	r2, #0
 80025a2:	2104      	movs	r1, #4
 80025a4:	4809      	ldr	r0, [pc, #36]	; (80025cc <LCD_IO_Init+0xec>)
 80025a6:	f002 f95b 	bl	8004860 <HAL_GPIO_WritePin>
    LCD_CS_HIGH();
 80025aa:	2201      	movs	r2, #1
 80025ac:	2104      	movs	r1, #4
 80025ae:	4807      	ldr	r0, [pc, #28]	; (80025cc <LCD_IO_Init+0xec>)
 80025b0:	f002 f956 	bl	8004860 <HAL_GPIO_WritePin>
    
    SPIx_Init();
 80025b4:	f7ff fed6 	bl	8002364 <SPIx_Init>
  }
}
 80025b8:	bf00      	nop
 80025ba:	3720      	adds	r7, #32
 80025bc:	46bd      	mov	sp, r7
 80025be:	bd80      	pop	{r7, pc}
 80025c0:	20000684 	.word	0x20000684
 80025c4:	40023800 	.word	0x40023800
 80025c8:	40020c00 	.word	0x40020c00
 80025cc:	40020800 	.word	0x40020800

080025d0 <LCD_IO_WriteData>:

/**
  * @brief  Writes register value.
  */
void LCD_IO_WriteData(uint16_t RegValue) 
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b082      	sub	sp, #8
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	4603      	mov	r3, r0
 80025d8:	80fb      	strh	r3, [r7, #6]
  /* Set WRX to send data */
  LCD_WRX_HIGH();
 80025da:	2201      	movs	r2, #1
 80025dc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80025e0:	480a      	ldr	r0, [pc, #40]	; (800260c <LCD_IO_WriteData+0x3c>)
 80025e2:	f002 f93d 	bl	8004860 <HAL_GPIO_WritePin>
  
  /* Reset LCD control line(/CS) and Send data */  
  LCD_CS_LOW();
 80025e6:	2200      	movs	r2, #0
 80025e8:	2104      	movs	r1, #4
 80025ea:	4809      	ldr	r0, [pc, #36]	; (8002610 <LCD_IO_WriteData+0x40>)
 80025ec:	f002 f938 	bl	8004860 <HAL_GPIO_WritePin>
  SPIx_Write(RegValue);
 80025f0:	88fb      	ldrh	r3, [r7, #6]
 80025f2:	4618      	mov	r0, r3
 80025f4:	f7ff ff10 	bl	8002418 <SPIx_Write>
  
  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 80025f8:	2201      	movs	r2, #1
 80025fa:	2104      	movs	r1, #4
 80025fc:	4804      	ldr	r0, [pc, #16]	; (8002610 <LCD_IO_WriteData+0x40>)
 80025fe:	f002 f92f 	bl	8004860 <HAL_GPIO_WritePin>
}
 8002602:	bf00      	nop
 8002604:	3708      	adds	r7, #8
 8002606:	46bd      	mov	sp, r7
 8002608:	bd80      	pop	{r7, pc}
 800260a:	bf00      	nop
 800260c:	40020c00 	.word	0x40020c00
 8002610:	40020800 	.word	0x40020800

08002614 <LCD_IO_WriteReg>:

/**
  * @brief  Writes register address.
  */
void LCD_IO_WriteReg(uint8_t Reg) 
{
 8002614:	b580      	push	{r7, lr}
 8002616:	b082      	sub	sp, #8
 8002618:	af00      	add	r7, sp, #0
 800261a:	4603      	mov	r3, r0
 800261c:	71fb      	strb	r3, [r7, #7]
  /* Reset WRX to send command */
  LCD_WRX_LOW();
 800261e:	2200      	movs	r2, #0
 8002620:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002624:	480a      	ldr	r0, [pc, #40]	; (8002650 <LCD_IO_WriteReg+0x3c>)
 8002626:	f002 f91b 	bl	8004860 <HAL_GPIO_WritePin>
  
  /* Reset LCD control line(/CS) and Send command */
  LCD_CS_LOW();
 800262a:	2200      	movs	r2, #0
 800262c:	2104      	movs	r1, #4
 800262e:	4809      	ldr	r0, [pc, #36]	; (8002654 <LCD_IO_WriteReg+0x40>)
 8002630:	f002 f916 	bl	8004860 <HAL_GPIO_WritePin>
  SPIx_Write(Reg);
 8002634:	79fb      	ldrb	r3, [r7, #7]
 8002636:	b29b      	uxth	r3, r3
 8002638:	4618      	mov	r0, r3
 800263a:	f7ff feed 	bl	8002418 <SPIx_Write>
  
  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 800263e:	2201      	movs	r2, #1
 8002640:	2104      	movs	r1, #4
 8002642:	4804      	ldr	r0, [pc, #16]	; (8002654 <LCD_IO_WriteReg+0x40>)
 8002644:	f002 f90c 	bl	8004860 <HAL_GPIO_WritePin>
}
 8002648:	bf00      	nop
 800264a:	3708      	adds	r7, #8
 800264c:	46bd      	mov	sp, r7
 800264e:	bd80      	pop	{r7, pc}
 8002650:	40020c00 	.word	0x40020c00
 8002654:	40020800 	.word	0x40020800

08002658 <LCD_IO_ReadData>:
  * @param  RegValue Address of the register to read
  * @param  ReadSize Number of bytes to read
  * @retval Content of the register value
  */
uint32_t LCD_IO_ReadData(uint16_t RegValue, uint8_t ReadSize) 
{
 8002658:	b580      	push	{r7, lr}
 800265a:	b084      	sub	sp, #16
 800265c:	af00      	add	r7, sp, #0
 800265e:	4603      	mov	r3, r0
 8002660:	460a      	mov	r2, r1
 8002662:	80fb      	strh	r3, [r7, #6]
 8002664:	4613      	mov	r3, r2
 8002666:	717b      	strb	r3, [r7, #5]
  uint32_t readvalue = 0;
 8002668:	2300      	movs	r3, #0
 800266a:	60fb      	str	r3, [r7, #12]

  /* Select: Chip Select low */
  LCD_CS_LOW();
 800266c:	2200      	movs	r2, #0
 800266e:	2104      	movs	r1, #4
 8002670:	4810      	ldr	r0, [pc, #64]	; (80026b4 <LCD_IO_ReadData+0x5c>)
 8002672:	f002 f8f5 	bl	8004860 <HAL_GPIO_WritePin>

  /* Reset WRX to send command */
  LCD_WRX_LOW();
 8002676:	2200      	movs	r2, #0
 8002678:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800267c:	480e      	ldr	r0, [pc, #56]	; (80026b8 <LCD_IO_ReadData+0x60>)
 800267e:	f002 f8ef 	bl	8004860 <HAL_GPIO_WritePin>
  
  SPIx_Write(RegValue);
 8002682:	88fb      	ldrh	r3, [r7, #6]
 8002684:	4618      	mov	r0, r3
 8002686:	f7ff fec7 	bl	8002418 <SPIx_Write>
  
  readvalue = SPIx_Read(ReadSize);
 800268a:	797b      	ldrb	r3, [r7, #5]
 800268c:	4618      	mov	r0, r3
 800268e:	f7ff fea3 	bl	80023d8 <SPIx_Read>
 8002692:	60f8      	str	r0, [r7, #12]

  /* Set WRX to send data */
  LCD_WRX_HIGH();
 8002694:	2201      	movs	r2, #1
 8002696:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800269a:	4807      	ldr	r0, [pc, #28]	; (80026b8 <LCD_IO_ReadData+0x60>)
 800269c:	f002 f8e0 	bl	8004860 <HAL_GPIO_WritePin>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 80026a0:	2201      	movs	r2, #1
 80026a2:	2104      	movs	r1, #4
 80026a4:	4803      	ldr	r0, [pc, #12]	; (80026b4 <LCD_IO_ReadData+0x5c>)
 80026a6:	f002 f8db 	bl	8004860 <HAL_GPIO_WritePin>
  
  return readvalue;
 80026aa:	68fb      	ldr	r3, [r7, #12]
}
 80026ac:	4618      	mov	r0, r3
 80026ae:	3710      	adds	r7, #16
 80026b0:	46bd      	mov	sp, r7
 80026b2:	bd80      	pop	{r7, pc}
 80026b4:	40020800 	.word	0x40020800
 80026b8:	40020c00 	.word	0x40020c00

080026bc <LCD_Delay>:
/**
  * @brief  Wait for loop in ms.
  * @param  Delay in ms.
  */
void LCD_Delay(uint32_t Delay)
{
 80026bc:	b580      	push	{r7, lr}
 80026be:	b082      	sub	sp, #8
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 80026c4:	6878      	ldr	r0, [r7, #4]
 80026c6:	f001 f97d 	bl	80039c4 <HAL_Delay>
}
 80026ca:	bf00      	nop
 80026cc:	3708      	adds	r7, #8
 80026ce:	46bd      	mov	sp, r7
 80026d0:	bd80      	pop	{r7, pc}

080026d2 <IOE_Init>:

/**
  * @brief  IOE Low Level Initialization.
  */
void IOE_Init(void) 
{
 80026d2:	b580      	push	{r7, lr}
 80026d4:	af00      	add	r7, sp, #0
  I2Cx_Init();
 80026d6:	f7ff fd51 	bl	800217c <I2Cx_Init>
}
 80026da:	bf00      	nop
 80026dc:	bd80      	pop	{r7, pc}

080026de <IOE_ITConfig>:

/**
  * @brief  IOE Low Level Interrupt configuration.
  */
void IOE_ITConfig(void)
{
 80026de:	b580      	push	{r7, lr}
 80026e0:	af00      	add	r7, sp, #0
  I2Cx_ITConfig();
 80026e2:	f7ff fd7d 	bl	80021e0 <I2Cx_ITConfig>
}
 80026e6:	bf00      	nop
 80026e8:	bd80      	pop	{r7, pc}

080026ea <IOE_Write>:
  * @param  Addr: I2C Address
  * @param  Reg: Reg Address 
  * @param  Value: Data to be written
  */
void IOE_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 80026ea:	b580      	push	{r7, lr}
 80026ec:	b082      	sub	sp, #8
 80026ee:	af00      	add	r7, sp, #0
 80026f0:	4603      	mov	r3, r0
 80026f2:	71fb      	strb	r3, [r7, #7]
 80026f4:	460b      	mov	r3, r1
 80026f6:	71bb      	strb	r3, [r7, #6]
 80026f8:	4613      	mov	r3, r2
 80026fa:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteData(Addr, Reg, Value);
 80026fc:	797a      	ldrb	r2, [r7, #5]
 80026fe:	79b9      	ldrb	r1, [r7, #6]
 8002700:	79fb      	ldrb	r3, [r7, #7]
 8002702:	4618      	mov	r0, r3
 8002704:	f7ff fd9e 	bl	8002244 <I2Cx_WriteData>
}
 8002708:	bf00      	nop
 800270a:	3708      	adds	r7, #8
 800270c:	46bd      	mov	sp, r7
 800270e:	bd80      	pop	{r7, pc}

08002710 <IOE_Read>:
  * @param  Addr: I2C Address
  * @param  Reg: Reg Address 
  * @retval The read data
  */
uint8_t IOE_Read(uint8_t Addr, uint8_t Reg)
{
 8002710:	b580      	push	{r7, lr}
 8002712:	b082      	sub	sp, #8
 8002714:	af00      	add	r7, sp, #0
 8002716:	4603      	mov	r3, r0
 8002718:	460a      	mov	r2, r1
 800271a:	71fb      	strb	r3, [r7, #7]
 800271c:	4613      	mov	r3, r2
 800271e:	71bb      	strb	r3, [r7, #6]
  return I2Cx_ReadData(Addr, Reg);
 8002720:	79ba      	ldrb	r2, [r7, #6]
 8002722:	79fb      	ldrb	r3, [r7, #7]
 8002724:	4611      	mov	r1, r2
 8002726:	4618      	mov	r0, r3
 8002728:	f7ff fdb6 	bl	8002298 <I2Cx_ReadData>
 800272c:	4603      	mov	r3, r0
}
 800272e:	4618      	mov	r0, r3
 8002730:	3708      	adds	r7, #8
 8002732:	46bd      	mov	sp, r7
 8002734:	bd80      	pop	{r7, pc}

08002736 <IOE_ReadMultiple>:
  * @param  pBuffer: pointer to data buffer
  * @param  Length: length of the data
  * @retval 0 if no problems to read multiple data
  */
uint16_t IOE_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *pBuffer, uint16_t Length)
{
 8002736:	b580      	push	{r7, lr}
 8002738:	b082      	sub	sp, #8
 800273a:	af00      	add	r7, sp, #0
 800273c:	603a      	str	r2, [r7, #0]
 800273e:	461a      	mov	r2, r3
 8002740:	4603      	mov	r3, r0
 8002742:	71fb      	strb	r3, [r7, #7]
 8002744:	460b      	mov	r3, r1
 8002746:	71bb      	strb	r3, [r7, #6]
 8002748:	4613      	mov	r3, r2
 800274a:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadBuffer(Addr, Reg, pBuffer, Length);
 800274c:	88bb      	ldrh	r3, [r7, #4]
 800274e:	79b9      	ldrb	r1, [r7, #6]
 8002750:	79f8      	ldrb	r0, [r7, #7]
 8002752:	683a      	ldr	r2, [r7, #0]
 8002754:	f7ff fdcc 	bl	80022f0 <I2Cx_ReadBuffer>
 8002758:	4603      	mov	r3, r0
 800275a:	b29b      	uxth	r3, r3
}
 800275c:	4618      	mov	r0, r3
 800275e:	3708      	adds	r7, #8
 8002760:	46bd      	mov	sp, r7
 8002762:	bd80      	pop	{r7, pc}

08002764 <IOE_Delay>:
/**
  * @brief  IOE Delay.
  * @param  Delay in ms
  */
void IOE_Delay(uint32_t Delay)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	b082      	sub	sp, #8
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800276c:	6878      	ldr	r0, [r7, #4]
 800276e:	f001 f929 	bl	80039c4 <HAL_Delay>
}
 8002772:	bf00      	nop
 8002774:	3708      	adds	r7, #8
 8002776:	46bd      	mov	sp, r7
 8002778:	bd80      	pop	{r7, pc}
	...

0800277c <BSP_LCD_Init>:
/**
  * @brief  Initializes the LCD.
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{ 
 800277c:	b580      	push	{r7, lr}
 800277e:	af00      	add	r7, sp, #0
  /* PIN EXTC is not connected to VDD and then LCD_READ_ID4 is not accessible. */
  /* In this case, ReadID function is bypassed.*/  
  /*if(ili9341_drv.ReadID() == ILI9341_ID)*/

    /* LTDC Configuration ----------------------------------------------------*/
    LtdcHandler.Instance = LTDC;
 8002780:	4b2d      	ldr	r3, [pc, #180]	; (8002838 <BSP_LCD_Init+0xbc>)
 8002782:	4a2e      	ldr	r2, [pc, #184]	; (800283c <BSP_LCD_Init+0xc0>)
 8002784:	601a      	str	r2, [r3, #0]
          ActiveH=320 (323-2-2+1)
          VFP=4 (327-320-2-2+1)
      */
    
    /* Configure horizontal synchronization width */
    LtdcHandler.Init.HorizontalSync = ILI9341_HSYNC;
 8002786:	4b2c      	ldr	r3, [pc, #176]	; (8002838 <BSP_LCD_Init+0xbc>)
 8002788:	2209      	movs	r2, #9
 800278a:	615a      	str	r2, [r3, #20]
    /* Configure vertical synchronization height */
    LtdcHandler.Init.VerticalSync = ILI9341_VSYNC;
 800278c:	4b2a      	ldr	r3, [pc, #168]	; (8002838 <BSP_LCD_Init+0xbc>)
 800278e:	2201      	movs	r2, #1
 8002790:	619a      	str	r2, [r3, #24]
    /* Configure accumulated horizontal back porch */
    LtdcHandler.Init.AccumulatedHBP = ILI9341_HBP;
 8002792:	4b29      	ldr	r3, [pc, #164]	; (8002838 <BSP_LCD_Init+0xbc>)
 8002794:	221d      	movs	r2, #29
 8002796:	61da      	str	r2, [r3, #28]
    /* Configure accumulated vertical back porch */
    LtdcHandler.Init.AccumulatedVBP = ILI9341_VBP;
 8002798:	4b27      	ldr	r3, [pc, #156]	; (8002838 <BSP_LCD_Init+0xbc>)
 800279a:	2203      	movs	r2, #3
 800279c:	621a      	str	r2, [r3, #32]
    /* Configure accumulated active width */
    LtdcHandler.Init.AccumulatedActiveW = 269;
 800279e:	4b26      	ldr	r3, [pc, #152]	; (8002838 <BSP_LCD_Init+0xbc>)
 80027a0:	f240 120d 	movw	r2, #269	; 0x10d
 80027a4:	625a      	str	r2, [r3, #36]	; 0x24
    /* Configure accumulated active height */
    LtdcHandler.Init.AccumulatedActiveH = 323;
 80027a6:	4b24      	ldr	r3, [pc, #144]	; (8002838 <BSP_LCD_Init+0xbc>)
 80027a8:	f240 1243 	movw	r2, #323	; 0x143
 80027ac:	629a      	str	r2, [r3, #40]	; 0x28
    /* Configure total width */
    LtdcHandler.Init.TotalWidth = 279;
 80027ae:	4b22      	ldr	r3, [pc, #136]	; (8002838 <BSP_LCD_Init+0xbc>)
 80027b0:	f240 1217 	movw	r2, #279	; 0x117
 80027b4:	62da      	str	r2, [r3, #44]	; 0x2c
    /* Configure total height */
    LtdcHandler.Init.TotalHeigh = 327;
 80027b6:	4b20      	ldr	r3, [pc, #128]	; (8002838 <BSP_LCD_Init+0xbc>)
 80027b8:	f240 1247 	movw	r2, #327	; 0x147
 80027bc:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Configure R,G,B component values for LCD background color */
    LtdcHandler.Init.Backcolor.Red= 0;
 80027be:	4b1e      	ldr	r3, [pc, #120]	; (8002838 <BSP_LCD_Init+0xbc>)
 80027c0:	2200      	movs	r2, #0
 80027c2:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
    LtdcHandler.Init.Backcolor.Blue= 0;
 80027c6:	4b1c      	ldr	r3, [pc, #112]	; (8002838 <BSP_LCD_Init+0xbc>)
 80027c8:	2200      	movs	r2, #0
 80027ca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    LtdcHandler.Init.Backcolor.Green= 0;
 80027ce:	4b1a      	ldr	r3, [pc, #104]	; (8002838 <BSP_LCD_Init+0xbc>)
 80027d0:	2200      	movs	r2, #0
 80027d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    /* LCD clock configuration */
    /* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
    /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
    /* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/4 = 48 Mhz */
    /* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_8 = 48/4 = 6Mhz */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 80027d6:	4b1a      	ldr	r3, [pc, #104]	; (8002840 <BSP_LCD_Init+0xc4>)
 80027d8:	2208      	movs	r2, #8
 80027da:	601a      	str	r2, [r3, #0]
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 80027dc:	4b18      	ldr	r3, [pc, #96]	; (8002840 <BSP_LCD_Init+0xc4>)
 80027de:	22c0      	movs	r2, #192	; 0xc0
 80027e0:	611a      	str	r2, [r3, #16]
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 80027e2:	4b17      	ldr	r3, [pc, #92]	; (8002840 <BSP_LCD_Init+0xc4>)
 80027e4:	2204      	movs	r2, #4
 80027e6:	619a      	str	r2, [r3, #24]
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 80027e8:	4b15      	ldr	r3, [pc, #84]	; (8002840 <BSP_LCD_Init+0xc4>)
 80027ea:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80027ee:	625a      	str	r2, [r3, #36]	; 0x24
    HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct); 
 80027f0:	4813      	ldr	r0, [pc, #76]	; (8002840 <BSP_LCD_Init+0xc4>)
 80027f2:	f003 ffcb 	bl	800678c <HAL_RCCEx_PeriphCLKConfig>
    
    /* Polarity */
    LtdcHandler.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 80027f6:	4b10      	ldr	r3, [pc, #64]	; (8002838 <BSP_LCD_Init+0xbc>)
 80027f8:	2200      	movs	r2, #0
 80027fa:	605a      	str	r2, [r3, #4]
    LtdcHandler.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 80027fc:	4b0e      	ldr	r3, [pc, #56]	; (8002838 <BSP_LCD_Init+0xbc>)
 80027fe:	2200      	movs	r2, #0
 8002800:	609a      	str	r2, [r3, #8]
    LtdcHandler.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8002802:	4b0d      	ldr	r3, [pc, #52]	; (8002838 <BSP_LCD_Init+0xbc>)
 8002804:	2200      	movs	r2, #0
 8002806:	60da      	str	r2, [r3, #12]
    LtdcHandler.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8002808:	4b0b      	ldr	r3, [pc, #44]	; (8002838 <BSP_LCD_Init+0xbc>)
 800280a:	2200      	movs	r2, #0
 800280c:	611a      	str	r2, [r3, #16]
    
    BSP_LCD_MspInit();
 800280e:	f000 fb7d 	bl	8002f0c <BSP_LCD_MspInit>
    HAL_LTDC_Init(&LtdcHandler); 
 8002812:	4809      	ldr	r0, [pc, #36]	; (8002838 <BSP_LCD_Init+0xbc>)
 8002814:	f003 f866 	bl	80058e4 <HAL_LTDC_Init>
    
    /* Select the device */
    LcdDrv = &ili9341_drv;
 8002818:	4b0a      	ldr	r3, [pc, #40]	; (8002844 <BSP_LCD_Init+0xc8>)
 800281a:	4a0b      	ldr	r2, [pc, #44]	; (8002848 <BSP_LCD_Init+0xcc>)
 800281c:	601a      	str	r2, [r3, #0]

    /* LCD Init */	 
    LcdDrv->Init();
 800281e:	4b09      	ldr	r3, [pc, #36]	; (8002844 <BSP_LCD_Init+0xc8>)
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	4798      	blx	r3

    /* Initialize the SDRAM */
    BSP_SDRAM_Init();
 8002826:	f000 fd85 	bl	8003334 <BSP_SDRAM_Init>

    /* Initialize the font */
    BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 800282a:	4808      	ldr	r0, [pc, #32]	; (800284c <BSP_LCD_Init+0xd0>)
 800282c:	f000 f8ce 	bl	80029cc <BSP_LCD_SetFont>

  return LCD_OK;
 8002830:	2300      	movs	r3, #0
}  
 8002832:	4618      	mov	r0, r3
 8002834:	bd80      	pop	{r7, pc}
 8002836:	bf00      	nop
 8002838:	20000688 	.word	0x20000688
 800283c:	40016800 	.word	0x40016800
 8002840:	20000770 	.word	0x20000770
 8002844:	200007bc 	.word	0x200007bc
 8002848:	200002e0 	.word	0x200002e0
 800284c:	20000350 	.word	0x20000350

08002850 <BSP_LCD_GetXSize>:
/**
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
 8002850:	b580      	push	{r7, lr}
 8002852:	af00      	add	r7, sp, #0
  return LcdDrv->GetLcdPixelWidth();
 8002854:	4b03      	ldr	r3, [pc, #12]	; (8002864 <BSP_LCD_GetXSize+0x14>)
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800285a:	4798      	blx	r3
 800285c:	4603      	mov	r3, r0
}
 800285e:	4618      	mov	r0, r3
 8002860:	bd80      	pop	{r7, pc}
 8002862:	bf00      	nop
 8002864:	200007bc 	.word	0x200007bc

08002868 <BSP_LCD_GetYSize>:
/**
  * @brief  Gets the LCD Y size.  
  * @retval The used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
 8002868:	b580      	push	{r7, lr}
 800286a:	af00      	add	r7, sp, #0
  return LcdDrv->GetLcdPixelHeight();
 800286c:	4b03      	ldr	r3, [pc, #12]	; (800287c <BSP_LCD_GetYSize+0x14>)
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002872:	4798      	blx	r3
 8002874:	4603      	mov	r3, r0
}
 8002876:	4618      	mov	r0, r3
 8002878:	bd80      	pop	{r7, pc}
 800287a:	bf00      	nop
 800287c:	200007bc 	.word	0x200007bc

08002880 <BSP_LCD_LayerDefaultInit>:
  * @brief  Initializes the LCD layers.
  * @param  LayerIndex: the layer foreground or background. 
  * @param  FB_Address: the layer frame buffer.
  */
void BSP_LCD_LayerDefaultInit(uint16_t LayerIndex, uint32_t FB_Address)
{     
 8002880:	b580      	push	{r7, lr}
 8002882:	b090      	sub	sp, #64	; 0x40
 8002884:	af00      	add	r7, sp, #0
 8002886:	4603      	mov	r3, r0
 8002888:	6039      	str	r1, [r7, #0]
 800288a:	80fb      	strh	r3, [r7, #6]
  LCD_LayerCfgTypeDef   Layercfg;

 /* Layer Init */
  Layercfg.WindowX0 = 0;
 800288c:	2300      	movs	r3, #0
 800288e:	60fb      	str	r3, [r7, #12]
  Layercfg.WindowX1 = BSP_LCD_GetXSize();
 8002890:	f7ff ffde 	bl	8002850 <BSP_LCD_GetXSize>
 8002894:	4603      	mov	r3, r0
 8002896:	613b      	str	r3, [r7, #16]
  Layercfg.WindowY0 = 0;
 8002898:	2300      	movs	r3, #0
 800289a:	617b      	str	r3, [r7, #20]
  Layercfg.WindowY1 = BSP_LCD_GetYSize(); 
 800289c:	f7ff ffe4 	bl	8002868 <BSP_LCD_GetYSize>
 80028a0:	4603      	mov	r3, r0
 80028a2:	61bb      	str	r3, [r7, #24]
  Layercfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 80028a4:	2300      	movs	r3, #0
 80028a6:	61fb      	str	r3, [r7, #28]
  Layercfg.FBStartAdress = FB_Address;
 80028a8:	683b      	ldr	r3, [r7, #0]
 80028aa:	633b      	str	r3, [r7, #48]	; 0x30
  Layercfg.Alpha = 255;
 80028ac:	23ff      	movs	r3, #255	; 0xff
 80028ae:	623b      	str	r3, [r7, #32]
  Layercfg.Alpha0 = 0;
 80028b0:	2300      	movs	r3, #0
 80028b2:	627b      	str	r3, [r7, #36]	; 0x24
  Layercfg.Backcolor.Blue = 0;
 80028b4:	2300      	movs	r3, #0
 80028b6:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  Layercfg.Backcolor.Green = 0;
 80028ba:	2300      	movs	r3, #0
 80028bc:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  Layercfg.Backcolor.Red = 0;
 80028c0:	2300      	movs	r3, #0
 80028c2:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  Layercfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 80028c6:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80028ca:	62bb      	str	r3, [r7, #40]	; 0x28
  Layercfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 80028cc:	2307      	movs	r3, #7
 80028ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  Layercfg.ImageWidth = BSP_LCD_GetXSize();
 80028d0:	f7ff ffbe 	bl	8002850 <BSP_LCD_GetXSize>
 80028d4:	4603      	mov	r3, r0
 80028d6:	637b      	str	r3, [r7, #52]	; 0x34
  Layercfg.ImageHeight = BSP_LCD_GetYSize();
 80028d8:	f7ff ffc6 	bl	8002868 <BSP_LCD_GetYSize>
 80028dc:	4603      	mov	r3, r0
 80028de:	63bb      	str	r3, [r7, #56]	; 0x38
  
  HAL_LTDC_ConfigLayer(&LtdcHandler, &Layercfg, LayerIndex); 
 80028e0:	88fa      	ldrh	r2, [r7, #6]
 80028e2:	f107 030c 	add.w	r3, r7, #12
 80028e6:	4619      	mov	r1, r3
 80028e8:	4814      	ldr	r0, [pc, #80]	; (800293c <BSP_LCD_LayerDefaultInit+0xbc>)
 80028ea:	f003 f8d5 	bl	8005a98 <HAL_LTDC_ConfigLayer>

  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 80028ee:	88fa      	ldrh	r2, [r7, #6]
 80028f0:	4913      	ldr	r1, [pc, #76]	; (8002940 <BSP_LCD_LayerDefaultInit+0xc0>)
 80028f2:	4613      	mov	r3, r2
 80028f4:	005b      	lsls	r3, r3, #1
 80028f6:	4413      	add	r3, r2
 80028f8:	009b      	lsls	r3, r3, #2
 80028fa:	440b      	add	r3, r1
 80028fc:	3304      	adds	r3, #4
 80028fe:	f04f 32ff 	mov.w	r2, #4294967295
 8002902:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].pFont     = &Font24;
 8002904:	88fa      	ldrh	r2, [r7, #6]
 8002906:	490e      	ldr	r1, [pc, #56]	; (8002940 <BSP_LCD_LayerDefaultInit+0xc0>)
 8002908:	4613      	mov	r3, r2
 800290a:	005b      	lsls	r3, r3, #1
 800290c:	4413      	add	r3, r2
 800290e:	009b      	lsls	r3, r3, #2
 8002910:	440b      	add	r3, r1
 8002912:	3308      	adds	r3, #8
 8002914:	4a0b      	ldr	r2, [pc, #44]	; (8002944 <BSP_LCD_LayerDefaultInit+0xc4>)
 8002916:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK; 
 8002918:	88fa      	ldrh	r2, [r7, #6]
 800291a:	4909      	ldr	r1, [pc, #36]	; (8002940 <BSP_LCD_LayerDefaultInit+0xc0>)
 800291c:	4613      	mov	r3, r2
 800291e:	005b      	lsls	r3, r3, #1
 8002920:	4413      	add	r3, r2
 8002922:	009b      	lsls	r3, r3, #2
 8002924:	440b      	add	r3, r1
 8002926:	f04f 427f 	mov.w	r2, #4278190080	; 0xff000000
 800292a:	601a      	str	r2, [r3, #0]

  /* Dithering activation */
  HAL_LTDC_EnableDither(&LtdcHandler);
 800292c:	4803      	ldr	r0, [pc, #12]	; (800293c <BSP_LCD_LayerDefaultInit+0xbc>)
 800292e:	f003 f8f1 	bl	8005b14 <HAL_LTDC_EnableDither>
}
 8002932:	bf00      	nop
 8002934:	3740      	adds	r7, #64	; 0x40
 8002936:	46bd      	mov	sp, r7
 8002938:	bd80      	pop	{r7, pc}
 800293a:	bf00      	nop
 800293c:	20000688 	.word	0x20000688
 8002940:	200007a4 	.word	0x200007a4
 8002944:	20000350 	.word	0x20000350

08002948 <BSP_LCD_SelectLayer>:
/**
  * @brief  Selects the LCD Layer.
  * @param  LayerIndex: the Layer foreground or background.
  */
void BSP_LCD_SelectLayer(uint32_t LayerIndex)
{
 8002948:	b480      	push	{r7}
 800294a:	b083      	sub	sp, #12
 800294c:	af00      	add	r7, sp, #0
 800294e:	6078      	str	r0, [r7, #4]
  ActiveLayer = LayerIndex;
 8002950:	4a04      	ldr	r2, [pc, #16]	; (8002964 <BSP_LCD_SelectLayer+0x1c>)
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	6013      	str	r3, [r2, #0]
}
 8002956:	bf00      	nop
 8002958:	370c      	adds	r7, #12
 800295a:	46bd      	mov	sp, r7
 800295c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002960:	4770      	bx	lr
 8002962:	bf00      	nop
 8002964:	200007a0 	.word	0x200007a0

08002968 <BSP_LCD_SetTextColor>:
/**
  * @brief  Sets the Text color.
  * @param  Color: the Text color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetTextColor(uint32_t Color)
{
 8002968:	b480      	push	{r7}
 800296a:	b083      	sub	sp, #12
 800296c:	af00      	add	r7, sp, #0
 800296e:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].TextColor = Color;
 8002970:	4b07      	ldr	r3, [pc, #28]	; (8002990 <BSP_LCD_SetTextColor+0x28>)
 8002972:	681a      	ldr	r2, [r3, #0]
 8002974:	4907      	ldr	r1, [pc, #28]	; (8002994 <BSP_LCD_SetTextColor+0x2c>)
 8002976:	4613      	mov	r3, r2
 8002978:	005b      	lsls	r3, r3, #1
 800297a:	4413      	add	r3, r2
 800297c:	009b      	lsls	r3, r3, #2
 800297e:	440b      	add	r3, r1
 8002980:	687a      	ldr	r2, [r7, #4]
 8002982:	601a      	str	r2, [r3, #0]
}
 8002984:	bf00      	nop
 8002986:	370c      	adds	r7, #12
 8002988:	46bd      	mov	sp, r7
 800298a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298e:	4770      	bx	lr
 8002990:	200007a0 	.word	0x200007a0
 8002994:	200007a4 	.word	0x200007a4

08002998 <BSP_LCD_SetBackColor>:
/**
  * @brief  Sets the Background color.
  * @param  Color: the layer Background color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetBackColor(uint32_t Color)
{
 8002998:	b480      	push	{r7}
 800299a:	b083      	sub	sp, #12
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].BackColor = Color;
 80029a0:	4b08      	ldr	r3, [pc, #32]	; (80029c4 <BSP_LCD_SetBackColor+0x2c>)
 80029a2:	681a      	ldr	r2, [r3, #0]
 80029a4:	4908      	ldr	r1, [pc, #32]	; (80029c8 <BSP_LCD_SetBackColor+0x30>)
 80029a6:	4613      	mov	r3, r2
 80029a8:	005b      	lsls	r3, r3, #1
 80029aa:	4413      	add	r3, r2
 80029ac:	009b      	lsls	r3, r3, #2
 80029ae:	440b      	add	r3, r1
 80029b0:	3304      	adds	r3, #4
 80029b2:	687a      	ldr	r2, [r7, #4]
 80029b4:	601a      	str	r2, [r3, #0]
}
 80029b6:	bf00      	nop
 80029b8:	370c      	adds	r7, #12
 80029ba:	46bd      	mov	sp, r7
 80029bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c0:	4770      	bx	lr
 80029c2:	bf00      	nop
 80029c4:	200007a0 	.word	0x200007a0
 80029c8:	200007a4 	.word	0x200007a4

080029cc <BSP_LCD_SetFont>:
/**
  * @brief  Sets the Text Font.
  * @param  pFonts: the layer font to be used
  */
void BSP_LCD_SetFont(sFONT *pFonts)
{
 80029cc:	b480      	push	{r7}
 80029ce:	b083      	sub	sp, #12
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].pFont = pFonts;
 80029d4:	4b08      	ldr	r3, [pc, #32]	; (80029f8 <BSP_LCD_SetFont+0x2c>)
 80029d6:	681a      	ldr	r2, [r3, #0]
 80029d8:	4908      	ldr	r1, [pc, #32]	; (80029fc <BSP_LCD_SetFont+0x30>)
 80029da:	4613      	mov	r3, r2
 80029dc:	005b      	lsls	r3, r3, #1
 80029de:	4413      	add	r3, r2
 80029e0:	009b      	lsls	r3, r3, #2
 80029e2:	440b      	add	r3, r1
 80029e4:	3308      	adds	r3, #8
 80029e6:	687a      	ldr	r2, [r7, #4]
 80029e8:	601a      	str	r2, [r3, #0]
}
 80029ea:	bf00      	nop
 80029ec:	370c      	adds	r7, #12
 80029ee:	46bd      	mov	sp, r7
 80029f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f4:	4770      	bx	lr
 80029f6:	bf00      	nop
 80029f8:	200007a0 	.word	0x200007a0
 80029fc:	200007a4 	.word	0x200007a4

08002a00 <BSP_LCD_Clear>:
/**
  * @brief  Clears the hole LCD.
  * @param  Color: the color of the background
  */
void BSP_LCD_Clear(uint32_t Color)
{ 
 8002a00:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002a02:	b085      	sub	sp, #20
 8002a04:	af02      	add	r7, sp, #8
 8002a06:	6078      	str	r0, [r7, #4]
  /* Clear the LCD */ 
  FillBuffer(ActiveLayer, (uint32_t *)(LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 8002a08:	4b0f      	ldr	r3, [pc, #60]	; (8002a48 <BSP_LCD_Clear+0x48>)
 8002a0a:	681c      	ldr	r4, [r3, #0]
 8002a0c:	4b0e      	ldr	r3, [pc, #56]	; (8002a48 <BSP_LCD_Clear+0x48>)
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	4a0e      	ldr	r2, [pc, #56]	; (8002a4c <BSP_LCD_Clear+0x4c>)
 8002a12:	2134      	movs	r1, #52	; 0x34
 8002a14:	fb01 f303 	mul.w	r3, r1, r3
 8002a18:	4413      	add	r3, r2
 8002a1a:	335c      	adds	r3, #92	; 0x5c
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	461e      	mov	r6, r3
 8002a20:	f7ff ff16 	bl	8002850 <BSP_LCD_GetXSize>
 8002a24:	4605      	mov	r5, r0
 8002a26:	f7ff ff1f 	bl	8002868 <BSP_LCD_GetYSize>
 8002a2a:	4602      	mov	r2, r0
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	9301      	str	r3, [sp, #4]
 8002a30:	2300      	movs	r3, #0
 8002a32:	9300      	str	r3, [sp, #0]
 8002a34:	4613      	mov	r3, r2
 8002a36:	462a      	mov	r2, r5
 8002a38:	4631      	mov	r1, r6
 8002a3a:	4620      	mov	r0, r4
 8002a3c:	f000 fc42 	bl	80032c4 <FillBuffer>
}
 8002a40:	bf00      	nop
 8002a42:	370c      	adds	r7, #12
 8002a44:	46bd      	mov	sp, r7
 8002a46:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002a48:	200007a0 	.word	0x200007a0
 8002a4c:	20000688 	.word	0x20000688

08002a50 <BSP_LCD_DisplayChar>:
  * @param  Xpos: start column address
  * @param  Ypos: the Line where to display the character shape
  * @param  Ascii: character ascii code, must be between 0x20 and 0x7E
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 8002a50:	b590      	push	{r4, r7, lr}
 8002a52:	b083      	sub	sp, #12
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	4603      	mov	r3, r0
 8002a58:	80fb      	strh	r3, [r7, #6]
 8002a5a:	460b      	mov	r3, r1
 8002a5c:	80bb      	strh	r3, [r7, #4]
 8002a5e:	4613      	mov	r3, r2
 8002a60:	70fb      	strb	r3, [r7, #3]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8002a62:	4b1b      	ldr	r3, [pc, #108]	; (8002ad0 <BSP_LCD_DisplayChar+0x80>)
 8002a64:	681a      	ldr	r2, [r3, #0]
 8002a66:	491b      	ldr	r1, [pc, #108]	; (8002ad4 <BSP_LCD_DisplayChar+0x84>)
 8002a68:	4613      	mov	r3, r2
 8002a6a:	005b      	lsls	r3, r3, #1
 8002a6c:	4413      	add	r3, r2
 8002a6e:	009b      	lsls	r3, r3, #2
 8002a70:	440b      	add	r3, r1
 8002a72:	3308      	adds	r3, #8
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	6819      	ldr	r1, [r3, #0]
 8002a78:	78fb      	ldrb	r3, [r7, #3]
 8002a7a:	f1a3 0020 	sub.w	r0, r3, #32
              DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8002a7e:	4b14      	ldr	r3, [pc, #80]	; (8002ad0 <BSP_LCD_DisplayChar+0x80>)
 8002a80:	681a      	ldr	r2, [r3, #0]
 8002a82:	4c14      	ldr	r4, [pc, #80]	; (8002ad4 <BSP_LCD_DisplayChar+0x84>)
 8002a84:	4613      	mov	r3, r2
 8002a86:	005b      	lsls	r3, r3, #1
 8002a88:	4413      	add	r3, r2
 8002a8a:	009b      	lsls	r3, r3, #2
 8002a8c:	4423      	add	r3, r4
 8002a8e:	3308      	adds	r3, #8
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	88db      	ldrh	r3, [r3, #6]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8002a94:	fb03 f000 	mul.w	r0, r3, r0
              DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8002a98:	4b0d      	ldr	r3, [pc, #52]	; (8002ad0 <BSP_LCD_DisplayChar+0x80>)
 8002a9a:	681a      	ldr	r2, [r3, #0]
 8002a9c:	4c0d      	ldr	r4, [pc, #52]	; (8002ad4 <BSP_LCD_DisplayChar+0x84>)
 8002a9e:	4613      	mov	r3, r2
 8002aa0:	005b      	lsls	r3, r3, #1
 8002aa2:	4413      	add	r3, r2
 8002aa4:	009b      	lsls	r3, r3, #2
 8002aa6:	4423      	add	r3, r4
 8002aa8:	3308      	adds	r3, #8
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	889b      	ldrh	r3, [r3, #4]
 8002aae:	3307      	adds	r3, #7
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	da00      	bge.n	8002ab6 <BSP_LCD_DisplayChar+0x66>
 8002ab4:	3307      	adds	r3, #7
 8002ab6:	10db      	asrs	r3, r3, #3
 8002ab8:	fb00 f303 	mul.w	r3, r0, r3
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8002abc:	18ca      	adds	r2, r1, r3
 8002abe:	88b9      	ldrh	r1, [r7, #4]
 8002ac0:	88fb      	ldrh	r3, [r7, #6]
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	f000 fb44 	bl	8003150 <DrawChar>
}
 8002ac8:	bf00      	nop
 8002aca:	370c      	adds	r7, #12
 8002acc:	46bd      	mov	sp, r7
 8002ace:	bd90      	pop	{r4, r7, pc}
 8002ad0:	200007a0 	.word	0x200007a0
 8002ad4:	200007a4 	.word	0x200007a4

08002ad8 <BSP_LCD_DisplayStringAt>:
  *                @arg CENTER_MODE 
  *                @arg RIGHT_MODE
  *                @arg LEFT_MODE   
  */
void BSP_LCD_DisplayStringAt(uint16_t X, uint16_t Y, uint8_t *pText, Text_AlignModeTypdef mode)
{
 8002ad8:	b5b0      	push	{r4, r5, r7, lr}
 8002ada:	b088      	sub	sp, #32
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	60ba      	str	r2, [r7, #8]
 8002ae0:	461a      	mov	r2, r3
 8002ae2:	4603      	mov	r3, r0
 8002ae4:	81fb      	strh	r3, [r7, #14]
 8002ae6:	460b      	mov	r3, r1
 8002ae8:	81bb      	strh	r3, [r7, #12]
 8002aea:	4613      	mov	r3, r2
 8002aec:	71fb      	strb	r3, [r7, #7]
  uint16_t refcolumn = 1, i = 0;
 8002aee:	2301      	movs	r3, #1
 8002af0:	83fb      	strh	r3, [r7, #30]
 8002af2:	2300      	movs	r3, #0
 8002af4:	83bb      	strh	r3, [r7, #28]
  uint32_t size = 0, xsize = 0; 
 8002af6:	2300      	movs	r3, #0
 8002af8:	61bb      	str	r3, [r7, #24]
 8002afa:	2300      	movs	r3, #0
 8002afc:	613b      	str	r3, [r7, #16]
  uint8_t  *ptr = pText;
 8002afe:	68bb      	ldr	r3, [r7, #8]
 8002b00:	617b      	str	r3, [r7, #20]
  
  /* Get the text size */
  while (*ptr++) size ++ ;
 8002b02:	e002      	b.n	8002b0a <BSP_LCD_DisplayStringAt+0x32>
 8002b04:	69bb      	ldr	r3, [r7, #24]
 8002b06:	3301      	adds	r3, #1
 8002b08:	61bb      	str	r3, [r7, #24]
 8002b0a:	697b      	ldr	r3, [r7, #20]
 8002b0c:	1c5a      	adds	r2, r3, #1
 8002b0e:	617a      	str	r2, [r7, #20]
 8002b10:	781b      	ldrb	r3, [r3, #0]
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d1f6      	bne.n	8002b04 <BSP_LCD_DisplayStringAt+0x2c>
  
  /* Characters number per line */
  xsize = (BSP_LCD_GetXSize()/DrawProp[ActiveLayer].pFont->Width);
 8002b16:	f7ff fe9b 	bl	8002850 <BSP_LCD_GetXSize>
 8002b1a:	4601      	mov	r1, r0
 8002b1c:	4b4b      	ldr	r3, [pc, #300]	; (8002c4c <BSP_LCD_DisplayStringAt+0x174>)
 8002b1e:	681a      	ldr	r2, [r3, #0]
 8002b20:	484b      	ldr	r0, [pc, #300]	; (8002c50 <BSP_LCD_DisplayStringAt+0x178>)
 8002b22:	4613      	mov	r3, r2
 8002b24:	005b      	lsls	r3, r3, #1
 8002b26:	4413      	add	r3, r2
 8002b28:	009b      	lsls	r3, r3, #2
 8002b2a:	4403      	add	r3, r0
 8002b2c:	3308      	adds	r3, #8
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	889b      	ldrh	r3, [r3, #4]
 8002b32:	fbb1 f3f3 	udiv	r3, r1, r3
 8002b36:	613b      	str	r3, [r7, #16]
  
  switch (mode)
 8002b38:	79fb      	ldrb	r3, [r7, #7]
 8002b3a:	2b03      	cmp	r3, #3
 8002b3c:	d01c      	beq.n	8002b78 <BSP_LCD_DisplayStringAt+0xa0>
 8002b3e:	2b03      	cmp	r3, #3
 8002b40:	dc33      	bgt.n	8002baa <BSP_LCD_DisplayStringAt+0xd2>
 8002b42:	2b01      	cmp	r3, #1
 8002b44:	d002      	beq.n	8002b4c <BSP_LCD_DisplayStringAt+0x74>
 8002b46:	2b02      	cmp	r3, #2
 8002b48:	d019      	beq.n	8002b7e <BSP_LCD_DisplayStringAt+0xa6>
 8002b4a:	e02e      	b.n	8002baa <BSP_LCD_DisplayStringAt+0xd2>
  {
  case CENTER_MODE:
    {
      refcolumn = X+ ((xsize - size)* DrawProp[ActiveLayer].pFont->Width) / 2;
 8002b4c:	693a      	ldr	r2, [r7, #16]
 8002b4e:	69bb      	ldr	r3, [r7, #24]
 8002b50:	1ad1      	subs	r1, r2, r3
 8002b52:	4b3e      	ldr	r3, [pc, #248]	; (8002c4c <BSP_LCD_DisplayStringAt+0x174>)
 8002b54:	681a      	ldr	r2, [r3, #0]
 8002b56:	483e      	ldr	r0, [pc, #248]	; (8002c50 <BSP_LCD_DisplayStringAt+0x178>)
 8002b58:	4613      	mov	r3, r2
 8002b5a:	005b      	lsls	r3, r3, #1
 8002b5c:	4413      	add	r3, r2
 8002b5e:	009b      	lsls	r3, r3, #2
 8002b60:	4403      	add	r3, r0
 8002b62:	3308      	adds	r3, #8
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	889b      	ldrh	r3, [r3, #4]
 8002b68:	fb01 f303 	mul.w	r3, r1, r3
 8002b6c:	085b      	lsrs	r3, r3, #1
 8002b6e:	b29a      	uxth	r2, r3
 8002b70:	89fb      	ldrh	r3, [r7, #14]
 8002b72:	4413      	add	r3, r2
 8002b74:	83fb      	strh	r3, [r7, #30]
      break;
 8002b76:	e01b      	b.n	8002bb0 <BSP_LCD_DisplayStringAt+0xd8>
    }
  case LEFT_MODE:
    {
      refcolumn = X;
 8002b78:	89fb      	ldrh	r3, [r7, #14]
 8002b7a:	83fb      	strh	r3, [r7, #30]
      break;
 8002b7c:	e018      	b.n	8002bb0 <BSP_LCD_DisplayStringAt+0xd8>
    }
  case RIGHT_MODE:
    {
      refcolumn = X + ((xsize - size)*DrawProp[ActiveLayer].pFont->Width);
 8002b7e:	693a      	ldr	r2, [r7, #16]
 8002b80:	69bb      	ldr	r3, [r7, #24]
 8002b82:	1ad3      	subs	r3, r2, r3
 8002b84:	b299      	uxth	r1, r3
 8002b86:	4b31      	ldr	r3, [pc, #196]	; (8002c4c <BSP_LCD_DisplayStringAt+0x174>)
 8002b88:	681a      	ldr	r2, [r3, #0]
 8002b8a:	4831      	ldr	r0, [pc, #196]	; (8002c50 <BSP_LCD_DisplayStringAt+0x178>)
 8002b8c:	4613      	mov	r3, r2
 8002b8e:	005b      	lsls	r3, r3, #1
 8002b90:	4413      	add	r3, r2
 8002b92:	009b      	lsls	r3, r3, #2
 8002b94:	4403      	add	r3, r0
 8002b96:	3308      	adds	r3, #8
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	889b      	ldrh	r3, [r3, #4]
 8002b9c:	fb11 f303 	smulbb	r3, r1, r3
 8002ba0:	b29a      	uxth	r2, r3
 8002ba2:	89fb      	ldrh	r3, [r7, #14]
 8002ba4:	4413      	add	r3, r2
 8002ba6:	83fb      	strh	r3, [r7, #30]
      break;
 8002ba8:	e002      	b.n	8002bb0 <BSP_LCD_DisplayStringAt+0xd8>
    }
  default:
    {
      refcolumn = X;
 8002baa:	89fb      	ldrh	r3, [r7, #14]
 8002bac:	83fb      	strh	r3, [r7, #30]
      break;
 8002bae:	bf00      	nop
    }
  }

  /* Send the string character by character on LCD */
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 8002bb0:	e01a      	b.n	8002be8 <BSP_LCD_DisplayStringAt+0x110>
  {
    /* Display one character on LCD */
    BSP_LCD_DisplayChar(refcolumn, Y, *pText);
 8002bb2:	68bb      	ldr	r3, [r7, #8]
 8002bb4:	781a      	ldrb	r2, [r3, #0]
 8002bb6:	89b9      	ldrh	r1, [r7, #12]
 8002bb8:	8bfb      	ldrh	r3, [r7, #30]
 8002bba:	4618      	mov	r0, r3
 8002bbc:	f7ff ff48 	bl	8002a50 <BSP_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    refcolumn += DrawProp[ActiveLayer].pFont->Width;
 8002bc0:	4b22      	ldr	r3, [pc, #136]	; (8002c4c <BSP_LCD_DisplayStringAt+0x174>)
 8002bc2:	681a      	ldr	r2, [r3, #0]
 8002bc4:	4922      	ldr	r1, [pc, #136]	; (8002c50 <BSP_LCD_DisplayStringAt+0x178>)
 8002bc6:	4613      	mov	r3, r2
 8002bc8:	005b      	lsls	r3, r3, #1
 8002bca:	4413      	add	r3, r2
 8002bcc:	009b      	lsls	r3, r3, #2
 8002bce:	440b      	add	r3, r1
 8002bd0:	3308      	adds	r3, #8
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	889a      	ldrh	r2, [r3, #4]
 8002bd6:	8bfb      	ldrh	r3, [r7, #30]
 8002bd8:	4413      	add	r3, r2
 8002bda:	83fb      	strh	r3, [r7, #30]
    /* Point on the next character */
    pText++;
 8002bdc:	68bb      	ldr	r3, [r7, #8]
 8002bde:	3301      	adds	r3, #1
 8002be0:	60bb      	str	r3, [r7, #8]
    i++;
 8002be2:	8bbb      	ldrh	r3, [r7, #28]
 8002be4:	3301      	adds	r3, #1
 8002be6:	83bb      	strh	r3, [r7, #28]
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 8002be8:	68bb      	ldr	r3, [r7, #8]
 8002bea:	781b      	ldrb	r3, [r3, #0]
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	bf14      	ite	ne
 8002bf0:	2301      	movne	r3, #1
 8002bf2:	2300      	moveq	r3, #0
 8002bf4:	b2dc      	uxtb	r4, r3
 8002bf6:	f7ff fe2b 	bl	8002850 <BSP_LCD_GetXSize>
 8002bfa:	8bb9      	ldrh	r1, [r7, #28]
 8002bfc:	4b13      	ldr	r3, [pc, #76]	; (8002c4c <BSP_LCD_DisplayStringAt+0x174>)
 8002bfe:	681a      	ldr	r2, [r3, #0]
 8002c00:	4d13      	ldr	r5, [pc, #76]	; (8002c50 <BSP_LCD_DisplayStringAt+0x178>)
 8002c02:	4613      	mov	r3, r2
 8002c04:	005b      	lsls	r3, r3, #1
 8002c06:	4413      	add	r3, r2
 8002c08:	009b      	lsls	r3, r3, #2
 8002c0a:	442b      	add	r3, r5
 8002c0c:	3308      	adds	r3, #8
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	889b      	ldrh	r3, [r3, #4]
 8002c12:	fb01 f303 	mul.w	r3, r1, r3
 8002c16:	1ac3      	subs	r3, r0, r3
 8002c18:	b299      	uxth	r1, r3
 8002c1a:	4b0c      	ldr	r3, [pc, #48]	; (8002c4c <BSP_LCD_DisplayStringAt+0x174>)
 8002c1c:	681a      	ldr	r2, [r3, #0]
 8002c1e:	480c      	ldr	r0, [pc, #48]	; (8002c50 <BSP_LCD_DisplayStringAt+0x178>)
 8002c20:	4613      	mov	r3, r2
 8002c22:	005b      	lsls	r3, r3, #1
 8002c24:	4413      	add	r3, r2
 8002c26:	009b      	lsls	r3, r3, #2
 8002c28:	4403      	add	r3, r0
 8002c2a:	3308      	adds	r3, #8
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	889b      	ldrh	r3, [r3, #4]
 8002c30:	4299      	cmp	r1, r3
 8002c32:	bf2c      	ite	cs
 8002c34:	2301      	movcs	r3, #1
 8002c36:	2300      	movcc	r3, #0
 8002c38:	b2db      	uxtb	r3, r3
 8002c3a:	4023      	ands	r3, r4
 8002c3c:	b2db      	uxtb	r3, r3
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d1b7      	bne.n	8002bb2 <BSP_LCD_DisplayStringAt+0xda>
  }  
}
 8002c42:	bf00      	nop
 8002c44:	bf00      	nop
 8002c46:	3720      	adds	r7, #32
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	bdb0      	pop	{r4, r5, r7, pc}
 8002c4c:	200007a0 	.word	0x200007a0
 8002c50:	200007a4 	.word	0x200007a4

08002c54 <BSP_LCD_DrawLine>:
  * @param  Y1: the point 1 Y position
  * @param  X2: the point 2 X position
  * @param  Y2: the point 2 Y position
  */
void BSP_LCD_DrawLine(uint16_t X1, uint16_t Y1, uint16_t X2, uint16_t Y2)
{
 8002c54:	b590      	push	{r4, r7, lr}
 8002c56:	b08b      	sub	sp, #44	; 0x2c
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	4604      	mov	r4, r0
 8002c5c:	4608      	mov	r0, r1
 8002c5e:	4611      	mov	r1, r2
 8002c60:	461a      	mov	r2, r3
 8002c62:	4623      	mov	r3, r4
 8002c64:	80fb      	strh	r3, [r7, #6]
 8002c66:	4603      	mov	r3, r0
 8002c68:	80bb      	strh	r3, [r7, #4]
 8002c6a:	460b      	mov	r3, r1
 8002c6c:	807b      	strh	r3, [r7, #2]
 8002c6e:	4613      	mov	r3, r2
 8002c70:	803b      	strh	r3, [r7, #0]
  int16_t deltax = 0, deltay = 0, x = 0, y = 0, xinc1 = 0, xinc2 = 0, 
 8002c72:	2300      	movs	r3, #0
 8002c74:	823b      	strh	r3, [r7, #16]
 8002c76:	2300      	movs	r3, #0
 8002c78:	81fb      	strh	r3, [r7, #14]
 8002c7a:	2300      	movs	r3, #0
 8002c7c:	84fb      	strh	r3, [r7, #38]	; 0x26
 8002c7e:	2300      	movs	r3, #0
 8002c80:	84bb      	strh	r3, [r7, #36]	; 0x24
 8002c82:	2300      	movs	r3, #0
 8002c84:	847b      	strh	r3, [r7, #34]	; 0x22
 8002c86:	2300      	movs	r3, #0
 8002c88:	843b      	strh	r3, [r7, #32]
  yinc1 = 0, yinc2 = 0, den = 0, num = 0, numadd = 0, numpixels = 0, 
 8002c8a:	2300      	movs	r3, #0
 8002c8c:	83fb      	strh	r3, [r7, #30]
 8002c8e:	2300      	movs	r3, #0
 8002c90:	83bb      	strh	r3, [r7, #28]
 8002c92:	2300      	movs	r3, #0
 8002c94:	837b      	strh	r3, [r7, #26]
 8002c96:	2300      	movs	r3, #0
 8002c98:	833b      	strh	r3, [r7, #24]
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	82fb      	strh	r3, [r7, #22]
 8002c9e:	2300      	movs	r3, #0
 8002ca0:	82bb      	strh	r3, [r7, #20]
  curpixel = 0;
 8002ca2:	2300      	movs	r3, #0
 8002ca4:	827b      	strh	r3, [r7, #18]
  
  deltax = ABS(X2 - X1);        /* The difference between the x's */
 8002ca6:	887a      	ldrh	r2, [r7, #2]
 8002ca8:	88fb      	ldrh	r3, [r7, #6]
 8002caa:	1ad3      	subs	r3, r2, r3
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	bfb8      	it	lt
 8002cb0:	425b      	neglt	r3, r3
 8002cb2:	823b      	strh	r3, [r7, #16]
  deltay = ABS(Y2 - Y1);        /* The difference between the y's */
 8002cb4:	883a      	ldrh	r2, [r7, #0]
 8002cb6:	88bb      	ldrh	r3, [r7, #4]
 8002cb8:	1ad3      	subs	r3, r2, r3
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	bfb8      	it	lt
 8002cbe:	425b      	neglt	r3, r3
 8002cc0:	81fb      	strh	r3, [r7, #14]
  x = X1;                       /* Start x off at the first pixel */
 8002cc2:	88fb      	ldrh	r3, [r7, #6]
 8002cc4:	84fb      	strh	r3, [r7, #38]	; 0x26
  y = Y1;                       /* Start y off at the first pixel */
 8002cc6:	88bb      	ldrh	r3, [r7, #4]
 8002cc8:	84bb      	strh	r3, [r7, #36]	; 0x24
  
  if (X2 >= X1)                 /* The x-values are increasing */
 8002cca:	887a      	ldrh	r2, [r7, #2]
 8002ccc:	88fb      	ldrh	r3, [r7, #6]
 8002cce:	429a      	cmp	r2, r3
 8002cd0:	d304      	bcc.n	8002cdc <BSP_LCD_DrawLine+0x88>
  {
    xinc1 = 1;
 8002cd2:	2301      	movs	r3, #1
 8002cd4:	847b      	strh	r3, [r7, #34]	; 0x22
    xinc2 = 1;
 8002cd6:	2301      	movs	r3, #1
 8002cd8:	843b      	strh	r3, [r7, #32]
 8002cda:	e005      	b.n	8002ce8 <BSP_LCD_DrawLine+0x94>
  }
  else                          /* The x-values are decreasing */
  {
    xinc1 = -1;
 8002cdc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002ce0:	847b      	strh	r3, [r7, #34]	; 0x22
    xinc2 = -1;
 8002ce2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002ce6:	843b      	strh	r3, [r7, #32]
  }
  
  if (Y2 >= Y1)                 /* The y-values are increasing */
 8002ce8:	883a      	ldrh	r2, [r7, #0]
 8002cea:	88bb      	ldrh	r3, [r7, #4]
 8002cec:	429a      	cmp	r2, r3
 8002cee:	d304      	bcc.n	8002cfa <BSP_LCD_DrawLine+0xa6>
  {
    yinc1 = 1;
 8002cf0:	2301      	movs	r3, #1
 8002cf2:	83fb      	strh	r3, [r7, #30]
    yinc2 = 1;
 8002cf4:	2301      	movs	r3, #1
 8002cf6:	83bb      	strh	r3, [r7, #28]
 8002cf8:	e005      	b.n	8002d06 <BSP_LCD_DrawLine+0xb2>
  }
  else                          /* The y-values are decreasing */
  {
    yinc1 = -1;
 8002cfa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002cfe:	83fb      	strh	r3, [r7, #30]
    yinc2 = -1;
 8002d00:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002d04:	83bb      	strh	r3, [r7, #28]
  }
  
  if (deltax >= deltay)         /* There is at least one x-value for every y-value */
 8002d06:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8002d0a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002d0e:	429a      	cmp	r2, r3
 8002d10:	db10      	blt.n	8002d34 <BSP_LCD_DrawLine+0xe0>
  {
    xinc1 = 0;                  /* Don't change the x when numerator >= denominator */
 8002d12:	2300      	movs	r3, #0
 8002d14:	847b      	strh	r3, [r7, #34]	; 0x22
    yinc2 = 0;                  /* Don't change the y for every iteration */
 8002d16:	2300      	movs	r3, #0
 8002d18:	83bb      	strh	r3, [r7, #28]
    den = deltax;
 8002d1a:	8a3b      	ldrh	r3, [r7, #16]
 8002d1c:	837b      	strh	r3, [r7, #26]
    num = deltax / 2;
 8002d1e:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8002d22:	0fda      	lsrs	r2, r3, #31
 8002d24:	4413      	add	r3, r2
 8002d26:	105b      	asrs	r3, r3, #1
 8002d28:	833b      	strh	r3, [r7, #24]
    numadd = deltay;
 8002d2a:	89fb      	ldrh	r3, [r7, #14]
 8002d2c:	82fb      	strh	r3, [r7, #22]
    numpixels = deltax;         /* There are more x-values than y-values */
 8002d2e:	8a3b      	ldrh	r3, [r7, #16]
 8002d30:	82bb      	strh	r3, [r7, #20]
 8002d32:	e00f      	b.n	8002d54 <BSP_LCD_DrawLine+0x100>
  }
  else                          /* There is at least one y-value for every x-value */
  {
    xinc2 = 0;                  /* Don't change the x for every iteration */
 8002d34:	2300      	movs	r3, #0
 8002d36:	843b      	strh	r3, [r7, #32]
    yinc1 = 0;                  /* Don't change the y when numerator >= denominator */
 8002d38:	2300      	movs	r3, #0
 8002d3a:	83fb      	strh	r3, [r7, #30]
    den = deltay;
 8002d3c:	89fb      	ldrh	r3, [r7, #14]
 8002d3e:	837b      	strh	r3, [r7, #26]
    num = deltay / 2;
 8002d40:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002d44:	0fda      	lsrs	r2, r3, #31
 8002d46:	4413      	add	r3, r2
 8002d48:	105b      	asrs	r3, r3, #1
 8002d4a:	833b      	strh	r3, [r7, #24]
    numadd = deltax;
 8002d4c:	8a3b      	ldrh	r3, [r7, #16]
 8002d4e:	82fb      	strh	r3, [r7, #22]
    numpixels = deltay;         /* There are more y-values than x-values */
 8002d50:	89fb      	ldrh	r3, [r7, #14]
 8002d52:	82bb      	strh	r3, [r7, #20]
  }
  
  for (curpixel = 0; curpixel <= numpixels; curpixel++)
 8002d54:	2300      	movs	r3, #0
 8002d56:	827b      	strh	r3, [r7, #18]
 8002d58:	e037      	b.n	8002dca <BSP_LCD_DrawLine+0x176>
  {
    BSP_LCD_DrawPixel(x, y, DrawProp[ActiveLayer].TextColor);   /* Draw the current pixel */
 8002d5a:	8cf8      	ldrh	r0, [r7, #38]	; 0x26
 8002d5c:	8cb9      	ldrh	r1, [r7, #36]	; 0x24
 8002d5e:	4b20      	ldr	r3, [pc, #128]	; (8002de0 <BSP_LCD_DrawLine+0x18c>)
 8002d60:	681a      	ldr	r2, [r3, #0]
 8002d62:	4c20      	ldr	r4, [pc, #128]	; (8002de4 <BSP_LCD_DrawLine+0x190>)
 8002d64:	4613      	mov	r3, r2
 8002d66:	005b      	lsls	r3, r3, #1
 8002d68:	4413      	add	r3, r2
 8002d6a:	009b      	lsls	r3, r3, #2
 8002d6c:	4423      	add	r3, r4
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	461a      	mov	r2, r3
 8002d72:	f000 f9a1 	bl	80030b8 <BSP_LCD_DrawPixel>
    num += numadd;                            /* Increase the numerator by the top of the fraction */
 8002d76:	8b3a      	ldrh	r2, [r7, #24]
 8002d78:	8afb      	ldrh	r3, [r7, #22]
 8002d7a:	4413      	add	r3, r2
 8002d7c:	b29b      	uxth	r3, r3
 8002d7e:	833b      	strh	r3, [r7, #24]
    if (num >= den)                           /* Check if numerator >= denominator */
 8002d80:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8002d84:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8002d88:	429a      	cmp	r2, r3
 8002d8a:	db0e      	blt.n	8002daa <BSP_LCD_DrawLine+0x156>
    {
      num -= den;                             /* Calculate the new numerator value */
 8002d8c:	8b3a      	ldrh	r2, [r7, #24]
 8002d8e:	8b7b      	ldrh	r3, [r7, #26]
 8002d90:	1ad3      	subs	r3, r2, r3
 8002d92:	b29b      	uxth	r3, r3
 8002d94:	833b      	strh	r3, [r7, #24]
      x += xinc1;                             /* Change the x as appropriate */
 8002d96:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8002d98:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8002d9a:	4413      	add	r3, r2
 8002d9c:	b29b      	uxth	r3, r3
 8002d9e:	84fb      	strh	r3, [r7, #38]	; 0x26
      y += yinc1;                             /* Change the y as appropriate */
 8002da0:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002da2:	8bfb      	ldrh	r3, [r7, #30]
 8002da4:	4413      	add	r3, r2
 8002da6:	b29b      	uxth	r3, r3
 8002da8:	84bb      	strh	r3, [r7, #36]	; 0x24
    }
    x += xinc2;                               /* Change the x as appropriate */
 8002daa:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8002dac:	8c3b      	ldrh	r3, [r7, #32]
 8002dae:	4413      	add	r3, r2
 8002db0:	b29b      	uxth	r3, r3
 8002db2:	84fb      	strh	r3, [r7, #38]	; 0x26
    y += yinc2;                               /* Change the y as appropriate */
 8002db4:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002db6:	8bbb      	ldrh	r3, [r7, #28]
 8002db8:	4413      	add	r3, r2
 8002dba:	b29b      	uxth	r3, r3
 8002dbc:	84bb      	strh	r3, [r7, #36]	; 0x24
  for (curpixel = 0; curpixel <= numpixels; curpixel++)
 8002dbe:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8002dc2:	b29b      	uxth	r3, r3
 8002dc4:	3301      	adds	r3, #1
 8002dc6:	b29b      	uxth	r3, r3
 8002dc8:	827b      	strh	r3, [r7, #18]
 8002dca:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8002dce:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8002dd2:	429a      	cmp	r2, r3
 8002dd4:	ddc1      	ble.n	8002d5a <BSP_LCD_DrawLine+0x106>
  }
}
 8002dd6:	bf00      	nop
 8002dd8:	bf00      	nop
 8002dda:	372c      	adds	r7, #44	; 0x2c
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	bd90      	pop	{r4, r7, pc}
 8002de0:	200007a0 	.word	0x200007a0
 8002de4:	200007a4 	.word	0x200007a4

08002de8 <BSP_LCD_FillRect>:
  * @param  Height: rectangle height
  * @param  Width: rectangle width
  * @attention when flippedLcd is true, the LCD orientation is rotated by 180°
  */
void BSP_LCD_FillRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 8002de8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002dec:	b086      	sub	sp, #24
 8002dee:	af02      	add	r7, sp, #8
 8002df0:	4604      	mov	r4, r0
 8002df2:	4608      	mov	r0, r1
 8002df4:	4611      	mov	r1, r2
 8002df6:	461a      	mov	r2, r3
 8002df8:	4623      	mov	r3, r4
 8002dfa:	80fb      	strh	r3, [r7, #6]
 8002dfc:	4603      	mov	r3, r0
 8002dfe:	80bb      	strh	r3, [r7, #4]
 8002e00:	460b      	mov	r3, r1
 8002e02:	807b      	strh	r3, [r7, #2]
 8002e04:	4613      	mov	r3, r2
 8002e06:	803b      	strh	r3, [r7, #0]
  uint32_t xaddress = 0;
 8002e08:	2300      	movs	r3, #0
 8002e0a:	60fb      	str	r3, [r7, #12]

  /* Set the text color */
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 8002e0c:	4b33      	ldr	r3, [pc, #204]	; (8002edc <BSP_LCD_FillRect+0xf4>)
 8002e0e:	681a      	ldr	r2, [r3, #0]
 8002e10:	4933      	ldr	r1, [pc, #204]	; (8002ee0 <BSP_LCD_FillRect+0xf8>)
 8002e12:	4613      	mov	r3, r2
 8002e14:	005b      	lsls	r3, r3, #1
 8002e16:	4413      	add	r3, r2
 8002e18:	009b      	lsls	r3, r3, #2
 8002e1a:	440b      	add	r3, r1
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	4618      	mov	r0, r3
 8002e20:	f7ff fda2 	bl	8002968 <BSP_LCD_SetTextColor>

  /* Get the rectangle start address */

  if (flippedLcd)
 8002e24:	4b2f      	ldr	r3, [pc, #188]	; (8002ee4 <BSP_LCD_FillRect+0xfc>)
 8002e26:	781b      	ldrb	r3, [r3, #0]
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d022      	beq.n	8002e72 <BSP_LCD_FillRect+0x8a>
  {
	  xaddress = (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4 * (-BSP_LCD_GetXSize()*(Ypos+Height) - (Xpos+Width) +BSP_LCD_GetXSize()*BSP_LCD_GetYSize()); //Rotate by 180°
 8002e2c:	4b2b      	ldr	r3, [pc, #172]	; (8002edc <BSP_LCD_FillRect+0xf4>)
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	4a2d      	ldr	r2, [pc, #180]	; (8002ee8 <BSP_LCD_FillRect+0x100>)
 8002e32:	2134      	movs	r1, #52	; 0x34
 8002e34:	fb01 f303 	mul.w	r3, r1, r3
 8002e38:	4413      	add	r3, r2
 8002e3a:	335c      	adds	r3, #92	; 0x5c
 8002e3c:	681c      	ldr	r4, [r3, #0]
 8002e3e:	f7ff fd07 	bl	8002850 <BSP_LCD_GetXSize>
 8002e42:	4603      	mov	r3, r0
 8002e44:	425b      	negs	r3, r3
 8002e46:	88b9      	ldrh	r1, [r7, #4]
 8002e48:	883a      	ldrh	r2, [r7, #0]
 8002e4a:	440a      	add	r2, r1
 8002e4c:	fb02 f503 	mul.w	r5, r2, r3
 8002e50:	f7ff fcfe 	bl	8002850 <BSP_LCD_GetXSize>
 8002e54:	4606      	mov	r6, r0
 8002e56:	f7ff fd07 	bl	8002868 <BSP_LCD_GetYSize>
 8002e5a:	4603      	mov	r3, r0
 8002e5c:	fb06 f303 	mul.w	r3, r6, r3
 8002e60:	442b      	add	r3, r5
 8002e62:	88f9      	ldrh	r1, [r7, #6]
 8002e64:	887a      	ldrh	r2, [r7, #2]
 8002e66:	440a      	add	r2, r1
 8002e68:	1a9b      	subs	r3, r3, r2
 8002e6a:	009b      	lsls	r3, r3, #2
 8002e6c:	4423      	add	r3, r4
 8002e6e:	60fb      	str	r3, [r7, #12]
 8002e70:	e013      	b.n	8002e9a <BSP_LCD_FillRect+0xb2>
   }
  else {
	  xaddress = (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8002e72:	4b1a      	ldr	r3, [pc, #104]	; (8002edc <BSP_LCD_FillRect+0xf4>)
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	4a1c      	ldr	r2, [pc, #112]	; (8002ee8 <BSP_LCD_FillRect+0x100>)
 8002e78:	2134      	movs	r1, #52	; 0x34
 8002e7a:	fb01 f303 	mul.w	r3, r1, r3
 8002e7e:	4413      	add	r3, r2
 8002e80:	335c      	adds	r3, #92	; 0x5c
 8002e82:	681c      	ldr	r4, [r3, #0]
 8002e84:	f7ff fce4 	bl	8002850 <BSP_LCD_GetXSize>
 8002e88:	4602      	mov	r2, r0
 8002e8a:	88bb      	ldrh	r3, [r7, #4]
 8002e8c:	fb03 f202 	mul.w	r2, r3, r2
 8002e90:	88fb      	ldrh	r3, [r7, #6]
 8002e92:	4413      	add	r3, r2
 8002e94:	009b      	lsls	r3, r3, #2
 8002e96:	4423      	add	r3, r4
 8002e98:	60fb      	str	r3, [r7, #12]
  }

  /* Fill the rectangle */
  FillBuffer(ActiveLayer, (uint32_t *)xaddress, Width, Height, (BSP_LCD_GetXSize() - Width), DrawProp[ActiveLayer].TextColor);
 8002e9a:	4b10      	ldr	r3, [pc, #64]	; (8002edc <BSP_LCD_FillRect+0xf4>)
 8002e9c:	681c      	ldr	r4, [r3, #0]
 8002e9e:	68fd      	ldr	r5, [r7, #12]
 8002ea0:	887e      	ldrh	r6, [r7, #2]
 8002ea2:	f8b7 8000 	ldrh.w	r8, [r7]
 8002ea6:	f7ff fcd3 	bl	8002850 <BSP_LCD_GetXSize>
 8002eaa:	4602      	mov	r2, r0
 8002eac:	887b      	ldrh	r3, [r7, #2]
 8002eae:	1ad1      	subs	r1, r2, r3
 8002eb0:	4b0a      	ldr	r3, [pc, #40]	; (8002edc <BSP_LCD_FillRect+0xf4>)
 8002eb2:	681a      	ldr	r2, [r3, #0]
 8002eb4:	480a      	ldr	r0, [pc, #40]	; (8002ee0 <BSP_LCD_FillRect+0xf8>)
 8002eb6:	4613      	mov	r3, r2
 8002eb8:	005b      	lsls	r3, r3, #1
 8002eba:	4413      	add	r3, r2
 8002ebc:	009b      	lsls	r3, r3, #2
 8002ebe:	4403      	add	r3, r0
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	9301      	str	r3, [sp, #4]
 8002ec4:	9100      	str	r1, [sp, #0]
 8002ec6:	4643      	mov	r3, r8
 8002ec8:	4632      	mov	r2, r6
 8002eca:	4629      	mov	r1, r5
 8002ecc:	4620      	mov	r0, r4
 8002ece:	f000 f9f9 	bl	80032c4 <FillBuffer>
}
 8002ed2:	bf00      	nop
 8002ed4:	3710      	adds	r7, #16
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002edc:	200007a0 	.word	0x200007a0
 8002ee0:	200007a4 	.word	0x200007a4
 8002ee4:	200007c0 	.word	0x200007c0
 8002ee8:	20000688 	.word	0x20000688

08002eec <BSP_LCD_DisplayOn>:

/**
  * @brief  Enables the Display.
  */
void BSP_LCD_DisplayOn(void)
{
 8002eec:	b580      	push	{r7, lr}
 8002eee:	af00      	add	r7, sp, #0
  if(LcdDrv->DisplayOn != NULL)
 8002ef0:	4b05      	ldr	r3, [pc, #20]	; (8002f08 <BSP_LCD_DisplayOn+0x1c>)
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	689b      	ldr	r3, [r3, #8]
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d003      	beq.n	8002f02 <BSP_LCD_DisplayOn+0x16>
  {
    LcdDrv->DisplayOn();
 8002efa:	4b03      	ldr	r3, [pc, #12]	; (8002f08 <BSP_LCD_DisplayOn+0x1c>)
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	689b      	ldr	r3, [r3, #8]
 8002f00:	4798      	blx	r3
  }
}
 8002f02:	bf00      	nop
 8002f04:	bd80      	pop	{r7, pc}
 8002f06:	bf00      	nop
 8002f08:	200007bc 	.word	0x200007bc

08002f0c <BSP_LCD_MspInit>:

/**
  * @brief  Initializes the LTDC MSP.
  */
__weak void BSP_LCD_MspInit(void)
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	b08e      	sub	sp, #56	; 0x38
 8002f10:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Enable the LTDC and DMA2D Clock */
  __HAL_RCC_LTDC_CLK_ENABLE();
 8002f12:	2300      	movs	r3, #0
 8002f14:	623b      	str	r3, [r7, #32]
 8002f16:	4b61      	ldr	r3, [pc, #388]	; (800309c <BSP_LCD_MspInit+0x190>)
 8002f18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f1a:	4a60      	ldr	r2, [pc, #384]	; (800309c <BSP_LCD_MspInit+0x190>)
 8002f1c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002f20:	6453      	str	r3, [r2, #68]	; 0x44
 8002f22:	4b5e      	ldr	r3, [pc, #376]	; (800309c <BSP_LCD_MspInit+0x190>)
 8002f24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f26:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002f2a:	623b      	str	r3, [r7, #32]
 8002f2c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_DMA2D_CLK_ENABLE(); 
 8002f2e:	2300      	movs	r3, #0
 8002f30:	61fb      	str	r3, [r7, #28]
 8002f32:	4b5a      	ldr	r3, [pc, #360]	; (800309c <BSP_LCD_MspInit+0x190>)
 8002f34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f36:	4a59      	ldr	r2, [pc, #356]	; (800309c <BSP_LCD_MspInit+0x190>)
 8002f38:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002f3c:	6313      	str	r3, [r2, #48]	; 0x30
 8002f3e:	4b57      	ldr	r3, [pc, #348]	; (800309c <BSP_LCD_MspInit+0x190>)
 8002f40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f42:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002f46:	61fb      	str	r3, [r7, #28]
 8002f48:	69fb      	ldr	r3, [r7, #28]
  
  /* Enable GPIOs clock */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f4a:	2300      	movs	r3, #0
 8002f4c:	61bb      	str	r3, [r7, #24]
 8002f4e:	4b53      	ldr	r3, [pc, #332]	; (800309c <BSP_LCD_MspInit+0x190>)
 8002f50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f52:	4a52      	ldr	r2, [pc, #328]	; (800309c <BSP_LCD_MspInit+0x190>)
 8002f54:	f043 0301 	orr.w	r3, r3, #1
 8002f58:	6313      	str	r3, [r2, #48]	; 0x30
 8002f5a:	4b50      	ldr	r3, [pc, #320]	; (800309c <BSP_LCD_MspInit+0x190>)
 8002f5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f5e:	f003 0301 	and.w	r3, r3, #1
 8002f62:	61bb      	str	r3, [r7, #24]
 8002f64:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f66:	2300      	movs	r3, #0
 8002f68:	617b      	str	r3, [r7, #20]
 8002f6a:	4b4c      	ldr	r3, [pc, #304]	; (800309c <BSP_LCD_MspInit+0x190>)
 8002f6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f6e:	4a4b      	ldr	r2, [pc, #300]	; (800309c <BSP_LCD_MspInit+0x190>)
 8002f70:	f043 0302 	orr.w	r3, r3, #2
 8002f74:	6313      	str	r3, [r2, #48]	; 0x30
 8002f76:	4b49      	ldr	r3, [pc, #292]	; (800309c <BSP_LCD_MspInit+0x190>)
 8002f78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f7a:	f003 0302 	and.w	r3, r3, #2
 8002f7e:	617b      	str	r3, [r7, #20]
 8002f80:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002f82:	2300      	movs	r3, #0
 8002f84:	613b      	str	r3, [r7, #16]
 8002f86:	4b45      	ldr	r3, [pc, #276]	; (800309c <BSP_LCD_MspInit+0x190>)
 8002f88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f8a:	4a44      	ldr	r2, [pc, #272]	; (800309c <BSP_LCD_MspInit+0x190>)
 8002f8c:	f043 0304 	orr.w	r3, r3, #4
 8002f90:	6313      	str	r3, [r2, #48]	; 0x30
 8002f92:	4b42      	ldr	r3, [pc, #264]	; (800309c <BSP_LCD_MspInit+0x190>)
 8002f94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f96:	f003 0304 	and.w	r3, r3, #4
 8002f9a:	613b      	str	r3, [r7, #16]
 8002f9c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002f9e:	2300      	movs	r3, #0
 8002fa0:	60fb      	str	r3, [r7, #12]
 8002fa2:	4b3e      	ldr	r3, [pc, #248]	; (800309c <BSP_LCD_MspInit+0x190>)
 8002fa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fa6:	4a3d      	ldr	r2, [pc, #244]	; (800309c <BSP_LCD_MspInit+0x190>)
 8002fa8:	f043 0308 	orr.w	r3, r3, #8
 8002fac:	6313      	str	r3, [r2, #48]	; 0x30
 8002fae:	4b3b      	ldr	r3, [pc, #236]	; (800309c <BSP_LCD_MspInit+0x190>)
 8002fb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fb2:	f003 0308 	and.w	r3, r3, #8
 8002fb6:	60fb      	str	r3, [r7, #12]
 8002fb8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002fba:	2300      	movs	r3, #0
 8002fbc:	60bb      	str	r3, [r7, #8]
 8002fbe:	4b37      	ldr	r3, [pc, #220]	; (800309c <BSP_LCD_MspInit+0x190>)
 8002fc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fc2:	4a36      	ldr	r2, [pc, #216]	; (800309c <BSP_LCD_MspInit+0x190>)
 8002fc4:	f043 0320 	orr.w	r3, r3, #32
 8002fc8:	6313      	str	r3, [r2, #48]	; 0x30
 8002fca:	4b34      	ldr	r3, [pc, #208]	; (800309c <BSP_LCD_MspInit+0x190>)
 8002fcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fce:	f003 0320 	and.w	r3, r3, #32
 8002fd2:	60bb      	str	r3, [r7, #8]
 8002fd4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002fd6:	2300      	movs	r3, #0
 8002fd8:	607b      	str	r3, [r7, #4]
 8002fda:	4b30      	ldr	r3, [pc, #192]	; (800309c <BSP_LCD_MspInit+0x190>)
 8002fdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fde:	4a2f      	ldr	r2, [pc, #188]	; (800309c <BSP_LCD_MspInit+0x190>)
 8002fe0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002fe4:	6313      	str	r3, [r2, #48]	; 0x30
 8002fe6:	4b2d      	ldr	r3, [pc, #180]	; (800309c <BSP_LCD_MspInit+0x190>)
 8002fe8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002fee:	607b      	str	r3, [r7, #4]
 8002ff0:	687b      	ldr	r3, [r7, #4]
            |  LCD_TFT CLK   <-> PG.07  | LCD_TFT DE   <->  PF.10 |
             -----------------------------------------------------
  */

  /* GPIOA configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_6 |
 8002ff2:	f641 0358 	movw	r3, #6232	; 0x1858
 8002ff6:	627b      	str	r3, [r7, #36]	; 0x24
                           GPIO_PIN_11 | GPIO_PIN_12;
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 8002ff8:	2302      	movs	r3, #2
 8002ffa:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 8002ffc:	2300      	movs	r3, #0
 8002ffe:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8003000:	2302      	movs	r3, #2
 8003002:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStructure.Alternate= GPIO_AF14_LTDC;
 8003004:	230e      	movs	r3, #14
 8003006:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 8003008:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800300c:	4619      	mov	r1, r3
 800300e:	4824      	ldr	r0, [pc, #144]	; (80030a0 <BSP_LCD_MspInit+0x194>)
 8003010:	f001 fa62 	bl	80044d8 <HAL_GPIO_Init>

 /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_8 | \
 8003014:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8003018:	627b      	str	r3, [r7, #36]	; 0x24
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 800301a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800301e:	4619      	mov	r1, r3
 8003020:	4820      	ldr	r0, [pc, #128]	; (80030a4 <BSP_LCD_MspInit+0x198>)
 8003022:	f001 fa59 	bl	80044d8 <HAL_GPIO_Init>

 /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_10;
 8003026:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
 800302a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 800302c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003030:	4619      	mov	r1, r3
 8003032:	481d      	ldr	r0, [pc, #116]	; (80030a8 <BSP_LCD_MspInit+0x19c>)
 8003034:	f001 fa50 	bl	80044d8 <HAL_GPIO_Init>

 /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_6;
 8003038:	2348      	movs	r3, #72	; 0x48
 800303a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 800303c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003040:	4619      	mov	r1, r3
 8003042:	481a      	ldr	r0, [pc, #104]	; (80030ac <BSP_LCD_MspInit+0x1a0>)
 8003044:	f001 fa48 	bl	80044d8 <HAL_GPIO_Init>
  
 /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10;
 8003048:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800304c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);     
 800304e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003052:	4619      	mov	r1, r3
 8003054:	4816      	ldr	r0, [pc, #88]	; (80030b0 <BSP_LCD_MspInit+0x1a4>)
 8003056:	f001 fa3f 	bl	80044d8 <HAL_GPIO_Init>

 /* GPIOG configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | \
 800305a:	f44f 630c 	mov.w	r3, #2240	; 0x8c0
 800305e:	627b      	str	r3, [r7, #36]	; 0x24
                           GPIO_PIN_11;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8003060:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003064:	4619      	mov	r1, r3
 8003066:	4813      	ldr	r0, [pc, #76]	; (80030b4 <BSP_LCD_MspInit+0x1a8>)
 8003068:	f001 fa36 	bl	80044d8 <HAL_GPIO_Init>
 
  /* GPIOB configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 800306c:	2303      	movs	r3, #3
 800306e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStructure.Alternate= GPIO_AF9_LTDC;
 8003070:	2309      	movs	r3, #9
 8003072:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8003074:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003078:	4619      	mov	r1, r3
 800307a:	480a      	ldr	r0, [pc, #40]	; (80030a4 <BSP_LCD_MspInit+0x198>)
 800307c:	f001 fa2c 	bl	80044d8 <HAL_GPIO_Init>

  /* GPIOG configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_10 | GPIO_PIN_12;
 8003080:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8003084:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8003086:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800308a:	4619      	mov	r1, r3
 800308c:	4809      	ldr	r0, [pc, #36]	; (80030b4 <BSP_LCD_MspInit+0x1a8>)
 800308e:	f001 fa23 	bl	80044d8 <HAL_GPIO_Init>
}
 8003092:	bf00      	nop
 8003094:	3738      	adds	r7, #56	; 0x38
 8003096:	46bd      	mov	sp, r7
 8003098:	bd80      	pop	{r7, pc}
 800309a:	bf00      	nop
 800309c:	40023800 	.word	0x40023800
 80030a0:	40020000 	.word	0x40020000
 80030a4:	40020400 	.word	0x40020400
 80030a8:	40020800 	.word	0x40020800
 80030ac:	40020c00 	.word	0x40020c00
 80030b0:	40021400 	.word	0x40021400
 80030b4:	40021800 	.word	0x40021800

080030b8 <BSP_LCD_DrawPixel>:
  * @param  Ypos: the Y position
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  * @attention when flippedLcd is true, the LCD orientation is rotated by 180°
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
 80030b8:	b5b0      	push	{r4, r5, r7, lr}
 80030ba:	b082      	sub	sp, #8
 80030bc:	af00      	add	r7, sp, #0
 80030be:	4603      	mov	r3, r0
 80030c0:	603a      	str	r2, [r7, #0]
 80030c2:	80fb      	strh	r3, [r7, #6]
 80030c4:	460b      	mov	r3, r1
 80030c6:	80bb      	strh	r3, [r7, #4]
  /* Write data value to all SDRAM memory */
  if (flippedLcd){
 80030c8:	4b1e      	ldr	r3, [pc, #120]	; (8003144 <BSP_LCD_DrawPixel+0x8c>)
 80030ca:	781b      	ldrb	r3, [r3, #0]
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d01f      	beq.n	8003110 <BSP_LCD_DrawPixel+0x58>
	  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + 4 * (BSP_LCD_GetXSize()*BSP_LCD_GetYSize() - Xpos - BSP_LCD_GetXSize() * Ypos)) = RGB_Code; //Rotate all Pixels by 180°
 80030d0:	4b1d      	ldr	r3, [pc, #116]	; (8003148 <BSP_LCD_DrawPixel+0x90>)
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	4a1d      	ldr	r2, [pc, #116]	; (800314c <BSP_LCD_DrawPixel+0x94>)
 80030d6:	2134      	movs	r1, #52	; 0x34
 80030d8:	fb01 f303 	mul.w	r3, r1, r3
 80030dc:	4413      	add	r3, r2
 80030de:	335c      	adds	r3, #92	; 0x5c
 80030e0:	681c      	ldr	r4, [r3, #0]
 80030e2:	f7ff fbb5 	bl	8002850 <BSP_LCD_GetXSize>
 80030e6:	4605      	mov	r5, r0
 80030e8:	f7ff fbbe 	bl	8002868 <BSP_LCD_GetYSize>
 80030ec:	4603      	mov	r3, r0
 80030ee:	fb03 f205 	mul.w	r2, r3, r5
 80030f2:	88fb      	ldrh	r3, [r7, #6]
 80030f4:	1ad5      	subs	r5, r2, r3
 80030f6:	f7ff fbab 	bl	8002850 <BSP_LCD_GetXSize>
 80030fa:	4602      	mov	r2, r0
 80030fc:	88bb      	ldrh	r3, [r7, #4]
 80030fe:	fb02 f303 	mul.w	r3, r2, r3
 8003102:	1aeb      	subs	r3, r5, r3
 8003104:	009b      	lsls	r3, r3, #2
 8003106:	4423      	add	r3, r4
 8003108:	461a      	mov	r2, r3
 800310a:	683b      	ldr	r3, [r7, #0]
 800310c:	6013      	str	r3, [r2, #0]
  }
  else {
	  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
  }
}
 800310e:	e015      	b.n	800313c <BSP_LCD_DrawPixel+0x84>
	  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8003110:	4b0d      	ldr	r3, [pc, #52]	; (8003148 <BSP_LCD_DrawPixel+0x90>)
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	4a0d      	ldr	r2, [pc, #52]	; (800314c <BSP_LCD_DrawPixel+0x94>)
 8003116:	2134      	movs	r1, #52	; 0x34
 8003118:	fb01 f303 	mul.w	r3, r1, r3
 800311c:	4413      	add	r3, r2
 800311e:	335c      	adds	r3, #92	; 0x5c
 8003120:	681c      	ldr	r4, [r3, #0]
 8003122:	88bd      	ldrh	r5, [r7, #4]
 8003124:	f7ff fb94 	bl	8002850 <BSP_LCD_GetXSize>
 8003128:	4603      	mov	r3, r0
 800312a:	fb03 f205 	mul.w	r2, r3, r5
 800312e:	88fb      	ldrh	r3, [r7, #6]
 8003130:	4413      	add	r3, r2
 8003132:	009b      	lsls	r3, r3, #2
 8003134:	4423      	add	r3, r4
 8003136:	461a      	mov	r2, r3
 8003138:	683b      	ldr	r3, [r7, #0]
 800313a:	6013      	str	r3, [r2, #0]
}
 800313c:	bf00      	nop
 800313e:	3708      	adds	r7, #8
 8003140:	46bd      	mov	sp, r7
 8003142:	bdb0      	pop	{r4, r5, r7, pc}
 8003144:	200007c0 	.word	0x200007c0
 8003148:	200007a0 	.word	0x200007a0
 800314c:	20000688 	.word	0x20000688

08003150 <DrawChar>:
  * @param  Xpos: the Line where to display the character shape
  * @param  Ypos: start column address
  * @param  c: pointer to the character data
  */
static void DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *c)
{
 8003150:	b580      	push	{r7, lr}
 8003152:	b088      	sub	sp, #32
 8003154:	af00      	add	r7, sp, #0
 8003156:	4603      	mov	r3, r0
 8003158:	603a      	str	r2, [r7, #0]
 800315a:	80fb      	strh	r3, [r7, #6]
 800315c:	460b      	mov	r3, r1
 800315e:	80bb      	strh	r3, [r7, #4]
  uint32_t i = 0, j = 0;
 8003160:	2300      	movs	r3, #0
 8003162:	61fb      	str	r3, [r7, #28]
 8003164:	2300      	movs	r3, #0
 8003166:	61bb      	str	r3, [r7, #24]
  uint16_t height, width;
  uint8_t offset;
  uint8_t *pchar;
  uint32_t line=0;
 8003168:	2300      	movs	r3, #0
 800316a:	617b      	str	r3, [r7, #20]

  height = DrawProp[ActiveLayer].pFont->Height;
 800316c:	4b53      	ldr	r3, [pc, #332]	; (80032bc <DrawChar+0x16c>)
 800316e:	681a      	ldr	r2, [r3, #0]
 8003170:	4953      	ldr	r1, [pc, #332]	; (80032c0 <DrawChar+0x170>)
 8003172:	4613      	mov	r3, r2
 8003174:	005b      	lsls	r3, r3, #1
 8003176:	4413      	add	r3, r2
 8003178:	009b      	lsls	r3, r3, #2
 800317a:	440b      	add	r3, r1
 800317c:	3308      	adds	r3, #8
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	88db      	ldrh	r3, [r3, #6]
 8003182:	827b      	strh	r3, [r7, #18]
  width  = DrawProp[ActiveLayer].pFont->Width;
 8003184:	4b4d      	ldr	r3, [pc, #308]	; (80032bc <DrawChar+0x16c>)
 8003186:	681a      	ldr	r2, [r3, #0]
 8003188:	494d      	ldr	r1, [pc, #308]	; (80032c0 <DrawChar+0x170>)
 800318a:	4613      	mov	r3, r2
 800318c:	005b      	lsls	r3, r3, #1
 800318e:	4413      	add	r3, r2
 8003190:	009b      	lsls	r3, r3, #2
 8003192:	440b      	add	r3, r1
 8003194:	3308      	adds	r3, #8
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	889b      	ldrh	r3, [r3, #4]
 800319a:	823b      	strh	r3, [r7, #16]

  offset = 8 *((width + 7)/8) -  width ;
 800319c:	8a3b      	ldrh	r3, [r7, #16]
 800319e:	3307      	adds	r3, #7
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	da00      	bge.n	80031a6 <DrawChar+0x56>
 80031a4:	3307      	adds	r3, #7
 80031a6:	10db      	asrs	r3, r3, #3
 80031a8:	b2db      	uxtb	r3, r3
 80031aa:	00db      	lsls	r3, r3, #3
 80031ac:	b2da      	uxtb	r2, r3
 80031ae:	8a3b      	ldrh	r3, [r7, #16]
 80031b0:	b2db      	uxtb	r3, r3
 80031b2:	1ad3      	subs	r3, r2, r3
 80031b4:	73fb      	strb	r3, [r7, #15]

  for(i = 0; i < height; i++)
 80031b6:	2300      	movs	r3, #0
 80031b8:	61fb      	str	r3, [r7, #28]
 80031ba:	e076      	b.n	80032aa <DrawChar+0x15a>
  {
    pchar = ((uint8_t *)c + (width + 7)/8 * i);
 80031bc:	8a3b      	ldrh	r3, [r7, #16]
 80031be:	3307      	adds	r3, #7
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	da00      	bge.n	80031c6 <DrawChar+0x76>
 80031c4:	3307      	adds	r3, #7
 80031c6:	10db      	asrs	r3, r3, #3
 80031c8:	461a      	mov	r2, r3
 80031ca:	69fb      	ldr	r3, [r7, #28]
 80031cc:	fb02 f303 	mul.w	r3, r2, r3
 80031d0:	683a      	ldr	r2, [r7, #0]
 80031d2:	4413      	add	r3, r2
 80031d4:	60bb      	str	r3, [r7, #8]

    switch(((width + 7)/8))
 80031d6:	8a3b      	ldrh	r3, [r7, #16]
 80031d8:	3307      	adds	r3, #7
 80031da:	2b00      	cmp	r3, #0
 80031dc:	da00      	bge.n	80031e0 <DrawChar+0x90>
 80031de:	3307      	adds	r3, #7
 80031e0:	10db      	asrs	r3, r3, #3
 80031e2:	2b01      	cmp	r3, #1
 80031e4:	d002      	beq.n	80031ec <DrawChar+0x9c>
 80031e6:	2b02      	cmp	r3, #2
 80031e8:	d004      	beq.n	80031f4 <DrawChar+0xa4>
 80031ea:	e00c      	b.n	8003206 <DrawChar+0xb6>
    {
    case 1:
      line =  pchar[0];      
 80031ec:	68bb      	ldr	r3, [r7, #8]
 80031ee:	781b      	ldrb	r3, [r3, #0]
 80031f0:	617b      	str	r3, [r7, #20]
      break;
 80031f2:	e016      	b.n	8003222 <DrawChar+0xd2>
      
    case 2:
      line =  (pchar[0]<< 8) | pchar[1];
 80031f4:	68bb      	ldr	r3, [r7, #8]
 80031f6:	781b      	ldrb	r3, [r3, #0]
 80031f8:	021b      	lsls	r3, r3, #8
 80031fa:	68ba      	ldr	r2, [r7, #8]
 80031fc:	3201      	adds	r2, #1
 80031fe:	7812      	ldrb	r2, [r2, #0]
 8003200:	4313      	orrs	r3, r2
 8003202:	617b      	str	r3, [r7, #20]
      break;
 8003204:	e00d      	b.n	8003222 <DrawChar+0xd2>

    case 3:
    default:
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];      
 8003206:	68bb      	ldr	r3, [r7, #8]
 8003208:	781b      	ldrb	r3, [r3, #0]
 800320a:	041a      	lsls	r2, r3, #16
 800320c:	68bb      	ldr	r3, [r7, #8]
 800320e:	3301      	adds	r3, #1
 8003210:	781b      	ldrb	r3, [r3, #0]
 8003212:	021b      	lsls	r3, r3, #8
 8003214:	4313      	orrs	r3, r2
 8003216:	68ba      	ldr	r2, [r7, #8]
 8003218:	3202      	adds	r2, #2
 800321a:	7812      	ldrb	r2, [r2, #0]
 800321c:	4313      	orrs	r3, r2
 800321e:	617b      	str	r3, [r7, #20]
      break;
 8003220:	bf00      	nop
    }

    for (j = 0; j < width; j++)
 8003222:	2300      	movs	r3, #0
 8003224:	61bb      	str	r3, [r7, #24]
 8003226:	e036      	b.n	8003296 <DrawChar+0x146>
    {
      if(line & (1 << (width- j + offset- 1))) 
 8003228:	8a3a      	ldrh	r2, [r7, #16]
 800322a:	69bb      	ldr	r3, [r7, #24]
 800322c:	1ad2      	subs	r2, r2, r3
 800322e:	7bfb      	ldrb	r3, [r7, #15]
 8003230:	4413      	add	r3, r2
 8003232:	3b01      	subs	r3, #1
 8003234:	2201      	movs	r2, #1
 8003236:	fa02 f303 	lsl.w	r3, r2, r3
 800323a:	461a      	mov	r2, r3
 800323c:	697b      	ldr	r3, [r7, #20]
 800323e:	4013      	ands	r3, r2
 8003240:	2b00      	cmp	r3, #0
 8003242:	d012      	beq.n	800326a <DrawChar+0x11a>
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].TextColor);
 8003244:	69bb      	ldr	r3, [r7, #24]
 8003246:	b29a      	uxth	r2, r3
 8003248:	88fb      	ldrh	r3, [r7, #6]
 800324a:	4413      	add	r3, r2
 800324c:	b298      	uxth	r0, r3
 800324e:	4b1b      	ldr	r3, [pc, #108]	; (80032bc <DrawChar+0x16c>)
 8003250:	681a      	ldr	r2, [r3, #0]
 8003252:	491b      	ldr	r1, [pc, #108]	; (80032c0 <DrawChar+0x170>)
 8003254:	4613      	mov	r3, r2
 8003256:	005b      	lsls	r3, r3, #1
 8003258:	4413      	add	r3, r2
 800325a:	009b      	lsls	r3, r3, #2
 800325c:	440b      	add	r3, r1
 800325e:	681a      	ldr	r2, [r3, #0]
 8003260:	88bb      	ldrh	r3, [r7, #4]
 8003262:	4619      	mov	r1, r3
 8003264:	f7ff ff28 	bl	80030b8 <BSP_LCD_DrawPixel>
 8003268:	e012      	b.n	8003290 <DrawChar+0x140>
      }
      else
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].BackColor);
 800326a:	69bb      	ldr	r3, [r7, #24]
 800326c:	b29a      	uxth	r2, r3
 800326e:	88fb      	ldrh	r3, [r7, #6]
 8003270:	4413      	add	r3, r2
 8003272:	b298      	uxth	r0, r3
 8003274:	4b11      	ldr	r3, [pc, #68]	; (80032bc <DrawChar+0x16c>)
 8003276:	681a      	ldr	r2, [r3, #0]
 8003278:	4911      	ldr	r1, [pc, #68]	; (80032c0 <DrawChar+0x170>)
 800327a:	4613      	mov	r3, r2
 800327c:	005b      	lsls	r3, r3, #1
 800327e:	4413      	add	r3, r2
 8003280:	009b      	lsls	r3, r3, #2
 8003282:	440b      	add	r3, r1
 8003284:	3304      	adds	r3, #4
 8003286:	681a      	ldr	r2, [r3, #0]
 8003288:	88bb      	ldrh	r3, [r7, #4]
 800328a:	4619      	mov	r1, r3
 800328c:	f7ff ff14 	bl	80030b8 <BSP_LCD_DrawPixel>
    for (j = 0; j < width; j++)
 8003290:	69bb      	ldr	r3, [r7, #24]
 8003292:	3301      	adds	r3, #1
 8003294:	61bb      	str	r3, [r7, #24]
 8003296:	8a3b      	ldrh	r3, [r7, #16]
 8003298:	69ba      	ldr	r2, [r7, #24]
 800329a:	429a      	cmp	r2, r3
 800329c:	d3c4      	bcc.n	8003228 <DrawChar+0xd8>
      } 
    }
    Ypos++;
 800329e:	88bb      	ldrh	r3, [r7, #4]
 80032a0:	3301      	adds	r3, #1
 80032a2:	80bb      	strh	r3, [r7, #4]
  for(i = 0; i < height; i++)
 80032a4:	69fb      	ldr	r3, [r7, #28]
 80032a6:	3301      	adds	r3, #1
 80032a8:	61fb      	str	r3, [r7, #28]
 80032aa:	8a7b      	ldrh	r3, [r7, #18]
 80032ac:	69fa      	ldr	r2, [r7, #28]
 80032ae:	429a      	cmp	r2, r3
 80032b0:	d384      	bcc.n	80031bc <DrawChar+0x6c>
  }
}
 80032b2:	bf00      	nop
 80032b4:	bf00      	nop
 80032b6:	3720      	adds	r7, #32
 80032b8:	46bd      	mov	sp, r7
 80032ba:	bd80      	pop	{r7, pc}
 80032bc:	200007a0 	.word	0x200007a0
 80032c0:	200007a4 	.word	0x200007a4

080032c4 <FillBuffer>:
  * @param  ySize: buffer height
  * @param  OffLine: offset
  * @param  ColorIndex: color Index  
  */
static void FillBuffer(uint32_t LayerIndex, void * pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex) 
{
 80032c4:	b580      	push	{r7, lr}
 80032c6:	b086      	sub	sp, #24
 80032c8:	af02      	add	r7, sp, #8
 80032ca:	60f8      	str	r0, [r7, #12]
 80032cc:	60b9      	str	r1, [r7, #8]
 80032ce:	607a      	str	r2, [r7, #4]
 80032d0:	603b      	str	r3, [r7, #0]
  
  /* Register to memory mode with ARGB8888 as color Mode */ 
  Dma2dHandler.Init.Mode         = DMA2D_R2M;
 80032d2:	4b16      	ldr	r3, [pc, #88]	; (800332c <FillBuffer+0x68>)
 80032d4:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80032d8:	605a      	str	r2, [r3, #4]
  Dma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 80032da:	4b14      	ldr	r3, [pc, #80]	; (800332c <FillBuffer+0x68>)
 80032dc:	2200      	movs	r2, #0
 80032de:	609a      	str	r2, [r3, #8]
  Dma2dHandler.Init.OutputOffset = OffLine;      
 80032e0:	4a12      	ldr	r2, [pc, #72]	; (800332c <FillBuffer+0x68>)
 80032e2:	69bb      	ldr	r3, [r7, #24]
 80032e4:	60d3      	str	r3, [r2, #12]
  
  Dma2dHandler.Instance = DMA2D; 
 80032e6:	4b11      	ldr	r3, [pc, #68]	; (800332c <FillBuffer+0x68>)
 80032e8:	4a11      	ldr	r2, [pc, #68]	; (8003330 <FillBuffer+0x6c>)
 80032ea:	601a      	str	r2, [r3, #0]
  
  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&Dma2dHandler) == HAL_OK) 
 80032ec:	480f      	ldr	r0, [pc, #60]	; (800332c <FillBuffer+0x68>)
 80032ee:	f000 fe5d 	bl	8003fac <HAL_DMA2D_Init>
 80032f2:	4603      	mov	r3, r0
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d115      	bne.n	8003324 <FillBuffer+0x60>
  {
    if(HAL_DMA2D_ConfigLayer(&Dma2dHandler, LayerIndex) == HAL_OK) 
 80032f8:	68f9      	ldr	r1, [r7, #12]
 80032fa:	480c      	ldr	r0, [pc, #48]	; (800332c <FillBuffer+0x68>)
 80032fc:	f000 ffbe 	bl	800427c <HAL_DMA2D_ConfigLayer>
 8003300:	4603      	mov	r3, r0
 8003302:	2b00      	cmp	r3, #0
 8003304:	d10e      	bne.n	8003324 <FillBuffer+0x60>
    {
      if (HAL_DMA2D_Start(&Dma2dHandler, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 8003306:	68ba      	ldr	r2, [r7, #8]
 8003308:	683b      	ldr	r3, [r7, #0]
 800330a:	9300      	str	r3, [sp, #0]
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	69f9      	ldr	r1, [r7, #28]
 8003310:	4806      	ldr	r0, [pc, #24]	; (800332c <FillBuffer+0x68>)
 8003312:	f000 fe9e 	bl	8004052 <HAL_DMA2D_Start>
 8003316:	4603      	mov	r3, r0
 8003318:	2b00      	cmp	r3, #0
 800331a:	d103      	bne.n	8003324 <FillBuffer+0x60>
      {
        /* Polling For DMA transfer */  
        HAL_DMA2D_PollForTransfer(&Dma2dHandler, 10);
 800331c:	210a      	movs	r1, #10
 800331e:	4803      	ldr	r0, [pc, #12]	; (800332c <FillBuffer+0x68>)
 8003320:	f000 fec2 	bl	80040a8 <HAL_DMA2D_PollForTransfer>
      }
    }
  } 
}
 8003324:	bf00      	nop
 8003326:	3710      	adds	r7, #16
 8003328:	46bd      	mov	sp, r7
 800332a:	bd80      	pop	{r7, pc}
 800332c:	20000730 	.word	0x20000730
 8003330:	4002b000 	.word	0x4002b000

08003334 <BSP_SDRAM_Init>:

/**
  * @brief  Initializes the SDRAM device.
  */
uint8_t BSP_SDRAM_Init(void)
{
 8003334:	b580      	push	{r7, lr}
 8003336:	af00      	add	r7, sp, #0
  static uint8_t sdramstatus = SDRAM_ERROR;

  /* SDRAM device configuration */
  SdramHandle.Instance = FMC_SDRAM_DEVICE;
 8003338:	4b29      	ldr	r3, [pc, #164]	; (80033e0 <BSP_SDRAM_Init+0xac>)
 800333a:	4a2a      	ldr	r2, [pc, #168]	; (80033e4 <BSP_SDRAM_Init+0xb0>)
 800333c:	601a      	str	r2, [r3, #0]

  /* FMC Configuration -------------------------------------------------------*/
  /* FMC SDRAM Bank configuration */
  /* Timing configuration for 90 Mhz of SD clock frequency (180Mhz/2) */
  /* TMRD: 2 Clock cycles */
  Timing.LoadToActiveDelay    = 2;
 800333e:	4b2a      	ldr	r3, [pc, #168]	; (80033e8 <BSP_SDRAM_Init+0xb4>)
 8003340:	2202      	movs	r2, #2
 8003342:	601a      	str	r2, [r3, #0]
  /* TXSR: min=70ns (7x11.11ns) */
  Timing.ExitSelfRefreshDelay = 7;
 8003344:	4b28      	ldr	r3, [pc, #160]	; (80033e8 <BSP_SDRAM_Init+0xb4>)
 8003346:	2207      	movs	r2, #7
 8003348:	605a      	str	r2, [r3, #4]
  /* TRAS: min=42ns (4x11.11ns) max=120k (ns) */
  Timing.SelfRefreshTime      = 4;
 800334a:	4b27      	ldr	r3, [pc, #156]	; (80033e8 <BSP_SDRAM_Init+0xb4>)
 800334c:	2204      	movs	r2, #4
 800334e:	609a      	str	r2, [r3, #8]
  /* TRC:  min=70 (7x11.11ns) */
  Timing.RowCycleDelay        = 7;
 8003350:	4b25      	ldr	r3, [pc, #148]	; (80033e8 <BSP_SDRAM_Init+0xb4>)
 8003352:	2207      	movs	r2, #7
 8003354:	60da      	str	r2, [r3, #12]
  /* TWR:  min=1+ 7ns (1+1x11.11ns) */
  Timing.WriteRecoveryTime    = 2;
 8003356:	4b24      	ldr	r3, [pc, #144]	; (80033e8 <BSP_SDRAM_Init+0xb4>)
 8003358:	2202      	movs	r2, #2
 800335a:	611a      	str	r2, [r3, #16]
  /* TRP:  20ns => 2x11.11ns*/
  Timing.RPDelay              = 2;
 800335c:	4b22      	ldr	r3, [pc, #136]	; (80033e8 <BSP_SDRAM_Init+0xb4>)
 800335e:	2202      	movs	r2, #2
 8003360:	615a      	str	r2, [r3, #20]
  /* TRCD: 20ns => 2x11.11ns */
  Timing.RCDDelay             = 2;
 8003362:	4b21      	ldr	r3, [pc, #132]	; (80033e8 <BSP_SDRAM_Init+0xb4>)
 8003364:	2202      	movs	r2, #2
 8003366:	619a      	str	r2, [r3, #24]
  
  /* FMC SDRAM control configuration */
  SdramHandle.Init.SDBank             = FMC_SDRAM_BANK2;
 8003368:	4b1d      	ldr	r3, [pc, #116]	; (80033e0 <BSP_SDRAM_Init+0xac>)
 800336a:	2201      	movs	r2, #1
 800336c:	605a      	str	r2, [r3, #4]
  /* Row addressing: [7:0] */
  SdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 800336e:	4b1c      	ldr	r3, [pc, #112]	; (80033e0 <BSP_SDRAM_Init+0xac>)
 8003370:	2200      	movs	r2, #0
 8003372:	609a      	str	r2, [r3, #8]
  /* Column addressing: [11:0] */
  SdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 8003374:	4b1a      	ldr	r3, [pc, #104]	; (80033e0 <BSP_SDRAM_Init+0xac>)
 8003376:	2204      	movs	r2, #4
 8003378:	60da      	str	r2, [r3, #12]
  SdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 800337a:	4b19      	ldr	r3, [pc, #100]	; (80033e0 <BSP_SDRAM_Init+0xac>)
 800337c:	2210      	movs	r2, #16
 800337e:	611a      	str	r2, [r3, #16]
  SdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8003380:	4b17      	ldr	r3, [pc, #92]	; (80033e0 <BSP_SDRAM_Init+0xac>)
 8003382:	2240      	movs	r2, #64	; 0x40
 8003384:	615a      	str	r2, [r3, #20]
  SdramHandle.Init.CASLatency         = SDRAM_CAS_LATENCY;
 8003386:	4b16      	ldr	r3, [pc, #88]	; (80033e0 <BSP_SDRAM_Init+0xac>)
 8003388:	f44f 72c0 	mov.w	r2, #384	; 0x180
 800338c:	619a      	str	r2, [r3, #24]
  SdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 800338e:	4b14      	ldr	r3, [pc, #80]	; (80033e0 <BSP_SDRAM_Init+0xac>)
 8003390:	2200      	movs	r2, #0
 8003392:	61da      	str	r2, [r3, #28]
  SdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 8003394:	4b12      	ldr	r3, [pc, #72]	; (80033e0 <BSP_SDRAM_Init+0xac>)
 8003396:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800339a:	621a      	str	r2, [r3, #32]
  SdramHandle.Init.ReadBurst          = SDRAM_READBURST;
 800339c:	4b10      	ldr	r3, [pc, #64]	; (80033e0 <BSP_SDRAM_Init+0xac>)
 800339e:	2200      	movs	r2, #0
 80033a0:	625a      	str	r2, [r3, #36]	; 0x24
  SdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_1;
 80033a2:	4b0f      	ldr	r3, [pc, #60]	; (80033e0 <BSP_SDRAM_Init+0xac>)
 80033a4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80033a8:	629a      	str	r2, [r3, #40]	; 0x28
                    
  /* SDRAM controller initialization */
  /* __weak function can be surcharged by the application code */
  BSP_SDRAM_MspInit(&SdramHandle, (void *)NULL);
 80033aa:	2100      	movs	r1, #0
 80033ac:	480c      	ldr	r0, [pc, #48]	; (80033e0 <BSP_SDRAM_Init+0xac>)
 80033ae:	f000 f87f 	bl	80034b0 <BSP_SDRAM_MspInit>
  if(HAL_SDRAM_Init(&SdramHandle, &Timing) != HAL_OK)
 80033b2:	490d      	ldr	r1, [pc, #52]	; (80033e8 <BSP_SDRAM_Init+0xb4>)
 80033b4:	480a      	ldr	r0, [pc, #40]	; (80033e0 <BSP_SDRAM_Init+0xac>)
 80033b6:	f003 fba9 	bl	8006b0c <HAL_SDRAM_Init>
 80033ba:	4603      	mov	r3, r0
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d003      	beq.n	80033c8 <BSP_SDRAM_Init+0x94>
  {
    sdramstatus = SDRAM_ERROR;
 80033c0:	4b0a      	ldr	r3, [pc, #40]	; (80033ec <BSP_SDRAM_Init+0xb8>)
 80033c2:	2201      	movs	r2, #1
 80033c4:	701a      	strb	r2, [r3, #0]
 80033c6:	e002      	b.n	80033ce <BSP_SDRAM_Init+0x9a>
  }
  else
  {
    sdramstatus = SDRAM_OK;
 80033c8:	4b08      	ldr	r3, [pc, #32]	; (80033ec <BSP_SDRAM_Init+0xb8>)
 80033ca:	2200      	movs	r2, #0
 80033cc:	701a      	strb	r2, [r3, #0]
  }
  
  /* SDRAM initialization sequence */
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 80033ce:	f240 506a 	movw	r0, #1386	; 0x56a
 80033d2:	f000 f80d 	bl	80033f0 <BSP_SDRAM_Initialization_sequence>
  
  return sdramstatus;
 80033d6:	4b05      	ldr	r3, [pc, #20]	; (80033ec <BSP_SDRAM_Init+0xb8>)
 80033d8:	781b      	ldrb	r3, [r3, #0]
}
 80033da:	4618      	mov	r0, r3
 80033dc:	bd80      	pop	{r7, pc}
 80033de:	bf00      	nop
 80033e0:	200007c4 	.word	0x200007c4
 80033e4:	a0000140 	.word	0xa0000140
 80033e8:	200007f8 	.word	0x200007f8
 80033ec:	20000360 	.word	0x20000360

080033f0 <BSP_SDRAM_Initialization_sequence>:
/**
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value 
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 80033f0:	b580      	push	{r7, lr}
 80033f2:	b084      	sub	sp, #16
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpmrd =0;
 80033f8:	2300      	movs	r3, #0
 80033fa:	60fb      	str	r3, [r7, #12]
  
  /* Step 1:  Configure a clock configuration enable command */
  Command.CommandMode             = FMC_SDRAM_CMD_CLK_ENABLE;
 80033fc:	4b2a      	ldr	r3, [pc, #168]	; (80034a8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80033fe:	2201      	movs	r2, #1
 8003400:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8003402:	4b29      	ldr	r3, [pc, #164]	; (80034a8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003404:	2208      	movs	r2, #8
 8003406:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8003408:	4b27      	ldr	r3, [pc, #156]	; (80034a8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800340a:	2201      	movs	r2, #1
 800340c:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 800340e:	4b26      	ldr	r3, [pc, #152]	; (80034a8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003410:	2200      	movs	r2, #0
 8003412:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8003414:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003418:	4923      	ldr	r1, [pc, #140]	; (80034a8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800341a:	4824      	ldr	r0, [pc, #144]	; (80034ac <BSP_SDRAM_Initialization_sequence+0xbc>)
 800341c:	f003 fbb4 	bl	8006b88 <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */ 
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 8003420:	2001      	movs	r0, #1
 8003422:	f000 facf 	bl	80039c4 <HAL_Delay>

  /* Step 3: Configure a PALL (precharge all) command */ 
  Command.CommandMode             = FMC_SDRAM_CMD_PALL;
 8003426:	4b20      	ldr	r3, [pc, #128]	; (80034a8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003428:	2202      	movs	r2, #2
 800342a:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 800342c:	4b1e      	ldr	r3, [pc, #120]	; (80034a8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800342e:	2208      	movs	r2, #8
 8003430:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8003432:	4b1d      	ldr	r3, [pc, #116]	; (80034a8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003434:	2201      	movs	r2, #1
 8003436:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 8003438:	4b1b      	ldr	r3, [pc, #108]	; (80034a8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800343a:	2200      	movs	r2, #0
 800343c:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);  
 800343e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003442:	4919      	ldr	r1, [pc, #100]	; (80034a8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003444:	4819      	ldr	r0, [pc, #100]	; (80034ac <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003446:	f003 fb9f 	bl	8006b88 <HAL_SDRAM_SendCommand>
  
  /* Step 4: Configure an Auto Refresh command */ 
  Command.CommandMode             = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 800344a:	4b17      	ldr	r3, [pc, #92]	; (80034a8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800344c:	2203      	movs	r2, #3
 800344e:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8003450:	4b15      	ldr	r3, [pc, #84]	; (80034a8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003452:	2208      	movs	r2, #8
 8003454:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 4;
 8003456:	4b14      	ldr	r3, [pc, #80]	; (80034a8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003458:	2204      	movs	r2, #4
 800345a:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 800345c:	4b12      	ldr	r3, [pc, #72]	; (80034a8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800345e:	2200      	movs	r2, #0
 8003460:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8003462:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003466:	4910      	ldr	r1, [pc, #64]	; (80034a8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003468:	4810      	ldr	r0, [pc, #64]	; (80034ac <BSP_SDRAM_Initialization_sequence+0xbc>)
 800346a:	f003 fb8d 	bl	8006b88 <HAL_SDRAM_SendCommand>
  
  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |
 800346e:	f44f 730c 	mov.w	r3, #560	; 0x230
 8003472:	60fb      	str	r3, [r7, #12]
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |
                     SDRAM_MODEREG_CAS_LATENCY_3           |
                     SDRAM_MODEREG_OPERATING_MODE_STANDARD |
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
  
  Command.CommandMode             = FMC_SDRAM_CMD_LOAD_MODE;
 8003474:	4b0c      	ldr	r3, [pc, #48]	; (80034a8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003476:	2204      	movs	r2, #4
 8003478:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 800347a:	4b0b      	ldr	r3, [pc, #44]	; (80034a8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800347c:	2208      	movs	r2, #8
 800347e:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8003480:	4b09      	ldr	r3, [pc, #36]	; (80034a8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003482:	2201      	movs	r2, #1
 8003484:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = tmpmrd;
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	4a07      	ldr	r2, [pc, #28]	; (80034a8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800348a:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 800348c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003490:	4905      	ldr	r1, [pc, #20]	; (80034a8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003492:	4806      	ldr	r0, [pc, #24]	; (80034ac <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003494:	f003 fb78 	bl	8006b88 <HAL_SDRAM_SendCommand>
  
  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&SdramHandle, RefreshCount); 
 8003498:	6879      	ldr	r1, [r7, #4]
 800349a:	4804      	ldr	r0, [pc, #16]	; (80034ac <BSP_SDRAM_Initialization_sequence+0xbc>)
 800349c:	f003 fb9f 	bl	8006bde <HAL_SDRAM_ProgramRefreshRate>
}
 80034a0:	bf00      	nop
 80034a2:	3710      	adds	r7, #16
 80034a4:	46bd      	mov	sp, r7
 80034a6:	bd80      	pop	{r7, pc}
 80034a8:	20000814 	.word	0x20000814
 80034ac:	200007c4 	.word	0x200007c4

080034b0 <BSP_SDRAM_MspInit>:
  * @note   This function can be surcharged by application code.
  * @param  hsdram: pointer on SDRAM handle
  * @param  Params: pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{
 80034b0:	b580      	push	{r7, lr}
 80034b2:	b090      	sub	sp, #64	; 0x40
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]
 80034b8:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef dmaHandle;
  GPIO_InitTypeDef GPIO_InitStructure;

  if(hsdram != (SDRAM_HandleTypeDef  *)NULL)
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	2b00      	cmp	r3, #0
 80034be:	f000 80ec 	beq.w	800369a <BSP_SDRAM_MspInit+0x1ea>
  {
  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 80034c2:	2300      	movs	r3, #0
 80034c4:	62bb      	str	r3, [r7, #40]	; 0x28
 80034c6:	4b77      	ldr	r3, [pc, #476]	; (80036a4 <BSP_SDRAM_MspInit+0x1f4>)
 80034c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034ca:	4a76      	ldr	r2, [pc, #472]	; (80036a4 <BSP_SDRAM_MspInit+0x1f4>)
 80034cc:	f043 0301 	orr.w	r3, r3, #1
 80034d0:	6393      	str	r3, [r2, #56]	; 0x38
 80034d2:	4b74      	ldr	r3, [pc, #464]	; (80036a4 <BSP_SDRAM_MspInit+0x1f4>)
 80034d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034d6:	f003 0301 	and.w	r3, r3, #1
 80034da:	62bb      	str	r3, [r7, #40]	; 0x28
 80034dc:	6abb      	ldr	r3, [r7, #40]	; 0x28

  /* Enable chosen DMAx clock */
  __DMAx_CLK_ENABLE();
 80034de:	2300      	movs	r3, #0
 80034e0:	627b      	str	r3, [r7, #36]	; 0x24
 80034e2:	4b70      	ldr	r3, [pc, #448]	; (80036a4 <BSP_SDRAM_MspInit+0x1f4>)
 80034e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034e6:	4a6f      	ldr	r2, [pc, #444]	; (80036a4 <BSP_SDRAM_MspInit+0x1f4>)
 80034e8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80034ec:	6313      	str	r3, [r2, #48]	; 0x30
 80034ee:	4b6d      	ldr	r3, [pc, #436]	; (80036a4 <BSP_SDRAM_MspInit+0x1f4>)
 80034f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80034f6:	627b      	str	r3, [r7, #36]	; 0x24
 80034f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80034fa:	2300      	movs	r3, #0
 80034fc:	623b      	str	r3, [r7, #32]
 80034fe:	4b69      	ldr	r3, [pc, #420]	; (80036a4 <BSP_SDRAM_MspInit+0x1f4>)
 8003500:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003502:	4a68      	ldr	r2, [pc, #416]	; (80036a4 <BSP_SDRAM_MspInit+0x1f4>)
 8003504:	f043 0302 	orr.w	r3, r3, #2
 8003508:	6313      	str	r3, [r2, #48]	; 0x30
 800350a:	4b66      	ldr	r3, [pc, #408]	; (80036a4 <BSP_SDRAM_MspInit+0x1f4>)
 800350c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800350e:	f003 0302 	and.w	r3, r3, #2
 8003512:	623b      	str	r3, [r7, #32]
 8003514:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003516:	2300      	movs	r3, #0
 8003518:	61fb      	str	r3, [r7, #28]
 800351a:	4b62      	ldr	r3, [pc, #392]	; (80036a4 <BSP_SDRAM_MspInit+0x1f4>)
 800351c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800351e:	4a61      	ldr	r2, [pc, #388]	; (80036a4 <BSP_SDRAM_MspInit+0x1f4>)
 8003520:	f043 0304 	orr.w	r3, r3, #4
 8003524:	6313      	str	r3, [r2, #48]	; 0x30
 8003526:	4b5f      	ldr	r3, [pc, #380]	; (80036a4 <BSP_SDRAM_MspInit+0x1f4>)
 8003528:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800352a:	f003 0304 	and.w	r3, r3, #4
 800352e:	61fb      	str	r3, [r7, #28]
 8003530:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003532:	2300      	movs	r3, #0
 8003534:	61bb      	str	r3, [r7, #24]
 8003536:	4b5b      	ldr	r3, [pc, #364]	; (80036a4 <BSP_SDRAM_MspInit+0x1f4>)
 8003538:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800353a:	4a5a      	ldr	r2, [pc, #360]	; (80036a4 <BSP_SDRAM_MspInit+0x1f4>)
 800353c:	f043 0308 	orr.w	r3, r3, #8
 8003540:	6313      	str	r3, [r2, #48]	; 0x30
 8003542:	4b58      	ldr	r3, [pc, #352]	; (80036a4 <BSP_SDRAM_MspInit+0x1f4>)
 8003544:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003546:	f003 0308 	and.w	r3, r3, #8
 800354a:	61bb      	str	r3, [r7, #24]
 800354c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800354e:	2300      	movs	r3, #0
 8003550:	617b      	str	r3, [r7, #20]
 8003552:	4b54      	ldr	r3, [pc, #336]	; (80036a4 <BSP_SDRAM_MspInit+0x1f4>)
 8003554:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003556:	4a53      	ldr	r2, [pc, #332]	; (80036a4 <BSP_SDRAM_MspInit+0x1f4>)
 8003558:	f043 0310 	orr.w	r3, r3, #16
 800355c:	6313      	str	r3, [r2, #48]	; 0x30
 800355e:	4b51      	ldr	r3, [pc, #324]	; (80036a4 <BSP_SDRAM_MspInit+0x1f4>)
 8003560:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003562:	f003 0310 	and.w	r3, r3, #16
 8003566:	617b      	str	r3, [r7, #20]
 8003568:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800356a:	2300      	movs	r3, #0
 800356c:	613b      	str	r3, [r7, #16]
 800356e:	4b4d      	ldr	r3, [pc, #308]	; (80036a4 <BSP_SDRAM_MspInit+0x1f4>)
 8003570:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003572:	4a4c      	ldr	r2, [pc, #304]	; (80036a4 <BSP_SDRAM_MspInit+0x1f4>)
 8003574:	f043 0320 	orr.w	r3, r3, #32
 8003578:	6313      	str	r3, [r2, #48]	; 0x30
 800357a:	4b4a      	ldr	r3, [pc, #296]	; (80036a4 <BSP_SDRAM_MspInit+0x1f4>)
 800357c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800357e:	f003 0320 	and.w	r3, r3, #32
 8003582:	613b      	str	r3, [r7, #16]
 8003584:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8003586:	2300      	movs	r3, #0
 8003588:	60fb      	str	r3, [r7, #12]
 800358a:	4b46      	ldr	r3, [pc, #280]	; (80036a4 <BSP_SDRAM_MspInit+0x1f4>)
 800358c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800358e:	4a45      	ldr	r2, [pc, #276]	; (80036a4 <BSP_SDRAM_MspInit+0x1f4>)
 8003590:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003594:	6313      	str	r3, [r2, #48]	; 0x30
 8003596:	4b43      	ldr	r3, [pc, #268]	; (80036a4 <BSP_SDRAM_MspInit+0x1f4>)
 8003598:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800359a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800359e:	60fb      	str	r3, [r7, #12]
 80035a0:	68fb      	ldr	r3, [r7, #12]
 +-------------------+  
  
*/
  
  /* Common GPIO configuration */
  GPIO_InitStructure.Mode  = GPIO_MODE_AF_PP;
 80035a2:	2302      	movs	r3, #2
 80035a4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 80035a6:	2302      	movs	r3, #2
 80035a8:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 80035aa:	2300      	movs	r3, #0
 80035ac:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStructure.Alternate = GPIO_AF12_FMC;
 80035ae:	230c      	movs	r3, #12
 80035b0:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_5 | GPIO_PIN_6;
 80035b2:	2360      	movs	r3, #96	; 0x60
 80035b4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);  
 80035b6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80035ba:	4619      	mov	r1, r3
 80035bc:	483a      	ldr	r0, [pc, #232]	; (80036a8 <BSP_SDRAM_MspInit+0x1f8>)
 80035be:	f000 ff8b 	bl	80044d8 <HAL_GPIO_Init>

  /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0;      
 80035c2:	2301      	movs	r3, #1
 80035c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);  
 80035c6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80035ca:	4619      	mov	r1, r3
 80035cc:	4837      	ldr	r0, [pc, #220]	; (80036ac <BSP_SDRAM_MspInit+0x1fc>)
 80035ce:	f000 ff83 	bl	80044d8 <HAL_GPIO_Init>
  
  /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1  | GPIO_PIN_8 |
 80035d2:	f24c 7303 	movw	r3, #50947	; 0xc703
 80035d6:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_14 |
                           GPIO_PIN_15;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 80035d8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80035dc:	4619      	mov	r1, r3
 80035de:	4834      	ldr	r0, [pc, #208]	; (80036b0 <BSP_SDRAM_MspInit+0x200>)
 80035e0:	f000 ff7a 	bl	80044d8 <HAL_GPIO_Init>

  /* GPIOE configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1  | GPIO_PIN_7 |
 80035e4:	f64f 7383 	movw	r3, #65411	; 0xff83
 80035e8:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_8  | GPIO_PIN_9  | GPIO_PIN_10 |
                           GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                           GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStructure);
 80035ea:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80035ee:	4619      	mov	r1, r3
 80035f0:	4830      	ldr	r0, [pc, #192]	; (80036b4 <BSP_SDRAM_MspInit+0x204>)
 80035f2:	f000 ff71 	bl	80044d8 <HAL_GPIO_Init>

  /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1 | GPIO_PIN_2 | 
 80035f6:	f64f 033f 	movw	r3, #63551	; 0xf83f
 80035fa:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_3  | GPIO_PIN_4 | GPIO_PIN_5 |
                           GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                           GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);
 80035fc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003600:	4619      	mov	r1, r3
 8003602:	482d      	ldr	r0, [pc, #180]	; (80036b8 <BSP_SDRAM_MspInit+0x208>)
 8003604:	f000 ff68 	bl	80044d8 <HAL_GPIO_Init>

  /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4 |
 8003608:	f248 1333 	movw	r3, #33075	; 0x8133
 800360c:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 800360e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003612:	4619      	mov	r1, r3
 8003614:	4829      	ldr	r0, [pc, #164]	; (80036bc <BSP_SDRAM_MspInit+0x20c>)
 8003616:	f000 ff5f 	bl	80044d8 <HAL_GPIO_Init>

  /* Configure common DMA parameters */
  dmaHandle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 800361a:	4b29      	ldr	r3, [pc, #164]	; (80036c0 <BSP_SDRAM_MspInit+0x210>)
 800361c:	2200      	movs	r2, #0
 800361e:	605a      	str	r2, [r3, #4]
  dmaHandle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 8003620:	4b27      	ldr	r3, [pc, #156]	; (80036c0 <BSP_SDRAM_MspInit+0x210>)
 8003622:	2280      	movs	r2, #128	; 0x80
 8003624:	609a      	str	r2, [r3, #8]
  dmaHandle.Init.PeriphInc           = DMA_PINC_ENABLE;
 8003626:	4b26      	ldr	r3, [pc, #152]	; (80036c0 <BSP_SDRAM_MspInit+0x210>)
 8003628:	f44f 7200 	mov.w	r2, #512	; 0x200
 800362c:	60da      	str	r2, [r3, #12]
  dmaHandle.Init.MemInc              = DMA_MINC_ENABLE;
 800362e:	4b24      	ldr	r3, [pc, #144]	; (80036c0 <BSP_SDRAM_MspInit+0x210>)
 8003630:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003634:	611a      	str	r2, [r3, #16]
  dmaHandle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003636:	4b22      	ldr	r3, [pc, #136]	; (80036c0 <BSP_SDRAM_MspInit+0x210>)
 8003638:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800363c:	615a      	str	r2, [r3, #20]
  dmaHandle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 800363e:	4b20      	ldr	r3, [pc, #128]	; (80036c0 <BSP_SDRAM_MspInit+0x210>)
 8003640:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003644:	619a      	str	r2, [r3, #24]
  dmaHandle.Init.Mode                = DMA_NORMAL;
 8003646:	4b1e      	ldr	r3, [pc, #120]	; (80036c0 <BSP_SDRAM_MspInit+0x210>)
 8003648:	2200      	movs	r2, #0
 800364a:	61da      	str	r2, [r3, #28]
  dmaHandle.Init.Priority            = DMA_PRIORITY_HIGH;
 800364c:	4b1c      	ldr	r3, [pc, #112]	; (80036c0 <BSP_SDRAM_MspInit+0x210>)
 800364e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003652:	621a      	str	r2, [r3, #32]
  dmaHandle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;
 8003654:	4b1a      	ldr	r3, [pc, #104]	; (80036c0 <BSP_SDRAM_MspInit+0x210>)
 8003656:	2200      	movs	r2, #0
 8003658:	625a      	str	r2, [r3, #36]	; 0x24
  dmaHandle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 800365a:	4b19      	ldr	r3, [pc, #100]	; (80036c0 <BSP_SDRAM_MspInit+0x210>)
 800365c:	2203      	movs	r2, #3
 800365e:	629a      	str	r2, [r3, #40]	; 0x28
  dmaHandle.Init.MemBurst            = DMA_MBURST_SINGLE;
 8003660:	4b17      	ldr	r3, [pc, #92]	; (80036c0 <BSP_SDRAM_MspInit+0x210>)
 8003662:	2200      	movs	r2, #0
 8003664:	62da      	str	r2, [r3, #44]	; 0x2c
  dmaHandle.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 8003666:	4b16      	ldr	r3, [pc, #88]	; (80036c0 <BSP_SDRAM_MspInit+0x210>)
 8003668:	2200      	movs	r2, #0
 800366a:	631a      	str	r2, [r3, #48]	; 0x30
  
  dmaHandle.Instance = SDRAM_DMAx_STREAM;
 800366c:	4b14      	ldr	r3, [pc, #80]	; (80036c0 <BSP_SDRAM_MspInit+0x210>)
 800366e:	4a15      	ldr	r2, [pc, #84]	; (80036c4 <BSP_SDRAM_MspInit+0x214>)
 8003670:	601a      	str	r2, [r3, #0]
  
  /* Associate the DMA handle */
  __HAL_LINKDMA(hsdram, hdma, dmaHandle);
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	4a12      	ldr	r2, [pc, #72]	; (80036c0 <BSP_SDRAM_MspInit+0x210>)
 8003676:	631a      	str	r2, [r3, #48]	; 0x30
 8003678:	4a11      	ldr	r2, [pc, #68]	; (80036c0 <BSP_SDRAM_MspInit+0x210>)
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	6393      	str	r3, [r2, #56]	; 0x38
  
  /* Deinitialize the stream for new transfer */
  HAL_DMA_DeInit(&dmaHandle);
 800367e:	4810      	ldr	r0, [pc, #64]	; (80036c0 <BSP_SDRAM_MspInit+0x210>)
 8003680:	f000 fb84 	bl	8003d8c <HAL_DMA_DeInit>
  
  /* Configure the DMA stream */
  HAL_DMA_Init(&dmaHandle); 
 8003684:	480e      	ldr	r0, [pc, #56]	; (80036c0 <BSP_SDRAM_MspInit+0x210>)
 8003686:	f000 fad3 	bl	8003c30 <HAL_DMA_Init>
  
  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 800368a:	2200      	movs	r2, #0
 800368c:	210f      	movs	r1, #15
 800368e:	2038      	movs	r0, #56	; 0x38
 8003690:	f000 fa97 	bl	8003bc2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 8003694:	2038      	movs	r0, #56	; 0x38
 8003696:	f000 fab0 	bl	8003bfa <HAL_NVIC_EnableIRQ>
  } /* of if(hsdram != (SDRAM_HandleTypeDef  *)NULL) */
}
 800369a:	bf00      	nop
 800369c:	3740      	adds	r7, #64	; 0x40
 800369e:	46bd      	mov	sp, r7
 80036a0:	bd80      	pop	{r7, pc}
 80036a2:	bf00      	nop
 80036a4:	40023800 	.word	0x40023800
 80036a8:	40020400 	.word	0x40020400
 80036ac:	40020800 	.word	0x40020800
 80036b0:	40020c00 	.word	0x40020c00
 80036b4:	40021000 	.word	0x40021000
 80036b8:	40021400 	.word	0x40021400
 80036bc:	40021800 	.word	0x40021800
 80036c0:	20000824 	.word	0x20000824
 80036c4:	40026410 	.word	0x40026410

080036c8 <BSP_TS_Init>:
  * @param  XSize: The maximum X size of the TS area on LCD
  * @param  YSize: The maximum Y size of the TS area on LCD  
  * @retval TS_OK: if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_Init(uint16_t XSize, uint16_t YSize)
{
 80036c8:	b580      	push	{r7, lr}
 80036ca:	b084      	sub	sp, #16
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	4603      	mov	r3, r0
 80036d0:	460a      	mov	r2, r1
 80036d2:	80fb      	strh	r3, [r7, #6]
 80036d4:	4613      	mov	r3, r2
 80036d6:	80bb      	strh	r3, [r7, #4]
  uint8_t ret = TS_ERROR;
 80036d8:	2301      	movs	r3, #1
 80036da:	73fb      	strb	r3, [r7, #15]

  /* Initialize x and y positions boundaries */
  TsXBoundary = XSize;
 80036dc:	4a13      	ldr	r2, [pc, #76]	; (800372c <BSP_TS_Init+0x64>)
 80036de:	88fb      	ldrh	r3, [r7, #6]
 80036e0:	8013      	strh	r3, [r2, #0]
  TsYBoundary = YSize;
 80036e2:	4a13      	ldr	r2, [pc, #76]	; (8003730 <BSP_TS_Init+0x68>)
 80036e4:	88bb      	ldrh	r3, [r7, #4]
 80036e6:	8013      	strh	r3, [r2, #0]

  /* Read ID and verify if the IO expander is ready */
  if(stmpe811_ts_drv.ReadID(TS_I2C_ADDRESS) == STMPE811_ID)
 80036e8:	4b12      	ldr	r3, [pc, #72]	; (8003734 <BSP_TS_Init+0x6c>)
 80036ea:	685b      	ldr	r3, [r3, #4]
 80036ec:	2082      	movs	r0, #130	; 0x82
 80036ee:	4798      	blx	r3
 80036f0:	4603      	mov	r3, r0
 80036f2:	461a      	mov	r2, r3
 80036f4:	f640 0311 	movw	r3, #2065	; 0x811
 80036f8:	429a      	cmp	r2, r3
 80036fa:	d104      	bne.n	8003706 <BSP_TS_Init+0x3e>
  {
    /* Initialize the TS driver structure */
    TsDrv = &stmpe811_ts_drv;
 80036fc:	4b0e      	ldr	r3, [pc, #56]	; (8003738 <BSP_TS_Init+0x70>)
 80036fe:	4a0d      	ldr	r2, [pc, #52]	; (8003734 <BSP_TS_Init+0x6c>)
 8003700:	601a      	str	r2, [r3, #0]

    ret = TS_OK;
 8003702:	2300      	movs	r3, #0
 8003704:	73fb      	strb	r3, [r7, #15]
  }

  if(ret == TS_OK)
 8003706:	7bfb      	ldrb	r3, [r7, #15]
 8003708:	2b00      	cmp	r3, #0
 800370a:	d109      	bne.n	8003720 <BSP_TS_Init+0x58>
  {
    /* Initialize the LL TS Driver */
    TsDrv->Init(TS_I2C_ADDRESS);
 800370c:	4b0a      	ldr	r3, [pc, #40]	; (8003738 <BSP_TS_Init+0x70>)
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	2082      	movs	r0, #130	; 0x82
 8003714:	4798      	blx	r3
    TsDrv->Start(TS_I2C_ADDRESS);
 8003716:	4b08      	ldr	r3, [pc, #32]	; (8003738 <BSP_TS_Init+0x70>)
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	68db      	ldr	r3, [r3, #12]
 800371c:	2082      	movs	r0, #130	; 0x82
 800371e:	4798      	blx	r3
  }

  return ret;
 8003720:	7bfb      	ldrb	r3, [r7, #15]
}
 8003722:	4618      	mov	r0, r3
 8003724:	3710      	adds	r7, #16
 8003726:	46bd      	mov	sp, r7
 8003728:	bd80      	pop	{r7, pc}
 800372a:	bf00      	nop
 800372c:	20000888 	.word	0x20000888
 8003730:	2000088a 	.word	0x2000088a
 8003734:	20000318 	.word	0x20000318
 8003738:	20000884 	.word	0x20000884

0800373c <BSP_TS_ITGetStatus>:
/**
  * @brief  Gets the TS IT status.
  * @retval Interrupt status.
  */  
uint8_t BSP_TS_ITGetStatus(void)
{
 800373c:	b580      	push	{r7, lr}
 800373e:	af00      	add	r7, sp, #0
  /* Return the TS IT status */
  return (TsDrv->GetITStatus(TS_I2C_ADDRESS));
 8003740:	4b03      	ldr	r3, [pc, #12]	; (8003750 <BSP_TS_ITGetStatus+0x14>)
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	6a1b      	ldr	r3, [r3, #32]
 8003746:	2082      	movs	r0, #130	; 0x82
 8003748:	4798      	blx	r3
 800374a:	4603      	mov	r3, r0
}
 800374c:	4618      	mov	r0, r3
 800374e:	bd80      	pop	{r7, pc}
 8003750:	20000884 	.word	0x20000884

08003754 <BSP_TS_GetState>:
/**
  * @brief  Returns status and positions of the touch screen.
  * @param  TsState: Pointer to touch screen current state structure
  */
void BSP_TS_GetState(TS_StateTypeDef* TsState)
{
 8003754:	b580      	push	{r7, lr}
 8003756:	b086      	sub	sp, #24
 8003758:	af00      	add	r7, sp, #0
 800375a:	6078      	str	r0, [r7, #4]
  static uint32_t _x = 0, _y = 0;
  uint16_t xDiff, yDiff , x , y, xr, yr;
  
  TsState->TouchDetected = TsDrv->DetectTouch(TS_I2C_ADDRESS);
 800375c:	4b4f      	ldr	r3, [pc, #316]	; (800389c <BSP_TS_GetState+0x148>)
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	691b      	ldr	r3, [r3, #16]
 8003762:	2082      	movs	r0, #130	; 0x82
 8003764:	4798      	blx	r3
 8003766:	4603      	mov	r3, r0
 8003768:	b29a      	uxth	r2, r3
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	801a      	strh	r2, [r3, #0]
  
  if(TsState->TouchDetected)
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	881b      	ldrh	r3, [r3, #0]
 8003772:	2b00      	cmp	r3, #0
 8003774:	f000 808d 	beq.w	8003892 <BSP_TS_GetState+0x13e>
  {
    TsDrv->GetXY(TS_I2C_ADDRESS, &x, &y);
 8003778:	4b48      	ldr	r3, [pc, #288]	; (800389c <BSP_TS_GetState+0x148>)
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	695b      	ldr	r3, [r3, #20]
 800377e:	f107 020c 	add.w	r2, r7, #12
 8003782:	f107 010e 	add.w	r1, r7, #14
 8003786:	2082      	movs	r0, #130	; 0x82
 8003788:	4798      	blx	r3
    
    /* Y value first correction */
    y -= 360;  
 800378a:	89bb      	ldrh	r3, [r7, #12]
 800378c:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8003790:	b29b      	uxth	r3, r3
 8003792:	81bb      	strh	r3, [r7, #12]
    
    /* Y value second correction */
    yr = y / 11;
 8003794:	89bb      	ldrh	r3, [r7, #12]
 8003796:	4a42      	ldr	r2, [pc, #264]	; (80038a0 <BSP_TS_GetState+0x14c>)
 8003798:	fba2 2303 	umull	r2, r3, r2, r3
 800379c:	08db      	lsrs	r3, r3, #3
 800379e:	82bb      	strh	r3, [r7, #20]
    
    /* Return y position value */
    if(yr <= 0)
 80037a0:	8abb      	ldrh	r3, [r7, #20]
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d102      	bne.n	80037ac <BSP_TS_GetState+0x58>
    {
      yr = 0;
 80037a6:	2300      	movs	r3, #0
 80037a8:	82bb      	strh	r3, [r7, #20]
 80037aa:	e008      	b.n	80037be <BSP_TS_GetState+0x6a>
    }
    else if (yr > TsYBoundary)
 80037ac:	4b3d      	ldr	r3, [pc, #244]	; (80038a4 <BSP_TS_GetState+0x150>)
 80037ae:	881b      	ldrh	r3, [r3, #0]
 80037b0:	8aba      	ldrh	r2, [r7, #20]
 80037b2:	429a      	cmp	r2, r3
 80037b4:	d903      	bls.n	80037be <BSP_TS_GetState+0x6a>
    {
      yr = TsYBoundary - 1;
 80037b6:	4b3b      	ldr	r3, [pc, #236]	; (80038a4 <BSP_TS_GetState+0x150>)
 80037b8:	881b      	ldrh	r3, [r3, #0]
 80037ba:	3b01      	subs	r3, #1
 80037bc:	82bb      	strh	r3, [r7, #20]
    }
    else
    {}
    y = yr;
 80037be:	8abb      	ldrh	r3, [r7, #20]
 80037c0:	81bb      	strh	r3, [r7, #12]
    
    /* X value first correction */
    if(x <= 3000)
 80037c2:	89fb      	ldrh	r3, [r7, #14]
 80037c4:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80037c8:	4293      	cmp	r3, r2
 80037ca:	d806      	bhi.n	80037da <BSP_TS_GetState+0x86>
    {
      x = 3870 - x;
 80037cc:	89fb      	ldrh	r3, [r7, #14]
 80037ce:	f5c3 6371 	rsb	r3, r3, #3856	; 0xf10
 80037d2:	330e      	adds	r3, #14
 80037d4:	b29b      	uxth	r3, r3
 80037d6:	81fb      	strh	r3, [r7, #14]
 80037d8:	e005      	b.n	80037e6 <BSP_TS_GetState+0x92>
    }
    else
    {
      x = 3800 - x;
 80037da:	89fb      	ldrh	r3, [r7, #14]
 80037dc:	f5c3 636d 	rsb	r3, r3, #3792	; 0xed0
 80037e0:	3308      	adds	r3, #8
 80037e2:	b29b      	uxth	r3, r3
 80037e4:	81fb      	strh	r3, [r7, #14]
    }
    
    /* X value second correction */  
    xr = x / 15;
 80037e6:	89fb      	ldrh	r3, [r7, #14]
 80037e8:	4a2f      	ldr	r2, [pc, #188]	; (80038a8 <BSP_TS_GetState+0x154>)
 80037ea:	fba2 2303 	umull	r2, r3, r2, r3
 80037ee:	08db      	lsrs	r3, r3, #3
 80037f0:	82fb      	strh	r3, [r7, #22]
    
    /* Return X position value */
    if(xr <= 0)
 80037f2:	8afb      	ldrh	r3, [r7, #22]
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d102      	bne.n	80037fe <BSP_TS_GetState+0xaa>
    {
      xr = 0;
 80037f8:	2300      	movs	r3, #0
 80037fa:	82fb      	strh	r3, [r7, #22]
 80037fc:	e008      	b.n	8003810 <BSP_TS_GetState+0xbc>
    }
    else if (xr > TsXBoundary)
 80037fe:	4b2b      	ldr	r3, [pc, #172]	; (80038ac <BSP_TS_GetState+0x158>)
 8003800:	881b      	ldrh	r3, [r3, #0]
 8003802:	8afa      	ldrh	r2, [r7, #22]
 8003804:	429a      	cmp	r2, r3
 8003806:	d903      	bls.n	8003810 <BSP_TS_GetState+0xbc>
    {
      xr = TsXBoundary - 1;
 8003808:	4b28      	ldr	r3, [pc, #160]	; (80038ac <BSP_TS_GetState+0x158>)
 800380a:	881b      	ldrh	r3, [r3, #0]
 800380c:	3b01      	subs	r3, #1
 800380e:	82fb      	strh	r3, [r7, #22]
    }
    else 
    {}
    
    x = xr;
 8003810:	8afb      	ldrh	r3, [r7, #22]
 8003812:	81fb      	strh	r3, [r7, #14]
    xDiff = x > _x? (x - _x): (_x - x);
 8003814:	89fb      	ldrh	r3, [r7, #14]
 8003816:	461a      	mov	r2, r3
 8003818:	4b25      	ldr	r3, [pc, #148]	; (80038b0 <BSP_TS_GetState+0x15c>)
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	429a      	cmp	r2, r3
 800381e:	d906      	bls.n	800382e <BSP_TS_GetState+0xda>
 8003820:	89fa      	ldrh	r2, [r7, #14]
 8003822:	4b23      	ldr	r3, [pc, #140]	; (80038b0 <BSP_TS_GetState+0x15c>)
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	b29b      	uxth	r3, r3
 8003828:	1ad3      	subs	r3, r2, r3
 800382a:	b29b      	uxth	r3, r3
 800382c:	e005      	b.n	800383a <BSP_TS_GetState+0xe6>
 800382e:	4b20      	ldr	r3, [pc, #128]	; (80038b0 <BSP_TS_GetState+0x15c>)
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	b29a      	uxth	r2, r3
 8003834:	89fb      	ldrh	r3, [r7, #14]
 8003836:	1ad3      	subs	r3, r2, r3
 8003838:	b29b      	uxth	r3, r3
 800383a:	827b      	strh	r3, [r7, #18]
    yDiff = y > _y? (y - _y): (_y - y); 
 800383c:	89bb      	ldrh	r3, [r7, #12]
 800383e:	461a      	mov	r2, r3
 8003840:	4b1c      	ldr	r3, [pc, #112]	; (80038b4 <BSP_TS_GetState+0x160>)
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	429a      	cmp	r2, r3
 8003846:	d906      	bls.n	8003856 <BSP_TS_GetState+0x102>
 8003848:	89ba      	ldrh	r2, [r7, #12]
 800384a:	4b1a      	ldr	r3, [pc, #104]	; (80038b4 <BSP_TS_GetState+0x160>)
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	b29b      	uxth	r3, r3
 8003850:	1ad3      	subs	r3, r2, r3
 8003852:	b29b      	uxth	r3, r3
 8003854:	e005      	b.n	8003862 <BSP_TS_GetState+0x10e>
 8003856:	4b17      	ldr	r3, [pc, #92]	; (80038b4 <BSP_TS_GetState+0x160>)
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	b29a      	uxth	r2, r3
 800385c:	89bb      	ldrh	r3, [r7, #12]
 800385e:	1ad3      	subs	r3, r2, r3
 8003860:	b29b      	uxth	r3, r3
 8003862:	823b      	strh	r3, [r7, #16]
    
    if (xDiff + yDiff > 5)
 8003864:	8a7a      	ldrh	r2, [r7, #18]
 8003866:	8a3b      	ldrh	r3, [r7, #16]
 8003868:	4413      	add	r3, r2
 800386a:	2b05      	cmp	r3, #5
 800386c:	dd07      	ble.n	800387e <BSP_TS_GetState+0x12a>
    {
      _x = x;
 800386e:	89fb      	ldrh	r3, [r7, #14]
 8003870:	461a      	mov	r2, r3
 8003872:	4b0f      	ldr	r3, [pc, #60]	; (80038b0 <BSP_TS_GetState+0x15c>)
 8003874:	601a      	str	r2, [r3, #0]
      _y = y; 
 8003876:	89bb      	ldrh	r3, [r7, #12]
 8003878:	461a      	mov	r2, r3
 800387a:	4b0e      	ldr	r3, [pc, #56]	; (80038b4 <BSP_TS_GetState+0x160>)
 800387c:	601a      	str	r2, [r3, #0]
    }
    
    /* Update the X position */
    TsState->X = _x;
 800387e:	4b0c      	ldr	r3, [pc, #48]	; (80038b0 <BSP_TS_GetState+0x15c>)
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	b29a      	uxth	r2, r3
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	805a      	strh	r2, [r3, #2]
    
    /* Update the Y position */  
    TsState->Y = _y;
 8003888:	4b0a      	ldr	r3, [pc, #40]	; (80038b4 <BSP_TS_GetState+0x160>)
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	b29a      	uxth	r2, r3
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	809a      	strh	r2, [r3, #4]
  }
}
 8003892:	bf00      	nop
 8003894:	3718      	adds	r7, #24
 8003896:	46bd      	mov	sp, r7
 8003898:	bd80      	pop	{r7, pc}
 800389a:	bf00      	nop
 800389c:	20000884 	.word	0x20000884
 80038a0:	ba2e8ba3 	.word	0xba2e8ba3
 80038a4:	2000088a 	.word	0x2000088a
 80038a8:	88888889 	.word	0x88888889
 80038ac:	20000888 	.word	0x20000888
 80038b0:	2000088c 	.word	0x2000088c
 80038b4:	20000890 	.word	0x20000890

080038b8 <BSP_TS_ITClear>:

/**
  * @brief  Clears all touch screen interrupts.
  */  
void BSP_TS_ITClear(void)
{
 80038b8:	b580      	push	{r7, lr}
 80038ba:	af00      	add	r7, sp, #0
  /* Clear TS IT pending bits */
  TsDrv->ClearIT(TS_I2C_ADDRESS); 
 80038bc:	4b03      	ldr	r3, [pc, #12]	; (80038cc <BSP_TS_ITClear+0x14>)
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	69db      	ldr	r3, [r3, #28]
 80038c2:	2082      	movs	r0, #130	; 0x82
 80038c4:	4798      	blx	r3
}
 80038c6:	bf00      	nop
 80038c8:	bd80      	pop	{r7, pc}
 80038ca:	bf00      	nop
 80038cc:	20000884 	.word	0x20000884

080038d0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80038d0:	b580      	push	{r7, lr}
 80038d2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80038d4:	4b0e      	ldr	r3, [pc, #56]	; (8003910 <HAL_Init+0x40>)
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	4a0d      	ldr	r2, [pc, #52]	; (8003910 <HAL_Init+0x40>)
 80038da:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80038de:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80038e0:	4b0b      	ldr	r3, [pc, #44]	; (8003910 <HAL_Init+0x40>)
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	4a0a      	ldr	r2, [pc, #40]	; (8003910 <HAL_Init+0x40>)
 80038e6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80038ea:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80038ec:	4b08      	ldr	r3, [pc, #32]	; (8003910 <HAL_Init+0x40>)
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	4a07      	ldr	r2, [pc, #28]	; (8003910 <HAL_Init+0x40>)
 80038f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80038f6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80038f8:	2003      	movs	r0, #3
 80038fa:	f000 f957 	bl	8003bac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80038fe:	200f      	movs	r0, #15
 8003900:	f000 f810 	bl	8003924 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003904:	f000 f806 	bl	8003914 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003908:	2300      	movs	r3, #0
}
 800390a:	4618      	mov	r0, r3
 800390c:	bd80      	pop	{r7, pc}
 800390e:	bf00      	nop
 8003910:	40023c00 	.word	0x40023c00

08003914 <HAL_MspInit>:
/**
  * @brief  Initialize the MSP.
  * @retval None
  */
__weak void HAL_MspInit(void)
{
 8003914:	b480      	push	{r7}
 8003916:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
 8003918:	bf00      	nop
 800391a:	46bd      	mov	sp, r7
 800391c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003920:	4770      	bx	lr
	...

08003924 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003924:	b580      	push	{r7, lr}
 8003926:	b082      	sub	sp, #8
 8003928:	af00      	add	r7, sp, #0
 800392a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800392c:	4b12      	ldr	r3, [pc, #72]	; (8003978 <HAL_InitTick+0x54>)
 800392e:	681a      	ldr	r2, [r3, #0]
 8003930:	4b12      	ldr	r3, [pc, #72]	; (800397c <HAL_InitTick+0x58>)
 8003932:	781b      	ldrb	r3, [r3, #0]
 8003934:	4619      	mov	r1, r3
 8003936:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800393a:	fbb3 f3f1 	udiv	r3, r3, r1
 800393e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003942:	4618      	mov	r0, r3
 8003944:	f000 f967 	bl	8003c16 <HAL_SYSTICK_Config>
 8003948:	4603      	mov	r3, r0
 800394a:	2b00      	cmp	r3, #0
 800394c:	d001      	beq.n	8003952 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800394e:	2301      	movs	r3, #1
 8003950:	e00e      	b.n	8003970 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	2b0f      	cmp	r3, #15
 8003956:	d80a      	bhi.n	800396e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003958:	2200      	movs	r2, #0
 800395a:	6879      	ldr	r1, [r7, #4]
 800395c:	f04f 30ff 	mov.w	r0, #4294967295
 8003960:	f000 f92f 	bl	8003bc2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003964:	4a06      	ldr	r2, [pc, #24]	; (8003980 <HAL_InitTick+0x5c>)
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800396a:	2300      	movs	r3, #0
 800396c:	e000      	b.n	8003970 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800396e:	2301      	movs	r3, #1
}
 8003970:	4618      	mov	r0, r3
 8003972:	3708      	adds	r7, #8
 8003974:	46bd      	mov	sp, r7
 8003976:	bd80      	pop	{r7, pc}
 8003978:	200002dc 	.word	0x200002dc
 800397c:	20000368 	.word	0x20000368
 8003980:	20000364 	.word	0x20000364

08003984 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003984:	b480      	push	{r7}
 8003986:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003988:	4b06      	ldr	r3, [pc, #24]	; (80039a4 <HAL_IncTick+0x20>)
 800398a:	781b      	ldrb	r3, [r3, #0]
 800398c:	461a      	mov	r2, r3
 800398e:	4b06      	ldr	r3, [pc, #24]	; (80039a8 <HAL_IncTick+0x24>)
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	4413      	add	r3, r2
 8003994:	4a04      	ldr	r2, [pc, #16]	; (80039a8 <HAL_IncTick+0x24>)
 8003996:	6013      	str	r3, [r2, #0]
}
 8003998:	bf00      	nop
 800399a:	46bd      	mov	sp, r7
 800399c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a0:	4770      	bx	lr
 80039a2:	bf00      	nop
 80039a4:	20000368 	.word	0x20000368
 80039a8:	20000894 	.word	0x20000894

080039ac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80039ac:	b480      	push	{r7}
 80039ae:	af00      	add	r7, sp, #0
  return uwTick;
 80039b0:	4b03      	ldr	r3, [pc, #12]	; (80039c0 <HAL_GetTick+0x14>)
 80039b2:	681b      	ldr	r3, [r3, #0]
}
 80039b4:	4618      	mov	r0, r3
 80039b6:	46bd      	mov	sp, r7
 80039b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039bc:	4770      	bx	lr
 80039be:	bf00      	nop
 80039c0:	20000894 	.word	0x20000894

080039c4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80039c4:	b580      	push	{r7, lr}
 80039c6:	b084      	sub	sp, #16
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80039cc:	f7ff ffee 	bl	80039ac <HAL_GetTick>
 80039d0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039dc:	d005      	beq.n	80039ea <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80039de:	4b0a      	ldr	r3, [pc, #40]	; (8003a08 <HAL_Delay+0x44>)
 80039e0:	781b      	ldrb	r3, [r3, #0]
 80039e2:	461a      	mov	r2, r3
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	4413      	add	r3, r2
 80039e8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80039ea:	bf00      	nop
 80039ec:	f7ff ffde 	bl	80039ac <HAL_GetTick>
 80039f0:	4602      	mov	r2, r0
 80039f2:	68bb      	ldr	r3, [r7, #8]
 80039f4:	1ad3      	subs	r3, r2, r3
 80039f6:	68fa      	ldr	r2, [r7, #12]
 80039f8:	429a      	cmp	r2, r3
 80039fa:	d8f7      	bhi.n	80039ec <HAL_Delay+0x28>
  {
  }
}
 80039fc:	bf00      	nop
 80039fe:	bf00      	nop
 8003a00:	3710      	adds	r7, #16
 8003a02:	46bd      	mov	sp, r7
 8003a04:	bd80      	pop	{r7, pc}
 8003a06:	bf00      	nop
 8003a08:	20000368 	.word	0x20000368

08003a0c <__NVIC_SetPriorityGrouping>:
{
 8003a0c:	b480      	push	{r7}
 8003a0e:	b085      	sub	sp, #20
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	f003 0307 	and.w	r3, r3, #7
 8003a1a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003a1c:	4b0c      	ldr	r3, [pc, #48]	; (8003a50 <__NVIC_SetPriorityGrouping+0x44>)
 8003a1e:	68db      	ldr	r3, [r3, #12]
 8003a20:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003a22:	68ba      	ldr	r2, [r7, #8]
 8003a24:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003a28:	4013      	ands	r3, r2
 8003a2a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003a30:	68bb      	ldr	r3, [r7, #8]
 8003a32:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003a34:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003a38:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003a3c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003a3e:	4a04      	ldr	r2, [pc, #16]	; (8003a50 <__NVIC_SetPriorityGrouping+0x44>)
 8003a40:	68bb      	ldr	r3, [r7, #8]
 8003a42:	60d3      	str	r3, [r2, #12]
}
 8003a44:	bf00      	nop
 8003a46:	3714      	adds	r7, #20
 8003a48:	46bd      	mov	sp, r7
 8003a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a4e:	4770      	bx	lr
 8003a50:	e000ed00 	.word	0xe000ed00

08003a54 <__NVIC_GetPriorityGrouping>:
{
 8003a54:	b480      	push	{r7}
 8003a56:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003a58:	4b04      	ldr	r3, [pc, #16]	; (8003a6c <__NVIC_GetPriorityGrouping+0x18>)
 8003a5a:	68db      	ldr	r3, [r3, #12]
 8003a5c:	0a1b      	lsrs	r3, r3, #8
 8003a5e:	f003 0307 	and.w	r3, r3, #7
}
 8003a62:	4618      	mov	r0, r3
 8003a64:	46bd      	mov	sp, r7
 8003a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a6a:	4770      	bx	lr
 8003a6c:	e000ed00 	.word	0xe000ed00

08003a70 <__NVIC_EnableIRQ>:
{
 8003a70:	b480      	push	{r7}
 8003a72:	b083      	sub	sp, #12
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	4603      	mov	r3, r0
 8003a78:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	db0b      	blt.n	8003a9a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003a82:	79fb      	ldrb	r3, [r7, #7]
 8003a84:	f003 021f 	and.w	r2, r3, #31
 8003a88:	4907      	ldr	r1, [pc, #28]	; (8003aa8 <__NVIC_EnableIRQ+0x38>)
 8003a8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a8e:	095b      	lsrs	r3, r3, #5
 8003a90:	2001      	movs	r0, #1
 8003a92:	fa00 f202 	lsl.w	r2, r0, r2
 8003a96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003a9a:	bf00      	nop
 8003a9c:	370c      	adds	r7, #12
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa4:	4770      	bx	lr
 8003aa6:	bf00      	nop
 8003aa8:	e000e100 	.word	0xe000e100

08003aac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003aac:	b480      	push	{r7}
 8003aae:	b083      	sub	sp, #12
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	4603      	mov	r3, r0
 8003ab4:	6039      	str	r1, [r7, #0]
 8003ab6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003ab8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	db0a      	blt.n	8003ad6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ac0:	683b      	ldr	r3, [r7, #0]
 8003ac2:	b2da      	uxtb	r2, r3
 8003ac4:	490c      	ldr	r1, [pc, #48]	; (8003af8 <__NVIC_SetPriority+0x4c>)
 8003ac6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003aca:	0112      	lsls	r2, r2, #4
 8003acc:	b2d2      	uxtb	r2, r2
 8003ace:	440b      	add	r3, r1
 8003ad0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003ad4:	e00a      	b.n	8003aec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ad6:	683b      	ldr	r3, [r7, #0]
 8003ad8:	b2da      	uxtb	r2, r3
 8003ada:	4908      	ldr	r1, [pc, #32]	; (8003afc <__NVIC_SetPriority+0x50>)
 8003adc:	79fb      	ldrb	r3, [r7, #7]
 8003ade:	f003 030f 	and.w	r3, r3, #15
 8003ae2:	3b04      	subs	r3, #4
 8003ae4:	0112      	lsls	r2, r2, #4
 8003ae6:	b2d2      	uxtb	r2, r2
 8003ae8:	440b      	add	r3, r1
 8003aea:	761a      	strb	r2, [r3, #24]
}
 8003aec:	bf00      	nop
 8003aee:	370c      	adds	r7, #12
 8003af0:	46bd      	mov	sp, r7
 8003af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af6:	4770      	bx	lr
 8003af8:	e000e100 	.word	0xe000e100
 8003afc:	e000ed00 	.word	0xe000ed00

08003b00 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003b00:	b480      	push	{r7}
 8003b02:	b089      	sub	sp, #36	; 0x24
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	60f8      	str	r0, [r7, #12]
 8003b08:	60b9      	str	r1, [r7, #8]
 8003b0a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	f003 0307 	and.w	r3, r3, #7
 8003b12:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003b14:	69fb      	ldr	r3, [r7, #28]
 8003b16:	f1c3 0307 	rsb	r3, r3, #7
 8003b1a:	2b04      	cmp	r3, #4
 8003b1c:	bf28      	it	cs
 8003b1e:	2304      	movcs	r3, #4
 8003b20:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003b22:	69fb      	ldr	r3, [r7, #28]
 8003b24:	3304      	adds	r3, #4
 8003b26:	2b06      	cmp	r3, #6
 8003b28:	d902      	bls.n	8003b30 <NVIC_EncodePriority+0x30>
 8003b2a:	69fb      	ldr	r3, [r7, #28]
 8003b2c:	3b03      	subs	r3, #3
 8003b2e:	e000      	b.n	8003b32 <NVIC_EncodePriority+0x32>
 8003b30:	2300      	movs	r3, #0
 8003b32:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b34:	f04f 32ff 	mov.w	r2, #4294967295
 8003b38:	69bb      	ldr	r3, [r7, #24]
 8003b3a:	fa02 f303 	lsl.w	r3, r2, r3
 8003b3e:	43da      	mvns	r2, r3
 8003b40:	68bb      	ldr	r3, [r7, #8]
 8003b42:	401a      	ands	r2, r3
 8003b44:	697b      	ldr	r3, [r7, #20]
 8003b46:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003b48:	f04f 31ff 	mov.w	r1, #4294967295
 8003b4c:	697b      	ldr	r3, [r7, #20]
 8003b4e:	fa01 f303 	lsl.w	r3, r1, r3
 8003b52:	43d9      	mvns	r1, r3
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b58:	4313      	orrs	r3, r2
         );
}
 8003b5a:	4618      	mov	r0, r3
 8003b5c:	3724      	adds	r7, #36	; 0x24
 8003b5e:	46bd      	mov	sp, r7
 8003b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b64:	4770      	bx	lr
	...

08003b68 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003b68:	b580      	push	{r7, lr}
 8003b6a:	b082      	sub	sp, #8
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	3b01      	subs	r3, #1
 8003b74:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003b78:	d301      	bcc.n	8003b7e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003b7a:	2301      	movs	r3, #1
 8003b7c:	e00f      	b.n	8003b9e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003b7e:	4a0a      	ldr	r2, [pc, #40]	; (8003ba8 <SysTick_Config+0x40>)
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	3b01      	subs	r3, #1
 8003b84:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003b86:	210f      	movs	r1, #15
 8003b88:	f04f 30ff 	mov.w	r0, #4294967295
 8003b8c:	f7ff ff8e 	bl	8003aac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003b90:	4b05      	ldr	r3, [pc, #20]	; (8003ba8 <SysTick_Config+0x40>)
 8003b92:	2200      	movs	r2, #0
 8003b94:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003b96:	4b04      	ldr	r3, [pc, #16]	; (8003ba8 <SysTick_Config+0x40>)
 8003b98:	2207      	movs	r2, #7
 8003b9a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003b9c:	2300      	movs	r3, #0
}
 8003b9e:	4618      	mov	r0, r3
 8003ba0:	3708      	adds	r7, #8
 8003ba2:	46bd      	mov	sp, r7
 8003ba4:	bd80      	pop	{r7, pc}
 8003ba6:	bf00      	nop
 8003ba8:	e000e010 	.word	0xe000e010

08003bac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003bac:	b580      	push	{r7, lr}
 8003bae:	b082      	sub	sp, #8
 8003bb0:	af00      	add	r7, sp, #0
 8003bb2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003bb4:	6878      	ldr	r0, [r7, #4]
 8003bb6:	f7ff ff29 	bl	8003a0c <__NVIC_SetPriorityGrouping>
}
 8003bba:	bf00      	nop
 8003bbc:	3708      	adds	r7, #8
 8003bbe:	46bd      	mov	sp, r7
 8003bc0:	bd80      	pop	{r7, pc}

08003bc2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003bc2:	b580      	push	{r7, lr}
 8003bc4:	b086      	sub	sp, #24
 8003bc6:	af00      	add	r7, sp, #0
 8003bc8:	4603      	mov	r3, r0
 8003bca:	60b9      	str	r1, [r7, #8]
 8003bcc:	607a      	str	r2, [r7, #4]
 8003bce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003bd0:	2300      	movs	r3, #0
 8003bd2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003bd4:	f7ff ff3e 	bl	8003a54 <__NVIC_GetPriorityGrouping>
 8003bd8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003bda:	687a      	ldr	r2, [r7, #4]
 8003bdc:	68b9      	ldr	r1, [r7, #8]
 8003bde:	6978      	ldr	r0, [r7, #20]
 8003be0:	f7ff ff8e 	bl	8003b00 <NVIC_EncodePriority>
 8003be4:	4602      	mov	r2, r0
 8003be6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003bea:	4611      	mov	r1, r2
 8003bec:	4618      	mov	r0, r3
 8003bee:	f7ff ff5d 	bl	8003aac <__NVIC_SetPriority>
}
 8003bf2:	bf00      	nop
 8003bf4:	3718      	adds	r7, #24
 8003bf6:	46bd      	mov	sp, r7
 8003bf8:	bd80      	pop	{r7, pc}

08003bfa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003bfa:	b580      	push	{r7, lr}
 8003bfc:	b082      	sub	sp, #8
 8003bfe:	af00      	add	r7, sp, #0
 8003c00:	4603      	mov	r3, r0
 8003c02:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003c04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c08:	4618      	mov	r0, r3
 8003c0a:	f7ff ff31 	bl	8003a70 <__NVIC_EnableIRQ>
}
 8003c0e:	bf00      	nop
 8003c10:	3708      	adds	r7, #8
 8003c12:	46bd      	mov	sp, r7
 8003c14:	bd80      	pop	{r7, pc}

08003c16 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003c16:	b580      	push	{r7, lr}
 8003c18:	b082      	sub	sp, #8
 8003c1a:	af00      	add	r7, sp, #0
 8003c1c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003c1e:	6878      	ldr	r0, [r7, #4]
 8003c20:	f7ff ffa2 	bl	8003b68 <SysTick_Config>
 8003c24:	4603      	mov	r3, r0
}
 8003c26:	4618      	mov	r0, r3
 8003c28:	3708      	adds	r7, #8
 8003c2a:	46bd      	mov	sp, r7
 8003c2c:	bd80      	pop	{r7, pc}
	...

08003c30 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003c30:	b580      	push	{r7, lr}
 8003c32:	b086      	sub	sp, #24
 8003c34:	af00      	add	r7, sp, #0
 8003c36:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003c38:	2300      	movs	r3, #0
 8003c3a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003c3c:	f7ff feb6 	bl	80039ac <HAL_GetTick>
 8003c40:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d101      	bne.n	8003c4c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003c48:	2301      	movs	r3, #1
 8003c4a:	e099      	b.n	8003d80 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	2200      	movs	r2, #0
 8003c50:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	2202      	movs	r2, #2
 8003c58:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	681a      	ldr	r2, [r3, #0]
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f022 0201 	bic.w	r2, r2, #1
 8003c6a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003c6c:	e00f      	b.n	8003c8e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003c6e:	f7ff fe9d 	bl	80039ac <HAL_GetTick>
 8003c72:	4602      	mov	r2, r0
 8003c74:	693b      	ldr	r3, [r7, #16]
 8003c76:	1ad3      	subs	r3, r2, r3
 8003c78:	2b05      	cmp	r3, #5
 8003c7a:	d908      	bls.n	8003c8e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	2220      	movs	r2, #32
 8003c80:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	2203      	movs	r2, #3
 8003c86:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003c8a:	2303      	movs	r3, #3
 8003c8c:	e078      	b.n	8003d80 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f003 0301 	and.w	r3, r3, #1
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d1e8      	bne.n	8003c6e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003ca4:	697a      	ldr	r2, [r7, #20]
 8003ca6:	4b38      	ldr	r3, [pc, #224]	; (8003d88 <HAL_DMA_Init+0x158>)
 8003ca8:	4013      	ands	r3, r2
 8003caa:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	685a      	ldr	r2, [r3, #4]
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	689b      	ldr	r3, [r3, #8]
 8003cb4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003cba:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	691b      	ldr	r3, [r3, #16]
 8003cc0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003cc6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	699b      	ldr	r3, [r3, #24]
 8003ccc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003cd2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	6a1b      	ldr	r3, [r3, #32]
 8003cd8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003cda:	697a      	ldr	r2, [r7, #20]
 8003cdc:	4313      	orrs	r3, r2
 8003cde:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ce4:	2b04      	cmp	r3, #4
 8003ce6:	d107      	bne.n	8003cf8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cf0:	4313      	orrs	r3, r2
 8003cf2:	697a      	ldr	r2, [r7, #20]
 8003cf4:	4313      	orrs	r3, r2
 8003cf6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	697a      	ldr	r2, [r7, #20]
 8003cfe:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	695b      	ldr	r3, [r3, #20]
 8003d06:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003d08:	697b      	ldr	r3, [r7, #20]
 8003d0a:	f023 0307 	bic.w	r3, r3, #7
 8003d0e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d14:	697a      	ldr	r2, [r7, #20]
 8003d16:	4313      	orrs	r3, r2
 8003d18:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d1e:	2b04      	cmp	r3, #4
 8003d20:	d117      	bne.n	8003d52 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d26:	697a      	ldr	r2, [r7, #20]
 8003d28:	4313      	orrs	r3, r2
 8003d2a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d00e      	beq.n	8003d52 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003d34:	6878      	ldr	r0, [r7, #4]
 8003d36:	f000 f8bd 	bl	8003eb4 <DMA_CheckFifoParam>
 8003d3a:	4603      	mov	r3, r0
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d008      	beq.n	8003d52 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	2240      	movs	r2, #64	; 0x40
 8003d44:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	2201      	movs	r2, #1
 8003d4a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003d4e:	2301      	movs	r3, #1
 8003d50:	e016      	b.n	8003d80 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	697a      	ldr	r2, [r7, #20]
 8003d58:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003d5a:	6878      	ldr	r0, [r7, #4]
 8003d5c:	f000 f874 	bl	8003e48 <DMA_CalcBaseAndBitshift>
 8003d60:	4603      	mov	r3, r0
 8003d62:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d68:	223f      	movs	r2, #63	; 0x3f
 8003d6a:	409a      	lsls	r2, r3
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	2200      	movs	r2, #0
 8003d74:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	2201      	movs	r2, #1
 8003d7a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003d7e:	2300      	movs	r3, #0
}
 8003d80:	4618      	mov	r0, r3
 8003d82:	3718      	adds	r7, #24
 8003d84:	46bd      	mov	sp, r7
 8003d86:	bd80      	pop	{r7, pc}
 8003d88:	f010803f 	.word	0xf010803f

08003d8c <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8003d8c:	b580      	push	{r7, lr}
 8003d8e:	b084      	sub	sp, #16
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d101      	bne.n	8003d9e <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8003d9a:	2301      	movs	r3, #1
 8003d9c:	e050      	b.n	8003e40 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003da4:	b2db      	uxtb	r3, r3
 8003da6:	2b02      	cmp	r3, #2
 8003da8:	d101      	bne.n	8003dae <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8003daa:	2302      	movs	r3, #2
 8003dac:	e048      	b.n	8003e40 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	681a      	ldr	r2, [r3, #0]
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	f022 0201 	bic.w	r2, r2, #1
 8003dbc:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	2200      	movs	r2, #0
 8003dc4:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	2200      	movs	r2, #0
 8003dcc:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	2200      	movs	r2, #0
 8003dd4:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	2200      	movs	r2, #0
 8003ddc:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	2200      	movs	r2, #0
 8003de4:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	2221      	movs	r2, #33	; 0x21
 8003dec:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003dee:	6878      	ldr	r0, [r7, #4]
 8003df0:	f000 f82a 	bl	8003e48 <DMA_CalcBaseAndBitshift>
 8003df4:	4603      	mov	r3, r0
 8003df6:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	2200      	movs	r2, #0
 8003dfc:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	2200      	movs	r2, #0
 8003e02:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	2200      	movs	r2, #0
 8003e08:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	2200      	movs	r2, #0
 8003e14:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	2200      	movs	r2, #0
 8003e1a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e20:	223f      	movs	r2, #63	; 0x3f
 8003e22:	409a      	lsls	r2, r3
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	2200      	movs	r2, #0
 8003e2c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	2200      	movs	r2, #0
 8003e32:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	2200      	movs	r2, #0
 8003e3a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8003e3e:	2300      	movs	r3, #0
}
 8003e40:	4618      	mov	r0, r3
 8003e42:	3710      	adds	r7, #16
 8003e44:	46bd      	mov	sp, r7
 8003e46:	bd80      	pop	{r7, pc}

08003e48 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003e48:	b480      	push	{r7}
 8003e4a:	b085      	sub	sp, #20
 8003e4c:	af00      	add	r7, sp, #0
 8003e4e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	b2db      	uxtb	r3, r3
 8003e56:	3b10      	subs	r3, #16
 8003e58:	4a14      	ldr	r2, [pc, #80]	; (8003eac <DMA_CalcBaseAndBitshift+0x64>)
 8003e5a:	fba2 2303 	umull	r2, r3, r2, r3
 8003e5e:	091b      	lsrs	r3, r3, #4
 8003e60:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003e62:	4a13      	ldr	r2, [pc, #76]	; (8003eb0 <DMA_CalcBaseAndBitshift+0x68>)
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	4413      	add	r3, r2
 8003e68:	781b      	ldrb	r3, [r3, #0]
 8003e6a:	461a      	mov	r2, r3
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	2b03      	cmp	r3, #3
 8003e74:	d909      	bls.n	8003e8a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003e7e:	f023 0303 	bic.w	r3, r3, #3
 8003e82:	1d1a      	adds	r2, r3, #4
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	659a      	str	r2, [r3, #88]	; 0x58
 8003e88:	e007      	b.n	8003e9a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003e92:	f023 0303 	bic.w	r3, r3, #3
 8003e96:	687a      	ldr	r2, [r7, #4]
 8003e98:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003e9e:	4618      	mov	r0, r3
 8003ea0:	3714      	adds	r7, #20
 8003ea2:	46bd      	mov	sp, r7
 8003ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea8:	4770      	bx	lr
 8003eaa:	bf00      	nop
 8003eac:	aaaaaaab 	.word	0xaaaaaaab
 8003eb0:	0800a688 	.word	0x0800a688

08003eb4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003eb4:	b480      	push	{r7}
 8003eb6:	b085      	sub	sp, #20
 8003eb8:	af00      	add	r7, sp, #0
 8003eba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003ebc:	2300      	movs	r3, #0
 8003ebe:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ec4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	699b      	ldr	r3, [r3, #24]
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d11f      	bne.n	8003f0e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003ece:	68bb      	ldr	r3, [r7, #8]
 8003ed0:	2b03      	cmp	r3, #3
 8003ed2:	d856      	bhi.n	8003f82 <DMA_CheckFifoParam+0xce>
 8003ed4:	a201      	add	r2, pc, #4	; (adr r2, 8003edc <DMA_CheckFifoParam+0x28>)
 8003ed6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003eda:	bf00      	nop
 8003edc:	08003eed 	.word	0x08003eed
 8003ee0:	08003eff 	.word	0x08003eff
 8003ee4:	08003eed 	.word	0x08003eed
 8003ee8:	08003f83 	.word	0x08003f83
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ef0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d046      	beq.n	8003f86 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003ef8:	2301      	movs	r3, #1
 8003efa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003efc:	e043      	b.n	8003f86 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f02:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003f06:	d140      	bne.n	8003f8a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003f08:	2301      	movs	r3, #1
 8003f0a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003f0c:	e03d      	b.n	8003f8a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	699b      	ldr	r3, [r3, #24]
 8003f12:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003f16:	d121      	bne.n	8003f5c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003f18:	68bb      	ldr	r3, [r7, #8]
 8003f1a:	2b03      	cmp	r3, #3
 8003f1c:	d837      	bhi.n	8003f8e <DMA_CheckFifoParam+0xda>
 8003f1e:	a201      	add	r2, pc, #4	; (adr r2, 8003f24 <DMA_CheckFifoParam+0x70>)
 8003f20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f24:	08003f35 	.word	0x08003f35
 8003f28:	08003f3b 	.word	0x08003f3b
 8003f2c:	08003f35 	.word	0x08003f35
 8003f30:	08003f4d 	.word	0x08003f4d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003f34:	2301      	movs	r3, #1
 8003f36:	73fb      	strb	r3, [r7, #15]
      break;
 8003f38:	e030      	b.n	8003f9c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f3e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d025      	beq.n	8003f92 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003f46:	2301      	movs	r3, #1
 8003f48:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003f4a:	e022      	b.n	8003f92 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f50:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003f54:	d11f      	bne.n	8003f96 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003f56:	2301      	movs	r3, #1
 8003f58:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003f5a:	e01c      	b.n	8003f96 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003f5c:	68bb      	ldr	r3, [r7, #8]
 8003f5e:	2b02      	cmp	r3, #2
 8003f60:	d903      	bls.n	8003f6a <DMA_CheckFifoParam+0xb6>
 8003f62:	68bb      	ldr	r3, [r7, #8]
 8003f64:	2b03      	cmp	r3, #3
 8003f66:	d003      	beq.n	8003f70 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003f68:	e018      	b.n	8003f9c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003f6a:	2301      	movs	r3, #1
 8003f6c:	73fb      	strb	r3, [r7, #15]
      break;
 8003f6e:	e015      	b.n	8003f9c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f74:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d00e      	beq.n	8003f9a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003f7c:	2301      	movs	r3, #1
 8003f7e:	73fb      	strb	r3, [r7, #15]
      break;
 8003f80:	e00b      	b.n	8003f9a <DMA_CheckFifoParam+0xe6>
      break;
 8003f82:	bf00      	nop
 8003f84:	e00a      	b.n	8003f9c <DMA_CheckFifoParam+0xe8>
      break;
 8003f86:	bf00      	nop
 8003f88:	e008      	b.n	8003f9c <DMA_CheckFifoParam+0xe8>
      break;
 8003f8a:	bf00      	nop
 8003f8c:	e006      	b.n	8003f9c <DMA_CheckFifoParam+0xe8>
      break;
 8003f8e:	bf00      	nop
 8003f90:	e004      	b.n	8003f9c <DMA_CheckFifoParam+0xe8>
      break;
 8003f92:	bf00      	nop
 8003f94:	e002      	b.n	8003f9c <DMA_CheckFifoParam+0xe8>
      break;   
 8003f96:	bf00      	nop
 8003f98:	e000      	b.n	8003f9c <DMA_CheckFifoParam+0xe8>
      break;
 8003f9a:	bf00      	nop
    }
  } 
  
  return status; 
 8003f9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f9e:	4618      	mov	r0, r3
 8003fa0:	3714      	adds	r7, #20
 8003fa2:	46bd      	mov	sp, r7
 8003fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa8:	4770      	bx	lr
 8003faa:	bf00      	nop

08003fac <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8003fac:	b580      	push	{r7, lr}
 8003fae:	b082      	sub	sp, #8
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if(hdma2d == NULL)
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d101      	bne.n	8003fbe <HAL_DMA2D_Init+0x12>
  {
     return HAL_ERROR;
 8003fba:	2301      	movs	r3, #1
 8003fbc:	e03b      	b.n	8004036 <HAL_DMA2D_Init+0x8a>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if(hdma2d->State == HAL_DMA2D_STATE_RESET)
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003fc4:	b2db      	uxtb	r3, r3
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d106      	bne.n	8003fd8 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	2200      	movs	r2, #0
 8003fce:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 8003fd2:	6878      	ldr	r0, [r7, #4]
 8003fd4:	f000 f833 	bl	800403e <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2202      	movs	r2, #2
 8003fdc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	685a      	ldr	r2, [r3, #4]
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	430a      	orrs	r2, r1
 8003ff4:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ffc:	f023 0107 	bic.w	r1, r3, #7
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	689a      	ldr	r2, [r3, #8]
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	430a      	orrs	r2, r1
 800400a:	635a      	str	r2, [r3, #52]	; 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004012:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8004016:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800401a:	687a      	ldr	r2, [r7, #4]
 800401c:	68d1      	ldr	r1, [r2, #12]
 800401e:	687a      	ldr	r2, [r7, #4]
 8004020:	6812      	ldr	r2, [r2, #0]
 8004022:	430b      	orrs	r3, r1
 8004024:	6413      	str	r3, [r2, #64]	; 0x40


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	2200      	movs	r2, #0
 800402a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	2201      	movs	r2, #1
 8004030:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 8004034:	2300      	movs	r3, #0
}
 8004036:	4618      	mov	r0, r3
 8004038:	3708      	adds	r7, #8
 800403a:	46bd      	mov	sp, r7
 800403c:	bd80      	pop	{r7, pc}

0800403e <HAL_DMA2D_MspInit>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 800403e:	b480      	push	{r7}
 8004040:	b083      	sub	sp, #12
 8004042:	af00      	add	r7, sp, #0
 8004044:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_MspInit can be implemented in the user file.
   */
}
 8004046:	bf00      	nop
 8004048:	370c      	adds	r7, #12
 800404a:	46bd      	mov	sp, r7
 800404c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004050:	4770      	bx	lr

08004052 <HAL_DMA2D_Start>:
  * @param  Width      The width of data to be transferred from source to destination (expressed in number of pixels per line).
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,  uint32_t Height)
{
 8004052:	b580      	push	{r7, lr}
 8004054:	b086      	sub	sp, #24
 8004056:	af02      	add	r7, sp, #8
 8004058:	60f8      	str	r0, [r7, #12]
 800405a:	60b9      	str	r1, [r7, #8]
 800405c:	607a      	str	r2, [r7, #4]
 800405e:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004066:	2b01      	cmp	r3, #1
 8004068:	d101      	bne.n	800406e <HAL_DMA2D_Start+0x1c>
 800406a:	2302      	movs	r3, #2
 800406c:	e018      	b.n	80040a0 <HAL_DMA2D_Start+0x4e>
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	2201      	movs	r2, #1
 8004072:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	2202      	movs	r2, #2
 800407a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 800407e:	69bb      	ldr	r3, [r7, #24]
 8004080:	9300      	str	r3, [sp, #0]
 8004082:	683b      	ldr	r3, [r7, #0]
 8004084:	687a      	ldr	r2, [r7, #4]
 8004086:	68b9      	ldr	r1, [r7, #8]
 8004088:	68f8      	ldr	r0, [r7, #12]
 800408a:	f000 f989 	bl	80043a0 <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	681a      	ldr	r2, [r3, #0]
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	f042 0201 	orr.w	r2, r2, #1
 800409c:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800409e:	2300      	movs	r3, #0
}
 80040a0:	4618      	mov	r0, r3
 80040a2:	3710      	adds	r7, #16
 80040a4:	46bd      	mov	sp, r7
 80040a6:	bd80      	pop	{r7, pc}

080040a8 <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 80040a8:	b580      	push	{r7, lr}
 80040aa:	b086      	sub	sp, #24
 80040ac:	af00      	add	r7, sp, #0
 80040ae:	6078      	str	r0, [r7, #4]
 80040b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 80040b2:	2300      	movs	r3, #0
 80040b4:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	f003 0301 	and.w	r3, r3, #1
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d056      	beq.n	8004172 <HAL_DMA2D_PollForTransfer+0xca>
  {
   /* Get tick */
   tickstart = HAL_GetTick();
 80040c4:	f7ff fc72 	bl	80039ac <HAL_GetTick>
 80040c8:	6178      	str	r0, [r7, #20]

    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 80040ca:	e04b      	b.n	8004164 <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	685b      	ldr	r3, [r3, #4]
 80040d2:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != 0U)
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	f003 0321 	and.w	r3, r3, #33	; 0x21
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d023      	beq.n	8004126 <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	f003 0320 	and.w	r3, r3, #32
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d005      	beq.n	80040f4 <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040ec:	f043 0202 	orr.w	r2, r3, #2
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	f003 0301 	and.w	r3, r3, #1
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d005      	beq.n	800410a <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004102:	f043 0201 	orr.w	r2, r3, #1
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	2221      	movs	r2, #33	; 0x21
 8004110:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	2204      	movs	r2, #4
 8004116:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	2200      	movs	r2, #0
 800411e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 8004122:	2301      	movs	r3, #1
 8004124:	e0a5      	b.n	8004272 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8004126:	683b      	ldr	r3, [r7, #0]
 8004128:	f1b3 3fff 	cmp.w	r3, #4294967295
 800412c:	d01a      	beq.n	8004164 <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U))
 800412e:	f7ff fc3d 	bl	80039ac <HAL_GetTick>
 8004132:	4602      	mov	r2, r0
 8004134:	697b      	ldr	r3, [r7, #20]
 8004136:	1ad3      	subs	r3, r2, r3
 8004138:	683a      	ldr	r2, [r7, #0]
 800413a:	429a      	cmp	r2, r3
 800413c:	d302      	bcc.n	8004144 <HAL_DMA2D_PollForTransfer+0x9c>
 800413e:	683b      	ldr	r3, [r7, #0]
 8004140:	2b00      	cmp	r3, #0
 8004142:	d10f      	bne.n	8004164 <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004148:	f043 0220 	orr.w	r2, r3, #32
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	2203      	movs	r2, #3
 8004154:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	2200      	movs	r2, #0
 800415c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 8004160:	2303      	movs	r3, #3
 8004162:	e086      	b.n	8004272 <HAL_DMA2D_PollForTransfer+0x1ca>
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	685b      	ldr	r3, [r3, #4]
 800416a:	f003 0302 	and.w	r3, r3, #2
 800416e:	2b00      	cmp	r3, #0
 8004170:	d0ac      	beq.n	80040cc <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	69db      	ldr	r3, [r3, #28]
 8004178:	f003 0320 	and.w	r3, r3, #32
 800417c:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004184:	f003 0320 	and.w	r3, r3, #32
 8004188:	693a      	ldr	r2, [r7, #16]
 800418a:	4313      	orrs	r3, r2
 800418c:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 800418e:	693b      	ldr	r3, [r7, #16]
 8004190:	2b00      	cmp	r3, #0
 8004192:	d061      	beq.n	8004258 <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8004194:	f7ff fc0a 	bl	80039ac <HAL_GetTick>
 8004198:	6178      	str	r0, [r7, #20]

    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 800419a:	e056      	b.n	800424a <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	685b      	ldr	r3, [r3, #4]
 80041a2:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE|DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != 0U)
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	f003 0329 	and.w	r3, r3, #41	; 0x29
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d02e      	beq.n	800420c <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	f003 0308 	and.w	r3, r3, #8
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d005      	beq.n	80041c4 <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041bc:	f043 0204 	orr.w	r2, r3, #4
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	f003 0320 	and.w	r3, r3, #32
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d005      	beq.n	80041da <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041d2:	f043 0202 	orr.w	r2, r3, #2
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	f003 0301 	and.w	r3, r3, #1
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d005      	beq.n	80041f0 <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041e8:	f043 0201 	orr.w	r2, r3, #1
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	2229      	movs	r2, #41	; 0x29
 80041f6:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State= HAL_DMA2D_STATE_ERROR;
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	2204      	movs	r2, #4
 80041fc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	2200      	movs	r2, #0
 8004204:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 8004208:	2301      	movs	r3, #1
 800420a:	e032      	b.n	8004272 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 800420c:	683b      	ldr	r3, [r7, #0]
 800420e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004212:	d01a      	beq.n	800424a <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U))
 8004214:	f7ff fbca 	bl	80039ac <HAL_GetTick>
 8004218:	4602      	mov	r2, r0
 800421a:	697b      	ldr	r3, [r7, #20]
 800421c:	1ad3      	subs	r3, r2, r3
 800421e:	683a      	ldr	r2, [r7, #0]
 8004220:	429a      	cmp	r2, r3
 8004222:	d302      	bcc.n	800422a <HAL_DMA2D_PollForTransfer+0x182>
 8004224:	683b      	ldr	r3, [r7, #0]
 8004226:	2b00      	cmp	r3, #0
 8004228:	d10f      	bne.n	800424a <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800422e:	f043 0220 	orr.w	r2, r3, #32
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State= HAL_DMA2D_STATE_TIMEOUT;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	2203      	movs	r2, #3
 800423a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	2200      	movs	r2, #0
 8004242:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 8004246:	2303      	movs	r3, #3
 8004248:	e013      	b.n	8004272 <HAL_DMA2D_PollForTransfer+0x1ca>
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	685b      	ldr	r3, [r3, #4]
 8004250:	f003 0310 	and.w	r3, r3, #16
 8004254:	2b00      	cmp	r3, #0
 8004256:	d0a1      	beq.n	800419c <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC|DMA2D_FLAG_CTC);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	2212      	movs	r2, #18
 800425e:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	2201      	movs	r2, #1
 8004264:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	2200      	movs	r2, #0
 800426c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8004270:	2300      	movs	r3, #0
}
 8004272:	4618      	mov	r0, r3
 8004274:	3718      	adds	r7, #24
 8004276:	46bd      	mov	sp, r7
 8004278:	bd80      	pop	{r7, pc}
	...

0800427c <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 800427c:	b480      	push	{r7}
 800427e:	b087      	sub	sp, #28
 8004280:	af00      	add	r7, sp, #0
 8004282:	6078      	str	r0, [r7, #4]
 8004284:	6039      	str	r1, [r7, #0]
  uint32_t regMask, regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if(hdma2d->Init.Mode != DMA2D_R2M)
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	685b      	ldr	r3, [r3, #4]
 800428a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
      assert_param(IS_DMA2D_ALPHA_MODE(hdma2d->LayerCfg[LayerIdx].AlphaMode));
    }
  }

  /* Process locked */
  __HAL_LOCK(hdma2d);
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004294:	2b01      	cmp	r3, #1
 8004296:	d101      	bne.n	800429c <HAL_DMA2D_ConfigLayer+0x20>
 8004298:	2302      	movs	r3, #2
 800429a:	e079      	b.n	8004390 <HAL_DMA2D_ConfigLayer+0x114>
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	2201      	movs	r2, #1
 80042a0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	2202      	movs	r2, #2
 80042a8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 80042ac:	683b      	ldr	r3, [r7, #0]
 80042ae:	011b      	lsls	r3, r3, #4
 80042b0:	3318      	adds	r3, #24
 80042b2:	687a      	ldr	r2, [r7, #4]
 80042b4:	4413      	add	r3, r2
 80042b6:	613b      	str	r3, [r7, #16]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 80042b8:	693b      	ldr	r3, [r7, #16]
 80042ba:	685a      	ldr	r2, [r3, #4]
 80042bc:	693b      	ldr	r3, [r7, #16]
 80042be:	689b      	ldr	r3, [r3, #8]
 80042c0:	041b      	lsls	r3, r3, #16
 80042c2:	4313      	orrs	r3, r2
 80042c4:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 80042c6:	4b35      	ldr	r3, [pc, #212]	; (800439c <HAL_DMA2D_ConfigLayer+0x120>)
 80042c8:	60fb      	str	r3, [r7, #12]


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80042ca:	693b      	ldr	r3, [r7, #16]
 80042cc:	685b      	ldr	r3, [r3, #4]
 80042ce:	2b0a      	cmp	r3, #10
 80042d0:	d003      	beq.n	80042da <HAL_DMA2D_ConfigLayer+0x5e>
 80042d2:	693b      	ldr	r3, [r7, #16]
 80042d4:	685b      	ldr	r3, [r3, #4]
 80042d6:	2b09      	cmp	r3, #9
 80042d8:	d107      	bne.n	80042ea <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 80042da:	693b      	ldr	r3, [r7, #16]
 80042dc:	68db      	ldr	r3, [r3, #12]
 80042de:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80042e2:	697a      	ldr	r2, [r7, #20]
 80042e4:	4313      	orrs	r3, r2
 80042e6:	617b      	str	r3, [r7, #20]
 80042e8:	e005      	b.n	80042f6 <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |=  (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 80042ea:	693b      	ldr	r3, [r7, #16]
 80042ec:	68db      	ldr	r3, [r3, #12]
 80042ee:	061b      	lsls	r3, r3, #24
 80042f0:	697a      	ldr	r2, [r7, #20]
 80042f2:	4313      	orrs	r3, r2
 80042f4:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if(LayerIdx == DMA2D_BACKGROUND_LAYER)
 80042f6:	683b      	ldr	r3, [r7, #0]
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d120      	bne.n	800433e <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	43db      	mvns	r3, r3
 8004306:	ea02 0103 	and.w	r1, r2, r3
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	697a      	ldr	r2, [r7, #20]
 8004310:	430a      	orrs	r2, r1
 8004312:	625a      	str	r2, [r3, #36]	; 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	693a      	ldr	r2, [r7, #16]
 800431a:	6812      	ldr	r2, [r2, #0]
 800431c:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800431e:	693b      	ldr	r3, [r7, #16]
 8004320:	685b      	ldr	r3, [r3, #4]
 8004322:	2b0a      	cmp	r3, #10
 8004324:	d003      	beq.n	800432e <HAL_DMA2D_ConfigLayer+0xb2>
 8004326:	693b      	ldr	r3, [r7, #16]
 8004328:	685b      	ldr	r3, [r3, #4]
 800432a:	2b09      	cmp	r3, #9
 800432c:	d127      	bne.n	800437e <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE|DMA2D_BGCOLR_GREEN|DMA2D_BGCOLR_RED));
 800432e:	693b      	ldr	r3, [r7, #16]
 8004330:	68da      	ldr	r2, [r3, #12]
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 800433a:	629a      	str	r2, [r3, #40]	; 0x28
 800433c:	e01f      	b.n	800437e <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


     /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	69da      	ldr	r2, [r3, #28]
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	43db      	mvns	r3, r3
 8004348:	ea02 0103 	and.w	r1, r2, r3
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	697a      	ldr	r2, [r7, #20]
 8004352:	430a      	orrs	r2, r1
 8004354:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	693a      	ldr	r2, [r7, #16]
 800435c:	6812      	ldr	r2, [r2, #0]
 800435e:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8004360:	693b      	ldr	r3, [r7, #16]
 8004362:	685b      	ldr	r3, [r3, #4]
 8004364:	2b0a      	cmp	r3, #10
 8004366:	d003      	beq.n	8004370 <HAL_DMA2D_ConfigLayer+0xf4>
 8004368:	693b      	ldr	r3, [r7, #16]
 800436a:	685b      	ldr	r3, [r3, #4]
 800436c:	2b09      	cmp	r3, #9
 800436e:	d106      	bne.n	800437e <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE|DMA2D_FGCOLR_GREEN|DMA2D_FGCOLR_RED));
 8004370:	693b      	ldr	r3, [r7, #16]
 8004372:	68da      	ldr	r2, [r3, #12]
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 800437c:	621a      	str	r2, [r3, #32]
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	2201      	movs	r2, #1
 8004382:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	2200      	movs	r2, #0
 800438a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 800438e:	2300      	movs	r3, #0
}
 8004390:	4618      	mov	r0, r3
 8004392:	371c      	adds	r7, #28
 8004394:	46bd      	mov	sp, r7
 8004396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800439a:	4770      	bx	lr
 800439c:	ff03000f 	.word	0xff03000f

080043a0 <DMA2D_SetConfig>:
  * @param  Width      The width of data to be transferred from source to destination.
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width, uint32_t Height)
{
 80043a0:	b480      	push	{r7}
 80043a2:	b08b      	sub	sp, #44	; 0x2c
 80043a4:	af00      	add	r7, sp, #0
 80043a6:	60f8      	str	r0, [r7, #12]
 80043a8:	60b9      	str	r1, [r7, #8]
 80043aa:	607a      	str	r2, [r7, #4]
 80043ac:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL|DMA2D_NLR_PL), (Height| (Width << DMA2D_NLR_PL_Pos)));
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043b4:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 80043b8:	683b      	ldr	r3, [r7, #0]
 80043ba:	041a      	lsls	r2, r3, #16
 80043bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043be:	431a      	orrs	r2, r3
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	430a      	orrs	r2, r1
 80043c6:	645a      	str	r2, [r3, #68]	; 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	687a      	ldr	r2, [r7, #4]
 80043ce:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	685b      	ldr	r3, [r3, #4]
 80043d4:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80043d8:	d174      	bne.n	80044c4 <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 80043da:	68bb      	ldr	r3, [r7, #8]
 80043dc:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80043e0:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 80043e2:	68bb      	ldr	r3, [r7, #8]
 80043e4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80043e8:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 80043ea:	68bb      	ldr	r3, [r7, #8]
 80043ec:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80043f0:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 80043f2:	68bb      	ldr	r3, [r7, #8]
 80043f4:	b2db      	uxtb	r3, r3
 80043f6:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	689b      	ldr	r3, [r3, #8]
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d108      	bne.n	8004412 <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1| tmp4);
 8004400:	69ba      	ldr	r2, [r7, #24]
 8004402:	69fb      	ldr	r3, [r7, #28]
 8004404:	431a      	orrs	r2, r3
 8004406:	6a3b      	ldr	r3, [r7, #32]
 8004408:	4313      	orrs	r3, r2
 800440a:	697a      	ldr	r2, [r7, #20]
 800440c:	4313      	orrs	r3, r2
 800440e:	627b      	str	r3, [r7, #36]	; 0x24
 8004410:	e053      	b.n	80044ba <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	689b      	ldr	r3, [r3, #8]
 8004416:	2b01      	cmp	r3, #1
 8004418:	d106      	bne.n	8004428 <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 800441a:	69ba      	ldr	r2, [r7, #24]
 800441c:	69fb      	ldr	r3, [r7, #28]
 800441e:	4313      	orrs	r3, r2
 8004420:	697a      	ldr	r2, [r7, #20]
 8004422:	4313      	orrs	r3, r2
 8004424:	627b      	str	r3, [r7, #36]	; 0x24
 8004426:	e048      	b.n	80044ba <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	689b      	ldr	r3, [r3, #8]
 800442c:	2b02      	cmp	r3, #2
 800442e:	d111      	bne.n	8004454 <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 8004430:	69fb      	ldr	r3, [r7, #28]
 8004432:	0cdb      	lsrs	r3, r3, #19
 8004434:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 8004436:	69bb      	ldr	r3, [r7, #24]
 8004438:	0a9b      	lsrs	r3, r3, #10
 800443a:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U );
 800443c:	697b      	ldr	r3, [r7, #20]
 800443e:	08db      	lsrs	r3, r3, #3
 8004440:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 8004442:	69bb      	ldr	r3, [r7, #24]
 8004444:	015a      	lsls	r2, r3, #5
 8004446:	69fb      	ldr	r3, [r7, #28]
 8004448:	02db      	lsls	r3, r3, #11
 800444a:	4313      	orrs	r3, r2
 800444c:	697a      	ldr	r2, [r7, #20]
 800444e:	4313      	orrs	r3, r2
 8004450:	627b      	str	r3, [r7, #36]	; 0x24
 8004452:	e032      	b.n	80044ba <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	689b      	ldr	r3, [r3, #8]
 8004458:	2b03      	cmp	r3, #3
 800445a:	d117      	bne.n	800448c <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 800445c:	6a3b      	ldr	r3, [r7, #32]
 800445e:	0fdb      	lsrs	r3, r3, #31
 8004460:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 8004462:	69fb      	ldr	r3, [r7, #28]
 8004464:	0cdb      	lsrs	r3, r3, #19
 8004466:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 8004468:	69bb      	ldr	r3, [r7, #24]
 800446a:	0adb      	lsrs	r3, r3, #11
 800446c:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U );
 800446e:	697b      	ldr	r3, [r7, #20]
 8004470:	08db      	lsrs	r3, r3, #3
 8004472:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 8004474:	69bb      	ldr	r3, [r7, #24]
 8004476:	015a      	lsls	r2, r3, #5
 8004478:	69fb      	ldr	r3, [r7, #28]
 800447a:	029b      	lsls	r3, r3, #10
 800447c:	431a      	orrs	r2, r3
 800447e:	6a3b      	ldr	r3, [r7, #32]
 8004480:	03db      	lsls	r3, r3, #15
 8004482:	4313      	orrs	r3, r2
 8004484:	697a      	ldr	r2, [r7, #20]
 8004486:	4313      	orrs	r3, r2
 8004488:	627b      	str	r3, [r7, #36]	; 0x24
 800448a:	e016      	b.n	80044ba <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 800448c:	6a3b      	ldr	r3, [r7, #32]
 800448e:	0f1b      	lsrs	r3, r3, #28
 8004490:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 8004492:	69fb      	ldr	r3, [r7, #28]
 8004494:	0d1b      	lsrs	r3, r3, #20
 8004496:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 8004498:	69bb      	ldr	r3, [r7, #24]
 800449a:	0b1b      	lsrs	r3, r3, #12
 800449c:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U );
 800449e:	697b      	ldr	r3, [r7, #20]
 80044a0:	091b      	lsrs	r3, r3, #4
 80044a2:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 80044a4:	69bb      	ldr	r3, [r7, #24]
 80044a6:	011a      	lsls	r2, r3, #4
 80044a8:	69fb      	ldr	r3, [r7, #28]
 80044aa:	021b      	lsls	r3, r3, #8
 80044ac:	431a      	orrs	r2, r3
 80044ae:	6a3b      	ldr	r3, [r7, #32]
 80044b0:	031b      	lsls	r3, r3, #12
 80044b2:	4313      	orrs	r3, r2
 80044b4:	697a      	ldr	r2, [r7, #20]
 80044b6:	4313      	orrs	r3, r2
 80044b8:	627b      	str	r3, [r7, #36]	; 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80044c0:	639a      	str	r2, [r3, #56]	; 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 80044c2:	e003      	b.n	80044cc <DMA2D_SetConfig+0x12c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	68ba      	ldr	r2, [r7, #8]
 80044ca:	60da      	str	r2, [r3, #12]
}
 80044cc:	bf00      	nop
 80044ce:	372c      	adds	r7, #44	; 0x2c
 80044d0:	46bd      	mov	sp, r7
 80044d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d6:	4770      	bx	lr

080044d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80044d8:	b480      	push	{r7}
 80044da:	b089      	sub	sp, #36	; 0x24
 80044dc:	af00      	add	r7, sp, #0
 80044de:	6078      	str	r0, [r7, #4]
 80044e0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80044e2:	2300      	movs	r3, #0
 80044e4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80044e6:	2300      	movs	r3, #0
 80044e8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80044ea:	2300      	movs	r3, #0
 80044ec:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80044ee:	2300      	movs	r3, #0
 80044f0:	61fb      	str	r3, [r7, #28]
 80044f2:	e177      	b.n	80047e4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80044f4:	2201      	movs	r2, #1
 80044f6:	69fb      	ldr	r3, [r7, #28]
 80044f8:	fa02 f303 	lsl.w	r3, r2, r3
 80044fc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80044fe:	683b      	ldr	r3, [r7, #0]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	697a      	ldr	r2, [r7, #20]
 8004504:	4013      	ands	r3, r2
 8004506:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004508:	693a      	ldr	r2, [r7, #16]
 800450a:	697b      	ldr	r3, [r7, #20]
 800450c:	429a      	cmp	r2, r3
 800450e:	f040 8166 	bne.w	80047de <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004512:	683b      	ldr	r3, [r7, #0]
 8004514:	685b      	ldr	r3, [r3, #4]
 8004516:	2b01      	cmp	r3, #1
 8004518:	d00b      	beq.n	8004532 <HAL_GPIO_Init+0x5a>
 800451a:	683b      	ldr	r3, [r7, #0]
 800451c:	685b      	ldr	r3, [r3, #4]
 800451e:	2b02      	cmp	r3, #2
 8004520:	d007      	beq.n	8004532 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004522:	683b      	ldr	r3, [r7, #0]
 8004524:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004526:	2b11      	cmp	r3, #17
 8004528:	d003      	beq.n	8004532 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800452a:	683b      	ldr	r3, [r7, #0]
 800452c:	685b      	ldr	r3, [r3, #4]
 800452e:	2b12      	cmp	r3, #18
 8004530:	d130      	bne.n	8004594 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	689b      	ldr	r3, [r3, #8]
 8004536:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004538:	69fb      	ldr	r3, [r7, #28]
 800453a:	005b      	lsls	r3, r3, #1
 800453c:	2203      	movs	r2, #3
 800453e:	fa02 f303 	lsl.w	r3, r2, r3
 8004542:	43db      	mvns	r3, r3
 8004544:	69ba      	ldr	r2, [r7, #24]
 8004546:	4013      	ands	r3, r2
 8004548:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800454a:	683b      	ldr	r3, [r7, #0]
 800454c:	68da      	ldr	r2, [r3, #12]
 800454e:	69fb      	ldr	r3, [r7, #28]
 8004550:	005b      	lsls	r3, r3, #1
 8004552:	fa02 f303 	lsl.w	r3, r2, r3
 8004556:	69ba      	ldr	r2, [r7, #24]
 8004558:	4313      	orrs	r3, r2
 800455a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	69ba      	ldr	r2, [r7, #24]
 8004560:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	685b      	ldr	r3, [r3, #4]
 8004566:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004568:	2201      	movs	r2, #1
 800456a:	69fb      	ldr	r3, [r7, #28]
 800456c:	fa02 f303 	lsl.w	r3, r2, r3
 8004570:	43db      	mvns	r3, r3
 8004572:	69ba      	ldr	r2, [r7, #24]
 8004574:	4013      	ands	r3, r2
 8004576:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8004578:	683b      	ldr	r3, [r7, #0]
 800457a:	685b      	ldr	r3, [r3, #4]
 800457c:	091b      	lsrs	r3, r3, #4
 800457e:	f003 0201 	and.w	r2, r3, #1
 8004582:	69fb      	ldr	r3, [r7, #28]
 8004584:	fa02 f303 	lsl.w	r3, r2, r3
 8004588:	69ba      	ldr	r2, [r7, #24]
 800458a:	4313      	orrs	r3, r2
 800458c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	69ba      	ldr	r2, [r7, #24]
 8004592:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	68db      	ldr	r3, [r3, #12]
 8004598:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800459a:	69fb      	ldr	r3, [r7, #28]
 800459c:	005b      	lsls	r3, r3, #1
 800459e:	2203      	movs	r2, #3
 80045a0:	fa02 f303 	lsl.w	r3, r2, r3
 80045a4:	43db      	mvns	r3, r3
 80045a6:	69ba      	ldr	r2, [r7, #24]
 80045a8:	4013      	ands	r3, r2
 80045aa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80045ac:	683b      	ldr	r3, [r7, #0]
 80045ae:	689a      	ldr	r2, [r3, #8]
 80045b0:	69fb      	ldr	r3, [r7, #28]
 80045b2:	005b      	lsls	r3, r3, #1
 80045b4:	fa02 f303 	lsl.w	r3, r2, r3
 80045b8:	69ba      	ldr	r2, [r7, #24]
 80045ba:	4313      	orrs	r3, r2
 80045bc:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	69ba      	ldr	r2, [r7, #24]
 80045c2:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80045c4:	683b      	ldr	r3, [r7, #0]
 80045c6:	685b      	ldr	r3, [r3, #4]
 80045c8:	2b02      	cmp	r3, #2
 80045ca:	d003      	beq.n	80045d4 <HAL_GPIO_Init+0xfc>
 80045cc:	683b      	ldr	r3, [r7, #0]
 80045ce:	685b      	ldr	r3, [r3, #4]
 80045d0:	2b12      	cmp	r3, #18
 80045d2:	d123      	bne.n	800461c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80045d4:	69fb      	ldr	r3, [r7, #28]
 80045d6:	08da      	lsrs	r2, r3, #3
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	3208      	adds	r2, #8
 80045dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80045e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80045e2:	69fb      	ldr	r3, [r7, #28]
 80045e4:	f003 0307 	and.w	r3, r3, #7
 80045e8:	009b      	lsls	r3, r3, #2
 80045ea:	220f      	movs	r2, #15
 80045ec:	fa02 f303 	lsl.w	r3, r2, r3
 80045f0:	43db      	mvns	r3, r3
 80045f2:	69ba      	ldr	r2, [r7, #24]
 80045f4:	4013      	ands	r3, r2
 80045f6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80045f8:	683b      	ldr	r3, [r7, #0]
 80045fa:	691a      	ldr	r2, [r3, #16]
 80045fc:	69fb      	ldr	r3, [r7, #28]
 80045fe:	f003 0307 	and.w	r3, r3, #7
 8004602:	009b      	lsls	r3, r3, #2
 8004604:	fa02 f303 	lsl.w	r3, r2, r3
 8004608:	69ba      	ldr	r2, [r7, #24]
 800460a:	4313      	orrs	r3, r2
 800460c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800460e:	69fb      	ldr	r3, [r7, #28]
 8004610:	08da      	lsrs	r2, r3, #3
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	3208      	adds	r2, #8
 8004616:	69b9      	ldr	r1, [r7, #24]
 8004618:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004622:	69fb      	ldr	r3, [r7, #28]
 8004624:	005b      	lsls	r3, r3, #1
 8004626:	2203      	movs	r2, #3
 8004628:	fa02 f303 	lsl.w	r3, r2, r3
 800462c:	43db      	mvns	r3, r3
 800462e:	69ba      	ldr	r2, [r7, #24]
 8004630:	4013      	ands	r3, r2
 8004632:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004634:	683b      	ldr	r3, [r7, #0]
 8004636:	685b      	ldr	r3, [r3, #4]
 8004638:	f003 0203 	and.w	r2, r3, #3
 800463c:	69fb      	ldr	r3, [r7, #28]
 800463e:	005b      	lsls	r3, r3, #1
 8004640:	fa02 f303 	lsl.w	r3, r2, r3
 8004644:	69ba      	ldr	r2, [r7, #24]
 8004646:	4313      	orrs	r3, r2
 8004648:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	69ba      	ldr	r2, [r7, #24]
 800464e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004650:	683b      	ldr	r3, [r7, #0]
 8004652:	685b      	ldr	r3, [r3, #4]
 8004654:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004658:	2b00      	cmp	r3, #0
 800465a:	f000 80c0 	beq.w	80047de <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800465e:	2300      	movs	r3, #0
 8004660:	60fb      	str	r3, [r7, #12]
 8004662:	4b66      	ldr	r3, [pc, #408]	; (80047fc <HAL_GPIO_Init+0x324>)
 8004664:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004666:	4a65      	ldr	r2, [pc, #404]	; (80047fc <HAL_GPIO_Init+0x324>)
 8004668:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800466c:	6453      	str	r3, [r2, #68]	; 0x44
 800466e:	4b63      	ldr	r3, [pc, #396]	; (80047fc <HAL_GPIO_Init+0x324>)
 8004670:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004672:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004676:	60fb      	str	r3, [r7, #12]
 8004678:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800467a:	4a61      	ldr	r2, [pc, #388]	; (8004800 <HAL_GPIO_Init+0x328>)
 800467c:	69fb      	ldr	r3, [r7, #28]
 800467e:	089b      	lsrs	r3, r3, #2
 8004680:	3302      	adds	r3, #2
 8004682:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004686:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004688:	69fb      	ldr	r3, [r7, #28]
 800468a:	f003 0303 	and.w	r3, r3, #3
 800468e:	009b      	lsls	r3, r3, #2
 8004690:	220f      	movs	r2, #15
 8004692:	fa02 f303 	lsl.w	r3, r2, r3
 8004696:	43db      	mvns	r3, r3
 8004698:	69ba      	ldr	r2, [r7, #24]
 800469a:	4013      	ands	r3, r2
 800469c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	4a58      	ldr	r2, [pc, #352]	; (8004804 <HAL_GPIO_Init+0x32c>)
 80046a2:	4293      	cmp	r3, r2
 80046a4:	d037      	beq.n	8004716 <HAL_GPIO_Init+0x23e>
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	4a57      	ldr	r2, [pc, #348]	; (8004808 <HAL_GPIO_Init+0x330>)
 80046aa:	4293      	cmp	r3, r2
 80046ac:	d031      	beq.n	8004712 <HAL_GPIO_Init+0x23a>
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	4a56      	ldr	r2, [pc, #344]	; (800480c <HAL_GPIO_Init+0x334>)
 80046b2:	4293      	cmp	r3, r2
 80046b4:	d02b      	beq.n	800470e <HAL_GPIO_Init+0x236>
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	4a55      	ldr	r2, [pc, #340]	; (8004810 <HAL_GPIO_Init+0x338>)
 80046ba:	4293      	cmp	r3, r2
 80046bc:	d025      	beq.n	800470a <HAL_GPIO_Init+0x232>
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	4a54      	ldr	r2, [pc, #336]	; (8004814 <HAL_GPIO_Init+0x33c>)
 80046c2:	4293      	cmp	r3, r2
 80046c4:	d01f      	beq.n	8004706 <HAL_GPIO_Init+0x22e>
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	4a53      	ldr	r2, [pc, #332]	; (8004818 <HAL_GPIO_Init+0x340>)
 80046ca:	4293      	cmp	r3, r2
 80046cc:	d019      	beq.n	8004702 <HAL_GPIO_Init+0x22a>
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	4a52      	ldr	r2, [pc, #328]	; (800481c <HAL_GPIO_Init+0x344>)
 80046d2:	4293      	cmp	r3, r2
 80046d4:	d013      	beq.n	80046fe <HAL_GPIO_Init+0x226>
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	4a51      	ldr	r2, [pc, #324]	; (8004820 <HAL_GPIO_Init+0x348>)
 80046da:	4293      	cmp	r3, r2
 80046dc:	d00d      	beq.n	80046fa <HAL_GPIO_Init+0x222>
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	4a50      	ldr	r2, [pc, #320]	; (8004824 <HAL_GPIO_Init+0x34c>)
 80046e2:	4293      	cmp	r3, r2
 80046e4:	d007      	beq.n	80046f6 <HAL_GPIO_Init+0x21e>
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	4a4f      	ldr	r2, [pc, #316]	; (8004828 <HAL_GPIO_Init+0x350>)
 80046ea:	4293      	cmp	r3, r2
 80046ec:	d101      	bne.n	80046f2 <HAL_GPIO_Init+0x21a>
 80046ee:	2309      	movs	r3, #9
 80046f0:	e012      	b.n	8004718 <HAL_GPIO_Init+0x240>
 80046f2:	230a      	movs	r3, #10
 80046f4:	e010      	b.n	8004718 <HAL_GPIO_Init+0x240>
 80046f6:	2308      	movs	r3, #8
 80046f8:	e00e      	b.n	8004718 <HAL_GPIO_Init+0x240>
 80046fa:	2307      	movs	r3, #7
 80046fc:	e00c      	b.n	8004718 <HAL_GPIO_Init+0x240>
 80046fe:	2306      	movs	r3, #6
 8004700:	e00a      	b.n	8004718 <HAL_GPIO_Init+0x240>
 8004702:	2305      	movs	r3, #5
 8004704:	e008      	b.n	8004718 <HAL_GPIO_Init+0x240>
 8004706:	2304      	movs	r3, #4
 8004708:	e006      	b.n	8004718 <HAL_GPIO_Init+0x240>
 800470a:	2303      	movs	r3, #3
 800470c:	e004      	b.n	8004718 <HAL_GPIO_Init+0x240>
 800470e:	2302      	movs	r3, #2
 8004710:	e002      	b.n	8004718 <HAL_GPIO_Init+0x240>
 8004712:	2301      	movs	r3, #1
 8004714:	e000      	b.n	8004718 <HAL_GPIO_Init+0x240>
 8004716:	2300      	movs	r3, #0
 8004718:	69fa      	ldr	r2, [r7, #28]
 800471a:	f002 0203 	and.w	r2, r2, #3
 800471e:	0092      	lsls	r2, r2, #2
 8004720:	4093      	lsls	r3, r2
 8004722:	69ba      	ldr	r2, [r7, #24]
 8004724:	4313      	orrs	r3, r2
 8004726:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004728:	4935      	ldr	r1, [pc, #212]	; (8004800 <HAL_GPIO_Init+0x328>)
 800472a:	69fb      	ldr	r3, [r7, #28]
 800472c:	089b      	lsrs	r3, r3, #2
 800472e:	3302      	adds	r3, #2
 8004730:	69ba      	ldr	r2, [r7, #24]
 8004732:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004736:	4b3d      	ldr	r3, [pc, #244]	; (800482c <HAL_GPIO_Init+0x354>)
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800473c:	693b      	ldr	r3, [r7, #16]
 800473e:	43db      	mvns	r3, r3
 8004740:	69ba      	ldr	r2, [r7, #24]
 8004742:	4013      	ands	r3, r2
 8004744:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004746:	683b      	ldr	r3, [r7, #0]
 8004748:	685b      	ldr	r3, [r3, #4]
 800474a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800474e:	2b00      	cmp	r3, #0
 8004750:	d003      	beq.n	800475a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8004752:	69ba      	ldr	r2, [r7, #24]
 8004754:	693b      	ldr	r3, [r7, #16]
 8004756:	4313      	orrs	r3, r2
 8004758:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800475a:	4a34      	ldr	r2, [pc, #208]	; (800482c <HAL_GPIO_Init+0x354>)
 800475c:	69bb      	ldr	r3, [r7, #24]
 800475e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004760:	4b32      	ldr	r3, [pc, #200]	; (800482c <HAL_GPIO_Init+0x354>)
 8004762:	685b      	ldr	r3, [r3, #4]
 8004764:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004766:	693b      	ldr	r3, [r7, #16]
 8004768:	43db      	mvns	r3, r3
 800476a:	69ba      	ldr	r2, [r7, #24]
 800476c:	4013      	ands	r3, r2
 800476e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004770:	683b      	ldr	r3, [r7, #0]
 8004772:	685b      	ldr	r3, [r3, #4]
 8004774:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004778:	2b00      	cmp	r3, #0
 800477a:	d003      	beq.n	8004784 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800477c:	69ba      	ldr	r2, [r7, #24]
 800477e:	693b      	ldr	r3, [r7, #16]
 8004780:	4313      	orrs	r3, r2
 8004782:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004784:	4a29      	ldr	r2, [pc, #164]	; (800482c <HAL_GPIO_Init+0x354>)
 8004786:	69bb      	ldr	r3, [r7, #24]
 8004788:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800478a:	4b28      	ldr	r3, [pc, #160]	; (800482c <HAL_GPIO_Init+0x354>)
 800478c:	689b      	ldr	r3, [r3, #8]
 800478e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004790:	693b      	ldr	r3, [r7, #16]
 8004792:	43db      	mvns	r3, r3
 8004794:	69ba      	ldr	r2, [r7, #24]
 8004796:	4013      	ands	r3, r2
 8004798:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800479a:	683b      	ldr	r3, [r7, #0]
 800479c:	685b      	ldr	r3, [r3, #4]
 800479e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d003      	beq.n	80047ae <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80047a6:	69ba      	ldr	r2, [r7, #24]
 80047a8:	693b      	ldr	r3, [r7, #16]
 80047aa:	4313      	orrs	r3, r2
 80047ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80047ae:	4a1f      	ldr	r2, [pc, #124]	; (800482c <HAL_GPIO_Init+0x354>)
 80047b0:	69bb      	ldr	r3, [r7, #24]
 80047b2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80047b4:	4b1d      	ldr	r3, [pc, #116]	; (800482c <HAL_GPIO_Init+0x354>)
 80047b6:	68db      	ldr	r3, [r3, #12]
 80047b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80047ba:	693b      	ldr	r3, [r7, #16]
 80047bc:	43db      	mvns	r3, r3
 80047be:	69ba      	ldr	r2, [r7, #24]
 80047c0:	4013      	ands	r3, r2
 80047c2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80047c4:	683b      	ldr	r3, [r7, #0]
 80047c6:	685b      	ldr	r3, [r3, #4]
 80047c8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d003      	beq.n	80047d8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80047d0:	69ba      	ldr	r2, [r7, #24]
 80047d2:	693b      	ldr	r3, [r7, #16]
 80047d4:	4313      	orrs	r3, r2
 80047d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80047d8:	4a14      	ldr	r2, [pc, #80]	; (800482c <HAL_GPIO_Init+0x354>)
 80047da:	69bb      	ldr	r3, [r7, #24]
 80047dc:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80047de:	69fb      	ldr	r3, [r7, #28]
 80047e0:	3301      	adds	r3, #1
 80047e2:	61fb      	str	r3, [r7, #28]
 80047e4:	69fb      	ldr	r3, [r7, #28]
 80047e6:	2b0f      	cmp	r3, #15
 80047e8:	f67f ae84 	bls.w	80044f4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80047ec:	bf00      	nop
 80047ee:	bf00      	nop
 80047f0:	3724      	adds	r7, #36	; 0x24
 80047f2:	46bd      	mov	sp, r7
 80047f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f8:	4770      	bx	lr
 80047fa:	bf00      	nop
 80047fc:	40023800 	.word	0x40023800
 8004800:	40013800 	.word	0x40013800
 8004804:	40020000 	.word	0x40020000
 8004808:	40020400 	.word	0x40020400
 800480c:	40020800 	.word	0x40020800
 8004810:	40020c00 	.word	0x40020c00
 8004814:	40021000 	.word	0x40021000
 8004818:	40021400 	.word	0x40021400
 800481c:	40021800 	.word	0x40021800
 8004820:	40021c00 	.word	0x40021c00
 8004824:	40022000 	.word	0x40022000
 8004828:	40022400 	.word	0x40022400
 800482c:	40013c00 	.word	0x40013c00

08004830 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004830:	b480      	push	{r7}
 8004832:	b085      	sub	sp, #20
 8004834:	af00      	add	r7, sp, #0
 8004836:	6078      	str	r0, [r7, #4]
 8004838:	460b      	mov	r3, r1
 800483a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	691a      	ldr	r2, [r3, #16]
 8004840:	887b      	ldrh	r3, [r7, #2]
 8004842:	4013      	ands	r3, r2
 8004844:	2b00      	cmp	r3, #0
 8004846:	d002      	beq.n	800484e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004848:	2301      	movs	r3, #1
 800484a:	73fb      	strb	r3, [r7, #15]
 800484c:	e001      	b.n	8004852 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800484e:	2300      	movs	r3, #0
 8004850:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004852:	7bfb      	ldrb	r3, [r7, #15]
}
 8004854:	4618      	mov	r0, r3
 8004856:	3714      	adds	r7, #20
 8004858:	46bd      	mov	sp, r7
 800485a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800485e:	4770      	bx	lr

08004860 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004860:	b480      	push	{r7}
 8004862:	b083      	sub	sp, #12
 8004864:	af00      	add	r7, sp, #0
 8004866:	6078      	str	r0, [r7, #4]
 8004868:	460b      	mov	r3, r1
 800486a:	807b      	strh	r3, [r7, #2]
 800486c:	4613      	mov	r3, r2
 800486e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004870:	787b      	ldrb	r3, [r7, #1]
 8004872:	2b00      	cmp	r3, #0
 8004874:	d003      	beq.n	800487e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004876:	887a      	ldrh	r2, [r7, #2]
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800487c:	e003      	b.n	8004886 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800487e:	887b      	ldrh	r3, [r7, #2]
 8004880:	041a      	lsls	r2, r3, #16
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	619a      	str	r2, [r3, #24]
}
 8004886:	bf00      	nop
 8004888:	370c      	adds	r7, #12
 800488a:	46bd      	mov	sp, r7
 800488c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004890:	4770      	bx	lr

08004892 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004892:	b480      	push	{r7}
 8004894:	b083      	sub	sp, #12
 8004896:	af00      	add	r7, sp, #0
 8004898:	6078      	str	r0, [r7, #4]
 800489a:	460b      	mov	r3, r1
 800489c:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	695a      	ldr	r2, [r3, #20]
 80048a2:	887b      	ldrh	r3, [r7, #2]
 80048a4:	401a      	ands	r2, r3
 80048a6:	887b      	ldrh	r3, [r7, #2]
 80048a8:	429a      	cmp	r2, r3
 80048aa:	d104      	bne.n	80048b6 <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80048ac:	887b      	ldrh	r3, [r7, #2]
 80048ae:	041a      	lsls	r2, r3, #16
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 80048b4:	e002      	b.n	80048bc <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 80048b6:	887a      	ldrh	r2, [r7, #2]
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	619a      	str	r2, [r3, #24]
}
 80048bc:	bf00      	nop
 80048be:	370c      	adds	r7, #12
 80048c0:	46bd      	mov	sp, r7
 80048c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c6:	4770      	bx	lr

080048c8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80048c8:	b580      	push	{r7, lr}
 80048ca:	b084      	sub	sp, #16
 80048cc:	af00      	add	r7, sp, #0
 80048ce:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d101      	bne.n	80048da <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80048d6:	2301      	movs	r3, #1
 80048d8:	e12b      	b.n	8004b32 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80048e0:	b2db      	uxtb	r3, r3
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d106      	bne.n	80048f4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	2200      	movs	r2, #0
 80048ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80048ee:	6878      	ldr	r0, [r7, #4]
 80048f0:	f000 f95d 	bl	8004bae <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	2224      	movs	r2, #36	; 0x24
 80048f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	681a      	ldr	r2, [r3, #0]
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f022 0201 	bic.w	r2, r2, #1
 800490a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	681a      	ldr	r2, [r3, #0]
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800491a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	681a      	ldr	r2, [r3, #0]
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800492a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800492c:	f001 ff1a 	bl	8006764 <HAL_RCC_GetPCLK1Freq>
 8004930:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	685b      	ldr	r3, [r3, #4]
 8004936:	4a81      	ldr	r2, [pc, #516]	; (8004b3c <HAL_I2C_Init+0x274>)
 8004938:	4293      	cmp	r3, r2
 800493a:	d807      	bhi.n	800494c <HAL_I2C_Init+0x84>
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	4a80      	ldr	r2, [pc, #512]	; (8004b40 <HAL_I2C_Init+0x278>)
 8004940:	4293      	cmp	r3, r2
 8004942:	bf94      	ite	ls
 8004944:	2301      	movls	r3, #1
 8004946:	2300      	movhi	r3, #0
 8004948:	b2db      	uxtb	r3, r3
 800494a:	e006      	b.n	800495a <HAL_I2C_Init+0x92>
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	4a7d      	ldr	r2, [pc, #500]	; (8004b44 <HAL_I2C_Init+0x27c>)
 8004950:	4293      	cmp	r3, r2
 8004952:	bf94      	ite	ls
 8004954:	2301      	movls	r3, #1
 8004956:	2300      	movhi	r3, #0
 8004958:	b2db      	uxtb	r3, r3
 800495a:	2b00      	cmp	r3, #0
 800495c:	d001      	beq.n	8004962 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800495e:	2301      	movs	r3, #1
 8004960:	e0e7      	b.n	8004b32 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	4a78      	ldr	r2, [pc, #480]	; (8004b48 <HAL_I2C_Init+0x280>)
 8004966:	fba2 2303 	umull	r2, r3, r2, r3
 800496a:	0c9b      	lsrs	r3, r3, #18
 800496c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	685b      	ldr	r3, [r3, #4]
 8004974:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	68ba      	ldr	r2, [r7, #8]
 800497e:	430a      	orrs	r2, r1
 8004980:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	6a1b      	ldr	r3, [r3, #32]
 8004988:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	685b      	ldr	r3, [r3, #4]
 8004990:	4a6a      	ldr	r2, [pc, #424]	; (8004b3c <HAL_I2C_Init+0x274>)
 8004992:	4293      	cmp	r3, r2
 8004994:	d802      	bhi.n	800499c <HAL_I2C_Init+0xd4>
 8004996:	68bb      	ldr	r3, [r7, #8]
 8004998:	3301      	adds	r3, #1
 800499a:	e009      	b.n	80049b0 <HAL_I2C_Init+0xe8>
 800499c:	68bb      	ldr	r3, [r7, #8]
 800499e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80049a2:	fb02 f303 	mul.w	r3, r2, r3
 80049a6:	4a69      	ldr	r2, [pc, #420]	; (8004b4c <HAL_I2C_Init+0x284>)
 80049a8:	fba2 2303 	umull	r2, r3, r2, r3
 80049ac:	099b      	lsrs	r3, r3, #6
 80049ae:	3301      	adds	r3, #1
 80049b0:	687a      	ldr	r2, [r7, #4]
 80049b2:	6812      	ldr	r2, [r2, #0]
 80049b4:	430b      	orrs	r3, r1
 80049b6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	69db      	ldr	r3, [r3, #28]
 80049be:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80049c2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	685b      	ldr	r3, [r3, #4]
 80049ca:	495c      	ldr	r1, [pc, #368]	; (8004b3c <HAL_I2C_Init+0x274>)
 80049cc:	428b      	cmp	r3, r1
 80049ce:	d819      	bhi.n	8004a04 <HAL_I2C_Init+0x13c>
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	1e59      	subs	r1, r3, #1
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	685b      	ldr	r3, [r3, #4]
 80049d8:	005b      	lsls	r3, r3, #1
 80049da:	fbb1 f3f3 	udiv	r3, r1, r3
 80049de:	1c59      	adds	r1, r3, #1
 80049e0:	f640 73fc 	movw	r3, #4092	; 0xffc
 80049e4:	400b      	ands	r3, r1
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d00a      	beq.n	8004a00 <HAL_I2C_Init+0x138>
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	1e59      	subs	r1, r3, #1
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	685b      	ldr	r3, [r3, #4]
 80049f2:	005b      	lsls	r3, r3, #1
 80049f4:	fbb1 f3f3 	udiv	r3, r1, r3
 80049f8:	3301      	adds	r3, #1
 80049fa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80049fe:	e051      	b.n	8004aa4 <HAL_I2C_Init+0x1dc>
 8004a00:	2304      	movs	r3, #4
 8004a02:	e04f      	b.n	8004aa4 <HAL_I2C_Init+0x1dc>
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	689b      	ldr	r3, [r3, #8]
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d111      	bne.n	8004a30 <HAL_I2C_Init+0x168>
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	1e58      	subs	r0, r3, #1
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	6859      	ldr	r1, [r3, #4]
 8004a14:	460b      	mov	r3, r1
 8004a16:	005b      	lsls	r3, r3, #1
 8004a18:	440b      	add	r3, r1
 8004a1a:	fbb0 f3f3 	udiv	r3, r0, r3
 8004a1e:	3301      	adds	r3, #1
 8004a20:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	bf0c      	ite	eq
 8004a28:	2301      	moveq	r3, #1
 8004a2a:	2300      	movne	r3, #0
 8004a2c:	b2db      	uxtb	r3, r3
 8004a2e:	e012      	b.n	8004a56 <HAL_I2C_Init+0x18e>
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	1e58      	subs	r0, r3, #1
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	6859      	ldr	r1, [r3, #4]
 8004a38:	460b      	mov	r3, r1
 8004a3a:	009b      	lsls	r3, r3, #2
 8004a3c:	440b      	add	r3, r1
 8004a3e:	0099      	lsls	r1, r3, #2
 8004a40:	440b      	add	r3, r1
 8004a42:	fbb0 f3f3 	udiv	r3, r0, r3
 8004a46:	3301      	adds	r3, #1
 8004a48:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	bf0c      	ite	eq
 8004a50:	2301      	moveq	r3, #1
 8004a52:	2300      	movne	r3, #0
 8004a54:	b2db      	uxtb	r3, r3
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d001      	beq.n	8004a5e <HAL_I2C_Init+0x196>
 8004a5a:	2301      	movs	r3, #1
 8004a5c:	e022      	b.n	8004aa4 <HAL_I2C_Init+0x1dc>
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	689b      	ldr	r3, [r3, #8]
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d10e      	bne.n	8004a84 <HAL_I2C_Init+0x1bc>
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	1e58      	subs	r0, r3, #1
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	6859      	ldr	r1, [r3, #4]
 8004a6e:	460b      	mov	r3, r1
 8004a70:	005b      	lsls	r3, r3, #1
 8004a72:	440b      	add	r3, r1
 8004a74:	fbb0 f3f3 	udiv	r3, r0, r3
 8004a78:	3301      	adds	r3, #1
 8004a7a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004a7e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004a82:	e00f      	b.n	8004aa4 <HAL_I2C_Init+0x1dc>
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	1e58      	subs	r0, r3, #1
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	6859      	ldr	r1, [r3, #4]
 8004a8c:	460b      	mov	r3, r1
 8004a8e:	009b      	lsls	r3, r3, #2
 8004a90:	440b      	add	r3, r1
 8004a92:	0099      	lsls	r1, r3, #2
 8004a94:	440b      	add	r3, r1
 8004a96:	fbb0 f3f3 	udiv	r3, r0, r3
 8004a9a:	3301      	adds	r3, #1
 8004a9c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004aa0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004aa4:	6879      	ldr	r1, [r7, #4]
 8004aa6:	6809      	ldr	r1, [r1, #0]
 8004aa8:	4313      	orrs	r3, r2
 8004aaa:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	69da      	ldr	r2, [r3, #28]
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	6a1b      	ldr	r3, [r3, #32]
 8004abe:	431a      	orrs	r2, r3
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	430a      	orrs	r2, r1
 8004ac6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	689b      	ldr	r3, [r3, #8]
 8004ace:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004ad2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004ad6:	687a      	ldr	r2, [r7, #4]
 8004ad8:	6911      	ldr	r1, [r2, #16]
 8004ada:	687a      	ldr	r2, [r7, #4]
 8004adc:	68d2      	ldr	r2, [r2, #12]
 8004ade:	4311      	orrs	r1, r2
 8004ae0:	687a      	ldr	r2, [r7, #4]
 8004ae2:	6812      	ldr	r2, [r2, #0]
 8004ae4:	430b      	orrs	r3, r1
 8004ae6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	68db      	ldr	r3, [r3, #12]
 8004aee:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	695a      	ldr	r2, [r3, #20]
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	699b      	ldr	r3, [r3, #24]
 8004afa:	431a      	orrs	r2, r3
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	430a      	orrs	r2, r1
 8004b02:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	681a      	ldr	r2, [r3, #0]
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	f042 0201 	orr.w	r2, r2, #1
 8004b12:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	2200      	movs	r2, #0
 8004b18:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	2220      	movs	r2, #32
 8004b1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	2200      	movs	r2, #0
 8004b26:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	2200      	movs	r2, #0
 8004b2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004b30:	2300      	movs	r3, #0
}
 8004b32:	4618      	mov	r0, r3
 8004b34:	3710      	adds	r7, #16
 8004b36:	46bd      	mov	sp, r7
 8004b38:	bd80      	pop	{r7, pc}
 8004b3a:	bf00      	nop
 8004b3c:	000186a0 	.word	0x000186a0
 8004b40:	001e847f 	.word	0x001e847f
 8004b44:	003d08ff 	.word	0x003d08ff
 8004b48:	431bde83 	.word	0x431bde83
 8004b4c:	10624dd3 	.word	0x10624dd3

08004b50 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8004b50:	b580      	push	{r7, lr}
 8004b52:	b082      	sub	sp, #8
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d101      	bne.n	8004b62 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8004b5e:	2301      	movs	r3, #1
 8004b60:	e021      	b.n	8004ba6 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	2224      	movs	r2, #36	; 0x24
 8004b66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	681a      	ldr	r2, [r3, #0]
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	f022 0201 	bic.w	r2, r2, #1
 8004b78:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8004b7a:	6878      	ldr	r0, [r7, #4]
 8004b7c:	f000 f821 	bl	8004bc2 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	2200      	movs	r2, #0
 8004b84:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	2200      	movs	r2, #0
 8004b8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	2200      	movs	r2, #0
 8004b92:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	2200      	movs	r2, #0
 8004b98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	2200      	movs	r2, #0
 8004ba0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004ba4:	2300      	movs	r3, #0
}
 8004ba6:	4618      	mov	r0, r3
 8004ba8:	3708      	adds	r7, #8
 8004baa:	46bd      	mov	sp, r7
 8004bac:	bd80      	pop	{r7, pc}

08004bae <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 8004bae:	b480      	push	{r7}
 8004bb0:	b083      	sub	sp, #12
 8004bb2:	af00      	add	r7, sp, #0
 8004bb4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 8004bb6:	bf00      	nop
 8004bb8:	370c      	adds	r7, #12
 8004bba:	46bd      	mov	sp, r7
 8004bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc0:	4770      	bx	lr

08004bc2 <HAL_I2C_MspDeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c)
{
 8004bc2:	b480      	push	{r7}
 8004bc4:	b083      	sub	sp, #12
 8004bc6:	af00      	add	r7, sp, #0
 8004bc8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspDeInit could be implemented in the user file
   */
}
 8004bca:	bf00      	nop
 8004bcc:	370c      	adds	r7, #12
 8004bce:	46bd      	mov	sp, r7
 8004bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd4:	4770      	bx	lr
	...

08004bd8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004bd8:	b580      	push	{r7, lr}
 8004bda:	b088      	sub	sp, #32
 8004bdc:	af02      	add	r7, sp, #8
 8004bde:	60f8      	str	r0, [r7, #12]
 8004be0:	4608      	mov	r0, r1
 8004be2:	4611      	mov	r1, r2
 8004be4:	461a      	mov	r2, r3
 8004be6:	4603      	mov	r3, r0
 8004be8:	817b      	strh	r3, [r7, #10]
 8004bea:	460b      	mov	r3, r1
 8004bec:	813b      	strh	r3, [r7, #8]
 8004bee:	4613      	mov	r3, r2
 8004bf0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004bf2:	f7fe fedb 	bl	80039ac <HAL_GetTick>
 8004bf6:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004bfe:	b2db      	uxtb	r3, r3
 8004c00:	2b20      	cmp	r3, #32
 8004c02:	f040 80d9 	bne.w	8004db8 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004c06:	697b      	ldr	r3, [r7, #20]
 8004c08:	9300      	str	r3, [sp, #0]
 8004c0a:	2319      	movs	r3, #25
 8004c0c:	2201      	movs	r2, #1
 8004c0e:	496d      	ldr	r1, [pc, #436]	; (8004dc4 <HAL_I2C_Mem_Write+0x1ec>)
 8004c10:	68f8      	ldr	r0, [r7, #12]
 8004c12:	f000 fc89 	bl	8005528 <I2C_WaitOnFlagUntilTimeout>
 8004c16:	4603      	mov	r3, r0
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d001      	beq.n	8004c20 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004c1c:	2302      	movs	r3, #2
 8004c1e:	e0cc      	b.n	8004dba <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c26:	2b01      	cmp	r3, #1
 8004c28:	d101      	bne.n	8004c2e <HAL_I2C_Mem_Write+0x56>
 8004c2a:	2302      	movs	r3, #2
 8004c2c:	e0c5      	b.n	8004dba <HAL_I2C_Mem_Write+0x1e2>
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	2201      	movs	r2, #1
 8004c32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	f003 0301 	and.w	r3, r3, #1
 8004c40:	2b01      	cmp	r3, #1
 8004c42:	d007      	beq.n	8004c54 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	681a      	ldr	r2, [r3, #0]
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	f042 0201 	orr.w	r2, r2, #1
 8004c52:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	681a      	ldr	r2, [r3, #0]
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004c62:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	2221      	movs	r2, #33	; 0x21
 8004c68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	2240      	movs	r2, #64	; 0x40
 8004c70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	2200      	movs	r2, #0
 8004c78:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	6a3a      	ldr	r2, [r7, #32]
 8004c7e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004c84:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c8a:	b29a      	uxth	r2, r3
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	4a4d      	ldr	r2, [pc, #308]	; (8004dc8 <HAL_I2C_Mem_Write+0x1f0>)
 8004c94:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004c96:	88f8      	ldrh	r0, [r7, #6]
 8004c98:	893a      	ldrh	r2, [r7, #8]
 8004c9a:	8979      	ldrh	r1, [r7, #10]
 8004c9c:	697b      	ldr	r3, [r7, #20]
 8004c9e:	9301      	str	r3, [sp, #4]
 8004ca0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ca2:	9300      	str	r3, [sp, #0]
 8004ca4:	4603      	mov	r3, r0
 8004ca6:	68f8      	ldr	r0, [r7, #12]
 8004ca8:	f000 fac4 	bl	8005234 <I2C_RequestMemoryWrite>
 8004cac:	4603      	mov	r3, r0
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d052      	beq.n	8004d58 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004cb2:	2301      	movs	r3, #1
 8004cb4:	e081      	b.n	8004dba <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004cb6:	697a      	ldr	r2, [r7, #20]
 8004cb8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004cba:	68f8      	ldr	r0, [r7, #12]
 8004cbc:	f000 fd0a 	bl	80056d4 <I2C_WaitOnTXEFlagUntilTimeout>
 8004cc0:	4603      	mov	r3, r0
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d00d      	beq.n	8004ce2 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cca:	2b04      	cmp	r3, #4
 8004ccc:	d107      	bne.n	8004cde <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	681a      	ldr	r2, [r3, #0]
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004cdc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004cde:	2301      	movs	r3, #1
 8004ce0:	e06b      	b.n	8004dba <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ce6:	781a      	ldrb	r2, [r3, #0]
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cf2:	1c5a      	adds	r2, r3, #1
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004cfc:	3b01      	subs	r3, #1
 8004cfe:	b29a      	uxth	r2, r3
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d08:	b29b      	uxth	r3, r3
 8004d0a:	3b01      	subs	r3, #1
 8004d0c:	b29a      	uxth	r2, r3
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	695b      	ldr	r3, [r3, #20]
 8004d18:	f003 0304 	and.w	r3, r3, #4
 8004d1c:	2b04      	cmp	r3, #4
 8004d1e:	d11b      	bne.n	8004d58 <HAL_I2C_Mem_Write+0x180>
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d017      	beq.n	8004d58 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d2c:	781a      	ldrb	r2, [r3, #0]
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d38:	1c5a      	adds	r2, r3, #1
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d42:	3b01      	subs	r3, #1
 8004d44:	b29a      	uxth	r2, r3
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d4e:	b29b      	uxth	r3, r3
 8004d50:	3b01      	subs	r3, #1
 8004d52:	b29a      	uxth	r2, r3
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d1aa      	bne.n	8004cb6 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004d60:	697a      	ldr	r2, [r7, #20]
 8004d62:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004d64:	68f8      	ldr	r0, [r7, #12]
 8004d66:	f000 fcf6 	bl	8005756 <I2C_WaitOnBTFFlagUntilTimeout>
 8004d6a:	4603      	mov	r3, r0
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d00d      	beq.n	8004d8c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d74:	2b04      	cmp	r3, #4
 8004d76:	d107      	bne.n	8004d88 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	681a      	ldr	r2, [r3, #0]
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004d86:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004d88:	2301      	movs	r3, #1
 8004d8a:	e016      	b.n	8004dba <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	681a      	ldr	r2, [r3, #0]
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004d9a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	2220      	movs	r2, #32
 8004da0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	2200      	movs	r2, #0
 8004da8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	2200      	movs	r2, #0
 8004db0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004db4:	2300      	movs	r3, #0
 8004db6:	e000      	b.n	8004dba <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004db8:	2302      	movs	r3, #2
  }
}
 8004dba:	4618      	mov	r0, r3
 8004dbc:	3718      	adds	r7, #24
 8004dbe:	46bd      	mov	sp, r7
 8004dc0:	bd80      	pop	{r7, pc}
 8004dc2:	bf00      	nop
 8004dc4:	00100002 	.word	0x00100002
 8004dc8:	ffff0000 	.word	0xffff0000

08004dcc <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004dcc:	b580      	push	{r7, lr}
 8004dce:	b08c      	sub	sp, #48	; 0x30
 8004dd0:	af02      	add	r7, sp, #8
 8004dd2:	60f8      	str	r0, [r7, #12]
 8004dd4:	4608      	mov	r0, r1
 8004dd6:	4611      	mov	r1, r2
 8004dd8:	461a      	mov	r2, r3
 8004dda:	4603      	mov	r3, r0
 8004ddc:	817b      	strh	r3, [r7, #10]
 8004dde:	460b      	mov	r3, r1
 8004de0:	813b      	strh	r3, [r7, #8]
 8004de2:	4613      	mov	r3, r2
 8004de4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004de6:	f7fe fde1 	bl	80039ac <HAL_GetTick>
 8004dea:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004df2:	b2db      	uxtb	r3, r3
 8004df4:	2b20      	cmp	r3, #32
 8004df6:	f040 8208 	bne.w	800520a <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004dfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dfc:	9300      	str	r3, [sp, #0]
 8004dfe:	2319      	movs	r3, #25
 8004e00:	2201      	movs	r2, #1
 8004e02:	497b      	ldr	r1, [pc, #492]	; (8004ff0 <HAL_I2C_Mem_Read+0x224>)
 8004e04:	68f8      	ldr	r0, [r7, #12]
 8004e06:	f000 fb8f 	bl	8005528 <I2C_WaitOnFlagUntilTimeout>
 8004e0a:	4603      	mov	r3, r0
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d001      	beq.n	8004e14 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8004e10:	2302      	movs	r3, #2
 8004e12:	e1fb      	b.n	800520c <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004e1a:	2b01      	cmp	r3, #1
 8004e1c:	d101      	bne.n	8004e22 <HAL_I2C_Mem_Read+0x56>
 8004e1e:	2302      	movs	r3, #2
 8004e20:	e1f4      	b.n	800520c <HAL_I2C_Mem_Read+0x440>
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	2201      	movs	r2, #1
 8004e26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	f003 0301 	and.w	r3, r3, #1
 8004e34:	2b01      	cmp	r3, #1
 8004e36:	d007      	beq.n	8004e48 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	681a      	ldr	r2, [r3, #0]
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f042 0201 	orr.w	r2, r2, #1
 8004e46:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	681a      	ldr	r2, [r3, #0]
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004e56:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	2222      	movs	r2, #34	; 0x22
 8004e5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	2240      	movs	r2, #64	; 0x40
 8004e64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	2200      	movs	r2, #0
 8004e6c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004e72:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8004e78:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e7e:	b29a      	uxth	r2, r3
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	4a5b      	ldr	r2, [pc, #364]	; (8004ff4 <HAL_I2C_Mem_Read+0x228>)
 8004e88:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004e8a:	88f8      	ldrh	r0, [r7, #6]
 8004e8c:	893a      	ldrh	r2, [r7, #8]
 8004e8e:	8979      	ldrh	r1, [r7, #10]
 8004e90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e92:	9301      	str	r3, [sp, #4]
 8004e94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e96:	9300      	str	r3, [sp, #0]
 8004e98:	4603      	mov	r3, r0
 8004e9a:	68f8      	ldr	r0, [r7, #12]
 8004e9c:	f000 fa5e 	bl	800535c <I2C_RequestMemoryRead>
 8004ea0:	4603      	mov	r3, r0
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d001      	beq.n	8004eaa <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8004ea6:	2301      	movs	r3, #1
 8004ea8:	e1b0      	b.n	800520c <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d113      	bne.n	8004eda <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004eb2:	2300      	movs	r3, #0
 8004eb4:	623b      	str	r3, [r7, #32]
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	695b      	ldr	r3, [r3, #20]
 8004ebc:	623b      	str	r3, [r7, #32]
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	699b      	ldr	r3, [r3, #24]
 8004ec4:	623b      	str	r3, [r7, #32]
 8004ec6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	681a      	ldr	r2, [r3, #0]
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004ed6:	601a      	str	r2, [r3, #0]
 8004ed8:	e184      	b.n	80051e4 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ede:	2b01      	cmp	r3, #1
 8004ee0:	d11b      	bne.n	8004f1a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	681a      	ldr	r2, [r3, #0]
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004ef0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004ef2:	2300      	movs	r3, #0
 8004ef4:	61fb      	str	r3, [r7, #28]
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	695b      	ldr	r3, [r3, #20]
 8004efc:	61fb      	str	r3, [r7, #28]
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	699b      	ldr	r3, [r3, #24]
 8004f04:	61fb      	str	r3, [r7, #28]
 8004f06:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	681a      	ldr	r2, [r3, #0]
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f16:	601a      	str	r2, [r3, #0]
 8004f18:	e164      	b.n	80051e4 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f1e:	2b02      	cmp	r3, #2
 8004f20:	d11b      	bne.n	8004f5a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	681a      	ldr	r2, [r3, #0]
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004f30:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	681a      	ldr	r2, [r3, #0]
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004f40:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f42:	2300      	movs	r3, #0
 8004f44:	61bb      	str	r3, [r7, #24]
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	695b      	ldr	r3, [r3, #20]
 8004f4c:	61bb      	str	r3, [r7, #24]
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	699b      	ldr	r3, [r3, #24]
 8004f54:	61bb      	str	r3, [r7, #24]
 8004f56:	69bb      	ldr	r3, [r7, #24]
 8004f58:	e144      	b.n	80051e4 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f5a:	2300      	movs	r3, #0
 8004f5c:	617b      	str	r3, [r7, #20]
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	695b      	ldr	r3, [r3, #20]
 8004f64:	617b      	str	r3, [r7, #20]
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	699b      	ldr	r3, [r3, #24]
 8004f6c:	617b      	str	r3, [r7, #20]
 8004f6e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004f70:	e138      	b.n	80051e4 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f76:	2b03      	cmp	r3, #3
 8004f78:	f200 80f1 	bhi.w	800515e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f80:	2b01      	cmp	r3, #1
 8004f82:	d123      	bne.n	8004fcc <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004f84:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f86:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004f88:	68f8      	ldr	r0, [r7, #12]
 8004f8a:	f000 fc25 	bl	80057d8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004f8e:	4603      	mov	r3, r0
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d001      	beq.n	8004f98 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8004f94:	2301      	movs	r3, #1
 8004f96:	e139      	b.n	800520c <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	691a      	ldr	r2, [r3, #16]
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fa2:	b2d2      	uxtb	r2, r2
 8004fa4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004faa:	1c5a      	adds	r2, r3, #1
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004fb4:	3b01      	subs	r3, #1
 8004fb6:	b29a      	uxth	r2, r3
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004fc0:	b29b      	uxth	r3, r3
 8004fc2:	3b01      	subs	r3, #1
 8004fc4:	b29a      	uxth	r2, r3
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004fca:	e10b      	b.n	80051e4 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004fd0:	2b02      	cmp	r3, #2
 8004fd2:	d14e      	bne.n	8005072 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004fd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fd6:	9300      	str	r3, [sp, #0]
 8004fd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004fda:	2200      	movs	r2, #0
 8004fdc:	4906      	ldr	r1, [pc, #24]	; (8004ff8 <HAL_I2C_Mem_Read+0x22c>)
 8004fde:	68f8      	ldr	r0, [r7, #12]
 8004fe0:	f000 faa2 	bl	8005528 <I2C_WaitOnFlagUntilTimeout>
 8004fe4:	4603      	mov	r3, r0
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d008      	beq.n	8004ffc <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8004fea:	2301      	movs	r3, #1
 8004fec:	e10e      	b.n	800520c <HAL_I2C_Mem_Read+0x440>
 8004fee:	bf00      	nop
 8004ff0:	00100002 	.word	0x00100002
 8004ff4:	ffff0000 	.word	0xffff0000
 8004ff8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	681a      	ldr	r2, [r3, #0]
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800500a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	691a      	ldr	r2, [r3, #16]
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005016:	b2d2      	uxtb	r2, r2
 8005018:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800501e:	1c5a      	adds	r2, r3, #1
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005028:	3b01      	subs	r3, #1
 800502a:	b29a      	uxth	r2, r3
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005034:	b29b      	uxth	r3, r3
 8005036:	3b01      	subs	r3, #1
 8005038:	b29a      	uxth	r2, r3
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	691a      	ldr	r2, [r3, #16]
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005048:	b2d2      	uxtb	r2, r2
 800504a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005050:	1c5a      	adds	r2, r3, #1
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800505a:	3b01      	subs	r3, #1
 800505c:	b29a      	uxth	r2, r3
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005066:	b29b      	uxth	r3, r3
 8005068:	3b01      	subs	r3, #1
 800506a:	b29a      	uxth	r2, r3
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005070:	e0b8      	b.n	80051e4 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005072:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005074:	9300      	str	r3, [sp, #0]
 8005076:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005078:	2200      	movs	r2, #0
 800507a:	4966      	ldr	r1, [pc, #408]	; (8005214 <HAL_I2C_Mem_Read+0x448>)
 800507c:	68f8      	ldr	r0, [r7, #12]
 800507e:	f000 fa53 	bl	8005528 <I2C_WaitOnFlagUntilTimeout>
 8005082:	4603      	mov	r3, r0
 8005084:	2b00      	cmp	r3, #0
 8005086:	d001      	beq.n	800508c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8005088:	2301      	movs	r3, #1
 800508a:	e0bf      	b.n	800520c <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	681a      	ldr	r2, [r3, #0]
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800509a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	691a      	ldr	r2, [r3, #16]
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050a6:	b2d2      	uxtb	r2, r2
 80050a8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050ae:	1c5a      	adds	r2, r3, #1
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80050b8:	3b01      	subs	r3, #1
 80050ba:	b29a      	uxth	r2, r3
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80050c4:	b29b      	uxth	r3, r3
 80050c6:	3b01      	subs	r3, #1
 80050c8:	b29a      	uxth	r2, r3
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80050ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050d0:	9300      	str	r3, [sp, #0]
 80050d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80050d4:	2200      	movs	r2, #0
 80050d6:	494f      	ldr	r1, [pc, #316]	; (8005214 <HAL_I2C_Mem_Read+0x448>)
 80050d8:	68f8      	ldr	r0, [r7, #12]
 80050da:	f000 fa25 	bl	8005528 <I2C_WaitOnFlagUntilTimeout>
 80050de:	4603      	mov	r3, r0
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d001      	beq.n	80050e8 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80050e4:	2301      	movs	r3, #1
 80050e6:	e091      	b.n	800520c <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	681a      	ldr	r2, [r3, #0]
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80050f6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	691a      	ldr	r2, [r3, #16]
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005102:	b2d2      	uxtb	r2, r2
 8005104:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800510a:	1c5a      	adds	r2, r3, #1
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005114:	3b01      	subs	r3, #1
 8005116:	b29a      	uxth	r2, r3
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005120:	b29b      	uxth	r3, r3
 8005122:	3b01      	subs	r3, #1
 8005124:	b29a      	uxth	r2, r3
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	691a      	ldr	r2, [r3, #16]
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005134:	b2d2      	uxtb	r2, r2
 8005136:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800513c:	1c5a      	adds	r2, r3, #1
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005146:	3b01      	subs	r3, #1
 8005148:	b29a      	uxth	r2, r3
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005152:	b29b      	uxth	r3, r3
 8005154:	3b01      	subs	r3, #1
 8005156:	b29a      	uxth	r2, r3
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800515c:	e042      	b.n	80051e4 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800515e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005160:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005162:	68f8      	ldr	r0, [r7, #12]
 8005164:	f000 fb38 	bl	80057d8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005168:	4603      	mov	r3, r0
 800516a:	2b00      	cmp	r3, #0
 800516c:	d001      	beq.n	8005172 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800516e:	2301      	movs	r3, #1
 8005170:	e04c      	b.n	800520c <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	691a      	ldr	r2, [r3, #16]
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800517c:	b2d2      	uxtb	r2, r2
 800517e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005184:	1c5a      	adds	r2, r3, #1
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800518e:	3b01      	subs	r3, #1
 8005190:	b29a      	uxth	r2, r3
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800519a:	b29b      	uxth	r3, r3
 800519c:	3b01      	subs	r3, #1
 800519e:	b29a      	uxth	r2, r3
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	695b      	ldr	r3, [r3, #20]
 80051aa:	f003 0304 	and.w	r3, r3, #4
 80051ae:	2b04      	cmp	r3, #4
 80051b0:	d118      	bne.n	80051e4 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	691a      	ldr	r2, [r3, #16]
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051bc:	b2d2      	uxtb	r2, r2
 80051be:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051c4:	1c5a      	adds	r2, r3, #1
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80051ce:	3b01      	subs	r3, #1
 80051d0:	b29a      	uxth	r2, r3
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051da:	b29b      	uxth	r3, r3
 80051dc:	3b01      	subs	r3, #1
 80051de:	b29a      	uxth	r2, r3
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	f47f aec2 	bne.w	8004f72 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	2220      	movs	r2, #32
 80051f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	2200      	movs	r2, #0
 80051fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	2200      	movs	r2, #0
 8005202:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005206:	2300      	movs	r3, #0
 8005208:	e000      	b.n	800520c <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 800520a:	2302      	movs	r3, #2
  }
}
 800520c:	4618      	mov	r0, r3
 800520e:	3728      	adds	r7, #40	; 0x28
 8005210:	46bd      	mov	sp, r7
 8005212:	bd80      	pop	{r7, pc}
 8005214:	00010004 	.word	0x00010004

08005218 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8005218:	b480      	push	{r7}
 800521a:	b083      	sub	sp, #12
 800521c:	af00      	add	r7, sp, #0
 800521e:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005226:	b2db      	uxtb	r3, r3
}
 8005228:	4618      	mov	r0, r3
 800522a:	370c      	adds	r7, #12
 800522c:	46bd      	mov	sp, r7
 800522e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005232:	4770      	bx	lr

08005234 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005234:	b580      	push	{r7, lr}
 8005236:	b088      	sub	sp, #32
 8005238:	af02      	add	r7, sp, #8
 800523a:	60f8      	str	r0, [r7, #12]
 800523c:	4608      	mov	r0, r1
 800523e:	4611      	mov	r1, r2
 8005240:	461a      	mov	r2, r3
 8005242:	4603      	mov	r3, r0
 8005244:	817b      	strh	r3, [r7, #10]
 8005246:	460b      	mov	r3, r1
 8005248:	813b      	strh	r3, [r7, #8]
 800524a:	4613      	mov	r3, r2
 800524c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	681a      	ldr	r2, [r3, #0]
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800525c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800525e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005260:	9300      	str	r3, [sp, #0]
 8005262:	6a3b      	ldr	r3, [r7, #32]
 8005264:	2200      	movs	r2, #0
 8005266:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800526a:	68f8      	ldr	r0, [r7, #12]
 800526c:	f000 f95c 	bl	8005528 <I2C_WaitOnFlagUntilTimeout>
 8005270:	4603      	mov	r3, r0
 8005272:	2b00      	cmp	r3, #0
 8005274:	d00c      	beq.n	8005290 <I2C_RequestMemoryWrite+0x5c>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005280:	2b00      	cmp	r3, #0
 8005282:	d003      	beq.n	800528c <I2C_RequestMemoryWrite+0x58>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	f44f 7200 	mov.w	r2, #512	; 0x200
 800528a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800528c:	2303      	movs	r3, #3
 800528e:	e05f      	b.n	8005350 <I2C_RequestMemoryWrite+0x11c>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005290:	897b      	ldrh	r3, [r7, #10]
 8005292:	b2db      	uxtb	r3, r3
 8005294:	461a      	mov	r2, r3
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800529e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80052a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052a2:	6a3a      	ldr	r2, [r7, #32]
 80052a4:	492c      	ldr	r1, [pc, #176]	; (8005358 <I2C_RequestMemoryWrite+0x124>)
 80052a6:	68f8      	ldr	r0, [r7, #12]
 80052a8:	f000 f995 	bl	80055d6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80052ac:	4603      	mov	r3, r0
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d001      	beq.n	80052b6 <I2C_RequestMemoryWrite+0x82>
  {
    return HAL_ERROR;
 80052b2:	2301      	movs	r3, #1
 80052b4:	e04c      	b.n	8005350 <I2C_RequestMemoryWrite+0x11c>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80052b6:	2300      	movs	r3, #0
 80052b8:	617b      	str	r3, [r7, #20]
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	695b      	ldr	r3, [r3, #20]
 80052c0:	617b      	str	r3, [r7, #20]
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	699b      	ldr	r3, [r3, #24]
 80052c8:	617b      	str	r3, [r7, #20]
 80052ca:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80052cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80052ce:	6a39      	ldr	r1, [r7, #32]
 80052d0:	68f8      	ldr	r0, [r7, #12]
 80052d2:	f000 f9ff 	bl	80056d4 <I2C_WaitOnTXEFlagUntilTimeout>
 80052d6:	4603      	mov	r3, r0
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d00d      	beq.n	80052f8 <I2C_RequestMemoryWrite+0xc4>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052e0:	2b04      	cmp	r3, #4
 80052e2:	d107      	bne.n	80052f4 <I2C_RequestMemoryWrite+0xc0>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	681a      	ldr	r2, [r3, #0]
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80052f2:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80052f4:	2301      	movs	r3, #1
 80052f6:	e02b      	b.n	8005350 <I2C_RequestMemoryWrite+0x11c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80052f8:	88fb      	ldrh	r3, [r7, #6]
 80052fa:	2b01      	cmp	r3, #1
 80052fc:	d105      	bne.n	800530a <I2C_RequestMemoryWrite+0xd6>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80052fe:	893b      	ldrh	r3, [r7, #8]
 8005300:	b2da      	uxtb	r2, r3
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	611a      	str	r2, [r3, #16]
 8005308:	e021      	b.n	800534e <I2C_RequestMemoryWrite+0x11a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800530a:	893b      	ldrh	r3, [r7, #8]
 800530c:	0a1b      	lsrs	r3, r3, #8
 800530e:	b29b      	uxth	r3, r3
 8005310:	b2da      	uxtb	r2, r3
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005318:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800531a:	6a39      	ldr	r1, [r7, #32]
 800531c:	68f8      	ldr	r0, [r7, #12]
 800531e:	f000 f9d9 	bl	80056d4 <I2C_WaitOnTXEFlagUntilTimeout>
 8005322:	4603      	mov	r3, r0
 8005324:	2b00      	cmp	r3, #0
 8005326:	d00d      	beq.n	8005344 <I2C_RequestMemoryWrite+0x110>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800532c:	2b04      	cmp	r3, #4
 800532e:	d107      	bne.n	8005340 <I2C_RequestMemoryWrite+0x10c>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	681a      	ldr	r2, [r3, #0]
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800533e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005340:	2301      	movs	r3, #1
 8005342:	e005      	b.n	8005350 <I2C_RequestMemoryWrite+0x11c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005344:	893b      	ldrh	r3, [r7, #8]
 8005346:	b2da      	uxtb	r2, r3
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800534e:	2300      	movs	r3, #0
}
 8005350:	4618      	mov	r0, r3
 8005352:	3718      	adds	r7, #24
 8005354:	46bd      	mov	sp, r7
 8005356:	bd80      	pop	{r7, pc}
 8005358:	00010002 	.word	0x00010002

0800535c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800535c:	b580      	push	{r7, lr}
 800535e:	b088      	sub	sp, #32
 8005360:	af02      	add	r7, sp, #8
 8005362:	60f8      	str	r0, [r7, #12]
 8005364:	4608      	mov	r0, r1
 8005366:	4611      	mov	r1, r2
 8005368:	461a      	mov	r2, r3
 800536a:	4603      	mov	r3, r0
 800536c:	817b      	strh	r3, [r7, #10]
 800536e:	460b      	mov	r3, r1
 8005370:	813b      	strh	r3, [r7, #8]
 8005372:	4613      	mov	r3, r2
 8005374:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	681a      	ldr	r2, [r3, #0]
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005384:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	681a      	ldr	r2, [r3, #0]
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005394:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005396:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005398:	9300      	str	r3, [sp, #0]
 800539a:	6a3b      	ldr	r3, [r7, #32]
 800539c:	2200      	movs	r2, #0
 800539e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80053a2:	68f8      	ldr	r0, [r7, #12]
 80053a4:	f000 f8c0 	bl	8005528 <I2C_WaitOnFlagUntilTimeout>
 80053a8:	4603      	mov	r3, r0
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d00c      	beq.n	80053c8 <I2C_RequestMemoryRead+0x6c>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d003      	beq.n	80053c4 <I2C_RequestMemoryRead+0x68>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	f44f 7200 	mov.w	r2, #512	; 0x200
 80053c2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80053c4:	2303      	movs	r3, #3
 80053c6:	e0a9      	b.n	800551c <I2C_RequestMemoryRead+0x1c0>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80053c8:	897b      	ldrh	r3, [r7, #10]
 80053ca:	b2db      	uxtb	r3, r3
 80053cc:	461a      	mov	r2, r3
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80053d6:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80053d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053da:	6a3a      	ldr	r2, [r7, #32]
 80053dc:	4951      	ldr	r1, [pc, #324]	; (8005524 <I2C_RequestMemoryRead+0x1c8>)
 80053de:	68f8      	ldr	r0, [r7, #12]
 80053e0:	f000 f8f9 	bl	80055d6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80053e4:	4603      	mov	r3, r0
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d001      	beq.n	80053ee <I2C_RequestMemoryRead+0x92>
  {
    return HAL_ERROR;
 80053ea:	2301      	movs	r3, #1
 80053ec:	e096      	b.n	800551c <I2C_RequestMemoryRead+0x1c0>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80053ee:	2300      	movs	r3, #0
 80053f0:	617b      	str	r3, [r7, #20]
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	695b      	ldr	r3, [r3, #20]
 80053f8:	617b      	str	r3, [r7, #20]
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	699b      	ldr	r3, [r3, #24]
 8005400:	617b      	str	r3, [r7, #20]
 8005402:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005404:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005406:	6a39      	ldr	r1, [r7, #32]
 8005408:	68f8      	ldr	r0, [r7, #12]
 800540a:	f000 f963 	bl	80056d4 <I2C_WaitOnTXEFlagUntilTimeout>
 800540e:	4603      	mov	r3, r0
 8005410:	2b00      	cmp	r3, #0
 8005412:	d00d      	beq.n	8005430 <I2C_RequestMemoryRead+0xd4>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005418:	2b04      	cmp	r3, #4
 800541a:	d107      	bne.n	800542c <I2C_RequestMemoryRead+0xd0>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	681a      	ldr	r2, [r3, #0]
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800542a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800542c:	2301      	movs	r3, #1
 800542e:	e075      	b.n	800551c <I2C_RequestMemoryRead+0x1c0>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005430:	88fb      	ldrh	r3, [r7, #6]
 8005432:	2b01      	cmp	r3, #1
 8005434:	d105      	bne.n	8005442 <I2C_RequestMemoryRead+0xe6>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005436:	893b      	ldrh	r3, [r7, #8]
 8005438:	b2da      	uxtb	r2, r3
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	611a      	str	r2, [r3, #16]
 8005440:	e021      	b.n	8005486 <I2C_RequestMemoryRead+0x12a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005442:	893b      	ldrh	r3, [r7, #8]
 8005444:	0a1b      	lsrs	r3, r3, #8
 8005446:	b29b      	uxth	r3, r3
 8005448:	b2da      	uxtb	r2, r3
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005450:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005452:	6a39      	ldr	r1, [r7, #32]
 8005454:	68f8      	ldr	r0, [r7, #12]
 8005456:	f000 f93d 	bl	80056d4 <I2C_WaitOnTXEFlagUntilTimeout>
 800545a:	4603      	mov	r3, r0
 800545c:	2b00      	cmp	r3, #0
 800545e:	d00d      	beq.n	800547c <I2C_RequestMemoryRead+0x120>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005464:	2b04      	cmp	r3, #4
 8005466:	d107      	bne.n	8005478 <I2C_RequestMemoryRead+0x11c>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	681a      	ldr	r2, [r3, #0]
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005476:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005478:	2301      	movs	r3, #1
 800547a:	e04f      	b.n	800551c <I2C_RequestMemoryRead+0x1c0>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800547c:	893b      	ldrh	r3, [r7, #8]
 800547e:	b2da      	uxtb	r2, r3
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005486:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005488:	6a39      	ldr	r1, [r7, #32]
 800548a:	68f8      	ldr	r0, [r7, #12]
 800548c:	f000 f922 	bl	80056d4 <I2C_WaitOnTXEFlagUntilTimeout>
 8005490:	4603      	mov	r3, r0
 8005492:	2b00      	cmp	r3, #0
 8005494:	d00d      	beq.n	80054b2 <I2C_RequestMemoryRead+0x156>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800549a:	2b04      	cmp	r3, #4
 800549c:	d107      	bne.n	80054ae <I2C_RequestMemoryRead+0x152>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	681a      	ldr	r2, [r3, #0]
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80054ac:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80054ae:	2301      	movs	r3, #1
 80054b0:	e034      	b.n	800551c <I2C_RequestMemoryRead+0x1c0>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	681a      	ldr	r2, [r3, #0]
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80054c0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80054c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054c4:	9300      	str	r3, [sp, #0]
 80054c6:	6a3b      	ldr	r3, [r7, #32]
 80054c8:	2200      	movs	r2, #0
 80054ca:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80054ce:	68f8      	ldr	r0, [r7, #12]
 80054d0:	f000 f82a 	bl	8005528 <I2C_WaitOnFlagUntilTimeout>
 80054d4:	4603      	mov	r3, r0
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d00c      	beq.n	80054f4 <I2C_RequestMemoryRead+0x198>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d003      	beq.n	80054f0 <I2C_RequestMemoryRead+0x194>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	f44f 7200 	mov.w	r2, #512	; 0x200
 80054ee:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80054f0:	2303      	movs	r3, #3
 80054f2:	e013      	b.n	800551c <I2C_RequestMemoryRead+0x1c0>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80054f4:	897b      	ldrh	r3, [r7, #10]
 80054f6:	b2db      	uxtb	r3, r3
 80054f8:	f043 0301 	orr.w	r3, r3, #1
 80054fc:	b2da      	uxtb	r2, r3
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005504:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005506:	6a3a      	ldr	r2, [r7, #32]
 8005508:	4906      	ldr	r1, [pc, #24]	; (8005524 <I2C_RequestMemoryRead+0x1c8>)
 800550a:	68f8      	ldr	r0, [r7, #12]
 800550c:	f000 f863 	bl	80055d6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005510:	4603      	mov	r3, r0
 8005512:	2b00      	cmp	r3, #0
 8005514:	d001      	beq.n	800551a <I2C_RequestMemoryRead+0x1be>
  {
    return HAL_ERROR;
 8005516:	2301      	movs	r3, #1
 8005518:	e000      	b.n	800551c <I2C_RequestMemoryRead+0x1c0>
  }

  return HAL_OK;
 800551a:	2300      	movs	r3, #0
}
 800551c:	4618      	mov	r0, r3
 800551e:	3718      	adds	r7, #24
 8005520:	46bd      	mov	sp, r7
 8005522:	bd80      	pop	{r7, pc}
 8005524:	00010002 	.word	0x00010002

08005528 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005528:	b580      	push	{r7, lr}
 800552a:	b084      	sub	sp, #16
 800552c:	af00      	add	r7, sp, #0
 800552e:	60f8      	str	r0, [r7, #12]
 8005530:	60b9      	str	r1, [r7, #8]
 8005532:	603b      	str	r3, [r7, #0]
 8005534:	4613      	mov	r3, r2
 8005536:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005538:	e025      	b.n	8005586 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800553a:	683b      	ldr	r3, [r7, #0]
 800553c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005540:	d021      	beq.n	8005586 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005542:	f7fe fa33 	bl	80039ac <HAL_GetTick>
 8005546:	4602      	mov	r2, r0
 8005548:	69bb      	ldr	r3, [r7, #24]
 800554a:	1ad3      	subs	r3, r2, r3
 800554c:	683a      	ldr	r2, [r7, #0]
 800554e:	429a      	cmp	r2, r3
 8005550:	d302      	bcc.n	8005558 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005552:	683b      	ldr	r3, [r7, #0]
 8005554:	2b00      	cmp	r3, #0
 8005556:	d116      	bne.n	8005586 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	2200      	movs	r2, #0
 800555c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	2220      	movs	r2, #32
 8005562:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	2200      	movs	r2, #0
 800556a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005572:	f043 0220 	orr.w	r2, r3, #32
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	2200      	movs	r2, #0
 800557e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005582:	2301      	movs	r3, #1
 8005584:	e023      	b.n	80055ce <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005586:	68bb      	ldr	r3, [r7, #8]
 8005588:	0c1b      	lsrs	r3, r3, #16
 800558a:	b2db      	uxtb	r3, r3
 800558c:	2b01      	cmp	r3, #1
 800558e:	d10d      	bne.n	80055ac <I2C_WaitOnFlagUntilTimeout+0x84>
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	695b      	ldr	r3, [r3, #20]
 8005596:	43da      	mvns	r2, r3
 8005598:	68bb      	ldr	r3, [r7, #8]
 800559a:	4013      	ands	r3, r2
 800559c:	b29b      	uxth	r3, r3
 800559e:	2b00      	cmp	r3, #0
 80055a0:	bf0c      	ite	eq
 80055a2:	2301      	moveq	r3, #1
 80055a4:	2300      	movne	r3, #0
 80055a6:	b2db      	uxtb	r3, r3
 80055a8:	461a      	mov	r2, r3
 80055aa:	e00c      	b.n	80055c6 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	699b      	ldr	r3, [r3, #24]
 80055b2:	43da      	mvns	r2, r3
 80055b4:	68bb      	ldr	r3, [r7, #8]
 80055b6:	4013      	ands	r3, r2
 80055b8:	b29b      	uxth	r3, r3
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	bf0c      	ite	eq
 80055be:	2301      	moveq	r3, #1
 80055c0:	2300      	movne	r3, #0
 80055c2:	b2db      	uxtb	r3, r3
 80055c4:	461a      	mov	r2, r3
 80055c6:	79fb      	ldrb	r3, [r7, #7]
 80055c8:	429a      	cmp	r2, r3
 80055ca:	d0b6      	beq.n	800553a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80055cc:	2300      	movs	r3, #0
}
 80055ce:	4618      	mov	r0, r3
 80055d0:	3710      	adds	r7, #16
 80055d2:	46bd      	mov	sp, r7
 80055d4:	bd80      	pop	{r7, pc}

080055d6 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80055d6:	b580      	push	{r7, lr}
 80055d8:	b084      	sub	sp, #16
 80055da:	af00      	add	r7, sp, #0
 80055dc:	60f8      	str	r0, [r7, #12]
 80055de:	60b9      	str	r1, [r7, #8]
 80055e0:	607a      	str	r2, [r7, #4]
 80055e2:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80055e4:	e051      	b.n	800568a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	695b      	ldr	r3, [r3, #20]
 80055ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80055f0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80055f4:	d123      	bne.n	800563e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	681a      	ldr	r2, [r3, #0]
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005604:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800560e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	2200      	movs	r2, #0
 8005614:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	2220      	movs	r2, #32
 800561a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	2200      	movs	r2, #0
 8005622:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800562a:	f043 0204 	orr.w	r2, r3, #4
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	2200      	movs	r2, #0
 8005636:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800563a:	2301      	movs	r3, #1
 800563c:	e046      	b.n	80056cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005644:	d021      	beq.n	800568a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005646:	f7fe f9b1 	bl	80039ac <HAL_GetTick>
 800564a:	4602      	mov	r2, r0
 800564c:	683b      	ldr	r3, [r7, #0]
 800564e:	1ad3      	subs	r3, r2, r3
 8005650:	687a      	ldr	r2, [r7, #4]
 8005652:	429a      	cmp	r2, r3
 8005654:	d302      	bcc.n	800565c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	2b00      	cmp	r3, #0
 800565a:	d116      	bne.n	800568a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	2200      	movs	r2, #0
 8005660:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	2220      	movs	r2, #32
 8005666:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	2200      	movs	r2, #0
 800566e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005676:	f043 0220 	orr.w	r2, r3, #32
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	2200      	movs	r2, #0
 8005682:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005686:	2301      	movs	r3, #1
 8005688:	e020      	b.n	80056cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800568a:	68bb      	ldr	r3, [r7, #8]
 800568c:	0c1b      	lsrs	r3, r3, #16
 800568e:	b2db      	uxtb	r3, r3
 8005690:	2b01      	cmp	r3, #1
 8005692:	d10c      	bne.n	80056ae <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	695b      	ldr	r3, [r3, #20]
 800569a:	43da      	mvns	r2, r3
 800569c:	68bb      	ldr	r3, [r7, #8]
 800569e:	4013      	ands	r3, r2
 80056a0:	b29b      	uxth	r3, r3
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	bf14      	ite	ne
 80056a6:	2301      	movne	r3, #1
 80056a8:	2300      	moveq	r3, #0
 80056aa:	b2db      	uxtb	r3, r3
 80056ac:	e00b      	b.n	80056c6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	699b      	ldr	r3, [r3, #24]
 80056b4:	43da      	mvns	r2, r3
 80056b6:	68bb      	ldr	r3, [r7, #8]
 80056b8:	4013      	ands	r3, r2
 80056ba:	b29b      	uxth	r3, r3
 80056bc:	2b00      	cmp	r3, #0
 80056be:	bf14      	ite	ne
 80056c0:	2301      	movne	r3, #1
 80056c2:	2300      	moveq	r3, #0
 80056c4:	b2db      	uxtb	r3, r3
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d18d      	bne.n	80055e6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80056ca:	2300      	movs	r3, #0
}
 80056cc:	4618      	mov	r0, r3
 80056ce:	3710      	adds	r7, #16
 80056d0:	46bd      	mov	sp, r7
 80056d2:	bd80      	pop	{r7, pc}

080056d4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80056d4:	b580      	push	{r7, lr}
 80056d6:	b084      	sub	sp, #16
 80056d8:	af00      	add	r7, sp, #0
 80056da:	60f8      	str	r0, [r7, #12]
 80056dc:	60b9      	str	r1, [r7, #8]
 80056de:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80056e0:	e02d      	b.n	800573e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80056e2:	68f8      	ldr	r0, [r7, #12]
 80056e4:	f000 f8ce 	bl	8005884 <I2C_IsAcknowledgeFailed>
 80056e8:	4603      	mov	r3, r0
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d001      	beq.n	80056f2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80056ee:	2301      	movs	r3, #1
 80056f0:	e02d      	b.n	800574e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80056f2:	68bb      	ldr	r3, [r7, #8]
 80056f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056f8:	d021      	beq.n	800573e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80056fa:	f7fe f957 	bl	80039ac <HAL_GetTick>
 80056fe:	4602      	mov	r2, r0
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	1ad3      	subs	r3, r2, r3
 8005704:	68ba      	ldr	r2, [r7, #8]
 8005706:	429a      	cmp	r2, r3
 8005708:	d302      	bcc.n	8005710 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800570a:	68bb      	ldr	r3, [r7, #8]
 800570c:	2b00      	cmp	r3, #0
 800570e:	d116      	bne.n	800573e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	2200      	movs	r2, #0
 8005714:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	2220      	movs	r2, #32
 800571a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	2200      	movs	r2, #0
 8005722:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800572a:	f043 0220 	orr.w	r2, r3, #32
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	2200      	movs	r2, #0
 8005736:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800573a:	2301      	movs	r3, #1
 800573c:	e007      	b.n	800574e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	695b      	ldr	r3, [r3, #20]
 8005744:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005748:	2b80      	cmp	r3, #128	; 0x80
 800574a:	d1ca      	bne.n	80056e2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800574c:	2300      	movs	r3, #0
}
 800574e:	4618      	mov	r0, r3
 8005750:	3710      	adds	r7, #16
 8005752:	46bd      	mov	sp, r7
 8005754:	bd80      	pop	{r7, pc}

08005756 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005756:	b580      	push	{r7, lr}
 8005758:	b084      	sub	sp, #16
 800575a:	af00      	add	r7, sp, #0
 800575c:	60f8      	str	r0, [r7, #12]
 800575e:	60b9      	str	r1, [r7, #8]
 8005760:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005762:	e02d      	b.n	80057c0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005764:	68f8      	ldr	r0, [r7, #12]
 8005766:	f000 f88d 	bl	8005884 <I2C_IsAcknowledgeFailed>
 800576a:	4603      	mov	r3, r0
 800576c:	2b00      	cmp	r3, #0
 800576e:	d001      	beq.n	8005774 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005770:	2301      	movs	r3, #1
 8005772:	e02d      	b.n	80057d0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005774:	68bb      	ldr	r3, [r7, #8]
 8005776:	f1b3 3fff 	cmp.w	r3, #4294967295
 800577a:	d021      	beq.n	80057c0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800577c:	f7fe f916 	bl	80039ac <HAL_GetTick>
 8005780:	4602      	mov	r2, r0
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	1ad3      	subs	r3, r2, r3
 8005786:	68ba      	ldr	r2, [r7, #8]
 8005788:	429a      	cmp	r2, r3
 800578a:	d302      	bcc.n	8005792 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800578c:	68bb      	ldr	r3, [r7, #8]
 800578e:	2b00      	cmp	r3, #0
 8005790:	d116      	bne.n	80057c0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	2200      	movs	r2, #0
 8005796:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	2220      	movs	r2, #32
 800579c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	2200      	movs	r2, #0
 80057a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057ac:	f043 0220 	orr.w	r2, r3, #32
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	2200      	movs	r2, #0
 80057b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80057bc:	2301      	movs	r3, #1
 80057be:	e007      	b.n	80057d0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	695b      	ldr	r3, [r3, #20]
 80057c6:	f003 0304 	and.w	r3, r3, #4
 80057ca:	2b04      	cmp	r3, #4
 80057cc:	d1ca      	bne.n	8005764 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80057ce:	2300      	movs	r3, #0
}
 80057d0:	4618      	mov	r0, r3
 80057d2:	3710      	adds	r7, #16
 80057d4:	46bd      	mov	sp, r7
 80057d6:	bd80      	pop	{r7, pc}

080057d8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80057d8:	b580      	push	{r7, lr}
 80057da:	b084      	sub	sp, #16
 80057dc:	af00      	add	r7, sp, #0
 80057de:	60f8      	str	r0, [r7, #12]
 80057e0:	60b9      	str	r1, [r7, #8]
 80057e2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80057e4:	e042      	b.n	800586c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	695b      	ldr	r3, [r3, #20]
 80057ec:	f003 0310 	and.w	r3, r3, #16
 80057f0:	2b10      	cmp	r3, #16
 80057f2:	d119      	bne.n	8005828 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	f06f 0210 	mvn.w	r2, #16
 80057fc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	2200      	movs	r2, #0
 8005802:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	2220      	movs	r2, #32
 8005808:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	2200      	movs	r2, #0
 8005810:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	2200      	movs	r2, #0
 8005820:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005824:	2301      	movs	r3, #1
 8005826:	e029      	b.n	800587c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005828:	f7fe f8c0 	bl	80039ac <HAL_GetTick>
 800582c:	4602      	mov	r2, r0
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	1ad3      	subs	r3, r2, r3
 8005832:	68ba      	ldr	r2, [r7, #8]
 8005834:	429a      	cmp	r2, r3
 8005836:	d302      	bcc.n	800583e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005838:	68bb      	ldr	r3, [r7, #8]
 800583a:	2b00      	cmp	r3, #0
 800583c:	d116      	bne.n	800586c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	2200      	movs	r2, #0
 8005842:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	2220      	movs	r2, #32
 8005848:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	2200      	movs	r2, #0
 8005850:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005858:	f043 0220 	orr.w	r2, r3, #32
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	2200      	movs	r2, #0
 8005864:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005868:	2301      	movs	r3, #1
 800586a:	e007      	b.n	800587c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	695b      	ldr	r3, [r3, #20]
 8005872:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005876:	2b40      	cmp	r3, #64	; 0x40
 8005878:	d1b5      	bne.n	80057e6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800587a:	2300      	movs	r3, #0
}
 800587c:	4618      	mov	r0, r3
 800587e:	3710      	adds	r7, #16
 8005880:	46bd      	mov	sp, r7
 8005882:	bd80      	pop	{r7, pc}

08005884 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005884:	b480      	push	{r7}
 8005886:	b083      	sub	sp, #12
 8005888:	af00      	add	r7, sp, #0
 800588a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	695b      	ldr	r3, [r3, #20]
 8005892:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005896:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800589a:	d11b      	bne.n	80058d4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80058a4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	2200      	movs	r2, #0
 80058aa:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	2220      	movs	r2, #32
 80058b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	2200      	movs	r2, #0
 80058b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058c0:	f043 0204 	orr.w	r2, r3, #4
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	2200      	movs	r2, #0
 80058cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80058d0:	2301      	movs	r3, #1
 80058d2:	e000      	b.n	80058d6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80058d4:	2300      	movs	r3, #0
}
 80058d6:	4618      	mov	r0, r3
 80058d8:	370c      	adds	r7, #12
 80058da:	46bd      	mov	sp, r7
 80058dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e0:	4770      	bx	lr
	...

080058e4 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 80058e4:	b580      	push	{r7, lr}
 80058e6:	b084      	sub	sp, #16
 80058e8:	af00      	add	r7, sp, #0
 80058ea:	6078      	str	r0, [r7, #4]
  uint32_t tmp, tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d101      	bne.n	80058f6 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 80058f2:	2301      	movs	r3, #1
 80058f4:	e0bf      	b.n	8005a76 <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 80058fc:	b2db      	uxtb	r3, r3
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d106      	bne.n	8005910 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	2200      	movs	r2, #0
 8005906:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 800590a:	6878      	ldr	r0, [r7, #4]
 800590c:	f000 f8ba 	bl	8005a84 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	2202      	movs	r2, #2
 8005914:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	699a      	ldr	r2, [r3, #24]
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 8005926:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	6999      	ldr	r1, [r3, #24]
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	685a      	ldr	r2, [r3, #4]
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	689b      	ldr	r3, [r3, #8]
 8005936:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800593c:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	691b      	ldr	r3, [r3, #16]
 8005942:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	430a      	orrs	r2, r1
 800594a:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	6899      	ldr	r1, [r3, #8]
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681a      	ldr	r2, [r3, #0]
 8005956:	4b4a      	ldr	r3, [pc, #296]	; (8005a80 <HAL_LTDC_Init+0x19c>)
 8005958:	400b      	ands	r3, r1
 800595a:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	695b      	ldr	r3, [r3, #20]
 8005960:	041b      	lsls	r3, r3, #16
 8005962:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	6899      	ldr	r1, [r3, #8]
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	699a      	ldr	r2, [r3, #24]
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	431a      	orrs	r2, r3
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	430a      	orrs	r2, r1
 8005978:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	68d9      	ldr	r1, [r3, #12]
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681a      	ldr	r2, [r3, #0]
 8005984:	4b3e      	ldr	r3, [pc, #248]	; (8005a80 <HAL_LTDC_Init+0x19c>)
 8005986:	400b      	ands	r3, r1
 8005988:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	69db      	ldr	r3, [r3, #28]
 800598e:	041b      	lsls	r3, r3, #16
 8005990:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	68d9      	ldr	r1, [r3, #12]
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	6a1a      	ldr	r2, [r3, #32]
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	431a      	orrs	r2, r3
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	430a      	orrs	r2, r1
 80059a6:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	6919      	ldr	r1, [r3, #16]
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681a      	ldr	r2, [r3, #0]
 80059b2:	4b33      	ldr	r3, [pc, #204]	; (8005a80 <HAL_LTDC_Init+0x19c>)
 80059b4:	400b      	ands	r3, r1
 80059b6:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059bc:	041b      	lsls	r3, r3, #16
 80059be:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	6919      	ldr	r1, [r3, #16]
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	431a      	orrs	r2, r3
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	430a      	orrs	r2, r1
 80059d4:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	6959      	ldr	r1, [r3, #20]
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681a      	ldr	r2, [r3, #0]
 80059e0:	4b27      	ldr	r3, [pc, #156]	; (8005a80 <HAL_LTDC_Init+0x19c>)
 80059e2:	400b      	ands	r3, r1
 80059e4:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059ea:	041b      	lsls	r3, r3, #16
 80059ec:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	6959      	ldr	r1, [r3, #20]
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	431a      	orrs	r2, r3
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	430a      	orrs	r2, r1
 8005a02:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005a0a:	021b      	lsls	r3, r3, #8
 8005a0c:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8005a14:	041b      	lsls	r3, r3, #16
 8005a16:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 8005a26:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005a2e:	68ba      	ldr	r2, [r7, #8]
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	4313      	orrs	r3, r2
 8005a34:	687a      	ldr	r2, [r7, #4]
 8005a36:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 8005a3a:	431a      	orrs	r2, r3
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	430a      	orrs	r2, r1
 8005a42:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	f042 0206 	orr.w	r2, r2, #6
 8005a52:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	699a      	ldr	r2, [r3, #24]
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	f042 0201 	orr.w	r2, r2, #1
 8005a62:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	2200      	movs	r2, #0
 8005a68:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	2201      	movs	r2, #1
 8005a70:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 8005a74:	2300      	movs	r3, #0
}
 8005a76:	4618      	mov	r0, r3
 8005a78:	3710      	adds	r7, #16
 8005a7a:	46bd      	mov	sp, r7
 8005a7c:	bd80      	pop	{r7, pc}
 8005a7e:	bf00      	nop
 8005a80:	f000f800 	.word	0xf000f800

08005a84 <HAL_LTDC_MspInit>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_MspInit(LTDC_HandleTypeDef *hltdc)
{
 8005a84:	b480      	push	{r7}
 8005a86:	b083      	sub	sp, #12
 8005a88:	af00      	add	r7, sp, #0
 8005a8a:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_MspInit could be implemented in the user file
   */
}
 8005a8c:	bf00      	nop
 8005a8e:	370c      	adds	r7, #12
 8005a90:	46bd      	mov	sp, r7
 8005a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a96:	4770      	bx	lr

08005a98 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8005a98:	b5b0      	push	{r4, r5, r7, lr}
 8005a9a:	b084      	sub	sp, #16
 8005a9c:	af00      	add	r7, sp, #0
 8005a9e:	60f8      	str	r0, [r7, #12]
 8005aa0:	60b9      	str	r1, [r7, #8]
 8005aa2:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8005aaa:	2b01      	cmp	r3, #1
 8005aac:	d101      	bne.n	8005ab2 <HAL_LTDC_ConfigLayer+0x1a>
 8005aae:	2302      	movs	r3, #2
 8005ab0:	e02c      	b.n	8005b0c <HAL_LTDC_ConfigLayer+0x74>
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	2201      	movs	r2, #1
 8005ab6:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	2202      	movs	r2, #2
 8005abe:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8005ac2:	68fa      	ldr	r2, [r7, #12]
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	2134      	movs	r1, #52	; 0x34
 8005ac8:	fb01 f303 	mul.w	r3, r1, r3
 8005acc:	4413      	add	r3, r2
 8005ace:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8005ad2:	68bb      	ldr	r3, [r7, #8]
 8005ad4:	4614      	mov	r4, r2
 8005ad6:	461d      	mov	r5, r3
 8005ad8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005ada:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005adc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005ade:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005ae0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005ae2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005ae4:	682b      	ldr	r3, [r5, #0]
 8005ae6:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8005ae8:	687a      	ldr	r2, [r7, #4]
 8005aea:	68b9      	ldr	r1, [r7, #8]
 8005aec:	68f8      	ldr	r0, [r7, #12]
 8005aee:	f000 f83b 	bl	8005b68 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	2201      	movs	r2, #1
 8005af8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	2201      	movs	r2, #1
 8005afe:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	2200      	movs	r2, #0
 8005b06:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 8005b0a:	2300      	movs	r3, #0
}
 8005b0c:	4618      	mov	r0, r3
 8005b0e:	3710      	adds	r7, #16
 8005b10:	46bd      	mov	sp, r7
 8005b12:	bdb0      	pop	{r4, r5, r7, pc}

08005b14 <HAL_LTDC_EnableDither>:
  *                the configuration information for the LTDC.
  * @retval  HAL status
  */

HAL_StatusTypeDef HAL_LTDC_EnableDither(LTDC_HandleTypeDef *hltdc)
{
 8005b14:	b480      	push	{r7}
 8005b16:	b083      	sub	sp, #12
 8005b18:	af00      	add	r7, sp, #0
 8005b1a:	6078      	str	r0, [r7, #4]
  /* Process locked */
  __HAL_LOCK(hltdc);
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8005b22:	2b01      	cmp	r3, #1
 8005b24:	d101      	bne.n	8005b2a <HAL_LTDC_EnableDither+0x16>
 8005b26:	2302      	movs	r3, #2
 8005b28:	e016      	b.n	8005b58 <HAL_LTDC_EnableDither+0x44>
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	2201      	movs	r2, #1
 8005b2e:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	2202      	movs	r2, #2
 8005b36:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Enable Dither by setting DTEN bit */
  LTDC->GCR |= (uint32_t)LTDC_GCR_DEN;
 8005b3a:	4b0a      	ldr	r3, [pc, #40]	; (8005b64 <HAL_LTDC_EnableDither+0x50>)
 8005b3c:	699b      	ldr	r3, [r3, #24]
 8005b3e:	4a09      	ldr	r2, [pc, #36]	; (8005b64 <HAL_LTDC_EnableDither+0x50>)
 8005b40:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005b44:	6193      	str	r3, [r2, #24]

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	2201      	movs	r2, #1
 8005b4a:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	2200      	movs	r2, #0
 8005b52:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 8005b56:	2300      	movs	r3, #0
}
 8005b58:	4618      	mov	r0, r3
 8005b5a:	370c      	adds	r7, #12
 8005b5c:	46bd      	mov	sp, r7
 8005b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b62:	4770      	bx	lr
 8005b64:	40016800 	.word	0x40016800

08005b68 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8005b68:	b480      	push	{r7}
 8005b6a:	b089      	sub	sp, #36	; 0x24
 8005b6c:	af00      	add	r7, sp, #0
 8005b6e:	60f8      	str	r0, [r7, #12]
 8005b70:	60b9      	str	r1, [r7, #8]
 8005b72:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8005b74:	68bb      	ldr	r3, [r7, #8]
 8005b76:	685a      	ldr	r2, [r3, #4]
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	68db      	ldr	r3, [r3, #12]
 8005b7e:	0c1b      	lsrs	r3, r3, #16
 8005b80:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005b84:	4413      	add	r3, r2
 8005b86:	041b      	lsls	r3, r3, #16
 8005b88:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	461a      	mov	r2, r3
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	01db      	lsls	r3, r3, #7
 8005b94:	4413      	add	r3, r2
 8005b96:	3384      	adds	r3, #132	; 0x84
 8005b98:	685b      	ldr	r3, [r3, #4]
 8005b9a:	68fa      	ldr	r2, [r7, #12]
 8005b9c:	6812      	ldr	r2, [r2, #0]
 8005b9e:	4611      	mov	r1, r2
 8005ba0:	687a      	ldr	r2, [r7, #4]
 8005ba2:	01d2      	lsls	r2, r2, #7
 8005ba4:	440a      	add	r2, r1
 8005ba6:	3284      	adds	r2, #132	; 0x84
 8005ba8:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8005bac:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8005bae:	68bb      	ldr	r3, [r7, #8]
 8005bb0:	681a      	ldr	r2, [r3, #0]
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	68db      	ldr	r3, [r3, #12]
 8005bb8:	0c1b      	lsrs	r3, r3, #16
 8005bba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005bbe:	4413      	add	r3, r2
 8005bc0:	1c5a      	adds	r2, r3, #1
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	4619      	mov	r1, r3
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	01db      	lsls	r3, r3, #7
 8005bcc:	440b      	add	r3, r1
 8005bce:	3384      	adds	r3, #132	; 0x84
 8005bd0:	4619      	mov	r1, r3
 8005bd2:	69fb      	ldr	r3, [r7, #28]
 8005bd4:	4313      	orrs	r3, r2
 8005bd6:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8005bd8:	68bb      	ldr	r3, [r7, #8]
 8005bda:	68da      	ldr	r2, [r3, #12]
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	68db      	ldr	r3, [r3, #12]
 8005be2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005be6:	4413      	add	r3, r2
 8005be8:	041b      	lsls	r3, r3, #16
 8005bea:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	461a      	mov	r2, r3
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	01db      	lsls	r3, r3, #7
 8005bf6:	4413      	add	r3, r2
 8005bf8:	3384      	adds	r3, #132	; 0x84
 8005bfa:	689b      	ldr	r3, [r3, #8]
 8005bfc:	68fa      	ldr	r2, [r7, #12]
 8005bfe:	6812      	ldr	r2, [r2, #0]
 8005c00:	4611      	mov	r1, r2
 8005c02:	687a      	ldr	r2, [r7, #4]
 8005c04:	01d2      	lsls	r2, r2, #7
 8005c06:	440a      	add	r2, r1
 8005c08:	3284      	adds	r2, #132	; 0x84
 8005c0a:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8005c0e:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8005c10:	68bb      	ldr	r3, [r7, #8]
 8005c12:	689a      	ldr	r2, [r3, #8]
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	68db      	ldr	r3, [r3, #12]
 8005c1a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005c1e:	4413      	add	r3, r2
 8005c20:	1c5a      	adds	r2, r3, #1
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	4619      	mov	r1, r3
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	01db      	lsls	r3, r3, #7
 8005c2c:	440b      	add	r3, r1
 8005c2e:	3384      	adds	r3, #132	; 0x84
 8005c30:	4619      	mov	r1, r3
 8005c32:	69fb      	ldr	r3, [r7, #28]
 8005c34:	4313      	orrs	r3, r2
 8005c36:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	461a      	mov	r2, r3
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	01db      	lsls	r3, r3, #7
 8005c42:	4413      	add	r3, r2
 8005c44:	3384      	adds	r3, #132	; 0x84
 8005c46:	691b      	ldr	r3, [r3, #16]
 8005c48:	68fa      	ldr	r2, [r7, #12]
 8005c4a:	6812      	ldr	r2, [r2, #0]
 8005c4c:	4611      	mov	r1, r2
 8005c4e:	687a      	ldr	r2, [r7, #4]
 8005c50:	01d2      	lsls	r2, r2, #7
 8005c52:	440a      	add	r2, r1
 8005c54:	3284      	adds	r2, #132	; 0x84
 8005c56:	f023 0307 	bic.w	r3, r3, #7
 8005c5a:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	461a      	mov	r2, r3
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	01db      	lsls	r3, r3, #7
 8005c66:	4413      	add	r3, r2
 8005c68:	3384      	adds	r3, #132	; 0x84
 8005c6a:	461a      	mov	r2, r3
 8005c6c:	68bb      	ldr	r3, [r7, #8]
 8005c6e:	691b      	ldr	r3, [r3, #16]
 8005c70:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8005c72:	68bb      	ldr	r3, [r7, #8]
 8005c74:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8005c78:	021b      	lsls	r3, r3, #8
 8005c7a:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8005c7c:	68bb      	ldr	r3, [r7, #8]
 8005c7e:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8005c82:	041b      	lsls	r3, r3, #16
 8005c84:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 8005c86:	68bb      	ldr	r3, [r7, #8]
 8005c88:	699b      	ldr	r3, [r3, #24]
 8005c8a:	061b      	lsls	r3, r3, #24
 8005c8c:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	461a      	mov	r2, r3
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	01db      	lsls	r3, r3, #7
 8005c98:	4413      	add	r3, r2
 8005c9a:	3384      	adds	r3, #132	; 0x84
 8005c9c:	699b      	ldr	r3, [r3, #24]
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	461a      	mov	r2, r3
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	01db      	lsls	r3, r3, #7
 8005ca8:	4413      	add	r3, r2
 8005caa:	3384      	adds	r3, #132	; 0x84
 8005cac:	461a      	mov	r2, r3
 8005cae:	2300      	movs	r3, #0
 8005cb0:	6193      	str	r3, [r2, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 8005cb2:	68bb      	ldr	r3, [r7, #8]
 8005cb4:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8005cb8:	461a      	mov	r2, r3
 8005cba:	69fb      	ldr	r3, [r7, #28]
 8005cbc:	431a      	orrs	r2, r3
 8005cbe:	69bb      	ldr	r3, [r7, #24]
 8005cc0:	431a      	orrs	r2, r3
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	4619      	mov	r1, r3
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	01db      	lsls	r3, r3, #7
 8005ccc:	440b      	add	r3, r1
 8005cce:	3384      	adds	r3, #132	; 0x84
 8005cd0:	4619      	mov	r1, r3
 8005cd2:	697b      	ldr	r3, [r7, #20]
 8005cd4:	4313      	orrs	r3, r2
 8005cd6:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	461a      	mov	r2, r3
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	01db      	lsls	r3, r3, #7
 8005ce2:	4413      	add	r3, r2
 8005ce4:	3384      	adds	r3, #132	; 0x84
 8005ce6:	695b      	ldr	r3, [r3, #20]
 8005ce8:	68fa      	ldr	r2, [r7, #12]
 8005cea:	6812      	ldr	r2, [r2, #0]
 8005cec:	4611      	mov	r1, r2
 8005cee:	687a      	ldr	r2, [r7, #4]
 8005cf0:	01d2      	lsls	r2, r2, #7
 8005cf2:	440a      	add	r2, r1
 8005cf4:	3284      	adds	r2, #132	; 0x84
 8005cf6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005cfa:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	461a      	mov	r2, r3
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	01db      	lsls	r3, r3, #7
 8005d06:	4413      	add	r3, r2
 8005d08:	3384      	adds	r3, #132	; 0x84
 8005d0a:	461a      	mov	r2, r3
 8005d0c:	68bb      	ldr	r3, [r7, #8]
 8005d0e:	695b      	ldr	r3, [r3, #20]
 8005d10:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	461a      	mov	r2, r3
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	01db      	lsls	r3, r3, #7
 8005d1c:	4413      	add	r3, r2
 8005d1e:	3384      	adds	r3, #132	; 0x84
 8005d20:	69db      	ldr	r3, [r3, #28]
 8005d22:	68fa      	ldr	r2, [r7, #12]
 8005d24:	6812      	ldr	r2, [r2, #0]
 8005d26:	4611      	mov	r1, r2
 8005d28:	687a      	ldr	r2, [r7, #4]
 8005d2a:	01d2      	lsls	r2, r2, #7
 8005d2c:	440a      	add	r2, r1
 8005d2e:	3284      	adds	r2, #132	; 0x84
 8005d30:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8005d34:	f023 0307 	bic.w	r3, r3, #7
 8005d38:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8005d3a:	68bb      	ldr	r3, [r7, #8]
 8005d3c:	69da      	ldr	r2, [r3, #28]
 8005d3e:	68bb      	ldr	r3, [r7, #8]
 8005d40:	6a1b      	ldr	r3, [r3, #32]
 8005d42:	68f9      	ldr	r1, [r7, #12]
 8005d44:	6809      	ldr	r1, [r1, #0]
 8005d46:	4608      	mov	r0, r1
 8005d48:	6879      	ldr	r1, [r7, #4]
 8005d4a:	01c9      	lsls	r1, r1, #7
 8005d4c:	4401      	add	r1, r0
 8005d4e:	3184      	adds	r1, #132	; 0x84
 8005d50:	4313      	orrs	r3, r2
 8005d52:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	461a      	mov	r2, r3
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	01db      	lsls	r3, r3, #7
 8005d5e:	4413      	add	r3, r2
 8005d60:	3384      	adds	r3, #132	; 0x84
 8005d62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	461a      	mov	r2, r3
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	01db      	lsls	r3, r3, #7
 8005d6e:	4413      	add	r3, r2
 8005d70:	3384      	adds	r3, #132	; 0x84
 8005d72:	461a      	mov	r2, r3
 8005d74:	2300      	movs	r3, #0
 8005d76:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	461a      	mov	r2, r3
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	01db      	lsls	r3, r3, #7
 8005d82:	4413      	add	r3, r2
 8005d84:	3384      	adds	r3, #132	; 0x84
 8005d86:	461a      	mov	r2, r3
 8005d88:	68bb      	ldr	r3, [r7, #8]
 8005d8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d8c:	6293      	str	r3, [r2, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8005d8e:	68bb      	ldr	r3, [r7, #8]
 8005d90:	691b      	ldr	r3, [r3, #16]
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d102      	bne.n	8005d9c <LTDC_SetConfig+0x234>
  {
    tmp = 4U;
 8005d96:	2304      	movs	r3, #4
 8005d98:	61fb      	str	r3, [r7, #28]
 8005d9a:	e01b      	b.n	8005dd4 <LTDC_SetConfig+0x26c>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8005d9c:	68bb      	ldr	r3, [r7, #8]
 8005d9e:	691b      	ldr	r3, [r3, #16]
 8005da0:	2b01      	cmp	r3, #1
 8005da2:	d102      	bne.n	8005daa <LTDC_SetConfig+0x242>
  {
    tmp = 3U;
 8005da4:	2303      	movs	r3, #3
 8005da6:	61fb      	str	r3, [r7, #28]
 8005da8:	e014      	b.n	8005dd4 <LTDC_SetConfig+0x26c>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8005daa:	68bb      	ldr	r3, [r7, #8]
 8005dac:	691b      	ldr	r3, [r3, #16]
 8005dae:	2b04      	cmp	r3, #4
 8005db0:	d00b      	beq.n	8005dca <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8005db2:	68bb      	ldr	r3, [r7, #8]
 8005db4:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8005db6:	2b02      	cmp	r3, #2
 8005db8:	d007      	beq.n	8005dca <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8005dba:	68bb      	ldr	r3, [r7, #8]
 8005dbc:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8005dbe:	2b03      	cmp	r3, #3
 8005dc0:	d003      	beq.n	8005dca <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8005dc2:	68bb      	ldr	r3, [r7, #8]
 8005dc4:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8005dc6:	2b07      	cmp	r3, #7
 8005dc8:	d102      	bne.n	8005dd0 <LTDC_SetConfig+0x268>
  {
    tmp = 2U;
 8005dca:	2302      	movs	r3, #2
 8005dcc:	61fb      	str	r3, [r7, #28]
 8005dce:	e001      	b.n	8005dd4 <LTDC_SetConfig+0x26c>
  }
  else
  {
    tmp = 1U;
 8005dd0:	2301      	movs	r3, #1
 8005dd2:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	461a      	mov	r2, r3
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	01db      	lsls	r3, r3, #7
 8005dde:	4413      	add	r3, r2
 8005de0:	3384      	adds	r3, #132	; 0x84
 8005de2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005de4:	68fa      	ldr	r2, [r7, #12]
 8005de6:	6812      	ldr	r2, [r2, #0]
 8005de8:	4611      	mov	r1, r2
 8005dea:	687a      	ldr	r2, [r7, #4]
 8005dec:	01d2      	lsls	r2, r2, #7
 8005dee:	440a      	add	r2, r1
 8005df0:	3284      	adds	r2, #132	; 0x84
 8005df2:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 8005df6:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8005df8:	68bb      	ldr	r3, [r7, #8]
 8005dfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005dfc:	69fa      	ldr	r2, [r7, #28]
 8005dfe:	fb02 f303 	mul.w	r3, r2, r3
 8005e02:	041a      	lsls	r2, r3, #16
 8005e04:	68bb      	ldr	r3, [r7, #8]
 8005e06:	6859      	ldr	r1, [r3, #4]
 8005e08:	68bb      	ldr	r3, [r7, #8]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	1acb      	subs	r3, r1, r3
 8005e0e:	69f9      	ldr	r1, [r7, #28]
 8005e10:	fb01 f303 	mul.w	r3, r1, r3
 8005e14:	3303      	adds	r3, #3
 8005e16:	68f9      	ldr	r1, [r7, #12]
 8005e18:	6809      	ldr	r1, [r1, #0]
 8005e1a:	4608      	mov	r0, r1
 8005e1c:	6879      	ldr	r1, [r7, #4]
 8005e1e:	01c9      	lsls	r1, r1, #7
 8005e20:	4401      	add	r1, r0
 8005e22:	3184      	adds	r1, #132	; 0x84
 8005e24:	4313      	orrs	r3, r2
 8005e26:	62cb      	str	r3, [r1, #44]	; 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	461a      	mov	r2, r3
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	01db      	lsls	r3, r3, #7
 8005e32:	4413      	add	r3, r2
 8005e34:	3384      	adds	r3, #132	; 0x84
 8005e36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e38:	68fa      	ldr	r2, [r7, #12]
 8005e3a:	6812      	ldr	r2, [r2, #0]
 8005e3c:	4611      	mov	r1, r2
 8005e3e:	687a      	ldr	r2, [r7, #4]
 8005e40:	01d2      	lsls	r2, r2, #7
 8005e42:	440a      	add	r2, r1
 8005e44:	3284      	adds	r2, #132	; 0x84
 8005e46:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8005e4a:	f023 0307 	bic.w	r3, r3, #7
 8005e4e:	6313      	str	r3, [r2, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	461a      	mov	r2, r3
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	01db      	lsls	r3, r3, #7
 8005e5a:	4413      	add	r3, r2
 8005e5c:	3384      	adds	r3, #132	; 0x84
 8005e5e:	461a      	mov	r2, r3
 8005e60:	68bb      	ldr	r3, [r7, #8]
 8005e62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e64:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	461a      	mov	r2, r3
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	01db      	lsls	r3, r3, #7
 8005e70:	4413      	add	r3, r2
 8005e72:	3384      	adds	r3, #132	; 0x84
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	68fa      	ldr	r2, [r7, #12]
 8005e78:	6812      	ldr	r2, [r2, #0]
 8005e7a:	4611      	mov	r1, r2
 8005e7c:	687a      	ldr	r2, [r7, #4]
 8005e7e:	01d2      	lsls	r2, r2, #7
 8005e80:	440a      	add	r2, r1
 8005e82:	3284      	adds	r2, #132	; 0x84
 8005e84:	f043 0301 	orr.w	r3, r3, #1
 8005e88:	6013      	str	r3, [r2, #0]
}
 8005e8a:	bf00      	nop
 8005e8c:	3724      	adds	r7, #36	; 0x24
 8005e8e:	46bd      	mov	sp, r7
 8005e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e94:	4770      	bx	lr
	...

08005e98 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005e98:	b580      	push	{r7, lr}
 8005e9a:	b086      	sub	sp, #24
 8005e9c:	af00      	add	r7, sp, #0
 8005e9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d101      	bne.n	8005eaa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005ea6:	2301      	movs	r3, #1
 8005ea8:	e25e      	b.n	8006368 <HAL_RCC_OscConfig+0x4d0>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	f003 0301 	and.w	r3, r3, #1
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d075      	beq.n	8005fa2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005eb6:	4b88      	ldr	r3, [pc, #544]	; (80060d8 <HAL_RCC_OscConfig+0x240>)
 8005eb8:	689b      	ldr	r3, [r3, #8]
 8005eba:	f003 030c 	and.w	r3, r3, #12
 8005ebe:	2b04      	cmp	r3, #4
 8005ec0:	d00c      	beq.n	8005edc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005ec2:	4b85      	ldr	r3, [pc, #532]	; (80060d8 <HAL_RCC_OscConfig+0x240>)
 8005ec4:	689b      	ldr	r3, [r3, #8]
 8005ec6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005eca:	2b08      	cmp	r3, #8
 8005ecc:	d112      	bne.n	8005ef4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005ece:	4b82      	ldr	r3, [pc, #520]	; (80060d8 <HAL_RCC_OscConfig+0x240>)
 8005ed0:	685b      	ldr	r3, [r3, #4]
 8005ed2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005ed6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005eda:	d10b      	bne.n	8005ef4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005edc:	4b7e      	ldr	r3, [pc, #504]	; (80060d8 <HAL_RCC_OscConfig+0x240>)
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d05b      	beq.n	8005fa0 <HAL_RCC_OscConfig+0x108>
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	685b      	ldr	r3, [r3, #4]
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d157      	bne.n	8005fa0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005ef0:	2301      	movs	r3, #1
 8005ef2:	e239      	b.n	8006368 <HAL_RCC_OscConfig+0x4d0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	685b      	ldr	r3, [r3, #4]
 8005ef8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005efc:	d106      	bne.n	8005f0c <HAL_RCC_OscConfig+0x74>
 8005efe:	4b76      	ldr	r3, [pc, #472]	; (80060d8 <HAL_RCC_OscConfig+0x240>)
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	4a75      	ldr	r2, [pc, #468]	; (80060d8 <HAL_RCC_OscConfig+0x240>)
 8005f04:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005f08:	6013      	str	r3, [r2, #0]
 8005f0a:	e01d      	b.n	8005f48 <HAL_RCC_OscConfig+0xb0>
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	685b      	ldr	r3, [r3, #4]
 8005f10:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005f14:	d10c      	bne.n	8005f30 <HAL_RCC_OscConfig+0x98>
 8005f16:	4b70      	ldr	r3, [pc, #448]	; (80060d8 <HAL_RCC_OscConfig+0x240>)
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	4a6f      	ldr	r2, [pc, #444]	; (80060d8 <HAL_RCC_OscConfig+0x240>)
 8005f1c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005f20:	6013      	str	r3, [r2, #0]
 8005f22:	4b6d      	ldr	r3, [pc, #436]	; (80060d8 <HAL_RCC_OscConfig+0x240>)
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	4a6c      	ldr	r2, [pc, #432]	; (80060d8 <HAL_RCC_OscConfig+0x240>)
 8005f28:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005f2c:	6013      	str	r3, [r2, #0]
 8005f2e:	e00b      	b.n	8005f48 <HAL_RCC_OscConfig+0xb0>
 8005f30:	4b69      	ldr	r3, [pc, #420]	; (80060d8 <HAL_RCC_OscConfig+0x240>)
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	4a68      	ldr	r2, [pc, #416]	; (80060d8 <HAL_RCC_OscConfig+0x240>)
 8005f36:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005f3a:	6013      	str	r3, [r2, #0]
 8005f3c:	4b66      	ldr	r3, [pc, #408]	; (80060d8 <HAL_RCC_OscConfig+0x240>)
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	4a65      	ldr	r2, [pc, #404]	; (80060d8 <HAL_RCC_OscConfig+0x240>)
 8005f42:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005f46:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	685b      	ldr	r3, [r3, #4]
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d013      	beq.n	8005f78 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005f50:	f7fd fd2c 	bl	80039ac <HAL_GetTick>
 8005f54:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005f56:	e008      	b.n	8005f6a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005f58:	f7fd fd28 	bl	80039ac <HAL_GetTick>
 8005f5c:	4602      	mov	r2, r0
 8005f5e:	693b      	ldr	r3, [r7, #16]
 8005f60:	1ad3      	subs	r3, r2, r3
 8005f62:	2b64      	cmp	r3, #100	; 0x64
 8005f64:	d901      	bls.n	8005f6a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005f66:	2303      	movs	r3, #3
 8005f68:	e1fe      	b.n	8006368 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005f6a:	4b5b      	ldr	r3, [pc, #364]	; (80060d8 <HAL_RCC_OscConfig+0x240>)
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d0f0      	beq.n	8005f58 <HAL_RCC_OscConfig+0xc0>
 8005f76:	e014      	b.n	8005fa2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005f78:	f7fd fd18 	bl	80039ac <HAL_GetTick>
 8005f7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005f7e:	e008      	b.n	8005f92 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005f80:	f7fd fd14 	bl	80039ac <HAL_GetTick>
 8005f84:	4602      	mov	r2, r0
 8005f86:	693b      	ldr	r3, [r7, #16]
 8005f88:	1ad3      	subs	r3, r2, r3
 8005f8a:	2b64      	cmp	r3, #100	; 0x64
 8005f8c:	d901      	bls.n	8005f92 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005f8e:	2303      	movs	r3, #3
 8005f90:	e1ea      	b.n	8006368 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005f92:	4b51      	ldr	r3, [pc, #324]	; (80060d8 <HAL_RCC_OscConfig+0x240>)
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d1f0      	bne.n	8005f80 <HAL_RCC_OscConfig+0xe8>
 8005f9e:	e000      	b.n	8005fa2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005fa0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	f003 0302 	and.w	r3, r3, #2
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d063      	beq.n	8006076 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005fae:	4b4a      	ldr	r3, [pc, #296]	; (80060d8 <HAL_RCC_OscConfig+0x240>)
 8005fb0:	689b      	ldr	r3, [r3, #8]
 8005fb2:	f003 030c 	and.w	r3, r3, #12
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d00b      	beq.n	8005fd2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005fba:	4b47      	ldr	r3, [pc, #284]	; (80060d8 <HAL_RCC_OscConfig+0x240>)
 8005fbc:	689b      	ldr	r3, [r3, #8]
 8005fbe:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005fc2:	2b08      	cmp	r3, #8
 8005fc4:	d11c      	bne.n	8006000 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005fc6:	4b44      	ldr	r3, [pc, #272]	; (80060d8 <HAL_RCC_OscConfig+0x240>)
 8005fc8:	685b      	ldr	r3, [r3, #4]
 8005fca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d116      	bne.n	8006000 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005fd2:	4b41      	ldr	r3, [pc, #260]	; (80060d8 <HAL_RCC_OscConfig+0x240>)
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	f003 0302 	and.w	r3, r3, #2
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d005      	beq.n	8005fea <HAL_RCC_OscConfig+0x152>
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	68db      	ldr	r3, [r3, #12]
 8005fe2:	2b01      	cmp	r3, #1
 8005fe4:	d001      	beq.n	8005fea <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005fe6:	2301      	movs	r3, #1
 8005fe8:	e1be      	b.n	8006368 <HAL_RCC_OscConfig+0x4d0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005fea:	4b3b      	ldr	r3, [pc, #236]	; (80060d8 <HAL_RCC_OscConfig+0x240>)
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	691b      	ldr	r3, [r3, #16]
 8005ff6:	00db      	lsls	r3, r3, #3
 8005ff8:	4937      	ldr	r1, [pc, #220]	; (80060d8 <HAL_RCC_OscConfig+0x240>)
 8005ffa:	4313      	orrs	r3, r2
 8005ffc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005ffe:	e03a      	b.n	8006076 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	68db      	ldr	r3, [r3, #12]
 8006004:	2b00      	cmp	r3, #0
 8006006:	d020      	beq.n	800604a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006008:	4b34      	ldr	r3, [pc, #208]	; (80060dc <HAL_RCC_OscConfig+0x244>)
 800600a:	2201      	movs	r2, #1
 800600c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800600e:	f7fd fccd 	bl	80039ac <HAL_GetTick>
 8006012:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006014:	e008      	b.n	8006028 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006016:	f7fd fcc9 	bl	80039ac <HAL_GetTick>
 800601a:	4602      	mov	r2, r0
 800601c:	693b      	ldr	r3, [r7, #16]
 800601e:	1ad3      	subs	r3, r2, r3
 8006020:	2b02      	cmp	r3, #2
 8006022:	d901      	bls.n	8006028 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006024:	2303      	movs	r3, #3
 8006026:	e19f      	b.n	8006368 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006028:	4b2b      	ldr	r3, [pc, #172]	; (80060d8 <HAL_RCC_OscConfig+0x240>)
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	f003 0302 	and.w	r3, r3, #2
 8006030:	2b00      	cmp	r3, #0
 8006032:	d0f0      	beq.n	8006016 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006034:	4b28      	ldr	r3, [pc, #160]	; (80060d8 <HAL_RCC_OscConfig+0x240>)
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	691b      	ldr	r3, [r3, #16]
 8006040:	00db      	lsls	r3, r3, #3
 8006042:	4925      	ldr	r1, [pc, #148]	; (80060d8 <HAL_RCC_OscConfig+0x240>)
 8006044:	4313      	orrs	r3, r2
 8006046:	600b      	str	r3, [r1, #0]
 8006048:	e015      	b.n	8006076 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800604a:	4b24      	ldr	r3, [pc, #144]	; (80060dc <HAL_RCC_OscConfig+0x244>)
 800604c:	2200      	movs	r2, #0
 800604e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006050:	f7fd fcac 	bl	80039ac <HAL_GetTick>
 8006054:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006056:	e008      	b.n	800606a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006058:	f7fd fca8 	bl	80039ac <HAL_GetTick>
 800605c:	4602      	mov	r2, r0
 800605e:	693b      	ldr	r3, [r7, #16]
 8006060:	1ad3      	subs	r3, r2, r3
 8006062:	2b02      	cmp	r3, #2
 8006064:	d901      	bls.n	800606a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006066:	2303      	movs	r3, #3
 8006068:	e17e      	b.n	8006368 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800606a:	4b1b      	ldr	r3, [pc, #108]	; (80060d8 <HAL_RCC_OscConfig+0x240>)
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	f003 0302 	and.w	r3, r3, #2
 8006072:	2b00      	cmp	r3, #0
 8006074:	d1f0      	bne.n	8006058 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	f003 0308 	and.w	r3, r3, #8
 800607e:	2b00      	cmp	r3, #0
 8006080:	d036      	beq.n	80060f0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	695b      	ldr	r3, [r3, #20]
 8006086:	2b00      	cmp	r3, #0
 8006088:	d016      	beq.n	80060b8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800608a:	4b15      	ldr	r3, [pc, #84]	; (80060e0 <HAL_RCC_OscConfig+0x248>)
 800608c:	2201      	movs	r2, #1
 800608e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006090:	f7fd fc8c 	bl	80039ac <HAL_GetTick>
 8006094:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006096:	e008      	b.n	80060aa <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006098:	f7fd fc88 	bl	80039ac <HAL_GetTick>
 800609c:	4602      	mov	r2, r0
 800609e:	693b      	ldr	r3, [r7, #16]
 80060a0:	1ad3      	subs	r3, r2, r3
 80060a2:	2b02      	cmp	r3, #2
 80060a4:	d901      	bls.n	80060aa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80060a6:	2303      	movs	r3, #3
 80060a8:	e15e      	b.n	8006368 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80060aa:	4b0b      	ldr	r3, [pc, #44]	; (80060d8 <HAL_RCC_OscConfig+0x240>)
 80060ac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80060ae:	f003 0302 	and.w	r3, r3, #2
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d0f0      	beq.n	8006098 <HAL_RCC_OscConfig+0x200>
 80060b6:	e01b      	b.n	80060f0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80060b8:	4b09      	ldr	r3, [pc, #36]	; (80060e0 <HAL_RCC_OscConfig+0x248>)
 80060ba:	2200      	movs	r2, #0
 80060bc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80060be:	f7fd fc75 	bl	80039ac <HAL_GetTick>
 80060c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80060c4:	e00e      	b.n	80060e4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80060c6:	f7fd fc71 	bl	80039ac <HAL_GetTick>
 80060ca:	4602      	mov	r2, r0
 80060cc:	693b      	ldr	r3, [r7, #16]
 80060ce:	1ad3      	subs	r3, r2, r3
 80060d0:	2b02      	cmp	r3, #2
 80060d2:	d907      	bls.n	80060e4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80060d4:	2303      	movs	r3, #3
 80060d6:	e147      	b.n	8006368 <HAL_RCC_OscConfig+0x4d0>
 80060d8:	40023800 	.word	0x40023800
 80060dc:	42470000 	.word	0x42470000
 80060e0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80060e4:	4b88      	ldr	r3, [pc, #544]	; (8006308 <HAL_RCC_OscConfig+0x470>)
 80060e6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80060e8:	f003 0302 	and.w	r3, r3, #2
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d1ea      	bne.n	80060c6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	f003 0304 	and.w	r3, r3, #4
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	f000 8097 	beq.w	800622c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80060fe:	2300      	movs	r3, #0
 8006100:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006102:	4b81      	ldr	r3, [pc, #516]	; (8006308 <HAL_RCC_OscConfig+0x470>)
 8006104:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006106:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800610a:	2b00      	cmp	r3, #0
 800610c:	d10f      	bne.n	800612e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800610e:	2300      	movs	r3, #0
 8006110:	60bb      	str	r3, [r7, #8]
 8006112:	4b7d      	ldr	r3, [pc, #500]	; (8006308 <HAL_RCC_OscConfig+0x470>)
 8006114:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006116:	4a7c      	ldr	r2, [pc, #496]	; (8006308 <HAL_RCC_OscConfig+0x470>)
 8006118:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800611c:	6413      	str	r3, [r2, #64]	; 0x40
 800611e:	4b7a      	ldr	r3, [pc, #488]	; (8006308 <HAL_RCC_OscConfig+0x470>)
 8006120:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006122:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006126:	60bb      	str	r3, [r7, #8]
 8006128:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800612a:	2301      	movs	r3, #1
 800612c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800612e:	4b77      	ldr	r3, [pc, #476]	; (800630c <HAL_RCC_OscConfig+0x474>)
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006136:	2b00      	cmp	r3, #0
 8006138:	d118      	bne.n	800616c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800613a:	4b74      	ldr	r3, [pc, #464]	; (800630c <HAL_RCC_OscConfig+0x474>)
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	4a73      	ldr	r2, [pc, #460]	; (800630c <HAL_RCC_OscConfig+0x474>)
 8006140:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006144:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006146:	f7fd fc31 	bl	80039ac <HAL_GetTick>
 800614a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800614c:	e008      	b.n	8006160 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800614e:	f7fd fc2d 	bl	80039ac <HAL_GetTick>
 8006152:	4602      	mov	r2, r0
 8006154:	693b      	ldr	r3, [r7, #16]
 8006156:	1ad3      	subs	r3, r2, r3
 8006158:	2b02      	cmp	r3, #2
 800615a:	d901      	bls.n	8006160 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800615c:	2303      	movs	r3, #3
 800615e:	e103      	b.n	8006368 <HAL_RCC_OscConfig+0x4d0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006160:	4b6a      	ldr	r3, [pc, #424]	; (800630c <HAL_RCC_OscConfig+0x474>)
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006168:	2b00      	cmp	r3, #0
 800616a:	d0f0      	beq.n	800614e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	689b      	ldr	r3, [r3, #8]
 8006170:	2b01      	cmp	r3, #1
 8006172:	d106      	bne.n	8006182 <HAL_RCC_OscConfig+0x2ea>
 8006174:	4b64      	ldr	r3, [pc, #400]	; (8006308 <HAL_RCC_OscConfig+0x470>)
 8006176:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006178:	4a63      	ldr	r2, [pc, #396]	; (8006308 <HAL_RCC_OscConfig+0x470>)
 800617a:	f043 0301 	orr.w	r3, r3, #1
 800617e:	6713      	str	r3, [r2, #112]	; 0x70
 8006180:	e01c      	b.n	80061bc <HAL_RCC_OscConfig+0x324>
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	689b      	ldr	r3, [r3, #8]
 8006186:	2b05      	cmp	r3, #5
 8006188:	d10c      	bne.n	80061a4 <HAL_RCC_OscConfig+0x30c>
 800618a:	4b5f      	ldr	r3, [pc, #380]	; (8006308 <HAL_RCC_OscConfig+0x470>)
 800618c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800618e:	4a5e      	ldr	r2, [pc, #376]	; (8006308 <HAL_RCC_OscConfig+0x470>)
 8006190:	f043 0304 	orr.w	r3, r3, #4
 8006194:	6713      	str	r3, [r2, #112]	; 0x70
 8006196:	4b5c      	ldr	r3, [pc, #368]	; (8006308 <HAL_RCC_OscConfig+0x470>)
 8006198:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800619a:	4a5b      	ldr	r2, [pc, #364]	; (8006308 <HAL_RCC_OscConfig+0x470>)
 800619c:	f043 0301 	orr.w	r3, r3, #1
 80061a0:	6713      	str	r3, [r2, #112]	; 0x70
 80061a2:	e00b      	b.n	80061bc <HAL_RCC_OscConfig+0x324>
 80061a4:	4b58      	ldr	r3, [pc, #352]	; (8006308 <HAL_RCC_OscConfig+0x470>)
 80061a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80061a8:	4a57      	ldr	r2, [pc, #348]	; (8006308 <HAL_RCC_OscConfig+0x470>)
 80061aa:	f023 0301 	bic.w	r3, r3, #1
 80061ae:	6713      	str	r3, [r2, #112]	; 0x70
 80061b0:	4b55      	ldr	r3, [pc, #340]	; (8006308 <HAL_RCC_OscConfig+0x470>)
 80061b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80061b4:	4a54      	ldr	r2, [pc, #336]	; (8006308 <HAL_RCC_OscConfig+0x470>)
 80061b6:	f023 0304 	bic.w	r3, r3, #4
 80061ba:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	689b      	ldr	r3, [r3, #8]
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d015      	beq.n	80061f0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80061c4:	f7fd fbf2 	bl	80039ac <HAL_GetTick>
 80061c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80061ca:	e00a      	b.n	80061e2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80061cc:	f7fd fbee 	bl	80039ac <HAL_GetTick>
 80061d0:	4602      	mov	r2, r0
 80061d2:	693b      	ldr	r3, [r7, #16]
 80061d4:	1ad3      	subs	r3, r2, r3
 80061d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80061da:	4293      	cmp	r3, r2
 80061dc:	d901      	bls.n	80061e2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80061de:	2303      	movs	r3, #3
 80061e0:	e0c2      	b.n	8006368 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80061e2:	4b49      	ldr	r3, [pc, #292]	; (8006308 <HAL_RCC_OscConfig+0x470>)
 80061e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80061e6:	f003 0302 	and.w	r3, r3, #2
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d0ee      	beq.n	80061cc <HAL_RCC_OscConfig+0x334>
 80061ee:	e014      	b.n	800621a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80061f0:	f7fd fbdc 	bl	80039ac <HAL_GetTick>
 80061f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80061f6:	e00a      	b.n	800620e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80061f8:	f7fd fbd8 	bl	80039ac <HAL_GetTick>
 80061fc:	4602      	mov	r2, r0
 80061fe:	693b      	ldr	r3, [r7, #16]
 8006200:	1ad3      	subs	r3, r2, r3
 8006202:	f241 3288 	movw	r2, #5000	; 0x1388
 8006206:	4293      	cmp	r3, r2
 8006208:	d901      	bls.n	800620e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800620a:	2303      	movs	r3, #3
 800620c:	e0ac      	b.n	8006368 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800620e:	4b3e      	ldr	r3, [pc, #248]	; (8006308 <HAL_RCC_OscConfig+0x470>)
 8006210:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006212:	f003 0302 	and.w	r3, r3, #2
 8006216:	2b00      	cmp	r3, #0
 8006218:	d1ee      	bne.n	80061f8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800621a:	7dfb      	ldrb	r3, [r7, #23]
 800621c:	2b01      	cmp	r3, #1
 800621e:	d105      	bne.n	800622c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006220:	4b39      	ldr	r3, [pc, #228]	; (8006308 <HAL_RCC_OscConfig+0x470>)
 8006222:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006224:	4a38      	ldr	r2, [pc, #224]	; (8006308 <HAL_RCC_OscConfig+0x470>)
 8006226:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800622a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	699b      	ldr	r3, [r3, #24]
 8006230:	2b00      	cmp	r3, #0
 8006232:	f000 8098 	beq.w	8006366 <HAL_RCC_OscConfig+0x4ce>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006236:	4b34      	ldr	r3, [pc, #208]	; (8006308 <HAL_RCC_OscConfig+0x470>)
 8006238:	689b      	ldr	r3, [r3, #8]
 800623a:	f003 030c 	and.w	r3, r3, #12
 800623e:	2b08      	cmp	r3, #8
 8006240:	d05c      	beq.n	80062fc <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	699b      	ldr	r3, [r3, #24]
 8006246:	2b02      	cmp	r3, #2
 8006248:	d141      	bne.n	80062ce <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800624a:	4b31      	ldr	r3, [pc, #196]	; (8006310 <HAL_RCC_OscConfig+0x478>)
 800624c:	2200      	movs	r2, #0
 800624e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006250:	f7fd fbac 	bl	80039ac <HAL_GetTick>
 8006254:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006256:	e008      	b.n	800626a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006258:	f7fd fba8 	bl	80039ac <HAL_GetTick>
 800625c:	4602      	mov	r2, r0
 800625e:	693b      	ldr	r3, [r7, #16]
 8006260:	1ad3      	subs	r3, r2, r3
 8006262:	2b02      	cmp	r3, #2
 8006264:	d901      	bls.n	800626a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006266:	2303      	movs	r3, #3
 8006268:	e07e      	b.n	8006368 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800626a:	4b27      	ldr	r3, [pc, #156]	; (8006308 <HAL_RCC_OscConfig+0x470>)
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006272:	2b00      	cmp	r3, #0
 8006274:	d1f0      	bne.n	8006258 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	69da      	ldr	r2, [r3, #28]
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	6a1b      	ldr	r3, [r3, #32]
 800627e:	431a      	orrs	r2, r3
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006284:	019b      	lsls	r3, r3, #6
 8006286:	431a      	orrs	r2, r3
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800628c:	085b      	lsrs	r3, r3, #1
 800628e:	3b01      	subs	r3, #1
 8006290:	041b      	lsls	r3, r3, #16
 8006292:	431a      	orrs	r2, r3
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006298:	061b      	lsls	r3, r3, #24
 800629a:	491b      	ldr	r1, [pc, #108]	; (8006308 <HAL_RCC_OscConfig+0x470>)
 800629c:	4313      	orrs	r3, r2
 800629e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80062a0:	4b1b      	ldr	r3, [pc, #108]	; (8006310 <HAL_RCC_OscConfig+0x478>)
 80062a2:	2201      	movs	r2, #1
 80062a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80062a6:	f7fd fb81 	bl	80039ac <HAL_GetTick>
 80062aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80062ac:	e008      	b.n	80062c0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80062ae:	f7fd fb7d 	bl	80039ac <HAL_GetTick>
 80062b2:	4602      	mov	r2, r0
 80062b4:	693b      	ldr	r3, [r7, #16]
 80062b6:	1ad3      	subs	r3, r2, r3
 80062b8:	2b02      	cmp	r3, #2
 80062ba:	d901      	bls.n	80062c0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80062bc:	2303      	movs	r3, #3
 80062be:	e053      	b.n	8006368 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80062c0:	4b11      	ldr	r3, [pc, #68]	; (8006308 <HAL_RCC_OscConfig+0x470>)
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d0f0      	beq.n	80062ae <HAL_RCC_OscConfig+0x416>
 80062cc:	e04b      	b.n	8006366 <HAL_RCC_OscConfig+0x4ce>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80062ce:	4b10      	ldr	r3, [pc, #64]	; (8006310 <HAL_RCC_OscConfig+0x478>)
 80062d0:	2200      	movs	r2, #0
 80062d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80062d4:	f7fd fb6a 	bl	80039ac <HAL_GetTick>
 80062d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80062da:	e008      	b.n	80062ee <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80062dc:	f7fd fb66 	bl	80039ac <HAL_GetTick>
 80062e0:	4602      	mov	r2, r0
 80062e2:	693b      	ldr	r3, [r7, #16]
 80062e4:	1ad3      	subs	r3, r2, r3
 80062e6:	2b02      	cmp	r3, #2
 80062e8:	d901      	bls.n	80062ee <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80062ea:	2303      	movs	r3, #3
 80062ec:	e03c      	b.n	8006368 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80062ee:	4b06      	ldr	r3, [pc, #24]	; (8006308 <HAL_RCC_OscConfig+0x470>)
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d1f0      	bne.n	80062dc <HAL_RCC_OscConfig+0x444>
 80062fa:	e034      	b.n	8006366 <HAL_RCC_OscConfig+0x4ce>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	699b      	ldr	r3, [r3, #24]
 8006300:	2b01      	cmp	r3, #1
 8006302:	d107      	bne.n	8006314 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006304:	2301      	movs	r3, #1
 8006306:	e02f      	b.n	8006368 <HAL_RCC_OscConfig+0x4d0>
 8006308:	40023800 	.word	0x40023800
 800630c:	40007000 	.word	0x40007000
 8006310:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006314:	4b16      	ldr	r3, [pc, #88]	; (8006370 <HAL_RCC_OscConfig+0x4d8>)
 8006316:	685b      	ldr	r3, [r3, #4]
 8006318:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	69db      	ldr	r3, [r3, #28]
 8006324:	429a      	cmp	r2, r3
 8006326:	d11c      	bne.n	8006362 <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006332:	429a      	cmp	r2, r3
 8006334:	d115      	bne.n	8006362 <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8006336:	68fa      	ldr	r2, [r7, #12]
 8006338:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800633c:	4013      	ands	r3, r2
 800633e:	687a      	ldr	r2, [r7, #4]
 8006340:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006342:	4293      	cmp	r3, r2
 8006344:	d10d      	bne.n	8006362 <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8006350:	429a      	cmp	r2, r3
 8006352:	d106      	bne.n	8006362 <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800635e:	429a      	cmp	r2, r3
 8006360:	d001      	beq.n	8006366 <HAL_RCC_OscConfig+0x4ce>
        {
          return HAL_ERROR;
 8006362:	2301      	movs	r3, #1
 8006364:	e000      	b.n	8006368 <HAL_RCC_OscConfig+0x4d0>
        }
      }
    }
  }
  return HAL_OK;
 8006366:	2300      	movs	r3, #0
}
 8006368:	4618      	mov	r0, r3
 800636a:	3718      	adds	r7, #24
 800636c:	46bd      	mov	sp, r7
 800636e:	bd80      	pop	{r7, pc}
 8006370:	40023800 	.word	0x40023800

08006374 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006374:	b580      	push	{r7, lr}
 8006376:	b084      	sub	sp, #16
 8006378:	af00      	add	r7, sp, #0
 800637a:	6078      	str	r0, [r7, #4]
 800637c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	2b00      	cmp	r3, #0
 8006382:	d101      	bne.n	8006388 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006384:	2301      	movs	r3, #1
 8006386:	e0cc      	b.n	8006522 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006388:	4b68      	ldr	r3, [pc, #416]	; (800652c <HAL_RCC_ClockConfig+0x1b8>)
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	f003 030f 	and.w	r3, r3, #15
 8006390:	683a      	ldr	r2, [r7, #0]
 8006392:	429a      	cmp	r2, r3
 8006394:	d90c      	bls.n	80063b0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006396:	4b65      	ldr	r3, [pc, #404]	; (800652c <HAL_RCC_ClockConfig+0x1b8>)
 8006398:	683a      	ldr	r2, [r7, #0]
 800639a:	b2d2      	uxtb	r2, r2
 800639c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800639e:	4b63      	ldr	r3, [pc, #396]	; (800652c <HAL_RCC_ClockConfig+0x1b8>)
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	f003 030f 	and.w	r3, r3, #15
 80063a6:	683a      	ldr	r2, [r7, #0]
 80063a8:	429a      	cmp	r2, r3
 80063aa:	d001      	beq.n	80063b0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80063ac:	2301      	movs	r3, #1
 80063ae:	e0b8      	b.n	8006522 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	f003 0302 	and.w	r3, r3, #2
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d020      	beq.n	80063fe <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	f003 0304 	and.w	r3, r3, #4
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d005      	beq.n	80063d4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80063c8:	4b59      	ldr	r3, [pc, #356]	; (8006530 <HAL_RCC_ClockConfig+0x1bc>)
 80063ca:	689b      	ldr	r3, [r3, #8]
 80063cc:	4a58      	ldr	r2, [pc, #352]	; (8006530 <HAL_RCC_ClockConfig+0x1bc>)
 80063ce:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80063d2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	f003 0308 	and.w	r3, r3, #8
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d005      	beq.n	80063ec <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80063e0:	4b53      	ldr	r3, [pc, #332]	; (8006530 <HAL_RCC_ClockConfig+0x1bc>)
 80063e2:	689b      	ldr	r3, [r3, #8]
 80063e4:	4a52      	ldr	r2, [pc, #328]	; (8006530 <HAL_RCC_ClockConfig+0x1bc>)
 80063e6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80063ea:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80063ec:	4b50      	ldr	r3, [pc, #320]	; (8006530 <HAL_RCC_ClockConfig+0x1bc>)
 80063ee:	689b      	ldr	r3, [r3, #8]
 80063f0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	689b      	ldr	r3, [r3, #8]
 80063f8:	494d      	ldr	r1, [pc, #308]	; (8006530 <HAL_RCC_ClockConfig+0x1bc>)
 80063fa:	4313      	orrs	r3, r2
 80063fc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	f003 0301 	and.w	r3, r3, #1
 8006406:	2b00      	cmp	r3, #0
 8006408:	d044      	beq.n	8006494 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	685b      	ldr	r3, [r3, #4]
 800640e:	2b01      	cmp	r3, #1
 8006410:	d107      	bne.n	8006422 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006412:	4b47      	ldr	r3, [pc, #284]	; (8006530 <HAL_RCC_ClockConfig+0x1bc>)
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800641a:	2b00      	cmp	r3, #0
 800641c:	d119      	bne.n	8006452 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800641e:	2301      	movs	r3, #1
 8006420:	e07f      	b.n	8006522 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	685b      	ldr	r3, [r3, #4]
 8006426:	2b02      	cmp	r3, #2
 8006428:	d003      	beq.n	8006432 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800642e:	2b03      	cmp	r3, #3
 8006430:	d107      	bne.n	8006442 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006432:	4b3f      	ldr	r3, [pc, #252]	; (8006530 <HAL_RCC_ClockConfig+0x1bc>)
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800643a:	2b00      	cmp	r3, #0
 800643c:	d109      	bne.n	8006452 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800643e:	2301      	movs	r3, #1
 8006440:	e06f      	b.n	8006522 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006442:	4b3b      	ldr	r3, [pc, #236]	; (8006530 <HAL_RCC_ClockConfig+0x1bc>)
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	f003 0302 	and.w	r3, r3, #2
 800644a:	2b00      	cmp	r3, #0
 800644c:	d101      	bne.n	8006452 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800644e:	2301      	movs	r3, #1
 8006450:	e067      	b.n	8006522 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006452:	4b37      	ldr	r3, [pc, #220]	; (8006530 <HAL_RCC_ClockConfig+0x1bc>)
 8006454:	689b      	ldr	r3, [r3, #8]
 8006456:	f023 0203 	bic.w	r2, r3, #3
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	685b      	ldr	r3, [r3, #4]
 800645e:	4934      	ldr	r1, [pc, #208]	; (8006530 <HAL_RCC_ClockConfig+0x1bc>)
 8006460:	4313      	orrs	r3, r2
 8006462:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006464:	f7fd faa2 	bl	80039ac <HAL_GetTick>
 8006468:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800646a:	e00a      	b.n	8006482 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800646c:	f7fd fa9e 	bl	80039ac <HAL_GetTick>
 8006470:	4602      	mov	r2, r0
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	1ad3      	subs	r3, r2, r3
 8006476:	f241 3288 	movw	r2, #5000	; 0x1388
 800647a:	4293      	cmp	r3, r2
 800647c:	d901      	bls.n	8006482 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800647e:	2303      	movs	r3, #3
 8006480:	e04f      	b.n	8006522 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006482:	4b2b      	ldr	r3, [pc, #172]	; (8006530 <HAL_RCC_ClockConfig+0x1bc>)
 8006484:	689b      	ldr	r3, [r3, #8]
 8006486:	f003 020c 	and.w	r2, r3, #12
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	685b      	ldr	r3, [r3, #4]
 800648e:	009b      	lsls	r3, r3, #2
 8006490:	429a      	cmp	r2, r3
 8006492:	d1eb      	bne.n	800646c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006494:	4b25      	ldr	r3, [pc, #148]	; (800652c <HAL_RCC_ClockConfig+0x1b8>)
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	f003 030f 	and.w	r3, r3, #15
 800649c:	683a      	ldr	r2, [r7, #0]
 800649e:	429a      	cmp	r2, r3
 80064a0:	d20c      	bcs.n	80064bc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80064a2:	4b22      	ldr	r3, [pc, #136]	; (800652c <HAL_RCC_ClockConfig+0x1b8>)
 80064a4:	683a      	ldr	r2, [r7, #0]
 80064a6:	b2d2      	uxtb	r2, r2
 80064a8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80064aa:	4b20      	ldr	r3, [pc, #128]	; (800652c <HAL_RCC_ClockConfig+0x1b8>)
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	f003 030f 	and.w	r3, r3, #15
 80064b2:	683a      	ldr	r2, [r7, #0]
 80064b4:	429a      	cmp	r2, r3
 80064b6:	d001      	beq.n	80064bc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80064b8:	2301      	movs	r3, #1
 80064ba:	e032      	b.n	8006522 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	f003 0304 	and.w	r3, r3, #4
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d008      	beq.n	80064da <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80064c8:	4b19      	ldr	r3, [pc, #100]	; (8006530 <HAL_RCC_ClockConfig+0x1bc>)
 80064ca:	689b      	ldr	r3, [r3, #8]
 80064cc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	68db      	ldr	r3, [r3, #12]
 80064d4:	4916      	ldr	r1, [pc, #88]	; (8006530 <HAL_RCC_ClockConfig+0x1bc>)
 80064d6:	4313      	orrs	r3, r2
 80064d8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	f003 0308 	and.w	r3, r3, #8
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d009      	beq.n	80064fa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80064e6:	4b12      	ldr	r3, [pc, #72]	; (8006530 <HAL_RCC_ClockConfig+0x1bc>)
 80064e8:	689b      	ldr	r3, [r3, #8]
 80064ea:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	691b      	ldr	r3, [r3, #16]
 80064f2:	00db      	lsls	r3, r3, #3
 80064f4:	490e      	ldr	r1, [pc, #56]	; (8006530 <HAL_RCC_ClockConfig+0x1bc>)
 80064f6:	4313      	orrs	r3, r2
 80064f8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80064fa:	f000 f821 	bl	8006540 <HAL_RCC_GetSysClockFreq>
 80064fe:	4602      	mov	r2, r0
 8006500:	4b0b      	ldr	r3, [pc, #44]	; (8006530 <HAL_RCC_ClockConfig+0x1bc>)
 8006502:	689b      	ldr	r3, [r3, #8]
 8006504:	091b      	lsrs	r3, r3, #4
 8006506:	f003 030f 	and.w	r3, r3, #15
 800650a:	490a      	ldr	r1, [pc, #40]	; (8006534 <HAL_RCC_ClockConfig+0x1c0>)
 800650c:	5ccb      	ldrb	r3, [r1, r3]
 800650e:	fa22 f303 	lsr.w	r3, r2, r3
 8006512:	4a09      	ldr	r2, [pc, #36]	; (8006538 <HAL_RCC_ClockConfig+0x1c4>)
 8006514:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006516:	4b09      	ldr	r3, [pc, #36]	; (800653c <HAL_RCC_ClockConfig+0x1c8>)
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	4618      	mov	r0, r3
 800651c:	f7fd fa02 	bl	8003924 <HAL_InitTick>

  return HAL_OK;
 8006520:	2300      	movs	r3, #0
}
 8006522:	4618      	mov	r0, r3
 8006524:	3710      	adds	r7, #16
 8006526:	46bd      	mov	sp, r7
 8006528:	bd80      	pop	{r7, pc}
 800652a:	bf00      	nop
 800652c:	40023c00 	.word	0x40023c00
 8006530:	40023800 	.word	0x40023800
 8006534:	08008740 	.word	0x08008740
 8006538:	200002dc 	.word	0x200002dc
 800653c:	20000364 	.word	0x20000364

08006540 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006540:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006544:	b094      	sub	sp, #80	; 0x50
 8006546:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006548:	2300      	movs	r3, #0
 800654a:	647b      	str	r3, [r7, #68]	; 0x44
 800654c:	2300      	movs	r3, #0
 800654e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006550:	2300      	movs	r3, #0
 8006552:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8006554:	2300      	movs	r3, #0
 8006556:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006558:	4b79      	ldr	r3, [pc, #484]	; (8006740 <HAL_RCC_GetSysClockFreq+0x200>)
 800655a:	689b      	ldr	r3, [r3, #8]
 800655c:	f003 030c 	and.w	r3, r3, #12
 8006560:	2b08      	cmp	r3, #8
 8006562:	d00d      	beq.n	8006580 <HAL_RCC_GetSysClockFreq+0x40>
 8006564:	2b08      	cmp	r3, #8
 8006566:	f200 80e1 	bhi.w	800672c <HAL_RCC_GetSysClockFreq+0x1ec>
 800656a:	2b00      	cmp	r3, #0
 800656c:	d002      	beq.n	8006574 <HAL_RCC_GetSysClockFreq+0x34>
 800656e:	2b04      	cmp	r3, #4
 8006570:	d003      	beq.n	800657a <HAL_RCC_GetSysClockFreq+0x3a>
 8006572:	e0db      	b.n	800672c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006574:	4b73      	ldr	r3, [pc, #460]	; (8006744 <HAL_RCC_GetSysClockFreq+0x204>)
 8006576:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8006578:	e0db      	b.n	8006732 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800657a:	4b73      	ldr	r3, [pc, #460]	; (8006748 <HAL_RCC_GetSysClockFreq+0x208>)
 800657c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800657e:	e0d8      	b.n	8006732 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006580:	4b6f      	ldr	r3, [pc, #444]	; (8006740 <HAL_RCC_GetSysClockFreq+0x200>)
 8006582:	685b      	ldr	r3, [r3, #4]
 8006584:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006588:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800658a:	4b6d      	ldr	r3, [pc, #436]	; (8006740 <HAL_RCC_GetSysClockFreq+0x200>)
 800658c:	685b      	ldr	r3, [r3, #4]
 800658e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006592:	2b00      	cmp	r3, #0
 8006594:	d063      	beq.n	800665e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006596:	4b6a      	ldr	r3, [pc, #424]	; (8006740 <HAL_RCC_GetSysClockFreq+0x200>)
 8006598:	685b      	ldr	r3, [r3, #4]
 800659a:	099b      	lsrs	r3, r3, #6
 800659c:	2200      	movs	r2, #0
 800659e:	63bb      	str	r3, [r7, #56]	; 0x38
 80065a0:	63fa      	str	r2, [r7, #60]	; 0x3c
 80065a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80065a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80065a8:	633b      	str	r3, [r7, #48]	; 0x30
 80065aa:	2300      	movs	r3, #0
 80065ac:	637b      	str	r3, [r7, #52]	; 0x34
 80065ae:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80065b2:	4622      	mov	r2, r4
 80065b4:	462b      	mov	r3, r5
 80065b6:	f04f 0000 	mov.w	r0, #0
 80065ba:	f04f 0100 	mov.w	r1, #0
 80065be:	0159      	lsls	r1, r3, #5
 80065c0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80065c4:	0150      	lsls	r0, r2, #5
 80065c6:	4602      	mov	r2, r0
 80065c8:	460b      	mov	r3, r1
 80065ca:	4621      	mov	r1, r4
 80065cc:	1a51      	subs	r1, r2, r1
 80065ce:	6139      	str	r1, [r7, #16]
 80065d0:	4629      	mov	r1, r5
 80065d2:	eb63 0301 	sbc.w	r3, r3, r1
 80065d6:	617b      	str	r3, [r7, #20]
 80065d8:	f04f 0200 	mov.w	r2, #0
 80065dc:	f04f 0300 	mov.w	r3, #0
 80065e0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80065e4:	4659      	mov	r1, fp
 80065e6:	018b      	lsls	r3, r1, #6
 80065e8:	4651      	mov	r1, sl
 80065ea:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80065ee:	4651      	mov	r1, sl
 80065f0:	018a      	lsls	r2, r1, #6
 80065f2:	4651      	mov	r1, sl
 80065f4:	ebb2 0801 	subs.w	r8, r2, r1
 80065f8:	4659      	mov	r1, fp
 80065fa:	eb63 0901 	sbc.w	r9, r3, r1
 80065fe:	f04f 0200 	mov.w	r2, #0
 8006602:	f04f 0300 	mov.w	r3, #0
 8006606:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800660a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800660e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006612:	4690      	mov	r8, r2
 8006614:	4699      	mov	r9, r3
 8006616:	4623      	mov	r3, r4
 8006618:	eb18 0303 	adds.w	r3, r8, r3
 800661c:	60bb      	str	r3, [r7, #8]
 800661e:	462b      	mov	r3, r5
 8006620:	eb49 0303 	adc.w	r3, r9, r3
 8006624:	60fb      	str	r3, [r7, #12]
 8006626:	f04f 0200 	mov.w	r2, #0
 800662a:	f04f 0300 	mov.w	r3, #0
 800662e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006632:	4629      	mov	r1, r5
 8006634:	024b      	lsls	r3, r1, #9
 8006636:	4621      	mov	r1, r4
 8006638:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800663c:	4621      	mov	r1, r4
 800663e:	024a      	lsls	r2, r1, #9
 8006640:	4610      	mov	r0, r2
 8006642:	4619      	mov	r1, r3
 8006644:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006646:	2200      	movs	r2, #0
 8006648:	62bb      	str	r3, [r7, #40]	; 0x28
 800664a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800664c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006650:	f7f9 fe1e 	bl	8000290 <__aeabi_uldivmod>
 8006654:	4602      	mov	r2, r0
 8006656:	460b      	mov	r3, r1
 8006658:	4613      	mov	r3, r2
 800665a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800665c:	e058      	b.n	8006710 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800665e:	4b38      	ldr	r3, [pc, #224]	; (8006740 <HAL_RCC_GetSysClockFreq+0x200>)
 8006660:	685b      	ldr	r3, [r3, #4]
 8006662:	099b      	lsrs	r3, r3, #6
 8006664:	2200      	movs	r2, #0
 8006666:	4618      	mov	r0, r3
 8006668:	4611      	mov	r1, r2
 800666a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800666e:	623b      	str	r3, [r7, #32]
 8006670:	2300      	movs	r3, #0
 8006672:	627b      	str	r3, [r7, #36]	; 0x24
 8006674:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006678:	4642      	mov	r2, r8
 800667a:	464b      	mov	r3, r9
 800667c:	f04f 0000 	mov.w	r0, #0
 8006680:	f04f 0100 	mov.w	r1, #0
 8006684:	0159      	lsls	r1, r3, #5
 8006686:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800668a:	0150      	lsls	r0, r2, #5
 800668c:	4602      	mov	r2, r0
 800668e:	460b      	mov	r3, r1
 8006690:	4641      	mov	r1, r8
 8006692:	ebb2 0a01 	subs.w	sl, r2, r1
 8006696:	4649      	mov	r1, r9
 8006698:	eb63 0b01 	sbc.w	fp, r3, r1
 800669c:	f04f 0200 	mov.w	r2, #0
 80066a0:	f04f 0300 	mov.w	r3, #0
 80066a4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80066a8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80066ac:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80066b0:	ebb2 040a 	subs.w	r4, r2, sl
 80066b4:	eb63 050b 	sbc.w	r5, r3, fp
 80066b8:	f04f 0200 	mov.w	r2, #0
 80066bc:	f04f 0300 	mov.w	r3, #0
 80066c0:	00eb      	lsls	r3, r5, #3
 80066c2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80066c6:	00e2      	lsls	r2, r4, #3
 80066c8:	4614      	mov	r4, r2
 80066ca:	461d      	mov	r5, r3
 80066cc:	4643      	mov	r3, r8
 80066ce:	18e3      	adds	r3, r4, r3
 80066d0:	603b      	str	r3, [r7, #0]
 80066d2:	464b      	mov	r3, r9
 80066d4:	eb45 0303 	adc.w	r3, r5, r3
 80066d8:	607b      	str	r3, [r7, #4]
 80066da:	f04f 0200 	mov.w	r2, #0
 80066de:	f04f 0300 	mov.w	r3, #0
 80066e2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80066e6:	4629      	mov	r1, r5
 80066e8:	028b      	lsls	r3, r1, #10
 80066ea:	4621      	mov	r1, r4
 80066ec:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80066f0:	4621      	mov	r1, r4
 80066f2:	028a      	lsls	r2, r1, #10
 80066f4:	4610      	mov	r0, r2
 80066f6:	4619      	mov	r1, r3
 80066f8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80066fa:	2200      	movs	r2, #0
 80066fc:	61bb      	str	r3, [r7, #24]
 80066fe:	61fa      	str	r2, [r7, #28]
 8006700:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006704:	f7f9 fdc4 	bl	8000290 <__aeabi_uldivmod>
 8006708:	4602      	mov	r2, r0
 800670a:	460b      	mov	r3, r1
 800670c:	4613      	mov	r3, r2
 800670e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006710:	4b0b      	ldr	r3, [pc, #44]	; (8006740 <HAL_RCC_GetSysClockFreq+0x200>)
 8006712:	685b      	ldr	r3, [r3, #4]
 8006714:	0c1b      	lsrs	r3, r3, #16
 8006716:	f003 0303 	and.w	r3, r3, #3
 800671a:	3301      	adds	r3, #1
 800671c:	005b      	lsls	r3, r3, #1
 800671e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8006720:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006722:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006724:	fbb2 f3f3 	udiv	r3, r2, r3
 8006728:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800672a:	e002      	b.n	8006732 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800672c:	4b05      	ldr	r3, [pc, #20]	; (8006744 <HAL_RCC_GetSysClockFreq+0x204>)
 800672e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006730:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006732:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8006734:	4618      	mov	r0, r3
 8006736:	3750      	adds	r7, #80	; 0x50
 8006738:	46bd      	mov	sp, r7
 800673a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800673e:	bf00      	nop
 8006740:	40023800 	.word	0x40023800
 8006744:	00f42400 	.word	0x00f42400
 8006748:	007a1200 	.word	0x007a1200

0800674c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800674c:	b480      	push	{r7}
 800674e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006750:	4b03      	ldr	r3, [pc, #12]	; (8006760 <HAL_RCC_GetHCLKFreq+0x14>)
 8006752:	681b      	ldr	r3, [r3, #0]
}
 8006754:	4618      	mov	r0, r3
 8006756:	46bd      	mov	sp, r7
 8006758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800675c:	4770      	bx	lr
 800675e:	bf00      	nop
 8006760:	200002dc 	.word	0x200002dc

08006764 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006764:	b580      	push	{r7, lr}
 8006766:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006768:	f7ff fff0 	bl	800674c <HAL_RCC_GetHCLKFreq>
 800676c:	4602      	mov	r2, r0
 800676e:	4b05      	ldr	r3, [pc, #20]	; (8006784 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006770:	689b      	ldr	r3, [r3, #8]
 8006772:	0a9b      	lsrs	r3, r3, #10
 8006774:	f003 0307 	and.w	r3, r3, #7
 8006778:	4903      	ldr	r1, [pc, #12]	; (8006788 <HAL_RCC_GetPCLK1Freq+0x24>)
 800677a:	5ccb      	ldrb	r3, [r1, r3]
 800677c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006780:	4618      	mov	r0, r3
 8006782:	bd80      	pop	{r7, pc}
 8006784:	40023800 	.word	0x40023800
 8006788:	08008750 	.word	0x08008750

0800678c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800678c:	b580      	push	{r7, lr}
 800678e:	b086      	sub	sp, #24
 8006790:	af00      	add	r7, sp, #0
 8006792:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006794:	2300      	movs	r3, #0
 8006796:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8006798:	2300      	movs	r3, #0
 800679a:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	f003 0301 	and.w	r3, r3, #1
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d10b      	bne.n	80067c0 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d105      	bne.n	80067c0 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d075      	beq.n	80068ac <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80067c0:	4b91      	ldr	r3, [pc, #580]	; (8006a08 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80067c2:	2200      	movs	r2, #0
 80067c4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80067c6:	f7fd f8f1 	bl	80039ac <HAL_GetTick>
 80067ca:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80067cc:	e008      	b.n	80067e0 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80067ce:	f7fd f8ed 	bl	80039ac <HAL_GetTick>
 80067d2:	4602      	mov	r2, r0
 80067d4:	697b      	ldr	r3, [r7, #20]
 80067d6:	1ad3      	subs	r3, r2, r3
 80067d8:	2b02      	cmp	r3, #2
 80067da:	d901      	bls.n	80067e0 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80067dc:	2303      	movs	r3, #3
 80067de:	e189      	b.n	8006af4 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80067e0:	4b8a      	ldr	r3, [pc, #552]	; (8006a0c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d1f0      	bne.n	80067ce <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	f003 0301 	and.w	r3, r3, #1
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d009      	beq.n	800680c <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	685b      	ldr	r3, [r3, #4]
 80067fc:	019a      	lsls	r2, r3, #6
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	689b      	ldr	r3, [r3, #8]
 8006802:	071b      	lsls	r3, r3, #28
 8006804:	4981      	ldr	r1, [pc, #516]	; (8006a0c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006806:	4313      	orrs	r3, r2
 8006808:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	f003 0302 	and.w	r3, r3, #2
 8006814:	2b00      	cmp	r3, #0
 8006816:	d01f      	beq.n	8006858 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006818:	4b7c      	ldr	r3, [pc, #496]	; (8006a0c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800681a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800681e:	0f1b      	lsrs	r3, r3, #28
 8006820:	f003 0307 	and.w	r3, r3, #7
 8006824:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	685b      	ldr	r3, [r3, #4]
 800682a:	019a      	lsls	r2, r3, #6
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	68db      	ldr	r3, [r3, #12]
 8006830:	061b      	lsls	r3, r3, #24
 8006832:	431a      	orrs	r2, r3
 8006834:	693b      	ldr	r3, [r7, #16]
 8006836:	071b      	lsls	r3, r3, #28
 8006838:	4974      	ldr	r1, [pc, #464]	; (8006a0c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800683a:	4313      	orrs	r3, r2
 800683c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8006840:	4b72      	ldr	r3, [pc, #456]	; (8006a0c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006842:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006846:	f023 021f 	bic.w	r2, r3, #31
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	69db      	ldr	r3, [r3, #28]
 800684e:	3b01      	subs	r3, #1
 8006850:	496e      	ldr	r1, [pc, #440]	; (8006a0c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006852:	4313      	orrs	r3, r2
 8006854:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006860:	2b00      	cmp	r3, #0
 8006862:	d00d      	beq.n	8006880 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	685b      	ldr	r3, [r3, #4]
 8006868:	019a      	lsls	r2, r3, #6
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	68db      	ldr	r3, [r3, #12]
 800686e:	061b      	lsls	r3, r3, #24
 8006870:	431a      	orrs	r2, r3
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	689b      	ldr	r3, [r3, #8]
 8006876:	071b      	lsls	r3, r3, #28
 8006878:	4964      	ldr	r1, [pc, #400]	; (8006a0c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800687a:	4313      	orrs	r3, r2
 800687c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006880:	4b61      	ldr	r3, [pc, #388]	; (8006a08 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8006882:	2201      	movs	r2, #1
 8006884:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006886:	f7fd f891 	bl	80039ac <HAL_GetTick>
 800688a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800688c:	e008      	b.n	80068a0 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800688e:	f7fd f88d 	bl	80039ac <HAL_GetTick>
 8006892:	4602      	mov	r2, r0
 8006894:	697b      	ldr	r3, [r7, #20]
 8006896:	1ad3      	subs	r3, r2, r3
 8006898:	2b02      	cmp	r3, #2
 800689a:	d901      	bls.n	80068a0 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800689c:	2303      	movs	r3, #3
 800689e:	e129      	b.n	8006af4 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80068a0:	4b5a      	ldr	r3, [pc, #360]	; (8006a0c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d0f0      	beq.n	800688e <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	f003 0304 	and.w	r3, r3, #4
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d105      	bne.n	80068c4 <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d079      	beq.n	80069b8 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80068c4:	4b52      	ldr	r3, [pc, #328]	; (8006a10 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80068c6:	2200      	movs	r2, #0
 80068c8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80068ca:	f7fd f86f 	bl	80039ac <HAL_GetTick>
 80068ce:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80068d0:	e008      	b.n	80068e4 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 80068d2:	f7fd f86b 	bl	80039ac <HAL_GetTick>
 80068d6:	4602      	mov	r2, r0
 80068d8:	697b      	ldr	r3, [r7, #20]
 80068da:	1ad3      	subs	r3, r2, r3
 80068dc:	2b02      	cmp	r3, #2
 80068de:	d901      	bls.n	80068e4 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80068e0:	2303      	movs	r3, #3
 80068e2:	e107      	b.n	8006af4 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80068e4:	4b49      	ldr	r3, [pc, #292]	; (8006a0c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80068ec:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80068f0:	d0ef      	beq.n	80068d2 <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	f003 0304 	and.w	r3, r3, #4
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d020      	beq.n	8006940 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80068fe:	4b43      	ldr	r3, [pc, #268]	; (8006a0c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006900:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006904:	0f1b      	lsrs	r3, r3, #28
 8006906:	f003 0307 	and.w	r3, r3, #7
 800690a:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	691b      	ldr	r3, [r3, #16]
 8006910:	019a      	lsls	r2, r3, #6
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	695b      	ldr	r3, [r3, #20]
 8006916:	061b      	lsls	r3, r3, #24
 8006918:	431a      	orrs	r2, r3
 800691a:	693b      	ldr	r3, [r7, #16]
 800691c:	071b      	lsls	r3, r3, #28
 800691e:	493b      	ldr	r1, [pc, #236]	; (8006a0c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006920:	4313      	orrs	r3, r2
 8006922:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8006926:	4b39      	ldr	r3, [pc, #228]	; (8006a0c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006928:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800692c:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	6a1b      	ldr	r3, [r3, #32]
 8006934:	3b01      	subs	r3, #1
 8006936:	021b      	lsls	r3, r3, #8
 8006938:	4934      	ldr	r1, [pc, #208]	; (8006a0c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800693a:	4313      	orrs	r3, r2
 800693c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	f003 0308 	and.w	r3, r3, #8
 8006948:	2b00      	cmp	r3, #0
 800694a:	d01e      	beq.n	800698a <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800694c:	4b2f      	ldr	r3, [pc, #188]	; (8006a0c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800694e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006952:	0e1b      	lsrs	r3, r3, #24
 8006954:	f003 030f 	and.w	r3, r3, #15
 8006958:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	691b      	ldr	r3, [r3, #16]
 800695e:	019a      	lsls	r2, r3, #6
 8006960:	693b      	ldr	r3, [r7, #16]
 8006962:	061b      	lsls	r3, r3, #24
 8006964:	431a      	orrs	r2, r3
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	699b      	ldr	r3, [r3, #24]
 800696a:	071b      	lsls	r3, r3, #28
 800696c:	4927      	ldr	r1, [pc, #156]	; (8006a0c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800696e:	4313      	orrs	r3, r2
 8006970:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8006974:	4b25      	ldr	r3, [pc, #148]	; (8006a0c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006976:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800697a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006982:	4922      	ldr	r1, [pc, #136]	; (8006a0c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006984:	4313      	orrs	r3, r2
 8006986:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800698a:	4b21      	ldr	r3, [pc, #132]	; (8006a10 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 800698c:	2201      	movs	r2, #1
 800698e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006990:	f7fd f80c 	bl	80039ac <HAL_GetTick>
 8006994:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006996:	e008      	b.n	80069aa <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8006998:	f7fd f808 	bl	80039ac <HAL_GetTick>
 800699c:	4602      	mov	r2, r0
 800699e:	697b      	ldr	r3, [r7, #20]
 80069a0:	1ad3      	subs	r3, r2, r3
 80069a2:	2b02      	cmp	r3, #2
 80069a4:	d901      	bls.n	80069aa <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80069a6:	2303      	movs	r3, #3
 80069a8:	e0a4      	b.n	8006af4 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80069aa:	4b18      	ldr	r3, [pc, #96]	; (8006a0c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80069b2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80069b6:	d1ef      	bne.n	8006998 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	f003 0320 	and.w	r3, r3, #32
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	f000 808b 	beq.w	8006adc <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80069c6:	2300      	movs	r3, #0
 80069c8:	60fb      	str	r3, [r7, #12]
 80069ca:	4b10      	ldr	r3, [pc, #64]	; (8006a0c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80069cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069ce:	4a0f      	ldr	r2, [pc, #60]	; (8006a0c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80069d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80069d4:	6413      	str	r3, [r2, #64]	; 0x40
 80069d6:	4b0d      	ldr	r3, [pc, #52]	; (8006a0c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80069d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80069de:	60fb      	str	r3, [r7, #12]
 80069e0:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80069e2:	4b0c      	ldr	r3, [pc, #48]	; (8006a14 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	4a0b      	ldr	r2, [pc, #44]	; (8006a14 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 80069e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80069ec:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80069ee:	f7fc ffdd 	bl	80039ac <HAL_GetTick>
 80069f2:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80069f4:	e010      	b.n	8006a18 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80069f6:	f7fc ffd9 	bl	80039ac <HAL_GetTick>
 80069fa:	4602      	mov	r2, r0
 80069fc:	697b      	ldr	r3, [r7, #20]
 80069fe:	1ad3      	subs	r3, r2, r3
 8006a00:	2b02      	cmp	r3, #2
 8006a02:	d909      	bls.n	8006a18 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8006a04:	2303      	movs	r3, #3
 8006a06:	e075      	b.n	8006af4 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8006a08:	42470068 	.word	0x42470068
 8006a0c:	40023800 	.word	0x40023800
 8006a10:	42470070 	.word	0x42470070
 8006a14:	40007000 	.word	0x40007000
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006a18:	4b38      	ldr	r3, [pc, #224]	; (8006afc <HAL_RCCEx_PeriphCLKConfig+0x370>)
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d0e8      	beq.n	80069f6 <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006a24:	4b36      	ldr	r3, [pc, #216]	; (8006b00 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006a26:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a28:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006a2c:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006a2e:	693b      	ldr	r3, [r7, #16]
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d02f      	beq.n	8006a94 <HAL_RCCEx_PeriphCLKConfig+0x308>
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a38:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006a3c:	693a      	ldr	r2, [r7, #16]
 8006a3e:	429a      	cmp	r2, r3
 8006a40:	d028      	beq.n	8006a94 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006a42:	4b2f      	ldr	r3, [pc, #188]	; (8006b00 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006a44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a46:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006a4a:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006a4c:	4b2d      	ldr	r3, [pc, #180]	; (8006b04 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8006a4e:	2201      	movs	r2, #1
 8006a50:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006a52:	4b2c      	ldr	r3, [pc, #176]	; (8006b04 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8006a54:	2200      	movs	r2, #0
 8006a56:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8006a58:	4a29      	ldr	r2, [pc, #164]	; (8006b00 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006a5a:	693b      	ldr	r3, [r7, #16]
 8006a5c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006a5e:	4b28      	ldr	r3, [pc, #160]	; (8006b00 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006a60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a62:	f003 0301 	and.w	r3, r3, #1
 8006a66:	2b01      	cmp	r3, #1
 8006a68:	d114      	bne.n	8006a94 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8006a6a:	f7fc ff9f 	bl	80039ac <HAL_GetTick>
 8006a6e:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006a70:	e00a      	b.n	8006a88 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006a72:	f7fc ff9b 	bl	80039ac <HAL_GetTick>
 8006a76:	4602      	mov	r2, r0
 8006a78:	697b      	ldr	r3, [r7, #20]
 8006a7a:	1ad3      	subs	r3, r2, r3
 8006a7c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006a80:	4293      	cmp	r3, r2
 8006a82:	d901      	bls.n	8006a88 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 8006a84:	2303      	movs	r3, #3
 8006a86:	e035      	b.n	8006af4 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006a88:	4b1d      	ldr	r3, [pc, #116]	; (8006b00 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006a8a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a8c:	f003 0302 	and.w	r3, r3, #2
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d0ee      	beq.n	8006a72 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a98:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006a9c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006aa0:	d10d      	bne.n	8006abe <HAL_RCCEx_PeriphCLKConfig+0x332>
 8006aa2:	4b17      	ldr	r3, [pc, #92]	; (8006b00 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006aa4:	689b      	ldr	r3, [r3, #8]
 8006aa6:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006aae:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8006ab2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006ab6:	4912      	ldr	r1, [pc, #72]	; (8006b00 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006ab8:	4313      	orrs	r3, r2
 8006aba:	608b      	str	r3, [r1, #8]
 8006abc:	e005      	b.n	8006aca <HAL_RCCEx_PeriphCLKConfig+0x33e>
 8006abe:	4b10      	ldr	r3, [pc, #64]	; (8006b00 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006ac0:	689b      	ldr	r3, [r3, #8]
 8006ac2:	4a0f      	ldr	r2, [pc, #60]	; (8006b00 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006ac4:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8006ac8:	6093      	str	r3, [r2, #8]
 8006aca:	4b0d      	ldr	r3, [pc, #52]	; (8006b00 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006acc:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ad2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006ad6:	490a      	ldr	r1, [pc, #40]	; (8006b00 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006ad8:	4313      	orrs	r3, r2
 8006ada:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	f003 0310 	and.w	r3, r3, #16
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d004      	beq.n	8006af2 <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 8006aee:	4b06      	ldr	r3, [pc, #24]	; (8006b08 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8006af0:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8006af2:	2300      	movs	r3, #0
}
 8006af4:	4618      	mov	r0, r3
 8006af6:	3718      	adds	r7, #24
 8006af8:	46bd      	mov	sp, r7
 8006afa:	bd80      	pop	{r7, pc}
 8006afc:	40007000 	.word	0x40007000
 8006b00:	40023800 	.word	0x40023800
 8006b04:	42470e40 	.word	0x42470e40
 8006b08:	424711e0 	.word	0x424711e0

08006b0c <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{   
 8006b0c:	b580      	push	{r7, lr}
 8006b0e:	b082      	sub	sp, #8
 8006b10:	af00      	add	r7, sp, #0
 8006b12:	6078      	str	r0, [r7, #4]
 8006b14:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if(hsdram == NULL)
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d101      	bne.n	8006b20 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 8006b1c:	2301      	movs	r3, #1
 8006b1e:	e025      	b.n	8006b6c <HAL_SDRAM_Init+0x60>
  }
  
  if(hsdram->State == HAL_SDRAM_STATE_RESET)
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8006b26:	b2db      	uxtb	r3, r3
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d106      	bne.n	8006b3a <HAL_SDRAM_Init+0x2e>
  {  
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	2200      	movs	r2, #0
 8006b30:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 8006b34:	6878      	ldr	r0, [r7, #4]
 8006b36:	f000 f81d 	bl	8006b74 <HAL_SDRAM_MspInit>
#endif
  }
  
  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	2202      	movs	r2, #2
 8006b3e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Initialize SDRAM control Interface */
  FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	681a      	ldr	r2, [r3, #0]
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	3304      	adds	r3, #4
 8006b4a:	4619      	mov	r1, r3
 8006b4c:	4610      	mov	r0, r2
 8006b4e:	f000 ff0f 	bl	8007970 <FMC_SDRAM_Init>
  
  /* Initialize SDRAM timing Interface */
  FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank); 
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	6818      	ldr	r0, [r3, #0]
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	685b      	ldr	r3, [r3, #4]
 8006b5a:	461a      	mov	r2, r3
 8006b5c:	6839      	ldr	r1, [r7, #0]
 8006b5e:	f000 ff7a 	bl	8007a56 <FMC_SDRAM_Timing_Init>
  
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	2201      	movs	r2, #1
 8006b66:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  return HAL_OK;
 8006b6a:	2300      	movs	r3, #0
}
 8006b6c:	4618      	mov	r0, r3
 8006b6e:	3708      	adds	r7, #8
 8006b70:	46bd      	mov	sp, r7
 8006b72:	bd80      	pop	{r7, pc}

08006b74 <HAL_SDRAM_MspInit>:
  * @param  hsdram pointer to a SDRAM_HandleTypeDef structure that contains
  *                the configuration information for SDRAM module.
  * @retval None
  */
__weak void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef *hsdram)
{
 8006b74:	b480      	push	{r7}
 8006b76:	b083      	sub	sp, #12
 8006b78:	af00      	add	r7, sp, #0
 8006b7a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hsdram);
  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_SDRAM_MspInit could be implemented in the user file
   */ 
}
 8006b7c:	bf00      	nop
 8006b7e:	370c      	adds	r7, #12
 8006b80:	46bd      	mov	sp, r7
 8006b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b86:	4770      	bx	lr

08006b88 <HAL_SDRAM_SendCommand>:
  * @param  Command SDRAM command structure
  * @param  Timeout Timeout duration
  * @retval HAL status
  */  
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8006b88:	b580      	push	{r7, lr}
 8006b8a:	b084      	sub	sp, #16
 8006b8c:	af00      	add	r7, sp, #0
 8006b8e:	60f8      	str	r0, [r7, #12]
 8006b90:	60b9      	str	r1, [r7, #8]
 8006b92:	607a      	str	r2, [r7, #4]
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8006b9a:	b2db      	uxtb	r3, r3
 8006b9c:	2b02      	cmp	r3, #2
 8006b9e:	d101      	bne.n	8006ba4 <HAL_SDRAM_SendCommand+0x1c>
  {
    return HAL_BUSY;
 8006ba0:	2302      	movs	r3, #2
 8006ba2:	e018      	b.n	8006bd6 <HAL_SDRAM_SendCommand+0x4e>
  }
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	2202      	movs	r2, #2
 8006ba8:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Send SDRAM command */
  FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	687a      	ldr	r2, [r7, #4]
 8006bb2:	68b9      	ldr	r1, [r7, #8]
 8006bb4:	4618      	mov	r0, r3
 8006bb6:	f000 ffcd 	bl	8007b54 <FMC_SDRAM_SendCommand>
  
  /* Update the SDRAM controller state */
  if(Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8006bba:	68bb      	ldr	r3, [r7, #8]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	2b02      	cmp	r3, #2
 8006bc0:	d104      	bne.n	8006bcc <HAL_SDRAM_SendCommand+0x44>
  {
    hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	2205      	movs	r2, #5
 8006bc6:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
 8006bca:	e003      	b.n	8006bd4 <HAL_SDRAM_SendCommand+0x4c>
  }
  else
  {
    hsdram->State = HAL_SDRAM_STATE_READY;
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	2201      	movs	r2, #1
 8006bd0:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  }
  
  return HAL_OK;  
 8006bd4:	2300      	movs	r3, #0
}
 8006bd6:	4618      	mov	r0, r3
 8006bd8:	3710      	adds	r7, #16
 8006bda:	46bd      	mov	sp, r7
 8006bdc:	bd80      	pop	{r7, pc}

08006bde <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.  
  * @param  RefreshRate The SDRAM refresh rate value       
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 8006bde:	b580      	push	{r7, lr}
 8006be0:	b082      	sub	sp, #8
 8006be2:	af00      	add	r7, sp, #0
 8006be4:	6078      	str	r0, [r7, #4]
 8006be6:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8006bee:	b2db      	uxtb	r3, r3
 8006bf0:	2b02      	cmp	r3, #2
 8006bf2:	d101      	bne.n	8006bf8 <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 8006bf4:	2302      	movs	r3, #2
 8006bf6:	e00e      	b.n	8006c16 <HAL_SDRAM_ProgramRefreshRate+0x38>
  } 
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	2202      	movs	r2, #2
 8006bfc:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Program the refresh rate */
  FMC_SDRAM_ProgramRefreshRate(hsdram->Instance ,RefreshRate);
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	6839      	ldr	r1, [r7, #0]
 8006c06:	4618      	mov	r0, r3
 8006c08:	f000 ffe0 	bl	8007bcc <FMC_SDRAM_ProgramRefreshRate>
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	2201      	movs	r2, #1
 8006c10:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  return HAL_OK;   
 8006c14:	2300      	movs	r3, #0
}
 8006c16:	4618      	mov	r0, r3
 8006c18:	3708      	adds	r7, #8
 8006c1a:	46bd      	mov	sp, r7
 8006c1c:	bd80      	pop	{r7, pc}

08006c1e <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006c1e:	b580      	push	{r7, lr}
 8006c20:	b082      	sub	sp, #8
 8006c22:	af00      	add	r7, sp, #0
 8006c24:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d101      	bne.n	8006c30 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006c2c:	2301      	movs	r3, #1
 8006c2e:	e05d      	b.n	8006cec <HAL_SPI_Init+0xce>
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006c36:	b2db      	uxtb	r3, r3
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d106      	bne.n	8006c4a <HAL_SPI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	2200      	movs	r2, #0
 8006c40:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006c44:	6878      	ldr	r0, [r7, #4]
 8006c46:	f000 f87d 	bl	8006d44 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	2202      	movs	r2, #2
 8006c4e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	681a      	ldr	r2, [r3, #0]
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006c60:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	685a      	ldr	r2, [r3, #4]
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	689b      	ldr	r3, [r3, #8]
 8006c6a:	431a      	orrs	r2, r3
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	68db      	ldr	r3, [r3, #12]
 8006c70:	431a      	orrs	r2, r3
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	691b      	ldr	r3, [r3, #16]
 8006c76:	431a      	orrs	r2, r3
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	695b      	ldr	r3, [r3, #20]
 8006c7c:	431a      	orrs	r2, r3
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	699b      	ldr	r3, [r3, #24]
 8006c82:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006c86:	431a      	orrs	r2, r3
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	69db      	ldr	r3, [r3, #28]
 8006c8c:	431a      	orrs	r2, r3
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	6a1b      	ldr	r3, [r3, #32]
 8006c92:	ea42 0103 	orr.w	r1, r2, r3
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	430a      	orrs	r2, r1
 8006ca0:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	699b      	ldr	r3, [r3, #24]
 8006ca6:	0c1b      	lsrs	r3, r3, #16
 8006ca8:	f003 0104 	and.w	r1, r3, #4
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	430a      	orrs	r2, r1
 8006cb6:	605a      	str	r2, [r3, #4]

#if (USE_SPI_CRC != 0U)
  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006cbc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006cc0:	d104      	bne.n	8006ccc <HAL_SPI_Init+0xae>
  {
    WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	687a      	ldr	r2, [r7, #4]
 8006cc8:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8006cca:	611a      	str	r2, [r3, #16]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	69da      	ldr	r2, [r3, #28]
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006cda:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	2200      	movs	r2, #0
 8006ce0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	2201      	movs	r2, #1
 8006ce6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8006cea:	2300      	movs	r3, #0
}
 8006cec:	4618      	mov	r0, r3
 8006cee:	3708      	adds	r7, #8
 8006cf0:	46bd      	mov	sp, r7
 8006cf2:	bd80      	pop	{r7, pc}

08006cf4 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8006cf4:	b580      	push	{r7, lr}
 8006cf6:	b082      	sub	sp, #8
 8006cf8:	af00      	add	r7, sp, #0
 8006cfa:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d101      	bne.n	8006d06 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8006d02:	2301      	movs	r3, #1
 8006d04:	e01a      	b.n	8006d3c <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	2202      	movs	r2, #2
 8006d0a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	681a      	ldr	r2, [r3, #0]
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006d1c:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8006d1e:	6878      	ldr	r0, [r7, #4]
 8006d20:	f000 f81a 	bl	8006d58 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	2200      	movs	r2, #0
 8006d28:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	2200      	movs	r2, #0
 8006d2e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	2200      	movs	r2, #0
 8006d36:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8006d3a:	2300      	movs	r3, #0
}
 8006d3c:	4618      	mov	r0, r3
 8006d3e:	3708      	adds	r7, #8
 8006d40:	46bd      	mov	sp, r7
 8006d42:	bd80      	pop	{r7, pc}

08006d44 <HAL_SPI_MspInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 8006d44:	b480      	push	{r7}
 8006d46:	b083      	sub	sp, #12
 8006d48:	af00      	add	r7, sp, #0
 8006d4a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
   */
}
 8006d4c:	bf00      	nop
 8006d4e:	370c      	adds	r7, #12
 8006d50:	46bd      	mov	sp, r7
 8006d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d56:	4770      	bx	lr

08006d58 <HAL_SPI_MspDeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspDeInit(SPI_HandleTypeDef *hspi)
{
 8006d58:	b480      	push	{r7}
 8006d5a:	b083      	sub	sp, #12
 8006d5c:	af00      	add	r7, sp, #0
 8006d5e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspDeInit should be implemented in the user file
   */
}
 8006d60:	bf00      	nop
 8006d62:	370c      	adds	r7, #12
 8006d64:	46bd      	mov	sp, r7
 8006d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d6a:	4770      	bx	lr

08006d6c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006d6c:	b580      	push	{r7, lr}
 8006d6e:	b088      	sub	sp, #32
 8006d70:	af00      	add	r7, sp, #0
 8006d72:	60f8      	str	r0, [r7, #12]
 8006d74:	60b9      	str	r1, [r7, #8]
 8006d76:	603b      	str	r3, [r7, #0]
 8006d78:	4613      	mov	r3, r2
 8006d7a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006d7c:	2300      	movs	r3, #0
 8006d7e:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006d86:	2b01      	cmp	r3, #1
 8006d88:	d101      	bne.n	8006d8e <HAL_SPI_Transmit+0x22>
 8006d8a:	2302      	movs	r3, #2
 8006d8c:	e140      	b.n	8007010 <HAL_SPI_Transmit+0x2a4>
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	2201      	movs	r2, #1
 8006d92:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006d96:	f7fc fe09 	bl	80039ac <HAL_GetTick>
 8006d9a:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8006d9c:	88fb      	ldrh	r3, [r7, #6]
 8006d9e:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006da6:	b2db      	uxtb	r3, r3
 8006da8:	2b01      	cmp	r3, #1
 8006daa:	d002      	beq.n	8006db2 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8006dac:	2302      	movs	r3, #2
 8006dae:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006db0:	e125      	b.n	8006ffe <HAL_SPI_Transmit+0x292>
  }

  if ((pData == NULL) || (Size == 0U))
 8006db2:	68bb      	ldr	r3, [r7, #8]
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d002      	beq.n	8006dbe <HAL_SPI_Transmit+0x52>
 8006db8:	88fb      	ldrh	r3, [r7, #6]
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d102      	bne.n	8006dc4 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8006dbe:	2301      	movs	r3, #1
 8006dc0:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006dc2:	e11c      	b.n	8006ffe <HAL_SPI_Transmit+0x292>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	2203      	movs	r2, #3
 8006dc8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	2200      	movs	r2, #0
 8006dd0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	68ba      	ldr	r2, [r7, #8]
 8006dd6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	88fa      	ldrh	r2, [r7, #6]
 8006ddc:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	88fa      	ldrh	r2, [r7, #6]
 8006de2:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	2200      	movs	r2, #0
 8006de8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	2200      	movs	r2, #0
 8006dee:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	2200      	movs	r2, #0
 8006df4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	2200      	movs	r2, #0
 8006dfa:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	2200      	movs	r2, #0
 8006e00:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	689b      	ldr	r3, [r3, #8]
 8006e06:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006e0a:	d107      	bne.n	8006e1c <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	681a      	ldr	r2, [r3, #0]
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006e1a:	601a      	str	r2, [r3, #0]
  }

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e20:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006e24:	d10f      	bne.n	8006e46 <HAL_SPI_Transmit+0xda>
  {
    SPI_RESET_CRC(hspi);
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	681a      	ldr	r2, [r3, #0]
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006e34:	601a      	str	r2, [r3, #0]
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	681a      	ldr	r2, [r3, #0]
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006e44:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e50:	2b40      	cmp	r3, #64	; 0x40
 8006e52:	d007      	beq.n	8006e64 <HAL_SPI_Transmit+0xf8>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	681a      	ldr	r2, [r3, #0]
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006e62:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	68db      	ldr	r3, [r3, #12]
 8006e68:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006e6c:	d14b      	bne.n	8006f06 <HAL_SPI_Transmit+0x19a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	685b      	ldr	r3, [r3, #4]
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d002      	beq.n	8006e7c <HAL_SPI_Transmit+0x110>
 8006e76:	8afb      	ldrh	r3, [r7, #22]
 8006e78:	2b01      	cmp	r3, #1
 8006e7a:	d13e      	bne.n	8006efa <HAL_SPI_Transmit+0x18e>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e80:	881a      	ldrh	r2, [r3, #0]
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e8c:	1c9a      	adds	r2, r3, #2
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006e96:	b29b      	uxth	r3, r3
 8006e98:	3b01      	subs	r3, #1
 8006e9a:	b29a      	uxth	r2, r3
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006ea0:	e02b      	b.n	8006efa <HAL_SPI_Transmit+0x18e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	689b      	ldr	r3, [r3, #8]
 8006ea8:	f003 0302 	and.w	r3, r3, #2
 8006eac:	2b02      	cmp	r3, #2
 8006eae:	d112      	bne.n	8006ed6 <HAL_SPI_Transmit+0x16a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006eb4:	881a      	ldrh	r2, [r3, #0]
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ec0:	1c9a      	adds	r2, r3, #2
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006eca:	b29b      	uxth	r3, r3
 8006ecc:	3b01      	subs	r3, #1
 8006ece:	b29a      	uxth	r2, r3
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	86da      	strh	r2, [r3, #54]	; 0x36
 8006ed4:	e011      	b.n	8006efa <HAL_SPI_Transmit+0x18e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006ed6:	f7fc fd69 	bl	80039ac <HAL_GetTick>
 8006eda:	4602      	mov	r2, r0
 8006edc:	69bb      	ldr	r3, [r7, #24]
 8006ede:	1ad3      	subs	r3, r2, r3
 8006ee0:	683a      	ldr	r2, [r7, #0]
 8006ee2:	429a      	cmp	r2, r3
 8006ee4:	d803      	bhi.n	8006eee <HAL_SPI_Transmit+0x182>
 8006ee6:	683b      	ldr	r3, [r7, #0]
 8006ee8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006eec:	d102      	bne.n	8006ef4 <HAL_SPI_Transmit+0x188>
 8006eee:	683b      	ldr	r3, [r7, #0]
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d102      	bne.n	8006efa <HAL_SPI_Transmit+0x18e>
        {
          errorcode = HAL_TIMEOUT;
 8006ef4:	2303      	movs	r3, #3
 8006ef6:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006ef8:	e081      	b.n	8006ffe <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006efe:	b29b      	uxth	r3, r3
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d1ce      	bne.n	8006ea2 <HAL_SPI_Transmit+0x136>
 8006f04:	e04c      	b.n	8006fa0 <HAL_SPI_Transmit+0x234>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	685b      	ldr	r3, [r3, #4]
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d002      	beq.n	8006f14 <HAL_SPI_Transmit+0x1a8>
 8006f0e:	8afb      	ldrh	r3, [r7, #22]
 8006f10:	2b01      	cmp	r3, #1
 8006f12:	d140      	bne.n	8006f96 <HAL_SPI_Transmit+0x22a>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	330c      	adds	r3, #12
 8006f1e:	7812      	ldrb	r2, [r2, #0]
 8006f20:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f26:	1c5a      	adds	r2, r3, #1
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006f30:	b29b      	uxth	r3, r3
 8006f32:	3b01      	subs	r3, #1
 8006f34:	b29a      	uxth	r2, r3
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8006f3a:	e02c      	b.n	8006f96 <HAL_SPI_Transmit+0x22a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	689b      	ldr	r3, [r3, #8]
 8006f42:	f003 0302 	and.w	r3, r3, #2
 8006f46:	2b02      	cmp	r3, #2
 8006f48:	d113      	bne.n	8006f72 <HAL_SPI_Transmit+0x206>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	330c      	adds	r3, #12
 8006f54:	7812      	ldrb	r2, [r2, #0]
 8006f56:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f5c:	1c5a      	adds	r2, r3, #1
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006f66:	b29b      	uxth	r3, r3
 8006f68:	3b01      	subs	r3, #1
 8006f6a:	b29a      	uxth	r2, r3
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	86da      	strh	r2, [r3, #54]	; 0x36
 8006f70:	e011      	b.n	8006f96 <HAL_SPI_Transmit+0x22a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006f72:	f7fc fd1b 	bl	80039ac <HAL_GetTick>
 8006f76:	4602      	mov	r2, r0
 8006f78:	69bb      	ldr	r3, [r7, #24]
 8006f7a:	1ad3      	subs	r3, r2, r3
 8006f7c:	683a      	ldr	r2, [r7, #0]
 8006f7e:	429a      	cmp	r2, r3
 8006f80:	d803      	bhi.n	8006f8a <HAL_SPI_Transmit+0x21e>
 8006f82:	683b      	ldr	r3, [r7, #0]
 8006f84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f88:	d102      	bne.n	8006f90 <HAL_SPI_Transmit+0x224>
 8006f8a:	683b      	ldr	r3, [r7, #0]
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d102      	bne.n	8006f96 <HAL_SPI_Transmit+0x22a>
        {
          errorcode = HAL_TIMEOUT;
 8006f90:	2303      	movs	r3, #3
 8006f92:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006f94:	e033      	b.n	8006ffe <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006f9a:	b29b      	uxth	r3, r3
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d1cd      	bne.n	8006f3c <HAL_SPI_Transmit+0x1d0>
      }
    }
  }
#if (USE_SPI_CRC != 0U)
  /* Enable CRC Transmission */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006fa4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006fa8:	d107      	bne.n	8006fba <HAL_SPI_Transmit+0x24e>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	681a      	ldr	r2, [r3, #0]
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006fb8:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006fba:	69ba      	ldr	r2, [r7, #24]
 8006fbc:	6839      	ldr	r1, [r7, #0]
 8006fbe:	68f8      	ldr	r0, [r7, #12]
 8006fc0:	f000 fc94 	bl	80078ec <SPI_EndRxTxTransaction>
 8006fc4:	4603      	mov	r3, r0
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d002      	beq.n	8006fd0 <HAL_SPI_Transmit+0x264>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	2220      	movs	r2, #32
 8006fce:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	689b      	ldr	r3, [r3, #8]
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d10a      	bne.n	8006fee <HAL_SPI_Transmit+0x282>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006fd8:	2300      	movs	r3, #0
 8006fda:	613b      	str	r3, [r7, #16]
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	68db      	ldr	r3, [r3, #12]
 8006fe2:	613b      	str	r3, [r7, #16]
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	689b      	ldr	r3, [r3, #8]
 8006fea:	613b      	str	r3, [r7, #16]
 8006fec:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d002      	beq.n	8006ffc <HAL_SPI_Transmit+0x290>
  {
    errorcode = HAL_ERROR;
 8006ff6:	2301      	movs	r3, #1
 8006ff8:	77fb      	strb	r3, [r7, #31]
 8006ffa:	e000      	b.n	8006ffe <HAL_SPI_Transmit+0x292>
  }

error:
 8006ffc:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	2201      	movs	r2, #1
 8007002:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	2200      	movs	r2, #0
 800700a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800700e:	7ffb      	ldrb	r3, [r7, #31]
}
 8007010:	4618      	mov	r0, r3
 8007012:	3720      	adds	r7, #32
 8007014:	46bd      	mov	sp, r7
 8007016:	bd80      	pop	{r7, pc}

08007018 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007018:	b580      	push	{r7, lr}
 800701a:	b088      	sub	sp, #32
 800701c:	af02      	add	r7, sp, #8
 800701e:	60f8      	str	r0, [r7, #12]
 8007020:	60b9      	str	r1, [r7, #8]
 8007022:	603b      	str	r3, [r7, #0]
 8007024:	4613      	mov	r3, r2
 8007026:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007028:	2300      	movs	r3, #0
 800702a:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	685b      	ldr	r3, [r3, #4]
 8007030:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007034:	d112      	bne.n	800705c <HAL_SPI_Receive+0x44>
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	689b      	ldr	r3, [r3, #8]
 800703a:	2b00      	cmp	r3, #0
 800703c:	d10e      	bne.n	800705c <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	2204      	movs	r2, #4
 8007042:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8007046:	88fa      	ldrh	r2, [r7, #6]
 8007048:	683b      	ldr	r3, [r7, #0]
 800704a:	9300      	str	r3, [sp, #0]
 800704c:	4613      	mov	r3, r2
 800704e:	68ba      	ldr	r2, [r7, #8]
 8007050:	68b9      	ldr	r1, [r7, #8]
 8007052:	68f8      	ldr	r0, [r7, #12]
 8007054:	f000 f95f 	bl	8007316 <HAL_SPI_TransmitReceive>
 8007058:	4603      	mov	r3, r0
 800705a:	e158      	b.n	800730e <HAL_SPI_Receive+0x2f6>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007062:	2b01      	cmp	r3, #1
 8007064:	d101      	bne.n	800706a <HAL_SPI_Receive+0x52>
 8007066:	2302      	movs	r3, #2
 8007068:	e151      	b.n	800730e <HAL_SPI_Receive+0x2f6>
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	2201      	movs	r2, #1
 800706e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007072:	f7fc fc9b 	bl	80039ac <HAL_GetTick>
 8007076:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800707e:	b2db      	uxtb	r3, r3
 8007080:	2b01      	cmp	r3, #1
 8007082:	d002      	beq.n	800708a <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8007084:	2302      	movs	r3, #2
 8007086:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007088:	e138      	b.n	80072fc <HAL_SPI_Receive+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 800708a:	68bb      	ldr	r3, [r7, #8]
 800708c:	2b00      	cmp	r3, #0
 800708e:	d002      	beq.n	8007096 <HAL_SPI_Receive+0x7e>
 8007090:	88fb      	ldrh	r3, [r7, #6]
 8007092:	2b00      	cmp	r3, #0
 8007094:	d102      	bne.n	800709c <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8007096:	2301      	movs	r3, #1
 8007098:	75fb      	strb	r3, [r7, #23]
    goto error;
 800709a:	e12f      	b.n	80072fc <HAL_SPI_Receive+0x2e4>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	2204      	movs	r2, #4
 80070a0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	2200      	movs	r2, #0
 80070a8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	68ba      	ldr	r2, [r7, #8]
 80070ae:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	88fa      	ldrh	r2, [r7, #6]
 80070b4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	88fa      	ldrh	r2, [r7, #6]
 80070ba:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	2200      	movs	r2, #0
 80070c0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	2200      	movs	r2, #0
 80070c6:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	2200      	movs	r2, #0
 80070cc:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	2200      	movs	r2, #0
 80070d2:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	2200      	movs	r2, #0
 80070d8:	645a      	str	r2, [r3, #68]	; 0x44

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80070de:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80070e2:	d116      	bne.n	8007112 <HAL_SPI_Receive+0xfa>
  {
    SPI_RESET_CRC(hspi);
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	681a      	ldr	r2, [r3, #0]
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80070f2:	601a      	str	r2, [r3, #0]
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	681a      	ldr	r2, [r3, #0]
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007102:	601a      	str	r2, [r3, #0]
    /* this is done to handle the CRCNEXT before the latest data */
    hspi->RxXferCount--;
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007108:	b29b      	uxth	r3, r3
 800710a:	3b01      	subs	r3, #1
 800710c:	b29a      	uxth	r2, r3
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	87da      	strh	r2, [r3, #62]	; 0x3e
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	689b      	ldr	r3, [r3, #8]
 8007116:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800711a:	d107      	bne.n	800712c <HAL_SPI_Receive+0x114>
  {
    SPI_1LINE_RX(hspi);
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	681a      	ldr	r2, [r3, #0]
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800712a:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007136:	2b40      	cmp	r3, #64	; 0x40
 8007138:	d007      	beq.n	800714a <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	681a      	ldr	r2, [r3, #0]
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007148:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	68db      	ldr	r3, [r3, #12]
 800714e:	2b00      	cmp	r3, #0
 8007150:	d162      	bne.n	8007218 <HAL_SPI_Receive+0x200>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8007152:	e02e      	b.n	80071b2 <HAL_SPI_Receive+0x19a>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	689b      	ldr	r3, [r3, #8]
 800715a:	f003 0301 	and.w	r3, r3, #1
 800715e:	2b01      	cmp	r3, #1
 8007160:	d115      	bne.n	800718e <HAL_SPI_Receive+0x176>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	f103 020c 	add.w	r2, r3, #12
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800716e:	7812      	ldrb	r2, [r2, #0]
 8007170:	b2d2      	uxtb	r2, r2
 8007172:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007178:	1c5a      	adds	r2, r3, #1
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007182:	b29b      	uxth	r3, r3
 8007184:	3b01      	subs	r3, #1
 8007186:	b29a      	uxth	r2, r3
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800718c:	e011      	b.n	80071b2 <HAL_SPI_Receive+0x19a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800718e:	f7fc fc0d 	bl	80039ac <HAL_GetTick>
 8007192:	4602      	mov	r2, r0
 8007194:	693b      	ldr	r3, [r7, #16]
 8007196:	1ad3      	subs	r3, r2, r3
 8007198:	683a      	ldr	r2, [r7, #0]
 800719a:	429a      	cmp	r2, r3
 800719c:	d803      	bhi.n	80071a6 <HAL_SPI_Receive+0x18e>
 800719e:	683b      	ldr	r3, [r7, #0]
 80071a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071a4:	d102      	bne.n	80071ac <HAL_SPI_Receive+0x194>
 80071a6:	683b      	ldr	r3, [r7, #0]
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d102      	bne.n	80071b2 <HAL_SPI_Receive+0x19a>
        {
          errorcode = HAL_TIMEOUT;
 80071ac:	2303      	movs	r3, #3
 80071ae:	75fb      	strb	r3, [r7, #23]
          goto error;
 80071b0:	e0a4      	b.n	80072fc <HAL_SPI_Receive+0x2e4>
    while (hspi->RxXferCount > 0U)
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80071b6:	b29b      	uxth	r3, r3
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	d1cb      	bne.n	8007154 <HAL_SPI_Receive+0x13c>
 80071bc:	e031      	b.n	8007222 <HAL_SPI_Receive+0x20a>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	689b      	ldr	r3, [r3, #8]
 80071c4:	f003 0301 	and.w	r3, r3, #1
 80071c8:	2b01      	cmp	r3, #1
 80071ca:	d113      	bne.n	80071f4 <HAL_SPI_Receive+0x1dc>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	68da      	ldr	r2, [r3, #12]
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071d6:	b292      	uxth	r2, r2
 80071d8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071de:	1c9a      	adds	r2, r3, #2
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80071e8:	b29b      	uxth	r3, r3
 80071ea:	3b01      	subs	r3, #1
 80071ec:	b29a      	uxth	r2, r3
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	87da      	strh	r2, [r3, #62]	; 0x3e
 80071f2:	e011      	b.n	8007218 <HAL_SPI_Receive+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80071f4:	f7fc fbda 	bl	80039ac <HAL_GetTick>
 80071f8:	4602      	mov	r2, r0
 80071fa:	693b      	ldr	r3, [r7, #16]
 80071fc:	1ad3      	subs	r3, r2, r3
 80071fe:	683a      	ldr	r2, [r7, #0]
 8007200:	429a      	cmp	r2, r3
 8007202:	d803      	bhi.n	800720c <HAL_SPI_Receive+0x1f4>
 8007204:	683b      	ldr	r3, [r7, #0]
 8007206:	f1b3 3fff 	cmp.w	r3, #4294967295
 800720a:	d102      	bne.n	8007212 <HAL_SPI_Receive+0x1fa>
 800720c:	683b      	ldr	r3, [r7, #0]
 800720e:	2b00      	cmp	r3, #0
 8007210:	d102      	bne.n	8007218 <HAL_SPI_Receive+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8007212:	2303      	movs	r3, #3
 8007214:	75fb      	strb	r3, [r7, #23]
          goto error;
 8007216:	e071      	b.n	80072fc <HAL_SPI_Receive+0x2e4>
    while (hspi->RxXferCount > 0U)
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800721c:	b29b      	uxth	r3, r3
 800721e:	2b00      	cmp	r3, #0
 8007220:	d1cd      	bne.n	80071be <HAL_SPI_Receive+0x1a6>
    }
  }

#if (USE_SPI_CRC != 0U)
  /* Handle the CRC Transmission */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007226:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800722a:	d142      	bne.n	80072b2 <HAL_SPI_Receive+0x29a>
  {
    /* freeze the CRC before the latest data */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	681a      	ldr	r2, [r3, #0]
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800723a:	601a      	str	r2, [r3, #0]

    /* Read the latest data */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 800723c:	693b      	ldr	r3, [r7, #16]
 800723e:	9300      	str	r3, [sp, #0]
 8007240:	683b      	ldr	r3, [r7, #0]
 8007242:	2201      	movs	r2, #1
 8007244:	2101      	movs	r1, #1
 8007246:	68f8      	ldr	r0, [r7, #12]
 8007248:	f000 fa81 	bl	800774e <SPI_WaitFlagStateUntilTimeout>
 800724c:	4603      	mov	r3, r0
 800724e:	2b00      	cmp	r3, #0
 8007250:	d002      	beq.n	8007258 <HAL_SPI_Receive+0x240>
    {
      /* the latest data has not been received */
      errorcode = HAL_TIMEOUT;
 8007252:	2303      	movs	r3, #3
 8007254:	75fb      	strb	r3, [r7, #23]
      goto error;
 8007256:	e051      	b.n	80072fc <HAL_SPI_Receive+0x2e4>
    }

    /* Receive last data in 16 Bit mode */
    if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	68db      	ldr	r3, [r3, #12]
 800725c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007260:	d107      	bne.n	8007272 <HAL_SPI_Receive+0x25a>
    {
      *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	68da      	ldr	r2, [r3, #12]
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800726c:	b292      	uxth	r2, r2
 800726e:	801a      	strh	r2, [r3, #0]
 8007270:	e008      	b.n	8007284 <HAL_SPI_Receive+0x26c>
    }
    /* Receive last data in 8 Bit mode */
    else
    {
      (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	f103 020c 	add.w	r2, r3, #12
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800727e:	7812      	ldrb	r2, [r2, #0]
 8007280:	b2d2      	uxtb	r2, r2
 8007282:	701a      	strb	r2, [r3, #0]
    }

    /* Wait the CRC data */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 8007284:	693b      	ldr	r3, [r7, #16]
 8007286:	9300      	str	r3, [sp, #0]
 8007288:	683b      	ldr	r3, [r7, #0]
 800728a:	2201      	movs	r2, #1
 800728c:	2101      	movs	r1, #1
 800728e:	68f8      	ldr	r0, [r7, #12]
 8007290:	f000 fa5d 	bl	800774e <SPI_WaitFlagStateUntilTimeout>
 8007294:	4603      	mov	r3, r0
 8007296:	2b00      	cmp	r3, #0
 8007298:	d008      	beq.n	80072ac <HAL_SPI_Receive+0x294>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800729e:	f043 0202 	orr.w	r2, r3, #2
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	655a      	str	r2, [r3, #84]	; 0x54
      errorcode = HAL_TIMEOUT;
 80072a6:	2303      	movs	r3, #3
 80072a8:	75fb      	strb	r3, [r7, #23]
      goto error;
 80072aa:	e027      	b.n	80072fc <HAL_SPI_Receive+0x2e4>
    }

    /* Read CRC to Flush DR and RXNE flag */
    READ_REG(hspi->Instance->DR);
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	68db      	ldr	r3, [r3, #12]
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80072b2:	693a      	ldr	r2, [r7, #16]
 80072b4:	6839      	ldr	r1, [r7, #0]
 80072b6:	68f8      	ldr	r0, [r7, #12]
 80072b8:	f000 fab3 	bl	8007822 <SPI_EndRxTransaction>
 80072bc:	4603      	mov	r3, r0
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d002      	beq.n	80072c8 <HAL_SPI_Receive+0x2b0>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	2220      	movs	r2, #32
 80072c6:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if (USE_SPI_CRC != 0U)
  /* Check if CRC error occurred */
  if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR))
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	689b      	ldr	r3, [r3, #8]
 80072ce:	f003 0310 	and.w	r3, r3, #16
 80072d2:	2b10      	cmp	r3, #16
 80072d4:	d10a      	bne.n	80072ec <HAL_SPI_Receive+0x2d4>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80072da:	f043 0202 	orr.w	r2, r3, #2
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	f64f 72ef 	movw	r2, #65519	; 0xffef
 80072ea:	609a      	str	r2, [r3, #8]
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d002      	beq.n	80072fa <HAL_SPI_Receive+0x2e2>
  {
    errorcode = HAL_ERROR;
 80072f4:	2301      	movs	r3, #1
 80072f6:	75fb      	strb	r3, [r7, #23]
 80072f8:	e000      	b.n	80072fc <HAL_SPI_Receive+0x2e4>
  }

error :
 80072fa:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	2201      	movs	r2, #1
 8007300:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	2200      	movs	r2, #0
 8007308:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800730c:	7dfb      	ldrb	r3, [r7, #23]
}
 800730e:	4618      	mov	r0, r3
 8007310:	3718      	adds	r7, #24
 8007312:	46bd      	mov	sp, r7
 8007314:	bd80      	pop	{r7, pc}

08007316 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8007316:	b580      	push	{r7, lr}
 8007318:	b08e      	sub	sp, #56	; 0x38
 800731a:	af02      	add	r7, sp, #8
 800731c:	60f8      	str	r0, [r7, #12]
 800731e:	60b9      	str	r1, [r7, #8]
 8007320:	607a      	str	r2, [r7, #4]
 8007322:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007324:	2301      	movs	r3, #1
 8007326:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8007328:	2300      	movs	r3, #0
 800732a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007334:	2b01      	cmp	r3, #1
 8007336:	d101      	bne.n	800733c <HAL_SPI_TransmitReceive+0x26>
 8007338:	2302      	movs	r3, #2
 800733a:	e1f6      	b.n	800772a <HAL_SPI_TransmitReceive+0x414>
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	2201      	movs	r2, #1
 8007340:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007344:	f7fc fb32 	bl	80039ac <HAL_GetTick>
 8007348:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007350:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	685b      	ldr	r3, [r3, #4]
 8007358:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800735a:	887b      	ldrh	r3, [r7, #2]
 800735c:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800735e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007362:	2b01      	cmp	r3, #1
 8007364:	d00f      	beq.n	8007386 <HAL_SPI_TransmitReceive+0x70>
 8007366:	69fb      	ldr	r3, [r7, #28]
 8007368:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800736c:	d107      	bne.n	800737e <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	689b      	ldr	r3, [r3, #8]
 8007372:	2b00      	cmp	r3, #0
 8007374:	d103      	bne.n	800737e <HAL_SPI_TransmitReceive+0x68>
 8007376:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800737a:	2b04      	cmp	r3, #4
 800737c:	d003      	beq.n	8007386 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800737e:	2302      	movs	r3, #2
 8007380:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007384:	e1c7      	b.n	8007716 <HAL_SPI_TransmitReceive+0x400>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007386:	68bb      	ldr	r3, [r7, #8]
 8007388:	2b00      	cmp	r3, #0
 800738a:	d005      	beq.n	8007398 <HAL_SPI_TransmitReceive+0x82>
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	2b00      	cmp	r3, #0
 8007390:	d002      	beq.n	8007398 <HAL_SPI_TransmitReceive+0x82>
 8007392:	887b      	ldrh	r3, [r7, #2]
 8007394:	2b00      	cmp	r3, #0
 8007396:	d103      	bne.n	80073a0 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8007398:	2301      	movs	r3, #1
 800739a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800739e:	e1ba      	b.n	8007716 <HAL_SPI_TransmitReceive+0x400>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80073a6:	b2db      	uxtb	r3, r3
 80073a8:	2b04      	cmp	r3, #4
 80073aa:	d003      	beq.n	80073b4 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	2205      	movs	r2, #5
 80073b0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	2200      	movs	r2, #0
 80073b8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	687a      	ldr	r2, [r7, #4]
 80073be:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	887a      	ldrh	r2, [r7, #2]
 80073c4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	887a      	ldrh	r2, [r7, #2]
 80073ca:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	68ba      	ldr	r2, [r7, #8]
 80073d0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	887a      	ldrh	r2, [r7, #2]
 80073d6:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	887a      	ldrh	r2, [r7, #2]
 80073dc:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	2200      	movs	r2, #0
 80073e2:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	2200      	movs	r2, #0
 80073e8:	645a      	str	r2, [r3, #68]	; 0x44

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073ee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80073f2:	d10f      	bne.n	8007414 <HAL_SPI_TransmitReceive+0xfe>
  {
    SPI_RESET_CRC(hspi);
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	681a      	ldr	r2, [r3, #0]
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007402:	601a      	str	r2, [r3, #0]
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	681a      	ldr	r2, [r3, #0]
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007412:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800741e:	2b40      	cmp	r3, #64	; 0x40
 8007420:	d007      	beq.n	8007432 <HAL_SPI_TransmitReceive+0x11c>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	681a      	ldr	r2, [r3, #0]
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007430:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	68db      	ldr	r3, [r3, #12]
 8007436:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800743a:	f040 808b 	bne.w	8007554 <HAL_SPI_TransmitReceive+0x23e>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	685b      	ldr	r3, [r3, #4]
 8007442:	2b00      	cmp	r3, #0
 8007444:	d002      	beq.n	800744c <HAL_SPI_TransmitReceive+0x136>
 8007446:	8b7b      	ldrh	r3, [r7, #26]
 8007448:	2b01      	cmp	r3, #1
 800744a:	d178      	bne.n	800753e <HAL_SPI_TransmitReceive+0x228>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007450:	881a      	ldrh	r2, [r3, #0]
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800745c:	1c9a      	adds	r2, r3, #2
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007466:	b29b      	uxth	r3, r3
 8007468:	3b01      	subs	r3, #1
 800746a:	b29a      	uxth	r2, r3
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007470:	e065      	b.n	800753e <HAL_SPI_TransmitReceive+0x228>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	689b      	ldr	r3, [r3, #8]
 8007478:	f003 0302 	and.w	r3, r3, #2
 800747c:	2b02      	cmp	r3, #2
 800747e:	d12d      	bne.n	80074dc <HAL_SPI_TransmitReceive+0x1c6>
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007484:	b29b      	uxth	r3, r3
 8007486:	2b00      	cmp	r3, #0
 8007488:	d028      	beq.n	80074dc <HAL_SPI_TransmitReceive+0x1c6>
 800748a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800748c:	2b01      	cmp	r3, #1
 800748e:	d125      	bne.n	80074dc <HAL_SPI_TransmitReceive+0x1c6>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007494:	881a      	ldrh	r2, [r3, #0]
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80074a0:	1c9a      	adds	r2, r3, #2
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80074aa:	b29b      	uxth	r3, r3
 80074ac:	3b01      	subs	r3, #1
 80074ae:	b29a      	uxth	r2, r3
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80074b4:	2300      	movs	r3, #0
 80074b6:	62fb      	str	r3, [r7, #44]	; 0x2c

#if (USE_SPI_CRC != 0U)
        /* Enable CRC Transmission */
        if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80074bc:	b29b      	uxth	r3, r3
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d10c      	bne.n	80074dc <HAL_SPI_TransmitReceive+0x1c6>
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80074c6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80074ca:	d107      	bne.n	80074dc <HAL_SPI_TransmitReceive+0x1c6>
        {
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	681a      	ldr	r2, [r3, #0]
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80074da:	601a      	str	r2, [r3, #0]
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	689b      	ldr	r3, [r3, #8]
 80074e2:	f003 0301 	and.w	r3, r3, #1
 80074e6:	2b01      	cmp	r3, #1
 80074e8:	d119      	bne.n	800751e <HAL_SPI_TransmitReceive+0x208>
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80074ee:	b29b      	uxth	r3, r3
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d014      	beq.n	800751e <HAL_SPI_TransmitReceive+0x208>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	68da      	ldr	r2, [r3, #12]
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074fe:	b292      	uxth	r2, r2
 8007500:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007506:	1c9a      	adds	r2, r3, #2
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007510:	b29b      	uxth	r3, r3
 8007512:	3b01      	subs	r3, #1
 8007514:	b29a      	uxth	r2, r3
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800751a:	2301      	movs	r3, #1
 800751c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800751e:	f7fc fa45 	bl	80039ac <HAL_GetTick>
 8007522:	4602      	mov	r2, r0
 8007524:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007526:	1ad3      	subs	r3, r2, r3
 8007528:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800752a:	429a      	cmp	r2, r3
 800752c:	d807      	bhi.n	800753e <HAL_SPI_TransmitReceive+0x228>
 800752e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007530:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007534:	d003      	beq.n	800753e <HAL_SPI_TransmitReceive+0x228>
      {
        errorcode = HAL_TIMEOUT;
 8007536:	2303      	movs	r3, #3
 8007538:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800753c:	e0eb      	b.n	8007716 <HAL_SPI_TransmitReceive+0x400>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007542:	b29b      	uxth	r3, r3
 8007544:	2b00      	cmp	r3, #0
 8007546:	d194      	bne.n	8007472 <HAL_SPI_TransmitReceive+0x15c>
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800754c:	b29b      	uxth	r3, r3
 800754e:	2b00      	cmp	r3, #0
 8007550:	d18f      	bne.n	8007472 <HAL_SPI_TransmitReceive+0x15c>
 8007552:	e08e      	b.n	8007672 <HAL_SPI_TransmitReceive+0x35c>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	685b      	ldr	r3, [r3, #4]
 8007558:	2b00      	cmp	r3, #0
 800755a:	d002      	beq.n	8007562 <HAL_SPI_TransmitReceive+0x24c>
 800755c:	8b7b      	ldrh	r3, [r7, #26]
 800755e:	2b01      	cmp	r3, #1
 8007560:	d17d      	bne.n	800765e <HAL_SPI_TransmitReceive+0x348>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	330c      	adds	r3, #12
 800756c:	7812      	ldrb	r2, [r2, #0]
 800756e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007574:	1c5a      	adds	r2, r3, #1
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800757e:	b29b      	uxth	r3, r3
 8007580:	3b01      	subs	r3, #1
 8007582:	b29a      	uxth	r2, r3
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007588:	e069      	b.n	800765e <HAL_SPI_TransmitReceive+0x348>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	689b      	ldr	r3, [r3, #8]
 8007590:	f003 0302 	and.w	r3, r3, #2
 8007594:	2b02      	cmp	r3, #2
 8007596:	d12e      	bne.n	80075f6 <HAL_SPI_TransmitReceive+0x2e0>
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800759c:	b29b      	uxth	r3, r3
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d029      	beq.n	80075f6 <HAL_SPI_TransmitReceive+0x2e0>
 80075a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80075a4:	2b01      	cmp	r3, #1
 80075a6:	d126      	bne.n	80075f6 <HAL_SPI_TransmitReceive+0x2e0>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	330c      	adds	r3, #12
 80075b2:	7812      	ldrb	r2, [r2, #0]
 80075b4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075ba:	1c5a      	adds	r2, r3, #1
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80075c4:	b29b      	uxth	r3, r3
 80075c6:	3b01      	subs	r3, #1
 80075c8:	b29a      	uxth	r2, r3
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80075ce:	2300      	movs	r3, #0
 80075d0:	62fb      	str	r3, [r7, #44]	; 0x2c

#if (USE_SPI_CRC != 0U)
        /* Enable CRC Transmission */
        if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80075d6:	b29b      	uxth	r3, r3
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d10c      	bne.n	80075f6 <HAL_SPI_TransmitReceive+0x2e0>
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80075e0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80075e4:	d107      	bne.n	80075f6 <HAL_SPI_TransmitReceive+0x2e0>
        {
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	681a      	ldr	r2, [r3, #0]
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80075f4:	601a      	str	r2, [r3, #0]
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	689b      	ldr	r3, [r3, #8]
 80075fc:	f003 0301 	and.w	r3, r3, #1
 8007600:	2b01      	cmp	r3, #1
 8007602:	d119      	bne.n	8007638 <HAL_SPI_TransmitReceive+0x322>
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007608:	b29b      	uxth	r3, r3
 800760a:	2b00      	cmp	r3, #0
 800760c:	d014      	beq.n	8007638 <HAL_SPI_TransmitReceive+0x322>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	68da      	ldr	r2, [r3, #12]
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007618:	b2d2      	uxtb	r2, r2
 800761a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007620:	1c5a      	adds	r2, r3, #1
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800762a:	b29b      	uxth	r3, r3
 800762c:	3b01      	subs	r3, #1
 800762e:	b29a      	uxth	r2, r3
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007634:	2301      	movs	r3, #1
 8007636:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007638:	f7fc f9b8 	bl	80039ac <HAL_GetTick>
 800763c:	4602      	mov	r2, r0
 800763e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007640:	1ad3      	subs	r3, r2, r3
 8007642:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007644:	429a      	cmp	r2, r3
 8007646:	d803      	bhi.n	8007650 <HAL_SPI_TransmitReceive+0x33a>
 8007648:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800764a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800764e:	d102      	bne.n	8007656 <HAL_SPI_TransmitReceive+0x340>
 8007650:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007652:	2b00      	cmp	r3, #0
 8007654:	d103      	bne.n	800765e <HAL_SPI_TransmitReceive+0x348>
      {
        errorcode = HAL_TIMEOUT;
 8007656:	2303      	movs	r3, #3
 8007658:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800765c:	e05b      	b.n	8007716 <HAL_SPI_TransmitReceive+0x400>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007662:	b29b      	uxth	r3, r3
 8007664:	2b00      	cmp	r3, #0
 8007666:	d190      	bne.n	800758a <HAL_SPI_TransmitReceive+0x274>
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800766c:	b29b      	uxth	r3, r3
 800766e:	2b00      	cmp	r3, #0
 8007670:	d18b      	bne.n	800758a <HAL_SPI_TransmitReceive+0x274>
    }
  }

#if (USE_SPI_CRC != 0U)
  /* Read CRC from DR to close CRC calculation process */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007676:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800767a:	d117      	bne.n	80076ac <HAL_SPI_TransmitReceive+0x396>
  {
    /* Wait until TXE flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 800767c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800767e:	9300      	str	r3, [sp, #0]
 8007680:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007682:	2201      	movs	r2, #1
 8007684:	2101      	movs	r1, #1
 8007686:	68f8      	ldr	r0, [r7, #12]
 8007688:	f000 f861 	bl	800774e <SPI_WaitFlagStateUntilTimeout>
 800768c:	4603      	mov	r3, r0
 800768e:	2b00      	cmp	r3, #0
 8007690:	d009      	beq.n	80076a6 <HAL_SPI_TransmitReceive+0x390>
    {
      /* Error on the CRC reception */
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007696:	f043 0202 	orr.w	r2, r3, #2
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	655a      	str	r2, [r3, #84]	; 0x54
      errorcode = HAL_TIMEOUT;
 800769e:	2303      	movs	r3, #3
 80076a0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
      goto error;
 80076a4:	e037      	b.n	8007716 <HAL_SPI_TransmitReceive+0x400>
    }
    /* Read CRC */
    READ_REG(hspi->Instance->DR);
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	68db      	ldr	r3, [r3, #12]
  }

  /* Check if CRC error occurred */
  if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR))
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	689b      	ldr	r3, [r3, #8]
 80076b2:	f003 0310 	and.w	r3, r3, #16
 80076b6:	2b10      	cmp	r3, #16
 80076b8:	d10d      	bne.n	80076d6 <HAL_SPI_TransmitReceive+0x3c0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80076be:	f043 0202 	orr.w	r2, r3, #2
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	655a      	str	r2, [r3, #84]	; 0x54
    /* Clear CRC Flag */
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	f64f 72ef 	movw	r2, #65519	; 0xffef
 80076ce:	609a      	str	r2, [r3, #8]

    errorcode = HAL_ERROR;
 80076d0:	2301      	movs	r3, #1
 80076d2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80076d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80076d8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80076da:	68f8      	ldr	r0, [r7, #12]
 80076dc:	f000 f906 	bl	80078ec <SPI_EndRxTxTransaction>
 80076e0:	4603      	mov	r3, r0
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d006      	beq.n	80076f4 <HAL_SPI_TransmitReceive+0x3de>
  {
    errorcode = HAL_ERROR;
 80076e6:	2301      	movs	r3, #1
 80076e8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	2220      	movs	r2, #32
 80076f0:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80076f2:	e010      	b.n	8007716 <HAL_SPI_TransmitReceive+0x400>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	689b      	ldr	r3, [r3, #8]
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d10b      	bne.n	8007714 <HAL_SPI_TransmitReceive+0x3fe>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80076fc:	2300      	movs	r3, #0
 80076fe:	617b      	str	r3, [r7, #20]
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	68db      	ldr	r3, [r3, #12]
 8007706:	617b      	str	r3, [r7, #20]
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	689b      	ldr	r3, [r3, #8]
 800770e:	617b      	str	r3, [r7, #20]
 8007710:	697b      	ldr	r3, [r7, #20]
 8007712:	e000      	b.n	8007716 <HAL_SPI_TransmitReceive+0x400>
  }

error :
 8007714:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	2201      	movs	r2, #1
 800771a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	2200      	movs	r2, #0
 8007722:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007726:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800772a:	4618      	mov	r0, r3
 800772c:	3730      	adds	r7, #48	; 0x30
 800772e:	46bd      	mov	sp, r7
 8007730:	bd80      	pop	{r7, pc}

08007732 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8007732:	b480      	push	{r7}
 8007734:	b083      	sub	sp, #12
 8007736:	af00      	add	r7, sp, #0
 8007738:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007740:	b2db      	uxtb	r3, r3
}
 8007742:	4618      	mov	r0, r3
 8007744:	370c      	adds	r7, #12
 8007746:	46bd      	mov	sp, r7
 8007748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800774c:	4770      	bx	lr

0800774e <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800774e:	b580      	push	{r7, lr}
 8007750:	b084      	sub	sp, #16
 8007752:	af00      	add	r7, sp, #0
 8007754:	60f8      	str	r0, [r7, #12]
 8007756:	60b9      	str	r1, [r7, #8]
 8007758:	603b      	str	r3, [r7, #0]
 800775a:	4613      	mov	r3, r2
 800775c:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800775e:	e04c      	b.n	80077fa <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007760:	683b      	ldr	r3, [r7, #0]
 8007762:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007766:	d048      	beq.n	80077fa <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8007768:	f7fc f920 	bl	80039ac <HAL_GetTick>
 800776c:	4602      	mov	r2, r0
 800776e:	69bb      	ldr	r3, [r7, #24]
 8007770:	1ad3      	subs	r3, r2, r3
 8007772:	683a      	ldr	r2, [r7, #0]
 8007774:	429a      	cmp	r2, r3
 8007776:	d902      	bls.n	800777e <SPI_WaitFlagStateUntilTimeout+0x30>
 8007778:	683b      	ldr	r3, [r7, #0]
 800777a:	2b00      	cmp	r3, #0
 800777c:	d13d      	bne.n	80077fa <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	685a      	ldr	r2, [r3, #4]
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800778c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	685b      	ldr	r3, [r3, #4]
 8007792:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007796:	d111      	bne.n	80077bc <SPI_WaitFlagStateUntilTimeout+0x6e>
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	689b      	ldr	r3, [r3, #8]
 800779c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80077a0:	d004      	beq.n	80077ac <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	689b      	ldr	r3, [r3, #8]
 80077a6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80077aa:	d107      	bne.n	80077bc <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	681a      	ldr	r2, [r3, #0]
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80077ba:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80077c0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80077c4:	d10f      	bne.n	80077e6 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	681a      	ldr	r2, [r3, #0]
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80077d4:	601a      	str	r2, [r3, #0]
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	681a      	ldr	r2, [r3, #0]
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80077e4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	2201      	movs	r2, #1
 80077ea:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	2200      	movs	r2, #0
 80077f2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80077f6:	2303      	movs	r3, #3
 80077f8:	e00f      	b.n	800781a <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	689a      	ldr	r2, [r3, #8]
 8007800:	68bb      	ldr	r3, [r7, #8]
 8007802:	4013      	ands	r3, r2
 8007804:	68ba      	ldr	r2, [r7, #8]
 8007806:	429a      	cmp	r2, r3
 8007808:	bf0c      	ite	eq
 800780a:	2301      	moveq	r3, #1
 800780c:	2300      	movne	r3, #0
 800780e:	b2db      	uxtb	r3, r3
 8007810:	461a      	mov	r2, r3
 8007812:	79fb      	ldrb	r3, [r7, #7]
 8007814:	429a      	cmp	r2, r3
 8007816:	d1a3      	bne.n	8007760 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8007818:	2300      	movs	r3, #0
}
 800781a:	4618      	mov	r0, r3
 800781c:	3710      	adds	r7, #16
 800781e:	46bd      	mov	sp, r7
 8007820:	bd80      	pop	{r7, pc}

08007822 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8007822:	b580      	push	{r7, lr}
 8007824:	b086      	sub	sp, #24
 8007826:	af02      	add	r7, sp, #8
 8007828:	60f8      	str	r0, [r7, #12]
 800782a:	60b9      	str	r1, [r7, #8]
 800782c:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	685b      	ldr	r3, [r3, #4]
 8007832:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007836:	d111      	bne.n	800785c <SPI_EndRxTransaction+0x3a>
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	689b      	ldr	r3, [r3, #8]
 800783c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007840:	d004      	beq.n	800784c <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	689b      	ldr	r3, [r3, #8]
 8007846:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800784a:	d107      	bne.n	800785c <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	681a      	ldr	r2, [r3, #0]
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800785a:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	685b      	ldr	r3, [r3, #4]
 8007860:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007864:	d12a      	bne.n	80078bc <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	689b      	ldr	r3, [r3, #8]
 800786a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800786e:	d012      	beq.n	8007896 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	9300      	str	r3, [sp, #0]
 8007874:	68bb      	ldr	r3, [r7, #8]
 8007876:	2200      	movs	r2, #0
 8007878:	2180      	movs	r1, #128	; 0x80
 800787a:	68f8      	ldr	r0, [r7, #12]
 800787c:	f7ff ff67 	bl	800774e <SPI_WaitFlagStateUntilTimeout>
 8007880:	4603      	mov	r3, r0
 8007882:	2b00      	cmp	r3, #0
 8007884:	d02d      	beq.n	80078e2 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800788a:	f043 0220 	orr.w	r2, r3, #32
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8007892:	2303      	movs	r3, #3
 8007894:	e026      	b.n	80078e4 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	9300      	str	r3, [sp, #0]
 800789a:	68bb      	ldr	r3, [r7, #8]
 800789c:	2200      	movs	r2, #0
 800789e:	2101      	movs	r1, #1
 80078a0:	68f8      	ldr	r0, [r7, #12]
 80078a2:	f7ff ff54 	bl	800774e <SPI_WaitFlagStateUntilTimeout>
 80078a6:	4603      	mov	r3, r0
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d01a      	beq.n	80078e2 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80078b0:	f043 0220 	orr.w	r2, r3, #32
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80078b8:	2303      	movs	r3, #3
 80078ba:	e013      	b.n	80078e4 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	9300      	str	r3, [sp, #0]
 80078c0:	68bb      	ldr	r3, [r7, #8]
 80078c2:	2200      	movs	r2, #0
 80078c4:	2101      	movs	r1, #1
 80078c6:	68f8      	ldr	r0, [r7, #12]
 80078c8:	f7ff ff41 	bl	800774e <SPI_WaitFlagStateUntilTimeout>
 80078cc:	4603      	mov	r3, r0
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d007      	beq.n	80078e2 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80078d6:	f043 0220 	orr.w	r2, r3, #32
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80078de:	2303      	movs	r3, #3
 80078e0:	e000      	b.n	80078e4 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80078e2:	2300      	movs	r3, #0
}
 80078e4:	4618      	mov	r0, r3
 80078e6:	3710      	adds	r7, #16
 80078e8:	46bd      	mov	sp, r7
 80078ea:	bd80      	pop	{r7, pc}

080078ec <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80078ec:	b580      	push	{r7, lr}
 80078ee:	b088      	sub	sp, #32
 80078f0:	af02      	add	r7, sp, #8
 80078f2:	60f8      	str	r0, [r7, #12]
 80078f4:	60b9      	str	r1, [r7, #8]
 80078f6:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80078f8:	4b1b      	ldr	r3, [pc, #108]	; (8007968 <SPI_EndRxTxTransaction+0x7c>)
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	4a1b      	ldr	r2, [pc, #108]	; (800796c <SPI_EndRxTxTransaction+0x80>)
 80078fe:	fba2 2303 	umull	r2, r3, r2, r3
 8007902:	0d5b      	lsrs	r3, r3, #21
 8007904:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007908:	fb02 f303 	mul.w	r3, r2, r3
 800790c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	685b      	ldr	r3, [r3, #4]
 8007912:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007916:	d112      	bne.n	800793e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	9300      	str	r3, [sp, #0]
 800791c:	68bb      	ldr	r3, [r7, #8]
 800791e:	2200      	movs	r2, #0
 8007920:	2180      	movs	r1, #128	; 0x80
 8007922:	68f8      	ldr	r0, [r7, #12]
 8007924:	f7ff ff13 	bl	800774e <SPI_WaitFlagStateUntilTimeout>
 8007928:	4603      	mov	r3, r0
 800792a:	2b00      	cmp	r3, #0
 800792c:	d016      	beq.n	800795c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007932:	f043 0220 	orr.w	r2, r3, #32
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800793a:	2303      	movs	r3, #3
 800793c:	e00f      	b.n	800795e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800793e:	697b      	ldr	r3, [r7, #20]
 8007940:	2b00      	cmp	r3, #0
 8007942:	d00a      	beq.n	800795a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8007944:	697b      	ldr	r3, [r7, #20]
 8007946:	3b01      	subs	r3, #1
 8007948:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	689b      	ldr	r3, [r3, #8]
 8007950:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007954:	2b80      	cmp	r3, #128	; 0x80
 8007956:	d0f2      	beq.n	800793e <SPI_EndRxTxTransaction+0x52>
 8007958:	e000      	b.n	800795c <SPI_EndRxTxTransaction+0x70>
        break;
 800795a:	bf00      	nop
  }

  return HAL_OK;
 800795c:	2300      	movs	r3, #0
}
 800795e:	4618      	mov	r0, r3
 8007960:	3718      	adds	r7, #24
 8007962:	46bd      	mov	sp, r7
 8007964:	bd80      	pop	{r7, pc}
 8007966:	bf00      	nop
 8007968:	200002dc 	.word	0x200002dc
 800796c:	165e9f81 	.word	0x165e9f81

08007970 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 8007970:	b480      	push	{r7}
 8007972:	b085      	sub	sp, #20
 8007974:	af00      	add	r7, sp, #0
 8007976:	6078      	str	r0, [r7, #4]
 8007978:	6039      	str	r1, [r7, #0]
  uint32_t tmpr1 = 0U;
 800797a:	2300      	movs	r3, #0
 800797c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpr2 = 0U;
 800797e:	2300      	movs	r3, #0
 8007980:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));   

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank != FMC_SDRAM_BANK2) 
 8007982:	683b      	ldr	r3, [r7, #0]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	2b01      	cmp	r3, #1
 8007988:	d029      	beq.n	80079de <FMC_SDRAM_Init+0x6e>
  {    
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	60fb      	str	r3, [r7, #12]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8007996:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800799a:	60fb      	str	r3, [r7, #12]
                         FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP | \
                         FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
  
  
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800799c:	683b      	ldr	r3, [r7, #0]
 800799e:	685a      	ldr	r2, [r3, #4]
                                               Init->RowBitsNumber      |\
 80079a0:	683b      	ldr	r3, [r7, #0]
 80079a2:	689b      	ldr	r3, [r3, #8]
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 80079a4:	431a      	orrs	r2, r3
                                               Init->MemoryDataWidth    |\
 80079a6:	683b      	ldr	r3, [r7, #0]
 80079a8:	68db      	ldr	r3, [r3, #12]
                                               Init->RowBitsNumber      |\
 80079aa:	431a      	orrs	r2, r3
                                               Init->InternalBankNumber |\
 80079ac:	683b      	ldr	r3, [r7, #0]
 80079ae:	691b      	ldr	r3, [r3, #16]
                                               Init->MemoryDataWidth    |\
 80079b0:	431a      	orrs	r2, r3
                                               Init->CASLatency         |\
 80079b2:	683b      	ldr	r3, [r7, #0]
 80079b4:	695b      	ldr	r3, [r3, #20]
                                               Init->InternalBankNumber |\
 80079b6:	431a      	orrs	r2, r3
                                               Init->WriteProtection    |\
 80079b8:	683b      	ldr	r3, [r7, #0]
 80079ba:	699b      	ldr	r3, [r3, #24]
                                               Init->CASLatency         |\
 80079bc:	431a      	orrs	r2, r3
                                               Init->SDClockPeriod      |\
 80079be:	683b      	ldr	r3, [r7, #0]
 80079c0:	69db      	ldr	r3, [r3, #28]
                                               Init->WriteProtection    |\
 80079c2:	431a      	orrs	r2, r3
                                               Init->ReadBurst          |\
 80079c4:	683b      	ldr	r3, [r7, #0]
 80079c6:	6a1b      	ldr	r3, [r3, #32]
                                               Init->SDClockPeriod      |\
 80079c8:	431a      	orrs	r2, r3
                                               Init->ReadPipeDelay
 80079ca:	683b      	ldr	r3, [r7, #0]
 80079cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                                               Init->ReadBurst          |\
 80079ce:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 80079d0:	68fa      	ldr	r2, [r7, #12]
 80079d2:	4313      	orrs	r3, r2
 80079d4:	60fb      	str	r3, [r7, #12]
                                               );
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	68fa      	ldr	r2, [r7, #12]
 80079da:	601a      	str	r2, [r3, #0]
 80079dc:	e034      	b.n	8007a48 <FMC_SDRAM_Init+0xd8>
  }
  else /* FMC_Bank2_SDRAM */                      
  {
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	60fb      	str	r3, [r7, #12]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80079ea:	60fb      	str	r3, [r7, #12]
    
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 80079ec:	683b      	ldr	r3, [r7, #0]
 80079ee:	69da      	ldr	r2, [r3, #28]
                        Init->ReadBurst          |\
 80079f0:	683b      	ldr	r3, [r7, #0]
 80079f2:	6a1b      	ldr	r3, [r3, #32]
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 80079f4:	431a      	orrs	r2, r3
                        Init->ReadPipeDelay);  
 80079f6:	683b      	ldr	r3, [r7, #0]
 80079f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        Init->ReadBurst          |\
 80079fa:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 80079fc:	68fa      	ldr	r2, [r7, #12]
 80079fe:	4313      	orrs	r3, r2
 8007a00:	60fb      	str	r3, [r7, #12]
    
    tmpr2 = Device->SDCR[FMC_SDRAM_BANK2];
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	685b      	ldr	r3, [r3, #4]
 8007a06:	60bb      	str	r3, [r7, #8]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr2 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 8007a08:	68bb      	ldr	r3, [r7, #8]
 8007a0a:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8007a0e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8007a12:	60bb      	str	r3, [r7, #8]
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8007a14:	683b      	ldr	r3, [r7, #0]
 8007a16:	685a      	ldr	r2, [r3, #4]
                       Init->RowBitsNumber      |\
 8007a18:	683b      	ldr	r3, [r7, #0]
 8007a1a:	689b      	ldr	r3, [r3, #8]
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8007a1c:	431a      	orrs	r2, r3
                       Init->MemoryDataWidth    |\
 8007a1e:	683b      	ldr	r3, [r7, #0]
 8007a20:	68db      	ldr	r3, [r3, #12]
                       Init->RowBitsNumber      |\
 8007a22:	431a      	orrs	r2, r3
                       Init->InternalBankNumber |\
 8007a24:	683b      	ldr	r3, [r7, #0]
 8007a26:	691b      	ldr	r3, [r3, #16]
                       Init->MemoryDataWidth    |\
 8007a28:	431a      	orrs	r2, r3
                       Init->CASLatency         |\
 8007a2a:	683b      	ldr	r3, [r7, #0]
 8007a2c:	695b      	ldr	r3, [r3, #20]
                       Init->InternalBankNumber |\
 8007a2e:	431a      	orrs	r2, r3
                       Init->WriteProtection);
 8007a30:	683b      	ldr	r3, [r7, #0]
 8007a32:	699b      	ldr	r3, [r3, #24]
                       Init->CASLatency         |\
 8007a34:	4313      	orrs	r3, r2
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8007a36:	68ba      	ldr	r2, [r7, #8]
 8007a38:	4313      	orrs	r3, r2
 8007a3a:	60bb      	str	r3, [r7, #8]

    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	68fa      	ldr	r2, [r7, #12]
 8007a40:	601a      	str	r2, [r3, #0]
    Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	68ba      	ldr	r2, [r7, #8]
 8007a46:	605a      	str	r2, [r3, #4]
  }  
  
  return HAL_OK;
 8007a48:	2300      	movs	r3, #0
}
 8007a4a:	4618      	mov	r0, r3
 8007a4c:	3714      	adds	r7, #20
 8007a4e:	46bd      	mov	sp, r7
 8007a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a54:	4770      	bx	lr

08007a56 <FMC_SDRAM_Timing_Init>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Bank SDRAM bank number   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8007a56:	b480      	push	{r7}
 8007a58:	b087      	sub	sp, #28
 8007a5a:	af00      	add	r7, sp, #0
 8007a5c:	60f8      	str	r0, [r7, #12]
 8007a5e:	60b9      	str	r1, [r7, #8]
 8007a60:	607a      	str	r2, [r7, #4]
  uint32_t tmpr1 = 0U;
 8007a62:	2300      	movs	r3, #0
 8007a64:	617b      	str	r3, [r7, #20]
  uint32_t tmpr2 = 0U;
 8007a66:	2300      	movs	r3, #0
 8007a68:	613b      	str	r3, [r7, #16]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));
  
  /* Set SDRAM device timing parameters */ 
  if (Bank != FMC_SDRAM_BANK2) 
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	2b01      	cmp	r3, #1
 8007a6e:	d02e      	beq.n	8007ace <FMC_SDRAM_Timing_Init+0x78>
  { 
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	689b      	ldr	r3, [r3, #8]
 8007a74:	617b      	str	r3, [r7, #20]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 8007a76:	697b      	ldr	r3, [r7, #20]
 8007a78:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8007a7c:	617b      	str	r3, [r7, #20]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 8007a7e:	68bb      	ldr	r3, [r7, #8]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U) |\
 8007a84:	68bb      	ldr	r3, [r7, #8]
 8007a86:	685b      	ldr	r3, [r3, #4]
 8007a88:	3b01      	subs	r3, #1
 8007a8a:	011b      	lsls	r3, r3, #4
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 8007a8c:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1U) << 8U)      |\
 8007a8e:	68bb      	ldr	r3, [r7, #8]
 8007a90:	689b      	ldr	r3, [r3, #8]
 8007a92:	3b01      	subs	r3, #1
 8007a94:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U) |\
 8007a96:	431a      	orrs	r2, r3
                       (((Timing->RowCycleDelay)-1U) << 12U)       |\
 8007a98:	68bb      	ldr	r3, [r7, #8]
 8007a9a:	68db      	ldr	r3, [r3, #12]
 8007a9c:	3b01      	subs	r3, #1
 8007a9e:	031b      	lsls	r3, r3, #12
                       (((Timing->SelfRefreshTime)-1U) << 8U)      |\
 8007aa0:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1U) <<16U)    |\
 8007aa2:	68bb      	ldr	r3, [r7, #8]
 8007aa4:	691b      	ldr	r3, [r3, #16]
 8007aa6:	3b01      	subs	r3, #1
 8007aa8:	041b      	lsls	r3, r3, #16
                       (((Timing->RowCycleDelay)-1U) << 12U)       |\
 8007aaa:	431a      	orrs	r2, r3
                       (((Timing->RPDelay)-1U) << 20U)             |\
 8007aac:	68bb      	ldr	r3, [r7, #8]
 8007aae:	695b      	ldr	r3, [r3, #20]
 8007ab0:	3b01      	subs	r3, #1
 8007ab2:	051b      	lsls	r3, r3, #20
                       (((Timing->WriteRecoveryTime)-1U) <<16U)    |\
 8007ab4:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1U) << 24U));
 8007ab6:	68bb      	ldr	r3, [r7, #8]
 8007ab8:	699b      	ldr	r3, [r3, #24]
 8007aba:	3b01      	subs	r3, #1
 8007abc:	061b      	lsls	r3, r3, #24
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 8007abe:	4313      	orrs	r3, r2
 8007ac0:	697a      	ldr	r2, [r7, #20]
 8007ac2:	4313      	orrs	r3, r2
 8007ac4:	617b      	str	r3, [r7, #20]
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	697a      	ldr	r2, [r7, #20]
 8007aca:	609a      	str	r2, [r3, #8]
 8007acc:	e03b      	b.n	8007b46 <FMC_SDRAM_Timing_Init+0xf0>
  }
   else /* FMC_Bank2_SDRAM */
  {
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	689b      	ldr	r3, [r3, #8]
 8007ad2:	617b      	str	r3, [r7, #20]
    
    /* Clear TRC and TRP bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TRC | FMC_SDTR1_TRP));
 8007ad4:	697b      	ldr	r3, [r7, #20]
 8007ad6:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8007ada:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007ade:	617b      	str	r3, [r7, #20]
    
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1U) << 12U)       |\
 8007ae0:	68bb      	ldr	r3, [r7, #8]
 8007ae2:	68db      	ldr	r3, [r3, #12]
 8007ae4:	3b01      	subs	r3, #1
 8007ae6:	031a      	lsls	r2, r3, #12
                        (((Timing->RPDelay)-1U) << 20U)); 
 8007ae8:	68bb      	ldr	r3, [r7, #8]
 8007aea:	695b      	ldr	r3, [r3, #20]
 8007aec:	3b01      	subs	r3, #1
 8007aee:	051b      	lsls	r3, r3, #20
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1U) << 12U)       |\
 8007af0:	4313      	orrs	r3, r2
 8007af2:	697a      	ldr	r2, [r7, #20]
 8007af4:	4313      	orrs	r3, r2
 8007af6:	617b      	str	r3, [r7, #20]
    
    tmpr2 = Device->SDTR[FMC_SDRAM_BANK2];
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	68db      	ldr	r3, [r3, #12]
 8007afc:	613b      	str	r3, [r7, #16]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr2 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 8007afe:	693b      	ldr	r3, [r7, #16]
 8007b00:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8007b04:	613b      	str	r3, [r7, #16]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 8007b06:	68bb      	ldr	r3, [r7, #8]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U)  |\
 8007b0c:	68bb      	ldr	r3, [r7, #8]
 8007b0e:	685b      	ldr	r3, [r3, #4]
 8007b10:	3b01      	subs	r3, #1
 8007b12:	011b      	lsls	r3, r3, #4
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 8007b14:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1U) << 8U)       |\
 8007b16:	68bb      	ldr	r3, [r7, #8]
 8007b18:	689b      	ldr	r3, [r3, #8]
 8007b1a:	3b01      	subs	r3, #1
 8007b1c:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U)  |\
 8007b1e:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1U) <<16U)     |\
 8007b20:	68bb      	ldr	r3, [r7, #8]
 8007b22:	691b      	ldr	r3, [r3, #16]
 8007b24:	3b01      	subs	r3, #1
 8007b26:	041b      	lsls	r3, r3, #16
                       (((Timing->SelfRefreshTime)-1U) << 8U)       |\
 8007b28:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1U) << 24U)));   
 8007b2a:	68bb      	ldr	r3, [r7, #8]
 8007b2c:	699b      	ldr	r3, [r3, #24]
 8007b2e:	3b01      	subs	r3, #1
 8007b30:	061b      	lsls	r3, r3, #24
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 8007b32:	4313      	orrs	r3, r2
 8007b34:	693a      	ldr	r2, [r7, #16]
 8007b36:	4313      	orrs	r3, r2
 8007b38:	613b      	str	r3, [r7, #16]

    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	697a      	ldr	r2, [r7, #20]
 8007b3e:	609a      	str	r2, [r3, #8]
    Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	693a      	ldr	r2, [r7, #16]
 8007b44:	60da      	str	r2, [r3, #12]
  }
  return HAL_OK;
 8007b46:	2300      	movs	r3, #0
}
 8007b48:	4618      	mov	r0, r3
 8007b4a:	371c      	adds	r7, #28
 8007b4c:	46bd      	mov	sp, r7
 8007b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b52:	4770      	bx	lr

08007b54 <FMC_SDRAM_SendCommand>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */  
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8007b54:	b580      	push	{r7, lr}
 8007b56:	b086      	sub	sp, #24
 8007b58:	af00      	add	r7, sp, #0
 8007b5a:	60f8      	str	r0, [r7, #12]
 8007b5c:	60b9      	str	r1, [r7, #8]
 8007b5e:	607a      	str	r2, [r7, #4]
  __IO uint32_t tmpr = 0U;
 8007b60:	2300      	movs	r3, #0
 8007b62:	613b      	str	r3, [r7, #16]
  uint32_t tickstart = 0U;
 8007b64:	2300      	movs	r3, #0
 8007b66:	617b      	str	r3, [r7, #20]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));  

  /* Set command register */
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 8007b68:	68bb      	ldr	r3, [r7, #8]
 8007b6a:	681a      	ldr	r2, [r3, #0]
                    (Command->CommandTarget)                |\
 8007b6c:	68bb      	ldr	r3, [r7, #8]
 8007b6e:	685b      	ldr	r3, [r3, #4]
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 8007b70:	431a      	orrs	r2, r3
                    (((Command->AutoRefreshNumber)-1U) << 5U) |\
 8007b72:	68bb      	ldr	r3, [r7, #8]
 8007b74:	689b      	ldr	r3, [r3, #8]
 8007b76:	3b01      	subs	r3, #1
 8007b78:	015b      	lsls	r3, r3, #5
                    (Command->CommandTarget)                |\
 8007b7a:	431a      	orrs	r2, r3
                    ((Command->ModeRegisterDefinition) << 9U)
 8007b7c:	68bb      	ldr	r3, [r7, #8]
 8007b7e:	68db      	ldr	r3, [r3, #12]
 8007b80:	025b      	lsls	r3, r3, #9
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 8007b82:	4313      	orrs	r3, r2
 8007b84:	613b      	str	r3, [r7, #16]
                    );
    
  Device->SDCMR = tmpr;
 8007b86:	693a      	ldr	r2, [r7, #16]
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	611a      	str	r2, [r3, #16]

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8007b8c:	f7fb ff0e 	bl	80039ac <HAL_GetTick>
 8007b90:	6178      	str	r0, [r7, #20]

  /* Wait until command is send */
  while(HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 8007b92:	e010      	b.n	8007bb6 <FMC_SDRAM_SendCommand+0x62>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b9a:	d00c      	beq.n	8007bb6 <FMC_SDRAM_SendCommand+0x62>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d007      	beq.n	8007bb2 <FMC_SDRAM_SendCommand+0x5e>
 8007ba2:	f7fb ff03 	bl	80039ac <HAL_GetTick>
 8007ba6:	4602      	mov	r2, r0
 8007ba8:	697b      	ldr	r3, [r7, #20]
 8007baa:	1ad3      	subs	r3, r2, r3
 8007bac:	687a      	ldr	r2, [r7, #4]
 8007bae:	429a      	cmp	r2, r3
 8007bb0:	d201      	bcs.n	8007bb6 <FMC_SDRAM_SendCommand+0x62>
      {
        return HAL_TIMEOUT;
 8007bb2:	2303      	movs	r3, #3
 8007bb4:	e006      	b.n	8007bc4 <FMC_SDRAM_SendCommand+0x70>
  while(HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	699b      	ldr	r3, [r3, #24]
 8007bba:	f003 0320 	and.w	r3, r3, #32
 8007bbe:	2b20      	cmp	r3, #32
 8007bc0:	d0e8      	beq.n	8007b94 <FMC_SDRAM_SendCommand+0x40>
      }
    }
  }

  return HAL_OK;
 8007bc2:	2300      	movs	r3, #0
}
 8007bc4:	4618      	mov	r0, r3
 8007bc6:	3718      	adds	r7, #24
 8007bc8:	46bd      	mov	sp, r7
 8007bca:	bd80      	pop	{r7, pc}

08007bcc <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance  
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 8007bcc:	b480      	push	{r7}
 8007bce:	b083      	sub	sp, #12
 8007bd0:	af00      	add	r7, sp, #0
 8007bd2:	6078      	str	r0, [r7, #4]
 8007bd4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));
  
  /* Set the refresh rate in command register */
  Device->SDRTR |= (RefreshRate<<1U);
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	695a      	ldr	r2, [r3, #20]
 8007bda:	683b      	ldr	r3, [r7, #0]
 8007bdc:	005b      	lsls	r3, r3, #1
 8007bde:	431a      	orrs	r2, r3
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	615a      	str	r2, [r3, #20]
  
  return HAL_OK;   
 8007be4:	2300      	movs	r3, #0
}
 8007be6:	4618      	mov	r0, r3
 8007be8:	370c      	adds	r7, #12
 8007bea:	46bd      	mov	sp, r7
 8007bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bf0:	4770      	bx	lr
	...

08007bf4 <sniprintf>:
 8007bf4:	b40c      	push	{r2, r3}
 8007bf6:	b530      	push	{r4, r5, lr}
 8007bf8:	4b17      	ldr	r3, [pc, #92]	; (8007c58 <sniprintf+0x64>)
 8007bfa:	1e0c      	subs	r4, r1, #0
 8007bfc:	681d      	ldr	r5, [r3, #0]
 8007bfe:	b09d      	sub	sp, #116	; 0x74
 8007c00:	da08      	bge.n	8007c14 <sniprintf+0x20>
 8007c02:	238b      	movs	r3, #139	; 0x8b
 8007c04:	602b      	str	r3, [r5, #0]
 8007c06:	f04f 30ff 	mov.w	r0, #4294967295
 8007c0a:	b01d      	add	sp, #116	; 0x74
 8007c0c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007c10:	b002      	add	sp, #8
 8007c12:	4770      	bx	lr
 8007c14:	f44f 7302 	mov.w	r3, #520	; 0x208
 8007c18:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007c1c:	bf14      	ite	ne
 8007c1e:	f104 33ff 	addne.w	r3, r4, #4294967295
 8007c22:	4623      	moveq	r3, r4
 8007c24:	9304      	str	r3, [sp, #16]
 8007c26:	9307      	str	r3, [sp, #28]
 8007c28:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8007c2c:	9002      	str	r0, [sp, #8]
 8007c2e:	9006      	str	r0, [sp, #24]
 8007c30:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007c34:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8007c36:	ab21      	add	r3, sp, #132	; 0x84
 8007c38:	a902      	add	r1, sp, #8
 8007c3a:	4628      	mov	r0, r5
 8007c3c:	9301      	str	r3, [sp, #4]
 8007c3e:	f000 f98d 	bl	8007f5c <_svfiprintf_r>
 8007c42:	1c43      	adds	r3, r0, #1
 8007c44:	bfbc      	itt	lt
 8007c46:	238b      	movlt	r3, #139	; 0x8b
 8007c48:	602b      	strlt	r3, [r5, #0]
 8007c4a:	2c00      	cmp	r4, #0
 8007c4c:	d0dd      	beq.n	8007c0a <sniprintf+0x16>
 8007c4e:	9b02      	ldr	r3, [sp, #8]
 8007c50:	2200      	movs	r2, #0
 8007c52:	701a      	strb	r2, [r3, #0]
 8007c54:	e7d9      	b.n	8007c0a <sniprintf+0x16>
 8007c56:	bf00      	nop
 8007c58:	200003b8 	.word	0x200003b8

08007c5c <memset>:
 8007c5c:	4402      	add	r2, r0
 8007c5e:	4603      	mov	r3, r0
 8007c60:	4293      	cmp	r3, r2
 8007c62:	d100      	bne.n	8007c66 <memset+0xa>
 8007c64:	4770      	bx	lr
 8007c66:	f803 1b01 	strb.w	r1, [r3], #1
 8007c6a:	e7f9      	b.n	8007c60 <memset+0x4>

08007c6c <__libc_init_array>:
 8007c6c:	b570      	push	{r4, r5, r6, lr}
 8007c6e:	4d0d      	ldr	r5, [pc, #52]	; (8007ca4 <__libc_init_array+0x38>)
 8007c70:	4c0d      	ldr	r4, [pc, #52]	; (8007ca8 <__libc_init_array+0x3c>)
 8007c72:	1b64      	subs	r4, r4, r5
 8007c74:	10a4      	asrs	r4, r4, #2
 8007c76:	2600      	movs	r6, #0
 8007c78:	42a6      	cmp	r6, r4
 8007c7a:	d109      	bne.n	8007c90 <__libc_init_array+0x24>
 8007c7c:	4d0b      	ldr	r5, [pc, #44]	; (8007cac <__libc_init_array+0x40>)
 8007c7e:	4c0c      	ldr	r4, [pc, #48]	; (8007cb0 <__libc_init_array+0x44>)
 8007c80:	f000 fc78 	bl	8008574 <_init>
 8007c84:	1b64      	subs	r4, r4, r5
 8007c86:	10a4      	asrs	r4, r4, #2
 8007c88:	2600      	movs	r6, #0
 8007c8a:	42a6      	cmp	r6, r4
 8007c8c:	d105      	bne.n	8007c9a <__libc_init_array+0x2e>
 8007c8e:	bd70      	pop	{r4, r5, r6, pc}
 8007c90:	f855 3b04 	ldr.w	r3, [r5], #4
 8007c94:	4798      	blx	r3
 8007c96:	3601      	adds	r6, #1
 8007c98:	e7ee      	b.n	8007c78 <__libc_init_array+0xc>
 8007c9a:	f855 3b04 	ldr.w	r3, [r5], #4
 8007c9e:	4798      	blx	r3
 8007ca0:	3601      	adds	r6, #1
 8007ca2:	e7f2      	b.n	8007c8a <__libc_init_array+0x1e>
 8007ca4:	0800a6cc 	.word	0x0800a6cc
 8007ca8:	0800a6cc 	.word	0x0800a6cc
 8007cac:	0800a6cc 	.word	0x0800a6cc
 8007cb0:	0800a6d0 	.word	0x0800a6d0

08007cb4 <__retarget_lock_acquire_recursive>:
 8007cb4:	4770      	bx	lr

08007cb6 <__retarget_lock_release_recursive>:
 8007cb6:	4770      	bx	lr

08007cb8 <_free_r>:
 8007cb8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007cba:	2900      	cmp	r1, #0
 8007cbc:	d044      	beq.n	8007d48 <_free_r+0x90>
 8007cbe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007cc2:	9001      	str	r0, [sp, #4]
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	f1a1 0404 	sub.w	r4, r1, #4
 8007cca:	bfb8      	it	lt
 8007ccc:	18e4      	addlt	r4, r4, r3
 8007cce:	f000 f8df 	bl	8007e90 <__malloc_lock>
 8007cd2:	4a1e      	ldr	r2, [pc, #120]	; (8007d4c <_free_r+0x94>)
 8007cd4:	9801      	ldr	r0, [sp, #4]
 8007cd6:	6813      	ldr	r3, [r2, #0]
 8007cd8:	b933      	cbnz	r3, 8007ce8 <_free_r+0x30>
 8007cda:	6063      	str	r3, [r4, #4]
 8007cdc:	6014      	str	r4, [r2, #0]
 8007cde:	b003      	add	sp, #12
 8007ce0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007ce4:	f000 b8da 	b.w	8007e9c <__malloc_unlock>
 8007ce8:	42a3      	cmp	r3, r4
 8007cea:	d908      	bls.n	8007cfe <_free_r+0x46>
 8007cec:	6825      	ldr	r5, [r4, #0]
 8007cee:	1961      	adds	r1, r4, r5
 8007cf0:	428b      	cmp	r3, r1
 8007cf2:	bf01      	itttt	eq
 8007cf4:	6819      	ldreq	r1, [r3, #0]
 8007cf6:	685b      	ldreq	r3, [r3, #4]
 8007cf8:	1949      	addeq	r1, r1, r5
 8007cfa:	6021      	streq	r1, [r4, #0]
 8007cfc:	e7ed      	b.n	8007cda <_free_r+0x22>
 8007cfe:	461a      	mov	r2, r3
 8007d00:	685b      	ldr	r3, [r3, #4]
 8007d02:	b10b      	cbz	r3, 8007d08 <_free_r+0x50>
 8007d04:	42a3      	cmp	r3, r4
 8007d06:	d9fa      	bls.n	8007cfe <_free_r+0x46>
 8007d08:	6811      	ldr	r1, [r2, #0]
 8007d0a:	1855      	adds	r5, r2, r1
 8007d0c:	42a5      	cmp	r5, r4
 8007d0e:	d10b      	bne.n	8007d28 <_free_r+0x70>
 8007d10:	6824      	ldr	r4, [r4, #0]
 8007d12:	4421      	add	r1, r4
 8007d14:	1854      	adds	r4, r2, r1
 8007d16:	42a3      	cmp	r3, r4
 8007d18:	6011      	str	r1, [r2, #0]
 8007d1a:	d1e0      	bne.n	8007cde <_free_r+0x26>
 8007d1c:	681c      	ldr	r4, [r3, #0]
 8007d1e:	685b      	ldr	r3, [r3, #4]
 8007d20:	6053      	str	r3, [r2, #4]
 8007d22:	440c      	add	r4, r1
 8007d24:	6014      	str	r4, [r2, #0]
 8007d26:	e7da      	b.n	8007cde <_free_r+0x26>
 8007d28:	d902      	bls.n	8007d30 <_free_r+0x78>
 8007d2a:	230c      	movs	r3, #12
 8007d2c:	6003      	str	r3, [r0, #0]
 8007d2e:	e7d6      	b.n	8007cde <_free_r+0x26>
 8007d30:	6825      	ldr	r5, [r4, #0]
 8007d32:	1961      	adds	r1, r4, r5
 8007d34:	428b      	cmp	r3, r1
 8007d36:	bf04      	itt	eq
 8007d38:	6819      	ldreq	r1, [r3, #0]
 8007d3a:	685b      	ldreq	r3, [r3, #4]
 8007d3c:	6063      	str	r3, [r4, #4]
 8007d3e:	bf04      	itt	eq
 8007d40:	1949      	addeq	r1, r1, r5
 8007d42:	6021      	streq	r1, [r4, #0]
 8007d44:	6054      	str	r4, [r2, #4]
 8007d46:	e7ca      	b.n	8007cde <_free_r+0x26>
 8007d48:	b003      	add	sp, #12
 8007d4a:	bd30      	pop	{r4, r5, pc}
 8007d4c:	200009d8 	.word	0x200009d8

08007d50 <sbrk_aligned>:
 8007d50:	b570      	push	{r4, r5, r6, lr}
 8007d52:	4e0e      	ldr	r6, [pc, #56]	; (8007d8c <sbrk_aligned+0x3c>)
 8007d54:	460c      	mov	r4, r1
 8007d56:	6831      	ldr	r1, [r6, #0]
 8007d58:	4605      	mov	r5, r0
 8007d5a:	b911      	cbnz	r1, 8007d62 <sbrk_aligned+0x12>
 8007d5c:	f000 fba6 	bl	80084ac <_sbrk_r>
 8007d60:	6030      	str	r0, [r6, #0]
 8007d62:	4621      	mov	r1, r4
 8007d64:	4628      	mov	r0, r5
 8007d66:	f000 fba1 	bl	80084ac <_sbrk_r>
 8007d6a:	1c43      	adds	r3, r0, #1
 8007d6c:	d00a      	beq.n	8007d84 <sbrk_aligned+0x34>
 8007d6e:	1cc4      	adds	r4, r0, #3
 8007d70:	f024 0403 	bic.w	r4, r4, #3
 8007d74:	42a0      	cmp	r0, r4
 8007d76:	d007      	beq.n	8007d88 <sbrk_aligned+0x38>
 8007d78:	1a21      	subs	r1, r4, r0
 8007d7a:	4628      	mov	r0, r5
 8007d7c:	f000 fb96 	bl	80084ac <_sbrk_r>
 8007d80:	3001      	adds	r0, #1
 8007d82:	d101      	bne.n	8007d88 <sbrk_aligned+0x38>
 8007d84:	f04f 34ff 	mov.w	r4, #4294967295
 8007d88:	4620      	mov	r0, r4
 8007d8a:	bd70      	pop	{r4, r5, r6, pc}
 8007d8c:	200009dc 	.word	0x200009dc

08007d90 <_malloc_r>:
 8007d90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007d94:	1ccd      	adds	r5, r1, #3
 8007d96:	f025 0503 	bic.w	r5, r5, #3
 8007d9a:	3508      	adds	r5, #8
 8007d9c:	2d0c      	cmp	r5, #12
 8007d9e:	bf38      	it	cc
 8007da0:	250c      	movcc	r5, #12
 8007da2:	2d00      	cmp	r5, #0
 8007da4:	4607      	mov	r7, r0
 8007da6:	db01      	blt.n	8007dac <_malloc_r+0x1c>
 8007da8:	42a9      	cmp	r1, r5
 8007daa:	d905      	bls.n	8007db8 <_malloc_r+0x28>
 8007dac:	230c      	movs	r3, #12
 8007dae:	603b      	str	r3, [r7, #0]
 8007db0:	2600      	movs	r6, #0
 8007db2:	4630      	mov	r0, r6
 8007db4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007db8:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8007e8c <_malloc_r+0xfc>
 8007dbc:	f000 f868 	bl	8007e90 <__malloc_lock>
 8007dc0:	f8d8 3000 	ldr.w	r3, [r8]
 8007dc4:	461c      	mov	r4, r3
 8007dc6:	bb5c      	cbnz	r4, 8007e20 <_malloc_r+0x90>
 8007dc8:	4629      	mov	r1, r5
 8007dca:	4638      	mov	r0, r7
 8007dcc:	f7ff ffc0 	bl	8007d50 <sbrk_aligned>
 8007dd0:	1c43      	adds	r3, r0, #1
 8007dd2:	4604      	mov	r4, r0
 8007dd4:	d155      	bne.n	8007e82 <_malloc_r+0xf2>
 8007dd6:	f8d8 4000 	ldr.w	r4, [r8]
 8007dda:	4626      	mov	r6, r4
 8007ddc:	2e00      	cmp	r6, #0
 8007dde:	d145      	bne.n	8007e6c <_malloc_r+0xdc>
 8007de0:	2c00      	cmp	r4, #0
 8007de2:	d048      	beq.n	8007e76 <_malloc_r+0xe6>
 8007de4:	6823      	ldr	r3, [r4, #0]
 8007de6:	4631      	mov	r1, r6
 8007de8:	4638      	mov	r0, r7
 8007dea:	eb04 0903 	add.w	r9, r4, r3
 8007dee:	f000 fb5d 	bl	80084ac <_sbrk_r>
 8007df2:	4581      	cmp	r9, r0
 8007df4:	d13f      	bne.n	8007e76 <_malloc_r+0xe6>
 8007df6:	6821      	ldr	r1, [r4, #0]
 8007df8:	1a6d      	subs	r5, r5, r1
 8007dfa:	4629      	mov	r1, r5
 8007dfc:	4638      	mov	r0, r7
 8007dfe:	f7ff ffa7 	bl	8007d50 <sbrk_aligned>
 8007e02:	3001      	adds	r0, #1
 8007e04:	d037      	beq.n	8007e76 <_malloc_r+0xe6>
 8007e06:	6823      	ldr	r3, [r4, #0]
 8007e08:	442b      	add	r3, r5
 8007e0a:	6023      	str	r3, [r4, #0]
 8007e0c:	f8d8 3000 	ldr.w	r3, [r8]
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	d038      	beq.n	8007e86 <_malloc_r+0xf6>
 8007e14:	685a      	ldr	r2, [r3, #4]
 8007e16:	42a2      	cmp	r2, r4
 8007e18:	d12b      	bne.n	8007e72 <_malloc_r+0xe2>
 8007e1a:	2200      	movs	r2, #0
 8007e1c:	605a      	str	r2, [r3, #4]
 8007e1e:	e00f      	b.n	8007e40 <_malloc_r+0xb0>
 8007e20:	6822      	ldr	r2, [r4, #0]
 8007e22:	1b52      	subs	r2, r2, r5
 8007e24:	d41f      	bmi.n	8007e66 <_malloc_r+0xd6>
 8007e26:	2a0b      	cmp	r2, #11
 8007e28:	d917      	bls.n	8007e5a <_malloc_r+0xca>
 8007e2a:	1961      	adds	r1, r4, r5
 8007e2c:	42a3      	cmp	r3, r4
 8007e2e:	6025      	str	r5, [r4, #0]
 8007e30:	bf18      	it	ne
 8007e32:	6059      	strne	r1, [r3, #4]
 8007e34:	6863      	ldr	r3, [r4, #4]
 8007e36:	bf08      	it	eq
 8007e38:	f8c8 1000 	streq.w	r1, [r8]
 8007e3c:	5162      	str	r2, [r4, r5]
 8007e3e:	604b      	str	r3, [r1, #4]
 8007e40:	4638      	mov	r0, r7
 8007e42:	f104 060b 	add.w	r6, r4, #11
 8007e46:	f000 f829 	bl	8007e9c <__malloc_unlock>
 8007e4a:	f026 0607 	bic.w	r6, r6, #7
 8007e4e:	1d23      	adds	r3, r4, #4
 8007e50:	1af2      	subs	r2, r6, r3
 8007e52:	d0ae      	beq.n	8007db2 <_malloc_r+0x22>
 8007e54:	1b9b      	subs	r3, r3, r6
 8007e56:	50a3      	str	r3, [r4, r2]
 8007e58:	e7ab      	b.n	8007db2 <_malloc_r+0x22>
 8007e5a:	42a3      	cmp	r3, r4
 8007e5c:	6862      	ldr	r2, [r4, #4]
 8007e5e:	d1dd      	bne.n	8007e1c <_malloc_r+0x8c>
 8007e60:	f8c8 2000 	str.w	r2, [r8]
 8007e64:	e7ec      	b.n	8007e40 <_malloc_r+0xb0>
 8007e66:	4623      	mov	r3, r4
 8007e68:	6864      	ldr	r4, [r4, #4]
 8007e6a:	e7ac      	b.n	8007dc6 <_malloc_r+0x36>
 8007e6c:	4634      	mov	r4, r6
 8007e6e:	6876      	ldr	r6, [r6, #4]
 8007e70:	e7b4      	b.n	8007ddc <_malloc_r+0x4c>
 8007e72:	4613      	mov	r3, r2
 8007e74:	e7cc      	b.n	8007e10 <_malloc_r+0x80>
 8007e76:	230c      	movs	r3, #12
 8007e78:	603b      	str	r3, [r7, #0]
 8007e7a:	4638      	mov	r0, r7
 8007e7c:	f000 f80e 	bl	8007e9c <__malloc_unlock>
 8007e80:	e797      	b.n	8007db2 <_malloc_r+0x22>
 8007e82:	6025      	str	r5, [r4, #0]
 8007e84:	e7dc      	b.n	8007e40 <_malloc_r+0xb0>
 8007e86:	605b      	str	r3, [r3, #4]
 8007e88:	deff      	udf	#255	; 0xff
 8007e8a:	bf00      	nop
 8007e8c:	200009d8 	.word	0x200009d8

08007e90 <__malloc_lock>:
 8007e90:	4801      	ldr	r0, [pc, #4]	; (8007e98 <__malloc_lock+0x8>)
 8007e92:	f7ff bf0f 	b.w	8007cb4 <__retarget_lock_acquire_recursive>
 8007e96:	bf00      	nop
 8007e98:	200009d4 	.word	0x200009d4

08007e9c <__malloc_unlock>:
 8007e9c:	4801      	ldr	r0, [pc, #4]	; (8007ea4 <__malloc_unlock+0x8>)
 8007e9e:	f7ff bf0a 	b.w	8007cb6 <__retarget_lock_release_recursive>
 8007ea2:	bf00      	nop
 8007ea4:	200009d4 	.word	0x200009d4

08007ea8 <__ssputs_r>:
 8007ea8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007eac:	688e      	ldr	r6, [r1, #8]
 8007eae:	461f      	mov	r7, r3
 8007eb0:	42be      	cmp	r6, r7
 8007eb2:	680b      	ldr	r3, [r1, #0]
 8007eb4:	4682      	mov	sl, r0
 8007eb6:	460c      	mov	r4, r1
 8007eb8:	4690      	mov	r8, r2
 8007eba:	d82c      	bhi.n	8007f16 <__ssputs_r+0x6e>
 8007ebc:	898a      	ldrh	r2, [r1, #12]
 8007ebe:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007ec2:	d026      	beq.n	8007f12 <__ssputs_r+0x6a>
 8007ec4:	6965      	ldr	r5, [r4, #20]
 8007ec6:	6909      	ldr	r1, [r1, #16]
 8007ec8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007ecc:	eba3 0901 	sub.w	r9, r3, r1
 8007ed0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007ed4:	1c7b      	adds	r3, r7, #1
 8007ed6:	444b      	add	r3, r9
 8007ed8:	106d      	asrs	r5, r5, #1
 8007eda:	429d      	cmp	r5, r3
 8007edc:	bf38      	it	cc
 8007ede:	461d      	movcc	r5, r3
 8007ee0:	0553      	lsls	r3, r2, #21
 8007ee2:	d527      	bpl.n	8007f34 <__ssputs_r+0x8c>
 8007ee4:	4629      	mov	r1, r5
 8007ee6:	f7ff ff53 	bl	8007d90 <_malloc_r>
 8007eea:	4606      	mov	r6, r0
 8007eec:	b360      	cbz	r0, 8007f48 <__ssputs_r+0xa0>
 8007eee:	6921      	ldr	r1, [r4, #16]
 8007ef0:	464a      	mov	r2, r9
 8007ef2:	f000 faeb 	bl	80084cc <memcpy>
 8007ef6:	89a3      	ldrh	r3, [r4, #12]
 8007ef8:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007efc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007f00:	81a3      	strh	r3, [r4, #12]
 8007f02:	6126      	str	r6, [r4, #16]
 8007f04:	6165      	str	r5, [r4, #20]
 8007f06:	444e      	add	r6, r9
 8007f08:	eba5 0509 	sub.w	r5, r5, r9
 8007f0c:	6026      	str	r6, [r4, #0]
 8007f0e:	60a5      	str	r5, [r4, #8]
 8007f10:	463e      	mov	r6, r7
 8007f12:	42be      	cmp	r6, r7
 8007f14:	d900      	bls.n	8007f18 <__ssputs_r+0x70>
 8007f16:	463e      	mov	r6, r7
 8007f18:	6820      	ldr	r0, [r4, #0]
 8007f1a:	4632      	mov	r2, r6
 8007f1c:	4641      	mov	r1, r8
 8007f1e:	f000 faab 	bl	8008478 <memmove>
 8007f22:	68a3      	ldr	r3, [r4, #8]
 8007f24:	1b9b      	subs	r3, r3, r6
 8007f26:	60a3      	str	r3, [r4, #8]
 8007f28:	6823      	ldr	r3, [r4, #0]
 8007f2a:	4433      	add	r3, r6
 8007f2c:	6023      	str	r3, [r4, #0]
 8007f2e:	2000      	movs	r0, #0
 8007f30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f34:	462a      	mov	r2, r5
 8007f36:	f000 fad7 	bl	80084e8 <_realloc_r>
 8007f3a:	4606      	mov	r6, r0
 8007f3c:	2800      	cmp	r0, #0
 8007f3e:	d1e0      	bne.n	8007f02 <__ssputs_r+0x5a>
 8007f40:	6921      	ldr	r1, [r4, #16]
 8007f42:	4650      	mov	r0, sl
 8007f44:	f7ff feb8 	bl	8007cb8 <_free_r>
 8007f48:	230c      	movs	r3, #12
 8007f4a:	f8ca 3000 	str.w	r3, [sl]
 8007f4e:	89a3      	ldrh	r3, [r4, #12]
 8007f50:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007f54:	81a3      	strh	r3, [r4, #12]
 8007f56:	f04f 30ff 	mov.w	r0, #4294967295
 8007f5a:	e7e9      	b.n	8007f30 <__ssputs_r+0x88>

08007f5c <_svfiprintf_r>:
 8007f5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f60:	4698      	mov	r8, r3
 8007f62:	898b      	ldrh	r3, [r1, #12]
 8007f64:	061b      	lsls	r3, r3, #24
 8007f66:	b09d      	sub	sp, #116	; 0x74
 8007f68:	4607      	mov	r7, r0
 8007f6a:	460d      	mov	r5, r1
 8007f6c:	4614      	mov	r4, r2
 8007f6e:	d50e      	bpl.n	8007f8e <_svfiprintf_r+0x32>
 8007f70:	690b      	ldr	r3, [r1, #16]
 8007f72:	b963      	cbnz	r3, 8007f8e <_svfiprintf_r+0x32>
 8007f74:	2140      	movs	r1, #64	; 0x40
 8007f76:	f7ff ff0b 	bl	8007d90 <_malloc_r>
 8007f7a:	6028      	str	r0, [r5, #0]
 8007f7c:	6128      	str	r0, [r5, #16]
 8007f7e:	b920      	cbnz	r0, 8007f8a <_svfiprintf_r+0x2e>
 8007f80:	230c      	movs	r3, #12
 8007f82:	603b      	str	r3, [r7, #0]
 8007f84:	f04f 30ff 	mov.w	r0, #4294967295
 8007f88:	e0d0      	b.n	800812c <_svfiprintf_r+0x1d0>
 8007f8a:	2340      	movs	r3, #64	; 0x40
 8007f8c:	616b      	str	r3, [r5, #20]
 8007f8e:	2300      	movs	r3, #0
 8007f90:	9309      	str	r3, [sp, #36]	; 0x24
 8007f92:	2320      	movs	r3, #32
 8007f94:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007f98:	f8cd 800c 	str.w	r8, [sp, #12]
 8007f9c:	2330      	movs	r3, #48	; 0x30
 8007f9e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8008144 <_svfiprintf_r+0x1e8>
 8007fa2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007fa6:	f04f 0901 	mov.w	r9, #1
 8007faa:	4623      	mov	r3, r4
 8007fac:	469a      	mov	sl, r3
 8007fae:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007fb2:	b10a      	cbz	r2, 8007fb8 <_svfiprintf_r+0x5c>
 8007fb4:	2a25      	cmp	r2, #37	; 0x25
 8007fb6:	d1f9      	bne.n	8007fac <_svfiprintf_r+0x50>
 8007fb8:	ebba 0b04 	subs.w	fp, sl, r4
 8007fbc:	d00b      	beq.n	8007fd6 <_svfiprintf_r+0x7a>
 8007fbe:	465b      	mov	r3, fp
 8007fc0:	4622      	mov	r2, r4
 8007fc2:	4629      	mov	r1, r5
 8007fc4:	4638      	mov	r0, r7
 8007fc6:	f7ff ff6f 	bl	8007ea8 <__ssputs_r>
 8007fca:	3001      	adds	r0, #1
 8007fcc:	f000 80a9 	beq.w	8008122 <_svfiprintf_r+0x1c6>
 8007fd0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007fd2:	445a      	add	r2, fp
 8007fd4:	9209      	str	r2, [sp, #36]	; 0x24
 8007fd6:	f89a 3000 	ldrb.w	r3, [sl]
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	f000 80a1 	beq.w	8008122 <_svfiprintf_r+0x1c6>
 8007fe0:	2300      	movs	r3, #0
 8007fe2:	f04f 32ff 	mov.w	r2, #4294967295
 8007fe6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007fea:	f10a 0a01 	add.w	sl, sl, #1
 8007fee:	9304      	str	r3, [sp, #16]
 8007ff0:	9307      	str	r3, [sp, #28]
 8007ff2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007ff6:	931a      	str	r3, [sp, #104]	; 0x68
 8007ff8:	4654      	mov	r4, sl
 8007ffa:	2205      	movs	r2, #5
 8007ffc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008000:	4850      	ldr	r0, [pc, #320]	; (8008144 <_svfiprintf_r+0x1e8>)
 8008002:	f7f8 f8f5 	bl	80001f0 <memchr>
 8008006:	9a04      	ldr	r2, [sp, #16]
 8008008:	b9d8      	cbnz	r0, 8008042 <_svfiprintf_r+0xe6>
 800800a:	06d0      	lsls	r0, r2, #27
 800800c:	bf44      	itt	mi
 800800e:	2320      	movmi	r3, #32
 8008010:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008014:	0711      	lsls	r1, r2, #28
 8008016:	bf44      	itt	mi
 8008018:	232b      	movmi	r3, #43	; 0x2b
 800801a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800801e:	f89a 3000 	ldrb.w	r3, [sl]
 8008022:	2b2a      	cmp	r3, #42	; 0x2a
 8008024:	d015      	beq.n	8008052 <_svfiprintf_r+0xf6>
 8008026:	9a07      	ldr	r2, [sp, #28]
 8008028:	4654      	mov	r4, sl
 800802a:	2000      	movs	r0, #0
 800802c:	f04f 0c0a 	mov.w	ip, #10
 8008030:	4621      	mov	r1, r4
 8008032:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008036:	3b30      	subs	r3, #48	; 0x30
 8008038:	2b09      	cmp	r3, #9
 800803a:	d94d      	bls.n	80080d8 <_svfiprintf_r+0x17c>
 800803c:	b1b0      	cbz	r0, 800806c <_svfiprintf_r+0x110>
 800803e:	9207      	str	r2, [sp, #28]
 8008040:	e014      	b.n	800806c <_svfiprintf_r+0x110>
 8008042:	eba0 0308 	sub.w	r3, r0, r8
 8008046:	fa09 f303 	lsl.w	r3, r9, r3
 800804a:	4313      	orrs	r3, r2
 800804c:	9304      	str	r3, [sp, #16]
 800804e:	46a2      	mov	sl, r4
 8008050:	e7d2      	b.n	8007ff8 <_svfiprintf_r+0x9c>
 8008052:	9b03      	ldr	r3, [sp, #12]
 8008054:	1d19      	adds	r1, r3, #4
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	9103      	str	r1, [sp, #12]
 800805a:	2b00      	cmp	r3, #0
 800805c:	bfbb      	ittet	lt
 800805e:	425b      	neglt	r3, r3
 8008060:	f042 0202 	orrlt.w	r2, r2, #2
 8008064:	9307      	strge	r3, [sp, #28]
 8008066:	9307      	strlt	r3, [sp, #28]
 8008068:	bfb8      	it	lt
 800806a:	9204      	strlt	r2, [sp, #16]
 800806c:	7823      	ldrb	r3, [r4, #0]
 800806e:	2b2e      	cmp	r3, #46	; 0x2e
 8008070:	d10c      	bne.n	800808c <_svfiprintf_r+0x130>
 8008072:	7863      	ldrb	r3, [r4, #1]
 8008074:	2b2a      	cmp	r3, #42	; 0x2a
 8008076:	d134      	bne.n	80080e2 <_svfiprintf_r+0x186>
 8008078:	9b03      	ldr	r3, [sp, #12]
 800807a:	1d1a      	adds	r2, r3, #4
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	9203      	str	r2, [sp, #12]
 8008080:	2b00      	cmp	r3, #0
 8008082:	bfb8      	it	lt
 8008084:	f04f 33ff 	movlt.w	r3, #4294967295
 8008088:	3402      	adds	r4, #2
 800808a:	9305      	str	r3, [sp, #20]
 800808c:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8008154 <_svfiprintf_r+0x1f8>
 8008090:	7821      	ldrb	r1, [r4, #0]
 8008092:	2203      	movs	r2, #3
 8008094:	4650      	mov	r0, sl
 8008096:	f7f8 f8ab 	bl	80001f0 <memchr>
 800809a:	b138      	cbz	r0, 80080ac <_svfiprintf_r+0x150>
 800809c:	9b04      	ldr	r3, [sp, #16]
 800809e:	eba0 000a 	sub.w	r0, r0, sl
 80080a2:	2240      	movs	r2, #64	; 0x40
 80080a4:	4082      	lsls	r2, r0
 80080a6:	4313      	orrs	r3, r2
 80080a8:	3401      	adds	r4, #1
 80080aa:	9304      	str	r3, [sp, #16]
 80080ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80080b0:	4825      	ldr	r0, [pc, #148]	; (8008148 <_svfiprintf_r+0x1ec>)
 80080b2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80080b6:	2206      	movs	r2, #6
 80080b8:	f7f8 f89a 	bl	80001f0 <memchr>
 80080bc:	2800      	cmp	r0, #0
 80080be:	d038      	beq.n	8008132 <_svfiprintf_r+0x1d6>
 80080c0:	4b22      	ldr	r3, [pc, #136]	; (800814c <_svfiprintf_r+0x1f0>)
 80080c2:	bb1b      	cbnz	r3, 800810c <_svfiprintf_r+0x1b0>
 80080c4:	9b03      	ldr	r3, [sp, #12]
 80080c6:	3307      	adds	r3, #7
 80080c8:	f023 0307 	bic.w	r3, r3, #7
 80080cc:	3308      	adds	r3, #8
 80080ce:	9303      	str	r3, [sp, #12]
 80080d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80080d2:	4433      	add	r3, r6
 80080d4:	9309      	str	r3, [sp, #36]	; 0x24
 80080d6:	e768      	b.n	8007faa <_svfiprintf_r+0x4e>
 80080d8:	fb0c 3202 	mla	r2, ip, r2, r3
 80080dc:	460c      	mov	r4, r1
 80080de:	2001      	movs	r0, #1
 80080e0:	e7a6      	b.n	8008030 <_svfiprintf_r+0xd4>
 80080e2:	2300      	movs	r3, #0
 80080e4:	3401      	adds	r4, #1
 80080e6:	9305      	str	r3, [sp, #20]
 80080e8:	4619      	mov	r1, r3
 80080ea:	f04f 0c0a 	mov.w	ip, #10
 80080ee:	4620      	mov	r0, r4
 80080f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80080f4:	3a30      	subs	r2, #48	; 0x30
 80080f6:	2a09      	cmp	r2, #9
 80080f8:	d903      	bls.n	8008102 <_svfiprintf_r+0x1a6>
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d0c6      	beq.n	800808c <_svfiprintf_r+0x130>
 80080fe:	9105      	str	r1, [sp, #20]
 8008100:	e7c4      	b.n	800808c <_svfiprintf_r+0x130>
 8008102:	fb0c 2101 	mla	r1, ip, r1, r2
 8008106:	4604      	mov	r4, r0
 8008108:	2301      	movs	r3, #1
 800810a:	e7f0      	b.n	80080ee <_svfiprintf_r+0x192>
 800810c:	ab03      	add	r3, sp, #12
 800810e:	9300      	str	r3, [sp, #0]
 8008110:	462a      	mov	r2, r5
 8008112:	4b0f      	ldr	r3, [pc, #60]	; (8008150 <_svfiprintf_r+0x1f4>)
 8008114:	a904      	add	r1, sp, #16
 8008116:	4638      	mov	r0, r7
 8008118:	f3af 8000 	nop.w
 800811c:	1c42      	adds	r2, r0, #1
 800811e:	4606      	mov	r6, r0
 8008120:	d1d6      	bne.n	80080d0 <_svfiprintf_r+0x174>
 8008122:	89ab      	ldrh	r3, [r5, #12]
 8008124:	065b      	lsls	r3, r3, #25
 8008126:	f53f af2d 	bmi.w	8007f84 <_svfiprintf_r+0x28>
 800812a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800812c:	b01d      	add	sp, #116	; 0x74
 800812e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008132:	ab03      	add	r3, sp, #12
 8008134:	9300      	str	r3, [sp, #0]
 8008136:	462a      	mov	r2, r5
 8008138:	4b05      	ldr	r3, [pc, #20]	; (8008150 <_svfiprintf_r+0x1f4>)
 800813a:	a904      	add	r1, sp, #16
 800813c:	4638      	mov	r0, r7
 800813e:	f000 f879 	bl	8008234 <_printf_i>
 8008142:	e7eb      	b.n	800811c <_svfiprintf_r+0x1c0>
 8008144:	0800a690 	.word	0x0800a690
 8008148:	0800a69a 	.word	0x0800a69a
 800814c:	00000000 	.word	0x00000000
 8008150:	08007ea9 	.word	0x08007ea9
 8008154:	0800a696 	.word	0x0800a696

08008158 <_printf_common>:
 8008158:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800815c:	4616      	mov	r6, r2
 800815e:	4699      	mov	r9, r3
 8008160:	688a      	ldr	r2, [r1, #8]
 8008162:	690b      	ldr	r3, [r1, #16]
 8008164:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008168:	4293      	cmp	r3, r2
 800816a:	bfb8      	it	lt
 800816c:	4613      	movlt	r3, r2
 800816e:	6033      	str	r3, [r6, #0]
 8008170:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008174:	4607      	mov	r7, r0
 8008176:	460c      	mov	r4, r1
 8008178:	b10a      	cbz	r2, 800817e <_printf_common+0x26>
 800817a:	3301      	adds	r3, #1
 800817c:	6033      	str	r3, [r6, #0]
 800817e:	6823      	ldr	r3, [r4, #0]
 8008180:	0699      	lsls	r1, r3, #26
 8008182:	bf42      	ittt	mi
 8008184:	6833      	ldrmi	r3, [r6, #0]
 8008186:	3302      	addmi	r3, #2
 8008188:	6033      	strmi	r3, [r6, #0]
 800818a:	6825      	ldr	r5, [r4, #0]
 800818c:	f015 0506 	ands.w	r5, r5, #6
 8008190:	d106      	bne.n	80081a0 <_printf_common+0x48>
 8008192:	f104 0a19 	add.w	sl, r4, #25
 8008196:	68e3      	ldr	r3, [r4, #12]
 8008198:	6832      	ldr	r2, [r6, #0]
 800819a:	1a9b      	subs	r3, r3, r2
 800819c:	42ab      	cmp	r3, r5
 800819e:	dc26      	bgt.n	80081ee <_printf_common+0x96>
 80081a0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80081a4:	1e13      	subs	r3, r2, #0
 80081a6:	6822      	ldr	r2, [r4, #0]
 80081a8:	bf18      	it	ne
 80081aa:	2301      	movne	r3, #1
 80081ac:	0692      	lsls	r2, r2, #26
 80081ae:	d42b      	bmi.n	8008208 <_printf_common+0xb0>
 80081b0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80081b4:	4649      	mov	r1, r9
 80081b6:	4638      	mov	r0, r7
 80081b8:	47c0      	blx	r8
 80081ba:	3001      	adds	r0, #1
 80081bc:	d01e      	beq.n	80081fc <_printf_common+0xa4>
 80081be:	6823      	ldr	r3, [r4, #0]
 80081c0:	6922      	ldr	r2, [r4, #16]
 80081c2:	f003 0306 	and.w	r3, r3, #6
 80081c6:	2b04      	cmp	r3, #4
 80081c8:	bf02      	ittt	eq
 80081ca:	68e5      	ldreq	r5, [r4, #12]
 80081cc:	6833      	ldreq	r3, [r6, #0]
 80081ce:	1aed      	subeq	r5, r5, r3
 80081d0:	68a3      	ldr	r3, [r4, #8]
 80081d2:	bf0c      	ite	eq
 80081d4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80081d8:	2500      	movne	r5, #0
 80081da:	4293      	cmp	r3, r2
 80081dc:	bfc4      	itt	gt
 80081de:	1a9b      	subgt	r3, r3, r2
 80081e0:	18ed      	addgt	r5, r5, r3
 80081e2:	2600      	movs	r6, #0
 80081e4:	341a      	adds	r4, #26
 80081e6:	42b5      	cmp	r5, r6
 80081e8:	d11a      	bne.n	8008220 <_printf_common+0xc8>
 80081ea:	2000      	movs	r0, #0
 80081ec:	e008      	b.n	8008200 <_printf_common+0xa8>
 80081ee:	2301      	movs	r3, #1
 80081f0:	4652      	mov	r2, sl
 80081f2:	4649      	mov	r1, r9
 80081f4:	4638      	mov	r0, r7
 80081f6:	47c0      	blx	r8
 80081f8:	3001      	adds	r0, #1
 80081fa:	d103      	bne.n	8008204 <_printf_common+0xac>
 80081fc:	f04f 30ff 	mov.w	r0, #4294967295
 8008200:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008204:	3501      	adds	r5, #1
 8008206:	e7c6      	b.n	8008196 <_printf_common+0x3e>
 8008208:	18e1      	adds	r1, r4, r3
 800820a:	1c5a      	adds	r2, r3, #1
 800820c:	2030      	movs	r0, #48	; 0x30
 800820e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008212:	4422      	add	r2, r4
 8008214:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008218:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800821c:	3302      	adds	r3, #2
 800821e:	e7c7      	b.n	80081b0 <_printf_common+0x58>
 8008220:	2301      	movs	r3, #1
 8008222:	4622      	mov	r2, r4
 8008224:	4649      	mov	r1, r9
 8008226:	4638      	mov	r0, r7
 8008228:	47c0      	blx	r8
 800822a:	3001      	adds	r0, #1
 800822c:	d0e6      	beq.n	80081fc <_printf_common+0xa4>
 800822e:	3601      	adds	r6, #1
 8008230:	e7d9      	b.n	80081e6 <_printf_common+0x8e>
	...

08008234 <_printf_i>:
 8008234:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008238:	7e0f      	ldrb	r7, [r1, #24]
 800823a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800823c:	2f78      	cmp	r7, #120	; 0x78
 800823e:	4691      	mov	r9, r2
 8008240:	4680      	mov	r8, r0
 8008242:	460c      	mov	r4, r1
 8008244:	469a      	mov	sl, r3
 8008246:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800824a:	d807      	bhi.n	800825c <_printf_i+0x28>
 800824c:	2f62      	cmp	r7, #98	; 0x62
 800824e:	d80a      	bhi.n	8008266 <_printf_i+0x32>
 8008250:	2f00      	cmp	r7, #0
 8008252:	f000 80d4 	beq.w	80083fe <_printf_i+0x1ca>
 8008256:	2f58      	cmp	r7, #88	; 0x58
 8008258:	f000 80c0 	beq.w	80083dc <_printf_i+0x1a8>
 800825c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008260:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008264:	e03a      	b.n	80082dc <_printf_i+0xa8>
 8008266:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800826a:	2b15      	cmp	r3, #21
 800826c:	d8f6      	bhi.n	800825c <_printf_i+0x28>
 800826e:	a101      	add	r1, pc, #4	; (adr r1, 8008274 <_printf_i+0x40>)
 8008270:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008274:	080082cd 	.word	0x080082cd
 8008278:	080082e1 	.word	0x080082e1
 800827c:	0800825d 	.word	0x0800825d
 8008280:	0800825d 	.word	0x0800825d
 8008284:	0800825d 	.word	0x0800825d
 8008288:	0800825d 	.word	0x0800825d
 800828c:	080082e1 	.word	0x080082e1
 8008290:	0800825d 	.word	0x0800825d
 8008294:	0800825d 	.word	0x0800825d
 8008298:	0800825d 	.word	0x0800825d
 800829c:	0800825d 	.word	0x0800825d
 80082a0:	080083e5 	.word	0x080083e5
 80082a4:	0800830d 	.word	0x0800830d
 80082a8:	0800839f 	.word	0x0800839f
 80082ac:	0800825d 	.word	0x0800825d
 80082b0:	0800825d 	.word	0x0800825d
 80082b4:	08008407 	.word	0x08008407
 80082b8:	0800825d 	.word	0x0800825d
 80082bc:	0800830d 	.word	0x0800830d
 80082c0:	0800825d 	.word	0x0800825d
 80082c4:	0800825d 	.word	0x0800825d
 80082c8:	080083a7 	.word	0x080083a7
 80082cc:	682b      	ldr	r3, [r5, #0]
 80082ce:	1d1a      	adds	r2, r3, #4
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	602a      	str	r2, [r5, #0]
 80082d4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80082d8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80082dc:	2301      	movs	r3, #1
 80082de:	e09f      	b.n	8008420 <_printf_i+0x1ec>
 80082e0:	6820      	ldr	r0, [r4, #0]
 80082e2:	682b      	ldr	r3, [r5, #0]
 80082e4:	0607      	lsls	r7, r0, #24
 80082e6:	f103 0104 	add.w	r1, r3, #4
 80082ea:	6029      	str	r1, [r5, #0]
 80082ec:	d501      	bpl.n	80082f2 <_printf_i+0xbe>
 80082ee:	681e      	ldr	r6, [r3, #0]
 80082f0:	e003      	b.n	80082fa <_printf_i+0xc6>
 80082f2:	0646      	lsls	r6, r0, #25
 80082f4:	d5fb      	bpl.n	80082ee <_printf_i+0xba>
 80082f6:	f9b3 6000 	ldrsh.w	r6, [r3]
 80082fa:	2e00      	cmp	r6, #0
 80082fc:	da03      	bge.n	8008306 <_printf_i+0xd2>
 80082fe:	232d      	movs	r3, #45	; 0x2d
 8008300:	4276      	negs	r6, r6
 8008302:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008306:	485a      	ldr	r0, [pc, #360]	; (8008470 <_printf_i+0x23c>)
 8008308:	230a      	movs	r3, #10
 800830a:	e012      	b.n	8008332 <_printf_i+0xfe>
 800830c:	682b      	ldr	r3, [r5, #0]
 800830e:	6820      	ldr	r0, [r4, #0]
 8008310:	1d19      	adds	r1, r3, #4
 8008312:	6029      	str	r1, [r5, #0]
 8008314:	0605      	lsls	r5, r0, #24
 8008316:	d501      	bpl.n	800831c <_printf_i+0xe8>
 8008318:	681e      	ldr	r6, [r3, #0]
 800831a:	e002      	b.n	8008322 <_printf_i+0xee>
 800831c:	0641      	lsls	r1, r0, #25
 800831e:	d5fb      	bpl.n	8008318 <_printf_i+0xe4>
 8008320:	881e      	ldrh	r6, [r3, #0]
 8008322:	4853      	ldr	r0, [pc, #332]	; (8008470 <_printf_i+0x23c>)
 8008324:	2f6f      	cmp	r7, #111	; 0x6f
 8008326:	bf0c      	ite	eq
 8008328:	2308      	moveq	r3, #8
 800832a:	230a      	movne	r3, #10
 800832c:	2100      	movs	r1, #0
 800832e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008332:	6865      	ldr	r5, [r4, #4]
 8008334:	60a5      	str	r5, [r4, #8]
 8008336:	2d00      	cmp	r5, #0
 8008338:	bfa2      	ittt	ge
 800833a:	6821      	ldrge	r1, [r4, #0]
 800833c:	f021 0104 	bicge.w	r1, r1, #4
 8008340:	6021      	strge	r1, [r4, #0]
 8008342:	b90e      	cbnz	r6, 8008348 <_printf_i+0x114>
 8008344:	2d00      	cmp	r5, #0
 8008346:	d04b      	beq.n	80083e0 <_printf_i+0x1ac>
 8008348:	4615      	mov	r5, r2
 800834a:	fbb6 f1f3 	udiv	r1, r6, r3
 800834e:	fb03 6711 	mls	r7, r3, r1, r6
 8008352:	5dc7      	ldrb	r7, [r0, r7]
 8008354:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008358:	4637      	mov	r7, r6
 800835a:	42bb      	cmp	r3, r7
 800835c:	460e      	mov	r6, r1
 800835e:	d9f4      	bls.n	800834a <_printf_i+0x116>
 8008360:	2b08      	cmp	r3, #8
 8008362:	d10b      	bne.n	800837c <_printf_i+0x148>
 8008364:	6823      	ldr	r3, [r4, #0]
 8008366:	07de      	lsls	r6, r3, #31
 8008368:	d508      	bpl.n	800837c <_printf_i+0x148>
 800836a:	6923      	ldr	r3, [r4, #16]
 800836c:	6861      	ldr	r1, [r4, #4]
 800836e:	4299      	cmp	r1, r3
 8008370:	bfde      	ittt	le
 8008372:	2330      	movle	r3, #48	; 0x30
 8008374:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008378:	f105 35ff 	addle.w	r5, r5, #4294967295
 800837c:	1b52      	subs	r2, r2, r5
 800837e:	6122      	str	r2, [r4, #16]
 8008380:	f8cd a000 	str.w	sl, [sp]
 8008384:	464b      	mov	r3, r9
 8008386:	aa03      	add	r2, sp, #12
 8008388:	4621      	mov	r1, r4
 800838a:	4640      	mov	r0, r8
 800838c:	f7ff fee4 	bl	8008158 <_printf_common>
 8008390:	3001      	adds	r0, #1
 8008392:	d14a      	bne.n	800842a <_printf_i+0x1f6>
 8008394:	f04f 30ff 	mov.w	r0, #4294967295
 8008398:	b004      	add	sp, #16
 800839a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800839e:	6823      	ldr	r3, [r4, #0]
 80083a0:	f043 0320 	orr.w	r3, r3, #32
 80083a4:	6023      	str	r3, [r4, #0]
 80083a6:	4833      	ldr	r0, [pc, #204]	; (8008474 <_printf_i+0x240>)
 80083a8:	2778      	movs	r7, #120	; 0x78
 80083aa:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80083ae:	6823      	ldr	r3, [r4, #0]
 80083b0:	6829      	ldr	r1, [r5, #0]
 80083b2:	061f      	lsls	r7, r3, #24
 80083b4:	f851 6b04 	ldr.w	r6, [r1], #4
 80083b8:	d402      	bmi.n	80083c0 <_printf_i+0x18c>
 80083ba:	065f      	lsls	r7, r3, #25
 80083bc:	bf48      	it	mi
 80083be:	b2b6      	uxthmi	r6, r6
 80083c0:	07df      	lsls	r7, r3, #31
 80083c2:	bf48      	it	mi
 80083c4:	f043 0320 	orrmi.w	r3, r3, #32
 80083c8:	6029      	str	r1, [r5, #0]
 80083ca:	bf48      	it	mi
 80083cc:	6023      	strmi	r3, [r4, #0]
 80083ce:	b91e      	cbnz	r6, 80083d8 <_printf_i+0x1a4>
 80083d0:	6823      	ldr	r3, [r4, #0]
 80083d2:	f023 0320 	bic.w	r3, r3, #32
 80083d6:	6023      	str	r3, [r4, #0]
 80083d8:	2310      	movs	r3, #16
 80083da:	e7a7      	b.n	800832c <_printf_i+0xf8>
 80083dc:	4824      	ldr	r0, [pc, #144]	; (8008470 <_printf_i+0x23c>)
 80083de:	e7e4      	b.n	80083aa <_printf_i+0x176>
 80083e0:	4615      	mov	r5, r2
 80083e2:	e7bd      	b.n	8008360 <_printf_i+0x12c>
 80083e4:	682b      	ldr	r3, [r5, #0]
 80083e6:	6826      	ldr	r6, [r4, #0]
 80083e8:	6961      	ldr	r1, [r4, #20]
 80083ea:	1d18      	adds	r0, r3, #4
 80083ec:	6028      	str	r0, [r5, #0]
 80083ee:	0635      	lsls	r5, r6, #24
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	d501      	bpl.n	80083f8 <_printf_i+0x1c4>
 80083f4:	6019      	str	r1, [r3, #0]
 80083f6:	e002      	b.n	80083fe <_printf_i+0x1ca>
 80083f8:	0670      	lsls	r0, r6, #25
 80083fa:	d5fb      	bpl.n	80083f4 <_printf_i+0x1c0>
 80083fc:	8019      	strh	r1, [r3, #0]
 80083fe:	2300      	movs	r3, #0
 8008400:	6123      	str	r3, [r4, #16]
 8008402:	4615      	mov	r5, r2
 8008404:	e7bc      	b.n	8008380 <_printf_i+0x14c>
 8008406:	682b      	ldr	r3, [r5, #0]
 8008408:	1d1a      	adds	r2, r3, #4
 800840a:	602a      	str	r2, [r5, #0]
 800840c:	681d      	ldr	r5, [r3, #0]
 800840e:	6862      	ldr	r2, [r4, #4]
 8008410:	2100      	movs	r1, #0
 8008412:	4628      	mov	r0, r5
 8008414:	f7f7 feec 	bl	80001f0 <memchr>
 8008418:	b108      	cbz	r0, 800841e <_printf_i+0x1ea>
 800841a:	1b40      	subs	r0, r0, r5
 800841c:	6060      	str	r0, [r4, #4]
 800841e:	6863      	ldr	r3, [r4, #4]
 8008420:	6123      	str	r3, [r4, #16]
 8008422:	2300      	movs	r3, #0
 8008424:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008428:	e7aa      	b.n	8008380 <_printf_i+0x14c>
 800842a:	6923      	ldr	r3, [r4, #16]
 800842c:	462a      	mov	r2, r5
 800842e:	4649      	mov	r1, r9
 8008430:	4640      	mov	r0, r8
 8008432:	47d0      	blx	sl
 8008434:	3001      	adds	r0, #1
 8008436:	d0ad      	beq.n	8008394 <_printf_i+0x160>
 8008438:	6823      	ldr	r3, [r4, #0]
 800843a:	079b      	lsls	r3, r3, #30
 800843c:	d413      	bmi.n	8008466 <_printf_i+0x232>
 800843e:	68e0      	ldr	r0, [r4, #12]
 8008440:	9b03      	ldr	r3, [sp, #12]
 8008442:	4298      	cmp	r0, r3
 8008444:	bfb8      	it	lt
 8008446:	4618      	movlt	r0, r3
 8008448:	e7a6      	b.n	8008398 <_printf_i+0x164>
 800844a:	2301      	movs	r3, #1
 800844c:	4632      	mov	r2, r6
 800844e:	4649      	mov	r1, r9
 8008450:	4640      	mov	r0, r8
 8008452:	47d0      	blx	sl
 8008454:	3001      	adds	r0, #1
 8008456:	d09d      	beq.n	8008394 <_printf_i+0x160>
 8008458:	3501      	adds	r5, #1
 800845a:	68e3      	ldr	r3, [r4, #12]
 800845c:	9903      	ldr	r1, [sp, #12]
 800845e:	1a5b      	subs	r3, r3, r1
 8008460:	42ab      	cmp	r3, r5
 8008462:	dcf2      	bgt.n	800844a <_printf_i+0x216>
 8008464:	e7eb      	b.n	800843e <_printf_i+0x20a>
 8008466:	2500      	movs	r5, #0
 8008468:	f104 0619 	add.w	r6, r4, #25
 800846c:	e7f5      	b.n	800845a <_printf_i+0x226>
 800846e:	bf00      	nop
 8008470:	0800a6a1 	.word	0x0800a6a1
 8008474:	0800a6b2 	.word	0x0800a6b2

08008478 <memmove>:
 8008478:	4288      	cmp	r0, r1
 800847a:	b510      	push	{r4, lr}
 800847c:	eb01 0402 	add.w	r4, r1, r2
 8008480:	d902      	bls.n	8008488 <memmove+0x10>
 8008482:	4284      	cmp	r4, r0
 8008484:	4623      	mov	r3, r4
 8008486:	d807      	bhi.n	8008498 <memmove+0x20>
 8008488:	1e43      	subs	r3, r0, #1
 800848a:	42a1      	cmp	r1, r4
 800848c:	d008      	beq.n	80084a0 <memmove+0x28>
 800848e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008492:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008496:	e7f8      	b.n	800848a <memmove+0x12>
 8008498:	4402      	add	r2, r0
 800849a:	4601      	mov	r1, r0
 800849c:	428a      	cmp	r2, r1
 800849e:	d100      	bne.n	80084a2 <memmove+0x2a>
 80084a0:	bd10      	pop	{r4, pc}
 80084a2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80084a6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80084aa:	e7f7      	b.n	800849c <memmove+0x24>

080084ac <_sbrk_r>:
 80084ac:	b538      	push	{r3, r4, r5, lr}
 80084ae:	4d06      	ldr	r5, [pc, #24]	; (80084c8 <_sbrk_r+0x1c>)
 80084b0:	2300      	movs	r3, #0
 80084b2:	4604      	mov	r4, r0
 80084b4:	4608      	mov	r0, r1
 80084b6:	602b      	str	r3, [r5, #0]
 80084b8:	f000 f84e 	bl	8008558 <_sbrk>
 80084bc:	1c43      	adds	r3, r0, #1
 80084be:	d102      	bne.n	80084c6 <_sbrk_r+0x1a>
 80084c0:	682b      	ldr	r3, [r5, #0]
 80084c2:	b103      	cbz	r3, 80084c6 <_sbrk_r+0x1a>
 80084c4:	6023      	str	r3, [r4, #0]
 80084c6:	bd38      	pop	{r3, r4, r5, pc}
 80084c8:	200009d0 	.word	0x200009d0

080084cc <memcpy>:
 80084cc:	440a      	add	r2, r1
 80084ce:	4291      	cmp	r1, r2
 80084d0:	f100 33ff 	add.w	r3, r0, #4294967295
 80084d4:	d100      	bne.n	80084d8 <memcpy+0xc>
 80084d6:	4770      	bx	lr
 80084d8:	b510      	push	{r4, lr}
 80084da:	f811 4b01 	ldrb.w	r4, [r1], #1
 80084de:	f803 4f01 	strb.w	r4, [r3, #1]!
 80084e2:	4291      	cmp	r1, r2
 80084e4:	d1f9      	bne.n	80084da <memcpy+0xe>
 80084e6:	bd10      	pop	{r4, pc}

080084e8 <_realloc_r>:
 80084e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80084ec:	4680      	mov	r8, r0
 80084ee:	4614      	mov	r4, r2
 80084f0:	460e      	mov	r6, r1
 80084f2:	b921      	cbnz	r1, 80084fe <_realloc_r+0x16>
 80084f4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80084f8:	4611      	mov	r1, r2
 80084fa:	f7ff bc49 	b.w	8007d90 <_malloc_r>
 80084fe:	b92a      	cbnz	r2, 800850c <_realloc_r+0x24>
 8008500:	f7ff fbda 	bl	8007cb8 <_free_r>
 8008504:	4625      	mov	r5, r4
 8008506:	4628      	mov	r0, r5
 8008508:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800850c:	f000 f81b 	bl	8008546 <_malloc_usable_size_r>
 8008510:	4284      	cmp	r4, r0
 8008512:	4607      	mov	r7, r0
 8008514:	d802      	bhi.n	800851c <_realloc_r+0x34>
 8008516:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800851a:	d812      	bhi.n	8008542 <_realloc_r+0x5a>
 800851c:	4621      	mov	r1, r4
 800851e:	4640      	mov	r0, r8
 8008520:	f7ff fc36 	bl	8007d90 <_malloc_r>
 8008524:	4605      	mov	r5, r0
 8008526:	2800      	cmp	r0, #0
 8008528:	d0ed      	beq.n	8008506 <_realloc_r+0x1e>
 800852a:	42bc      	cmp	r4, r7
 800852c:	4622      	mov	r2, r4
 800852e:	4631      	mov	r1, r6
 8008530:	bf28      	it	cs
 8008532:	463a      	movcs	r2, r7
 8008534:	f7ff ffca 	bl	80084cc <memcpy>
 8008538:	4631      	mov	r1, r6
 800853a:	4640      	mov	r0, r8
 800853c:	f7ff fbbc 	bl	8007cb8 <_free_r>
 8008540:	e7e1      	b.n	8008506 <_realloc_r+0x1e>
 8008542:	4635      	mov	r5, r6
 8008544:	e7df      	b.n	8008506 <_realloc_r+0x1e>

08008546 <_malloc_usable_size_r>:
 8008546:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800854a:	1f18      	subs	r0, r3, #4
 800854c:	2b00      	cmp	r3, #0
 800854e:	bfbc      	itt	lt
 8008550:	580b      	ldrlt	r3, [r1, r0]
 8008552:	18c0      	addlt	r0, r0, r3
 8008554:	4770      	bx	lr
	...

08008558 <_sbrk>:
 8008558:	4a04      	ldr	r2, [pc, #16]	; (800856c <_sbrk+0x14>)
 800855a:	6811      	ldr	r1, [r2, #0]
 800855c:	4603      	mov	r3, r0
 800855e:	b909      	cbnz	r1, 8008564 <_sbrk+0xc>
 8008560:	4903      	ldr	r1, [pc, #12]	; (8008570 <_sbrk+0x18>)
 8008562:	6011      	str	r1, [r2, #0]
 8008564:	6810      	ldr	r0, [r2, #0]
 8008566:	4403      	add	r3, r0
 8008568:	6013      	str	r3, [r2, #0]
 800856a:	4770      	bx	lr
 800856c:	200009e0 	.word	0x200009e0
 8008570:	200009e8 	.word	0x200009e8

08008574 <_init>:
 8008574:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008576:	bf00      	nop
 8008578:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800857a:	bc08      	pop	{r3}
 800857c:	469e      	mov	lr, r3
 800857e:	4770      	bx	lr

08008580 <_fini>:
 8008580:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008582:	bf00      	nop
 8008584:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008586:	bc08      	pop	{r3}
 8008588:	469e      	mov	lr, r3
 800858a:	4770      	bx	lr
