Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Clay/Desktop/proj6all/proj6/proj6.srcs/sources_1/new/cmp_slice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmp_bitslice
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Clay/Desktop/proj6all/proj6/proj6.srcs/sources_1/new/cmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Clay/Desktop/proj6all/proj6/proj6.srcs/sim_1/new/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Clay/Desktop/proj6all/proj6/proj6.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
