//-------------------------------------------------------------------
// Copyright 2020 Carl-Johan Seger
// SPDX-License-Identifier: Apache-2.0
//-------------------------------------------------------------------

load "ste.fl";

let ckt = verilog2fsm "" "SP_FPU" [DIR^"/SP_FPU.v"] [];
time ckt;

let vis = STE_debug ckt;

vis;

random_simulation vis [("BCLK","01")] [] 30;
