<stg><name>KalmanFilterKernel</name>


<trans_list>

<trans id="732" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="926" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="927" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="925" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="737" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="guard_variable_for_KalmanFilterKernel_float_float_ap_uint_32_float_float_Q_load" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="738" from="4" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="guard_variable_for_KalmanFilterKernel_float_float_ap_uint_32_float_float_Q_load" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="740" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="741" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="742" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="743" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="744" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="745" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="746" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="747" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="748" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="749" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="750" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="751" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="752" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="753" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="754" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="755" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="756" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="guard_variable_for_KalmanFilterKernel_float_float_ap_uint_32_float_float_R_load" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="757" from="21" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="guard_variable_for_KalmanFilterKernel_float_float_ap_uint_32_float_float_R_load" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="759" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="760" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="761" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="762" from="25" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="guard_variable_for_KalmanFilterKernel_float_float_ap_uint_32_float_float_x_hat_load" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="763" from="25" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="guard_variable_for_KalmanFilterKernel_float_float_ap_uint_32_float_float_x_hat_load" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="765" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="766" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="930" from="28" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="931" from="28" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="929" from="29" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="771" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="934" from="31" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="935" from="31" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="933" from="32" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="776" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="938" from="34" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="939" from="34" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="937" from="35" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="781" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="782" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="783" from="38" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="784" from="38" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="785" from="39" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="j_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="793" from="39" to="38">
<condition id="-1">
<or_exp><and_exp><literal name="j_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="787" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="788" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="789" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="790" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="791" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="792" from="45" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="795" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="796" from="47" to="50">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="797" from="47" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="798" from="48" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="801" from="48" to="47">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="800" from="49" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="803" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="804" from="51" to="52">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="815" from="51" to="60">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="805" from="52" to="53">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="814" from="52" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="807" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="808" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="809" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="810" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="811" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="812" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="813" from="59" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="942" from="60" to="62">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="943" from="60" to="61">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="941" from="61" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="820" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="946" from="63" to="65">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="947" from="63" to="64">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="945" from="64" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="825" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="950" from="66" to="68">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="951" from="66" to="67">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="949" from="67" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="830" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="831" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="832" from="70" to="71">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="833" from="70" to="77">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="835" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="836" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="837" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="838" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="839" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="840" from="76" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="842" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="843" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="844" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="845" from="80" to="81">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="855" from="80" to="88">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="846" from="81" to="82">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="854" from="81" to="80">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="848" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="849" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="850" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="851" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="852" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="853" from="87" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="856" from="88" to="89">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="857" from="88" to="101">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="859" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="860" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="861" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="862" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="863" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="864" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="865" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="866" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="867" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="868" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="869" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="870" from="100" to="100">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="871" from="100" to="88">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="873" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="874" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="875" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="876" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="877" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="878" from="106" to="114">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="879" from="106" to="107">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="880" from="107" to="108">
<condition id="-1">
<or_exp><and_exp><literal name="j_15" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="888" from="107" to="106">
<condition id="-1">
<or_exp><and_exp><literal name="j_15" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="882" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="883" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="884" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="885" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="886" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="887" from="113" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="890" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="891" from="115" to="124">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="892" from="115" to="116">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="893" from="116" to="117">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="902" from="116" to="115">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="895" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="896" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="897" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="898" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="899" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="900" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="901" from="123" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="904" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="954" from="125" to="127">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="955" from="125" to="126">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="953" from="126" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="909" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="958" from="128" to="130">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="959" from="128" to="129">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="957" from="129" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="914" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="962" from="131" to="133">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="963" from="131" to="132">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="961" from="132" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="919" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="966" from="134" to="136">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="967" from="134" to="135">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="965" from="135" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %din, void @empty_26, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %din, i64 666, i64 207, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %din

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dout, void @empty_26, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %dout, i64 666, i64 207, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dout

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %counter

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %counter, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %q

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %q, void @empty_25, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_17, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %q, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:12 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %r, void @empty_25, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_16, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_25, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16 %r_read = read i32 @_ssdm_op_Read.s_axilite.float, i32 %r

]]></Node>
<StgValue><ssdm name="r_read"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17 %q_read = read i32 @_ssdm_op_Read.s_axilite.float, i32 %q

]]></Node>
<StgValue><ssdm name="q_read"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="64">
<![CDATA[
:18 %din_s = alloca i64 1

]]></Node>
<StgValue><ssdm name="din_s"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="64">
<![CDATA[
:19 %dout_s = alloca i64 1

]]></Node>
<StgValue><ssdm name="dout_s"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="64">
<![CDATA[
:20 %x = alloca i64 1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="64">
<![CDATA[
:21 %P = alloca i64 1

]]></Node>
<StgValue><ssdm name="P"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="64">
<![CDATA[
:22 %x_minus = alloca i64 1

]]></Node>
<StgValue><ssdm name="x_minus"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="64">
<![CDATA[
:23 %P_minus = alloca i64 1

]]></Node>
<StgValue><ssdm name="P_minus"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="64">
<![CDATA[
:24 %x_plus = alloca i64 1

]]></Node>
<StgValue><ssdm name="x_plus"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="64">
<![CDATA[
:25 %P_plus = alloca i64 1

]]></Node>
<StgValue><ssdm name="P_plus"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="64">
<![CDATA[
:26 %tmp_mat_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="tmp_mat_1"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="64">
<![CDATA[
:27 %tmp_mat_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="tmp_mat_2"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="64">
<![CDATA[
:28 %tmp_mat_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="tmp_mat_3"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="64">
<![CDATA[
:29 %mat_out_assign_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="mat_out_assign_2"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="64">
<![CDATA[
:30 %S_inv = alloca i64 1

]]></Node>
<StgValue><ssdm name="S_inv"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="64">
<![CDATA[
:31 %K = alloca i64 1

]]></Node>
<StgValue><ssdm name="K"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
:32 %br_ln47 = br void

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %i = phi i3 %add_ln47, void %.split34, i3 0, void

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1 %add_ln47 = add i3 %i, i3 1

]]></Node>
<StgValue><ssdm name="add_ln47"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3 %icmp_ln47 = icmp_eq  i3 %i, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln47"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln47 = br i1 %icmp_ln47, void %.split34, void

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="3">
<![CDATA[
.split34:0 %i_cast = zext i3 %i

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:2 %din_addr = getelementptr i32 %din, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="din_addr"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="3">
<![CDATA[
.split34:3 %din_load = load i3 %din_addr

]]></Node>
<StgValue><ssdm name="din_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split34:1 %specloopname_ln47 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20

]]></Node>
<StgValue><ssdm name="specloopname_ln47"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="3">
<![CDATA[
.split34:3 %din_load = load i3 %din_addr

]]></Node>
<StgValue><ssdm name="din_load"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32">
<![CDATA[
.split34:4 %bitcast_ln48 = bitcast i32 %din_load

]]></Node>
<StgValue><ssdm name="bitcast_ln48"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:5 %din_addr_52 = getelementptr i32 %din_s, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="din_addr_52"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.split34:6 %store_ln48 = store i32 %bitcast_ln48, i3 %din_addr_52

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
.split34:7 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="185" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1">
<![CDATA[
:0 %guard_variable_for_KalmanFilterKernel_float_float_ap_uint_32_float_float_Q_load = load i1 %guard_variable_for_KalmanFilterKernel_float_float_ap_uint_32_float_float_Q

]]></Node>
<StgValue><ssdm name="guard_variable_for_KalmanFilterKernel_float_float_ap_uint_32_float_float_Q_load"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln52 = br i1 %guard_variable_for_KalmanFilterKernel_float_float_ap_uint_32_float_float_Q_load, void %codeRepl51, void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="guard_variable_for_KalmanFilterKernel_float_float_ap_uint_32_float_float_Q_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl51:0 %store_ln52 = store i32 %q_read, i32 0

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="guard_variable_for_KalmanFilterKernel_float_float_ap_uint_32_float_float_Q_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl51:1 %store_ln52 = store i32 0, i32 1

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="189" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl51:2 %store_ln52 = store i32 0, i32 2

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl51:3 %store_ln52 = store i32 0, i32 3

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="191" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl51:4 %store_ln52 = store i32 0, i32 4

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="192" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl51:5 %store_ln52 = store i32 0, i32 5

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="193" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl51:6 %store_ln52 = store i32 0, i32 6

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="194" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl51:7 %store_ln52 = store i32 %q_read, i32 7

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="195" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl51:8 %store_ln52 = store i32 0, i32 8

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="196" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl51:9 %store_ln52 = store i32 0, i32 9

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="197" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl51:10 %store_ln52 = store i32 0, i32 10

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="198" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl51:11 %store_ln52 = store i32 0, i32 11

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="199" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl51:12 %store_ln52 = store i32 0, i32 12

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="200" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl51:13 %store_ln52 = store i32 0, i32 13

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="201" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl51:14 %store_ln52 = store i32 %q_read, i32 14

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="202" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl51:15 %store_ln52 = store i32 0, i32 15

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="203" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl51:16 %store_ln52 = store i32 0, i32 16

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="204" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl51:17 %store_ln52 = store i32 0, i32 17

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="205" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl51:18 %store_ln52 = store i32 0, i32 18

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="206" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl51:19 %store_ln52 = store i32 0, i32 19

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="207" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl51:20 %store_ln52 = store i32 0, i32 20

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="208" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl51:21 %store_ln52 = store i32 %q_read, i32 21

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="209" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl51:22 %store_ln52 = store i32 0, i32 22

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="210" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl51:23 %store_ln52 = store i32 0, i32 23

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="211" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl51:24 %store_ln52 = store i32 0, i32 24

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="212" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl51:25 %store_ln52 = store i32 0, i32 25

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="213" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl51:26 %store_ln52 = store i32 0, i32 26

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="214" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl51:27 %store_ln52 = store i32 0, i32 27

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="215" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl51:28 %store_ln52 = store i32 %q_read, i32 28

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="216" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl51:29 %store_ln52 = store i32 0, i32 29

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="217" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl51:30 %store_ln52 = store i32 0, i32 30

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="218" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl51:31 %store_ln52 = store i32 0, i32 31

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="219" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl51:32 %store_ln52 = store i32 0, i32 32

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="220" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl51:33 %store_ln52 = store i32 0, i32 33

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="221" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="guard_variable_for_KalmanFilterKernel_float_float_ap_uint_32_float_float_Q_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl51:34 %store_ln52 = store i32 0, i32 34

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="222" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="guard_variable_for_KalmanFilterKernel_float_float_ap_uint_32_float_float_Q_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl51:35 %store_ln52 = store i32 %q_read, i32 35

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="223" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="guard_variable_for_KalmanFilterKernel_float_float_ap_uint_32_float_float_Q_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
codeRepl51:36 %store_ln0 = store i1 1, i1 %guard_variable_for_KalmanFilterKernel_float_float_ap_uint_32_float_float_Q

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="224" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="guard_variable_for_KalmanFilterKernel_float_float_ap_uint_32_float_float_Q_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
codeRepl51:37 %br_ln0 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="225" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1">
<![CDATA[
._crit_edge:0 %guard_variable_for_KalmanFilterKernel_float_float_ap_uint_32_float_float_R_load = load i1 %guard_variable_for_KalmanFilterKernel_float_float_ap_uint_32_float_float_R

]]></Node>
<StgValue><ssdm name="guard_variable_for_KalmanFilterKernel_float_float_ap_uint_32_float_float_R_load"/></StgValue>
</operation>

<operation id="226" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:1 %br_ln60 = br i1 %guard_variable_for_KalmanFilterKernel_float_float_ap_uint_32_float_float_R_load, void %codeRepl52, void %._crit_edge7

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="227" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="guard_variable_for_KalmanFilterKernel_float_float_ap_uint_32_float_float_R_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl52:0 %store_ln60 = store i32 %r_read, i32 0

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="228" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="guard_variable_for_KalmanFilterKernel_float_float_ap_uint_32_float_float_R_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl52:1 %store_ln60 = store i32 0, i32 1

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="229" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl52:2 %store_ln60 = store i32 0, i32 2

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="230" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl52:3 %store_ln60 = store i32 0, i32 3

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="231" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl52:4 %store_ln60 = store i32 %r_read, i32 4

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="232" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl52:5 %store_ln60 = store i32 0, i32 5

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="233" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl52:6 %store_ln60 = store i32 0, i32 6

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="234" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl52:7 %store_ln60 = store i32 0, i32 7

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="235" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="guard_variable_for_KalmanFilterKernel_float_float_ap_uint_32_float_float_R_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl52:8 %store_ln60 = store i32 %r_read, i32 8

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="236" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="guard_variable_for_KalmanFilterKernel_float_float_ap_uint_32_float_float_R_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
codeRepl52:9 %store_ln0 = store i1 1, i1 %guard_variable_for_KalmanFilterKernel_float_float_ap_uint_32_float_float_R

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="237" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="guard_variable_for_KalmanFilterKernel_float_float_ap_uint_32_float_float_R_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
codeRepl52:10 %br_ln0 = br void %._crit_edge7

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="238" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1">
<![CDATA[
._crit_edge7:0 %guard_variable_for_KalmanFilterKernel_float_float_ap_uint_32_float_float_x_hat_load = load i1 %guard_variable_for_KalmanFilterKernel_float_float_ap_uint_32_float_float_x_hat

]]></Node>
<StgValue><ssdm name="guard_variable_for_KalmanFilterKernel_float_float_ap_uint_32_float_float_x_hat_load"/></StgValue>
</operation>

<operation id="239" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge7:1 %br_ln66 = br i1 %guard_variable_for_KalmanFilterKernel_float_float_ap_uint_32_float_float_x_hat_load, void %codeRepl, void %._crit_edge8

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="240" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="guard_variable_for_KalmanFilterKernel_float_float_ap_uint_32_float_float_x_hat_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:0 %din_addr_1 = getelementptr i32 %din_s, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="din_addr_1"/></StgValue>
</operation>

<operation id="241" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="guard_variable_for_KalmanFilterKernel_float_float_ap_uint_32_float_float_x_hat_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="3">
<![CDATA[
codeRepl:1 %din_load_53 = load i3 %din_addr_1

]]></Node>
<StgValue><ssdm name="din_load_53"/></StgValue>
</operation>

<operation id="242" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="guard_variable_for_KalmanFilterKernel_float_float_ap_uint_32_float_float_x_hat_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:9 %store_ln66 = store i32 0, i32 3

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="243" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="guard_variable_for_KalmanFilterKernel_float_float_ap_uint_32_float_float_x_hat_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:10 %store_ln66 = store i32 0, i32 4

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="244" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="3">
<![CDATA[
codeRepl:1 %din_load_53 = load i3 %din_addr_1

]]></Node>
<StgValue><ssdm name="din_load_53"/></StgValue>
</operation>

<operation id="245" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:2 %store_ln66 = store i32 %din_load_53, i32 0

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="246" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:3 %din_addr_2 = getelementptr i32 %din_s, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="din_addr_2"/></StgValue>
</operation>

<operation id="247" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="3">
<![CDATA[
codeRepl:4 %din_load_1 = load i3 %din_addr_2

]]></Node>
<StgValue><ssdm name="din_load_1"/></StgValue>
</operation>

<operation id="248" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:6 %din_addr_3 = getelementptr i32 %din_s, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="din_addr_3"/></StgValue>
</operation>

<operation id="249" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="3">
<![CDATA[
codeRepl:7 %din_load_2 = load i3 %din_addr_3

]]></Node>
<StgValue><ssdm name="din_load_2"/></StgValue>
</operation>

<operation id="250" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:11 %store_ln66 = store i32 0, i32 5

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="251" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="guard_variable_for_KalmanFilterKernel_float_float_ap_uint_32_float_float_x_hat_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="3">
<![CDATA[
codeRepl:4 %din_load_1 = load i3 %din_addr_2

]]></Node>
<StgValue><ssdm name="din_load_1"/></StgValue>
</operation>

<operation id="252" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="guard_variable_for_KalmanFilterKernel_float_float_ap_uint_32_float_float_x_hat_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:5 %store_ln66 = store i32 %din_load_1, i32 1

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="253" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="guard_variable_for_KalmanFilterKernel_float_float_ap_uint_32_float_float_x_hat_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="3">
<![CDATA[
codeRepl:7 %din_load_2 = load i3 %din_addr_3

]]></Node>
<StgValue><ssdm name="din_load_2"/></StgValue>
</operation>

<operation id="254" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="guard_variable_for_KalmanFilterKernel_float_float_ap_uint_32_float_float_x_hat_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:8 %store_ln66 = store i32 %din_load_2, i32 2

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="255" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="guard_variable_for_KalmanFilterKernel_float_float_ap_uint_32_float_float_x_hat_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
codeRepl:12 %store_ln0 = store i1 1, i1 %guard_variable_for_KalmanFilterKernel_float_float_ap_uint_32_float_float_x_hat

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="256" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="guard_variable_for_KalmanFilterKernel_float_float_ap_uint_32_float_float_x_hat_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
codeRepl:13 %br_ln0 = br void %._crit_edge8

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="257" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge8:0 %z_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_2"/></StgValue>
</operation>

<operation id="258" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge8:1 %z_2_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_2_1"/></StgValue>
</operation>

<operation id="259" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge8:2 %z_2_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_2_2"/></StgValue>
</operation>

<operation id="260" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge8:3 %br_ln104 = br void

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="261" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0 %j = phi i2 0, void %._crit_edge8, i2 %add_ln104, void %.split3218

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="262" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1 %add_ln104 = add i2 %j, i2 1

]]></Node>
<StgValue><ssdm name="add_ln104"/></StgValue>
</operation>

<operation id="263" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="264" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3 %icmp_ln104 = icmp_eq  i2 %j, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln104"/></StgValue>
</operation>

<operation id="265" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="266" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln104 = br i1 %icmp_ln104, void %.split32, void %.preheader6.preheader

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>

<operation id="267" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="2">
<![CDATA[
.split32:0 %trunc_ln104_cast = zext i2 %j

]]></Node>
<StgValue><ssdm name="trunc_ln104_cast"/></StgValue>
</operation>

<operation id="268" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split32:2 %din_addr_4 = getelementptr i32 %din_s, i64 0, i64 %trunc_ln104_cast

]]></Node>
<StgValue><ssdm name="din_addr_4"/></StgValue>
</operation>

<operation id="269" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="3">
<![CDATA[
.split32:3 %z_0 = load i3 %din_addr_4

]]></Node>
<StgValue><ssdm name="z_0"/></StgValue>
</operation>

<operation id="270" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
.split32:4 %switch_ln104 = switch i2 %j, void %branch5, i2 0, void %.split32..split3218_crit_edge, i2 1, void %branch4

]]></Node>
<StgValue><ssdm name="switch_ln104"/></StgValue>
</operation>

<operation id="271" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0">
<![CDATA[
.split3218:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="272" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split32:1 %specloopname_ln104 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19

]]></Node>
<StgValue><ssdm name="specloopname_ln104"/></StgValue>
</operation>

<operation id="273" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="3">
<![CDATA[
.split32:3 %z_0 = load i3 %din_addr_4

]]></Node>
<StgValue><ssdm name="z_0"/></StgValue>
</operation>

<operation id="274" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch4:0 %store_ln104 = store i32 %z_0, i32 %z_2_1

]]></Node>
<StgValue><ssdm name="store_ln104"/></StgValue>
</operation>

<operation id="275" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0">
<![CDATA[
branch4:1 %br_ln104 = br void %.split3218

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>

<operation id="276" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split32..split3218_crit_edge:0 %store_ln104 = store i32 %z_0, i32 %z_2

]]></Node>
<StgValue><ssdm name="store_ln104"/></StgValue>
</operation>

<operation id="277" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0">
<![CDATA[
.split32..split3218_crit_edge:1 %br_ln104 = br void %.split3218

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>

<operation id="278" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j" val="!0"/>
<literal name="j" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5:0 %store_ln104 = store i32 %z_0, i32 %z_2_2

]]></Node>
<StgValue><ssdm name="store_ln104"/></StgValue>
</operation>

<operation id="279" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j" val="!0"/>
<literal name="j" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0">
<![CDATA[
branch5:1 %br_ln104 = br void %.split3218

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="280" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.preheader:0 %br_ln0 = br void %.preheader6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="281" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader6:0 %j_1 = phi i3 %add_ln106, void %.split30, i3 0, void %.preheader6.preheader

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="282" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader6:1 %add_ln106 = add i3 %j_1, i3 1

]]></Node>
<StgValue><ssdm name="add_ln106"/></StgValue>
</operation>

<operation id="283" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader6:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="284" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader6:3 %icmp_ln106 = icmp_eq  i3 %j_1, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln106"/></StgValue>
</operation>

<operation id="285" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader6:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="286" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:5 %br_ln106 = br i1 %icmp_ln106, void %.split30, void %.preheader5.preheader

]]></Node>
<StgValue><ssdm name="br_ln106"/></StgValue>
</operation>

<operation id="287" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="3">
<![CDATA[
.split30:0 %j_1_cast = zext i3 %j_1

]]></Node>
<StgValue><ssdm name="j_1_cast"/></StgValue>
</operation>

<operation id="288" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split30:2 %x_hat_addr = getelementptr i32 %x_hat, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="x_hat_addr"/></StgValue>
</operation>

<operation id="289" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="3">
<![CDATA[
.split30:3 %x_hat_load = load i3 %x_hat_addr

]]></Node>
<StgValue><ssdm name="x_hat_load"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="290" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split30:1 %specloopname_ln106 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln106"/></StgValue>
</operation>

<operation id="291" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="3">
<![CDATA[
.split30:3 %x_hat_load = load i3 %x_hat_addr

]]></Node>
<StgValue><ssdm name="x_hat_load"/></StgValue>
</operation>

<operation id="292" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split30:4 %x_addr = getelementptr i32 %x, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="x_addr"/></StgValue>
</operation>

<operation id="293" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.split30:5 %store_ln106 = store i32 %x_hat_load, i3 %x_addr

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="294" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0">
<![CDATA[
.split30:6 %br_ln0 = br void %.preheader6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="295" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.preheader:0 %br_ln0 = br void %.preheader5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="296" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader5:0 %j_2 = phi i6 %add_ln108, void %.split28, i6 0, void %.preheader5.preheader

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="297" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader5:1 %add_ln108 = add i6 %j_2, i6 1

]]></Node>
<StgValue><ssdm name="add_ln108"/></StgValue>
</operation>

<operation id="298" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader5:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="299" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader5:3 %icmp_ln108 = icmp_eq  i6 %j_2, i6 36

]]></Node>
<StgValue><ssdm name="icmp_ln108"/></StgValue>
</operation>

<operation id="300" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 36, i64 36, i64 36

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="301" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:5 %br_ln108 = br i1 %icmp_ln108, void %.split28, void

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="302" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="6">
<![CDATA[
.split28:0 %j_2_cast = zext i6 %j_2

]]></Node>
<StgValue><ssdm name="j_2_cast"/></StgValue>
</operation>

<operation id="303" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split28:2 %P_hat_addr = getelementptr i32 %P_hat, i64 0, i64 %j_2_cast

]]></Node>
<StgValue><ssdm name="P_hat_addr"/></StgValue>
</operation>

<operation id="304" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="6">
<![CDATA[
.split28:3 %P_hat_load = load i6 %P_hat_addr

]]></Node>
<StgValue><ssdm name="P_hat_load"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="305" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split28:1 %specloopname_ln108 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27

]]></Node>
<StgValue><ssdm name="specloopname_ln108"/></StgValue>
</operation>

<operation id="306" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="6">
<![CDATA[
.split28:3 %P_hat_load = load i6 %P_hat_addr

]]></Node>
<StgValue><ssdm name="P_hat_load"/></StgValue>
</operation>

<operation id="307" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split28:4 %P_addr = getelementptr i32 %P, i64 0, i64 %j_2_cast

]]></Node>
<StgValue><ssdm name="P_addr"/></StgValue>
</operation>

<operation id="308" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.split28:5 %store_ln108 = store i32 %P_hat_load, i6 %P_addr

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="309" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0">
<![CDATA[
.split28:6 %br_ln0 = br void %.preheader5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="310" st_id="36" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %call_ln114 = call void @matMultiply<float, 6, 6, 6>.7, i32 %A, i32 %x, i32 %tmp_mat_1

]]></Node>
<StgValue><ssdm name="call_ln114"/></StgValue>
</operation>

<operation id="311" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32">
<![CDATA[
:1 %u_0_load = load i32 %u_0

]]></Node>
<StgValue><ssdm name="u_0_load"/></StgValue>
</operation>

<operation id="312" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32">
<![CDATA[
:2 %u_1_load = load i32 %u_1

]]></Node>
<StgValue><ssdm name="u_1_load"/></StgValue>
</operation>

<operation id="313" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32">
<![CDATA[
:3 %u_2_load = load i32 %u_2

]]></Node>
<StgValue><ssdm name="u_2_load"/></StgValue>
</operation>

<operation id="314" st_id="36" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
:4 %call_ln115 = call void @matMultiply<float, 6, 6, 6>.2, i32 %B, i32 %u_0_load, i32 %u_1_load, i32 %u_2_load, i32 %tmp_mat_2

]]></Node>
<StgValue><ssdm name="call_ln115"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="315" st_id="37" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %call_ln114 = call void @matMultiply<float, 6, 6, 6>.7, i32 %A, i32 %x, i32 %tmp_mat_1

]]></Node>
<StgValue><ssdm name="call_ln114"/></StgValue>
</operation>

<operation id="316" st_id="37" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
:4 %call_ln115 = call void @matMultiply<float, 6, 6, 6>.2, i32 %B, i32 %u_0_load, i32 %u_1_load, i32 %u_2_load, i32 %tmp_mat_2

]]></Node>
<StgValue><ssdm name="call_ln115"/></StgValue>
</operation>

<operation id="317" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0">
<![CDATA[
:5 %br_ln41 = br void

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="318" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %i_2 = phi i3 %add_ln41, void %._crit_edge.loopexit.i24, i3 0, void

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="319" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1 %add_ln41 = add i3 %i_2, i3 1

]]></Node>
<StgValue><ssdm name="add_ln41"/></StgValue>
</operation>

<operation id="320" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2 %icmp_ln41 = icmp_eq  i3 %i_2, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln41"/></StgValue>
</operation>

<operation id="321" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="322" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln41 = br i1 %icmp_ln41, void %.split2.i, void %matAdd<float, 6, 6>.3.exit

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="323" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split2.i:0 %specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="324" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0">
<![CDATA[
.split2.i:1 %br_ln44 = br void

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="325" st_id="38" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
matAdd<float, 6, 6>.3.exit:0 %call_ln118 = call void @matMultiply<float, 6, 6, 6>, i32 %A, i32 %P, i32 %tmp_mat_1

]]></Node>
<StgValue><ssdm name="call_ln118"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="326" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:0 %j_3 = phi i1 1, void %.split.i, i1 0, void %.split2.i

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="327" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="3" op_0_bw="1">
<![CDATA[
:1 %zext_ln44 = zext i1 %j_3

]]></Node>
<StgValue><ssdm name="zext_ln44"/></StgValue>
</operation>

<operation id="328" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 1, i64 1

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="329" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln44 = br i1 %j_3, void %.split.i, void %._crit_edge.loopexit.i24

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="330" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split.i:1 %add_ln48 = add i3 %zext_ln44, i3 %i_2

]]></Node>
<StgValue><ssdm name="add_ln48"/></StgValue>
</operation>

<operation id="331" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="3">
<![CDATA[
.split.i:2 %zext_ln48 = zext i3 %add_ln48

]]></Node>
<StgValue><ssdm name="zext_ln48"/></StgValue>
</operation>

<operation id="332" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i:3 %tmp_mat_1_addr = getelementptr i32 %tmp_mat_1, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="tmp_mat_1_addr"/></StgValue>
</operation>

<operation id="333" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="6">
<![CDATA[
.split.i:4 %tmp_mat_1_load = load i6 %tmp_mat_1_addr

]]></Node>
<StgValue><ssdm name="tmp_mat_1_load"/></StgValue>
</operation>

<operation id="334" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i:5 %tmp_mat_2_addr = getelementptr i32 %tmp_mat_2, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="tmp_mat_2_addr"/></StgValue>
</operation>

<operation id="335" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="6">
<![CDATA[
.split.i:6 %tmp_mat_2_load = load i6 %tmp_mat_2_addr

]]></Node>
<StgValue><ssdm name="tmp_mat_2_load"/></StgValue>
</operation>

<operation id="336" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.loopexit.i24:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="337" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="6">
<![CDATA[
.split.i:4 %tmp_mat_1_load = load i6 %tmp_mat_1_addr

]]></Node>
<StgValue><ssdm name="tmp_mat_1_load"/></StgValue>
</operation>

<operation id="338" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="6">
<![CDATA[
.split.i:6 %tmp_mat_2_load = load i6 %tmp_mat_2_addr

]]></Node>
<StgValue><ssdm name="tmp_mat_2_load"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="339" st_id="41" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i:7 %add8_i = fadd i32 %tmp_mat_1_load, i32 %tmp_mat_2_load

]]></Node>
<StgValue><ssdm name="add8_i"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="340" st_id="42" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i:7 %add8_i = fadd i32 %tmp_mat_1_load, i32 %tmp_mat_2_load

]]></Node>
<StgValue><ssdm name="add8_i"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="341" st_id="43" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i:7 %add8_i = fadd i32 %tmp_mat_1_load, i32 %tmp_mat_2_load

]]></Node>
<StgValue><ssdm name="add8_i"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="342" st_id="44" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i:7 %add8_i = fadd i32 %tmp_mat_1_load, i32 %tmp_mat_2_load

]]></Node>
<StgValue><ssdm name="add8_i"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="343" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split.i:0 %specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24

]]></Node>
<StgValue><ssdm name="specloopname_ln44"/></StgValue>
</operation>

<operation id="344" st_id="45" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i:7 %add8_i = fadd i32 %tmp_mat_1_load, i32 %tmp_mat_2_load

]]></Node>
<StgValue><ssdm name="add8_i"/></StgValue>
</operation>

<operation id="345" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i:8 %x_minus_addr = getelementptr i32 %x_minus, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="x_minus_addr"/></StgValue>
</operation>

<operation id="346" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.split.i:9 %store_ln48 = store i32 %add8_i, i3 %x_minus_addr

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="347" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0">
<![CDATA[
.split.i:10 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="348" st_id="46" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
matAdd<float, 6, 6>.3.exit:0 %call_ln118 = call void @matMultiply<float, 6, 6, 6>, i32 %A, i32 %P, i32 %tmp_mat_1

]]></Node>
<StgValue><ssdm name="call_ln118"/></StgValue>
</operation>

<operation id="349" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0">
<![CDATA[
matAdd<float, 6, 6>.3.exit:1 %br_ln81 = br void

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="350" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %i_1 = phi i3 %add_ln81, void, i3 0, void %matAdd<float, 6, 6>.3.exit

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="351" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1 %add_ln81 = add i3 %i_1, i3 1

]]></Node>
<StgValue><ssdm name="add_ln81"/></StgValue>
</operation>

<operation id="352" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="6" op_0_bw="3">
<![CDATA[
:2 %zext_ln81 = zext i3 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln81"/></StgValue>
</operation>

<operation id="353" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3 %icmp_ln81 = icmp_eq  i3 %i_1, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln81"/></StgValue>
</operation>

<operation id="354" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="355" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln81 = br i1 %icmp_ln81, void %.split26, void %_Z12matTransposeIfLi6ELi6EEvPT_S1_ii.exit

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="356" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split26:0 %specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28

]]></Node>
<StgValue><ssdm name="specloopname_ln81"/></StgValue>
</operation>

<operation id="357" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split26:1 %p_shl = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %i_1, i3 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="358" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
.split26:2 %p_shl3 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %i_1, i1 0

]]></Node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="359" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="6" op_0_bw="4">
<![CDATA[
.split26:3 %p_shl3_cast = zext i4 %p_shl3

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="360" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split26:4 %empty = sub i6 %p_shl, i6 %p_shl3_cast

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="361" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0">
<![CDATA[
.split26:5 %br_ln84 = br void

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="362" st_id="47" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
_Z12matTransposeIfLi6ELi6EEvPT_S1_ii.exit:0 %call_ln120 = call void @matMultiply<float, 6, 6, 6>, i32 %tmp_mat_1, i32 %tmp_mat_2, i32 %tmp_mat_3

]]></Node>
<StgValue><ssdm name="call_ln120"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="363" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %j_4 = phi i3 %add_ln84, void %.split24, i3 0, void %.split26

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="364" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1 %add_ln84 = add i3 %j_4, i3 1

]]></Node>
<StgValue><ssdm name="add_ln84"/></StgValue>
</operation>

<operation id="365" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="6" op_0_bw="3">
<![CDATA[
:2 %zext_ln84 = zext i3 %j_4

]]></Node>
<StgValue><ssdm name="zext_ln84"/></StgValue>
</operation>

<operation id="366" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3 %icmp_ln84 = icmp_eq  i3 %j_4, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln84"/></StgValue>
</operation>

<operation id="367" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="368" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln84 = br i1 %icmp_ln84, void %.split24, void

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="369" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split24:1 %add_ln88 = add i6 %zext_ln84, i6 %empty

]]></Node>
<StgValue><ssdm name="add_ln88"/></StgValue>
</operation>

<operation id="370" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="6">
<![CDATA[
.split24:2 %zext_ln88 = zext i6 %add_ln88

]]></Node>
<StgValue><ssdm name="zext_ln88"/></StgValue>
</operation>

<operation id="371" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split24:3 %A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln88

]]></Node>
<StgValue><ssdm name="A_addr"/></StgValue>
</operation>

<operation id="372" st_id="48" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="6">
<![CDATA[
.split24:4 %A_load = load i6 %A_addr

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="373" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split24:5 %shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %j_4, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="374" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
.split24:6 %shl_ln88_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %j_4, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln88_1"/></StgValue>
</operation>

<operation id="375" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="6" op_0_bw="4">
<![CDATA[
.split24:7 %zext_ln88_1 = zext i4 %shl_ln88_1

]]></Node>
<StgValue><ssdm name="zext_ln88_1"/></StgValue>
</operation>

<operation id="376" st_id="48" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split24:8 %sub_ln88 = sub i6 %shl_ln, i6 %zext_ln88_1

]]></Node>
<StgValue><ssdm name="sub_ln88"/></StgValue>
</operation>

<operation id="377" st_id="48" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split24:9 %add_ln88_1 = add i6 %sub_ln88, i6 %zext_ln81

]]></Node>
<StgValue><ssdm name="add_ln88_1"/></StgValue>
</operation>

<operation id="378" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="379" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split24:0 %specloopname_ln84 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln84"/></StgValue>
</operation>

<operation id="380" st_id="49" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="6">
<![CDATA[
.split24:4 %A_load = load i6 %A_addr

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="381" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="6">
<![CDATA[
.split24:10 %zext_ln88_2 = zext i6 %add_ln88_1

]]></Node>
<StgValue><ssdm name="zext_ln88_2"/></StgValue>
</operation>

<operation id="382" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split24:11 %tmp_mat_2_addr_1 = getelementptr i32 %tmp_mat_2, i64 0, i64 %zext_ln88_2

]]></Node>
<StgValue><ssdm name="tmp_mat_2_addr_1"/></StgValue>
</operation>

<operation id="383" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.split24:12 %store_ln88 = store i32 %A_load, i6 %tmp_mat_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>

<operation id="384" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0">
<![CDATA[
.split24:13 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="385" st_id="50" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
_Z12matTransposeIfLi6ELi6EEvPT_S1_ii.exit:0 %call_ln120 = call void @matMultiply<float, 6, 6, 6>, i32 %tmp_mat_1, i32 %tmp_mat_2, i32 %tmp_mat_3

]]></Node>
<StgValue><ssdm name="call_ln120"/></StgValue>
</operation>

<operation id="386" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0">
<![CDATA[
_Z12matTransposeIfLi6ELi6EEvPT_S1_ii.exit:1 %br_ln41 = br void

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="387" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %i_6 = phi i3 %add_ln41_1, void %._crit_edge.loopexit.i40, i3 0, void %_Z12matTransposeIfLi6ELi6EEvPT_S1_ii.exit

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="388" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1 %add_ln41_1 = add i3 %i_6, i3 1

]]></Node>
<StgValue><ssdm name="add_ln41_1"/></StgValue>
</operation>

<operation id="389" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2 %icmp_ln41_1 = icmp_eq  i3 %i_6, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln41_1"/></StgValue>
</operation>

<operation id="390" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="391" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln41 = br i1 %icmp_ln41_1, void %.split2.i27, void %matAdd<float, 6, 6>.2.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="392" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split2.i27:0 %specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="393" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split2.i27:1 %p_shl1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %i_6, i3 0

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="394" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
.split2.i27:2 %p_shl2 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %i_6, i1 0

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="395" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="6" op_0_bw="4">
<![CDATA[
.split2.i27:3 %p_shl74_cast = zext i4 %p_shl2

]]></Node>
<StgValue><ssdm name="p_shl74_cast"/></StgValue>
</operation>

<operation id="396" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split2.i27:4 %empty_54 = sub i6 %p_shl1, i6 %p_shl74_cast

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="397" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0">
<![CDATA[
.split2.i27:5 %br_ln44 = br void

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="398" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0">
<![CDATA[
matAdd<float, 6, 6>.2.exit.preheader:0 %br_ln0 = br void %matAdd<float, 6, 6>.2.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="399" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %j_13 = phi i3 %add_ln44, void %.split.i38, i3 0, void %.split2.i27

]]></Node>
<StgValue><ssdm name="j_13"/></StgValue>
</operation>

<operation id="400" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1 %add_ln44 = add i3 %j_13, i3 1

]]></Node>
<StgValue><ssdm name="add_ln44"/></StgValue>
</operation>

<operation id="401" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="6" op_0_bw="3">
<![CDATA[
:2 %zext_ln44_1 = zext i3 %j_13

]]></Node>
<StgValue><ssdm name="zext_ln44_1"/></StgValue>
</operation>

<operation id="402" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3 %icmp_ln44 = icmp_eq  i3 %j_13, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln44"/></StgValue>
</operation>

<operation id="403" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="404" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln44 = br i1 %icmp_ln44, void %.split.i38, void %._crit_edge.loopexit.i40

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="405" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split.i38:1 %add_ln48_1 = add i6 %zext_ln44_1, i6 %empty_54

]]></Node>
<StgValue><ssdm name="add_ln48_1"/></StgValue>
</operation>

<operation id="406" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="6">
<![CDATA[
.split.i38:2 %zext_ln48_1 = zext i6 %add_ln48_1

]]></Node>
<StgValue><ssdm name="zext_ln48_1"/></StgValue>
</operation>

<operation id="407" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i38:3 %tmp_mat_3_addr = getelementptr i32 %tmp_mat_3, i64 0, i64 %zext_ln48_1

]]></Node>
<StgValue><ssdm name="tmp_mat_3_addr"/></StgValue>
</operation>

<operation id="408" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="6">
<![CDATA[
.split.i38:4 %tmp_mat_3_load = load i6 %tmp_mat_3_addr

]]></Node>
<StgValue><ssdm name="tmp_mat_3_load"/></StgValue>
</operation>

<operation id="409" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i38:5 %Q_addr = getelementptr i32 %Q_r, i64 0, i64 %zext_ln48_1

]]></Node>
<StgValue><ssdm name="Q_addr"/></StgValue>
</operation>

<operation id="410" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="6">
<![CDATA[
.split.i38:6 %Q_load = load i6 %Q_addr

]]></Node>
<StgValue><ssdm name="Q_load"/></StgValue>
</operation>

<operation id="411" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.loopexit.i40:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="412" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="6">
<![CDATA[
.split.i38:4 %tmp_mat_3_load = load i6 %tmp_mat_3_addr

]]></Node>
<StgValue><ssdm name="tmp_mat_3_load"/></StgValue>
</operation>

<operation id="413" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="6">
<![CDATA[
.split.i38:6 %Q_load = load i6 %Q_addr

]]></Node>
<StgValue><ssdm name="Q_load"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="414" st_id="54" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i38:7 %add8_i1 = fadd i32 %tmp_mat_3_load, i32 %Q_load

]]></Node>
<StgValue><ssdm name="add8_i1"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="415" st_id="55" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i38:7 %add8_i1 = fadd i32 %tmp_mat_3_load, i32 %Q_load

]]></Node>
<StgValue><ssdm name="add8_i1"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="416" st_id="56" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i38:7 %add8_i1 = fadd i32 %tmp_mat_3_load, i32 %Q_load

]]></Node>
<StgValue><ssdm name="add8_i1"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="417" st_id="57" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i38:7 %add8_i1 = fadd i32 %tmp_mat_3_load, i32 %Q_load

]]></Node>
<StgValue><ssdm name="add8_i1"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="418" st_id="58" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i38:7 %add8_i1 = fadd i32 %tmp_mat_3_load, i32 %Q_load

]]></Node>
<StgValue><ssdm name="add8_i1"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="419" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split.i38:0 %specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24

]]></Node>
<StgValue><ssdm name="specloopname_ln44"/></StgValue>
</operation>

<operation id="420" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i38:8 %P_minus_addr = getelementptr i32 %P_minus, i64 0, i64 %zext_ln48_1

]]></Node>
<StgValue><ssdm name="P_minus_addr"/></StgValue>
</operation>

<operation id="421" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.split.i38:9 %store_ln48 = store i32 %add8_i1, i6 %P_minus_addr

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="422" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0">
<![CDATA[
.split.i38:10 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="423" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
matAdd<float, 6, 6>.2.exit:0 %j_12 = phi i2 %add_ln125_1, void %.split2211, i2 0, void %matAdd<float, 6, 6>.2.exit.preheader

]]></Node>
<StgValue><ssdm name="j_12"/></StgValue>
</operation>

<operation id="424" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
matAdd<float, 6, 6>.2.exit:1 %add_ln125_1 = add i2 %j_12, i2 1

]]></Node>
<StgValue><ssdm name="add_ln125_1"/></StgValue>
</operation>

<operation id="425" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
matAdd<float, 6, 6>.2.exit:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="426" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
matAdd<float, 6, 6>.2.exit:3 %icmp_ln125 = icmp_eq  i2 %j_12, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln125"/></StgValue>
</operation>

<operation id="427" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
matAdd<float, 6, 6>.2.exit:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="428" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
matAdd<float, 6, 6>.2.exit:5 %br_ln125 = br i1 %icmp_ln125, void %.split22, void %.preheader4.preheader

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>

<operation id="429" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="3" op_0_bw="2">
<![CDATA[
.split22:0 %j_3_cast = zext i2 %j_12

]]></Node>
<StgValue><ssdm name="j_3_cast"/></StgValue>
</operation>

<operation id="430" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split22:2 %add_ln125 = add i3 %j_3_cast, i3 3

]]></Node>
<StgValue><ssdm name="add_ln125"/></StgValue>
</operation>

<operation id="431" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="64" op_0_bw="3">
<![CDATA[
.split22:3 %zext_ln125 = zext i3 %add_ln125

]]></Node>
<StgValue><ssdm name="zext_ln125"/></StgValue>
</operation>

<operation id="432" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split22:4 %din_addr_5 = getelementptr i32 %din_s, i64 0, i64 %zext_ln125

]]></Node>
<StgValue><ssdm name="din_addr_5"/></StgValue>
</operation>

<operation id="433" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="3">
<![CDATA[
.split22:5 %din_load_4 = load i3 %din_addr_5

]]></Node>
<StgValue><ssdm name="din_load_4"/></StgValue>
</operation>

<operation id="434" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
.split22:6 %switch_ln125 = switch i2 %j_12, void %branch2, i2 0, void %branch0, i2 1, void %branch1

]]></Node>
<StgValue><ssdm name="switch_ln125"/></StgValue>
</operation>

<operation id="435" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="0">
<![CDATA[
.split2211:0 %br_ln0 = br void %matAdd<float, 6, 6>.2.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="436" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split22:1 %specloopname_ln125 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln125"/></StgValue>
</operation>

<operation id="437" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="3">
<![CDATA[
.split22:5 %din_load_4 = load i3 %din_addr_5

]]></Node>
<StgValue><ssdm name="din_load_4"/></StgValue>
</operation>

<operation id="438" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch1:0 %store_ln125 = store i32 %din_load_4, i32 %u_1

]]></Node>
<StgValue><ssdm name="store_ln125"/></StgValue>
</operation>

<operation id="439" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0">
<![CDATA[
branch1:1 %br_ln125 = br void %.split2211

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>

<operation id="440" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch0:0 %store_ln125 = store i32 %din_load_4, i32 %u_0

]]></Node>
<StgValue><ssdm name="store_ln125"/></StgValue>
</operation>

<operation id="441" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0">
<![CDATA[
branch0:1 %br_ln125 = br void %.split2211

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>

<operation id="442" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_12" val="!0"/>
<literal name="j_12" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch2:0 %store_ln125 = store i32 %din_load_4, i32 %u_2

]]></Node>
<StgValue><ssdm name="store_ln125"/></StgValue>
</operation>

<operation id="443" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_12" val="!0"/>
<literal name="j_12" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="0">
<![CDATA[
branch2:1 %br_ln125 = br void %.split2211

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="444" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.preheader:0 %br_ln0 = br void %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="445" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader4:0 %j_5 = phi i3 %add_ln130, void %.split20, i3 0, void %.preheader4.preheader

]]></Node>
<StgValue><ssdm name="j_5"/></StgValue>
</operation>

<operation id="446" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader4:1 %add_ln130 = add i3 %j_5, i3 1

]]></Node>
<StgValue><ssdm name="add_ln130"/></StgValue>
</operation>

<operation id="447" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader4:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="448" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader4:3 %icmp_ln130 = icmp_eq  i3 %j_5, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln130"/></StgValue>
</operation>

<operation id="449" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="450" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4:5 %br_ln130 = br i1 %icmp_ln130, void %.split20, void %.preheader3.preheader

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="451" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="3">
<![CDATA[
.split20:0 %j_5_cast = zext i3 %j_5

]]></Node>
<StgValue><ssdm name="j_5_cast"/></StgValue>
</operation>

<operation id="452" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:2 %x_minus_addr_1 = getelementptr i32 %x_minus, i64 0, i64 %j_5_cast

]]></Node>
<StgValue><ssdm name="x_minus_addr_1"/></StgValue>
</operation>

<operation id="453" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="3">
<![CDATA[
.split20:3 %x_minus_load = load i3 %x_minus_addr_1

]]></Node>
<StgValue><ssdm name="x_minus_load"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="454" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split20:1 %specloopname_ln130 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln130"/></StgValue>
</operation>

<operation id="455" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="3">
<![CDATA[
.split20:3 %x_minus_load = load i3 %x_minus_addr_1

]]></Node>
<StgValue><ssdm name="x_minus_load"/></StgValue>
</operation>

<operation id="456" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:4 %x_plus_addr = getelementptr i32 %x_plus, i64 0, i64 %j_5_cast

]]></Node>
<StgValue><ssdm name="x_plus_addr"/></StgValue>
</operation>

<operation id="457" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.split20:5 %store_ln130 = store i32 %x_minus_load, i3 %x_plus_addr

]]></Node>
<StgValue><ssdm name="store_ln130"/></StgValue>
</operation>

<operation id="458" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0">
<![CDATA[
.split20:6 %br_ln0 = br void %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="459" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.preheader:0 %br_ln0 = br void %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="460" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader3:0 %j_6 = phi i6 %add_ln131, void %.split18, i6 0, void %.preheader3.preheader

]]></Node>
<StgValue><ssdm name="j_6"/></StgValue>
</operation>

<operation id="461" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader3:1 %add_ln131 = add i6 %j_6, i6 1

]]></Node>
<StgValue><ssdm name="add_ln131"/></StgValue>
</operation>

<operation id="462" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader3:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="463" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader3:3 %icmp_ln131 = icmp_eq  i6 %j_6, i6 36

]]></Node>
<StgValue><ssdm name="icmp_ln131"/></StgValue>
</operation>

<operation id="464" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 36, i64 36, i64 36

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="465" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3:5 %br_ln131 = br i1 %icmp_ln131, void %.split18, void

]]></Node>
<StgValue><ssdm name="br_ln131"/></StgValue>
</operation>

<operation id="466" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="64" op_0_bw="6">
<![CDATA[
.split18:0 %j_6_cast = zext i6 %j_6

]]></Node>
<StgValue><ssdm name="j_6_cast"/></StgValue>
</operation>

<operation id="467" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:2 %P_minus_addr_1 = getelementptr i32 %P_minus, i64 0, i64 %j_6_cast

]]></Node>
<StgValue><ssdm name="P_minus_addr_1"/></StgValue>
</operation>

<operation id="468" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="6">
<![CDATA[
.split18:3 %P_minus_load = load i6 %P_minus_addr_1

]]></Node>
<StgValue><ssdm name="P_minus_load"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="469" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split18:1 %specloopname_ln131 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln131"/></StgValue>
</operation>

<operation id="470" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="6">
<![CDATA[
.split18:3 %P_minus_load = load i6 %P_minus_addr_1

]]></Node>
<StgValue><ssdm name="P_minus_load"/></StgValue>
</operation>

<operation id="471" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:4 %P_plus_addr = getelementptr i32 %P_plus, i64 0, i64 %j_6_cast

]]></Node>
<StgValue><ssdm name="P_plus_addr"/></StgValue>
</operation>

<operation id="472" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.split18:5 %store_ln131 = store i32 %P_minus_load, i6 %P_plus_addr

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="473" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0">
<![CDATA[
.split18:6 %br_ln0 = br void %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="474" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32">
<![CDATA[
:0 %y_bar_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="y_bar_2"/></StgValue>
</operation>

<operation id="475" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32">
<![CDATA[
:1 %y_bar_2_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="y_bar_2_1"/></StgValue>
</operation>

<operation id="476" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32">
<![CDATA[
:2 %y_bar_2_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="y_bar_2_2"/></StgValue>
</operation>

<operation id="477" st_id="68" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
:3 %call_ln142 = call void @matMultiply<float, 6, 6, 6>.6, i32 %H, i32 %x_minus, i32 %tmp_mat_3

]]></Node>
<StgValue><ssdm name="call_ln142"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="478" st_id="69" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
:3 %call_ln142 = call void @matMultiply<float, 6, 6, 6>.6, i32 %H, i32 %x_minus, i32 %tmp_mat_3

]]></Node>
<StgValue><ssdm name="call_ln142"/></StgValue>
</operation>

<operation id="479" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln61 = br void

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="480" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0 %i_7 = phi i2 0, void, i2 %add_ln61, void %.split1623

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="481" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1 %add_ln61 = add i2 %i_7, i2 1

]]></Node>
<StgValue><ssdm name="add_ln61"/></StgValue>
</operation>

<operation id="482" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="2">
<![CDATA[
:2 %zext_ln61 = zext i2 %i_7

]]></Node>
<StgValue><ssdm name="zext_ln61"/></StgValue>
</operation>

<operation id="483" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3 %icmp_ln61 = icmp_eq  i2 %i_7, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln61"/></StgValue>
</operation>

<operation id="484" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="485" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln61 = br i1 %icmp_ln61, void %.split16, void %_Z11matSubtractIfLi6ELi6EEvPT_S1_S1_ii.exit

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="486" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:5 %tmp_mat_3_addr_1 = getelementptr i32 %tmp_mat_3, i64 0, i64 %zext_ln61

]]></Node>
<StgValue><ssdm name="tmp_mat_3_addr_1"/></StgValue>
</operation>

<operation id="487" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="6">
<![CDATA[
.split16:6 %tmp_mat_3_load_1 = load i6 %tmp_mat_3_addr_1

]]></Node>
<StgValue><ssdm name="tmp_mat_3_load_1"/></StgValue>
</operation>

<operation id="488" st_id="70" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
_Z11matSubtractIfLi6ELi6EEvPT_S1_S1_ii.exit:0 %call_ln145 = call void @matMultiply<float, 6, 6, 6>.5, i32 %H, i32 %P_minus, i32 %tmp_mat_3

]]></Node>
<StgValue><ssdm name="call_ln145"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="489" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="6">
<![CDATA[
.split16:6 %tmp_mat_3_load_1 = load i6 %tmp_mat_3_addr_1

]]></Node>
<StgValue><ssdm name="tmp_mat_3_load_1"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="490" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32">
<![CDATA[
.split16:0 %z_2_load = load i32 %z_2

]]></Node>
<StgValue><ssdm name="z_2_load"/></StgValue>
</operation>

<operation id="491" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32">
<![CDATA[
.split16:1 %z_2_1_load = load i32 %z_2_1

]]></Node>
<StgValue><ssdm name="z_2_1_load"/></StgValue>
</operation>

<operation id="492" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32">
<![CDATA[
.split16:2 %z_2_2_load = load i32 %z_2_2

]]></Node>
<StgValue><ssdm name="z_2_2_load"/></StgValue>
</operation>

<operation id="493" st_id="72" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
.split16:4 %tmp = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %z_2_load, i32 %z_2_1_load, i32 %z_2_2_load, i2 %i_7

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="494" st_id="72" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split16:7 %y_bar_0 = fsub i32 %tmp, i32 %tmp_mat_3_load_1

]]></Node>
<StgValue><ssdm name="y_bar_0"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="495" st_id="73" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split16:7 %y_bar_0 = fsub i32 %tmp, i32 %tmp_mat_3_load_1

]]></Node>
<StgValue><ssdm name="y_bar_0"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="496" st_id="74" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split16:7 %y_bar_0 = fsub i32 %tmp, i32 %tmp_mat_3_load_1

]]></Node>
<StgValue><ssdm name="y_bar_0"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="497" st_id="75" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split16:7 %y_bar_0 = fsub i32 %tmp, i32 %tmp_mat_3_load_1

]]></Node>
<StgValue><ssdm name="y_bar_0"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="498" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split16:3 %specloopname_ln61 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln61"/></StgValue>
</operation>

<operation id="499" st_id="76" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split16:7 %y_bar_0 = fsub i32 %tmp, i32 %tmp_mat_3_load_1

]]></Node>
<StgValue><ssdm name="y_bar_0"/></StgValue>
</operation>

<operation id="500" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
.split16:8 %switch_ln68 = switch i2 %i_7, void %branch8, i2 0, void %.split16..split1623_crit_edge, i2 1, void %branch7

]]></Node>
<StgValue><ssdm name="switch_ln68"/></StgValue>
</operation>

<operation id="501" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch7:0 %store_ln68 = store i32 %y_bar_0, i32 %y_bar_2_1

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="502" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0">
<![CDATA[
branch7:1 %br_ln68 = br void %.split1623

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="503" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split16..split1623_crit_edge:0 %store_ln68 = store i32 %y_bar_0, i32 %y_bar_2

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="504" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="0">
<![CDATA[
.split16..split1623_crit_edge:1 %br_ln68 = br void %.split1623

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="505" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_7" val="!0"/>
<literal name="i_7" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch8:0 %store_ln68 = store i32 %y_bar_0, i32 %y_bar_2_2

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="506" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_7" val="!0"/>
<literal name="i_7" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0">
<![CDATA[
branch8:1 %br_ln68 = br void %.split1623

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="507" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="0">
<![CDATA[
.split1623:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="508" st_id="77" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
_Z11matSubtractIfLi6ELi6EEvPT_S1_S1_ii.exit:0 %call_ln145 = call void @matMultiply<float, 6, 6, 6>.5, i32 %H, i32 %P_minus, i32 %tmp_mat_3

]]></Node>
<StgValue><ssdm name="call_ln145"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="509" st_id="78" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
_Z11matSubtractIfLi6ELi6EEvPT_S1_S1_ii.exit:1 %call_ln146 = call void @matMultiply<float, 6, 6, 6>.4, i32 %tmp_mat_3, i32 %tmp_mat_2, i3 3, i32 %H_T

]]></Node>
<StgValue><ssdm name="call_ln146"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="510" st_id="79" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
_Z11matSubtractIfLi6ELi6EEvPT_S1_S1_ii.exit:1 %call_ln146 = call void @matMultiply<float, 6, 6, 6>.4, i32 %tmp_mat_3, i32 %tmp_mat_2, i3 3, i32 %H_T

]]></Node>
<StgValue><ssdm name="call_ln146"/></StgValue>
</operation>

<operation id="511" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="0">
<![CDATA[
_Z11matSubtractIfLi6ELi6EEvPT_S1_S1_ii.exit:2 %br_ln41 = br void

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="512" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0 %i_8 = phi i2 %add_ln41_2, void %._crit_edge.loopexit.i56, i2 0, void %_Z11matSubtractIfLi6ELi6EEvPT_S1_S1_ii.exit

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="513" st_id="80" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1 %add_ln41_2 = add i2 %i_8, i2 1

]]></Node>
<StgValue><ssdm name="add_ln41_2"/></StgValue>
</operation>

<operation id="514" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="5" op_0_bw="2">
<![CDATA[
:2 %zext_ln41 = zext i2 %i_8

]]></Node>
<StgValue><ssdm name="zext_ln41"/></StgValue>
</operation>

<operation id="515" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3 %icmp_ln41_2 = icmp_eq  i2 %i_8, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln41_2"/></StgValue>
</operation>

<operation id="516" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="517" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln41 = br i1 %icmp_ln41_2, void %.split2.i43, void %matAdd<float, 6, 6>.1.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="518" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split2.i43:0 %specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="519" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split2.i43:1 %p_shl4 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %i_8, i2 0

]]></Node>
<StgValue><ssdm name="p_shl4"/></StgValue>
</operation>

<operation id="520" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="5" op_0_bw="4">
<![CDATA[
.split2.i43:2 %p_shl75_cast = zext i4 %p_shl4

]]></Node>
<StgValue><ssdm name="p_shl75_cast"/></StgValue>
</operation>

<operation id="521" st_id="80" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split2.i43:3 %empty_55 = sub i5 %p_shl75_cast, i5 %zext_ln41

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="522" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="0">
<![CDATA[
.split2.i43:4 %br_ln44 = br void

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="523" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="0">
<![CDATA[
matAdd<float, 6, 6>.1.exit.preheader:0 %br_ln100 = br void %matAdd<float, 6, 6>.1.exit

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="524" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0 %j_14 = phi i2 %add_ln44_1, void %.split.i54, i2 0, void %.split2.i43

]]></Node>
<StgValue><ssdm name="j_14"/></StgValue>
</operation>

<operation id="525" st_id="81" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1 %add_ln44_1 = add i2 %j_14, i2 1

]]></Node>
<StgValue><ssdm name="add_ln44_1"/></StgValue>
</operation>

<operation id="526" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="5" op_0_bw="2">
<![CDATA[
:2 %zext_ln44_2 = zext i2 %j_14

]]></Node>
<StgValue><ssdm name="zext_ln44_2"/></StgValue>
</operation>

<operation id="527" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3 %icmp_ln44_1 = icmp_eq  i2 %j_14, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln44_1"/></StgValue>
</operation>

<operation id="528" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="529" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln44 = br i1 %icmp_ln44_1, void %.split.i54, void %._crit_edge.loopexit.i56

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="530" st_id="81" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split.i54:1 %add_ln48_2 = add i5 %zext_ln44_2, i5 %empty_55

]]></Node>
<StgValue><ssdm name="add_ln48_2"/></StgValue>
</operation>

<operation id="531" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="64" op_0_bw="5">
<![CDATA[
.split.i54:2 %sext_ln48 = sext i5 %add_ln48_2

]]></Node>
<StgValue><ssdm name="sext_ln48"/></StgValue>
</operation>

<operation id="532" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i54:3 %tmp_mat_2_addr_2 = getelementptr i32 %tmp_mat_2, i64 0, i64 %sext_ln48

]]></Node>
<StgValue><ssdm name="tmp_mat_2_addr_2"/></StgValue>
</operation>

<operation id="533" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="6">
<![CDATA[
.split.i54:4 %tmp_mat_2_load_1 = load i6 %tmp_mat_2_addr_2

]]></Node>
<StgValue><ssdm name="tmp_mat_2_load_1"/></StgValue>
</operation>

<operation id="534" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.loopexit.i56:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="535" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="6">
<![CDATA[
.split.i54:4 %tmp_mat_2_load_1 = load i6 %tmp_mat_2_addr_2

]]></Node>
<StgValue><ssdm name="tmp_mat_2_load_1"/></StgValue>
</operation>

<operation id="536" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i54:5 %R_addr = getelementptr i32 %R_r, i64 0, i64 %sext_ln48

]]></Node>
<StgValue><ssdm name="R_addr"/></StgValue>
</operation>

<operation id="537" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="4">
<![CDATA[
.split.i54:6 %R_load = load i4 %R_addr

]]></Node>
<StgValue><ssdm name="R_load"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="538" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="4">
<![CDATA[
.split.i54:6 %R_load = load i4 %R_addr

]]></Node>
<StgValue><ssdm name="R_load"/></StgValue>
</operation>

<operation id="539" st_id="83" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i54:7 %add8_i2 = fadd i32 %tmp_mat_2_load_1, i32 %R_load

]]></Node>
<StgValue><ssdm name="add8_i2"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="540" st_id="84" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i54:7 %add8_i2 = fadd i32 %tmp_mat_2_load_1, i32 %R_load

]]></Node>
<StgValue><ssdm name="add8_i2"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="541" st_id="85" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i54:7 %add8_i2 = fadd i32 %tmp_mat_2_load_1, i32 %R_load

]]></Node>
<StgValue><ssdm name="add8_i2"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="542" st_id="86" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i54:7 %add8_i2 = fadd i32 %tmp_mat_2_load_1, i32 %R_load

]]></Node>
<StgValue><ssdm name="add8_i2"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="543" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split.i54:0 %specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24

]]></Node>
<StgValue><ssdm name="specloopname_ln44"/></StgValue>
</operation>

<operation id="544" st_id="87" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i54:7 %add8_i2 = fadd i32 %tmp_mat_2_load_1, i32 %R_load

]]></Node>
<StgValue><ssdm name="add8_i2"/></StgValue>
</operation>

<operation id="545" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i54:8 %mat_out_assign_2_addr_1 = getelementptr i32 %mat_out_assign_2, i64 0, i64 %sext_ln48

]]></Node>
<StgValue><ssdm name="mat_out_assign_2_addr_1"/></StgValue>
</operation>

<operation id="546" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.split.i54:9 %store_ln48 = store i32 %add8_i2, i4 %mat_out_assign_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="547" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="0">
<![CDATA[
.split.i54:10 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="548" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
matAdd<float, 6, 6>.1.exit:0 %i_3 = phi i2 %add_ln100, void, i2 0, void %matAdd<float, 6, 6>.1.exit.preheader

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="549" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
matAdd<float, 6, 6>.1.exit:1 %add_ln100 = add i2 %i_3, i2 1

]]></Node>
<StgValue><ssdm name="add_ln100"/></StgValue>
</operation>

<operation id="550" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="4" op_0_bw="2">
<![CDATA[
matAdd<float, 6, 6>.1.exit:2 %zext_ln100 = zext i2 %i_3

]]></Node>
<StgValue><ssdm name="zext_ln100"/></StgValue>
</operation>

<operation id="551" st_id="88" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
matAdd<float, 6, 6>.1.exit:3 %icmp_ln100 = icmp_eq  i2 %i_3, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln100"/></StgValue>
</operation>

<operation id="552" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
matAdd<float, 6, 6>.1.exit:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="553" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
matAdd<float, 6, 6>.1.exit:5 %br_ln100 = br i1 %icmp_ln100, void %.split14, void %_Z14matDiagInverseIfLi3EEvPT_S1_i.exit

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="554" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split14:1 %p_shl6 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %i_3, i2 0

]]></Node>
<StgValue><ssdm name="p_shl6"/></StgValue>
</operation>

<operation id="555" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="64" op_0_bw="4">
<![CDATA[
.split14:2 %p_shl6_cast = zext i4 %p_shl6

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="556" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split14:3 %empty_56 = sub i4 %p_shl6, i4 %zext_ln100

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="557" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:4 %mat_out_assign_2_addr = getelementptr i32 %mat_out_assign_2, i64 0, i64 %p_shl6_cast

]]></Node>
<StgValue><ssdm name="mat_out_assign_2_addr"/></StgValue>
</operation>

<operation id="558" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:5 %S_inv_addr = getelementptr i32 %S_inv, i64 0, i64 %p_shl6_cast

]]></Node>
<StgValue><ssdm name="S_inv_addr"/></StgValue>
</operation>

<operation id="559" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="4">
<![CDATA[
.split14:6 %mat_out_assign_2_load = load i4 %mat_out_assign_2_addr

]]></Node>
<StgValue><ssdm name="mat_out_assign_2_load"/></StgValue>
</operation>

<operation id="560" st_id="88" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
_Z14matDiagInverseIfLi3EEvPT_S1_i.exit:3 %call_ln150 = call void @matMultiply<float, 6, 6, 6>.4, i32 %P_minus, i32 %tmp_mat_3, i3 6, i32 %H_T

]]></Node>
<StgValue><ssdm name="call_ln150"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="561" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="4">
<![CDATA[
.split14:6 %mat_out_assign_2_load = load i4 %mat_out_assign_2_addr

]]></Node>
<StgValue><ssdm name="mat_out_assign_2_load"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="562" st_id="90" stage="10" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split14:7 %div_i = fdiv i32 1, i32 %mat_out_assign_2_load

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="563" st_id="91" stage="9" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split14:7 %div_i = fdiv i32 1, i32 %mat_out_assign_2_load

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="564" st_id="92" stage="8" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split14:7 %div_i = fdiv i32 1, i32 %mat_out_assign_2_load

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="565" st_id="93" stage="7" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split14:7 %div_i = fdiv i32 1, i32 %mat_out_assign_2_load

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="566" st_id="94" stage="6" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split14:7 %div_i = fdiv i32 1, i32 %mat_out_assign_2_load

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="567" st_id="95" stage="5" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split14:7 %div_i = fdiv i32 1, i32 %mat_out_assign_2_load

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="568" st_id="96" stage="4" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split14:7 %div_i = fdiv i32 1, i32 %mat_out_assign_2_load

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="569" st_id="97" stage="3" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split14:7 %div_i = fdiv i32 1, i32 %mat_out_assign_2_load

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="570" st_id="98" stage="2" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split14:7 %div_i = fdiv i32 1, i32 %mat_out_assign_2_load

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="571" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split14:0 %specloopname_ln100 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln100"/></StgValue>
</operation>

<operation id="572" st_id="99" stage="1" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split14:7 %div_i = fdiv i32 1, i32 %mat_out_assign_2_load

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>

<operation id="573" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="0">
<![CDATA[
.split14:8 %br_ln103 = br void

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="574" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0 %j_7 = phi i2 %add_ln103, void, i2 0, void %.split14

]]></Node>
<StgValue><ssdm name="j_7"/></StgValue>
</operation>

<operation id="575" st_id="100" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1 %add_ln103 = add i2 %j_7, i2 1

]]></Node>
<StgValue><ssdm name="add_ln103"/></StgValue>
</operation>

<operation id="576" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="4" op_0_bw="2">
<![CDATA[
:2 %zext_ln103 = zext i2 %j_7

]]></Node>
<StgValue><ssdm name="zext_ln103"/></StgValue>
</operation>

<operation id="577" st_id="100" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3 %icmp_ln103 = icmp_eq  i2 %j_7, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln103"/></StgValue>
</operation>

<operation id="578" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="579" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln103 = br i1 %icmp_ln103, void %.split12, void

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>

<operation id="580" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split12:0 %specloopname_ln103 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln103"/></StgValue>
</operation>

<operation id="581" st_id="100" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split12:1 %icmp_ln107 = icmp_eq  i2 %i_3, i2 %j_7

]]></Node>
<StgValue><ssdm name="icmp_ln107"/></StgValue>
</operation>

<operation id="582" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split12:2 %br_ln107 = br i1 %icmp_ln107, void, void

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>

<operation id="583" st_id="100" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0 %add_ln110 = add i4 %zext_ln103, i4 %empty_56

]]></Node>
<StgValue><ssdm name="add_ln110"/></StgValue>
</operation>

<operation id="584" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="64" op_0_bw="4">
<![CDATA[
:1 %zext_ln110 = zext i4 %add_ln110

]]></Node>
<StgValue><ssdm name="zext_ln110"/></StgValue>
</operation>

<operation id="585" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2 %S_inv_addr_1 = getelementptr i32 %S_inv, i64 0, i64 %zext_ln110

]]></Node>
<StgValue><ssdm name="S_inv_addr_1"/></StgValue>
</operation>

<operation id="586" st_id="100" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:3 %store_ln110 = store i32 0, i4 %S_inv_addr_1

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="587" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="588" st_id="100" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:0 %store_ln108 = store i32 %div_i, i4 %S_inv_addr

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="589" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln109 = br void

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="590" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="591" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %matAdd<float, 6, 6>.1.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="592" st_id="101" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
_Z14matDiagInverseIfLi3EEvPT_S1_i.exit:3 %call_ln150 = call void @matMultiply<float, 6, 6, 6>.4, i32 %P_minus, i32 %tmp_mat_3, i3 6, i32 %H_T

]]></Node>
<StgValue><ssdm name="call_ln150"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="593" st_id="102" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
_Z14matDiagInverseIfLi3EEvPT_S1_i.exit:4 %call_ln151 = call void @matMultiply<float, 6, 6, 6>.3, i32 %tmp_mat_3, i32 %S_inv, i32 %K

]]></Node>
<StgValue><ssdm name="call_ln151"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="594" st_id="103" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
_Z14matDiagInverseIfLi3EEvPT_S1_i.exit:4 %call_ln151 = call void @matMultiply<float, 6, 6, 6>.3, i32 %tmp_mat_3, i32 %S_inv, i32 %K

]]></Node>
<StgValue><ssdm name="call_ln151"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="595" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="32">
<![CDATA[
_Z14matDiagInverseIfLi3EEvPT_S1_i.exit:0 %y_bar_2_load = load i32 %y_bar_2

]]></Node>
<StgValue><ssdm name="y_bar_2_load"/></StgValue>
</operation>

<operation id="596" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="32">
<![CDATA[
_Z14matDiagInverseIfLi3EEvPT_S1_i.exit:1 %y_bar_2_1_load = load i32 %y_bar_2_1

]]></Node>
<StgValue><ssdm name="y_bar_2_1_load"/></StgValue>
</operation>

<operation id="597" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32">
<![CDATA[
_Z14matDiagInverseIfLi3EEvPT_S1_i.exit:2 %y_bar_2_2_load = load i32 %y_bar_2_2

]]></Node>
<StgValue><ssdm name="y_bar_2_2_load"/></StgValue>
</operation>

<operation id="598" st_id="104" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
_Z14matDiagInverseIfLi3EEvPT_S1_i.exit:5 %call_ln153 = call void @matMultiply<float, 6, 6, 6>.2, i32 %K, i32 %y_bar_2_load, i32 %y_bar_2_1_load, i32 %y_bar_2_2_load, i32 %tmp_mat_3

]]></Node>
<StgValue><ssdm name="call_ln153"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="599" st_id="105" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
_Z14matDiagInverseIfLi3EEvPT_S1_i.exit:5 %call_ln153 = call void @matMultiply<float, 6, 6, 6>.2, i32 %K, i32 %y_bar_2_load, i32 %y_bar_2_1_load, i32 %y_bar_2_2_load, i32 %tmp_mat_3

]]></Node>
<StgValue><ssdm name="call_ln153"/></StgValue>
</operation>

<operation id="600" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="0">
<![CDATA[
_Z14matDiagInverseIfLi3EEvPT_S1_i.exit:6 %br_ln41 = br void

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="601" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %i_9 = phi i3 %add_ln41_3, void %._crit_edge.loopexit.i72, i3 0, void %_Z14matDiagInverseIfLi3EEvPT_S1_i.exit

]]></Node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="602" st_id="106" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1 %add_ln41_3 = add i3 %i_9, i3 1

]]></Node>
<StgValue><ssdm name="add_ln41_3"/></StgValue>
</operation>

<operation id="603" st_id="106" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2 %icmp_ln41_3 = icmp_eq  i3 %i_9, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln41_3"/></StgValue>
</operation>

<operation id="604" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="605" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln41 = br i1 %icmp_ln41_3, void %.split2.i59, void %matAdd<float, 6, 6>.exit

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="606" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split2.i59:0 %specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="607" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="0">
<![CDATA[
.split2.i59:1 %br_ln44 = br void

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="608" st_id="106" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:0 %call_ln156 = call void @matMultiply<float, 6, 6, 6>.1, i32 %K, i32 %tmp_mat_2, i32 %H

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="609" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:0 %j_15 = phi i1 1, void %.split.i70, i1 0, void %.split2.i59

]]></Node>
<StgValue><ssdm name="j_15"/></StgValue>
</operation>

<operation id="610" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="3" op_0_bw="1">
<![CDATA[
:1 %zext_ln44_3 = zext i1 %j_15

]]></Node>
<StgValue><ssdm name="zext_ln44_3"/></StgValue>
</operation>

<operation id="611" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 1, i64 1

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="612" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln44 = br i1 %j_15, void %.split.i70, void %._crit_edge.loopexit.i72

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="613" st_id="107" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split.i70:1 %add_ln48_3 = add i3 %zext_ln44_3, i3 %i_9

]]></Node>
<StgValue><ssdm name="add_ln48_3"/></StgValue>
</operation>

<operation id="614" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="64" op_0_bw="3">
<![CDATA[
.split.i70:2 %zext_ln48_2 = zext i3 %add_ln48_3

]]></Node>
<StgValue><ssdm name="zext_ln48_2"/></StgValue>
</operation>

<operation id="615" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i70:5 %tmp_mat_3_addr_2 = getelementptr i32 %tmp_mat_3, i64 0, i64 %zext_ln48_2

]]></Node>
<StgValue><ssdm name="tmp_mat_3_addr_2"/></StgValue>
</operation>

<operation id="616" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="6">
<![CDATA[
.split.i70:6 %tmp_mat_3_load_2 = load i6 %tmp_mat_3_addr_2

]]></Node>
<StgValue><ssdm name="tmp_mat_3_load_2"/></StgValue>
</operation>

<operation id="617" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.loopexit.i72:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="618" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i70:3 %x_minus_addr_2 = getelementptr i32 %x_minus, i64 0, i64 %zext_ln48_2

]]></Node>
<StgValue><ssdm name="x_minus_addr_2"/></StgValue>
</operation>

<operation id="619" st_id="108" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="3">
<![CDATA[
.split.i70:4 %x_minus_load_1 = load i3 %x_minus_addr_2

]]></Node>
<StgValue><ssdm name="x_minus_load_1"/></StgValue>
</operation>

<operation id="620" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="6">
<![CDATA[
.split.i70:6 %tmp_mat_3_load_2 = load i6 %tmp_mat_3_addr_2

]]></Node>
<StgValue><ssdm name="tmp_mat_3_load_2"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="621" st_id="109" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="3">
<![CDATA[
.split.i70:4 %x_minus_load_1 = load i3 %x_minus_addr_2

]]></Node>
<StgValue><ssdm name="x_minus_load_1"/></StgValue>
</operation>

<operation id="622" st_id="109" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i70:7 %add8_i3 = fadd i32 %x_minus_load_1, i32 %tmp_mat_3_load_2

]]></Node>
<StgValue><ssdm name="add8_i3"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="623" st_id="110" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i70:7 %add8_i3 = fadd i32 %x_minus_load_1, i32 %tmp_mat_3_load_2

]]></Node>
<StgValue><ssdm name="add8_i3"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="624" st_id="111" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i70:7 %add8_i3 = fadd i32 %x_minus_load_1, i32 %tmp_mat_3_load_2

]]></Node>
<StgValue><ssdm name="add8_i3"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="625" st_id="112" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i70:7 %add8_i3 = fadd i32 %x_minus_load_1, i32 %tmp_mat_3_load_2

]]></Node>
<StgValue><ssdm name="add8_i3"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="626" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split.i70:0 %specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24

]]></Node>
<StgValue><ssdm name="specloopname_ln44"/></StgValue>
</operation>

<operation id="627" st_id="113" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i70:7 %add8_i3 = fadd i32 %x_minus_load_1, i32 %tmp_mat_3_load_2

]]></Node>
<StgValue><ssdm name="add8_i3"/></StgValue>
</operation>

<operation id="628" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i70:8 %x_plus_addr_1 = getelementptr i32 %x_plus, i64 0, i64 %zext_ln48_2

]]></Node>
<StgValue><ssdm name="x_plus_addr_1"/></StgValue>
</operation>

<operation id="629" st_id="113" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.split.i70:9 %store_ln48 = store i32 %add8_i3, i3 %x_plus_addr_1

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="630" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="0">
<![CDATA[
.split.i70:10 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="631" st_id="114" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:0 %call_ln156 = call void @matMultiply<float, 6, 6, 6>.1, i32 %K, i32 %tmp_mat_2, i32 %H

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>

<operation id="632" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:1 %br_ln61 = br void

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="633" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %i_4 = phi i3 %add_ln61_1, void %._crit_edge.loopexit.i, i3 0, void %matAdd<float, 6, 6>.exit

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="634" st_id="115" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1 %add_ln61_1 = add i3 %i_4, i3 1

]]></Node>
<StgValue><ssdm name="add_ln61_1"/></StgValue>
</operation>

<operation id="635" st_id="115" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2 %icmp_ln61_1 = icmp_eq  i3 %i_4, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln61_1"/></StgValue>
</operation>

<operation id="636" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="637" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln61 = br i1 %icmp_ln61_1, void %.split10, void %_Z11matSubtractIfLi6ELi6EEvPT_S1_S1_ii.exit43

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="638" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split10:0 %specloopname_ln61 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln61"/></StgValue>
</operation>

<operation id="639" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split10:1 %p_shl7 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %i_4, i3 0

]]></Node>
<StgValue><ssdm name="p_shl7"/></StgValue>
</operation>

<operation id="640" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
.split10:2 %p_shl8 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %i_4, i1 0

]]></Node>
<StgValue><ssdm name="p_shl8"/></StgValue>
</operation>

<operation id="641" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="6" op_0_bw="4">
<![CDATA[
.split10:3 %p_shl8_cast = zext i4 %p_shl8

]]></Node>
<StgValue><ssdm name="p_shl8_cast"/></StgValue>
</operation>

<operation id="642" st_id="115" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split10:4 %empty_57 = sub i6 %p_shl7, i6 %p_shl8_cast

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="643" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="0">
<![CDATA[
.split10:5 %br_ln64 = br void

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="644" st_id="115" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
_Z11matSubtractIfLi6ELi6EEvPT_S1_S1_ii.exit43:0 %call_ln158 = call void @matMultiply<float, 6, 6, 6>, i32 %tmp_mat_1, i32 %P_minus, i32 %P_plus

]]></Node>
<StgValue><ssdm name="call_ln158"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="645" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %j_9 = phi i3 %add_ln64, void %.split8, i3 0, void %.split10

]]></Node>
<StgValue><ssdm name="j_9"/></StgValue>
</operation>

<operation id="646" st_id="116" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1 %add_ln64 = add i3 %j_9, i3 1

]]></Node>
<StgValue><ssdm name="add_ln64"/></StgValue>
</operation>

<operation id="647" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="6" op_0_bw="3">
<![CDATA[
:2 %zext_ln64 = zext i3 %j_9

]]></Node>
<StgValue><ssdm name="zext_ln64"/></StgValue>
</operation>

<operation id="648" st_id="116" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3 %icmp_ln64 = icmp_eq  i3 %j_9, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln64"/></StgValue>
</operation>

<operation id="649" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="650" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln64 = br i1 %icmp_ln64, void %.split8, void %._crit_edge.loopexit.i

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="651" st_id="116" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split8:1 %add_ln68 = add i6 %zext_ln64, i6 %empty_57

]]></Node>
<StgValue><ssdm name="add_ln68"/></StgValue>
</operation>

<operation id="652" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="64" op_0_bw="6">
<![CDATA[
.split8:2 %zext_ln68 = zext i6 %add_ln68

]]></Node>
<StgValue><ssdm name="zext_ln68"/></StgValue>
</operation>

<operation id="653" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:3 %I_addr = getelementptr i32 %I, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="I_addr"/></StgValue>
</operation>

<operation id="654" st_id="116" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="6">
<![CDATA[
.split8:4 %I_load = load i6 %I_addr

]]></Node>
<StgValue><ssdm name="I_load"/></StgValue>
</operation>

<operation id="655" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:5 %tmp_mat_2_addr_3 = getelementptr i32 %tmp_mat_2, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="tmp_mat_2_addr_3"/></StgValue>
</operation>

<operation id="656" st_id="116" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="6">
<![CDATA[
.split8:6 %tmp_mat_2_load_2 = load i6 %tmp_mat_2_addr_3

]]></Node>
<StgValue><ssdm name="tmp_mat_2_load_2"/></StgValue>
</operation>

<operation id="657" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.loopexit.i:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="658" st_id="117" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="6">
<![CDATA[
.split8:4 %I_load = load i6 %I_addr

]]></Node>
<StgValue><ssdm name="I_load"/></StgValue>
</operation>

<operation id="659" st_id="117" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="6">
<![CDATA[
.split8:6 %tmp_mat_2_load_2 = load i6 %tmp_mat_2_addr_3

]]></Node>
<StgValue><ssdm name="tmp_mat_2_load_2"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="660" st_id="118" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:7 %sub_i1 = fsub i32 %I_load, i32 %tmp_mat_2_load_2

]]></Node>
<StgValue><ssdm name="sub_i1"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="661" st_id="119" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:7 %sub_i1 = fsub i32 %I_load, i32 %tmp_mat_2_load_2

]]></Node>
<StgValue><ssdm name="sub_i1"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="662" st_id="120" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:7 %sub_i1 = fsub i32 %I_load, i32 %tmp_mat_2_load_2

]]></Node>
<StgValue><ssdm name="sub_i1"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="663" st_id="121" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:7 %sub_i1 = fsub i32 %I_load, i32 %tmp_mat_2_load_2

]]></Node>
<StgValue><ssdm name="sub_i1"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="664" st_id="122" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:7 %sub_i1 = fsub i32 %I_load, i32 %tmp_mat_2_load_2

]]></Node>
<StgValue><ssdm name="sub_i1"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="665" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split8:0 %specloopname_ln64 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln64"/></StgValue>
</operation>

<operation id="666" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:8 %tmp_mat_1_addr_1 = getelementptr i32 %tmp_mat_1, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="tmp_mat_1_addr_1"/></StgValue>
</operation>

<operation id="667" st_id="123" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.split8:9 %store_ln68 = store i32 %sub_i1, i6 %tmp_mat_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="668" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="0">
<![CDATA[
.split8:10 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="669" st_id="124" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
_Z11matSubtractIfLi6ELi6EEvPT_S1_S1_ii.exit43:0 %call_ln158 = call void @matMultiply<float, 6, 6, 6>, i32 %tmp_mat_1, i32 %P_minus, i32 %P_plus

]]></Node>
<StgValue><ssdm name="call_ln158"/></StgValue>
</operation>

<operation id="670" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="0">
<![CDATA[
_Z11matSubtractIfLi6ELi6EEvPT_S1_S1_ii.exit43:1 %br_ln161 = br void

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="671" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %j_8 = phi i3 %add_ln161, void %.split6, i3 0, void %_Z11matSubtractIfLi6ELi6EEvPT_S1_S1_ii.exit43

]]></Node>
<StgValue><ssdm name="j_8"/></StgValue>
</operation>

<operation id="672" st_id="125" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1 %add_ln161 = add i3 %j_8, i3 1

]]></Node>
<StgValue><ssdm name="add_ln161"/></StgValue>
</operation>

<operation id="673" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="674" st_id="125" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3 %icmp_ln161 = icmp_eq  i3 %j_8, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln161"/></StgValue>
</operation>

<operation id="675" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="676" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln161 = br i1 %icmp_ln161, void %.split6, void %.preheader2.preheader

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="677" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="64" op_0_bw="3">
<![CDATA[
.split6:0 %j_8_cast = zext i3 %j_8

]]></Node>
<StgValue><ssdm name="j_8_cast"/></StgValue>
</operation>

<operation id="678" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:2 %x_plus_addr_2 = getelementptr i32 %x_plus, i64 0, i64 %j_8_cast

]]></Node>
<StgValue><ssdm name="x_plus_addr_2"/></StgValue>
</operation>

<operation id="679" st_id="125" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="3">
<![CDATA[
.split6:3 %x_plus_load = load i3 %x_plus_addr_2

]]></Node>
<StgValue><ssdm name="x_plus_load"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="680" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split6:1 %specloopname_ln161 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln161"/></StgValue>
</operation>

<operation id="681" st_id="126" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="3">
<![CDATA[
.split6:3 %x_plus_load = load i3 %x_plus_addr_2

]]></Node>
<StgValue><ssdm name="x_plus_load"/></StgValue>
</operation>

<operation id="682" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:4 %x_hat_addr_1 = getelementptr i32 %x_hat, i64 0, i64 %j_8_cast

]]></Node>
<StgValue><ssdm name="x_hat_addr_1"/></StgValue>
</operation>

<operation id="683" st_id="126" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.split6:5 %store_ln161 = store i32 %x_plus_load, i3 %x_hat_addr_1

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="684" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="0">
<![CDATA[
.split6:6 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="685" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:0 %br_ln0 = br void %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="686" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader2:0 %j_10 = phi i6 %add_ln162, void %.split4, i6 0, void %.preheader2.preheader

]]></Node>
<StgValue><ssdm name="j_10"/></StgValue>
</operation>

<operation id="687" st_id="128" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader2:1 %add_ln162 = add i6 %j_10, i6 1

]]></Node>
<StgValue><ssdm name="add_ln162"/></StgValue>
</operation>

<operation id="688" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader2:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="689" st_id="128" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader2:3 %icmp_ln162 = icmp_eq  i6 %j_10, i6 36

]]></Node>
<StgValue><ssdm name="icmp_ln162"/></StgValue>
</operation>

<operation id="690" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 36, i64 36, i64 36

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="691" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:5 %br_ln162 = br i1 %icmp_ln162, void %.split4, void %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="br_ln162"/></StgValue>
</operation>

<operation id="692" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="64" op_0_bw="6">
<![CDATA[
.split4:0 %j_10_cast = zext i6 %j_10

]]></Node>
<StgValue><ssdm name="j_10_cast"/></StgValue>
</operation>

<operation id="693" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:2 %P_plus_addr_1 = getelementptr i32 %P_plus, i64 0, i64 %j_10_cast

]]></Node>
<StgValue><ssdm name="P_plus_addr_1"/></StgValue>
</operation>

<operation id="694" st_id="128" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="6">
<![CDATA[
.split4:3 %P_plus_load = load i6 %P_plus_addr_1

]]></Node>
<StgValue><ssdm name="P_plus_load"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="695" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split4:1 %specloopname_ln162 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln162"/></StgValue>
</operation>

<operation id="696" st_id="129" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="6">
<![CDATA[
.split4:3 %P_plus_load = load i6 %P_plus_addr_1

]]></Node>
<StgValue><ssdm name="P_plus_load"/></StgValue>
</operation>

<operation id="697" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:4 %P_hat_addr_1 = getelementptr i32 %P_hat, i64 0, i64 %j_10_cast

]]></Node>
<StgValue><ssdm name="P_hat_addr_1"/></StgValue>
</operation>

<operation id="698" st_id="129" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.split4:5 %store_ln162 = store i32 %P_plus_load, i6 %P_hat_addr_1

]]></Node>
<StgValue><ssdm name="store_ln162"/></StgValue>
</operation>

<operation id="699" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="0">
<![CDATA[
.split4:6 %br_ln0 = br void %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="700" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:0 %br_ln0 = br void %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="701" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader1:0 %j_11 = phi i3 %add_ln163, void %.split2, i3 0, void %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="j_11"/></StgValue>
</operation>

<operation id="702" st_id="131" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1:1 %add_ln163 = add i3 %j_11, i3 1

]]></Node>
<StgValue><ssdm name="add_ln163"/></StgValue>
</operation>

<operation id="703" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader1:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="704" st_id="131" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1:3 %icmp_ln163 = icmp_eq  i3 %j_11, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln163"/></StgValue>
</operation>

<operation id="705" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="706" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:5 %br_ln163 = br i1 %icmp_ln163, void %.split2, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="707" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="64" op_0_bw="3">
<![CDATA[
.split2:0 %j_11_cast = zext i3 %j_11

]]></Node>
<StgValue><ssdm name="j_11_cast"/></StgValue>
</operation>

<operation id="708" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:2 %x_plus_addr_3 = getelementptr i32 %x_plus, i64 0, i64 %j_11_cast

]]></Node>
<StgValue><ssdm name="x_plus_addr_3"/></StgValue>
</operation>

<operation id="709" st_id="131" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="3">
<![CDATA[
.split2:3 %x_plus_load_1 = load i3 %x_plus_addr_3

]]></Node>
<StgValue><ssdm name="x_plus_load_1"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="710" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split2:1 %specloopname_ln163 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln163"/></StgValue>
</operation>

<operation id="711" st_id="132" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="3">
<![CDATA[
.split2:3 %x_plus_load_1 = load i3 %x_plus_addr_3

]]></Node>
<StgValue><ssdm name="x_plus_load_1"/></StgValue>
</operation>

<operation id="712" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:4 %dout_addr = getelementptr i32 %dout_s, i64 0, i64 %j_11_cast

]]></Node>
<StgValue><ssdm name="dout_addr"/></StgValue>
</operation>

<operation id="713" st_id="132" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.split2:5 %store_ln163 = store i32 %x_plus_load_1, i3 %dout_addr

]]></Node>
<StgValue><ssdm name="store_ln163"/></StgValue>
</operation>

<operation id="714" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="0">
<![CDATA[
.split2:6 %br_ln0 = br void %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="715" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="716" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader:0 %i_5 = phi i3 %add_ln167, void %.split, i3 0, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="717" st_id="134" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:1 %add_ln167 = add i3 %i_5, i3 1

]]></Node>
<StgValue><ssdm name="add_ln167"/></StgValue>
</operation>

<operation id="718" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="719" st_id="134" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:3 %icmp_ln167 = icmp_eq  i3 %i_5, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln167"/></StgValue>
</operation>

<operation id="720" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="721" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5 %br_ln167 = br i1 %icmp_ln167, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln167"/></StgValue>
</operation>

<operation id="722" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="64" op_0_bw="3">
<![CDATA[
.split:0 %i_5_cast = zext i3 %i_5

]]></Node>
<StgValue><ssdm name="i_5_cast"/></StgValue>
</operation>

<operation id="723" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2 %dout_addr_1 = getelementptr i32 %dout_s, i64 0, i64 %i_5_cast

]]></Node>
<StgValue><ssdm name="dout_addr_1"/></StgValue>
</operation>

<operation id="724" st_id="134" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="3">
<![CDATA[
.split:3 %dout_load = load i3 %dout_addr_1

]]></Node>
<StgValue><ssdm name="dout_load"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="725" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:1 %specloopname_ln167 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18

]]></Node>
<StgValue><ssdm name="specloopname_ln167"/></StgValue>
</operation>

<operation id="726" st_id="135" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="3">
<![CDATA[
.split:3 %dout_load = load i3 %dout_addr_1

]]></Node>
<StgValue><ssdm name="dout_load"/></StgValue>
</operation>

<operation id="727" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="32">
<![CDATA[
.split:4 %bitcast_ln168 = bitcast i32 %dout_load

]]></Node>
<StgValue><ssdm name="bitcast_ln168"/></StgValue>
</operation>

<operation id="728" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:5 %dout_addr_58 = getelementptr i32 %dout, i64 0, i64 %i_5_cast

]]></Node>
<StgValue><ssdm name="dout_addr_58"/></StgValue>
</operation>

<operation id="729" st_id="135" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.split:6 %store_ln168 = store i32 %bitcast_ln168, i3 %dout_addr_58

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="730" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="0">
<![CDATA[
.split:7 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="731" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="0">
<![CDATA[
:0 %ret_ln171 = ret

]]></Node>
<StgValue><ssdm name="ret_ln171"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
