v 20040111 1
T 100 2900 5 10 0 0 0 0 1
Copyright Mark Salyzyn
T 50 2100 5 10 0 0 0 0 1
numslots=3
T 50 1900 5 10 0 0 0 0 1
slotdef=1:1,2,8,9
T 50 1700 5 10 0 0 0 0 1
slotdef=2:3,4,5,6
T 50 1500 5 10 0 0 0 0 1
slotdef=3:11,12,13,10
T 50 1100 5 10 0 0 0 0 1
net=VDD:14
T 50 1300 5 10 0 0 0 0 1
net=VSS:7
T 50 2300 5 10 0 0 0 0 1
slot=1
T 50 2500 5 10 0 0 0 0 1
description=3 3-input NOR gates
T 800 500 9 10 1 1 0 4 1
device=4025
T 100 2700 5 10 0 0 0 0 1
footprint=DIP14
T 550 850 8 10 1 1 0 0 1
refdes=U?
P 100 300 422 300 1 0 0
{
T 300 332 5 8 1 1 0 6 1
pinnumber=1
T 300 250 5 8 0 1 0 8 1
pinseq=1
T 500 300 5 8 0 1 0 2 1
pintype=in
T 500 300 9 8 0 1 0 0 1
pinlabel=A
}
P 100 500 500 500 1 0 0
{
T 313 531 5 8 1 1 0 6 1
pinnumber=2
T 300 450 5 8 0 1 0 8 1
pinseq=2
T 650 500 5 8 0 1 0 2 1
pintype=in
T 650 500 9 8 0 1 0 0 1
pinlabel=B
}
P 100 700 422 700 1 0 0
{
T 303 727 5 8 1 1 0 6 1
pinnumber=8
T 300 650 5 8 0 1 0 8 1
pinseq=3
T 500 700 5 8 0 1 0 2 1
pintype=in
T 500 700 9 8 0 1 0 0 1
pinlabel=C
}
P 1600 500 1321 500 1 0 0
{
T 1344 531 5 8 1 1 0 0 1
pinnumber=9
T 1400 450 5 8 0 1 0 2 1
pinseq=4
T 1150 500 5 8 0 1 0 8 1
pintype=out
T 1150 500 9 8 0 1 0 6 1
pinlabel=Y
}
A 675 150 650 32 60 3 0 0 0 -1 -1
A 675 850 650 270 58 3 0 0 0 -1 -1
A 180 500 318 290 140 3 0 0 0 -1 -1
V 1269 498 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 700 800 300 800 3 0 0 0 -1 -1
L 700 200 300 200 3 0 0 0 -1 -1
