{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1519515723860 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1519515723866 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 24 15:42:03 2018 " "Processing started: Sat Feb 24 15:42:03 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1519515723866 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519515723866 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Arm_Controller -c Arm_Controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off Arm_Controller -c Arm_Controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519515723866 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1519515724571 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1519515724571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mitchell stuff 2/work/berkeley/berkeley_aiaa/code_f2017/fpga/quartus/library/uart_transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file /mitchell stuff 2/work/berkeley/berkeley_aiaa/code_f2017/fpga/quartus/library/uart_transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_transmitter " "Found entity 1: uart_transmitter" {  } { { "../Library/uart_transmitter.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/uart_transmitter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519515735907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519515735907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mitchell stuff 2/work/berkeley/berkeley_aiaa/code_f2017/fpga/quartus/library/uart_receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file /mitchell stuff 2/work/berkeley/berkeley_aiaa/code_f2017/fpga/quartus/library/uart_receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_receiver " "Found entity 1: uart_receiver" {  } { { "../Library/uart_receiver.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/uart_receiver.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519515735912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519515735912 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "iob ../Library/uart.v(26) " "Unrecognized synthesis attribute \"iob\" at ../Library/uart.v(26)" {  } { { "../Library/uart.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/uart.v" 26 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1519515735915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mitchell stuff 2/work/berkeley/berkeley_aiaa/code_f2017/fpga/quartus/library/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file /mitchell stuff 2/work/berkeley/berkeley_aiaa/code_f2017/fpga/quartus/library/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "../Library/uart.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/uart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519515735916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519515735916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mitchell stuff 2/work/berkeley/berkeley_aiaa/code_f2017/fpga/quartus/library/clock_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /mitchell stuff 2/work/berkeley/berkeley_aiaa/code_f2017/fpga/quartus/library/clock_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_GEN " "Found entity 1: CLOCK_GEN" {  } { { "../Library/clock_gen.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/clock_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519515735919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519515735919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mitchell stuff 2/work/berkeley/berkeley_aiaa/code_f2017/fpga/quartus/library/aeat_6600_t16_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /mitchell stuff 2/work/berkeley/berkeley_aiaa/code_f2017/fpga/quartus/library/aeat_6600_t16_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 AEAT_6600_T16_Encoder " "Found entity 1: AEAT_6600_T16_Encoder" {  } { { "../Library/AEAT_6600_T16_Encoder.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/AEAT_6600_T16_Encoder.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519515735922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519515735922 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "arm_controller.v(143) " "Verilog HDL Module Instantiation warning at arm_controller.v(143): ignored dangling comma in List of Port Connections" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 143 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1519515735975 ""}
{ "Warning" "WSGN_SEARCH_FILE" "arm_controller.v 1 1 " "Using design file arm_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Arm_Controller " "Found entity 1: Arm_Controller" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519515735976 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1519515735976 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Arm_Controller " "Elaborating entity \"Arm_Controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1519515735979 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR arm_controller.v(21) " "Output port \"DRAM_ADDR\" at arm_controller.v(21) has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519515735986 "|Arm_Controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA arm_controller.v(22) " "Output port \"DRAM_BA\" at arm_controller.v(22) has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519515735986 "|Arm_Controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_DQM arm_controller.v(28) " "Output port \"DRAM_DQM\" at arm_controller.v(28) has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519515735986 "|Arm_Controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N arm_controller.v(23) " "Output port \"DRAM_CAS_N\" at arm_controller.v(23) has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519515735986 "|Arm_Controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE arm_controller.v(24) " "Output port \"DRAM_CKE\" at arm_controller.v(24) has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519515735986 "|Arm_Controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK arm_controller.v(25) " "Output port \"DRAM_CLK\" at arm_controller.v(25) has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519515735986 "|Arm_Controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N arm_controller.v(26) " "Output port \"DRAM_CS_N\" at arm_controller.v(26) has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519515735986 "|Arm_Controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N arm_controller.v(29) " "Output port \"DRAM_RAS_N\" at arm_controller.v(29) has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519515735986 "|Arm_Controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N arm_controller.v(30) " "Output port \"DRAM_WE_N\" at arm_controller.v(30) has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519515735986 "|Arm_Controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_ASDO arm_controller.v(33) " "Output port \"EPCS_ASDO\" at arm_controller.v(33) has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519515735986 "|Arm_Controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_DCLK arm_controller.v(35) " "Output port \"EPCS_DCLK\" at arm_controller.v(35) has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519515735986 "|Arm_Controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_NCSO arm_controller.v(36) " "Output port \"EPCS_NCSO\" at arm_controller.v(36) has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519515735987 "|Arm_Controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "G_SENSOR_CS_N arm_controller.v(39) " "Output port \"G_SENSOR_CS_N\" at arm_controller.v(39) has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519515735987 "|Arm_Controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK arm_controller.v(41) " "Output port \"I2C_SCLK\" at arm_controller.v(41) has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519515735987 "|Arm_Controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CS_N arm_controller.v(45) " "Output port \"ADC_CS_N\" at arm_controller.v(45) has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519515735987 "|Arm_Controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SADDR arm_controller.v(46) " "Output port \"ADC_SADDR\" at arm_controller.v(46) has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519515735987 "|Arm_Controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK arm_controller.v(47) " "Output port \"ADC_SCLK\" at arm_controller.v(47) has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519515735987 "|Arm_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK_GEN CLOCK_GEN:ENCODER_SSI_CLK " "Elaborating entity \"CLOCK_GEN\" for hierarchy \"CLOCK_GEN:ENCODER_SSI_CLK\"" {  } { { "arm_controller.v" "ENCODER_SSI_CLK" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519515736003 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 clock_gen.v(25) " "Verilog HDL assignment warning at clock_gen.v(25): truncated value with size 32 to match size of target (8)" {  } { { "../Library/clock_gen.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/clock_gen.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519515736003 "|Arm_Controller|CLOCK_GEN:ENCODER_SSI_CLK"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK_GEN CLOCK_GEN:ENCODER_SAMPLE_CLK " "Elaborating entity \"CLOCK_GEN\" for hierarchy \"CLOCK_GEN:ENCODER_SAMPLE_CLK\"" {  } { { "arm_controller.v" "ENCODER_SAMPLE_CLK" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519515736005 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 clock_gen.v(25) " "Verilog HDL assignment warning at clock_gen.v(25): truncated value with size 32 to match size of target (25)" {  } { { "../Library/clock_gen.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/clock_gen.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519515736006 "|Arm_Controller|CLOCK_GEN:ENCODER_SAMPLE_CLK"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AEAT_6600_T16_Encoder AEAT_6600_T16_Encoder:TEST_ENCODER " "Elaborating entity \"AEAT_6600_T16_Encoder\" for hierarchy \"AEAT_6600_T16_Encoder:TEST_ENCODER\"" {  } { { "arm_controller.v" "TEST_ENCODER" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519515736008 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AEAT_6600_T16_Encoder.v(63) " "Verilog HDL assignment warning at AEAT_6600_T16_Encoder.v(63): truncated value with size 32 to match size of target (4)" {  } { { "../Library/AEAT_6600_T16_Encoder.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/AEAT_6600_T16_Encoder.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519515736011 "|Arm_Controller|AEAT_6600_T16_Encoder:TEST_ENCODER"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_out_reg AEAT_6600_T16_Encoder.v(69) " "Verilog HDL Always Construct warning at AEAT_6600_T16_Encoder.v(69): inferring latch(es) for variable \"data_out_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "../Library/AEAT_6600_T16_Encoder.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/AEAT_6600_T16_Encoder.v" 69 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1519515736012 "|Arm_Controller|AEAT_6600_T16_Encoder:TEST_ENCODER"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NCS_reg AEAT_6600_T16_Encoder.v(69) " "Verilog HDL Always Construct warning at AEAT_6600_T16_Encoder.v(69): inferring latch(es) for variable \"NCS_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "../Library/AEAT_6600_T16_Encoder.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/AEAT_6600_T16_Encoder.v" 69 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1519515736012 "|Arm_Controller|AEAT_6600_T16_Encoder:TEST_ENCODER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NCS_reg AEAT_6600_T16_Encoder.v(69) " "Inferred latch for \"NCS_reg\" at AEAT_6600_T16_Encoder.v(69)" {  } { { "../Library/AEAT_6600_T16_Encoder.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/AEAT_6600_T16_Encoder.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1519515736013 "|Arm_Controller|AEAT_6600_T16_Encoder:TEST_ENCODER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_reg\[0\] AEAT_6600_T16_Encoder.v(69) " "Inferred latch for \"data_out_reg\[0\]\" at AEAT_6600_T16_Encoder.v(69)" {  } { { "../Library/AEAT_6600_T16_Encoder.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/AEAT_6600_T16_Encoder.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1519515736013 "|Arm_Controller|AEAT_6600_T16_Encoder:TEST_ENCODER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_reg\[1\] AEAT_6600_T16_Encoder.v(69) " "Inferred latch for \"data_out_reg\[1\]\" at AEAT_6600_T16_Encoder.v(69)" {  } { { "../Library/AEAT_6600_T16_Encoder.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/AEAT_6600_T16_Encoder.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1519515736013 "|Arm_Controller|AEAT_6600_T16_Encoder:TEST_ENCODER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_reg\[2\] AEAT_6600_T16_Encoder.v(69) " "Inferred latch for \"data_out_reg\[2\]\" at AEAT_6600_T16_Encoder.v(69)" {  } { { "../Library/AEAT_6600_T16_Encoder.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/AEAT_6600_T16_Encoder.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1519515736013 "|Arm_Controller|AEAT_6600_T16_Encoder:TEST_ENCODER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_reg\[3\] AEAT_6600_T16_Encoder.v(69) " "Inferred latch for \"data_out_reg\[3\]\" at AEAT_6600_T16_Encoder.v(69)" {  } { { "../Library/AEAT_6600_T16_Encoder.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/AEAT_6600_T16_Encoder.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1519515736013 "|Arm_Controller|AEAT_6600_T16_Encoder:TEST_ENCODER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_reg\[4\] AEAT_6600_T16_Encoder.v(69) " "Inferred latch for \"data_out_reg\[4\]\" at AEAT_6600_T16_Encoder.v(69)" {  } { { "../Library/AEAT_6600_T16_Encoder.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/AEAT_6600_T16_Encoder.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1519515736014 "|Arm_Controller|AEAT_6600_T16_Encoder:TEST_ENCODER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_reg\[5\] AEAT_6600_T16_Encoder.v(69) " "Inferred latch for \"data_out_reg\[5\]\" at AEAT_6600_T16_Encoder.v(69)" {  } { { "../Library/AEAT_6600_T16_Encoder.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/AEAT_6600_T16_Encoder.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1519515736014 "|Arm_Controller|AEAT_6600_T16_Encoder:TEST_ENCODER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_reg\[6\] AEAT_6600_T16_Encoder.v(69) " "Inferred latch for \"data_out_reg\[6\]\" at AEAT_6600_T16_Encoder.v(69)" {  } { { "../Library/AEAT_6600_T16_Encoder.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/AEAT_6600_T16_Encoder.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1519515736014 "|Arm_Controller|AEAT_6600_T16_Encoder:TEST_ENCODER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_reg\[7\] AEAT_6600_T16_Encoder.v(69) " "Inferred latch for \"data_out_reg\[7\]\" at AEAT_6600_T16_Encoder.v(69)" {  } { { "../Library/AEAT_6600_T16_Encoder.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/AEAT_6600_T16_Encoder.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1519515736014 "|Arm_Controller|AEAT_6600_T16_Encoder:TEST_ENCODER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_reg\[8\] AEAT_6600_T16_Encoder.v(69) " "Inferred latch for \"data_out_reg\[8\]\" at AEAT_6600_T16_Encoder.v(69)" {  } { { "../Library/AEAT_6600_T16_Encoder.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/AEAT_6600_T16_Encoder.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1519515736014 "|Arm_Controller|AEAT_6600_T16_Encoder:TEST_ENCODER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_reg\[9\] AEAT_6600_T16_Encoder.v(69) " "Inferred latch for \"data_out_reg\[9\]\" at AEAT_6600_T16_Encoder.v(69)" {  } { { "../Library/AEAT_6600_T16_Encoder.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/AEAT_6600_T16_Encoder.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1519515736014 "|Arm_Controller|AEAT_6600_T16_Encoder:TEST_ENCODER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:UART_A " "Elaborating entity \"uart\" for hierarchy \"uart:UART_A\"" {  } { { "arm_controller.v" "UART_A" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519515736022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_transmitter uart:UART_A\|uart_transmitter:uatransmit " "Elaborating entity \"uart_transmitter\" for hierarchy \"uart:UART_A\|uart_transmitter:uatransmit\"" {  } { { "../Library/uart.v" "uatransmit" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/uart.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519515736024 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_transmitter.v(48) " "Verilog HDL assignment warning at uart_transmitter.v(48): truncated value with size 32 to match size of target (13)" {  } { { "../Library/uart_transmitter.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/uart_transmitter.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519515736025 "|Arm_Controller|uart:UART_A|uart_transmitter:uatransmit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_transmitter.v(58) " "Verilog HDL assignment warning at uart_transmitter.v(58): truncated value with size 32 to match size of target (4)" {  } { { "../Library/uart_transmitter.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/uart_transmitter.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519515736025 "|Arm_Controller|uart:UART_A|uart_transmitter:uatransmit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_transmitter.v(69) " "Verilog HDL assignment warning at uart_transmitter.v(69): truncated value with size 32 to match size of target (1)" {  } { { "../Library/uart_transmitter.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/uart_transmitter.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519515736025 "|Arm_Controller|uart:UART_A|uart_transmitter:uatransmit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_receiver uart:UART_A\|uart_receiver:uareceive " "Elaborating entity \"uart_receiver\" for hierarchy \"uart:UART_A\|uart_receiver:uareceive\"" {  } { { "../Library/uart.v" "uareceive" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/uart.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519515736027 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_receiver.v(53) " "Verilog HDL assignment warning at uart_receiver.v(53): truncated value with size 32 to match size of target (13)" {  } { { "../Library/uart_receiver.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/uart_receiver.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519515736028 "|Arm_Controller|uart:UART_A|uart_receiver:uareceive"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_receiver.v(63) " "Verilog HDL assignment warning at uart_receiver.v(63): truncated value with size 32 to match size of target (4)" {  } { { "../Library/uart_receiver.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/uart_receiver.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519515736028 "|Arm_Controller|uart:UART_A|uart_receiver:uareceive"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIOH0\[0\] " "Inserted always-enabled tri-state buffer between \"GPIOH0\[0\]\" and its non-tri-state driver." {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIOH0\[3\] " "Inserted always-enabled tri-state buffer between \"GPIOH0\[3\]\" and its non-tri-state driver." {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIOH0\[5\] " "Inserted always-enabled tri-state buffer between \"GPIOH0\[5\]\" and its non-tri-state driver." {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1519515736602 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1519515736602 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[1\] " "bidirectional pin \"GPIOH0\[1\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[7\] " "bidirectional pin \"GPIOH0\[7\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "bidirectional pin \"I2C_SDAT\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[0\] " "bidirectional pin \"GPIO_2\[0\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[1\] " "bidirectional pin \"GPIO_2\[1\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[2\] " "bidirectional pin \"GPIO_2\[2\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[3\] " "bidirectional pin \"GPIO_2\[3\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[4\] " "bidirectional pin \"GPIO_2\[4\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[5\] " "bidirectional pin \"GPIO_2\[5\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[6\] " "bidirectional pin \"GPIO_2\[6\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[7\] " "bidirectional pin \"GPIO_2\[7\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[8\] " "bidirectional pin \"GPIO_2\[8\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[9\] " "bidirectional pin \"GPIO_2\[9\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[10\] " "bidirectional pin \"GPIO_2\[10\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[11\] " "bidirectional pin \"GPIO_2\[11\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[12\] " "bidirectional pin \"GPIO_2\[12\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[2\] " "bidirectional pin \"GPIOH0\[2\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[4\] " "bidirectional pin \"GPIOH0\[4\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[6\] " "bidirectional pin \"GPIOH0\[6\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[8\] " "bidirectional pin \"GPIOH0\[8\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[9\] " "bidirectional pin \"GPIOH0\[9\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[10\] " "bidirectional pin \"GPIOH0\[10\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[11\] " "bidirectional pin \"GPIOH0\[11\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[12\] " "bidirectional pin \"GPIOH0\[12\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[13\] " "bidirectional pin \"GPIOH0\[13\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[14\] " "bidirectional pin \"GPIOH0\[14\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[15\] " "bidirectional pin \"GPIOH0\[15\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[16\] " "bidirectional pin \"GPIOH0\[16\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[17\] " "bidirectional pin \"GPIOH0\[17\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[18\] " "bidirectional pin \"GPIOH0\[18\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[19\] " "bidirectional pin \"GPIOH0\[19\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[20\] " "bidirectional pin \"GPIOH0\[20\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[21\] " "bidirectional pin \"GPIOH0\[21\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[22\] " "bidirectional pin \"GPIOH0\[22\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[23\] " "bidirectional pin \"GPIOH0\[23\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[24\] " "bidirectional pin \"GPIOH0\[24\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[25\] " "bidirectional pin \"GPIOH0\[25\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[26\] " "bidirectional pin \"GPIOH0\[26\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[27\] " "bidirectional pin \"GPIOH0\[27\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[28\] " "bidirectional pin \"GPIOH0\[28\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[29\] " "bidirectional pin \"GPIOH0\[29\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[30\] " "bidirectional pin \"GPIOH0\[30\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[31\] " "bidirectional pin \"GPIOH0\[31\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[32\] " "bidirectional pin \"GPIOH0\[32\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[33\] " "bidirectional pin \"GPIOH0\[33\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[0\] " "bidirectional pin \"GPIOH1\[0\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[1\] " "bidirectional pin \"GPIOH1\[1\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[2\] " "bidirectional pin \"GPIOH1\[2\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[3\] " "bidirectional pin \"GPIOH1\[3\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[4\] " "bidirectional pin \"GPIOH1\[4\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[5\] " "bidirectional pin \"GPIOH1\[5\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[6\] " "bidirectional pin \"GPIOH1\[6\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[7\] " "bidirectional pin \"GPIOH1\[7\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[8\] " "bidirectional pin \"GPIOH1\[8\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[9\] " "bidirectional pin \"GPIOH1\[9\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[10\] " "bidirectional pin \"GPIOH1\[10\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[11\] " "bidirectional pin \"GPIOH1\[11\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[12\] " "bidirectional pin \"GPIOH1\[12\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[13\] " "bidirectional pin \"GPIOH1\[13\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[14\] " "bidirectional pin \"GPIOH1\[14\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[15\] " "bidirectional pin \"GPIOH1\[15\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[16\] " "bidirectional pin \"GPIOH1\[16\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[17\] " "bidirectional pin \"GPIOH1\[17\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[18\] " "bidirectional pin \"GPIOH1\[18\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[19\] " "bidirectional pin \"GPIOH1\[19\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[20\] " "bidirectional pin \"GPIOH1\[20\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[21\] " "bidirectional pin \"GPIOH1\[21\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[22\] " "bidirectional pin \"GPIOH1\[22\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[23\] " "bidirectional pin \"GPIOH1\[23\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[24\] " "bidirectional pin \"GPIOH1\[24\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[25\] " "bidirectional pin \"GPIOH1\[25\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[26\] " "bidirectional pin \"GPIOH1\[26\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[27\] " "bidirectional pin \"GPIOH1\[27\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[28\] " "bidirectional pin \"GPIOH1\[28\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[29\] " "bidirectional pin \"GPIOH1\[29\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[30\] " "bidirectional pin \"GPIOH1\[30\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[31\] " "bidirectional pin \"GPIOH1\[31\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[32\] " "bidirectional pin \"GPIOH1\[32\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[33\] " "bidirectional pin \"GPIOH1\[33\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515736602 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1519515736602 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AEAT_6600_T16_Encoder:TEST_ENCODER\|NCS_reg " "Latch AEAT_6600_T16_Encoder:TEST_ENCODER\|NCS_reg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AEAT_6600_T16_Encoder:TEST_ENCODER\|curr_state\[0\] " "Ports D and ENA on the latch are fed by the same signal AEAT_6600_T16_Encoder:TEST_ENCODER\|curr_state\[0\]" {  } { { "../Library/AEAT_6600_T16_Encoder.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/AEAT_6600_T16_Encoder.v" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1519515736608 ""}  } { { "../Library/AEAT_6600_T16_Encoder.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/AEAT_6600_T16_Encoder.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1519515736608 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIOH0\[0\]~synth " "Node \"GPIOH0\[0\]~synth\"" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519515736654 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIOH0\[3\]~synth " "Node \"GPIOH0\[3\]~synth\"" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519515736654 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIOH0\[5\]~synth " "Node \"GPIOH0\[5\]~synth\"" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519515736654 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1519515736654 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519515736655 "|Arm_Controller|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519515736655 "|Arm_Controller|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519515736655 "|Arm_Controller|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519515736655 "|Arm_Controller|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519515736655 "|Arm_Controller|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519515736655 "|Arm_Controller|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519515736655 "|Arm_Controller|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519515736655 "|Arm_Controller|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519515736655 "|Arm_Controller|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519515736655 "|Arm_Controller|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519515736655 "|Arm_Controller|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519515736655 "|Arm_Controller|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519515736655 "|Arm_Controller|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519515736655 "|Arm_Controller|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519515736655 "|Arm_Controller|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519515736655 "|Arm_Controller|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519515736655 "|Arm_Controller|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519515736655 "|Arm_Controller|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519515736655 "|Arm_Controller|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[0\] GND " "Pin \"DRAM_DQM\[0\]\" is stuck at GND" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519515736655 "|Arm_Controller|DRAM_DQM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[1\] GND " "Pin \"DRAM_DQM\[1\]\" is stuck at GND" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519515736655 "|Arm_Controller|DRAM_DQM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519515736655 "|Arm_Controller|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519515736655 "|Arm_Controller|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "EPCS_ASDO GND " "Pin \"EPCS_ASDO\" is stuck at GND" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519515736655 "|Arm_Controller|EPCS_ASDO"} { "Warning" "WMLS_MLS_STUCK_PIN" "EPCS_DCLK GND " "Pin \"EPCS_DCLK\" is stuck at GND" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519515736655 "|Arm_Controller|EPCS_DCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "EPCS_NCSO GND " "Pin \"EPCS_NCSO\" is stuck at GND" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519515736655 "|Arm_Controller|EPCS_NCSO"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_SENSOR_CS_N GND " "Pin \"G_SENSOR_CS_N\" is stuck at GND" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519515736655 "|Arm_Controller|G_SENSOR_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519515736655 "|Arm_Controller|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CS_N GND " "Pin \"ADC_CS_N\" is stuck at GND" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519515736655 "|Arm_Controller|ADC_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SADDR GND " "Pin \"ADC_SADDR\" is stuck at GND" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519515736655 "|Arm_Controller|ADC_SADDR"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519515736655 "|Arm_Controller|ADC_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1519515736655 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1519515736763 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1519515737434 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519515737434 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519515737478 "|Arm_Controller|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519515737478 "|Arm_Controller|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519515737478 "|Arm_Controller|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519515737478 "|Arm_Controller|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519515737478 "|Arm_Controller|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519515737478 "|Arm_Controller|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EPCS_DATA0 " "No output dependent on input pin \"EPCS_DATA0\"" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519515737478 "|Arm_Controller|EPCS_DATA0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "G_SENSOR_INT " "No output dependent on input pin \"G_SENSOR_INT\"" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519515737478 "|Arm_Controller|G_SENSOR_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_SDAT " "No output dependent on input pin \"ADC_SDAT\"" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519515737478 "|Arm_Controller|ADC_SDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[0\] " "No output dependent on input pin \"GPIO_2_IN\[0\]\"" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519515737478 "|Arm_Controller|GPIO_2_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[1\] " "No output dependent on input pin \"GPIO_2_IN\[1\]\"" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519515737478 "|Arm_Controller|GPIO_2_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[2\] " "No output dependent on input pin \"GPIO_2_IN\[2\]\"" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519515737478 "|Arm_Controller|GPIO_2_IN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIOH0_IN\[0\] " "No output dependent on input pin \"GPIOH0_IN\[0\]\"" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519515737478 "|Arm_Controller|GPIOH0_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIOH0_IN\[1\] " "No output dependent on input pin \"GPIOH0_IN\[1\]\"" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519515737478 "|Arm_Controller|GPIOH0_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIOH1_IN\[0\] " "No output dependent on input pin \"GPIOH1_IN\[0\]\"" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519515737478 "|Arm_Controller|GPIOH1_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIOH1_IN\[1\] " "No output dependent on input pin \"GPIOH1_IN\[1\]\"" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519515737478 "|Arm_Controller|GPIOH1_IN[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1519515737478 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "272 " "Implemented 272 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1519515737479 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1519515737479 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "98 " "Implemented 98 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1519515737479 ""} { "Info" "ICUT_CUT_TM_LCELLS" "118 " "Implemented 118 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1519515737479 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1519515737479 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 186 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 186 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "728 " "Peak virtual memory: 728 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1519515737503 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 24 15:42:17 2018 " "Processing ended: Sat Feb 24 15:42:17 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1519515737503 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1519515737503 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1519515737503 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1519515737503 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1519515738907 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1519515738913 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 24 15:42:18 2018 " "Processing started: Sat Feb 24 15:42:18 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1519515738913 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1519515738913 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Arm_Controller -c Arm_Controller " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Arm_Controller -c Arm_Controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1519515738913 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1519515739087 ""}
{ "Info" "0" "" "Project  = Arm_Controller" {  } {  } 0 0 "Project  = Arm_Controller" 0 0 "Fitter" 0 0 1519515739087 ""}
{ "Info" "0" "" "Revision = Arm_Controller" {  } {  } 0 0 "Revision = Arm_Controller" 0 0 "Fitter" 0 0 1519515739088 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1519515739266 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1519515739267 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Arm_Controller EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"Arm_Controller\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1519515739275 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1519515739359 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1519515739359 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1519515739534 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1519515739544 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1519515739869 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1519515739869 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1519515739869 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1519515739869 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1519515739871 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1519515739872 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1519515739872 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1519515739872 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1519515739875 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "TimeQuest Timing Analyzer is analyzing 9 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1519515740758 ""}
{ "Info" "ISTA_SDC_FOUND" "Arm_Controller.SDC " "Reading SDC File: 'Arm_Controller.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1519515740759 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1519515740761 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_GEN:ENCODER_SSI_CLK\|clk_out_reg " "Node: CLOCK_GEN:ENCODER_SSI_CLK\|clk_out_reg was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AEAT_6600_T16_Encoder:TEST_ENCODER\|curr_state\[0\] CLOCK_GEN:ENCODER_SSI_CLK\|clk_out_reg " "Register AEAT_6600_T16_Encoder:TEST_ENCODER\|curr_state\[0\] is being clocked by CLOCK_GEN:ENCODER_SSI_CLK\|clk_out_reg" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1519515740763 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1519515740763 "|Arm_Controller|CLOCK_GEN:ENCODER_SSI_CLK|clk_out_reg"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "uart:UART_A\|uart_transmitter:uatransmit\|clock_counter\[0\] " "Node: uart:UART_A\|uart_transmitter:uatransmit\|clock_counter\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register uart:UART_A\|uart_transmitter:uatransmit\|bit_out uart:UART_A\|uart_transmitter:uatransmit\|clock_counter\[0\] " "Register uart:UART_A\|uart_transmitter:uatransmit\|bit_out is being clocked by uart:UART_A\|uart_transmitter:uatransmit\|clock_counter\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1519515740763 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1519515740763 "|Arm_Controller|uart:UART_A|uart_transmitter:uatransmit|clock_counter[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AEAT_6600_T16_Encoder:TEST_ENCODER\|curr_state\[0\] " "Node: AEAT_6600_T16_Encoder:TEST_ENCODER\|curr_state\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch AEAT_6600_T16_Encoder:TEST_ENCODER\|data_out_reg\[5\] AEAT_6600_T16_Encoder:TEST_ENCODER\|curr_state\[0\] " "Latch AEAT_6600_T16_Encoder:TEST_ENCODER\|data_out_reg\[5\] is being clocked by AEAT_6600_T16_Encoder:TEST_ENCODER\|curr_state\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1519515740763 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1519515740763 "|Arm_Controller|AEAT_6600_T16_Encoder:TEST_ENCODER|curr_state[0]"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1519515740765 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1519515740766 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1519515740766 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1519515740766 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1519515740766 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1519515740766 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1519515740792 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLOCK_GEN:ENCODER_SSI_CLK\|clk_out_reg " "Destination node CLOCK_GEN:ENCODER_SSI_CLK\|clk_out_reg" {  } { { "../Library/clock_gen.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/clock_gen.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 272 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1519515740792 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:UART_A\|uart_transmitter:uatransmit\|clock_counter\[0\] " "Destination node uart:UART_A\|uart_transmitter:uatransmit\|clock_counter\[0\]" {  } { { "../Library/uart_transmitter.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/uart_transmitter.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1519515740792 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:UART_A\|uart_transmitter:uatransmit\|clock_counter\[1\] " "Destination node uart:UART_A\|uart_transmitter:uatransmit\|clock_counter\[1\]" {  } { { "../Library/uart_transmitter.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/uart_transmitter.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1519515740792 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:UART_A\|uart_transmitter:uatransmit\|clock_counter\[2\] " "Destination node uart:UART_A\|uart_transmitter:uatransmit\|clock_counter\[2\]" {  } { { "../Library/uart_transmitter.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/uart_transmitter.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1519515740792 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:UART_A\|uart_transmitter:uatransmit\|clock_counter\[3\] " "Destination node uart:UART_A\|uart_transmitter:uatransmit\|clock_counter\[3\]" {  } { { "../Library/uart_transmitter.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/uart_transmitter.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1519515740792 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:UART_A\|uart_transmitter:uatransmit\|clock_counter\[4\] " "Destination node uart:UART_A\|uart_transmitter:uatransmit\|clock_counter\[4\]" {  } { { "../Library/uart_transmitter.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/uart_transmitter.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1519515740792 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:UART_A\|uart_transmitter:uatransmit\|clock_counter\[5\] " "Destination node uart:UART_A\|uart_transmitter:uatransmit\|clock_counter\[5\]" {  } { { "../Library/uart_transmitter.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/uart_transmitter.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1519515740792 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:UART_A\|uart_transmitter:uatransmit\|clock_counter\[6\] " "Destination node uart:UART_A\|uart_transmitter:uatransmit\|clock_counter\[6\]" {  } { { "../Library/uart_transmitter.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/uart_transmitter.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1519515740792 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:UART_A\|uart_transmitter:uatransmit\|clock_counter\[7\] " "Destination node uart:UART_A\|uart_transmitter:uatransmit\|clock_counter\[7\]" {  } { { "../Library/uart_transmitter.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/uart_transmitter.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1519515740792 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:UART_A\|uart_transmitter:uatransmit\|clock_counter\[8\] " "Destination node uart:UART_A\|uart_transmitter:uatransmit\|clock_counter\[8\]" {  } { { "../Library/uart_transmitter.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/uart_transmitter.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1519515740792 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1519515740792 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1519515740792 ""}  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 673 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1519515740792 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1519515741089 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1519515741090 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1519515741090 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1519515741092 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1519515741094 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1519515741095 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1519515741096 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1519515741096 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1519515741112 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1519515741113 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1519515741113 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1519515741256 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1519515741260 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1519515742411 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1519515742485 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1519515742506 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1519515742790 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1519515742791 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1519515743163 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X10_Y23 X20_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X10_Y23 to location X20_Y34" {  } { { "loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X10_Y23 to location X20_Y34"} { { 12 { 0 ""} 10 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1519515744217 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1519515744217 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1519515744440 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1519515744440 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1519515744440 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1519515744444 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.09 " "Total time spent on timing analysis during the Fitter is 0.09 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1519515744582 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1519515744596 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1519515744846 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1519515744846 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1519515745343 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1519515745908 ""}
{ "Warning" "WFIOMGR_FIOMGR_MUST_USE_EXTERNAL_CLAMPING_DIODE_TOP_LEVEL" "1 " "Following 1 pins must use external clamping diodes." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EPCS_DATA0 3.3-V LVTTL H2 " "Pin EPCS_DATA0 uses I/O standard 3.3-V LVTTL at H2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { EPCS_DATA0 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPCS_DATA0" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746395 ""}  } {  } 0 169180 "Following %1!d! pins must use external clamping diodes." 0 0 "Fitter" 0 -1 1519515746395 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "114 Cyclone IV E " "114 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL J15 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at J15" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL E1 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at E1" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL M1 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at M1" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL T8 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at T8" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL B9 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at B9" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL M15 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at M15" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "G_SENSOR_INT 3.3-V LVTTL M2 " "Pin G_SENSOR_INT uses I/O standard 3.3-V LVTTL at M2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { G_SENSOR_INT } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_INT" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_SDAT 3.3-V LVTTL A9 " "Pin ADC_SDAT uses I/O standard 3.3-V LVTTL at A9" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ADC_SDAT } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SDAT" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[0\] 3.3-V LVTTL E15 " "Pin GPIO_2_IN\[0\] uses I/O standard 3.3-V LVTTL at E15" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_2_IN[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[0\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[1\] 3.3-V LVTTL E16 " "Pin GPIO_2_IN\[1\] uses I/O standard 3.3-V LVTTL at E16" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_2_IN[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[1\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[2\] 3.3-V LVTTL M16 " "Pin GPIO_2_IN\[2\] uses I/O standard 3.3-V LVTTL at M16" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_2_IN[2] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[2\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0_IN\[0\] 3.3-V LVTTL A8 " "Pin GPIOH0_IN\[0\] uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0_IN[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0_IN\[0\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0_IN\[1\] 3.3-V LVTTL B8 " "Pin GPIOH0_IN\[1\] uses I/O standard 3.3-V LVTTL at B8" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0_IN[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0_IN\[1\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1_IN\[0\] 3.3-V LVTTL T9 " "Pin GPIOH1_IN\[0\] uses I/O standard 3.3-V LVTTL at T9" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1_IN[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1_IN\[0\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1_IN\[1\] 3.3-V LVTTL R9 " "Pin GPIOH1_IN\[1\] uses I/O standard 3.3-V LVTTL at R9" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1_IN[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1_IN\[1\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL G2 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL G1 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL L8 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL K5 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at K5" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL K2 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL J2 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at J2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL J1 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at J1" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL R7 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL T4 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at T4" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL T2 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at T2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL T3 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL R3 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL R5 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at R5" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL P3 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at P3" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL N3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL K1 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL F1 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at F1" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[0\] 3.3-V LVTTL A14 " "Pin GPIO_2\[0\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_2[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[1\] 3.3-V LVTTL B16 " "Pin GPIO_2\[1\] uses I/O standard 3.3-V LVTTL at B16" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_2[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[1\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[2\] 3.3-V LVTTL C14 " "Pin GPIO_2\[2\] uses I/O standard 3.3-V LVTTL at C14" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_2[2] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[2\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[3\] 3.3-V LVTTL C16 " "Pin GPIO_2\[3\] uses I/O standard 3.3-V LVTTL at C16" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_2[3] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[3\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[4\] 3.3-V LVTTL C15 " "Pin GPIO_2\[4\] uses I/O standard 3.3-V LVTTL at C15" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_2[4] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[4\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[5\] 3.3-V LVTTL D16 " "Pin GPIO_2\[5\] uses I/O standard 3.3-V LVTTL at D16" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_2[5] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[5\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[6\] 3.3-V LVTTL D15 " "Pin GPIO_2\[6\] uses I/O standard 3.3-V LVTTL at D15" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_2[6] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[6\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[7\] 3.3-V LVTTL D14 " "Pin GPIO_2\[7\] uses I/O standard 3.3-V LVTTL at D14" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_2[7] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[7\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[8\] 3.3-V LVTTL F15 " "Pin GPIO_2\[8\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_2[8] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[8\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[9\] 3.3-V LVTTL F16 " "Pin GPIO_2\[9\] uses I/O standard 3.3-V LVTTL at F16" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_2[9] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[9\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[10\] 3.3-V LVTTL F14 " "Pin GPIO_2\[10\] uses I/O standard 3.3-V LVTTL at F14" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_2[10] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[10\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[11\] 3.3-V LVTTL G16 " "Pin GPIO_2\[11\] uses I/O standard 3.3-V LVTTL at G16" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_2[11] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[11\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[12\] 3.3-V LVTTL G15 " "Pin GPIO_2\[12\] uses I/O standard 3.3-V LVTTL at G15" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_2[12] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[12\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[2\] 3.3-V LVTTL A2 " "Pin GPIOH0\[2\] uses I/O standard 3.3-V LVTTL at A2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[2] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[2\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[4\] 3.3-V LVTTL B3 " "Pin GPIOH0\[4\] uses I/O standard 3.3-V LVTTL at B3" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[4] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[4\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[6\] 3.3-V LVTTL A4 " "Pin GPIOH0\[6\] uses I/O standard 3.3-V LVTTL at A4" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[6] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[6\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[8\] 3.3-V LVTTL A5 " "Pin GPIOH0\[8\] uses I/O standard 3.3-V LVTTL at A5" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[8] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[8\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[9\] 3.3-V LVTTL D5 " "Pin GPIOH0\[9\] uses I/O standard 3.3-V LVTTL at D5" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[9] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[9\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[10\] 3.3-V LVTTL B6 " "Pin GPIOH0\[10\] uses I/O standard 3.3-V LVTTL at B6" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[10] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[10\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[11\] 3.3-V LVTTL A6 " "Pin GPIOH0\[11\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[11] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[11\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[12\] 3.3-V LVTTL B7 " "Pin GPIOH0\[12\] uses I/O standard 3.3-V LVTTL at B7" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[12] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[12\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[13\] 3.3-V LVTTL D6 " "Pin GPIOH0\[13\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[13] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[13\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[14\] 3.3-V LVTTL A7 " "Pin GPIOH0\[14\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[14] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[14\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[15\] 3.3-V LVTTL C6 " "Pin GPIOH0\[15\] uses I/O standard 3.3-V LVTTL at C6" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[15] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[15\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[16\] 3.3-V LVTTL C8 " "Pin GPIOH0\[16\] uses I/O standard 3.3-V LVTTL at C8" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[16] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[16\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[17\] 3.3-V LVTTL E6 " "Pin GPIOH0\[17\] uses I/O standard 3.3-V LVTTL at E6" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[17] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[17\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[18\] 3.3-V LVTTL E7 " "Pin GPIOH0\[18\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[18] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[18\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[19\] 3.3-V LVTTL D8 " "Pin GPIOH0\[19\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[19] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[19\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[20\] 3.3-V LVTTL E8 " "Pin GPIOH0\[20\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[20] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[20\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[21\] 3.3-V LVTTL F8 " "Pin GPIOH0\[21\] uses I/O standard 3.3-V LVTTL at F8" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[21] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[21\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[22\] 3.3-V LVTTL F9 " "Pin GPIOH0\[22\] uses I/O standard 3.3-V LVTTL at F9" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[22] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[22\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[23\] 3.3-V LVTTL E9 " "Pin GPIOH0\[23\] uses I/O standard 3.3-V LVTTL at E9" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[23] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[23\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[24\] 3.3-V LVTTL C9 " "Pin GPIOH0\[24\] uses I/O standard 3.3-V LVTTL at C9" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[24] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[24\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[25\] 3.3-V LVTTL D9 " "Pin GPIOH0\[25\] uses I/O standard 3.3-V LVTTL at D9" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[25] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[25\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[26\] 3.3-V LVTTL E11 " "Pin GPIOH0\[26\] uses I/O standard 3.3-V LVTTL at E11" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[26] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[26\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[27\] 3.3-V LVTTL E10 " "Pin GPIOH0\[27\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[27] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[27\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[28\] 3.3-V LVTTL C11 " "Pin GPIOH0\[28\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[28] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[28\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[29\] 3.3-V LVTTL B11 " "Pin GPIOH0\[29\] uses I/O standard 3.3-V LVTTL at B11" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[29] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[29\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[30\] 3.3-V LVTTL A12 " "Pin GPIOH0\[30\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[30] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[30\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[31\] 3.3-V LVTTL D11 " "Pin GPIOH0\[31\] uses I/O standard 3.3-V LVTTL at D11" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[31] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[31\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[32\] 3.3-V LVTTL D12 " "Pin GPIOH0\[32\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[32] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[32\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[33\] 3.3-V LVTTL B12 " "Pin GPIOH0\[33\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[33] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[33\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[0\] 3.3-V LVTTL F13 " "Pin GPIOH1\[0\] uses I/O standard 3.3-V LVTTL at F13" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[0\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[1\] 3.3-V LVTTL T15 " "Pin GPIOH1\[1\] uses I/O standard 3.3-V LVTTL at T15" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[1\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[2\] 3.3-V LVTTL T14 " "Pin GPIOH1\[2\] uses I/O standard 3.3-V LVTTL at T14" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[2] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[2\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[3\] 3.3-V LVTTL T13 " "Pin GPIOH1\[3\] uses I/O standard 3.3-V LVTTL at T13" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[3] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[3\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[4\] 3.3-V LVTTL R13 " "Pin GPIOH1\[4\] uses I/O standard 3.3-V LVTTL at R13" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[4] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[4\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[5\] 3.3-V LVTTL T12 " "Pin GPIOH1\[5\] uses I/O standard 3.3-V LVTTL at T12" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[5] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[5\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[6\] 3.3-V LVTTL R12 " "Pin GPIOH1\[6\] uses I/O standard 3.3-V LVTTL at R12" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[6] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[6\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[7\] 3.3-V LVTTL T11 " "Pin GPIOH1\[7\] uses I/O standard 3.3-V LVTTL at T11" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[7] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[7\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[8\] 3.3-V LVTTL T10 " "Pin GPIOH1\[8\] uses I/O standard 3.3-V LVTTL at T10" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[8] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[8\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[9\] 3.3-V LVTTL R11 " "Pin GPIOH1\[9\] uses I/O standard 3.3-V LVTTL at R11" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[9] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[9\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[10\] 3.3-V LVTTL P11 " "Pin GPIOH1\[10\] uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[10] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[10\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[11\] 3.3-V LVTTL R10 " "Pin GPIOH1\[11\] uses I/O standard 3.3-V LVTTL at R10" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[11] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[11\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[12\] 3.3-V LVTTL N12 " "Pin GPIOH1\[12\] uses I/O standard 3.3-V LVTTL at N12" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[12] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[12\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[13\] 3.3-V LVTTL P9 " "Pin GPIOH1\[13\] uses I/O standard 3.3-V LVTTL at P9" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[13] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[13\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[14\] 3.3-V LVTTL N9 " "Pin GPIOH1\[14\] uses I/O standard 3.3-V LVTTL at N9" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[14] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[14\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[15\] 3.3-V LVTTL N11 " "Pin GPIOH1\[15\] uses I/O standard 3.3-V LVTTL at N11" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[15] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[15\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[16\] 3.3-V LVTTL L16 " "Pin GPIOH1\[16\] uses I/O standard 3.3-V LVTTL at L16" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[16] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[16\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[17\] 3.3-V LVTTL K16 " "Pin GPIOH1\[17\] uses I/O standard 3.3-V LVTTL at K16" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[17] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[17\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[18\] 3.3-V LVTTL R16 " "Pin GPIOH1\[18\] uses I/O standard 3.3-V LVTTL at R16" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[18] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[18\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[19\] 3.3-V LVTTL L15 " "Pin GPIOH1\[19\] uses I/O standard 3.3-V LVTTL at L15" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[19] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[19\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[20\] 3.3-V LVTTL P15 " "Pin GPIOH1\[20\] uses I/O standard 3.3-V LVTTL at P15" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[20] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[20\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[21\] 3.3-V LVTTL P16 " "Pin GPIOH1\[21\] uses I/O standard 3.3-V LVTTL at P16" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[21] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[21\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[22\] 3.3-V LVTTL R14 " "Pin GPIOH1\[22\] uses I/O standard 3.3-V LVTTL at R14" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[22] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[22\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[23\] 3.3-V LVTTL N16 " "Pin GPIOH1\[23\] uses I/O standard 3.3-V LVTTL at N16" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[23] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[23\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[24\] 3.3-V LVTTL N15 " "Pin GPIOH1\[24\] uses I/O standard 3.3-V LVTTL at N15" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[24] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[24\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[25\] 3.3-V LVTTL P14 " "Pin GPIOH1\[25\] uses I/O standard 3.3-V LVTTL at P14" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[25] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[25\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[26\] 3.3-V LVTTL L14 " "Pin GPIOH1\[26\] uses I/O standard 3.3-V LVTTL at L14" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[26] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[26\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[27\] 3.3-V LVTTL N14 " "Pin GPIOH1\[27\] uses I/O standard 3.3-V LVTTL at N14" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[27] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[27\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[28\] 3.3-V LVTTL M10 " "Pin GPIOH1\[28\] uses I/O standard 3.3-V LVTTL at M10" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[28] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[28\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[29\] 3.3-V LVTTL L13 " "Pin GPIOH1\[29\] uses I/O standard 3.3-V LVTTL at L13" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[29] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[29\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[30\] 3.3-V LVTTL J16 " "Pin GPIOH1\[30\] uses I/O standard 3.3-V LVTTL at J16" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[30] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[30\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[31\] 3.3-V LVTTL K15 " "Pin GPIOH1\[31\] uses I/O standard 3.3-V LVTTL at K15" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[31] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[31\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[32\] 3.3-V LVTTL J13 " "Pin GPIOH1\[32\] uses I/O standard 3.3-V LVTTL at J13" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[32] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[32\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[33\] 3.3-V LVTTL J14 " "Pin GPIOH1\[33\] uses I/O standard 3.3-V LVTTL at J14" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[33] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[33\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[0\] 3.3-V LVTTL D3 " "Pin GPIOH0\[0\] uses I/O standard 3.3-V LVTTL at D3" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[0\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[1\] 3.3-V LVTTL C3 " "Pin GPIOH0\[1\] uses I/O standard 3.3-V LVTTL at C3" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[1\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[3\] 3.3-V LVTTL A3 " "Pin GPIOH0\[3\] uses I/O standard 3.3-V LVTTL at A3" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[3] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[3\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[5\] 3.3-V LVTTL B4 " "Pin GPIOH0\[5\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[5] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[5\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[7\] 3.3-V LVTTL B5 " "Pin GPIOH0\[7\] uses I/O standard 3.3-V LVTTL at B5" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[7] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[7\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL R8 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at R8" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746396 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1519515746396 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_FOR_CONFIGURATION_PIN_TOP_LEVEL" "1 " "PCI-clamp diode is not supported in this mode. The following 1 pins must meet the Intel FPGA requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Intel recommends termination method as specified in the Application Note 447." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EPCS_DATA0 3.3-V LVTTL H2 " "Pin EPCS_DATA0 uses I/O standard 3.3-V LVTTL at H2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { EPCS_DATA0 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPCS_DATA0" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519515746407 ""}  } {  } 0 169203 "PCI-clamp diode is not supported in this mode. The following %1!d! pins must meet the Intel FPGA requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Intel recommends termination method as specified in the Application Note 447." 0 0 "Fitter" 0 -1 1519515746407 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "98 " "Following 98 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Pin I2C_SDAT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[0\] a permanently disabled " "Pin GPIO_2\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_2[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[1\] a permanently disabled " "Pin GPIO_2\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_2[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[1\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[2\] a permanently disabled " "Pin GPIO_2\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_2[2] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[2\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[3\] a permanently disabled " "Pin GPIO_2\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_2[3] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[3\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[4\] a permanently disabled " "Pin GPIO_2\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_2[4] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[4\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[5\] a permanently disabled " "Pin GPIO_2\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_2[5] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[5\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[6\] a permanently disabled " "Pin GPIO_2\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_2[6] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[6\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[7\] a permanently disabled " "Pin GPIO_2\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_2[7] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[7\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[8\] a permanently disabled " "Pin GPIO_2\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_2[8] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[8\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[9\] a permanently disabled " "Pin GPIO_2\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_2[9] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[9\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[10\] a permanently disabled " "Pin GPIO_2\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_2[10] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[10\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[11\] a permanently disabled " "Pin GPIO_2\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_2[11] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[11\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[12\] a permanently disabled " "Pin GPIO_2\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_2[12] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[12\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[2\] a permanently disabled " "Pin GPIOH0\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[2] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[2\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[4\] a permanently disabled " "Pin GPIOH0\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[4] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[4\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[6\] a permanently disabled " "Pin GPIOH0\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[6] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[6\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[8\] a permanently disabled " "Pin GPIOH0\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[8] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[8\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[9\] a permanently disabled " "Pin GPIOH0\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[9] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[9\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[10\] a permanently disabled " "Pin GPIOH0\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[10] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[10\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[11\] a permanently disabled " "Pin GPIOH0\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[11] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[11\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[12\] a permanently disabled " "Pin GPIOH0\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[12] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[12\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[13\] a permanently disabled " "Pin GPIOH0\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[13] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[13\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[14\] a permanently disabled " "Pin GPIOH0\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[14] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[14\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[15\] a permanently disabled " "Pin GPIOH0\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[15] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[15\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[16\] a permanently disabled " "Pin GPIOH0\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[16] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[16\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[17\] a permanently disabled " "Pin GPIOH0\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[17] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[17\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[18\] a permanently disabled " "Pin GPIOH0\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[18] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[18\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[19\] a permanently disabled " "Pin GPIOH0\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[19] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[19\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[20\] a permanently disabled " "Pin GPIOH0\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[20] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[20\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[21\] a permanently disabled " "Pin GPIOH0\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[21] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[21\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[22\] a permanently disabled " "Pin GPIOH0\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[22] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[22\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[23\] a permanently disabled " "Pin GPIOH0\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[23] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[23\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[24\] a permanently disabled " "Pin GPIOH0\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[24] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[24\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[25\] a permanently disabled " "Pin GPIOH0\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[25] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[25\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[26\] a permanently disabled " "Pin GPIOH0\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[26] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[26\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[27\] a permanently disabled " "Pin GPIOH0\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[27] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[27\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[28\] a permanently disabled " "Pin GPIOH0\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[28] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[28\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[29\] a permanently disabled " "Pin GPIOH0\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[29] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[29\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[30\] a permanently disabled " "Pin GPIOH0\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[30] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[30\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[31\] a permanently disabled " "Pin GPIOH0\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[31] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[31\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[32\] a permanently disabled " "Pin GPIOH0\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[32] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[32\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[33\] a permanently disabled " "Pin GPIOH0\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[33] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[33\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[0\] a permanently disabled " "Pin GPIOH1\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[0\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[1\] a permanently disabled " "Pin GPIOH1\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[1\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[2\] a permanently disabled " "Pin GPIOH1\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[2] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[2\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[3\] a permanently disabled " "Pin GPIOH1\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[3] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[3\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[4\] a permanently disabled " "Pin GPIOH1\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[4] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[4\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[5\] a permanently disabled " "Pin GPIOH1\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[5] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[5\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[6\] a permanently disabled " "Pin GPIOH1\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[6] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[6\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[7\] a permanently disabled " "Pin GPIOH1\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[7] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[7\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[8\] a permanently disabled " "Pin GPIOH1\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[8] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[8\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[9\] a permanently disabled " "Pin GPIOH1\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[9] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[9\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[10\] a permanently disabled " "Pin GPIOH1\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[10] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[10\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[11\] a permanently disabled " "Pin GPIOH1\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[11] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[11\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[12\] a permanently disabled " "Pin GPIOH1\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[12] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[12\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[13\] a permanently disabled " "Pin GPIOH1\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[13] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[13\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[14\] a permanently disabled " "Pin GPIOH1\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[14] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[14\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[15\] a permanently disabled " "Pin GPIOH1\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[15] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[15\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[16\] a permanently disabled " "Pin GPIOH1\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[16] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[16\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[17\] a permanently disabled " "Pin GPIOH1\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[17] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[17\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[18\] a permanently disabled " "Pin GPIOH1\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[18] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[18\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[19\] a permanently disabled " "Pin GPIOH1\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[19] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[19\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[20\] a permanently disabled " "Pin GPIOH1\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[20] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[20\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[21\] a permanently disabled " "Pin GPIOH1\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[21] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[21\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[22\] a permanently disabled " "Pin GPIOH1\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[22] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[22\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[23\] a permanently disabled " "Pin GPIOH1\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[23] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[23\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[24\] a permanently disabled " "Pin GPIOH1\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[24] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[24\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[25\] a permanently disabled " "Pin GPIOH1\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[25] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[25\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[26\] a permanently disabled " "Pin GPIOH1\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[26] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[26\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[27\] a permanently disabled " "Pin GPIOH1\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[27] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[27\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[28\] a permanently disabled " "Pin GPIOH1\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[28] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[28\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[29\] a permanently disabled " "Pin GPIOH1\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[29] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[29\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[30\] a permanently disabled " "Pin GPIOH1\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[30] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[30\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[31\] a permanently disabled " "Pin GPIOH1\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[31] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[31\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[32\] a permanently disabled " "Pin GPIOH1\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[32] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[32\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[33\] a permanently disabled " "Pin GPIOH1\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[33] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[33\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[0\] a permanently enabled " "Pin GPIOH0\[0\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[0\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[1\] a permanently disabled " "Pin GPIOH0\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[1\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[3\] a permanently enabled " "Pin GPIOH0\[3\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[3] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[3\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[5\] a permanently enabled " "Pin GPIOH0\[5\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[5] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[5\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[7\] a permanently disabled " "Pin GPIOH0\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[7] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[7\]" } } } } { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519515746407 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1519515746407 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/Arm_Controller.fit.smsg " "Generated suppressed messages file H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/Arm_Controller.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1519515746532 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1745 " "Peak virtual memory: 1745 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1519515746945 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 24 15:42:26 2018 " "Processing ended: Sat Feb 24 15:42:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1519515746945 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1519515746945 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1519515746945 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1519515746945 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1519515748193 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1519515748200 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 24 15:42:27 2018 " "Processing started: Sat Feb 24 15:42:27 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1519515748200 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1519515748200 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Arm_Controller -c Arm_Controller " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Arm_Controller -c Arm_Controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1519515748200 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1519515748601 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1519515749395 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1519515749436 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "598 " "Peak virtual memory: 598 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1519515749612 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 24 15:42:29 2018 " "Processing ended: Sat Feb 24 15:42:29 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1519515749612 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1519515749612 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1519515749612 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1519515749612 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1519515750262 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1519515751003 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1519515751009 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 24 15:42:30 2018 " "Processing started: Sat Feb 24 15:42:30 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1519515751009 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519515751009 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Arm_Controller -c Arm_Controller " "Command: quartus_sta Arm_Controller -c Arm_Controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519515751010 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1519515751200 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1519515751720 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519515751720 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519515751802 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519515751802 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "TimeQuest Timing Analyzer is analyzing 9 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1519515752049 ""}
{ "Info" "ISTA_SDC_FOUND" "Arm_Controller.SDC " "Reading SDC File: 'Arm_Controller.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519515752062 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1519515752064 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_GEN:ENCODER_SSI_CLK\|clk_out_reg " "Node: CLOCK_GEN:ENCODER_SSI_CLK\|clk_out_reg was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AEAT_6600_T16_Encoder:TEST_ENCODER\|curr_state\[1\] CLOCK_GEN:ENCODER_SSI_CLK\|clk_out_reg " "Register AEAT_6600_T16_Encoder:TEST_ENCODER\|curr_state\[1\] is being clocked by CLOCK_GEN:ENCODER_SSI_CLK\|clk_out_reg" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1519515752066 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1519515752066 "|Arm_Controller|CLOCK_GEN:ENCODER_SSI_CLK|clk_out_reg"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "uart:UART_A\|uart_transmitter:uatransmit\|clock_counter\[0\] " "Node: uart:UART_A\|uart_transmitter:uatransmit\|clock_counter\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register uart:UART_A\|uart_transmitter:uatransmit\|bit_out uart:UART_A\|uart_transmitter:uatransmit\|clock_counter\[0\] " "Register uart:UART_A\|uart_transmitter:uatransmit\|bit_out is being clocked by uart:UART_A\|uart_transmitter:uatransmit\|clock_counter\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1519515752066 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1519515752066 "|Arm_Controller|uart:UART_A|uart_transmitter:uatransmit|clock_counter[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AEAT_6600_T16_Encoder:TEST_ENCODER\|curr_state\[0\] " "Node: AEAT_6600_T16_Encoder:TEST_ENCODER\|curr_state\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch AEAT_6600_T16_Encoder:TEST_ENCODER\|data_out_reg\[5\] AEAT_6600_T16_Encoder:TEST_ENCODER\|curr_state\[0\] " "Latch AEAT_6600_T16_Encoder:TEST_ENCODER\|data_out_reg\[5\] is being clocked by AEAT_6600_T16_Encoder:TEST_ENCODER\|curr_state\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1519515752066 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1519515752066 "|Arm_Controller|AEAT_6600_T16_Encoder:TEST_ENCODER|curr_state[0]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519515752068 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1519515752068 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1519515752077 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.758 " "Worst-case setup slack is 15.758" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519515752092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519515752092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.758               0.000 CLOCK_50  " "   15.758               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519515752092 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519515752092 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.358 " "Worst-case hold slack is 0.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519515752095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519515752095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 CLOCK_50  " "    0.358               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519515752095 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519515752095 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519515752097 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519515752099 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.596 " "Worst-case minimum pulse width slack is 9.596" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519515752101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519515752101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.596               0.000 CLOCK_50  " "    9.596               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519515752101 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519515752101 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1519515752135 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519515752162 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519515752626 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_GEN:ENCODER_SSI_CLK\|clk_out_reg " "Node: CLOCK_GEN:ENCODER_SSI_CLK\|clk_out_reg was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AEAT_6600_T16_Encoder:TEST_ENCODER\|curr_state\[1\] CLOCK_GEN:ENCODER_SSI_CLK\|clk_out_reg " "Register AEAT_6600_T16_Encoder:TEST_ENCODER\|curr_state\[1\] is being clocked by CLOCK_GEN:ENCODER_SSI_CLK\|clk_out_reg" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1519515752658 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1519515752658 "|Arm_Controller|CLOCK_GEN:ENCODER_SSI_CLK|clk_out_reg"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "uart:UART_A\|uart_transmitter:uatransmit\|clock_counter\[0\] " "Node: uart:UART_A\|uart_transmitter:uatransmit\|clock_counter\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register uart:UART_A\|uart_transmitter:uatransmit\|bit_out uart:UART_A\|uart_transmitter:uatransmit\|clock_counter\[0\] " "Register uart:UART_A\|uart_transmitter:uatransmit\|bit_out is being clocked by uart:UART_A\|uart_transmitter:uatransmit\|clock_counter\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1519515752658 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1519515752658 "|Arm_Controller|uart:UART_A|uart_transmitter:uatransmit|clock_counter[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AEAT_6600_T16_Encoder:TEST_ENCODER\|curr_state\[0\] " "Node: AEAT_6600_T16_Encoder:TEST_ENCODER\|curr_state\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch AEAT_6600_T16_Encoder:TEST_ENCODER\|data_out_reg\[5\] AEAT_6600_T16_Encoder:TEST_ENCODER\|curr_state\[0\] " "Latch AEAT_6600_T16_Encoder:TEST_ENCODER\|data_out_reg\[5\] is being clocked by AEAT_6600_T16_Encoder:TEST_ENCODER\|curr_state\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1519515752658 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1519515752658 "|Arm_Controller|AEAT_6600_T16_Encoder:TEST_ENCODER|curr_state[0]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519515752659 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.178 " "Worst-case setup slack is 16.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519515752668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519515752668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.178               0.000 CLOCK_50  " "   16.178               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519515752668 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519515752668 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.312 " "Worst-case hold slack is 0.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519515752671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519515752671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 CLOCK_50  " "    0.312               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519515752671 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519515752671 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519515752674 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519515752676 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.596 " "Worst-case minimum pulse width slack is 9.596" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519515752678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519515752678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.596               0.000 CLOCK_50  " "    9.596               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519515752678 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519515752678 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1519515752714 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_GEN:ENCODER_SSI_CLK\|clk_out_reg " "Node: CLOCK_GEN:ENCODER_SSI_CLK\|clk_out_reg was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AEAT_6600_T16_Encoder:TEST_ENCODER\|curr_state\[1\] CLOCK_GEN:ENCODER_SSI_CLK\|clk_out_reg " "Register AEAT_6600_T16_Encoder:TEST_ENCODER\|curr_state\[1\] is being clocked by CLOCK_GEN:ENCODER_SSI_CLK\|clk_out_reg" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1519515752792 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1519515752792 "|Arm_Controller|CLOCK_GEN:ENCODER_SSI_CLK|clk_out_reg"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "uart:UART_A\|uart_transmitter:uatransmit\|clock_counter\[0\] " "Node: uart:UART_A\|uart_transmitter:uatransmit\|clock_counter\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register uart:UART_A\|uart_transmitter:uatransmit\|bit_out uart:UART_A\|uart_transmitter:uatransmit\|clock_counter\[0\] " "Register uart:UART_A\|uart_transmitter:uatransmit\|bit_out is being clocked by uart:UART_A\|uart_transmitter:uatransmit\|clock_counter\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1519515752792 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1519515752792 "|Arm_Controller|uart:UART_A|uart_transmitter:uatransmit|clock_counter[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AEAT_6600_T16_Encoder:TEST_ENCODER\|curr_state\[0\] " "Node: AEAT_6600_T16_Encoder:TEST_ENCODER\|curr_state\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch AEAT_6600_T16_Encoder:TEST_ENCODER\|data_out_reg\[5\] AEAT_6600_T16_Encoder:TEST_ENCODER\|curr_state\[0\] " "Latch AEAT_6600_T16_Encoder:TEST_ENCODER\|data_out_reg\[5\] is being clocked by AEAT_6600_T16_Encoder:TEST_ENCODER\|curr_state\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1519515752792 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1519515752792 "|Arm_Controller|AEAT_6600_T16_Encoder:TEST_ENCODER|curr_state[0]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519515752793 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 17.541 " "Worst-case setup slack is 17.541" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519515752797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519515752797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.541               0.000 CLOCK_50  " "   17.541               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519515752797 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519515752797 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519515752801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519515752801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 CLOCK_50  " "    0.186               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519515752801 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519515752801 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519515752804 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519515752807 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.273 " "Worst-case minimum pulse width slack is 9.273" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519515752810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519515752810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.273               0.000 CLOCK_50  " "    9.273               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519515752810 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519515752810 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519515753409 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519515753409 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 11 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "757 " "Peak virtual memory: 757 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1519515753484 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 24 15:42:33 2018 " "Processing ended: Sat Feb 24 15:42:33 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1519515753484 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1519515753484 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1519515753484 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519515753484 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 209 s " "Quartus Prime Full Compilation was successful. 0 errors, 209 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519515754242 ""}
