INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kbastola1/Desktop/Lab5/Lab5.srcs/sources_1/imports/new/Counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kbastola1/Desktop/Lab5/Lab5.srcs/sources_1/imports/new/FrequencyDivider.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FrequencyDivider'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kbastola1/Desktop/Lab5/Lab5.srcs/sources_1/new/Lab5.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Lab5'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kbastola1/Desktop/Lab5/Lab5.srcs/sim_1/new/Lab5_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Lab5_bench'
