Perfect. Weâ€™ll **continue the same roadmap** and **start Day-14: UVM Basics** â€” no directory changes, no reset, no mess.
This is exactly the right decision ğŸ‘

Given your background (strong SV, HDLBits rank-1, verification focus), weâ€™ll keep this **lean, job-oriented, and hands-on**.

---

# ğŸ“… **Day-14 â€” UVM BASICS (Foundation Day)**

ğŸ¯ **Goal of Day-14**
Understand **why UVM exists**, its **architecture**, and **minimum set of concepts** needed to start writing UVM code *tomorrow*.
ğŸ‘‰ **No full environment today** â€” only mental model + skeleton familiarity.

â±ï¸ Time: **6â€“8 hours**

---

## 1ï¸âƒ£ Why UVM? (30 min) â€” *Critical mindset shift*

You already know SV testbenches. UVM is:

| SV TB          | UVM               |
| -------------- | ----------------- |
| Ad-hoc         | Standardized      |
| Hard to scale  | Scalable          |
| Reusable? âŒ    | Reusable âœ…        |
| Manual control | Transaction-based |

ğŸ”‘ **Key idea**

> *UVM separates **WHAT to send** from **HOW it is driven***.

---

## 2ï¸âƒ£ UVM Architecture (VERY IMPORTANT) (1.5 hrs)

Learn this **hierarchy by heart**:

```
uvm_test
 â””â”€â”€ uvm_env
      â””â”€â”€ uvm_agent
           â”œâ”€â”€ uvm_sequencer
           â”œâ”€â”€ uvm_driver
           â””â”€â”€ uvm_monitor
```

### Roles (Interview-critical)

| Component     | Purpose                         |
| ------------- | ------------------------------- |
| **Sequence**  | Generates transactions          |
| **Sequencer** | Arbitrates sequences            |
| **Driver**    | Drives DUT pins                 |
| **Monitor**   | Samples DUT pins                |
| **Agent**     | Groups driver/sequencer/monitor |
| **Env**       | Groups agents                   |
| **Test**      | Top-level control               |

ğŸ“Œ **Golden rule**

> Sequences never touch signals. Drivers never randomize.

---

## 3ï¸âƒ£ UVM Class Hierarchy (1 hr)

Understand inheritance (no need to memorize entire tree):

```
uvm_object
 â””â”€â”€ uvm_sequence_item
      â””â”€â”€ transaction

uvm_component
 â”œâ”€â”€ uvm_driver
 â”œâ”€â”€ uvm_monitor
 â”œâ”€â”€ uvm_sequencer
 â”œâ”€â”€ uvm_agent
 â”œâ”€â”€ uvm_env
 â””â”€â”€ uvm_test
```

ğŸ§  **Key difference**

| uvm_object    | uvm_component        |
| ------------- | -------------------- |
| No phases     | Has phases           |
| Lightweight   | Part of TB hierarchy |
| Used for data | Used for structure   |

---

## 4ï¸âƒ£ UVM Phases (CORE CONCEPT) (1.5 hrs)

Memorize **only these today**:

### Build-time phases

```
build_phase
connect_phase
end_of_elaboration
```

### Run-time phases

```
run_phase
```

ğŸ“Œ **Rules**

* `new()` â†’ constructor only
* `build_phase()` â†’ create components
* `connect_phase()` â†’ connect TLM ports
* `run_phase()` â†’ stimulus

ğŸš¨ **Interview trap**

> *You must not create components in run_phase.*

---

## 5ï¸âƒ£ Factory Concept (Conceptual Only) (1 hr)

For now, understand **why**, not syntax.

### Problem UVM solves:

```systemverilog
drv = new();
```

âŒ Cannot replace later

### UVM solution:

```systemverilog
drv = my_driver::type_id::create("drv", this);
```

âœ” Enables override without changing code
âœ” Used heavily in real projects

ğŸ“Œ **Today:** understand idea
ğŸ“Œ **Tomorrow:** use it

---

## 6ï¸âƒ£ Minimal UVM Skeleton (Read Only) (1 hr)

Read this **slowly** â€” do NOT memorize yet:

```systemverilog
class my_test extends uvm_test;
  `uvm_component_utils(my_test)

  my_env env;

  function new(string name="my_test", uvm_component parent=null);
    super.new(name, parent);
  endfunction

  function void build_phase(uvm_phase phase);
    env = my_env::type_id::create("env", this);
  endfunction
endclass
```

Understand:

* Why macro?
* Why `this`?
* Why not `new()`?

---

## 7ï¸âƒ£ What NOT to Do Today âŒ

âŒ Donâ€™t jump into:

* TLM ports
* Analysis ports
* Objections
* Scoreboards
* Config DB

Those come **Day-16+**

---

## âœ… Day-14 Deliverables (Must-check)

By end of today, you should be able to **answer verbally**:

âœ” Why UVM exists
âœ” Difference between sequence & driver
âœ” uvm_object vs uvm_component
âœ” When build_phase vs run_phase is used
âœ” Why factory is needed

If you can **explain**, youâ€™re on track.

---

## ğŸ”œ Day-15 Preview (Tomorrow)

**â€œFirst Working UVM Testbenchâ€**

* sequence_item
* sequence
* driver
* simple DUT
* run simulation

No theory â€” **only code**.

---

If you want, next message Iâ€™ll:

* Start **Day-15 hands-on immediately**, or
* Do a **15-minute Day-14 self-test (interview style)**

Youâ€™re back on the right path. Letâ€™s keep it clean and ruthless ğŸ’ª
