Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Fri May  2 11:15:02 2025
| Host              : gpu14 running 64-bit Ubuntu 20.04.6 LTS
| Command           : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /nas/ei/home/ge26dob/Desktop/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA/timing_report.txt
| Design            : cb_filter
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 85 register/latch pins with no clock driven by root clock pin: clk_i (HIGH)

gen_buckets[0].i_bucket/i_counter/counter_q_reg[0]/C
gen_buckets[0].i_bucket/i_counter/counter_q_reg[1]/C
gen_buckets[0].i_bucket/i_counter/counter_q_reg[2]/C
gen_buckets[0].i_bucket/i_counter/counter_q_reg[3]/C
gen_buckets[0].i_bucket/i_counter/counter_q_reg[4]/C
gen_buckets[10].i_bucket/i_counter/counter_q_reg[0]/C
gen_buckets[10].i_bucket/i_counter/counter_q_reg[1]/C
gen_buckets[10].i_bucket/i_counter/counter_q_reg[2]/C
gen_buckets[10].i_bucket/i_counter/counter_q_reg[3]/C
gen_buckets[10].i_bucket/i_counter/counter_q_reg[4]/C
gen_buckets[11].i_bucket/i_counter/counter_q_reg[0]/C
gen_buckets[11].i_bucket/i_counter/counter_q_reg[1]/C
gen_buckets[11].i_bucket/i_counter/counter_q_reg[2]/C
gen_buckets[11].i_bucket/i_counter/counter_q_reg[3]/C
gen_buckets[11].i_bucket/i_counter/counter_q_reg[4]/C
gen_buckets[12].i_bucket/i_counter/counter_q_reg[0]/C
gen_buckets[12].i_bucket/i_counter/counter_q_reg[1]/C
gen_buckets[12].i_bucket/i_counter/counter_q_reg[2]/C
gen_buckets[12].i_bucket/i_counter/counter_q_reg[3]/C
gen_buckets[12].i_bucket/i_counter/counter_q_reg[4]/C
gen_buckets[13].i_bucket/i_counter/counter_q_reg[0]/C
gen_buckets[13].i_bucket/i_counter/counter_q_reg[1]/C
gen_buckets[13].i_bucket/i_counter/counter_q_reg[2]/C
gen_buckets[13].i_bucket/i_counter/counter_q_reg[3]/C
gen_buckets[13].i_bucket/i_counter/counter_q_reg[4]/C
gen_buckets[14].i_bucket/i_counter/counter_q_reg[0]/C
gen_buckets[14].i_bucket/i_counter/counter_q_reg[1]/C
gen_buckets[14].i_bucket/i_counter/counter_q_reg[2]/C
gen_buckets[14].i_bucket/i_counter/counter_q_reg[3]/C
gen_buckets[14].i_bucket/i_counter/counter_q_reg[4]/C
gen_buckets[15].i_bucket/i_counter/counter_q_reg[0]/C
gen_buckets[15].i_bucket/i_counter/counter_q_reg[1]/C
gen_buckets[15].i_bucket/i_counter/counter_q_reg[2]/C
gen_buckets[15].i_bucket/i_counter/counter_q_reg[3]/C
gen_buckets[15].i_bucket/i_counter/counter_q_reg[4]/C
gen_buckets[1].i_bucket/i_counter/counter_q_reg[0]/C
gen_buckets[1].i_bucket/i_counter/counter_q_reg[1]/C
gen_buckets[1].i_bucket/i_counter/counter_q_reg[2]/C
gen_buckets[1].i_bucket/i_counter/counter_q_reg[3]/C
gen_buckets[1].i_bucket/i_counter/counter_q_reg[4]/C
gen_buckets[2].i_bucket/i_counter/counter_q_reg[0]/C
gen_buckets[2].i_bucket/i_counter/counter_q_reg[1]/C
gen_buckets[2].i_bucket/i_counter/counter_q_reg[2]/C
gen_buckets[2].i_bucket/i_counter/counter_q_reg[3]/C
gen_buckets[2].i_bucket/i_counter/counter_q_reg[4]/C
gen_buckets[3].i_bucket/i_counter/counter_q_reg[0]/C
gen_buckets[3].i_bucket/i_counter/counter_q_reg[1]/C
gen_buckets[3].i_bucket/i_counter/counter_q_reg[2]/C
gen_buckets[3].i_bucket/i_counter/counter_q_reg[3]/C
gen_buckets[3].i_bucket/i_counter/counter_q_reg[4]/C
gen_buckets[4].i_bucket/i_counter/counter_q_reg[0]/C
gen_buckets[4].i_bucket/i_counter/counter_q_reg[1]/C
gen_buckets[4].i_bucket/i_counter/counter_q_reg[2]/C
gen_buckets[4].i_bucket/i_counter/counter_q_reg[3]/C
gen_buckets[4].i_bucket/i_counter/counter_q_reg[4]/C
gen_buckets[5].i_bucket/i_counter/counter_q_reg[0]/C
gen_buckets[5].i_bucket/i_counter/counter_q_reg[1]/C
gen_buckets[5].i_bucket/i_counter/counter_q_reg[2]/C
gen_buckets[5].i_bucket/i_counter/counter_q_reg[3]/C
gen_buckets[5].i_bucket/i_counter/counter_q_reg[4]/C
gen_buckets[6].i_bucket/i_counter/counter_q_reg[0]/C
gen_buckets[6].i_bucket/i_counter/counter_q_reg[1]/C
gen_buckets[6].i_bucket/i_counter/counter_q_reg[2]/C
gen_buckets[6].i_bucket/i_counter/counter_q_reg[3]/C
gen_buckets[6].i_bucket/i_counter/counter_q_reg[4]/C
gen_buckets[7].i_bucket/i_counter/counter_q_reg[0]/C
gen_buckets[7].i_bucket/i_counter/counter_q_reg[1]/C
gen_buckets[7].i_bucket/i_counter/counter_q_reg[2]/C
gen_buckets[7].i_bucket/i_counter/counter_q_reg[3]/C
gen_buckets[7].i_bucket/i_counter/counter_q_reg[4]/C
gen_buckets[8].i_bucket/i_counter/counter_q_reg[0]/C
gen_buckets[8].i_bucket/i_counter/counter_q_reg[1]/C
gen_buckets[8].i_bucket/i_counter/counter_q_reg[2]/C
gen_buckets[8].i_bucket/i_counter/counter_q_reg[3]/C
gen_buckets[8].i_bucket/i_counter/counter_q_reg[4]/C
gen_buckets[9].i_bucket/i_counter/counter_q_reg[0]/C
gen_buckets[9].i_bucket/i_counter/counter_q_reg[1]/C
gen_buckets[9].i_bucket/i_counter/counter_q_reg[2]/C
gen_buckets[9].i_bucket/i_counter/counter_q_reg[3]/C
gen_buckets[9].i_bucket/i_counter/counter_q_reg[4]/C
i_tot_count/i_counter/counter_q_reg[0]/C
i_tot_count/i_counter/counter_q_reg[1]/C
i_tot_count/i_counter/counter_q_reg[2]/C
i_tot_count/i_counter/counter_q_reg[3]/C
i_tot_count/i_counter/counter_q_reg[4]/C


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 255 pins that are not constrained for maximum delay. (HIGH)

gen_buckets[0].i_bucket/i_counter/counter_q_reg[0]/CE
gen_buckets[0].i_bucket/i_counter/counter_q_reg[0]/CLR
gen_buckets[0].i_bucket/i_counter/counter_q_reg[0]/D
gen_buckets[0].i_bucket/i_counter/counter_q_reg[1]/CE
gen_buckets[0].i_bucket/i_counter/counter_q_reg[1]/CLR
gen_buckets[0].i_bucket/i_counter/counter_q_reg[1]/D
gen_buckets[0].i_bucket/i_counter/counter_q_reg[2]/CE
gen_buckets[0].i_bucket/i_counter/counter_q_reg[2]/CLR
gen_buckets[0].i_bucket/i_counter/counter_q_reg[2]/D
gen_buckets[0].i_bucket/i_counter/counter_q_reg[3]/CE
gen_buckets[0].i_bucket/i_counter/counter_q_reg[3]/CLR
gen_buckets[0].i_bucket/i_counter/counter_q_reg[3]/D
gen_buckets[0].i_bucket/i_counter/counter_q_reg[4]/CE
gen_buckets[0].i_bucket/i_counter/counter_q_reg[4]/CLR
gen_buckets[0].i_bucket/i_counter/counter_q_reg[4]/D
gen_buckets[10].i_bucket/i_counter/counter_q_reg[0]/CE
gen_buckets[10].i_bucket/i_counter/counter_q_reg[0]/CLR
gen_buckets[10].i_bucket/i_counter/counter_q_reg[0]/D
gen_buckets[10].i_bucket/i_counter/counter_q_reg[1]/CE
gen_buckets[10].i_bucket/i_counter/counter_q_reg[1]/CLR
gen_buckets[10].i_bucket/i_counter/counter_q_reg[1]/D
gen_buckets[10].i_bucket/i_counter/counter_q_reg[2]/CE
gen_buckets[10].i_bucket/i_counter/counter_q_reg[2]/CLR
gen_buckets[10].i_bucket/i_counter/counter_q_reg[2]/D
gen_buckets[10].i_bucket/i_counter/counter_q_reg[3]/CE
gen_buckets[10].i_bucket/i_counter/counter_q_reg[3]/CLR
gen_buckets[10].i_bucket/i_counter/counter_q_reg[3]/D
gen_buckets[10].i_bucket/i_counter/counter_q_reg[4]/CE
gen_buckets[10].i_bucket/i_counter/counter_q_reg[4]/CLR
gen_buckets[10].i_bucket/i_counter/counter_q_reg[4]/D
gen_buckets[11].i_bucket/i_counter/counter_q_reg[0]/CE
gen_buckets[11].i_bucket/i_counter/counter_q_reg[0]/CLR
gen_buckets[11].i_bucket/i_counter/counter_q_reg[0]/D
gen_buckets[11].i_bucket/i_counter/counter_q_reg[1]/CE
gen_buckets[11].i_bucket/i_counter/counter_q_reg[1]/CLR
gen_buckets[11].i_bucket/i_counter/counter_q_reg[1]/D
gen_buckets[11].i_bucket/i_counter/counter_q_reg[2]/CE
gen_buckets[11].i_bucket/i_counter/counter_q_reg[2]/CLR
gen_buckets[11].i_bucket/i_counter/counter_q_reg[2]/D
gen_buckets[11].i_bucket/i_counter/counter_q_reg[3]/CE
gen_buckets[11].i_bucket/i_counter/counter_q_reg[3]/CLR
gen_buckets[11].i_bucket/i_counter/counter_q_reg[3]/D
gen_buckets[11].i_bucket/i_counter/counter_q_reg[4]/CE
gen_buckets[11].i_bucket/i_counter/counter_q_reg[4]/CLR
gen_buckets[11].i_bucket/i_counter/counter_q_reg[4]/D
gen_buckets[12].i_bucket/i_counter/counter_q_reg[0]/CE
gen_buckets[12].i_bucket/i_counter/counter_q_reg[0]/CLR
gen_buckets[12].i_bucket/i_counter/counter_q_reg[0]/D
gen_buckets[12].i_bucket/i_counter/counter_q_reg[1]/CE
gen_buckets[12].i_bucket/i_counter/counter_q_reg[1]/CLR
gen_buckets[12].i_bucket/i_counter/counter_q_reg[1]/D
gen_buckets[12].i_bucket/i_counter/counter_q_reg[2]/CE
gen_buckets[12].i_bucket/i_counter/counter_q_reg[2]/CLR
gen_buckets[12].i_bucket/i_counter/counter_q_reg[2]/D
gen_buckets[12].i_bucket/i_counter/counter_q_reg[3]/CE
gen_buckets[12].i_bucket/i_counter/counter_q_reg[3]/CLR
gen_buckets[12].i_bucket/i_counter/counter_q_reg[3]/D
gen_buckets[12].i_bucket/i_counter/counter_q_reg[4]/CE
gen_buckets[12].i_bucket/i_counter/counter_q_reg[4]/CLR
gen_buckets[12].i_bucket/i_counter/counter_q_reg[4]/D
gen_buckets[13].i_bucket/i_counter/counter_q_reg[0]/CE
gen_buckets[13].i_bucket/i_counter/counter_q_reg[0]/CLR
gen_buckets[13].i_bucket/i_counter/counter_q_reg[0]/D
gen_buckets[13].i_bucket/i_counter/counter_q_reg[1]/CE
gen_buckets[13].i_bucket/i_counter/counter_q_reg[1]/CLR
gen_buckets[13].i_bucket/i_counter/counter_q_reg[1]/D
gen_buckets[13].i_bucket/i_counter/counter_q_reg[2]/CE
gen_buckets[13].i_bucket/i_counter/counter_q_reg[2]/CLR
gen_buckets[13].i_bucket/i_counter/counter_q_reg[2]/D
gen_buckets[13].i_bucket/i_counter/counter_q_reg[3]/CE
gen_buckets[13].i_bucket/i_counter/counter_q_reg[3]/CLR
gen_buckets[13].i_bucket/i_counter/counter_q_reg[3]/D
gen_buckets[13].i_bucket/i_counter/counter_q_reg[4]/CE
gen_buckets[13].i_bucket/i_counter/counter_q_reg[4]/CLR
gen_buckets[13].i_bucket/i_counter/counter_q_reg[4]/D
gen_buckets[14].i_bucket/i_counter/counter_q_reg[0]/CE
gen_buckets[14].i_bucket/i_counter/counter_q_reg[0]/CLR
gen_buckets[14].i_bucket/i_counter/counter_q_reg[0]/D
gen_buckets[14].i_bucket/i_counter/counter_q_reg[1]/CE
gen_buckets[14].i_bucket/i_counter/counter_q_reg[1]/CLR
gen_buckets[14].i_bucket/i_counter/counter_q_reg[1]/D
gen_buckets[14].i_bucket/i_counter/counter_q_reg[2]/CE
gen_buckets[14].i_bucket/i_counter/counter_q_reg[2]/CLR
gen_buckets[14].i_bucket/i_counter/counter_q_reg[2]/D
gen_buckets[14].i_bucket/i_counter/counter_q_reg[3]/CE
gen_buckets[14].i_bucket/i_counter/counter_q_reg[3]/CLR
gen_buckets[14].i_bucket/i_counter/counter_q_reg[3]/D
gen_buckets[14].i_bucket/i_counter/counter_q_reg[4]/CE
gen_buckets[14].i_bucket/i_counter/counter_q_reg[4]/CLR
gen_buckets[14].i_bucket/i_counter/counter_q_reg[4]/D
gen_buckets[15].i_bucket/i_counter/counter_q_reg[0]/CE
gen_buckets[15].i_bucket/i_counter/counter_q_reg[0]/CLR
gen_buckets[15].i_bucket/i_counter/counter_q_reg[0]/D
gen_buckets[15].i_bucket/i_counter/counter_q_reg[1]/CE
gen_buckets[15].i_bucket/i_counter/counter_q_reg[1]/CLR
gen_buckets[15].i_bucket/i_counter/counter_q_reg[1]/D
gen_buckets[15].i_bucket/i_counter/counter_q_reg[2]/CE
gen_buckets[15].i_bucket/i_counter/counter_q_reg[2]/CLR
gen_buckets[15].i_bucket/i_counter/counter_q_reg[2]/D
gen_buckets[15].i_bucket/i_counter/counter_q_reg[3]/CE
gen_buckets[15].i_bucket/i_counter/counter_q_reg[3]/CLR
gen_buckets[15].i_bucket/i_counter/counter_q_reg[3]/D
gen_buckets[15].i_bucket/i_counter/counter_q_reg[4]/CE
gen_buckets[15].i_bucket/i_counter/counter_q_reg[4]/CLR
gen_buckets[15].i_bucket/i_counter/counter_q_reg[4]/D
gen_buckets[1].i_bucket/i_counter/counter_q_reg[0]/CE
gen_buckets[1].i_bucket/i_counter/counter_q_reg[0]/CLR
gen_buckets[1].i_bucket/i_counter/counter_q_reg[0]/D
gen_buckets[1].i_bucket/i_counter/counter_q_reg[1]/CE
gen_buckets[1].i_bucket/i_counter/counter_q_reg[1]/CLR
gen_buckets[1].i_bucket/i_counter/counter_q_reg[1]/D
gen_buckets[1].i_bucket/i_counter/counter_q_reg[2]/CE
gen_buckets[1].i_bucket/i_counter/counter_q_reg[2]/CLR
gen_buckets[1].i_bucket/i_counter/counter_q_reg[2]/D
gen_buckets[1].i_bucket/i_counter/counter_q_reg[3]/CE
gen_buckets[1].i_bucket/i_counter/counter_q_reg[3]/CLR
gen_buckets[1].i_bucket/i_counter/counter_q_reg[3]/D
gen_buckets[1].i_bucket/i_counter/counter_q_reg[4]/CE
gen_buckets[1].i_bucket/i_counter/counter_q_reg[4]/CLR
gen_buckets[1].i_bucket/i_counter/counter_q_reg[4]/D
gen_buckets[2].i_bucket/i_counter/counter_q_reg[0]/CE
gen_buckets[2].i_bucket/i_counter/counter_q_reg[0]/CLR
gen_buckets[2].i_bucket/i_counter/counter_q_reg[0]/D
gen_buckets[2].i_bucket/i_counter/counter_q_reg[1]/CE
gen_buckets[2].i_bucket/i_counter/counter_q_reg[1]/CLR
gen_buckets[2].i_bucket/i_counter/counter_q_reg[1]/D
gen_buckets[2].i_bucket/i_counter/counter_q_reg[2]/CE
gen_buckets[2].i_bucket/i_counter/counter_q_reg[2]/CLR
gen_buckets[2].i_bucket/i_counter/counter_q_reg[2]/D
gen_buckets[2].i_bucket/i_counter/counter_q_reg[3]/CE
gen_buckets[2].i_bucket/i_counter/counter_q_reg[3]/CLR
gen_buckets[2].i_bucket/i_counter/counter_q_reg[3]/D
gen_buckets[2].i_bucket/i_counter/counter_q_reg[4]/CE
gen_buckets[2].i_bucket/i_counter/counter_q_reg[4]/CLR
gen_buckets[2].i_bucket/i_counter/counter_q_reg[4]/D
gen_buckets[3].i_bucket/i_counter/counter_q_reg[0]/CE
gen_buckets[3].i_bucket/i_counter/counter_q_reg[0]/CLR
gen_buckets[3].i_bucket/i_counter/counter_q_reg[0]/D
gen_buckets[3].i_bucket/i_counter/counter_q_reg[1]/CE
gen_buckets[3].i_bucket/i_counter/counter_q_reg[1]/CLR
gen_buckets[3].i_bucket/i_counter/counter_q_reg[1]/D
gen_buckets[3].i_bucket/i_counter/counter_q_reg[2]/CE
gen_buckets[3].i_bucket/i_counter/counter_q_reg[2]/CLR
gen_buckets[3].i_bucket/i_counter/counter_q_reg[2]/D
gen_buckets[3].i_bucket/i_counter/counter_q_reg[3]/CE
gen_buckets[3].i_bucket/i_counter/counter_q_reg[3]/CLR
gen_buckets[3].i_bucket/i_counter/counter_q_reg[3]/D
gen_buckets[3].i_bucket/i_counter/counter_q_reg[4]/CE
gen_buckets[3].i_bucket/i_counter/counter_q_reg[4]/CLR
gen_buckets[3].i_bucket/i_counter/counter_q_reg[4]/D
gen_buckets[4].i_bucket/i_counter/counter_q_reg[0]/CE
gen_buckets[4].i_bucket/i_counter/counter_q_reg[0]/CLR
gen_buckets[4].i_bucket/i_counter/counter_q_reg[0]/D
gen_buckets[4].i_bucket/i_counter/counter_q_reg[1]/CE
gen_buckets[4].i_bucket/i_counter/counter_q_reg[1]/CLR
gen_buckets[4].i_bucket/i_counter/counter_q_reg[1]/D
gen_buckets[4].i_bucket/i_counter/counter_q_reg[2]/CE
gen_buckets[4].i_bucket/i_counter/counter_q_reg[2]/CLR
gen_buckets[4].i_bucket/i_counter/counter_q_reg[2]/D
gen_buckets[4].i_bucket/i_counter/counter_q_reg[3]/CE
gen_buckets[4].i_bucket/i_counter/counter_q_reg[3]/CLR
gen_buckets[4].i_bucket/i_counter/counter_q_reg[3]/D
gen_buckets[4].i_bucket/i_counter/counter_q_reg[4]/CE
gen_buckets[4].i_bucket/i_counter/counter_q_reg[4]/CLR
gen_buckets[4].i_bucket/i_counter/counter_q_reg[4]/D
gen_buckets[5].i_bucket/i_counter/counter_q_reg[0]/CE
gen_buckets[5].i_bucket/i_counter/counter_q_reg[0]/CLR
gen_buckets[5].i_bucket/i_counter/counter_q_reg[0]/D
gen_buckets[5].i_bucket/i_counter/counter_q_reg[1]/CE
gen_buckets[5].i_bucket/i_counter/counter_q_reg[1]/CLR
gen_buckets[5].i_bucket/i_counter/counter_q_reg[1]/D
gen_buckets[5].i_bucket/i_counter/counter_q_reg[2]/CE
gen_buckets[5].i_bucket/i_counter/counter_q_reg[2]/CLR
gen_buckets[5].i_bucket/i_counter/counter_q_reg[2]/D
gen_buckets[5].i_bucket/i_counter/counter_q_reg[3]/CE
gen_buckets[5].i_bucket/i_counter/counter_q_reg[3]/CLR
gen_buckets[5].i_bucket/i_counter/counter_q_reg[3]/D
gen_buckets[5].i_bucket/i_counter/counter_q_reg[4]/CE
gen_buckets[5].i_bucket/i_counter/counter_q_reg[4]/CLR
gen_buckets[5].i_bucket/i_counter/counter_q_reg[4]/D
gen_buckets[6].i_bucket/i_counter/counter_q_reg[0]/CE
gen_buckets[6].i_bucket/i_counter/counter_q_reg[0]/CLR
gen_buckets[6].i_bucket/i_counter/counter_q_reg[0]/D
gen_buckets[6].i_bucket/i_counter/counter_q_reg[1]/CE
gen_buckets[6].i_bucket/i_counter/counter_q_reg[1]/CLR
gen_buckets[6].i_bucket/i_counter/counter_q_reg[1]/D
gen_buckets[6].i_bucket/i_counter/counter_q_reg[2]/CE
gen_buckets[6].i_bucket/i_counter/counter_q_reg[2]/CLR
gen_buckets[6].i_bucket/i_counter/counter_q_reg[2]/D
gen_buckets[6].i_bucket/i_counter/counter_q_reg[3]/CE
gen_buckets[6].i_bucket/i_counter/counter_q_reg[3]/CLR
gen_buckets[6].i_bucket/i_counter/counter_q_reg[3]/D
gen_buckets[6].i_bucket/i_counter/counter_q_reg[4]/CE
gen_buckets[6].i_bucket/i_counter/counter_q_reg[4]/CLR
gen_buckets[6].i_bucket/i_counter/counter_q_reg[4]/D
gen_buckets[7].i_bucket/i_counter/counter_q_reg[0]/CE
gen_buckets[7].i_bucket/i_counter/counter_q_reg[0]/CLR
gen_buckets[7].i_bucket/i_counter/counter_q_reg[0]/D
gen_buckets[7].i_bucket/i_counter/counter_q_reg[1]/CE
gen_buckets[7].i_bucket/i_counter/counter_q_reg[1]/CLR
gen_buckets[7].i_bucket/i_counter/counter_q_reg[1]/D
gen_buckets[7].i_bucket/i_counter/counter_q_reg[2]/CE
gen_buckets[7].i_bucket/i_counter/counter_q_reg[2]/CLR
gen_buckets[7].i_bucket/i_counter/counter_q_reg[2]/D
gen_buckets[7].i_bucket/i_counter/counter_q_reg[3]/CE
gen_buckets[7].i_bucket/i_counter/counter_q_reg[3]/CLR
gen_buckets[7].i_bucket/i_counter/counter_q_reg[3]/D
gen_buckets[7].i_bucket/i_counter/counter_q_reg[4]/CE
gen_buckets[7].i_bucket/i_counter/counter_q_reg[4]/CLR
gen_buckets[7].i_bucket/i_counter/counter_q_reg[4]/D
gen_buckets[8].i_bucket/i_counter/counter_q_reg[0]/CE
gen_buckets[8].i_bucket/i_counter/counter_q_reg[0]/CLR
gen_buckets[8].i_bucket/i_counter/counter_q_reg[0]/D
gen_buckets[8].i_bucket/i_counter/counter_q_reg[1]/CE
gen_buckets[8].i_bucket/i_counter/counter_q_reg[1]/CLR
gen_buckets[8].i_bucket/i_counter/counter_q_reg[1]/D
gen_buckets[8].i_bucket/i_counter/counter_q_reg[2]/CE
gen_buckets[8].i_bucket/i_counter/counter_q_reg[2]/CLR
gen_buckets[8].i_bucket/i_counter/counter_q_reg[2]/D
gen_buckets[8].i_bucket/i_counter/counter_q_reg[3]/CE
gen_buckets[8].i_bucket/i_counter/counter_q_reg[3]/CLR
gen_buckets[8].i_bucket/i_counter/counter_q_reg[3]/D
gen_buckets[8].i_bucket/i_counter/counter_q_reg[4]/CE
gen_buckets[8].i_bucket/i_counter/counter_q_reg[4]/CLR
gen_buckets[8].i_bucket/i_counter/counter_q_reg[4]/D
gen_buckets[9].i_bucket/i_counter/counter_q_reg[0]/CE
gen_buckets[9].i_bucket/i_counter/counter_q_reg[0]/CLR
gen_buckets[9].i_bucket/i_counter/counter_q_reg[0]/D
gen_buckets[9].i_bucket/i_counter/counter_q_reg[1]/CE
gen_buckets[9].i_bucket/i_counter/counter_q_reg[1]/CLR
gen_buckets[9].i_bucket/i_counter/counter_q_reg[1]/D
gen_buckets[9].i_bucket/i_counter/counter_q_reg[2]/CE
gen_buckets[9].i_bucket/i_counter/counter_q_reg[2]/CLR
gen_buckets[9].i_bucket/i_counter/counter_q_reg[2]/D
gen_buckets[9].i_bucket/i_counter/counter_q_reg[3]/CE
gen_buckets[9].i_bucket/i_counter/counter_q_reg[3]/CLR
gen_buckets[9].i_bucket/i_counter/counter_q_reg[3]/D
gen_buckets[9].i_bucket/i_counter/counter_q_reg[4]/CE
gen_buckets[9].i_bucket/i_counter/counter_q_reg[4]/CLR
gen_buckets[9].i_bucket/i_counter/counter_q_reg[4]/D
i_tot_count/i_counter/counter_q_reg[0]/CE
i_tot_count/i_counter/counter_q_reg[0]/CLR
i_tot_count/i_counter/counter_q_reg[0]/D
i_tot_count/i_counter/counter_q_reg[1]/CE
i_tot_count/i_counter/counter_q_reg[1]/CLR
i_tot_count/i_counter/counter_q_reg[1]/D
i_tot_count/i_counter/counter_q_reg[2]/CE
i_tot_count/i_counter/counter_q_reg[2]/CLR
i_tot_count/i_counter/counter_q_reg[2]/D
i_tot_count/i_counter/counter_q_reg[3]/CE
i_tot_count/i_counter/counter_q_reg[3]/CLR
i_tot_count/i_counter/counter_q_reg[3]/D
i_tot_count/i_counter/counter_q_reg[4]/CE
i_tot_count/i_counter/counter_q_reg[4]/CLR
i_tot_count/i_counter/counter_q_reg[4]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 54 input ports with no input delay specified. (HIGH)

decr_data_i[0]
decr_data_i[10]
decr_data_i[11]
decr_data_i[13]
decr_data_i[14]
decr_data_i[15]
decr_data_i[16]
decr_data_i[17]
decr_data_i[18]
decr_data_i[1]
decr_data_i[20]
decr_data_i[21]
decr_data_i[22]
decr_data_i[23]
decr_data_i[24]
decr_data_i[26]
decr_data_i[27]
decr_data_i[29]
decr_data_i[30]
decr_data_i[31]
decr_data_i[4]
decr_data_i[5]
decr_data_i[7]
decr_data_i[8]
decr_data_i[9]
decr_valid_i
filter_clear_i
incr_data_i[0]
incr_data_i[10]
incr_data_i[11]
incr_data_i[13]
incr_data_i[14]
incr_data_i[15]
incr_data_i[16]
incr_data_i[17]
incr_data_i[18]
incr_data_i[1]
incr_data_i[20]
incr_data_i[21]
incr_data_i[22]
incr_data_i[23]
incr_data_i[24]
incr_data_i[26]
incr_data_i[27]
incr_data_i[29]
incr_data_i[30]
incr_data_i[31]
incr_data_i[4]
incr_data_i[5]
incr_data_i[7]
incr_data_i[8]
incr_data_i[9]
incr_valid_i
rst_ni

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

filter_empty_o
filter_error_o
filter_full_o
filter_usage_o[0]
filter_usage_o[1]
filter_usage_o[2]
filter_usage_o[3]
look_valid_o

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  263          inf        0.000                      0                  263           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           263 Endpoints
Min Delay           263 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 look_data_i[31]
                            (input port)
  Destination:            look_valid_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.467ns  (logic 1.949ns (56.214%)  route 1.518ns (43.786%))
  Logic Levels:           7  (IBUFCTRL=1 INBUF=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  look_data_i[31] (IN)
                         net (fo=0)                   0.000     0.000    look_data_i_IBUF[31]_inst/I
                                                                      r  look_data_i_IBUF[31]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  look_data_i_IBUF[31]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    look_data_i_IBUF[31]_inst/OUT
                                                                      r  look_data_i_IBUF[31]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  look_data_i_IBUF[31]_inst/IBUFCTRL_INST/O
                         net (fo=4, unplaced)         0.478     1.060    look_data_i_IBUF[31]
                                                                      r  look_valid_o_OBUF_inst_i_47/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     1.210 r  look_valid_o_OBUF_inst_i_47/O
                         net (fo=4, unplaced)         0.117     1.327    look_valid_o_OBUF_inst_i_47_n_0
                                                                      r  look_valid_o_OBUF_inst_i_34/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     1.477 f  look_valid_o_OBUF_inst_i_34/O
                         net (fo=1, unplaced)         0.185     1.662    gen_buckets[15].i_bucket/i_counter/look_ind[0]
                                                                      f  gen_buckets[15].i_bucket/i_counter/look_valid_o_OBUF_inst_i_7/I4
                         LUT5 (Prop_LUT5_I4_O)        0.070     1.732 r  gen_buckets[15].i_bucket/i_counter/look_valid_o_OBUF_inst_i_7/O
                         net (fo=1, unplaced)         0.185     1.917    gen_buckets[12].i_bucket/i_counter/look_valid_o_3
                                                                      r  gen_buckets[12].i_bucket/i_counter/look_valid_o_OBUF_inst_i_1/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.955 r  gen_buckets[12].i_bucket/i_counter/look_valid_o_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.553     2.508    look_valid_o_OBUF
                                                                      r  look_valid_o_OBUF_inst/I
                         OBUF (Prop_OBUF_I_O)         0.959     3.467 r  look_valid_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.467    look_valid_o
                                                                      r  look_valid_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_buckets[13].i_bucket/i_counter/counter_q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            filter_empty_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.529ns  (logic 1.351ns (53.419%)  route 1.178ns (46.581%))
  Logic Levels:           6  (FDCE=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  gen_buckets[13].i_bucket/i_counter/counter_q_reg[1]/C
                         FDCE (Prop_FDCE_C_Q)         0.077     0.077 f  gen_buckets[13].i_bucket/i_counter/counter_q_reg[1]/Q
                         net (fo=6, unplaced)         0.114     0.191    gen_buckets[13].i_bucket/i_counter/counter_q_reg_n_0_[1]
                                                                      f  gen_buckets[13].i_bucket/i_counter/look_valid_o_OBUF_inst_i_12/I0
                         LUT4 (Prop_LUT4_I0_O)        0.139     0.330 f  gen_buckets[13].i_bucket/i_counter/look_valid_o_OBUF_inst_i_12/O
                         net (fo=2, unplaced)         0.141     0.471    gen_buckets[13].i_bucket/i_counter/bucket_occupied_13
                                                                      f  gen_buckets[13].i_bucket/i_counter/filter_empty_o_OBUF_inst_i_8/I0
                         LUT4 (Prop_LUT4_I0_O)        0.100     0.571 f  gen_buckets[13].i_bucket/i_counter/filter_empty_o_OBUF_inst_i_8/O
                         net (fo=1, unplaced)         0.185     0.756    gen_buckets[10].i_bucket/i_counter/filter_empty_o_OBUF_inst_i_1
                                                                      f  gen_buckets[10].i_bucket/i_counter/filter_empty_o_OBUF_inst_i_7/I4
                         LUT5 (Prop_LUT5_I4_O)        0.038     0.794 f  gen_buckets[10].i_bucket/i_counter/filter_empty_o_OBUF_inst_i_7/O
                         net (fo=1, unplaced)         0.185     0.979    gen_buckets[5].i_bucket/i_counter/filter_empty_o
                                                                      f  gen_buckets[5].i_bucket/i_counter/filter_empty_o_OBUF_inst_i_1/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.017 r  gen_buckets[5].i_bucket/i_counter/filter_empty_o_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.553     1.570    filter_empty_o_OBUF
                                                                      r  filter_empty_o_OBUF_inst/I
                         OBUF (Prop_OBUF_I_O)         0.959     2.529 r  filter_empty_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.529    filter_empty_o
                                                                      r  filter_empty_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_buckets[11].i_bucket/i_counter/counter_q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            filter_full_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.505ns  (logic 1.337ns (53.372%)  route 1.168ns (46.628%))
  Logic Levels:           6  (FDCE=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  gen_buckets[11].i_bucket/i_counter/counter_q_reg[4]/C
                         FDCE (Prop_FDCE_C_Q)         0.077     0.077 r  gen_buckets[11].i_bucket/i_counter/counter_q_reg[4]/Q
                         net (fo=3, unplaced)         0.104     0.181    gen_buckets[11].i_bucket/i_counter/Q[0]
                                                                      r  gen_buckets[11].i_bucket/i_counter/filter_full_o_OBUF_inst_i_15/I0
                         LUT5 (Prop_LUT5_I0_O)        0.125     0.306 r  gen_buckets[11].i_bucket/i_counter/filter_full_o_OBUF_inst_i_15/O
                         net (fo=1, unplaced)         0.185     0.491    gen_buckets[10].i_bucket/i_counter/bucket_full[0]
                                                                      r  gen_buckets[10].i_bucket/i_counter/filter_full_o_OBUF_inst_i_11/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     0.529 r  gen_buckets[10].i_bucket/i_counter/filter_full_o_OBUF_inst_i_11/O
                         net (fo=1, unplaced)         0.141     0.670    gen_buckets[10].i_bucket/i_counter/filter_full_o_OBUF_inst_i_11_n_0
                                                                      r  gen_buckets[10].i_bucket/i_counter/filter_full_o_OBUF_inst_i_6/I0
                         LUT4 (Prop_LUT4_I0_O)        0.100     0.770 r  gen_buckets[10].i_bucket/i_counter/filter_full_o_OBUF_inst_i_6/O
                         net (fo=1, unplaced)         0.185     0.955    gen_buckets[4].i_bucket/i_counter/filter_full_o_2
                                                                      r  gen_buckets[4].i_bucket/i_counter/filter_full_o_OBUF_inst_i_1/I4
                         LUT5 (Prop_LUT5_I4_O)        0.038     0.993 r  gen_buckets[4].i_bucket/i_counter/filter_full_o_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.553     1.546    filter_full_o_OBUF
                                                                      r  filter_full_o_OBUF_inst/I
                         OBUF (Prop_OBUF_I_O)         0.959     2.505 r  filter_full_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.505    filter_full_o
                                                                      r  filter_full_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 decr_data_i[9]
                            (input port)
  Destination:            gen_buckets[0].i_bucket/i_counter/counter_q_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.031ns  (logic 0.990ns (48.743%)  route 1.041ns (51.257%))
  Logic Levels:           6  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  decr_data_i[9] (IN)
                         net (fo=0)                   0.000     0.000    decr_data_i_IBUF[9]_inst/I
                                                                      r  decr_data_i_IBUF[9]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  decr_data_i_IBUF[9]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    decr_data_i_IBUF[9]_inst/OUT
                                                                      r  decr_data_i_IBUF[9]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  decr_data_i_IBUF[9]_inst/IBUFCTRL_INST/O
                         net (fo=8, unplaced)         0.494     1.076    gen_buckets[0].i_bucket/i_counter/decr_data_i_IBUF[3]
                                                                      r  gen_buckets[0].i_bucket/i_counter/counter_q[4]_i_12/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     1.226 f  gen_buckets[0].i_bucket/i_counter/counter_q[4]_i_12/O
                         net (fo=4, unplaced)         0.117     1.343    gen_buckets[0].i_bucket/i_counter/decr_data_i[9]
                                                                      f  gen_buckets[0].i_bucket/i_counter/counter_q[4]_i_4__6/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     1.493 r  gen_buckets[0].i_bucket/i_counter/counter_q[4]_i_4__6/O
                         net (fo=3, unplaced)         0.191     1.684    gen_buckets[0].i_bucket/i_counter/counter_q[4]_i_4__6_n_0
                                                                      r  gen_buckets[0].i_bucket/i_counter/counter_q[3]_i_2__6/I1
                         LUT2 (Prop_LUT2_I1_O)        0.038     1.722 r  gen_buckets[0].i_bucket/i_counter/counter_q[3]_i_2__6/O
                         net (fo=3, unplaced)         0.191     1.913    gen_buckets[0].i_bucket/i_counter/bucket_down[0]
                                                                      r  gen_buckets[0].i_bucket/i_counter/counter_q[2]_i_1__6/I0
                         LUT5 (Prop_LUT5_I0_O)        0.070     1.983 r  gen_buckets[0].i_bucket/i_counter/counter_q[2]_i_1__6/O
                         net (fo=1, unplaced)         0.048     2.031    gen_buckets[0].i_bucket/i_counter/counter_d[2]
                         FDCE                                         r  gen_buckets[0].i_bucket/i_counter/counter_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 decr_data_i[9]
                            (input port)
  Destination:            gen_buckets[0].i_bucket/i_counter/counter_q_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.025ns  (logic 0.990ns (48.888%)  route 1.035ns (51.112%))
  Logic Levels:           6  (IBUFCTRL=1 INBUF=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  decr_data_i[9] (IN)
                         net (fo=0)                   0.000     0.000    decr_data_i_IBUF[9]_inst/I
                                                                      r  decr_data_i_IBUF[9]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  decr_data_i_IBUF[9]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    decr_data_i_IBUF[9]_inst/OUT
                                                                      r  decr_data_i_IBUF[9]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  decr_data_i_IBUF[9]_inst/IBUFCTRL_INST/O
                         net (fo=8, unplaced)         0.494     1.076    gen_buckets[0].i_bucket/i_counter/decr_data_i_IBUF[3]
                                                                      r  gen_buckets[0].i_bucket/i_counter/counter_q[4]_i_12/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     1.226 r  gen_buckets[0].i_bucket/i_counter/counter_q[4]_i_12/O
                         net (fo=4, unplaced)         0.117     1.343    gen_buckets[0].i_bucket/i_counter/decr_data_i[9]
                                                                      r  gen_buckets[0].i_bucket/i_counter/counter_q[4]_i_4__6/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     1.493 f  gen_buckets[0].i_bucket/i_counter/counter_q[4]_i_4__6/O
                         net (fo=3, unplaced)         0.191     1.684    gen_buckets[0].i_bucket/i_counter/counter_q[4]_i_4__6_n_0
                                                                      f  gen_buckets[0].i_bucket/i_counter/counter_q[4]_i_5__6/I2
                         LUT5 (Prop_LUT5_I2_O)        0.070     1.754 r  gen_buckets[0].i_bucket/i_counter/counter_q[4]_i_5__6/O
                         net (fo=1, unplaced)         0.185     1.939    gen_buckets[0].i_bucket/i_counter/counter_q[4]_i_5__6_n_0
                                                                      r  gen_buckets[0].i_bucket/i_counter/counter_q[4]_i_2__6/I3
                         LUT5 (Prop_LUT5_I3_O)        0.038     1.977 r  gen_buckets[0].i_bucket/i_counter/counter_q[4]_i_2__6/O
                         net (fo=1, unplaced)         0.048     2.025    gen_buckets[0].i_bucket/i_counter/counter_d[4]
                         FDCE                                         r  gen_buckets[0].i_bucket/i_counter/counter_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 decr_data_i[20]
                            (input port)
  Destination:            gen_buckets[10].i_bucket/i_counter/counter_q_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.015ns  (logic 0.990ns (49.130%)  route 1.025ns (50.870%))
  Logic Levels:           6  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  decr_data_i[20] (IN)
                         net (fo=0)                   0.000     0.000    decr_data_i_IBUF[20]_inst/I
                                                                      r  decr_data_i_IBUF[20]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  decr_data_i_IBUF[20]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    decr_data_i_IBUF[20]_inst/OUT
                                                                      r  decr_data_i_IBUF[20]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  decr_data_i_IBUF[20]_inst/IBUFCTRL_INST/O
                         net (fo=4, unplaced)         0.478     1.060    gen_buckets[14].i_bucket/i_counter/decr_data_i_IBUF[10]
                                                                      r  gen_buckets[14].i_bucket/i_counter/counter_q[4]_i_9__3/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     1.210 f  gen_buckets[14].i_bucket/i_counter/counter_q[4]_i_9__3/O
                         net (fo=4, unplaced)         0.117     1.327    gen_buckets[10].i_bucket/i_counter/counter_q_reg[0]_6
                                                                      f  gen_buckets[10].i_bucket/i_counter/counter_q[4]_i_4__9/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     1.477 r  gen_buckets[10].i_bucket/i_counter/counter_q[4]_i_4__9/O
                         net (fo=3, unplaced)         0.191     1.668    gen_buckets[10].i_bucket/i_counter/counter_q[4]_i_4__9_n_0
                                                                      r  gen_buckets[10].i_bucket/i_counter/counter_q[3]_i_2__9/I1
                         LUT2 (Prop_LUT2_I1_O)        0.038     1.706 r  gen_buckets[10].i_bucket/i_counter/counter_q[3]_i_2__9/O
                         net (fo=3, unplaced)         0.191     1.897    gen_buckets[10].i_bucket/i_counter/bucket_down[10]
                                                                      r  gen_buckets[10].i_bucket/i_counter/counter_q[2]_i_1__9/I0
                         LUT5 (Prop_LUT5_I0_O)        0.070     1.967 r  gen_buckets[10].i_bucket/i_counter/counter_q[2]_i_1__9/O
                         net (fo=1, unplaced)         0.048     2.015    gen_buckets[10].i_bucket/i_counter/counter_d[2]
                         FDCE                                         r  gen_buckets[10].i_bucket/i_counter/counter_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 decr_data_i[31]
                            (input port)
  Destination:            gen_buckets[11].i_bucket/i_counter/counter_q_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.015ns  (logic 0.990ns (49.130%)  route 1.025ns (50.870%))
  Logic Levels:           6  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  decr_data_i[31] (IN)
                         net (fo=0)                   0.000     0.000    decr_data_i_IBUF[31]_inst/I
                                                                      r  decr_data_i_IBUF[31]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  decr_data_i_IBUF[31]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    decr_data_i_IBUF[31]_inst/OUT
                                                                      r  decr_data_i_IBUF[31]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  decr_data_i_IBUF[31]_inst/IBUFCTRL_INST/O
                         net (fo=4, unplaced)         0.478     1.060    gen_buckets[3].i_bucket/i_counter/decr_data_i_IBUF[24]
                                                                      r  gen_buckets[3].i_bucket/i_counter/counter_q[4]_i_9/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     1.210 f  gen_buckets[3].i_bucket/i_counter/counter_q[4]_i_9/O
                         net (fo=4, unplaced)         0.117     1.327    gen_buckets[11].i_bucket/i_counter/counter_q_reg[0]_3
                                                                      f  gen_buckets[11].i_bucket/i_counter/counter_q[4]_i_4__12/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     1.477 r  gen_buckets[11].i_bucket/i_counter/counter_q[4]_i_4__12/O
                         net (fo=3, unplaced)         0.191     1.668    gen_buckets[11].i_bucket/i_counter/counter_q[4]_i_4__12_n_0
                                                                      r  gen_buckets[11].i_bucket/i_counter/counter_q[3]_i_2__12/I1
                         LUT2 (Prop_LUT2_I1_O)        0.038     1.706 r  gen_buckets[11].i_bucket/i_counter/counter_q[3]_i_2__12/O
                         net (fo=3, unplaced)         0.191     1.897    gen_buckets[11].i_bucket/i_counter/bucket_down[11]
                                                                      r  gen_buckets[11].i_bucket/i_counter/counter_q[2]_i_1__12/I0
                         LUT5 (Prop_LUT5_I0_O)        0.070     1.967 r  gen_buckets[11].i_bucket/i_counter/counter_q[2]_i_1__12/O
                         net (fo=1, unplaced)         0.048     2.015    gen_buckets[11].i_bucket/i_counter/counter_d[2]
                         FDCE                                         r  gen_buckets[11].i_bucket/i_counter/counter_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 decr_data_i[31]
                            (input port)
  Destination:            gen_buckets[12].i_bucket/i_counter/counter_q_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.015ns  (logic 0.990ns (49.130%)  route 1.025ns (50.870%))
  Logic Levels:           6  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  decr_data_i[31] (IN)
                         net (fo=0)                   0.000     0.000    decr_data_i_IBUF[31]_inst/I
                                                                      r  decr_data_i_IBUF[31]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  decr_data_i_IBUF[31]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    decr_data_i_IBUF[31]_inst/OUT
                                                                      r  decr_data_i_IBUF[31]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  decr_data_i_IBUF[31]_inst/IBUFCTRL_INST/O
                         net (fo=4, unplaced)         0.478     1.060    gen_buckets[0].i_bucket/i_counter/decr_data_i_IBUF[13]
                                                                      r  gen_buckets[0].i_bucket/i_counter/counter_q[4]_i_17/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     1.210 f  gen_buckets[0].i_bucket/i_counter/counter_q[4]_i_17/O
                         net (fo=4, unplaced)         0.117     1.327    gen_buckets[12].i_bucket/i_counter/counter_q_reg[0]_6
                                                                      f  gen_buckets[12].i_bucket/i_counter/counter_q[4]_i_4__3/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     1.477 r  gen_buckets[12].i_bucket/i_counter/counter_q[4]_i_4__3/O
                         net (fo=3, unplaced)         0.191     1.668    gen_buckets[12].i_bucket/i_counter/counter_q[4]_i_4__3_n_0
                                                                      r  gen_buckets[12].i_bucket/i_counter/counter_q[3]_i_2__3/I1
                         LUT2 (Prop_LUT2_I1_O)        0.038     1.706 r  gen_buckets[12].i_bucket/i_counter/counter_q[3]_i_2__3/O
                         net (fo=3, unplaced)         0.191     1.897    gen_buckets[12].i_bucket/i_counter/bucket_down[12]
                                                                      r  gen_buckets[12].i_bucket/i_counter/counter_q[2]_i_1__3/I0
                         LUT5 (Prop_LUT5_I0_O)        0.070     1.967 r  gen_buckets[12].i_bucket/i_counter/counter_q[2]_i_1__3/O
                         net (fo=1, unplaced)         0.048     2.015    gen_buckets[12].i_bucket/i_counter/counter_d[2]
                         FDCE                                         r  gen_buckets[12].i_bucket/i_counter/counter_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 decr_data_i[31]
                            (input port)
  Destination:            gen_buckets[13].i_bucket/i_counter/counter_q_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.015ns  (logic 0.990ns (49.130%)  route 1.025ns (50.870%))
  Logic Levels:           6  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  decr_data_i[31] (IN)
                         net (fo=0)                   0.000     0.000    decr_data_i_IBUF[31]_inst/I
                                                                      r  decr_data_i_IBUF[31]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  decr_data_i_IBUF[31]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    decr_data_i_IBUF[31]_inst/OUT
                                                                      r  decr_data_i_IBUF[31]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  decr_data_i_IBUF[31]_inst/IBUFCTRL_INST/O
                         net (fo=4, unplaced)         0.478     1.060    gen_buckets[13].i_bucket/i_counter/decr_data_i_IBUF[13]
                                                                      r  gen_buckets[13].i_bucket/i_counter/counter_q[4]_i_9__2/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     1.210 f  gen_buckets[13].i_bucket/i_counter/counter_q[4]_i_9__2/O
                         net (fo=4, unplaced)         0.117     1.327    gen_buckets[13].i_bucket/i_counter/decr_data_i[31]
                                                                      f  gen_buckets[13].i_bucket/i_counter/counter_q[4]_i_4__2/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     1.477 r  gen_buckets[13].i_bucket/i_counter/counter_q[4]_i_4__2/O
                         net (fo=3, unplaced)         0.191     1.668    gen_buckets[13].i_bucket/i_counter/counter_q[4]_i_4__2_n_0
                                                                      r  gen_buckets[13].i_bucket/i_counter/counter_q[3]_i_2__2/I1
                         LUT2 (Prop_LUT2_I1_O)        0.038     1.706 r  gen_buckets[13].i_bucket/i_counter/counter_q[3]_i_2__2/O
                         net (fo=3, unplaced)         0.191     1.897    gen_buckets[13].i_bucket/i_counter/bucket_down[13]
                                                                      r  gen_buckets[13].i_bucket/i_counter/counter_q[2]_i_1__2/I0
                         LUT5 (Prop_LUT5_I0_O)        0.070     1.967 r  gen_buckets[13].i_bucket/i_counter/counter_q[2]_i_1__2/O
                         net (fo=1, unplaced)         0.048     2.015    gen_buckets[13].i_bucket/i_counter/counter_d[2]
                         FDCE                                         r  gen_buckets[13].i_bucket/i_counter/counter_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 decr_data_i[20]
                            (input port)
  Destination:            gen_buckets[14].i_bucket/i_counter/counter_q_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.015ns  (logic 0.990ns (49.130%)  route 1.025ns (50.870%))
  Logic Levels:           6  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  decr_data_i[20] (IN)
                         net (fo=0)                   0.000     0.000    decr_data_i_IBUF[20]_inst/I
                                                                      r  decr_data_i_IBUF[20]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  decr_data_i_IBUF[20]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    decr_data_i_IBUF[20]_inst/OUT
                                                                      r  decr_data_i_IBUF[20]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  decr_data_i_IBUF[20]_inst/IBUFCTRL_INST/O
                         net (fo=4, unplaced)         0.478     1.060    gen_buckets[14].i_bucket/i_counter/decr_data_i_IBUF[10]
                                                                      r  gen_buckets[14].i_bucket/i_counter/counter_q[4]_i_9__3/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     1.210 f  gen_buckets[14].i_bucket/i_counter/counter_q[4]_i_9__3/O
                         net (fo=4, unplaced)         0.117     1.327    gen_buckets[14].i_bucket/i_counter/decr_data_i[20]
                                                                      f  gen_buckets[14].i_bucket/i_counter/counter_q[4]_i_4__10/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     1.477 r  gen_buckets[14].i_bucket/i_counter/counter_q[4]_i_4__10/O
                         net (fo=3, unplaced)         0.191     1.668    gen_buckets[14].i_bucket/i_counter/i_decr_hashes/p_0_in[14]
                                                                      r  gen_buckets[14].i_bucket/i_counter/counter_q[3]_i_2__10/I1
                         LUT2 (Prop_LUT2_I1_O)        0.038     1.706 r  gen_buckets[14].i_bucket/i_counter/counter_q[3]_i_2__10/O
                         net (fo=3, unplaced)         0.191     1.897    gen_buckets[14].i_bucket/i_counter/bucket_down[14]
                                                                      r  gen_buckets[14].i_bucket/i_counter/counter_q[2]_i_1__10/I0
                         LUT5 (Prop_LUT5_I0_O)        0.070     1.967 r  gen_buckets[14].i_bucket/i_counter/counter_q[2]_i_1__10/O
                         net (fo=1, unplaced)         0.048     2.015    gen_buckets[14].i_bucket/i_counter/counter_d[2]
                         FDCE                                         r  gen_buckets[14].i_bucket/i_counter/counter_q_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_tot_count/i_counter/counter_q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_tot_count/i_counter/counter_q_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.114ns  (logic 0.052ns (45.614%)  route 0.062ns (54.386%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  i_tot_count/i_counter/counter_q_reg[4]/C
                         FDCE (Prop_FDCE_C_Q)         0.038     0.038 r  i_tot_count/i_counter/counter_q_reg[4]/Q
                         net (fo=2, unplaced)         0.046     0.084    i_tot_count/i_counter/Q[4]
                                                                      r  i_tot_count/i_counter/counter_q[4]_i_2__15/I1
                         LUT5 (Prop_LUT5_I1_O)        0.014     0.098 r  i_tot_count/i_counter/counter_q[4]_i_2__15/O
                         net (fo=1, unplaced)         0.016     0.114    i_tot_count/i_counter/counter_d[4]
                         FDCE                                         r  i_tot_count/i_counter/counter_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_buckets[0].i_bucket/i_counter/counter_q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            gen_buckets[0].i_bucket/i_counter/counter_q_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.116ns  (logic 0.052ns (44.828%)  route 0.064ns (55.172%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  gen_buckets[0].i_bucket/i_counter/counter_q_reg[4]/C
                         FDCE (Prop_FDCE_C_Q)         0.038     0.038 r  gen_buckets[0].i_bucket/i_counter/counter_q_reg[4]/Q
                         net (fo=3, unplaced)         0.048     0.086    gen_buckets[0].i_bucket/i_counter/Q[0]
                                                                      r  gen_buckets[0].i_bucket/i_counter/counter_q[4]_i_2__6/I1
                         LUT5 (Prop_LUT5_I1_O)        0.014     0.100 r  gen_buckets[0].i_bucket/i_counter/counter_q[4]_i_2__6/O
                         net (fo=1, unplaced)         0.016     0.116    gen_buckets[0].i_bucket/i_counter/counter_d[4]
                         FDCE                                         r  gen_buckets[0].i_bucket/i_counter/counter_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_buckets[10].i_bucket/i_counter/counter_q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            gen_buckets[10].i_bucket/i_counter/counter_q_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.116ns  (logic 0.052ns (44.828%)  route 0.064ns (55.172%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  gen_buckets[10].i_bucket/i_counter/counter_q_reg[4]/C
                         FDCE (Prop_FDCE_C_Q)         0.038     0.038 r  gen_buckets[10].i_bucket/i_counter/counter_q_reg[4]/Q
                         net (fo=3, unplaced)         0.048     0.086    gen_buckets[10].i_bucket/i_counter/Q[0]
                                                                      r  gen_buckets[10].i_bucket/i_counter/counter_q[4]_i_2__9/I1
                         LUT5 (Prop_LUT5_I1_O)        0.014     0.100 r  gen_buckets[10].i_bucket/i_counter/counter_q[4]_i_2__9/O
                         net (fo=1, unplaced)         0.016     0.116    gen_buckets[10].i_bucket/i_counter/counter_d[4]
                         FDCE                                         r  gen_buckets[10].i_bucket/i_counter/counter_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_buckets[11].i_bucket/i_counter/counter_q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            gen_buckets[11].i_bucket/i_counter/counter_q_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.116ns  (logic 0.052ns (44.828%)  route 0.064ns (55.172%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  gen_buckets[11].i_bucket/i_counter/counter_q_reg[4]/C
                         FDCE (Prop_FDCE_C_Q)         0.038     0.038 r  gen_buckets[11].i_bucket/i_counter/counter_q_reg[4]/Q
                         net (fo=3, unplaced)         0.048     0.086    gen_buckets[11].i_bucket/i_counter/Q[0]
                                                                      r  gen_buckets[11].i_bucket/i_counter/counter_q[4]_i_2__12/I1
                         LUT5 (Prop_LUT5_I1_O)        0.014     0.100 r  gen_buckets[11].i_bucket/i_counter/counter_q[4]_i_2__12/O
                         net (fo=1, unplaced)         0.016     0.116    gen_buckets[11].i_bucket/i_counter/counter_d[4]
                         FDCE                                         r  gen_buckets[11].i_bucket/i_counter/counter_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_buckets[12].i_bucket/i_counter/counter_q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            gen_buckets[12].i_bucket/i_counter/counter_q_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.116ns  (logic 0.052ns (44.828%)  route 0.064ns (55.172%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  gen_buckets[12].i_bucket/i_counter/counter_q_reg[4]/C
                         FDCE (Prop_FDCE_C_Q)         0.038     0.038 r  gen_buckets[12].i_bucket/i_counter/counter_q_reg[4]/Q
                         net (fo=3, unplaced)         0.048     0.086    gen_buckets[12].i_bucket/i_counter/Q[0]
                                                                      r  gen_buckets[12].i_bucket/i_counter/counter_q[4]_i_2__3/I1
                         LUT5 (Prop_LUT5_I1_O)        0.014     0.100 r  gen_buckets[12].i_bucket/i_counter/counter_q[4]_i_2__3/O
                         net (fo=1, unplaced)         0.016     0.116    gen_buckets[12].i_bucket/i_counter/counter_d[4]
                         FDCE                                         r  gen_buckets[12].i_bucket/i_counter/counter_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_buckets[13].i_bucket/i_counter/counter_q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            gen_buckets[13].i_bucket/i_counter/counter_q_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.116ns  (logic 0.052ns (44.828%)  route 0.064ns (55.172%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  gen_buckets[13].i_bucket/i_counter/counter_q_reg[4]/C
                         FDCE (Prop_FDCE_C_Q)         0.038     0.038 r  gen_buckets[13].i_bucket/i_counter/counter_q_reg[4]/Q
                         net (fo=3, unplaced)         0.048     0.086    gen_buckets[13].i_bucket/i_counter/p_18_out
                                                                      r  gen_buckets[13].i_bucket/i_counter/counter_q[4]_i_2__2/I1
                         LUT5 (Prop_LUT5_I1_O)        0.014     0.100 r  gen_buckets[13].i_bucket/i_counter/counter_q[4]_i_2__2/O
                         net (fo=1, unplaced)         0.016     0.116    gen_buckets[13].i_bucket/i_counter/counter_d[4]
                         FDCE                                         r  gen_buckets[13].i_bucket/i_counter/counter_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_buckets[14].i_bucket/i_counter/counter_q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            gen_buckets[14].i_bucket/i_counter/counter_q_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.116ns  (logic 0.052ns (44.828%)  route 0.064ns (55.172%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  gen_buckets[14].i_bucket/i_counter/counter_q_reg[4]/C
                         FDCE (Prop_FDCE_C_Q)         0.038     0.038 r  gen_buckets[14].i_bucket/i_counter/counter_q_reg[4]/Q
                         net (fo=3, unplaced)         0.048     0.086    gen_buckets[14].i_bucket/i_counter/Q[0]
                                                                      r  gen_buckets[14].i_bucket/i_counter/counter_q[4]_i_2__10/I1
                         LUT5 (Prop_LUT5_I1_O)        0.014     0.100 r  gen_buckets[14].i_bucket/i_counter/counter_q[4]_i_2__10/O
                         net (fo=1, unplaced)         0.016     0.116    gen_buckets[14].i_bucket/i_counter/counter_d[4]
                         FDCE                                         r  gen_buckets[14].i_bucket/i_counter/counter_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_buckets[15].i_bucket/i_counter/counter_q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            gen_buckets[15].i_bucket/i_counter/counter_q_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.116ns  (logic 0.052ns (44.828%)  route 0.064ns (55.172%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  gen_buckets[15].i_bucket/i_counter/counter_q_reg[4]/C
                         FDCE (Prop_FDCE_C_Q)         0.038     0.038 r  gen_buckets[15].i_bucket/i_counter/counter_q_reg[4]/Q
                         net (fo=3, unplaced)         0.048     0.086    gen_buckets[15].i_bucket/i_counter/Q[0]
                                                                      r  gen_buckets[15].i_bucket/i_counter/counter_q[4]_i_2__11/I1
                         LUT5 (Prop_LUT5_I1_O)        0.014     0.100 r  gen_buckets[15].i_bucket/i_counter/counter_q[4]_i_2__11/O
                         net (fo=1, unplaced)         0.016     0.116    gen_buckets[15].i_bucket/i_counter/counter_d[4]
                         FDCE                                         r  gen_buckets[15].i_bucket/i_counter/counter_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_buckets[1].i_bucket/i_counter/counter_q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            gen_buckets[1].i_bucket/i_counter/counter_q_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.116ns  (logic 0.052ns (44.828%)  route 0.064ns (55.172%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  gen_buckets[1].i_bucket/i_counter/counter_q_reg[4]/C
                         FDCE (Prop_FDCE_C_Q)         0.038     0.038 r  gen_buckets[1].i_bucket/i_counter/counter_q_reg[4]/Q
                         net (fo=3, unplaced)         0.048     0.086    gen_buckets[1].i_bucket/i_counter/p_30_out
                                                                      r  gen_buckets[1].i_bucket/i_counter/counter_q[4]_i_2/I1
                         LUT5 (Prop_LUT5_I1_O)        0.014     0.100 r  gen_buckets[1].i_bucket/i_counter/counter_q[4]_i_2/O
                         net (fo=1, unplaced)         0.016     0.116    gen_buckets[1].i_bucket/i_counter/counter_d[4]
                         FDCE                                         r  gen_buckets[1].i_bucket/i_counter/counter_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_buckets[2].i_bucket/i_counter/counter_q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            gen_buckets[2].i_bucket/i_counter/counter_q_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.116ns  (logic 0.052ns (44.828%)  route 0.064ns (55.172%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  gen_buckets[2].i_bucket/i_counter/counter_q_reg[4]/C
                         FDCE (Prop_FDCE_C_Q)         0.038     0.038 r  gen_buckets[2].i_bucket/i_counter/counter_q_reg[4]/Q
                         net (fo=3, unplaced)         0.048     0.086    gen_buckets[2].i_bucket/i_counter/Q[0]
                                                                      r  gen_buckets[2].i_bucket/i_counter/counter_q[4]_i_2__7/I1
                         LUT5 (Prop_LUT5_I1_O)        0.014     0.100 r  gen_buckets[2].i_bucket/i_counter/counter_q[4]_i_2__7/O
                         net (fo=1, unplaced)         0.016     0.116    gen_buckets[2].i_bucket/i_counter/counter_d[4]
                         FDCE                                         r  gen_buckets[2].i_bucket/i_counter/counter_q_reg[4]/D
  -------------------------------------------------------------------    -------------------





