INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/blk_mem_64x1000/sim/blk_mem_64x1000.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_64x1000
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/crc_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc_10
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/mac_addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sim_1/new/tb_mac_addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mac_addr
