module boolean16 ( 
    input alufn[6],
    input a[16],
    input b[16],
    output out[16]
  ) {
  always {
      case(alufn[3:0]) {
        b1000: out = a & b; // return bitwise operation of AND
        b1110: out = a | b; // return bitwise operation of OR    
        b0110: out = a ^ b; // return bitwise operation of XOR      
        b1010: out = a;     // return bits of input "A"   
        default: out = 16d0;
        } 
    }
}
