;redcode
;assert 1
	SPL 0, <74
	CMP -207, <-123
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 0, @-0
	SUB #12, @10
	SLT #30, <9
	SUB #-3, 900
	DJN 121, 100
	SUB <0, @2
	SUB <0, @2
	SPL 80, <11
	SLT 121, 100
	SUB #0, -7
	JMN @-100, -600
	JMZ @30, 9
	SUB @121, 106
	SUB -1, <-1
	SUB @121, 103
	SUB #-3, 900
	SUB @121, 106
	SUB #12, @10
	DJN -1, #-20
	SUB @121, 106
	SLT 121, 100
	ADD -100, -600
	SUB <30, 9
	SLT 0, @-0
	SLT 0, @-0
	DAT #300, #90
	SUB @121, 106
	SUB #0, -7
	SUB #12, @10
	ADD 210, 60
	ADD 210, 60
	JMZ @30, 9
	SUB #12, @10
	JMZ @30, 9
	JMZ @30, 9
	ADD 210, 60
	JMN @12, #200
	JMN @12, #200
	MOV -1, <-20
	MOV -1, <-20
	MOV 300, 90
	SLT 121, 100
	ADD 3, 740
	JMZ 0, 900
	SLT 121, 100
	ADD 3, 741
	SUB #72, @230
	JMP @12, #200
	JMP @72, #200
