
*** Running vivado
    with args -log e203_system_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source e203_system_wrapper.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source e203_system_wrapper.tcl -notrace
Command: synth_design -top e203_system_wrapper -part xc7a100tfgg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tfgg676-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20048 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 876.344 ; gain = 186.742
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'e203_system_wrapper' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/new/e203_soc_wrapper.v:3]
INFO: [Synth 8-6157] synthesizing module 'mmcm' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.runs/synth_1/.Xil/Vivado-6476-DESKTOP-V0OL22A/realtime/mmcm_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mmcm' (1#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.runs/synth_1/.Xil/Vivado-6476-DESKTOP-V0OL22A/realtime/mmcm_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/new/clock_divider.v:22]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (2#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/new/clock_divider.v:22]
INFO: [Synth 8-6157] synthesizing module 'reset_sys' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.runs/synth_1/.Xil/Vivado-6476-DESKTOP-V0OL22A/realtime/reset_sys_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'reset_sys' (3#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.runs/synth_1/.Xil/Vivado-6476-DESKTOP-V0OL22A/realtime/reset_sys_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'PULLUP' [D:/Program/Vivado/Vivado/2019.1/scripts/rt/data/unisim_comp.v:69747]
INFO: [Synth 8-6155] done synthesizing module 'PULLUP' (4#1) [D:/Program/Vivado/Vivado/2019.1/scripts/rt/data/unisim_comp.v:69747]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [D:/Program/Vivado/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (5#1) [D:/Program/Vivado/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36115]
INFO: [Synth 8-6157] synthesizing module 'IOBUF__parameterized0' [D:/Program/Vivado/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF__parameterized0' (5#1) [D:/Program/Vivado/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36115]
INFO: [Synth 8-6157] synthesizing module 'e203_soc_top' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/soc/e203_soc_top.v:19]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_icb_arbt' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_icbs.v:37]
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter USR_W bound to: 1 - type: integer 
	Parameter ARBT_SCHEME bound to: 0 - type: integer 
	Parameter FIFO_OUTS_NUM bound to: 1 - type: integer 
	Parameter FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter ARBT_NUM bound to: 2 - type: integer 
	Parameter ALLOW_0CYCL_RSP bound to: 1 - type: integer 
	Parameter ARBT_PTR_W bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_pipe_stage' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_bufs.v:28]
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dfflr' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_dffs.v:87]
	Parameter DW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dfflr' (6#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_dffs.v:87]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dffl' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_dffs.v:133]
	Parameter DW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dffl' (7#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_dffs.v:133]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_pipe_stage' (8#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_bufs.v:28]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_icb_arbt' (9#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_icbs.v:37]
INFO: [Synth 8-6157] synthesizing module 'sirv_icb1to2_bus' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/fab/sirv_icb1to2_bus.v:29]
	Parameter ICB_FIFO_DP bound to: 0 - type: integer 
	Parameter ICB_FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter SPLT_FIFO_OUTS_NUM bound to: 1 - type: integer 
	Parameter SPLT_FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter O0_BASE_ADDR bound to: -1879048192 - type: integer 
	Parameter O0_BASE_REGION_LSB bound to: 16 - type: integer 
	Parameter BASE_REGION_MSB bound to: 31 - type: integer 
	Parameter SPLT_I_NUM bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_icb_buffer' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_icbs.v:351]
	Parameter OUTS_CNT_W bound to: 1 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter CMD_CUT_READY bound to: 1 - type: integer 
	Parameter RSP_CUT_READY bound to: 1 - type: integer 
	Parameter CMD_DP bound to: 0 - type: integer 
	Parameter RSP_DP bound to: 0 - type: integer 
	Parameter USR_W bound to: 1 - type: integer 
	Parameter CMD_PACK_W bound to: 78 - type: integer 
	Parameter RSP_PACK_W bound to: 35 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_fifo' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_bufs.v:381]
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter MSKO bound to: 0 - type: integer 
	Parameter DP bound to: 0 - type: integer 
	Parameter DW bound to: 78 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_fifo' (10#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_bufs.v:381]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_fifo__parameterized0' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_bufs.v:381]
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter MSKO bound to: 0 - type: integer 
	Parameter DP bound to: 0 - type: integer 
	Parameter DW bound to: 35 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_fifo__parameterized0' (10#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_bufs.v:381]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_icb_buffer' (11#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_icbs.v:351]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_icb_splt' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_icbs.v:648]
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter FIFO_OUTS_NUM bound to: 1 - type: integer 
	Parameter FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter SPLT_NUM bound to: 2 - type: integer 
	Parameter SPLT_PTR_1HOT bound to: 1 - type: integer 
	Parameter SPLT_PTR_W bound to: 2 - type: integer 
	Parameter ALLOW_DIFF bound to: 0 - type: integer 
	Parameter ALLOW_0CYCL_RSP bound to: 1 - type: integer 
	Parameter VLD_MSK_PAYLOAD bound to: 1 - type: integer 
	Parameter USR_W bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_pipe_stage__parameterized0' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_bufs.v:28]
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dffl__parameterized0' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_dffs.v:133]
	Parameter DW bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dffl__parameterized0' (11#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_dffs.v:133]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_pipe_stage__parameterized0' (11#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_bufs.v:28]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_icb_splt' (12#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_icbs.v:648]
INFO: [Synth 8-6155] done synthesizing module 'sirv_icb1to2_bus' (13#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/fab/sirv_icb1to2_bus.v:29]
INFO: [Synth 8-6157] synthesizing module 'e203_subsys_top' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/subsys/e203_subsys_top.v:31]
INFO: [Synth 8-6157] synthesizing module 'e203_subsys_main' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/subsys/e203_subsys_main.v:32]
INFO: [Synth 8-6157] synthesizing module 'sirv_ResetCatchAndSync_2' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/perips/sirv_ResetCatchAndSync_2.v:19]
INFO: [Synth 8-6157] synthesizing module 'sirv_AsyncResetRegVec_129' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/perips/sirv_AsyncResetRegVec_129.v:19]
INFO: [Synth 8-6157] synthesizing module 'sirv_AsyncResetReg' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/perips/sirv_AsyncResetReg.v:19]
INFO: [Synth 8-6155] done synthesizing module 'sirv_AsyncResetReg' (14#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/perips/sirv_AsyncResetReg.v:19]
INFO: [Synth 8-6155] done synthesizing module 'sirv_AsyncResetRegVec_129' (15#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/perips/sirv_AsyncResetRegVec_129.v:19]
INFO: [Synth 8-6155] done synthesizing module 'sirv_ResetCatchAndSync_2' (16#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/perips/sirv_ResetCatchAndSync_2.v:19]
INFO: [Synth 8-6157] synthesizing module 'e203_subsys_hclkgen' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/subsys/e203_subsys_hclkgen.v:31]
INFO: [Synth 8-6157] synthesizing module 'e203_subsys_pll' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/subsys/e203_subsys_pll.v:31]
INFO: [Synth 8-6155] done synthesizing module 'e203_subsys_pll' (17#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/subsys/e203_subsys_pll.v:31]
INFO: [Synth 8-6157] synthesizing module 'e203_subsys_hclkgen_rstsync' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/subsys/e203_subsys_hclkgen_rstsync.v:29]
	Parameter RST_SYNC_LEVEL bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'e203_subsys_hclkgen_rstsync' (18#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/subsys/e203_subsys_hclkgen_rstsync.v:29]
INFO: [Synth 8-6157] synthesizing module 'e203_subsys_pllclkdiv' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/subsys/e203_subsys_pllclkdiv.v:31]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dfflr__parameterized0' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_dffs.v:87]
	Parameter DW bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dfflr__parameterized0' (18#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_dffs.v:87]
INFO: [Synth 8-6157] synthesizing module 'e203_clkgate' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/core/e203_clkgate.v:28]
INFO: [Synth 8-6155] done synthesizing module 'e203_clkgate' (19#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/core/e203_clkgate.v:28]
INFO: [Synth 8-6155] done synthesizing module 'e203_subsys_pllclkdiv' (20#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/subsys/e203_subsys_pllclkdiv.v:31]
INFO: [Synth 8-6157] synthesizing module 'e203_subsys_gfcm' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/subsys/e203_subsys_gfcm.v:31]
	Parameter SYNC_LEVEL bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'e203_subsys_gfcm' (21#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/subsys/e203_subsys_gfcm.v:31]
INFO: [Synth 8-6155] done synthesizing module 'e203_subsys_hclkgen' (22#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/subsys/e203_subsys_hclkgen.v:31]
INFO: [Synth 8-6157] synthesizing module 'e203_cpu_top' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/core/e203_cpu_top.v:30]
INFO: [Synth 8-6157] synthesizing module 'e203_cpu' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/core/e203_cpu.v:30]
	Parameter MASTER bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'e203_reset_ctrl' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/core/e203_reset_ctrl.v:29]
	Parameter MASTER bound to: 1 - type: integer 
	Parameter RST_SYNC_LEVEL bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'e203_reset_ctrl' (23#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/core/e203_reset_ctrl.v:29]
INFO: [Synth 8-6157] synthesizing module 'e203_clk_ctrl' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/core/e203_clk_ctrl.v:30]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dffr' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_dffs.v:209]
	Parameter DW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dffr' (24#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_dffs.v:209]
INFO: [Synth 8-6155] done synthesizing module 'e203_clk_ctrl' (25#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/core/e203_clk_ctrl.v:30]
INFO: [Synth 8-6157] synthesizing module 'e203_irq_sync' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/core/e203_irq_sync.v:29]
	Parameter MASTER bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_sync' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_bufs.v:99]
	Parameter DP bound to: 2 - type: integer 
	Parameter DW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_sync' (26#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_bufs.v:99]
INFO: [Synth 8-6155] done synthesizing module 'e203_irq_sync' (27#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/core/e203_irq_sync.v:29]
INFO: [Synth 8-6157] synthesizing module 'e203_extend_csr' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/core/e203_extend_csr.v:32]
INFO: [Synth 8-6155] done synthesizing module 'e203_extend_csr' (28#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/core/e203_extend_csr.v:32]
INFO: [Synth 8-6157] synthesizing module 'e203_core' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/core/e203_core.v:30]
INFO: [Synth 8-6157] synthesizing module 'e203_ifu' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/core/e203_ifu.v:29]
INFO: [Synth 8-6157] synthesizing module 'e203_ifu_ifetch' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/core/e203_ifu_ifetch.v:29]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dffrs' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_dffs.v:177]
	Parameter DW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dffrs' (29#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_dffs.v:177]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dfflr__parameterized1' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_dffs.v:87]
	Parameter DW bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dfflr__parameterized1' (29#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_dffs.v:87]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dfflr__parameterized2' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_dffs.v:87]
	Parameter DW bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dfflr__parameterized2' (29#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_dffs.v:87]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dfflr__parameterized3' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_dffs.v:87]
	Parameter DW bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dfflr__parameterized3' (29#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_dffs.v:87]
INFO: [Synth 8-6157] synthesizing module 'e203_ifu_minidec' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/core/e203_ifu_minidec.v:28]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_decode' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/core/e203_exu_decode.v:29]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_decode' (30#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/core/e203_exu_decode.v:29]
INFO: [Synth 8-6155] done synthesizing module 'e203_ifu_minidec' (31#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/core/e203_ifu_minidec.v:28]
INFO: [Synth 8-6157] synthesizing module 'e203_ifu_litebpu' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/core/e203_ifu_litebpu.v:28]
INFO: [Synth 8-6155] done synthesizing module 'e203_ifu_litebpu' (32#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/core/e203_ifu_litebpu.v:28]
INFO: [Synth 8-6155] done synthesizing module 'e203_ifu_ifetch' (33#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/core/e203_ifu_ifetch.v:29]
INFO: [Synth 8-6157] synthesizing module 'e203_ifu_ift2icb' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/core/e203_ifu_ift2icb.v:30]
	Parameter ICB_STATE_WIDTH bound to: 2 - type: integer 
	Parameter ICB_STATE_IDLE bound to: 2'b00 
	Parameter ICB_STATE_1ST bound to: 2'b01 
	Parameter ICB_STATE_WAIT2ND bound to: 2'b10 
	Parameter ICB_STATE_2ND bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_bypbuf' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_bufs.v:306]
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 33 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_fifo__parameterized1' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_bufs.v:381]
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter MSKO bound to: 0 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 33 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dffl__parameterized1' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_dffs.v:133]
	Parameter DW bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dffl__parameterized1' (33#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_dffs.v:133]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dfflrs' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_dffs.v:40]
	Parameter DW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dfflrs' (34#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_dffs.v:40]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_fifo__parameterized1' (34#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_bufs.v:381]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_bypbuf' (35#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_bufs.v:306]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dfflr__parameterized4' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_dffs.v:87]
	Parameter DW bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dfflr__parameterized4' (35#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_dffs.v:87]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dffl__parameterized2' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_dffs.v:133]
	Parameter DW bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dffl__parameterized2' (35#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_dffs.v:133]
INFO: [Synth 8-6155] done synthesizing module 'e203_ifu_ift2icb' (36#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/core/e203_ifu_ift2icb.v:30]
INFO: [Synth 8-6155] done synthesizing module 'e203_ifu' (37#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/core/e203_ifu.v:29]
INFO: [Synth 8-6157] synthesizing module 'e203_exu' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/core/e203_exu.v:29]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_regfile' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/core/e203_exu_regfile.v:28]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dffl__parameterized3' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_dffs.v:133]
	Parameter DW bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dffl__parameterized3' (37#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_dffs.v:133]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_regfile' (38#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/core/e203_exu_regfile.v:28]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_disp' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/core/e203_exu_disp.v:29]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_disp' (39#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/core/e203_exu_disp.v:29]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_oitf' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/core/e203_exu_oitf.v:29]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dffl__parameterized4' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_dffs.v:133]
	Parameter DW bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dffl__parameterized4' (39#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_dffs.v:133]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_oitf' (40#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/core/e203_exu_oitf.v:29]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_alu' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/core/e203_exu_alu.v:32]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_alu_csrctrl' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/core/e203_exu_alu_csrctrl.v:29]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_alu_csrctrl' (41#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/core/e203_exu_alu_csrctrl.v:29]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_alu_bjp' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/core/e203_exu_alu_bjp.v:32]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_alu_bjp' (42#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/core/e203_exu_alu_bjp.v:32]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_alu_lsuagu' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/core/e203_exu_alu_lsuagu.v:32]
	Parameter ICB_STATE_WIDTH bound to: 4 - type: integer 
	Parameter ICB_STATE_IDLE bound to: 4'b0000 
	Parameter ICB_STATE_1ST bound to: 4'b0001 
	Parameter ICB_STATE_WAIT2ND bound to: 4'b0010 
	Parameter ICB_STATE_2ND bound to: 4'b0011 
	Parameter ICB_STATE_AMOALU bound to: 4'b0100 
	Parameter ICB_STATE_AMORDY bound to: 4'b0101 
	Parameter ICB_STATE_WBCK bound to: 4'b0110 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dfflr__parameterized5' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_dffs.v:87]
	Parameter DW bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dfflr__parameterized5' (42#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_dffs.v:87]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_alu_lsuagu' (43#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/core/e203_exu_alu_lsuagu.v:32]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_alu_rglr' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/core/e203_exu_alu_rglr.v:30]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_alu_rglr' (44#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/core/e203_exu_alu_rglr.v:30]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_alu_muldiv' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/core/e203_exu_alu_muldiv.v:32]
	Parameter MULDIV_STATE_WIDTH bound to: 3 - type: integer 
	Parameter MULDIV_STATE_0TH bound to: 3'b000 
	Parameter MULDIV_STATE_EXEC bound to: 3'b001 
	Parameter MULDIV_STATE_REMD_CHCK bound to: 3'b010 
	Parameter MULDIV_STATE_QUOT_CORR bound to: 3'b011 
	Parameter MULDIV_STATE_REMD_CORR bound to: 3'b100 
	Parameter EXEC_CNT_W bound to: 6 - type: integer 
	Parameter EXEC_CNT_1 bound to: 6'b000001 
	Parameter EXEC_CNT_16 bound to: 6'b010000 
	Parameter EXEC_CNT_32 bound to: 6'b100000 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dfflr__parameterized6' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_dffs.v:87]
	Parameter DW bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dfflr__parameterized6' (44#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_dffs.v:87]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_alu_muldiv' (45#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/core/e203_exu_alu_muldiv.v:32]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_alu_dpath' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/core/e203_exu_alu_dpath.v:29]
	Parameter DPATH_MUX_WIDTH bound to: 85 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_alu_dpath' (46#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/core/e203_exu_alu_dpath.v:29]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_alu' (47#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/core/e203_exu_alu.v:32]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_longpwbck' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/core/e203_exu_longpwbck.v:30]
WARNING: [Synth 8-693] zero replication count - replication ignored [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/core/e203_exu_longpwbck.v:125]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_longpwbck' (48#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/core/e203_exu_longpwbck.v:30]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_wbck' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/core/e203_exu_wbck.v:30]
WARNING: [Synth 8-693] zero replication count - replication ignored [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/core/e203_exu_wbck.v:93]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_wbck' (49#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/core/e203_exu_wbck.v:30]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_commit' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/core/e203_exu_commit.v:31]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_branchslv' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/core/e203_exu_branchslv.v:30]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_branchslv' (50#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/core/e203_exu_branchslv.v:30]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_excp' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/core/e203_exu_excp.v:29]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_excp' (51#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/core/e203_exu_excp.v:29]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_commit' (52#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/core/e203_exu_commit.v:31]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_csr' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/core/e203_exu_csr.v:29]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_csr' (53#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/core/e203_exu_csr.v:29]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu' (54#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/core/e203_exu.v:29]
INFO: [Synth 8-6157] synthesizing module 'e203_lsu' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/core/e203_lsu.v:28]
INFO: [Synth 8-6157] synthesizing module 'e203_lsu_ctrl' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/core/e203_lsu_ctrl.v:28]
	Parameter LSU_ARBT_I_NUM bound to: 2 - type: integer 
	Parameter LSU_ARBT_I_PTR_W bound to: 1 - type: integer 
	Parameter USR_W bound to: 39 - type: integer 
	Parameter USR_PACK_EXCL bound to: 0 - type: integer 
	Parameter SPLT_FIFO_W bound to: 44 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_icb_arbt__parameterized0' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_icbs.v:37]
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter USR_W bound to: 39 - type: integer 
	Parameter ARBT_SCHEME bound to: 0 - type: integer 
	Parameter FIFO_OUTS_NUM bound to: 1 - type: integer 
	Parameter FIFO_CUT_READY bound to: 0 - type: integer 
	Parameter ARBT_NUM bound to: 2 - type: integer 
	Parameter ALLOW_0CYCL_RSP bound to: 0 - type: integer 
	Parameter ARBT_PTR_W bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_pipe_stage__parameterized1' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_bufs.v:28]
	Parameter CUT_READY bound to: 0 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_pipe_stage__parameterized1' (54#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_bufs.v:28]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_icb_arbt__parameterized0' (54#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_icbs.v:37]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_pipe_stage__parameterized2' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_bufs.v:28]
	Parameter CUT_READY bound to: 0 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 44 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dffl__parameterized5' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_dffs.v:133]
	Parameter DW bound to: 44 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dffl__parameterized5' (54#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_dffs.v:133]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_pipe_stage__parameterized2' (54#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_bufs.v:28]
INFO: [Synth 8-6155] done synthesizing module 'e203_lsu_ctrl' (55#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/core/e203_lsu_ctrl.v:28]
INFO: [Synth 8-6155] done synthesizing module 'e203_lsu' (56#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/core/e203_lsu.v:28]
INFO: [Synth 8-6157] synthesizing module 'e203_biu' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/core/e203_biu.v:29]
	Parameter BIU_ARBT_I_NUM bound to: 2 - type: integer 
	Parameter BIU_ARBT_I_PTR_W bound to: 1 - type: integer 
	Parameter BIU_SPLT_I_NUM_0 bound to: 4 - type: integer 
	Parameter BIU_SPLT_I_NUM_1 bound to: 5 - type: integer 
	Parameter BIU_SPLT_I_NUM_2 bound to: 6 - type: integer 
	Parameter BIU_SPLT_I_NUM bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_icb_arbt__parameterized1' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_icbs.v:37]
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter USR_W bound to: 1 - type: integer 
	Parameter ARBT_SCHEME bound to: 0 - type: integer 
	Parameter FIFO_OUTS_NUM bound to: 1 - type: integer 
	Parameter FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter ARBT_NUM bound to: 2 - type: integer 
	Parameter ALLOW_0CYCL_RSP bound to: 0 - type: integer 
	Parameter ARBT_PTR_W bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_icb_arbt__parameterized1' (56#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_icbs.v:37]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_icb_buffer__parameterized0' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_icbs.v:351]
	Parameter OUTS_CNT_W bound to: 1 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter CMD_CUT_READY bound to: 1 - type: integer 
	Parameter RSP_CUT_READY bound to: 1 - type: integer 
	Parameter CMD_DP bound to: 1 - type: integer 
	Parameter RSP_DP bound to: 1 - type: integer 
	Parameter USR_W bound to: 1 - type: integer 
	Parameter CMD_PACK_W bound to: 78 - type: integer 
	Parameter RSP_PACK_W bound to: 35 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_fifo__parameterized2' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_bufs.v:381]
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter MSKO bound to: 0 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 78 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dffl__parameterized6' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_dffs.v:133]
	Parameter DW bound to: 78 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dffl__parameterized6' (56#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_dffs.v:133]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_fifo__parameterized2' (56#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_bufs.v:381]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_fifo__parameterized3' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_bufs.v:381]
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter MSKO bound to: 0 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 35 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dffl__parameterized7' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_dffs.v:133]
	Parameter DW bound to: 35 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dffl__parameterized7' (56#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_dffs.v:133]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_fifo__parameterized3' (56#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_bufs.v:381]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_icb_buffer__parameterized0' (56#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_icbs.v:351]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_icb_splt__parameterized0' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_icbs.v:648]
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter FIFO_OUTS_NUM bound to: 1 - type: integer 
	Parameter FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter SPLT_NUM bound to: 6 - type: integer 
	Parameter SPLT_PTR_1HOT bound to: 1 - type: integer 
	Parameter SPLT_PTR_W bound to: 6 - type: integer 
	Parameter ALLOW_DIFF bound to: 0 - type: integer 
	Parameter ALLOW_0CYCL_RSP bound to: 1 - type: integer 
	Parameter VLD_MSK_PAYLOAD bound to: 0 - type: integer 
	Parameter USR_W bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_pipe_stage__parameterized3' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_bufs.v:28]
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dffl__parameterized8' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_dffs.v:133]
	Parameter DW bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dffl__parameterized8' (56#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_dffs.v:133]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_pipe_stage__parameterized3' (56#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_bufs.v:28]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_icb_splt__parameterized0' (56#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_icbs.v:648]
INFO: [Synth 8-6155] done synthesizing module 'e203_biu' (57#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/core/e203_biu.v:29]
INFO: [Synth 8-6155] done synthesizing module 'e203_core' (58#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/core/e203_core.v:30]
INFO: [Synth 8-6157] synthesizing module 'e203_itcm_ctrl' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/core/e203_itcm_ctrl.v:31]
	Parameter ITCM_ARBT_I_NUM bound to: 2 - type: integer 
	Parameter ITCM_ARBT_I_PTR_W bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_icb_n2w' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_icbs.v:503]
	Parameter AW bound to: 16 - type: integer 
	Parameter USR_W bound to: 1 - type: integer 
	Parameter FIFO_OUTS_NUM bound to: 1 - type: integer 
	Parameter FIFO_CUT_READY bound to: 0 - type: integer 
	Parameter X_W bound to: 32 - type: integer 
	Parameter Y_W bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_icb_n2w' (59#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_icbs.v:503]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_icb_arbt__parameterized2' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_icbs.v:37]
	Parameter AW bound to: 16 - type: integer 
	Parameter DW bound to: 64 - type: integer 
	Parameter USR_W bound to: 1 - type: integer 
	Parameter ARBT_SCHEME bound to: 0 - type: integer 
	Parameter FIFO_OUTS_NUM bound to: 1 - type: integer 
	Parameter FIFO_CUT_READY bound to: 0 - type: integer 
	Parameter ARBT_NUM bound to: 2 - type: integer 
	Parameter ALLOW_0CYCL_RSP bound to: 0 - type: integer 
	Parameter ARBT_PTR_W bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_icb_arbt__parameterized2' (59#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_icbs.v:37]
INFO: [Synth 8-6157] synthesizing module 'sirv_sram_icb_ctrl' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_sram_icb_ctrl.v:29]
	Parameter DW bound to: 64 - type: integer 
	Parameter MW bound to: 8 - type: integer 
	Parameter AW bound to: 16 - type: integer 
	Parameter AW_LSB bound to: 3 - type: integer 
	Parameter USR_W bound to: 2 - type: integer 
	Parameter BUF_CMD_PACK_W bound to: 91 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_bypbuf__parameterized0' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_bufs.v:306]
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 91 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_fifo__parameterized4' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_bufs.v:381]
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter MSKO bound to: 0 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 91 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dffl__parameterized9' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_dffs.v:133]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DW bound to: 91 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dffl__parameterized9' (59#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_dffs.v:133]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_fifo__parameterized4' (59#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_bufs.v:381]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_bypbuf__parameterized0' (59#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_bufs.v:306]
	Parameter DW bound to: 64 - type: integer 
	Parameter MW bound to: 8 - type: integer 
	Parameter AW bound to: 16 - type: integer 
	Parameter AW_LSB bound to: 3 - type: integer 
	Parameter USR_W bound to: 2 - type: integer 
	Parameter CUT_READY bound to: 0 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_pipe_stage__parameterized4' (59#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_bufs.v:28]
INFO: [Synth 8-6155] done synthesizing module 'sirv_1cyc_sram_ctrl' (60#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_1cyc_sram_ctrl.v:29]
INFO: [Synth 8-6155] done synthesizing module 'sirv_sram_icb_ctrl' (61#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_sram_icb_ctrl.v:29]
INFO: [Synth 8-6155] done synthesizing module 'e203_itcm_ctrl' (62#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/core/e203_itcm_ctrl.v:31]
	Parameter DTCM_ARBT_I_NUM bound to: 2 - type: integer 
	Parameter DTCM_ARBT_I_PTR_W bound to: 1 - type: integer 
	Parameter AW bound to: 16 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter USR_W bound to: 1 - type: integer 
	Parameter ARBT_SCHEME bound to: 0 - type: integer 
	Parameter FIFO_OUTS_NUM bound to: 1 - type: integer 
	Parameter FIFO_CUT_READY bound to: 0 - type: integer 
	Parameter ARBT_NUM bound to: 2 - type: integer 
	Parameter ALLOW_0CYCL_RSP bound to: 0 - type: integer 
	Parameter ARBT_PTR_W bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_icb_arbt__parameterized3' (62#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_icbs.v:37]
	Parameter DW bound to: 32 - type: integer 
	Parameter MW bound to: 4 - type: integer 
	Parameter AW bound to: 16 - type: integer 
	Parameter AW_LSB bound to: 2 - type: integer 
	Parameter USR_W bound to: 1 - type: integer 
	Parameter BUF_CMD_PACK_W bound to: 54 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 54 - type: integer 
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter MSKO bound to: 0 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 54 - type: integer 
	Parameter DW bound to: 54 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dffl__parameterized10' (62#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_dffs.v:133]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_fifo__parameterized5' (62#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_bufs.v:381]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_bypbuf__parameterized1' (62#1) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_gnrl_bufs.v:306]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DW bound to: 32 - type: integer 
	Parameter MW bound to: 4 - type: integer 
	Parameter AW bound to: 16 - type: integer 
	Parameter AW_LSB bound to: 2 - type: integer 
	Parameter USR_W bound to: 1 - type: integer 
	Parameter DP bound to: 8192 - type: integer 
	Parameter DW bound to: 64 - type: integer 
	Parameter FORCE_X2ZERO bound to: 0 - type: integer 
	Parameter MW bound to: 8 - type: integer 
	Parameter AW bound to: 13 - type: integer 
	Parameter DP bound to: 8192 - type: integer 
	Parameter FORCE_X2ZERO bound to: 0 - type: integer 
	Parameter DW bound to: 64 - type: integer 
	Parameter MW bound to: 8 - type: integer 
	Parameter AW bound to: 13 - type: integer 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'D:/Projects/SoC/e203/e203.srcs/data/test.hex'; please make sure the file is added to project and has read permission, ignoring [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_sim_ram.v:53]
	Parameter DP bound to: 16384 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter FORCE_X2ZERO bound to: 1 - type: integer 
	Parameter MW bound to: 4 - type: integer 
	Parameter AW bound to: 14 - type: integer 
	Parameter DP bound to: 16384 - type: integer 
	Parameter FORCE_X2ZERO bound to: 1 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter MW bound to: 4 - type: integer 
	Parameter AW bound to: 14 - type: integer 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'D:/Projects/SoC/e203/e203.srcs/data/test.hex'; please make sure the file is added to project and has read permission, ignoring [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/general/sirv_sim_ram.v:53]
	Parameter PLIC_IRQ_NUM bound to: 53 - type: integer 
	Parameter PLIC_PRIO_WIDTH bound to: 3 - type: integer 
	Parameter PLIC_IRQ_NUM bound to: 53 - type: integer 
	Parameter PLIC_IRQ_NUM_LOG2 bound to: 6 - type: integer 
	Parameter PLIC_ICB_RSP_FLOP bound to: 1 - type: integer 
	Parameter PLIC_IRQ_I_FLOP bound to: 1 - type: integer 
	Parameter PLIC_IRQ_O_FLOP bound to: 1 - type: integer 
	Parameter PLIC_PEND_ARRAY bound to: 2 - type: integer 
	Parameter DW bound to: 53 - type: integer 
	Parameter DW bound to: 6 - type: integer 
	Parameter DW bound to: 3 - type: integer 
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter CMD_PACK_W bound to: 65 - type: integer 
	Parameter RSP_PACK_W bound to: 33 - type: integer 
	Parameter ICB_FIFO_DP bound to: 2 - type: integer 
	Parameter ICB_FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter SPLT_FIFO_OUTS_NUM bound to: 1 - type: integer 
	Parameter SPLT_FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter O0_BASE_ADDR bound to: 268435456 - type: integer 
	Parameter O0_BASE_REGION_LSB bound to: 15 - type: integer 
	Parameter O1_BASE_ADDR bound to: 268468224 - type: integer 
	Parameter O1_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter O2_BASE_ADDR bound to: 268500992 - type: integer 
	Parameter O2_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter O3_BASE_ADDR bound to: 268509184 - type: integer 
	Parameter O3_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter O4_BASE_ADDR bound to: 268513280 - type: integer 
	Parameter O4_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter O5_BASE_ADDR bound to: 268517376 - type: integer 
	Parameter O5_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter O6_BASE_ADDR bound to: 268521472 - type: integer 
	Parameter O6_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter O7_BASE_ADDR bound to: 268578816 - type: integer 
	Parameter O7_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter O8_BASE_ADDR bound to: 268582912 - type: integer 
	Parameter O8_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter O9_BASE_ADDR bound to: 268587008 - type: integer 
	Parameter O9_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter O10_BASE_ADDR bound to: 268648448 - type: integer 
	Parameter O10_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter O11_BASE_ADDR bound to: 268652544 - type: integer 
	Parameter O11_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter O12_BASE_ADDR bound to: 285212672 - type: integer 
	Parameter O12_BASE_REGION_LSB bound to: 24 - type: integer 
	Parameter O13_BASE_ADDR bound to: 268697600 - type: integer 
	Parameter O13_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter O14_BASE_ADDR bound to: 268701696 - type: integer 
	Parameter O14_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter O15_BASE_ADDR bound to: 268705792 - type: integer 
	Parameter O15_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter BASE_REGION_MSB bound to: 31 - type: integer 
	Parameter SPLT_I_NUM bound to: 17 - type: integer 
	Parameter OUTS_CNT_W bound to: 1 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter CMD_CUT_READY bound to: 1 - type: integer 
	Parameter RSP_CUT_READY bound to: 1 - type: integer 
	Parameter CMD_DP bound to: 2 - type: integer 
	Parameter RSP_DP bound to: 2 - type: integer 
	Parameter USR_W bound to: 1 - type: integer 
	Parameter CMD_PACK_W bound to: 78 - type: integer 
	Parameter RSP_PACK_W bound to: 35 - type: integer 
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter MSKO bound to: 0 - type: integer 
	Parameter DP bound to: 2 - type: integer 
	Parameter DW bound to: 78 - type: integer 
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter MSKO bound to: 0 - type: integer 
	Parameter DP bound to: 2 - type: integer 
	Parameter DW bound to: 35 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter FIFO_OUTS_NUM bound to: 1 - type: integer 
	Parameter FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter SPLT_NUM bound to: 17 - type: integer 
	Parameter SPLT_PTR_1HOT bound to: 1 - type: integer 
	Parameter SPLT_PTR_W bound to: 17 - type: integer 
	Parameter ALLOW_DIFF bound to: 0 - type: integer 
	Parameter ALLOW_0CYCL_RSP bound to: 1 - type: integer 
	Parameter VLD_MSK_PAYLOAD bound to: 1 - type: integer 
	Parameter USR_W bound to: 1 - type: integer 
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 17 - type: integer 
	Parameter DW bound to: 17 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element T_1514_reg was removed.  [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/perips/sirv_tlwidthwidget_qspi.v:386]
WARNING: [Synth 8-6014] Unused sequential element a_opcode_reg was removed.  [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/perips/sirv_flash_qspi.v:2220]
WARNING: [Synth 8-6014] Unused sequential element a_param_reg was removed.  [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/perips/sirv_flash_qspi.v:2221]
WARNING: [Synth 8-6014] Unused sequential element a_mask_reg was removed.  [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/perips/sirv_flash_qspi.v:2225]
WARNING: [Synth 8-6014] Unused sequential element a_data_reg was removed.  [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/perips/sirv_flash_qspi.v:2226]
	Parameter DW bound to: 65 - type: integer 
	Parameter SYNC_DP bound to: 2 - type: integer 
	Parameter DW bound to: 65 - type: integer 
	Parameter DW bound to: 33 - type: integer 
	Parameter SYNC_DP bound to: 2 - type: integer 
	Parameter DW bound to: 33 - type: integer 
	Parameter DMAC_CORE_ID bound to: 0 - type: integer 
	Parameter DMAC_CORE_ID bound to: 0 - type: integer 
	Parameter DMAC_CORE_CCR_ADDR bound to: 0 - type: integer 
	Parameter DMAC_CORE_CSAR_ADDR bound to: 16 - type: integer 
	Parameter DMAC_CORE_CDAR_ADDR bound to: 48 - type: integer 
	Parameter DMAC_CORE_CMDTR_ADDR bound to: 80 - type: integer 
	Parameter DMAC_FSM_IDLE bound to: 5'b00000 
	Parameter DMAC_FSM_PERIPH_DMA_SHAKEHAND bound to: 5'b00001 
	Parameter DMAC_FSM_PERIPH_DMA_SHAKEHAND_DONE bound to: 5'b00010 
	Parameter DMAC_FSM_ICB_SHAKEHAND bound to: 5'b00100 
	Parameter DMAC_FSM_ICB_SHAKEHAND_DONE bound to: 5'b01000 
	Parameter DMAC_FSM_END bound to: 5'b10000 
WARNING: [Synth 8-689] width (1) of port connection 'src_transaction_addr_o' does not match port width (32) of module 'icb_dmac_core' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/new/icb_dmac.v:88]
WARNING: [Synth 8-689] width (1) of port connection 'dst_transaction_addr_o' does not match port width (32) of module 'icb_dmac_core' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/new/icb_dmac.v:92]
WARNING: [Synth 8-3848] Net m_src_icb_cmd_wdata_o in module/entity icb_dmac_invoker does not have driver. [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/new/icb_dmac_invoker.v:10]
WARNING: [Synth 8-3848] Net m_src_icb_cmd_wmask_o in module/entity icb_dmac_invoker does not have driver. [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/new/icb_dmac_invoker.v:11]
WARNING: [Synth 8-689] width (1) of port connection 'm_src_icb_cmd_addr_o' does not match port width (32) of module 'icb_dmac_invoker' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/new/icb_dmac.v:123]
WARNING: [Synth 8-689] width (1) of port connection 'm_src_icb_cmd_wdata_o' does not match port width (32) of module 'icb_dmac_invoker' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/new/icb_dmac.v:125]
WARNING: [Synth 8-689] width (1) of port connection 'm_src_icb_cmd_wmask_o' does not match port width (4) of module 'icb_dmac_invoker' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/new/icb_dmac.v:126]
WARNING: [Synth 8-3848] Net m_dst_icb_cmd_wmask_o in module/entity icb_dmac_receiver does not have driver. [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/new/icb_dmac_receiver.v:11]
WARNING: [Synth 8-689] width (1) of port connection 'm_dst_icb_cmd_addr_o' does not match port width (32) of module 'icb_dmac_receiver' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/new/icb_dmac.v:168]
WARNING: [Synth 8-689] width (1) of port connection 'm_dst_icb_cmd_wdata_o' does not match port width (32) of module 'icb_dmac_receiver' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/new/icb_dmac.v:170]
WARNING: [Synth 8-689] width (1) of port connection 'm_dst_icb_cmd_wmask_o' does not match port width (4) of module 'icb_dmac_receiver' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/new/icb_dmac.v:171]
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter MSKO bound to: 0 - type: integer 
	Parameter DP bound to: 16 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter DW bound to: 15 - type: integer 
WARNING: [Synth 8-3848] Net w_src_icb_rsp_err in module/entity icb_dmac does not have driver. [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/new/icb_dmac.v:111]
WARNING: [Synth 8-3848] Net w_src_icb_rsp_excl_ok in module/entity icb_dmac does not have driver. [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/new/icb_dmac.v:112]
WARNING: [Synth 8-3848] Net w_dst_icb_rsp_err in module/entity icb_dmac does not have driver. [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/new/icb_dmac.v:156]
WARNING: [Synth 8-3848] Net w_dst_icb_rsp_excl_ok in module/entity icb_dmac does not have driver. [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/new/icb_dmac.v:157]
	Parameter CONV2D_CORE_NUMBER bound to: 8 - type: integer 
	Parameter IFMAP_DATA_WIDTH bound to: 16 - type: integer 
	Parameter OFMAP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter KERNEL_SIZE bound to: 3 - type: integer 
	Parameter IFMAP_DATA_WIDTH bound to: 16 - type: integer 
	Parameter OFMAP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter KERNEL_SIZE bound to: 3 - type: integer 
	Parameter IFMAP_DATA_WIDTH bound to: 16 - type: integer 
	Parameter OFMAP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter KERNEL_SIZE bound to: 3 - type: integer 
	Parameter FIFO_SIZE bound to: 1024 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter BUF_SIZE bound to: 1024 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter BUF_SIZE bound to: 1024 - type: integer 
	Parameter CNT_BIT_NUM bound to: 11 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element r_fifo_empty_reg was removed.  [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/new/fifo.v:57]
WARNING: [Synth 8-6014] Unused sequential element r_fifo_rd_en_reg was removed.  [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/new/fifo.v:66]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DATA_DEPTH bound to: 1024 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/new/block_ram.v:28]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter TAP_NUMBER bound to: 3 - type: integer 
	Parameter FMAP_TILE_SIZE bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter VECTOR_SIZE bound to: 3 - type: integer 
	Parameter KERNEL_SIZE bound to: 3 - type: integer 
	Parameter KERNEL_DATA_WIDTH bound to: 16 - type: integer 
	Parameter PRODUCT_DATA_WIDTH bound to: 32 - type: integer 
	Parameter CONV_DATA_WIDTH bound to: 32 - type: integer 
	Parameter FMAP_TILE_SIZE bound to: 32 - type: integer 
	Parameter KERNEL_SIZE bound to: 3 - type: integer 
	Parameter STRIDE_SIZE bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUF_SIZE bound to: 1024 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUF_SIZE bound to: 1024 - type: integer 
	Parameter CNT_BIT_NUM bound to: 11 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element r_fifo_empty_reg was removed.  [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/new/fifo.v:57]
WARNING: [Synth 8-6014] Unused sequential element r_fifo_rd_en_reg was removed.  [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/new/fifo.v:66]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_DEPTH bound to: 1024 - type: integer 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/new/conv2d_wrapper.v:228]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_ila_conv2d'. This will prevent further optimization [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/new/conv2d_wrapper.v:228]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_conv2d_top'. This will prevent further optimization [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/new/conv2d_wrapper.v:197]
WARNING: [Synth 8-6014] Unused sequential element r_conv2d_ofifo_rd_en_reg was removed.  [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/new/conv2d_wrapper.v:67]
WARNING: [Synth 8-6014] Unused sequential element cpar_reg was removed.  [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/new/conv2d_wrapper.v:127]
WARNING: [Synth 8-3848] Net conv2d_icb_rsp_err_o in module/entity icb_conv2d_cluster does not have driver. [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/new/icb_conv2d_cluster.v:20]
WARNING: [Synth 8-3848] Net conv2d_done_o in module/entity icb_conv2d_cluster does not have driver. [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/new/icb_conv2d_cluster.v:23]
WARNING: [Synth 8-3848] Net i2c_mst_irq in module/entity e203_subsys_perips does not have driver. [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/subsys/e203_subsys_perips.v:358]
WARNING: [Synth 8-3848] Net TMDS_clk_n in module/entity e203_subsys_perips does not have driver. [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/subsys/e203_subsys_perips.v:393]
WARNING: [Synth 8-3848] Net TMDS_clk_p in module/entity e203_subsys_perips does not have driver. [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/subsys/e203_subsys_perips.v:394]
WARNING: [Synth 8-3848] Net TMDS_data_n in module/entity e203_subsys_perips does not have driver. [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/subsys/e203_subsys_perips.v:395]
WARNING: [Synth 8-3848] Net TMDS_data_p in module/entity e203_subsys_perips does not have driver. [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/subsys/e203_subsys_perips.v:396]
WARNING: [Synth 8-3848] Net arbt_icb_rsp_excl_ok in module/entity e203_subsys_perips does not have driver. [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/subsys/e203_subsys_perips.v:1550]
WARNING: [Synth 8-3848] Net icb_hdmi_cmd_ready in module/entity e203_subsys_perips does not have driver. [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/subsys/e203_subsys_perips.v:1479]
WARNING: [Synth 8-3848] Net icb_hdmi_rsp_valid in module/entity e203_subsys_perips does not have driver. [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/subsys/e203_subsys_perips.v:1485]
WARNING: [Synth 8-3848] Net icb_hdmi_rsp_err in module/entity e203_subsys_perips does not have driver. [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/subsys/e203_subsys_perips.v:1488]
WARNING: [Synth 8-3848] Net icb_hdmi_rsp_rdata in module/entity e203_subsys_perips does not have driver. [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/subsys/e203_subsys_perips.v:1487]
WARNING: [Synth 8-3848] Net dmac_periphs_dma_req in module/entity e203_subsys_perips does not have driver. [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/subsys/e203_subsys_perips.v:1517]
WARNING: [Synth 8-3848] Net i2c_sda_pad_o in module/entity e203_subsys_perips does not have driver. [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/subsys/e203_subsys_perips.v:431]
WARNING: [Synth 8-3848] Net i2c_sda_padoen_o in module/entity e203_subsys_perips does not have driver. [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/subsys/e203_subsys_perips.v:432]
WARNING: [Synth 8-3848] Net i2c_scl_pad_o in module/entity e203_subsys_perips does not have driver. [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/subsys/e203_subsys_perips.v:428]
WARNING: [Synth 8-3848] Net i2c_scl_padoen_o in module/entity e203_subsys_perips does not have driver. [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/subsys/e203_subsys_perips.v:429]
	Parameter MROM_AW bound to: 12 - type: integer 
	Parameter MROM_DP bound to: 1024 - type: integer 
	Parameter ICB_FIFO_DP bound to: 2 - type: integer 
	Parameter ICB_FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter SPLT_FIFO_OUTS_NUM bound to: 1 - type: integer 
	Parameter SPLT_FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter O0_BASE_ADDR bound to: 0 - type: integer 
	Parameter O0_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter O1_BASE_ADDR bound to: 4096 - type: integer 
	Parameter O1_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter O2_BASE_ADDR bound to: 131072 - type: integer 
	Parameter O2_BASE_REGION_LSB bound to: 17 - type: integer 
	Parameter O3_BASE_ADDR bound to: 536870912 - type: integer 
	Parameter O3_BASE_REGION_LSB bound to: 29 - type: integer 
	Parameter O4_BASE_ADDR bound to: -1610612736 - type: integer 
	Parameter O4_BASE_REGION_LSB bound to: 28 - type: integer 
	Parameter O5_BASE_ADDR bound to: 0 - type: integer 
	Parameter O5_BASE_REGION_LSB bound to: 28 - type: integer 
	Parameter O6_BASE_ADDR bound to: 0 - type: integer 
	Parameter O6_BASE_REGION_LSB bound to: 0 - type: integer 
	Parameter O7_BASE_ADDR bound to: 0 - type: integer 
	Parameter O7_BASE_REGION_LSB bound to: 0 - type: integer 
	Parameter BASE_REGION_MSB bound to: 31 - type: integer 
	Parameter SPLT_I_NUM bound to: 9 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter FIFO_OUTS_NUM bound to: 1 - type: integer 
	Parameter FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter SPLT_NUM bound to: 9 - type: integer 
	Parameter SPLT_PTR_1HOT bound to: 1 - type: integer 
	Parameter SPLT_PTR_W bound to: 9 - type: integer 
	Parameter ALLOW_DIFF bound to: 0 - type: integer 
	Parameter ALLOW_0CYCL_RSP bound to: 1 - type: integer 
	Parameter VLD_MSK_PAYLOAD bound to: 1 - type: integer 
	Parameter USR_W bound to: 1 - type: integer 
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 9 - type: integer 
	Parameter DW bound to: 9 - type: integer 
	Parameter AW bound to: 12 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter DP bound to: 1024 - type: integer 
	Parameter AW bound to: 12 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter DP bound to: 1024 - type: integer 
	Parameter AXI_FIFO_DP bound to: 2 - type: integer 
	Parameter AXI_FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter FIFO_OUTS_NUM bound to: 4 - type: integer 
	Parameter FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter MSKO bound to: 1 - type: integer 
	Parameter DP bound to: 0 - type: integer 
	Parameter DW bound to: 1 - type: integer 
	Parameter CHNL_FIFO_DP bound to: 2 - type: integer 
	Parameter CHNL_FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter AR_CHNL_W bound to: 50 - type: integer 
	Parameter AW_CHNL_W bound to: 50 - type: integer 
	Parameter W_CHNL_W bound to: 37 - type: integer 
	Parameter R_CHNL_W bound to: 35 - type: integer 
	Parameter B_CHNL_W bound to: 2 - type: integer 
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter MSKO bound to: 0 - type: integer 
	Parameter DP bound to: 2 - type: integer 
	Parameter DW bound to: 50 - type: integer 
	Parameter DW bound to: 50 - type: integer 
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter MSKO bound to: 0 - type: integer 
	Parameter DP bound to: 2 - type: integer 
	Parameter DW bound to: 37 - type: integer 
	Parameter DW bound to: 37 - type: integer 
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter MSKO bound to: 0 - type: integer 
	Parameter DP bound to: 2 - type: integer 
	Parameter DW bound to: 2 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter SUPPORT_JTAG_DTM bound to: 1 - type: integer 
	Parameter ASYNC_FF_LEVELS bound to: 2 - type: integer 
	Parameter PC_SIZE bound to: 32 - type: integer 
	Parameter HART_NUM bound to: 1 - type: integer 
	Parameter HART_ID_W bound to: 1 - type: integer 
	Parameter ASYNC_FF_LEVELS bound to: 2 - type: integer 
	Parameter DEBUG_DATA_BITS bound to: 34 - type: integer 
	Parameter DEBUG_ADDR_BITS bound to: 5 - type: integer 
	Parameter DEBUG_OP_BITS bound to: 2 - type: integer 
	Parameter JTAG_VERSION bound to: 4'b0001 
	Parameter DBUS_IDLE_CYCLES bound to: 3'b101 
	Parameter IR_BITS bound to: 5 - type: integer 
	Parameter DEBUG_VERSION bound to: 0 - type: integer 
	Parameter TEST_LOGIC_RESET bound to: 4'b0000 
	Parameter RUN_TEST_IDLE bound to: 4'b0001 
	Parameter SELECT_DR bound to: 4'b0010 
	Parameter CAPTURE_DR bound to: 4'b0011 
	Parameter SHIFT_DR bound to: 4'b0100 
	Parameter EXIT1_DR bound to: 4'b0101 
	Parameter PAUSE_DR bound to: 4'b0110 
	Parameter EXIT2_DR bound to: 4'b0111 
	Parameter UPDATE_DR bound to: 4'b1000 
	Parameter SELECT_IR bound to: 4'b1001 
	Parameter CAPTURE_IR bound to: 4'b1010 
	Parameter SHIFT_IR bound to: 4'b1011 
	Parameter EXIT1_IR bound to: 4'b1100 
	Parameter PAUSE_IR bound to: 4'b1101 
	Parameter EXIT2_IR bound to: 4'b1110 
	Parameter UPDATE_IR bound to: 4'b1111 
	Parameter REG_BYPASS bound to: 5'b11111 
	Parameter REG_IDCODE bound to: 5'b00001 
	Parameter REG_DEBUG_ACCESS bound to: 5'b10001 
	Parameter REG_DTM_INFO bound to: 5'b10000 
	Parameter DBUS_REG_BITS bound to: 41 - type: integer 
	Parameter DBUS_REQ_BITS bound to: 41 - type: integer 
	Parameter DBUS_RESP_BITS bound to: 36 - type: integer 
	Parameter SHIFT_REG_BITS bound to: 41 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/debug/sirv_jtag_dtm.v:237]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/debug/sirv_jtag_dtm.v:295]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/debug/sirv_jtag_dtm.v:308]
	Parameter DW bound to: 41 - type: integer 
	Parameter SYNC_DP bound to: 2 - type: integer 
	Parameter DW bound to: 41 - type: integer 
	Parameter DW bound to: 36 - type: integer 
	Parameter SYNC_DP bound to: 2 - type: integer 
	Parameter DW bound to: 36 - type: integer 
	Parameter PC_SIZE bound to: 32 - type: integer 
	Parameter DW bound to: 36 - type: integer 
	Parameter SYNC_DP bound to: 2 - type: integer 
	Parameter DW bound to: 41 - type: integer 
	Parameter SYNC_DP bound to: 2 - type: integer 
	Parameter ASYNC_FF_LEVELS bound to: 2 - type: integer 
	Parameter CMD_PACK_W bound to: 65 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter SYNC_DP bound to: 2 - type: integer 
	Parameter DW bound to: 65 - type: integer 
	Parameter SYNC_DP bound to: 2 - type: integer 
	Parameter ICB_FIFO_DP bound to: 0 - type: integer 
	Parameter ICB_FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter AW bound to: 15 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter SPLT_FIFO_OUTS_NUM bound to: 1 - type: integer 
	Parameter SPLT_FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter O0_BASE_ADDR bound to: 15'b000001000000000 
	Parameter O0_BASE_REGION_LSB bound to: 8 - type: integer 
	Parameter BASE_REGION_MSB bound to: 14 - type: integer 
	Parameter SPLT_I_NUM bound to: 2 - type: integer 
	Parameter OUTS_CNT_W bound to: 1 - type: integer 
	Parameter AW bound to: 15 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter CMD_CUT_READY bound to: 1 - type: integer 
	Parameter RSP_CUT_READY bound to: 1 - type: integer 
	Parameter CMD_DP bound to: 0 - type: integer 
	Parameter RSP_DP bound to: 0 - type: integer 
	Parameter USR_W bound to: 1 - type: integer 
	Parameter CMD_PACK_W bound to: 61 - type: integer 
	Parameter RSP_PACK_W bound to: 35 - type: integer 
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter MSKO bound to: 0 - type: integer 
	Parameter DP bound to: 0 - type: integer 
	Parameter DW bound to: 61 - type: integer 
	Parameter AW bound to: 15 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter FIFO_OUTS_NUM bound to: 1 - type: integer 
	Parameter FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter SPLT_NUM bound to: 2 - type: integer 
	Parameter SPLT_PTR_1HOT bound to: 1 - type: integer 
	Parameter SPLT_PTR_W bound to: 2 - type: integer 
	Parameter ALLOW_DIFF bound to: 0 - type: integer 
	Parameter ALLOW_0CYCL_RSP bound to: 1 - type: integer 
	Parameter VLD_MSK_PAYLOAD bound to: 1 - type: integer 
	Parameter USR_W bound to: 1 - type: integer 
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_read_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_read_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_index_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_index_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_data_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_mask_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_mask_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_extra_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_extra_reg" dissolved into registers
WARNING: [Synth 8-689] width (32) of port connection 'ext2dtcm_icb_cmd_addr' does not match port width (16) of module 'e203_subsys_top' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/soc/e203_soc_top.v:578]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter BURST_LENGTH bound to: 8 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
	Parameter MASK_SIZE bound to: 2 - type: integer 
	Parameter CMD_WRITE bound to: 3'b000 
	Parameter CMD_READ bound to: 3'b001 
	Parameter IDLE bound to: 3'b000 
	Parameter MEM_READ bound to: 3'b001 
	Parameter MEM_READ_WAIT bound to: 3'b010 
	Parameter MEM_WRITE bound to: 3'b011 
	Parameter MEM_READ_END bound to: 3'b100 
	Parameter MEM_WRITE_END bound to: 3'b101 
WARNING: [Synth 8-5788] Register r_app_addr_offset_reg in module custom_icb_mig is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/new/custom_icb_mig.v:172]
WARNING: [Synth 8-5788] Register r_app_wr_mask_reg in module custom_icb_mig is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/new/custom_icb_mig.v:180]
WARNING: [Synth 8-5788] Register r_app_wdf_wren_reg in module custom_icb_mig is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/new/custom_icb_mig.v:115]
WARNING: [Synth 8-5788] Register r_app_rd_data_reg in module custom_icb_mig is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/new/custom_icb_mig.v:116]
WARNING: [Synth 8-7023] instance 'u_custom_icb_mig' of module 'custom_icb_mig' has 26 connections declared, but only 25 given [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/new/custom_icb_mig_wrapper_.v:108]
WARNING: [Synth 8-3848] Net init_calib_complete in module/entity e203_soc_top does not have driver. [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/soc/e203_soc_top.v:304]
WARNING: [Synth 8-3848] Net arbt_icb_rsp_excl_ok in module/entity e203_soc_top does not have driver. [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/soc/e203_soc_top.v:386]
WARNING: [Synth 8-3331] design custom_icb_mig has unconnected port ddr3_clk
WARNING: [Synth 8-3331] design custom_icb_mig_wrapper has unconnected port i_icb_cmd_addr[31]
WARNING: [Synth 8-3331] design custom_icb_mig_wrapper has unconnected port i_icb_cmd_addr[30]
WARNING: [Synth 8-3331] design custom_icb_mig_wrapper has unconnected port i_icb_cmd_addr[29]
WARNING: [Synth 8-3331] design custom_icb_mig_wrapper has unconnected port i_icb_cmd_addr[28]
WARNING: [Synth 8-3331] design custom_icb_mig_wrapper has unconnected port i_icb_rsp_ready
WARNING: [Synth 8-3331] design sirv_DeglitchShiftRegister has unconnected port reset
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[31]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[30]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[29]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[27]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[26]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[25]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[24]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[23]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[22]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[21]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[20]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[19]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[18]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[17]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[16]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[15]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[14]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[11]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[10]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[7]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[6]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[5]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[4]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countLo_write_bits[31]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[31]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[30]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[29]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[28]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[27]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[26]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[25]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[24]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[23]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[22]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[21]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[20]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[19]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[18]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[17]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[16]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[15]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[14]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[13]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[12]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[11]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[10]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[9]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[8]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[7]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[6]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[5]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[4]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[3]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[2]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[1]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[0]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_s_write_bits[15]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_s_write_bits[14]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_s_write_bits[13]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_s_write_bits[12]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_s_write_bits[11]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_s_write_bits[10]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_s_write_bits[9]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_s_write_bits[8]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_s_write_bits[7]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_s_write_bits[6]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_s_write_bits[5]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_s_write_bits[4]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_s_write_bits[3]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_s_write_bits[2]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_s_write_bits[1]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_s_write_bits[0]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[31]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[30]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[29]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[28]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[27]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[26]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[25]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[24]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[23]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[22]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[21]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[20]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[19]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[18]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[17]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[16]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[15]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[14]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[13]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[12]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[11]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1162.297 ; gain = 472.695
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1162.297 ; gain = 472.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1162.297 ; gain = 472.695
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc] for cell 'dut/u_custom_icb_mig/u_custom_icb_mig/u_mig_7series_0'
Finished Parsing XDC File [e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc] for cell 'dut/u_custom_icb_mig/u_custom_icb_mig/u_mig_7series_0'
Parsing XDC File [e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/reset_sys/reset_sys/reset_sys_in_context.xdc] for cell 'ip_reset_sys'
Finished Parsing XDC File [e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/reset_sys/reset_sys/reset_sys_in_context.xdc] for cell 'ip_reset_sys'
Parsing XDC File [e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mmcm/mmcm/mmcm_in_context.xdc] for cell 'ip_mmcm'
Finished Parsing XDC File [e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mmcm/mmcm/mmcm_in_context.xdc] for cell 'ip_mmcm'
Parsing XDC File [e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/ila_dmac/ila_dmac/ila_dmac_in_context.xdc] for cell 'dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_icb_conv2d_cluster/conv2d_cluster[0].u_conv2d_wrapper/u_ila_conv2d'
Finished Parsing XDC File [e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/ila_dmac/ila_dmac/ila_dmac_in_context.xdc] for cell 'dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_icb_conv2d_cluster/conv2d_cluster[0].u_conv2d_wrapper/u_ila_conv2d'
Parsing XDC File [e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/ila_dmac/ila_dmac/ila_dmac_in_context.xdc] for cell 'dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_icb_conv2d_cluster/conv2d_cluster[1].u_conv2d_wrapper/u_ila_conv2d'
Finished Parsing XDC File [e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/ila_dmac/ila_dmac/ila_dmac_in_context.xdc] for cell 'dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_icb_conv2d_cluster/conv2d_cluster[1].u_conv2d_wrapper/u_ila_conv2d'
Parsing XDC File [e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/ila_dmac/ila_dmac/ila_dmac_in_context.xdc] for cell 'dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_icb_conv2d_cluster/conv2d_cluster[2].u_conv2d_wrapper/u_ila_conv2d'
Finished Parsing XDC File [e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/ila_dmac/ila_dmac/ila_dmac_in_context.xdc] for cell 'dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_icb_conv2d_cluster/conv2d_cluster[2].u_conv2d_wrapper/u_ila_conv2d'
Parsing XDC File [e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/ila_dmac/ila_dmac/ila_dmac_in_context.xdc] for cell 'dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_icb_conv2d_cluster/conv2d_cluster[3].u_conv2d_wrapper/u_ila_conv2d'
Finished Parsing XDC File [e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/ila_dmac/ila_dmac/ila_dmac_in_context.xdc] for cell 'dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_icb_conv2d_cluster/conv2d_cluster[3].u_conv2d_wrapper/u_ila_conv2d'
Parsing XDC File [e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/ila_dmac/ila_dmac/ila_dmac_in_context.xdc] for cell 'dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_icb_conv2d_cluster/conv2d_cluster[4].u_conv2d_wrapper/u_ila_conv2d'
Finished Parsing XDC File [e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/ila_dmac/ila_dmac/ila_dmac_in_context.xdc] for cell 'dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_icb_conv2d_cluster/conv2d_cluster[4].u_conv2d_wrapper/u_ila_conv2d'
Parsing XDC File [e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/ila_dmac/ila_dmac/ila_dmac_in_context.xdc] for cell 'dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_icb_conv2d_cluster/conv2d_cluster[5].u_conv2d_wrapper/u_ila_conv2d'
Finished Parsing XDC File [e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/ila_dmac/ila_dmac/ila_dmac_in_context.xdc] for cell 'dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_icb_conv2d_cluster/conv2d_cluster[5].u_conv2d_wrapper/u_ila_conv2d'
Parsing XDC File [e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/ila_dmac/ila_dmac/ila_dmac_in_context.xdc] for cell 'dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_icb_conv2d_cluster/conv2d_cluster[6].u_conv2d_wrapper/u_ila_conv2d'
Finished Parsing XDC File [e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/ila_dmac/ila_dmac/ila_dmac_in_context.xdc] for cell 'dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_icb_conv2d_cluster/conv2d_cluster[6].u_conv2d_wrapper/u_ila_conv2d'
Parsing XDC File [e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/ila_dmac/ila_dmac/ila_dmac_in_context.xdc] for cell 'dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_icb_conv2d_cluster/conv2d_cluster[7].u_conv2d_wrapper/u_ila_conv2d'
Finished Parsing XDC File [e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/ila_dmac/ila_dmac/ila_dmac_in_context.xdc] for cell 'dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_icb_conv2d_cluster/conv2d_cluster[7].u_conv2d_wrapper/u_ila_conv2d'
Parsing XDC File [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/constrs_1/imports/constrs/nuclei-master.xdc]
WARNING: [Vivado 12-627] No clocks matched 'clk_out1_mmcm'. [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/constrs_1/imports/constrs/nuclei-master.xdc:7]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/constrs_1/imports/constrs/nuclei-master.xdc:7]
WARNING: [Vivado 12-627] No clocks matched 'clk_out1_video_pll'. [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/constrs_1/imports/constrs/nuclei-master.xdc:7]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/constrs_1/imports/constrs/nuclei-master.xdc:7]
WARNING: [Vivado 12-507] No nets matched 'clk_board_IBUF'. [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/constrs_1/imports/constrs/nuclei-master.xdc:13]
WARNING: [Vivado 12-507] No nets matched 'ip_mmcm/inst/clk_in1_mmcm'. [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/constrs_1/imports/constrs/nuclei-master.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'jd_3'. [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/constrs_1/imports/constrs/nuclei-master.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'jd_3'. [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/constrs_1/imports/constrs/nuclei-master.xdc:86]
Finished Parsing XDC File [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/constrs_1/imports/constrs/nuclei-master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/constrs_1/imports/constrs/nuclei-master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/e203_system_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/constrs_1/imports/constrs/nuclei-master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/e203_system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/e203_system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1408.348 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 38 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 38 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.214 . Memory (MB): peak = 1408.348 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1408.348 ; gain = 718.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1408.348 ; gain = 718.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  e:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 95).
WARNING: set_property CLOCK_DEDICATED_ROUTE could not find object (constraint file  E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/constrs_1/imports/constrs/nuclei-master.xdc, line 14).
Applied set_property DONT_TOUCH = true for dut/u_custom_icb_mig/u_custom_icb_mig/u_mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ip_reset_sys. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ip_mmcm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_icb_conv2d_cluster/\conv2d_cluster[0].u_conv2d_wrapper /u_ila_conv2d. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_icb_conv2d_cluster/\conv2d_cluster[1].u_conv2d_wrapper /u_ila_conv2d. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_icb_conv2d_cluster/\conv2d_cluster[2].u_conv2d_wrapper /u_ila_conv2d. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_icb_conv2d_cluster/\conv2d_cluster[3].u_conv2d_wrapper /u_ila_conv2d. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_icb_conv2d_cluster/\conv2d_cluster[4].u_conv2d_wrapper /u_ila_conv2d. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_icb_conv2d_cluster/\conv2d_cluster[5].u_conv2d_wrapper /u_ila_conv2d. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_icb_conv2d_cluster/\conv2d_cluster[6].u_conv2d_wrapper /u_ila_conv2d. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_icb_conv2d_cluster/\conv2d_cluster[7].u_conv2d_wrapper /u_ila_conv2d. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1408.348 ; gain = 718.746
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'dmac_src_fsm_state_reg' in module 'icb_dmac_core'
INFO: [Synth 8-802] inferred FSM for state register 'dmac_dst_fsm_state_reg' in module 'icb_dmac_core'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/new/fifo.v:87]
WARNING: [Synth 8-3936] Found unconnected internal register 'ram_rd_addrb_reg' and it is trimmed from '11' to '10' bits. [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/new/block_ram.v:40]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/new/fifo.v:87]
WARNING: [Synth 8-3936] Found unconnected internal register 'ram_rd_addrb_reg' and it is trimmed from '11' to '10' bits. [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/new/block_ram.v:40]
INFO: [Synth 8-802] inferred FSM for state register 'jtagStateReg_reg' in module 'sirv_jtag_dtm'
INFO: [Synth 8-802] inferred FSM for state register 'app_state_reg' in module 'custom_icb_mig'
WARNING: [Synth 8-327] inferring latch for variable 'enb_reg' [E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.srcs/sources_1/imports/e203/core/e203_clkgate.v:46]
INFO: [Synth 8-6430] The Block RAM "sirv_sim_ram:/mem[1].non_last.mem_r_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6841] Block RAM (mem[1].non_last.mem_r_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired.)
INFO: [Synth 8-6430] The Block RAM "sirv_sim_ram__parameterized0:/mem[1].non_last.mem_r_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6841] Block RAM (mem[1].non_last.mem_r_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired.)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           DMAC_FSM_IDLE |                               00 |                            00000
  DMAC_FSM_ICB_SHAKEHAND |                               01 |                            00100
DMAC_FSM_ICB_SHAKEHAND_DONE |                               10 |                            01000
            DMAC_FSM_END |                               11 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dmac_dst_fsm_state_reg' using encoding 'sequential' in module 'icb_dmac_core'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           DMAC_FSM_IDLE |                            00001 |                            00000
DMAC_FSM_PERIPH_DMA_SHAKEHAND |                            00010 |                            00001
  DMAC_FSM_ICB_SHAKEHAND |                            00100 |                            00100
DMAC_FSM_ICB_SHAKEHAND_DONE |                            01000 |                            01000
            DMAC_FSM_END |                            10000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dmac_src_fsm_state_reg' using encoding 'one-hot' in module 'icb_dmac_core'
INFO: [Synth 8-6430] The Block RAM "block_ram_simple_dual_port:/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM "block_ram_simple_dual_port__parameterized0:/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        TEST_LOGIC_RESET |                 0000000000000001 |                             0000
           RUN_TEST_IDLE |                 0000000000000010 |                             0001
               SELECT_DR |                 0000000000000100 |                             0010
               SELECT_IR |                 0000000000001000 |                             1001
              CAPTURE_IR |                 0000000000010000 |                             1010
                SHIFT_IR |                 0000000000100000 |                             1011
                EXIT1_IR |                 0000000001000000 |                             1100
                PAUSE_IR |                 0000000010000000 |                             1101
                EXIT2_IR |                 0000000100000000 |                             1110
               UPDATE_IR |                 0000001000000000 |                             1111
              CAPTURE_DR |                 0000010000000000 |                             0011
                SHIFT_DR |                 0000100000000000 |                             0100
                EXIT1_DR |                 0001000000000000 |                             0101
                PAUSE_DR |                 0010000000000000 |                             0110
                EXIT2_DR |                 0100000000000000 |                             0111
               UPDATE_DR |                 1000000000000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'jtagStateReg_reg' using encoding 'one-hot' in module 'sirv_jtag_dtm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                MEM_READ |                              001 |                              001
           MEM_READ_WAIT |                              010 |                              010
            MEM_READ_END |                              011 |                              100
               MEM_WRITE |                              100 |                              011
           MEM_WRITE_END |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'app_state_reg' using encoding 'sequential' in module 'custom_icb_mig'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 1408.348 ; gain = 718.746
---------------------------------------------------------------------------------
RAM Pipeline Warning: Read Address Register Found For RAM mem[1].non_last.mem_r_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem[1].non_last.mem_r_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |icb_conv2d_cluster__GB0  |           1|     31876|
|2     |icb_conv2d_cluster__GB1  |           1|     15870|
|3     |icb_conv2d_cluster__GB2  |           1|     15698|
|4     |e203_subsys_perips__GC0  |           1|     21841|
|5     |e203_subsys_main__GC0    |           1|     33735|
|6     |e203_subsys_top__GC0     |           1|      8720|
|7     |e203_soc_top__GC0        |           1|      2961|
|8     |e203_system_wrapper__GC0 |           1|       180|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     42 Bit       Adders := 1     
	   3 Input     35 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 8     
	   2 Input     32 Bit       Adders := 10    
	   2 Input     27 Bit       Adders := 2     
	   2 Input     26 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 64    
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 9     
	   2 Input      6 Bit       Adders := 22    
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 18    
	   3 Input      3 Bit       Adders := 10    
	   2 Input      3 Bit       Adders := 20    
	   2 Input      2 Bit       Adders := 19    
	   2 Input      1 Bit       Adders := 7     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input     27 Bit         XORs := 2     
	   2 Input     19 Bit         XORs := 1     
	   2 Input     16 Bit         XORs := 1     
	   2 Input     10 Bit         XORs := 145   
	   2 Input      6 Bit         XORs := 3     
	   2 Input      4 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 68    
+---Registers : 
	              144 Bit    Registers := 16    
	              128 Bit    Registers := 2     
	               91 Bit    Registers := 1     
	               78 Bit    Registers := 5     
	               65 Bit    Registers := 2     
	               54 Bit    Registers := 1     
	               53 Bit    Registers := 1     
	               50 Bit    Registers := 4     
	               48 Bit    Registers := 24    
	               44 Bit    Registers := 1     
	               42 Bit    Registers := 1     
	               41 Bit    Registers := 4     
	               37 Bit    Registers := 2     
	               36 Bit    Registers := 2     
	               35 Bit    Registers := 7     
	               33 Bit    Registers := 4     
	               32 Bit    Registers := 218   
	               30 Bit    Registers := 3     
	               28 Bit    Registers := 2     
	               26 Bit    Registers := 3     
	               24 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 787   
	               15 Bit    Registers := 2     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 9     
	               11 Bit    Registers := 64    
	               10 Bit    Registers := 18    
	                9 Bit    Registers := 19    
	                8 Bit    Registers := 30    
	                7 Bit    Registers := 9     
	                6 Bit    Registers := 22    
	                5 Bit    Registers := 21    
	                4 Bit    Registers := 49    
	                3 Bit    Registers := 73    
	                2 Bit    Registers := 61    
	                1 Bit    Registers := 808   
+---RAMs : 
	             512K Bit         RAMs := 2     
	              32K Bit         RAMs := 8     
	              16K Bit         RAMs := 8     
	               64 Bit         RAMs := 10    
+---Muxes : 
	   2 Input    144 Bit        Muxes := 24    
	   6 Input    128 Bit        Muxes := 1     
	   2 Input     91 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 15    
	   2 Input     54 Bit        Muxes := 1     
	   3 Input     43 Bit        Muxes := 1     
	   2 Input     42 Bit        Muxes := 3     
	   2 Input     41 Bit        Muxes := 2     
	   4 Input     41 Bit        Muxes := 2     
	   3 Input     41 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 4     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 14    
	   2 Input     32 Bit        Muxes := 163   
	   6 Input     32 Bit        Muxes := 1     
	  32 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 3     
	   2 Input     30 Bit        Muxes := 3     
	   2 Input     28 Bit        Muxes := 4     
	   6 Input     28 Bit        Muxes := 2     
	   2 Input     27 Bit        Muxes := 5     
	   2 Input     26 Bit        Muxes := 14    
	   2 Input     19 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 5     
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 36    
	   4 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	  16 Input     16 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 6     
	   2 Input     11 Bit        Muxes := 128   
	   2 Input      9 Bit        Muxes := 18    
	   2 Input      8 Bit        Muxes := 83    
	   2 Input      7 Bit        Muxes := 11    
	   2 Input      6 Bit        Muxes := 59    
	   2 Input      5 Bit        Muxes := 66    
	   5 Input      5 Bit        Muxes := 1     
	  14 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 56    
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 120   
	   3 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 104   
	   3 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1234  
	  32 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 9     
	  16 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 6     
	 128 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sync_fifo_docker__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
+---Registers : 
	               11 Bit    Registers := 4     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 7     
Module block_ram_simple_dual_port__11 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module shift_ram__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 96    
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module win_gen__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 3     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module conv_datapath__11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 9     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv_ctrl__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
Module sync_fifo_docker__parameterized0__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
+---Registers : 
	               11 Bit    Registers := 4     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 7     
Module block_ram_simple_dual_port__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module conv2d_wrapper__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              144 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    144 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module sync_fifo_docker__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
+---Registers : 
	               11 Bit    Registers := 4     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 7     
Module block_ram_simple_dual_port__10 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module shift_ram__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 96    
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module win_gen__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 3     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module conv_datapath__10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 9     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv_ctrl__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
Module sync_fifo_docker__parameterized0__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
+---Registers : 
	               11 Bit    Registers := 4     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 7     
Module block_ram_simple_dual_port__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module conv2d_wrapper__xdcDup__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              144 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    144 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module sync_fifo_docker__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
+---Registers : 
	               11 Bit    Registers := 4     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 7     
Module block_ram_simple_dual_port__9 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module shift_ram__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 96    
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module win_gen__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 3     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module conv_datapath__9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 9     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv_ctrl__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
Module sync_fifo_docker__parameterized0__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
+---Registers : 
	               11 Bit    Registers := 4     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 7     
Module block_ram_simple_dual_port__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module conv2d_wrapper__xdcDup__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              144 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    144 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module sync_fifo_docker__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
+---Registers : 
	               11 Bit    Registers := 4     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 7     
Module block_ram_simple_dual_port__8 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module shift_ram__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 96    
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module win_gen__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 3     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module conv_datapath__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 9     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv_ctrl__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
Module sync_fifo_docker__parameterized0__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
+---Registers : 
	               11 Bit    Registers := 4     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 7     
Module block_ram_simple_dual_port__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module conv2d_wrapper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              144 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    144 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module sync_fifo_docker__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
+---Registers : 
	               11 Bit    Registers := 4     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 7     
Module block_ram_simple_dual_port__13 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module shift_ram__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 96    
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module win_gen__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 3     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module conv_datapath__13 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 9     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv_ctrl__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
Module sync_fifo_docker__parameterized0__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
+---Registers : 
	               11 Bit    Registers := 4     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 7     
Module block_ram_simple_dual_port__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module conv2d_wrapper__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              144 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    144 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module sync_fifo_docker__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
+---Registers : 
	               11 Bit    Registers := 4     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 7     
Module block_ram_simple_dual_port__12 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module shift_ram__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 96    
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module win_gen__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 3     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module conv_datapath__12 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 9     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv_ctrl__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
Module sync_fifo_docker__parameterized0__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
+---Registers : 
	               11 Bit    Registers := 4     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 7     
Module block_ram_simple_dual_port__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module conv2d_wrapper__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              144 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    144 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module sync_fifo_docker 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
+---Registers : 
	               11 Bit    Registers := 4     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 7     
Module block_ram_simple_dual_port 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module shift_ram 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 96    
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module win_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 3     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module conv_datapath 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 9     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
Module sync_fifo_docker__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
+---Registers : 
	               11 Bit    Registers := 4     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 7     
Module block_ram_simple_dual_port__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module conv2d_wrapper__xdcDup__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              144 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    144 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module sync_fifo_docker__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
+---Registers : 
	               11 Bit    Registers := 4     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 7     
Module block_ram_simple_dual_port__14 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module shift_ram__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 96    
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module win_gen__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 3     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module conv_datapath__14 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 9     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv_ctrl__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
Module sync_fifo_docker__parameterized0__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
+---Registers : 
	               11 Bit    Registers := 4     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 7     
Module block_ram_simple_dual_port__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module conv2d_wrapper__xdcDup__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              144 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    144 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module icb_conv2d_cluster 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 17    
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module sirv_gnrl_dfflr__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_icb_arbt__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized6__1 
Detailed RTL Component Info : 
+---Registers : 
	               78 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized6__2 
Detailed RTL Component Info : 
+---Registers : 
	               78 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized6__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module sirv_gnrl_dfflr__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	               35 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized7__2 
Detailed RTL Component Info : 
+---Registers : 
	               35 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized7__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module sirv_gnrl_dfflr__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_icb_buffer__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
Module sirv_gnrl_icb_splt__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
Module sirv_AsyncResetReg__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__95 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__94 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__93 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__92 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__91 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__90 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__89 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__88 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__87 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__86 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__85 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__84 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__83 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__82 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__81 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__80 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__79 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__78 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__77 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__76 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__75 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__74 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__127 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__126 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__125 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__124 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__123 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__122 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__121 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__120 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__119 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__118 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__117 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__116 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__115 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__114 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__113 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__112 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__111 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__110 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__109 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__108 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__107 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__106 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__105 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__104 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__103 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__102 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__101 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__100 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__99 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__98 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__97 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__96 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__128 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gpio 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     10 Bit         XORs := 16    
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               32 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	  32 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 384   
Module sirv_uarttx__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sirv_queue_1__9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
Module sirv_uartrx__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 21    
Module sirv_queue_1__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
Module sirv_uart__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     10 Bit         XORs := 6     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module sirv_tl_repeater_5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               30 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sirv_tlwidthwidget_qspi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module sirv_repeater_6 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sirv_tlfragmenter_qspi_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module sirv_queue_1__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
Module sirv_queue_1__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
Module sirv_qspi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sirv_qspi_physical 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 13    
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 25    
Module sirv_qspi_media 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
	   4 Input      1 Bit        Muxes := 1     
Module sirv_qspi_flashmap 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 16    
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 21    
Module sirv_qspi_arbiter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module sirv_flash_qspi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     10 Bit         XORs := 15    
+---Registers : 
	               30 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  32 Input      1 Bit        Muxes := 1     
Module sirv_pwm8_core 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     19 Bit         XORs := 1     
	   2 Input      6 Bit         XORs := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module sirv_pwm8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     10 Bit         XORs := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
Module sirv_uarttx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sirv_queue_1__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
Module sirv_uartrx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 21    
Module sirv_queue_1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
Module sirv_uart 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     10 Bit         XORs := 6     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module sirv_queue_1__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
Module sirv_queue_1__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
Module sirv_qspi_fifo__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sirv_qspi_physical_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 13    
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 25    
Module sirv_qspi_media_1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 2     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
	   4 Input      1 Bit        Muxes := 1     
Module sirv_qspi_4cs 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     10 Bit         XORs := 13    
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	  32 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	  32 Input      1 Bit        Muxes := 1     
Module sirv_pwm16_core__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input     27 Bit         XORs := 1     
	   2 Input      6 Bit         XORs := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 2     
	   2 Input     26 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module sirv_pwm16__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     10 Bit         XORs := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
Module sirv_queue_1__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
Module sirv_queue_1__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
Module sirv_qspi_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sirv_qspi_physical_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 13    
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 25    
Module sirv_qspi_media_2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
	   4 Input      1 Bit        Muxes := 1     
Module sirv_qspi_1cs 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     10 Bit         XORs := 13    
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	  32 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	  32 Input      1 Bit        Muxes := 1     
Module sirv_pwm16_core 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input     27 Bit         XORs := 1     
	   2 Input      6 Bit         XORs := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 2     
	   2 Input     26 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module sirv_pwm16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     10 Bit         XORs := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
Module sirv_spigpioport_2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 12    
Module sirv_gnrl_dffr__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
Module sirv_gnrl_dffr__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
Module sirv_gnrl_dfflr__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module icb_dmac_core 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module icb_dmac_invoker 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized9__1 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized3__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized3__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized3__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized3__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized3__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized3__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized3__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized3__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized3__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized3__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized3__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized3__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized3__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized3__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module icb_dmac 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 18    
Module sirv_AsyncResetReg__129 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__130 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__131 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__132 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__133 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__134 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__135 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__136 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__137 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__138 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__139 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__140 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__141 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__142 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__143 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__144 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__145 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__146 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__147 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__148 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_ResetCatchAndSync_2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module e203_subsys_hclkgen_rstsync__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module e203_subsys_hclkgen_rstsync 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module sirv_gnrl_dfflr__142 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module e203_subsys_pllclkdiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module e203_subsys_gfcm 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module e203_subsys_hclkgen 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module e203_reset_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dffr__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffrs 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__123 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__124 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__125 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__126 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__127 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__128 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__129 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__130 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized3__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module e203_exu_decode 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module sirv_gnrl_dfflr__122 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module e203_ifu_litebpu 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module sirv_gnrl_dfflr__parameterized3__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__131 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__132 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module e203_ifu_ifetch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflrs__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__114 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sirv_gnrl_bypbuf 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sirv_gnrl_dfflr__115 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__116 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__117 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__118 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__119 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__120 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module sirv_gnrl_dfflr__121 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module e203_ifu_ift2icb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module sirv_gnrl_dffl__parameterized3__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized3__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized3__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized3__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized3__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized3__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized3__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized3__27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized3__28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized3__29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized3__30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized3__31 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized3__32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized3__33 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized3__34 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized3__35 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized3__36 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized3__37 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized3__38 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized3__39 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized3__40 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized3__41 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized3__42 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized3__43 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized3__44 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized3__45 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized3__46 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized3__47 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized3__48 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized3__49 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module e203_exu_decode__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module e203_exu_disp 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module sirv_gnrl_dfflr__108 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__109 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__110 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__111 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__112 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized3__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__113 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized3__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module e203_exu_oitf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module e203_exu_alu_csrctrl 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module e203_exu_alu_bjp 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__106 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module sirv_gnrl_dfflr__107 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module e203_exu_alu_lsuagu 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module e203_exu_alu_rglr 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module sirv_gnrl_dfflr__103 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__55 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module sirv_gnrl_dfflr__104 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__105 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module e203_exu_alu_muldiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 11    
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module sirv_gnrl_dffl__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
Module e203_exu_alu_dpath 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     35 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 3     
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module e203_exu_alu 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module e203_exu_longpwbck 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module e203_exu_wbck 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module e203_exu_branchslv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__100 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__101 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__102 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module e203_exu_excp 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	  14 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module e203_exu_commit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module sirv_gnrl_dfflr__98 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__99 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized3__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffr__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized3__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized3__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized3__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized3__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized3__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized3__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized3__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized3__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized3__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized3__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized3__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized3__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized3__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module e203_exu_csr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module sirv_gnrl_dfflr__86 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__97 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized3__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__96 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               44 Bit    Registers := 1     
Module e203_lsu_ctrl 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sirv_gnrl_dfflr__95 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__93 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               78 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sirv_gnrl_dfflrs__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__92 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               35 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__94 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_icb_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__91 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module sirv_gnrl_icb_splt__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__141 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_icb_n2w__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__140 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_icb_n2w 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__139 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__89 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               91 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sirv_gnrl_bypbuf__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     91 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__88 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sirv_gnrl_dfflr__90 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module e203_itcm_ctrl 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__138 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__87 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               54 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sirv_gnrl_bypbuf__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     54 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__137 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_sim_ram 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
+---RAMs : 
	             512K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 14    
	   2 Input      8 Bit        Muxes := 1     
Module sirv_sim_ram__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
+---RAMs : 
	             512K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 1     
Module sirv_gnrl_dffr__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               53 Bit    Registers := 1     
Module sirv_gnrl_dffr__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module sirv_gnrl_dffr__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_gnrl_dfflr__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized3__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__5 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__6 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__7 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__8 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__9 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__10 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__11 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__12 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__13 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__14 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__15 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__16 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__17 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__18 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__19 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__20 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__21 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__22 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__23 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__24 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__25 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__26 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__27 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__28 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__29 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__30 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__31 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__32 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__33 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__34 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__35 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__36 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__37 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__38 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__39 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__40 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__41 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__42 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__74 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__43 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__75 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__44 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__76 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__45 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__77 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__46 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__78 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__47 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__79 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__48 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__80 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__49 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__81 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__50 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__82 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__51 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__83 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__52 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__84 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__53 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__85 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__54 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_plic_man 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 28    
	   2 Input      5 Bit        Muxes := 21    
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 71    
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 67    
Module sirv_gnrl_dffr__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_clint 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module sirv_clint_top 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sirv_gnrl_dfflr__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized4__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized6__3 
Detailed RTL Component Info : 
+---Registers : 
	               78 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized6__4 
Detailed RTL Component Info : 
+---Registers : 
	               78 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module sirv_gnrl_dfflr__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized4__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized7__3 
Detailed RTL Component Info : 
+---Registers : 
	               35 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized7__4 
Detailed RTL Component Info : 
+---Registers : 
	               35 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module sirv_gnrl_dfflr__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_icb_buffer__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module sirv_gnrl_icb_splt__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__136 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__135 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized4__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized13__3 
Detailed RTL Component Info : 
+---Registers : 
	               50 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized13__2 
Detailed RTL Component Info : 
+---Registers : 
	               50 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized10__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module sirv_gnrl_dfflr__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized4__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized13__1 
Detailed RTL Component Info : 
+---Registers : 
	               50 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	               50 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module sirv_gnrl_dfflr__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized4__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized14__1 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module sirv_gnrl_dfflr__134 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__133 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized4__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized7__6 
Detailed RTL Component Info : 
+---Registers : 
	               35 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized7__5 
Detailed RTL Component Info : 
+---Registers : 
	               35 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized7__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module sirv_gnrl_dfflr__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized4__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module sirv_gnrl_icb2axi 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module e203_subsys_main 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 96    
Module sirv_gnrl_dffr__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__160 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
Module sirv_gnrl_dffr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__161 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__158 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module sirv_gnrl_dfflr__159 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_jtag_dtm 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 2     
	   4 Input     41 Bit        Muxes := 2     
	   3 Input     41 Bit        Muxes := 1     
	  16 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 16    
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module sirv_AsyncResetReg__158 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__159 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__160 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__161 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__162 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__163 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__164 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__165 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__166 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__167 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__168 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__169 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__170 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__171 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__172 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__173 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__174 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__175 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__176 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_ResetCatchAndSync_2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_AsyncResetReg__149 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__150 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__151 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_ResetCatchAndSync 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized3__28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__153 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__154 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_gnrl_dfflr__155 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__156 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__157 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_debug_csr 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
Module sirv_gnrl_dffr__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__151 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized11__1 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module sirv_gnrl_dffr__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__152 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__149 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized10__1 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
Module sirv_gnrl_dfflr__150 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__162 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__163 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__164 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized3__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized3__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized3__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized3__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized3__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized3__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized3__27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__165 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__166 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_debug_module 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sirv_gnrl_dffr__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__147 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized3__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffr__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__148 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__145 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
Module sirv_gnrl_dfflr__146 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__144 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_icb_buffer__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__143 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sirv_gnrl_icb_splt__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sirv_gnrl_dfflrs 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__152 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_rtc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     42 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               42 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     43 Bit        Muxes := 1     
	   2 Input     42 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
Module sirv_pmu_core 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	                9 Bit    Registers := 16    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 15    
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module sirv_AsyncResetReg__153 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__154 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__155 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__156 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__157 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_pmu 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 11    
Module sirv_AsyncResetReg__183 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__184 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__185 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__186 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__187 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_wdog 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
Module sirv_queue 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_aon 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     10 Bit         XORs := 49    
+---Registers : 
	               32 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	 128 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module sirv_AsyncResetReg__179 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__178 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__177 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_ResetCatchAndSync__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_AsyncResetReg__182 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__181 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__180 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_ResetCatchAndSync__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_DeglitchShiftRegister__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module sirv_DeglitchShiftRegister__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module sirv_DeglitchShiftRegister 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module sirv_gnrl_dffr__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_aon_wrapper 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sirv_aon_top 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module sirv_gnrl_dfflr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_icb_arbt 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__168 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_icb_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__167 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sirv_gnrl_icb_splt 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module signal_sync__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module signal_sync 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module custom_icb_mig 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
	               28 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   6 Input    128 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 3     
	   6 Input     28 Bit        Muxes := 2     
	   6 Input     16 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 12    
Module custom_icb_mig_wrapper 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
Module clock_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_topi_6/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_reg[1]' (FDCE) to 'u_e203_subsys_topi_6/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_topi_6/u_sirv_aon_top/\u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/por_reset_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_topi_6/u_sirv_debug_module/\u_dm2dtm_cdc_tx/dat_dfflr/qout_r_reg[0] )
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_topi_6/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_reg[1]' (FDCE) to 'u_e203_subsys_topi_6/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_topi_6/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_mask_reg[3]' (FDE) to 'u_e203_subsys_topi_6/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_topi_6/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_extra_reg[1]' (FDE) to 'u_e203_subsys_topi_6/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_topi_6/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_mask_reg[2]' (FDE) to 'u_e203_subsys_topi_6/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_topi_6/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_mask_reg[0]' (FDE) to 'u_e203_subsys_topi_6/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_mask_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_e203_subsys_topi_6/u_sirv_aon_top/\u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_mask_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_topi_6/u_sirv_debug_module/\u_sirv_debug_csr/dpc_dfflr/qout_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_topi_6/u_sirv_aon_top/\u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/por_reset_r_r_reg )
INFO: [Synth 8-3886] merging instance 'duti_7/u_custom_icb_mig/u_custom_icb_mig/r_app_addr_offset_reg[27]' (FDE) to 'duti_7/u_custom_icb_mig/u_custom_icb_mig/r_app_addr_offset_reg[24]'
INFO: [Synth 8-3886] merging instance 'duti_7/u_custom_icb_mig/u_custom_icb_mig/r_app_addr_offset_reg[26]' (FDE) to 'duti_7/u_custom_icb_mig/u_custom_icb_mig/r_app_addr_offset_reg[24]'
INFO: [Synth 8-3886] merging instance 'duti_7/u_custom_icb_mig/u_custom_icb_mig/r_app_addr_offset_reg[25]' (FDE) to 'duti_7/u_custom_icb_mig/u_custom_icb_mig/r_app_addr_offset_reg[24]'
INFO: [Synth 8-3886] merging instance 'duti_7/u_custom_icb_mig/u_custom_icb_mig/r_app_addr_offset_reg[24]' (FDE) to 'duti_7/u_custom_icb_mig/u_custom_icb_mig/r_app_addr_offset_reg[23]'
INFO: [Synth 8-3886] merging instance 'duti_7/u_custom_icb_mig/u_custom_icb_mig/r_app_addr_offset_reg[23]' (FDE) to 'duti_7/u_custom_icb_mig/u_custom_icb_mig/r_app_addr_offset_reg[22]'
INFO: [Synth 8-3886] merging instance 'duti_7/u_custom_icb_mig/u_custom_icb_mig/r_app_addr_offset_reg[22]' (FDE) to 'duti_7/u_custom_icb_mig/u_custom_icb_mig/r_app_addr_offset_reg[21]'
INFO: [Synth 8-3886] merging instance 'duti_7/u_custom_icb_mig/u_custom_icb_mig/r_app_addr_offset_reg[21]' (FDE) to 'duti_7/u_custom_icb_mig/u_custom_icb_mig/r_app_addr_offset_reg[20]'
INFO: [Synth 8-3886] merging instance 'duti_7/u_custom_icb_mig/u_custom_icb_mig/r_app_addr_offset_reg[20]' (FDE) to 'duti_7/u_custom_icb_mig/u_custom_icb_mig/r_app_addr_offset_reg[19]'
INFO: [Synth 8-3886] merging instance 'duti_7/u_custom_icb_mig/u_custom_icb_mig/r_app_addr_offset_reg[19]' (FDE) to 'duti_7/u_custom_icb_mig/u_custom_icb_mig/r_app_addr_offset_reg[18]'
INFO: [Synth 8-3886] merging instance 'duti_7/u_custom_icb_mig/u_custom_icb_mig/r_app_addr_offset_reg[18]' (FDE) to 'duti_7/u_custom_icb_mig/u_custom_icb_mig/r_app_addr_offset_reg[17]'
INFO: [Synth 8-3886] merging instance 'duti_7/u_custom_icb_mig/u_custom_icb_mig/r_app_addr_offset_reg[17]' (FDE) to 'duti_7/u_custom_icb_mig/u_custom_icb_mig/r_app_addr_offset_reg[16]'
INFO: [Synth 8-3886] merging instance 'duti_7/u_custom_icb_mig/u_custom_icb_mig/r_app_addr_offset_reg[16]' (FDE) to 'duti_7/u_custom_icb_mig/u_custom_icb_mig/r_app_addr_offset_reg[15]'
INFO: [Synth 8-3886] merging instance 'duti_7/u_custom_icb_mig/u_custom_icb_mig/r_app_addr_offset_reg[15]' (FDE) to 'duti_7/u_custom_icb_mig/u_custom_icb_mig/r_app_addr_offset_reg[14]'
INFO: [Synth 8-3886] merging instance 'duti_7/u_custom_icb_mig/u_custom_icb_mig/r_app_addr_offset_reg[14]' (FDE) to 'duti_7/u_custom_icb_mig/u_custom_icb_mig/r_app_addr_offset_reg[13]'
INFO: [Synth 8-3886] merging instance 'duti_7/u_custom_icb_mig/u_custom_icb_mig/r_app_addr_offset_reg[13]' (FDE) to 'duti_7/u_custom_icb_mig/u_custom_icb_mig/r_app_addr_offset_reg[12]'
INFO: [Synth 8-3886] merging instance 'duti_7/u_custom_icb_mig/u_custom_icb_mig/r_app_addr_offset_reg[12]' (FDE) to 'duti_7/u_custom_icb_mig/u_custom_icb_mig/r_app_addr_offset_reg[11]'
INFO: [Synth 8-3886] merging instance 'duti_7/u_custom_icb_mig/u_custom_icb_mig/r_app_addr_offset_reg[11]' (FDE) to 'duti_7/u_custom_icb_mig/u_custom_icb_mig/r_app_addr_offset_reg[10]'
INFO: [Synth 8-3886] merging instance 'duti_7/u_custom_icb_mig/u_custom_icb_mig/r_app_addr_offset_reg[10]' (FDE) to 'duti_7/u_custom_icb_mig/u_custom_icb_mig/r_app_addr_offset_reg[9]'
INFO: [Synth 8-3886] merging instance 'duti_7/u_custom_icb_mig/u_custom_icb_mig/r_app_addr_offset_reg[9]' (FDE) to 'duti_7/u_custom_icb_mig/u_custom_icb_mig/r_app_addr_offset_reg[8]'
INFO: [Synth 8-3886] merging instance 'duti_7/u_custom_icb_mig/u_custom_icb_mig/r_app_addr_offset_reg[8]' (FDE) to 'duti_7/u_custom_icb_mig/u_custom_icb_mig/r_app_addr_offset_reg[7]'
INFO: [Synth 8-3886] merging instance 'duti_7/u_custom_icb_mig/u_custom_icb_mig/r_app_addr_offset_reg[7]' (FDE) to 'duti_7/u_custom_icb_mig/u_custom_icb_mig/r_app_addr_offset_reg[6]'
INFO: [Synth 8-3886] merging instance 'duti_7/u_custom_icb_mig/u_custom_icb_mig/r_app_addr_offset_reg[6]' (FDE) to 'duti_7/u_custom_icb_mig/u_custom_icb_mig/r_app_addr_offset_reg[5]'
INFO: [Synth 8-3886] merging instance 'duti_7/u_custom_icb_mig/u_custom_icb_mig/r_app_addr_offset_reg[5]' (FDE) to 'duti_7/u_custom_icb_mig/u_custom_icb_mig/r_app_addr_offset_reg[4]'
INFO: [Synth 8-3886] merging instance 'duti_7/u_custom_icb_mig/u_custom_icb_mig/r_app_addr_offset_reg[4]' (FDE) to 'duti_7/u_custom_icb_mig/u_custom_icb_mig/r_app_addr_offset_reg[1]'
INFO: [Synth 8-3886] merging instance 'duti_7/u_custom_icb_mig/u_custom_icb_mig/r_app_addr_offset_reg[1]' (FDE) to 'duti_7/u_custom_icb_mig/u_custom_icb_mig/r_app_addr_offset_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (duti_7/\u_custom_icb_mig/u_custom_icb_mig/r_app_addr_offset_reg[0] )
INFO: [Synth 8-3886] merging instance 'duti_7/u_custom_icb_mig/u_custom_icb_mig/r_app_cmd_reg[1]' (FDCE) to 'duti_7/u_custom_icb_mig/u_custom_icb_mig/r_app_cmd_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (duti_7/\u_custom_icb_mig/u_custom_icb_mig/r_app_cmd_reg[2] )
INFO: [Synth 8-3886] merging instance 'duti_7/u_custom_icb_mig/u_custom_icb_mig/r_app_addr_reg[0]' (FDCE) to 'duti_7/u_custom_icb_mig/u_custom_icb_mig/r_app_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'duti_7/u_custom_icb_mig/u_custom_icb_mig/r_app_addr_reg[1]' (FDCE) to 'duti_7/u_custom_icb_mig/u_custom_icb_mig/r_app_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'duti_7/u_custom_icb_mig/u_custom_icb_mig/r_app_addr_reg[2]' (FDCE) to 'duti_7/u_custom_icb_mig/u_custom_icb_mig/r_app_addr_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (duti_7/\u_custom_icb_mig/u_custom_icb_mig/r_app_addr_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_topi_6/u_sirv_aon_top/\u_sirv_aon_wrapper/bootrom_deglitch/T_8_reg )
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_topi_6/u_sirv_aon_top/u_sirv_aon_wrapper/bootrom_deglitch/T_9_reg' (FD) to 'u_e203_subsys_topi_6/u_sirv_aon_top/u_sirv_aon_wrapper/bootrom_deglitch/T_8_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_topi_6/u_sirv_aon_top/\u_sirv_aon_wrapper/bootrom_deglitch/T_8_reg )
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_topi_6/u_sirv_aon_top/u_sirv_aon_wrapper/bootrom_deglitch/sync_reg' (FD) to 'u_e203_subsys_topi_6/u_sirv_aon_top/u_sirv_aon_wrapper/bootrom_deglitch/T_8_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_topi_6/u_sirv_aon_top/\u_sirv_aon_wrapper/bootrom_deglitch/T_8_reg )
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_topi_6/u_sirv_aon_top/u_sirv_aon_wrapper/bootrom_deglitch/last_reg' (FD) to 'u_e203_subsys_topi_6/u_sirv_aon_top/u_sirv_aon_wrapper/bootrom_deglitch/T_8_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_topi_6/u_sirv_aon_top/\u_sirv_aon_wrapper/bootrom_deglitch/T_8_reg )
DSP Report: Generating DSP u_conv_datapath/w_mult_product[4], operation Mode is: A''*B.
DSP Report: register u_conv_datapath/w_mult_product[4] is absorbed into DSP u_conv_datapath/w_mult_product[4].
DSP Report: register u_conv_datapath/w_mult_product[4] is absorbed into DSP u_conv_datapath/w_mult_product[4].
DSP Report: operator u_conv_datapath/w_mult_product[4] is absorbed into DSP u_conv_datapath/w_mult_product[4].
DSP Report: Generating DSP u_conv_datapath/p_4_out, operation Mode is: PCIN+A''*B.
DSP Report: register u_conv_datapath/p_4_out is absorbed into DSP u_conv_datapath/p_4_out.
DSP Report: register u_conv_datapath/p_4_out is absorbed into DSP u_conv_datapath/p_4_out.
DSP Report: operator u_conv_datapath/p_4_out is absorbed into DSP u_conv_datapath/p_4_out.
DSP Report: operator u_conv_datapath/w_mult_product[5] is absorbed into DSP u_conv_datapath/p_4_out.
DSP Report: Generating DSP u_conv_datapath/w_mult_product[6], operation Mode is: A''*B.
DSP Report: register u_win_gen/window_data_regs_reg[1] is absorbed into DSP u_conv_datapath/w_mult_product[6].
DSP Report: register u_win_gen/window_data_regs_reg[2] is absorbed into DSP u_conv_datapath/w_mult_product[6].
DSP Report: operator u_conv_datapath/w_mult_product[6] is absorbed into DSP u_conv_datapath/w_mult_product[6].
DSP Report: Generating DSP u_conv_datapath/p_5_out, operation Mode is: PCIN+A''*B.
DSP Report: register u_conv_datapath/p_5_out is absorbed into DSP u_conv_datapath/p_5_out.
DSP Report: register u_conv_datapath/p_5_out is absorbed into DSP u_conv_datapath/p_5_out.
DSP Report: operator u_conv_datapath/p_5_out is absorbed into DSP u_conv_datapath/p_5_out.
DSP Report: operator u_conv_datapath/w_mult_product[7] is absorbed into DSP u_conv_datapath/p_5_out.
DSP Report: Generating DSP u_conv_datapath/w_mult_product[0], operation Mode is: A''*B.
DSP Report: register u_conv_datapath/w_mult_product[0] is absorbed into DSP u_conv_datapath/w_mult_product[0].
DSP Report: register u_win_gen/window_data_regs_reg[0] is absorbed into DSP u_conv_datapath/w_mult_product[0].
DSP Report: operator u_conv_datapath/w_mult_product[0] is absorbed into DSP u_conv_datapath/w_mult_product[0].
DSP Report: Generating DSP u_conv_datapath/p_2_out, operation Mode is: PCIN+A''*B.
DSP Report: register u_conv_datapath/p_2_out is absorbed into DSP u_conv_datapath/p_2_out.
DSP Report: register u_conv_datapath/p_2_out is absorbed into DSP u_conv_datapath/p_2_out.
DSP Report: operator u_conv_datapath/p_2_out is absorbed into DSP u_conv_datapath/p_2_out.
DSP Report: operator u_conv_datapath/w_mult_product[1] is absorbed into DSP u_conv_datapath/p_2_out.
DSP Report: Generating DSP u_conv_datapath/w_mult_product[2], operation Mode is: A''*B.
DSP Report: register u_conv_datapath/w_mult_product[2] is absorbed into DSP u_conv_datapath/w_mult_product[2].
DSP Report: register u_conv_datapath/w_mult_product[2] is absorbed into DSP u_conv_datapath/w_mult_product[2].
DSP Report: operator u_conv_datapath/w_mult_product[2] is absorbed into DSP u_conv_datapath/w_mult_product[2].
DSP Report: Generating DSP u_conv_datapath/p_3_out, operation Mode is: PCIN+A''*B.
DSP Report: register u_win_gen/window_data_regs_reg[0] is absorbed into DSP u_conv_datapath/p_3_out.
DSP Report: register u_win_gen/window_data_regs_reg[1] is absorbed into DSP u_conv_datapath/p_3_out.
DSP Report: operator u_conv_datapath/p_3_out is absorbed into DSP u_conv_datapath/p_3_out.
DSP Report: operator u_conv_datapath/w_mult_product[3] is absorbed into DSP u_conv_datapath/p_3_out.
DSP Report: Generating DSP u_conv_datapath/w_mult_product[8], operation Mode is: A''*B.
DSP Report: register u_conv_datapath/w_mult_product[8] is absorbed into DSP u_conv_datapath/w_mult_product[8].
DSP Report: register u_conv_datapath/w_mult_product[8] is absorbed into DSP u_conv_datapath/w_mult_product[8].
DSP Report: operator u_conv_datapath/w_mult_product[8] is absorbed into DSP u_conv_datapath/w_mult_product[8].
DSP Report: Generating DSP u_conv_datapath/w_mult_product[4], operation Mode is: A''*B.
DSP Report: register u_conv_datapath/w_mult_product[4] is absorbed into DSP u_conv_datapath/w_mult_product[4].
DSP Report: register u_conv_datapath/w_mult_product[4] is absorbed into DSP u_conv_datapath/w_mult_product[4].
DSP Report: operator u_conv_datapath/w_mult_product[4] is absorbed into DSP u_conv_datapath/w_mult_product[4].
DSP Report: Generating DSP u_conv_datapath/p_4_out, operation Mode is: PCIN+A''*B.
DSP Report: register u_conv_datapath/p_4_out is absorbed into DSP u_conv_datapath/p_4_out.
DSP Report: register u_conv_datapath/p_4_out is absorbed into DSP u_conv_datapath/p_4_out.
DSP Report: operator u_conv_datapath/p_4_out is absorbed into DSP u_conv_datapath/p_4_out.
DSP Report: operator u_conv_datapath/w_mult_product[5] is absorbed into DSP u_conv_datapath/p_4_out.
DSP Report: Generating DSP u_conv_datapath/w_mult_product[6], operation Mode is: A''*B.
DSP Report: register u_win_gen/window_data_regs_reg[1] is absorbed into DSP u_conv_datapath/w_mult_product[6].
DSP Report: register u_win_gen/window_data_regs_reg[2] is absorbed into DSP u_conv_datapath/w_mult_product[6].
DSP Report: operator u_conv_datapath/w_mult_product[6] is absorbed into DSP u_conv_datapath/w_mult_product[6].
DSP Report: Generating DSP u_conv_datapath/p_5_out, operation Mode is: PCIN+A''*B.
DSP Report: register u_conv_datapath/p_5_out is absorbed into DSP u_conv_datapath/p_5_out.
DSP Report: register u_conv_datapath/p_5_out is absorbed into DSP u_conv_datapath/p_5_out.
DSP Report: operator u_conv_datapath/p_5_out is absorbed into DSP u_conv_datapath/p_5_out.
DSP Report: operator u_conv_datapath/w_mult_product[7] is absorbed into DSP u_conv_datapath/p_5_out.
DSP Report: Generating DSP u_conv_datapath/w_mult_product[0], operation Mode is: A''*B.
DSP Report: register u_conv_datapath/w_mult_product[0] is absorbed into DSP u_conv_datapath/w_mult_product[0].
DSP Report: register u_win_gen/window_data_regs_reg[0] is absorbed into DSP u_conv_datapath/w_mult_product[0].
DSP Report: operator u_conv_datapath/w_mult_product[0] is absorbed into DSP u_conv_datapath/w_mult_product[0].
DSP Report: Generating DSP u_conv_datapath/p_2_out, operation Mode is: PCIN+A''*B.
DSP Report: register u_conv_datapath/p_2_out is absorbed into DSP u_conv_datapath/p_2_out.
DSP Report: register u_conv_datapath/p_2_out is absorbed into DSP u_conv_datapath/p_2_out.
DSP Report: operator u_conv_datapath/p_2_out is absorbed into DSP u_conv_datapath/p_2_out.
DSP Report: operator u_conv_datapath/w_mult_product[1] is absorbed into DSP u_conv_datapath/p_2_out.
DSP Report: Generating DSP u_conv_datapath/w_mult_product[2], operation Mode is: A''*B.
DSP Report: register u_conv_datapath/w_mult_product[2] is absorbed into DSP u_conv_datapath/w_mult_product[2].
DSP Report: register u_conv_datapath/w_mult_product[2] is absorbed into DSP u_conv_datapath/w_mult_product[2].
DSP Report: operator u_conv_datapath/w_mult_product[2] is absorbed into DSP u_conv_datapath/w_mult_product[2].
DSP Report: Generating DSP u_conv_datapath/p_3_out, operation Mode is: PCIN+A''*B.
DSP Report: register u_win_gen/window_data_regs_reg[0] is absorbed into DSP u_conv_datapath/p_3_out.
DSP Report: register u_win_gen/window_data_regs_reg[1] is absorbed into DSP u_conv_datapath/p_3_out.
DSP Report: operator u_conv_datapath/p_3_out is absorbed into DSP u_conv_datapath/p_3_out.
DSP Report: operator u_conv_datapath/w_mult_product[3] is absorbed into DSP u_conv_datapath/p_3_out.
DSP Report: Generating DSP u_conv_datapath/w_mult_product[8], operation Mode is: A''*B.
DSP Report: register u_conv_datapath/w_mult_product[8] is absorbed into DSP u_conv_datapath/w_mult_product[8].
DSP Report: register u_conv_datapath/w_mult_product[8] is absorbed into DSP u_conv_datapath/w_mult_product[8].
DSP Report: operator u_conv_datapath/w_mult_product[8] is absorbed into DSP u_conv_datapath/w_mult_product[8].
DSP Report: Generating DSP u_conv_datapath/w_mult_product[4], operation Mode is: A''*B.
DSP Report: register u_conv_datapath/w_mult_product[4] is absorbed into DSP u_conv_datapath/w_mult_product[4].
DSP Report: register u_conv_datapath/w_mult_product[4] is absorbed into DSP u_conv_datapath/w_mult_product[4].
DSP Report: operator u_conv_datapath/w_mult_product[4] is absorbed into DSP u_conv_datapath/w_mult_product[4].
DSP Report: Generating DSP u_conv_datapath/p_4_out, operation Mode is: PCIN+A''*B.
DSP Report: register u_conv_datapath/p_4_out is absorbed into DSP u_conv_datapath/p_4_out.
DSP Report: register u_conv_datapath/p_4_out is absorbed into DSP u_conv_datapath/p_4_out.
DSP Report: operator u_conv_datapath/p_4_out is absorbed into DSP u_conv_datapath/p_4_out.
DSP Report: operator u_conv_datapath/w_mult_product[5] is absorbed into DSP u_conv_datapath/p_4_out.
DSP Report: Generating DSP u_conv_datapath/w_mult_product[6], operation Mode is: A''*B.
DSP Report: register u_win_gen/window_data_regs_reg[1] is absorbed into DSP u_conv_datapath/w_mult_product[6].
DSP Report: register u_win_gen/window_data_regs_reg[2] is absorbed into DSP u_conv_datapath/w_mult_product[6].
DSP Report: operator u_conv_datapath/w_mult_product[6] is absorbed into DSP u_conv_datapath/w_mult_product[6].
DSP Report: Generating DSP u_conv_datapath/p_5_out, operation Mode is: PCIN+A''*B.
DSP Report: register u_conv_datapath/p_5_out is absorbed into DSP u_conv_datapath/p_5_out.
DSP Report: register u_conv_datapath/p_5_out is absorbed into DSP u_conv_datapath/p_5_out.
DSP Report: operator u_conv_datapath/p_5_out is absorbed into DSP u_conv_datapath/p_5_out.
DSP Report: operator u_conv_datapath/w_mult_product[7] is absorbed into DSP u_conv_datapath/p_5_out.
DSP Report: Generating DSP u_conv_datapath/w_mult_product[0], operation Mode is: A''*B.
DSP Report: register u_conv_datapath/w_mult_product[0] is absorbed into DSP u_conv_datapath/w_mult_product[0].
DSP Report: register u_win_gen/window_data_regs_reg[0] is absorbed into DSP u_conv_datapath/w_mult_product[0].
DSP Report: operator u_conv_datapath/w_mult_product[0] is absorbed into DSP u_conv_datapath/w_mult_product[0].
DSP Report: Generating DSP u_conv_datapath/p_2_out, operation Mode is: PCIN+A''*B.
DSP Report: register u_conv_datapath/p_2_out is absorbed into DSP u_conv_datapath/p_2_out.
DSP Report: register u_conv_datapath/p_2_out is absorbed into DSP u_conv_datapath/p_2_out.
DSP Report: operator u_conv_datapath/p_2_out is absorbed into DSP u_conv_datapath/p_2_out.
DSP Report: operator u_conv_datapath/w_mult_product[1] is absorbed into DSP u_conv_datapath/p_2_out.
DSP Report: Generating DSP u_conv_datapath/w_mult_product[2], operation Mode is: A''*B.
DSP Report: register u_conv_datapath/w_mult_product[2] is absorbed into DSP u_conv_datapath/w_mult_product[2].
DSP Report: register u_conv_datapath/w_mult_product[2] is absorbed into DSP u_conv_datapath/w_mult_product[2].
DSP Report: operator u_conv_datapath/w_mult_product[2] is absorbed into DSP u_conv_datapath/w_mult_product[2].
DSP Report: Generating DSP u_conv_datapath/p_3_out, operation Mode is: PCIN+A''*B.
DSP Report: register u_win_gen/window_data_regs_reg[0] is absorbed into DSP u_conv_datapath/p_3_out.
DSP Report: register u_win_gen/window_data_regs_reg[1] is absorbed into DSP u_conv_datapath/p_3_out.
DSP Report: operator u_conv_datapath/p_3_out is absorbed into DSP u_conv_datapath/p_3_out.
DSP Report: operator u_conv_datapath/w_mult_product[3] is absorbed into DSP u_conv_datapath/p_3_out.
DSP Report: Generating DSP u_conv_datapath/w_mult_product[8], operation Mode is: A''*B.
DSP Report: register u_conv_datapath/w_mult_product[8] is absorbed into DSP u_conv_datapath/w_mult_product[8].
DSP Report: register u_conv_datapath/w_mult_product[8] is absorbed into DSP u_conv_datapath/w_mult_product[8].
DSP Report: operator u_conv_datapath/w_mult_product[8] is absorbed into DSP u_conv_datapath/w_mult_product[8].
DSP Report: Generating DSP u_conv_datapath/w_mult_product[4], operation Mode is: A''*B.
DSP Report: register u_conv_datapath/w_mult_product[4] is absorbed into DSP u_conv_datapath/w_mult_product[4].
DSP Report: register u_conv_datapath/w_mult_product[4] is absorbed into DSP u_conv_datapath/w_mult_product[4].
DSP Report: operator u_conv_datapath/w_mult_product[4] is absorbed into DSP u_conv_datapath/w_mult_product[4].
DSP Report: Generating DSP u_conv_datapath/p_4_out, operation Mode is: PCIN+A''*B.
DSP Report: register u_conv_datapath/p_4_out is absorbed into DSP u_conv_datapath/p_4_out.
DSP Report: register u_conv_datapath/p_4_out is absorbed into DSP u_conv_datapath/p_4_out.
DSP Report: operator u_conv_datapath/p_4_out is absorbed into DSP u_conv_datapath/p_4_out.
DSP Report: operator u_conv_datapath/w_mult_product[5] is absorbed into DSP u_conv_datapath/p_4_out.
DSP Report: Generating DSP u_conv_datapath/w_mult_product[6], operation Mode is: A''*B.
DSP Report: register u_win_gen/window_data_regs_reg[1] is absorbed into DSP u_conv_datapath/w_mult_product[6].
DSP Report: register u_win_gen/window_data_regs_reg[2] is absorbed into DSP u_conv_datapath/w_mult_product[6].
DSP Report: operator u_conv_datapath/w_mult_product[6] is absorbed into DSP u_conv_datapath/w_mult_product[6].
DSP Report: Generating DSP u_conv_datapath/p_5_out, operation Mode is: PCIN+A''*B.
DSP Report: register u_conv_datapath/p_5_out is absorbed into DSP u_conv_datapath/p_5_out.
DSP Report: register u_conv_datapath/p_5_out is absorbed into DSP u_conv_datapath/p_5_out.
DSP Report: operator u_conv_datapath/p_5_out is absorbed into DSP u_conv_datapath/p_5_out.
DSP Report: operator u_conv_datapath/w_mult_product[7] is absorbed into DSP u_conv_datapath/p_5_out.
DSP Report: Generating DSP u_conv_datapath/w_mult_product[0], operation Mode is: A''*B.
DSP Report: register u_conv_datapath/w_mult_product[0] is absorbed into DSP u_conv_datapath/w_mult_product[0].
DSP Report: register u_win_gen/window_data_regs_reg[0] is absorbed into DSP u_conv_datapath/w_mult_product[0].
DSP Report: operator u_conv_datapath/w_mult_product[0] is absorbed into DSP u_conv_datapath/w_mult_product[0].
DSP Report: Generating DSP u_conv_datapath/p_2_out, operation Mode is: PCIN+A''*B.
DSP Report: register u_conv_datapath/p_2_out is absorbed into DSP u_conv_datapath/p_2_out.
DSP Report: register u_conv_datapath/p_2_out is absorbed into DSP u_conv_datapath/p_2_out.
DSP Report: operator u_conv_datapath/p_2_out is absorbed into DSP u_conv_datapath/p_2_out.
DSP Report: operator u_conv_datapath/w_mult_product[1] is absorbed into DSP u_conv_datapath/p_2_out.
DSP Report: Generating DSP u_conv_datapath/w_mult_product[2], operation Mode is: A''*B.
DSP Report: register u_conv_datapath/w_mult_product[2] is absorbed into DSP u_conv_datapath/w_mult_product[2].
DSP Report: register u_conv_datapath/w_mult_product[2] is absorbed into DSP u_conv_datapath/w_mult_product[2].
DSP Report: operator u_conv_datapath/w_mult_product[2] is absorbed into DSP u_conv_datapath/w_mult_product[2].
DSP Report: Generating DSP u_conv_datapath/p_3_out, operation Mode is: PCIN+A''*B.
DSP Report: register u_win_gen/window_data_regs_reg[0] is absorbed into DSP u_conv_datapath/p_3_out.
DSP Report: register u_win_gen/window_data_regs_reg[1] is absorbed into DSP u_conv_datapath/p_3_out.
DSP Report: operator u_conv_datapath/p_3_out is absorbed into DSP u_conv_datapath/p_3_out.
DSP Report: operator u_conv_datapath/w_mult_product[3] is absorbed into DSP u_conv_datapath/p_3_out.
DSP Report: Generating DSP u_conv_datapath/w_mult_product[8], operation Mode is: A''*B.
DSP Report: register u_conv_datapath/w_mult_product[8] is absorbed into DSP u_conv_datapath/w_mult_product[8].
DSP Report: register u_conv_datapath/w_mult_product[8] is absorbed into DSP u_conv_datapath/w_mult_product[8].
DSP Report: operator u_conv_datapath/w_mult_product[8] is absorbed into DSP u_conv_datapath/w_mult_product[8].
RAM Pipeline Warning: Read Address Register Found For RAM u_ifmap_fifo/u_block_ram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_ifmap_fifo/u_block_ram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "\conv2d_cluster[0].u_conv2d_wrapper /u_conv2d_top/u_ifmap_fifo/u_block_ram/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM u_ifmap_fifo/u_block_ram/ram_reg to conserve power
RAM Pipeline Warning: Read Address Register Found For RAM u_ofmap_fifo/u_block_ram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_ofmap_fifo/u_block_ram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "\conv2d_cluster[0].u_conv2d_wrapper /u_conv2d_top/u_ofmap_fifo/u_block_ram/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM u_ofmap_fifo/u_block_ram/ram_reg to conserve power
RAM Pipeline Warning: Read Address Register Found For RAM u_ifmap_fifo/u_block_ram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_ifmap_fifo/u_block_ram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "\conv2d_cluster[5].u_conv2d_wrapper /u_conv2d_top/u_ifmap_fifo/u_block_ram/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM u_ifmap_fifo/u_block_ram/ram_reg to conserve power
RAM Pipeline Warning: Read Address Register Found For RAM u_ofmap_fifo/u_block_ram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_ofmap_fifo/u_block_ram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "\conv2d_cluster[5].u_conv2d_wrapper /u_conv2d_top/u_ofmap_fifo/u_block_ram/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM u_ofmap_fifo/u_block_ram/ram_reg to conserve power
RAM Pipeline Warning: Read Address Register Found For RAM u_ifmap_fifo/u_block_ram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_ifmap_fifo/u_block_ram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "\conv2d_cluster[6].u_conv2d_wrapper /u_conv2d_top/u_ifmap_fifo/u_block_ram/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM u_ifmap_fifo/u_block_ram/ram_reg to conserve power
RAM Pipeline Warning: Read Address Register Found For RAM u_ofmap_fifo/u_block_ram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_ofmap_fifo/u_block_ram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "\conv2d_cluster[6].u_conv2d_wrapper /u_conv2d_top/u_ofmap_fifo/u_block_ram/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM u_ofmap_fifo/u_block_ram/ram_reg to conserve power
RAM Pipeline Warning: Read Address Register Found For RAM u_ifmap_fifo/u_block_ram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_ifmap_fifo/u_block_ram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "\conv2d_cluster[7].u_conv2d_wrapper /u_conv2d_top/u_ifmap_fifo/u_block_ram/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM u_ifmap_fifo/u_block_ram/ram_reg to conserve power
RAM Pipeline Warning: Read Address Register Found For RAM u_ofmap_fifo/u_block_ram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_ofmap_fifo/u_block_ram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "\conv2d_cluster[7].u_conv2d_wrapper /u_conv2d_top/u_ofmap_fifo/u_block_ram/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM u_ofmap_fifo/u_block_ram/ram_reg to conserve power
RAM Pipeline Warning: Read Address Register Found For RAM u_ifmap_fifo/u_block_ram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_ofmap_fifo/u_block_ram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_ifmap_fifo/u_block_ram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_ofmap_fifo/u_block_ram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_ifmap_fifo/u_block_ram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_ofmap_fifo/u_block_ram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_ifmap_fifo/u_block_ram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_ofmap_fifo/u_block_ram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3886] merging instance 'r_conv2d_adr_reg[0][12]' (FDR) to 'r_conv2d_adr_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'r_conv2d_adr_reg[0][13]' (FDR) to 'r_conv2d_adr_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'r_conv2d_adr_reg[0][14]' (FDR) to 'r_conv2d_adr_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'r_conv2d_adr_reg[0][15]' (FDR) to 'r_conv2d_adr_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'r_conv2d_adr_reg[0][16]' (FDR) to 'r_conv2d_adr_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'r_conv2d_adr_reg[0][17]' (FDR) to 'r_conv2d_adr_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'r_conv2d_adr_reg[0][18]' (FDR) to 'r_conv2d_adr_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'r_conv2d_adr_reg[0][19]' (FDR) to 'r_conv2d_adr_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'r_conv2d_adr_reg[0][20]' (FDR) to 'r_conv2d_adr_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'r_conv2d_adr_reg[0][21]' (FDR) to 'r_conv2d_adr_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'r_conv2d_adr_reg[0][22]' (FDR) to 'r_conv2d_adr_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'r_conv2d_adr_reg[0][23]' (FDR) to 'r_conv2d_adr_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'r_conv2d_adr_reg[0][24]' (FDR) to 'r_conv2d_adr_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'r_conv2d_adr_reg[0][25]' (FDR) to 'r_conv2d_adr_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'r_conv2d_adr_reg[0][26]' (FDR) to 'r_conv2d_adr_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'r_conv2d_adr_reg[0][27]' (FDR) to 'r_conv2d_adr_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'r_conv2d_adr_reg[0][28]' (FDR) to 'r_conv2d_adr_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'r_conv2d_adr_reg[0][29]' (FDR) to 'r_conv2d_adr_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'r_conv2d_adr_reg[0][30]' (FDR) to 'r_conv2d_adr_reg[0][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_conv2d_adr_reg[0][31] )
INFO: [Synth 8-3886] merging instance 'r_conv2d_adr_reg[7][12]' (FDR) to 'r_conv2d_adr_reg[7][31]'
INFO: [Synth 8-3886] merging instance 'r_conv2d_adr_reg[7][13]' (FDR) to 'r_conv2d_adr_reg[7][31]'
INFO: [Synth 8-3886] merging instance 'r_conv2d_adr_reg[7][14]' (FDR) to 'r_conv2d_adr_reg[7][31]'
INFO: [Synth 8-3886] merging instance 'r_conv2d_adr_reg[7][15]' (FDR) to 'r_conv2d_adr_reg[7][31]'
INFO: [Synth 8-3886] merging instance 'r_conv2d_adr_reg[7][16]' (FDR) to 'r_conv2d_adr_reg[7][31]'
INFO: [Synth 8-3886] merging instance 'r_conv2d_adr_reg[7][17]' (FDR) to 'r_conv2d_adr_reg[7][31]'
INFO: [Synth 8-3886] merging instance 'r_conv2d_adr_reg[7][18]' (FDR) to 'r_conv2d_adr_reg[7][31]'
INFO: [Synth 8-3886] merging instance 'r_conv2d_adr_reg[7][19]' (FDR) to 'r_conv2d_adr_reg[7][31]'
INFO: [Synth 8-3886] merging instance 'r_conv2d_adr_reg[7][20]' (FDR) to 'r_conv2d_adr_reg[7][31]'
INFO: [Synth 8-3886] merging instance 'r_conv2d_adr_reg[7][21]' (FDR) to 'r_conv2d_adr_reg[7][31]'
INFO: [Synth 8-3886] merging instance 'r_conv2d_adr_reg[7][22]' (FDR) to 'r_conv2d_adr_reg[7][31]'
INFO: [Synth 8-3886] merging instance 'r_conv2d_adr_reg[7][23]' (FDR) to 'r_conv2d_adr_reg[7][31]'
INFO: [Synth 8-3886] merging instance 'r_conv2d_adr_reg[7][24]' (FDR) to 'r_conv2d_adr_reg[7][31]'
INFO: [Synth 8-3886] merging instance 'r_conv2d_adr_reg[7][25]' (FDR) to 'r_conv2d_adr_reg[7][31]'
INFO: [Synth 8-3886] merging instance 'r_conv2d_adr_reg[7][26]' (FDR) to 'r_conv2d_adr_reg[7][31]'
INFO: [Synth 8-3886] merging instance 'r_conv2d_adr_reg[7][27]' (FDR) to 'r_conv2d_adr_reg[7][31]'
INFO: [Synth 8-3886] merging instance 'r_conv2d_adr_reg[7][28]' (FDR) to 'r_conv2d_adr_reg[7][31]'
INFO: [Synth 8-3886] merging instance 'r_conv2d_adr_reg[7][29]' (FDR) to 'r_conv2d_adr_reg[7][31]'
INFO: [Synth 8-3886] merging instance 'r_conv2d_adr_reg[7][30]' (FDR) to 'r_conv2d_adr_reg[7][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_conv2d_adr_reg[7][31] )
INFO: [Synth 8-3886] merging instance 'r_conv2d_adr_reg[6][12]' (FDR) to 'r_conv2d_adr_reg[6][31]'
INFO: [Synth 8-3886] merging instance 'r_conv2d_adr_reg[6][13]' (FDR) to 'r_conv2d_adr_reg[6][31]'
INFO: [Synth 8-3886] merging instance 'r_conv2d_adr_reg[6][14]' (FDR) to 'r_conv2d_adr_reg[6][31]'
INFO: [Synth 8-3886] merging instance 'r_conv2d_adr_reg[6][15]' (FDR) to 'r_conv2d_adr_reg[6][31]'
INFO: [Synth 8-3886] merging instance 'r_conv2d_adr_reg[6][16]' (FDR) to 'r_conv2d_adr_reg[6][31]'
INFO: [Synth 8-3886] merging instance 'r_conv2d_adr_reg[6][17]' (FDR) to 'r_conv2d_adr_reg[6][31]'
INFO: [Synth 8-3886] merging instance 'r_conv2d_adr_reg[6][18]' (FDR) to 'r_conv2d_adr_reg[6][31]'
INFO: [Synth 8-3886] merging instance 'r_conv2d_adr_reg[6][19]' (FDR) to 'r_conv2d_adr_reg[6][31]'
INFO: [Synth 8-3886] merging instance 'r_conv2d_adr_reg[6][20]' (FDR) to 'r_conv2d_adr_reg[6][31]'
INFO: [Synth 8-3886] merging instance 'r_conv2d_adr_reg[6][21]' (FDR) to 'r_conv2d_adr_reg[6][31]'
INFO: [Synth 8-3886] merging instance 'r_conv2d_adr_reg[6][22]' (FDR) to 'r_conv2d_adr_reg[6][31]'
INFO: [Synth 8-3886] merging instance 'r_conv2d_adr_reg[6][23]' (FDR) to 'r_conv2d_adr_reg[6][31]'
INFO: [Synth 8-3886] merging instance 'r_conv2d_adr_reg[6][24]' (FDR) to 'r_conv2d_adr_reg[6][31]'
INFO: [Synth 8-3886] merging instance 'r_conv2d_adr_reg[6][25]' (FDR) to 'r_conv2d_adr_reg[6][31]'
INFO: [Synth 8-3886] merging instance 'r_conv2d_adr_reg[6][26]' (FDR) to 'r_conv2d_adr_reg[6][31]'
INFO: [Synth 8-3886] merging instance 'r_conv2d_adr_reg[6][27]' (FDR) to 'r_conv2d_adr_reg[6][31]'
INFO: [Synth 8-3886] merging instance 'r_conv2d_adr_reg[6][28]' (FDR) to 'r_conv2d_adr_reg[6][31]'
INFO: [Synth 8-3886] merging instance 'r_conv2d_adr_reg[6][29]' (FDR) to 'r_conv2d_adr_reg[6][31]'
INFO: [Synth 8-3886] merging instance 'r_conv2d_adr_reg[6][30]' (FDR) to 'r_conv2d_adr_reg[6][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_conv2d_adr_reg[6][31] )
INFO: [Synth 8-3886] merging instance 'r_conv2d_adr_reg[5][12]' (FDR) to 'r_conv2d_adr_reg[5][31]'
INFO: [Synth 8-3886] merging instance 'r_conv2d_adr_reg[5][13]' (FDR) to 'r_conv2d_adr_reg[5][31]'
INFO: [Synth 8-3886] merging instance 'r_conv2d_adr_reg[5][14]' (FDR) to 'r_conv2d_adr_reg[5][31]'
INFO: [Synth 8-3886] merging instance 'r_conv2d_adr_reg[5][15]' (FDR) to 'r_conv2d_adr_reg[5][31]'
INFO: [Synth 8-3886] merging instance 'r_conv2d_adr_reg[5][16]' (FDR) to 'r_conv2d_adr_reg[5][31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_conv2d_adr_reg[5][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv2d_cluster[0].u_conv2d_wrapper /\r_conv2d_rd_dat_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv2d_cluster[0].u_conv2d_wrapper /\r_conv2d_rd_dat_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv2d_cluster[0].u_conv2d_wrapper /\r_conv2d_rd_dat_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv2d_cluster[0].u_conv2d_wrapper /\r_conv2d_rd_dat_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv2d_cluster[0].u_conv2d_wrapper /\r_conv2d_rd_dat_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv2d_cluster[0].u_conv2d_wrapper /\r_conv2d_rd_dat_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv2d_cluster[0].u_conv2d_wrapper /\r_conv2d_rd_dat_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv2d_cluster[0].u_conv2d_wrapper /\r_conv2d_rd_dat_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv2d_cluster[0].u_conv2d_wrapper /\r_conv2d_rd_dat_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv2d_cluster[0].u_conv2d_wrapper /\r_conv2d_rd_dat_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv2d_cluster[0].u_conv2d_wrapper /\r_conv2d_rd_dat_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv2d_cluster[0].u_conv2d_wrapper /\r_conv2d_rd_dat_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv2d_cluster[0].u_conv2d_wrapper /\r_conv2d_rd_dat_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv2d_cluster[0].u_conv2d_wrapper /\r_conv2d_rd_dat_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv2d_cluster[0].u_conv2d_wrapper /\r_conv2d_rd_dat_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv2d_cluster[0].u_conv2d_wrapper /\r_conv2d_rd_dat_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv2d_cluster[0].u_conv2d_wrapper /\r_conv2d_rd_dat_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv2d_cluster[0].u_conv2d_wrapper /u_conv2d_top/\u_win_gen/win_vector_cnt_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv2d_cluster[5].u_conv2d_wrapper /\r_conv2d_rd_dat_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv2d_cluster[5].u_conv2d_wrapper /\r_conv2d_rd_dat_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv2d_cluster[5].u_conv2d_wrapper /\r_conv2d_rd_dat_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv2d_cluster[5].u_conv2d_wrapper /\r_conv2d_rd_dat_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv2d_cluster[5].u_conv2d_wrapper /\r_conv2d_rd_dat_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv2d_cluster[5].u_conv2d_wrapper /\r_conv2d_rd_dat_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv2d_cluster[5].u_conv2d_wrapper /\r_conv2d_rd_dat_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv2d_cluster[5].u_conv2d_wrapper /\r_conv2d_rd_dat_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv2d_cluster[5].u_conv2d_wrapper /\r_conv2d_rd_dat_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv2d_cluster[5].u_conv2d_wrapper /\r_conv2d_rd_dat_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv2d_cluster[5].u_conv2d_wrapper /\r_conv2d_rd_dat_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv2d_cluster[5].u_conv2d_wrapper /\r_conv2d_rd_dat_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv2d_cluster[5].u_conv2d_wrapper /\r_conv2d_rd_dat_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv2d_cluster[5].u_conv2d_wrapper /\r_conv2d_rd_dat_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv2d_cluster[5].u_conv2d_wrapper /\r_conv2d_rd_dat_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv2d_cluster[5].u_conv2d_wrapper /\r_conv2d_rd_dat_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv2d_cluster[5].u_conv2d_wrapper /\r_conv2d_rd_dat_reg[31] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv2d_cluster[5].u_conv2d_wrapper /u_conv2d_top/\u_win_gen/win_vector_cnt_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv2d_cluster[6].u_conv2d_wrapper /\r_conv2d_rd_dat_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv2d_cluster[6].u_conv2d_wrapper /\r_conv2d_rd_dat_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv2d_cluster[6].u_conv2d_wrapper /\r_conv2d_rd_dat_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv2d_cluster[6].u_conv2d_wrapper /\r_conv2d_rd_dat_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv2d_cluster[6].u_conv2d_wrapper /\r_conv2d_rd_dat_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv2d_cluster[6].u_conv2d_wrapper /\r_conv2d_rd_dat_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv2d_cluster[6].u_conv2d_wrapper /\r_conv2d_rd_dat_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv2d_cluster[6].u_conv2d_wrapper /\r_conv2d_rd_dat_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv2d_cluster[6].u_conv2d_wrapper /\r_conv2d_rd_dat_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv2d_cluster[6].u_conv2d_wrapper /\r_conv2d_rd_dat_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv2d_cluster[6].u_conv2d_wrapper /\r_conv2d_rd_dat_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv2d_cluster[6].u_conv2d_wrapper /\r_conv2d_rd_dat_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv2d_cluster[6].u_conv2d_wrapper /\r_conv2d_rd_dat_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv2d_cluster[6].u_conv2d_wrapper /\r_conv2d_rd_dat_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv2d_cluster[6].u_conv2d_wrapper /\r_conv2d_rd_dat_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv2d_cluster[6].u_conv2d_wrapper /\r_conv2d_rd_dat_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv2d_cluster[6].u_conv2d_wrapper /\r_conv2d_rd_dat_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv2d_cluster[6].u_conv2d_wrapper /u_conv2d_top/\u_win_gen/win_vector_cnt_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv2d_cluster[7].u_conv2d_wrapper /\r_conv2d_rd_dat_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv2d_cluster[7].u_conv2d_wrapper /\r_conv2d_rd_dat_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv2d_cluster[7].u_conv2d_wrapper /\r_conv2d_rd_dat_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv2d_cluster[7].u_conv2d_wrapper /\r_conv2d_rd_dat_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv2d_cluster[7].u_conv2d_wrapper /\r_conv2d_rd_dat_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv2d_cluster[7].u_conv2d_wrapper /\r_conv2d_rd_dat_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv2d_cluster[7].u_conv2d_wrapper /\r_conv2d_rd_dat_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv2d_cluster[7].u_conv2d_wrapper /\r_conv2d_rd_dat_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv2d_cluster[7].u_conv2d_wrapper /\r_conv2d_rd_dat_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv2d_cluster[7].u_conv2d_wrapper /\r_conv2d_rd_dat_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv2d_cluster[7].u_conv2d_wrapper /\r_conv2d_rd_dat_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv2d_cluster[7].u_conv2d_wrapper /\r_conv2d_rd_dat_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv2d_cluster[7].u_conv2d_wrapper /\r_conv2d_rd_dat_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv2d_cluster[7].u_conv2d_wrapper /\r_conv2d_rd_dat_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv2d_cluster[7].u_conv2d_wrapper /\r_conv2d_rd_dat_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv2d_cluster[7].u_conv2d_wrapper /\r_conv2d_rd_dat_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv2d_cluster[7].u_conv2d_wrapper /\r_conv2d_rd_dat_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv2d_cluster[7].u_conv2d_wrapper /u_conv2d_top/\u_win_gen/win_vector_cnt_reg[2] )
DSP Report: Generating DSP u_conv_datapath/w_mult_product[4], operation Mode is: A''*B.
DSP Report: register u_conv_datapath/w_mult_product[4] is absorbed into DSP u_conv_datapath/w_mult_product[4].
DSP Report: register u_conv_datapath/w_mult_product[4] is absorbed into DSP u_conv_datapath/w_mult_product[4].
DSP Report: operator u_conv_datapath/w_mult_product[4] is absorbed into DSP u_conv_datapath/w_mult_product[4].
DSP Report: Generating DSP u_conv_datapath/p_4_out, operation Mode is: PCIN+A''*B.
DSP Report: register u_conv_datapath/p_4_out is absorbed into DSP u_conv_datapath/p_4_out.
DSP Report: register u_conv_datapath/p_4_out is absorbed into DSP u_conv_datapath/p_4_out.
DSP Report: operator u_conv_datapath/p_4_out is absorbed into DSP u_conv_datapath/p_4_out.
DSP Report: operator u_conv_datapath/w_mult_product[5] is absorbed into DSP u_conv_datapath/p_4_out.
DSP Report: Generating DSP u_conv_datapath/w_mult_product[6], operation Mode is: A''*B.
DSP Report: register u_win_gen/window_data_regs_reg[1] is absorbed into DSP u_conv_datapath/w_mult_product[6].
DSP Report: register u_win_gen/window_data_regs_reg[2] is absorbed into DSP u_conv_datapath/w_mult_product[6].
DSP Report: operator u_conv_datapath/w_mult_product[6] is absorbed into DSP u_conv_datapath/w_mult_product[6].
DSP Report: Generating DSP u_conv_datapath/p_5_out, operation Mode is: PCIN+A''*B.
DSP Report: register u_conv_datapath/p_5_out is absorbed into DSP u_conv_datapath/p_5_out.
DSP Report: register u_conv_datapath/p_5_out is absorbed into DSP u_conv_datapath/p_5_out.
DSP Report: operator u_conv_datapath/p_5_out is absorbed into DSP u_conv_datapath/p_5_out.
DSP Report: operator u_conv_datapath/w_mult_product[7] is absorbed into DSP u_conv_datapath/p_5_out.
DSP Report: Generating DSP u_conv_datapath/w_mult_product[0], operation Mode is: A''*B.
DSP Report: register u_conv_datapath/w_mult_product[0] is absorbed into DSP u_conv_datapath/w_mult_product[0].
DSP Report: register u_win_gen/window_data_regs_reg[0] is absorbed into DSP u_conv_datapath/w_mult_product[0].
DSP Report: operator u_conv_datapath/w_mult_product[0] is absorbed into DSP u_conv_datapath/w_mult_product[0].
DSP Report: Generating DSP u_conv_datapath/p_2_out, operation Mode is: PCIN+A''*B.
DSP Report: register u_conv_datapath/p_2_out is absorbed into DSP u_conv_datapath/p_2_out.
DSP Report: register u_conv_datapath/p_2_out is absorbed into DSP u_conv_datapath/p_2_out.
DSP Report: operator u_conv_datapath/p_2_out is absorbed into DSP u_conv_datapath/p_2_out.
DSP Report: operator u_conv_datapath/w_mult_product[1] is absorbed into DSP u_conv_datapath/p_2_out.
DSP Report: Generating DSP u_conv_datapath/w_mult_product[2], operation Mode is: A''*B.
DSP Report: register u_conv_datapath/w_mult_product[2] is absorbed into DSP u_conv_datapath/w_mult_product[2].
DSP Report: register u_conv_datapath/w_mult_product[2] is absorbed into DSP u_conv_datapath/w_mult_product[2].
DSP Report: operator u_conv_datapath/w_mult_product[2] is absorbed into DSP u_conv_datapath/w_mult_product[2].
DSP Report: Generating DSP u_conv_datapath/p_3_out, operation Mode is: PCIN+A''*B.
DSP Report: register u_win_gen/window_data_regs_reg[0] is absorbed into DSP u_conv_datapath/p_3_out.
DSP Report: register u_win_gen/window_data_regs_reg[1] is absorbed into DSP u_conv_datapath/p_3_out.
DSP Report: operator u_conv_datapath/p_3_out is absorbed into DSP u_conv_datapath/p_3_out.
DSP Report: operator u_conv_datapath/w_mult_product[3] is absorbed into DSP u_conv_datapath/p_3_out.
DSP Report: Generating DSP u_conv_datapath/w_mult_product[8], operation Mode is: A''*B.
DSP Report: register u_conv_datapath/w_mult_product[8] is absorbed into DSP u_conv_datapath/w_mult_product[8].
DSP Report: register u_conv_datapath/w_mult_product[8] is absorbed into DSP u_conv_datapath/w_mult_product[8].
DSP Report: operator u_conv_datapath/w_mult_product[8] is absorbed into DSP u_conv_datapath/w_mult_product[8].
DSP Report: Generating DSP u_conv_datapath/w_mult_product[4], operation Mode is: A''*B.
DSP Report: register u_conv_datapath/w_mult_product[4] is absorbed into DSP u_conv_datapath/w_mult_product[4].
DSP Report: register u_conv_datapath/w_mult_product[4] is absorbed into DSP u_conv_datapath/w_mult_product[4].
DSP Report: operator u_conv_datapath/w_mult_product[4] is absorbed into DSP u_conv_datapath/w_mult_product[4].
DSP Report: Generating DSP u_conv_datapath/p_4_out, operation Mode is: PCIN+A''*B.
DSP Report: register u_conv_datapath/p_4_out is absorbed into DSP u_conv_datapath/p_4_out.
DSP Report: register u_conv_datapath/p_4_out is absorbed into DSP u_conv_datapath/p_4_out.
DSP Report: operator u_conv_datapath/p_4_out is absorbed into DSP u_conv_datapath/p_4_out.
DSP Report: operator u_conv_datapath/w_mult_product[5] is absorbed into DSP u_conv_datapath/p_4_out.
DSP Report: Generating DSP u_conv_datapath/w_mult_product[6], operation Mode is: A''*B.
DSP Report: register u_win_gen/window_data_regs_reg[1] is absorbed into DSP u_conv_datapath/w_mult_product[6].
DSP Report: register u_win_gen/window_data_regs_reg[2] is absorbed into DSP u_conv_datapath/w_mult_product[6].
DSP Report: operator u_conv_datapath/w_mult_product[6] is absorbed into DSP u_conv_datapath/w_mult_product[6].
DSP Report: Generating DSP u_conv_datapath/p_5_out, operation Mode is: PCIN+A''*B.
DSP Report: register u_conv_datapath/p_5_out is absorbed into DSP u_conv_datapath/p_5_out.
DSP Report: register u_conv_datapath/p_5_out is absorbed into DSP u_conv_datapath/p_5_out.
DSP Report: operator u_conv_datapath/p_5_out is absorbed into DSP u_conv_datapath/p_5_out.
DSP Report: operator u_conv_datapath/w_mult_product[7] is absorbed into DSP u_conv_datapath/p_5_out.
DSP Report: Generating DSP u_conv_datapath/w_mult_product[0], operation Mode is: A''*B.
DSP Report: register u_conv_datapath/w_mult_product[0] is absorbed into DSP u_conv_datapath/w_mult_product[0].
DSP Report: register u_win_gen/window_data_regs_reg[0] is absorbed into DSP u_conv_datapath/w_mult_product[0].
DSP Report: operator u_conv_datapath/w_mult_product[0] is absorbed into DSP u_conv_datapath/w_mult_product[0].
DSP Report: Generating DSP u_conv_datapath/p_2_out, operation Mode is: PCIN+A''*B.
DSP Report: register u_conv_datapath/p_2_out is absorbed into DSP u_conv_datapath/p_2_out.
DSP Report: register u_conv_datapath/p_2_out is absorbed into DSP u_conv_datapath/p_2_out.
DSP Report: operator u_conv_datapath/p_2_out is absorbed into DSP u_conv_datapath/p_2_out.
DSP Report: operator u_conv_datapath/w_mult_product[1] is absorbed into DSP u_conv_datapath/p_2_out.
DSP Report: Generating DSP u_conv_datapath/w_mult_product[2], operation Mode is: A''*B.
DSP Report: register u_conv_datapath/w_mult_product[2] is absorbed into DSP u_conv_datapath/w_mult_product[2].
DSP Report: register u_conv_datapath/w_mult_product[2] is absorbed into DSP u_conv_datapath/w_mult_product[2].
DSP Report: operator u_conv_datapath/w_mult_product[2] is absorbed into DSP u_conv_datapath/w_mult_product[2].
DSP Report: Generating DSP u_conv_datapath/p_3_out, operation Mode is: PCIN+A''*B.
DSP Report: register u_win_gen/window_data_regs_reg[0] is absorbed into DSP u_conv_datapath/p_3_out.
DSP Report: register u_win_gen/window_data_regs_reg[1] is absorbed into DSP u_conv_datapath/p_3_out.
DSP Report: operator u_conv_datapath/p_3_out is absorbed into DSP u_conv_datapath/p_3_out.
DSP Report: operator u_conv_datapath/w_mult_product[3] is absorbed into DSP u_conv_datapath/p_3_out.
DSP Report: Generating DSP u_conv_datapath/w_mult_product[8], operation Mode is: A''*B.
DSP Report: register u_conv_datapath/w_mult_product[8] is absorbed into DSP u_conv_datapath/w_mult_product[8].
DSP Report: register u_conv_datapath/w_mult_product[8] is absorbed into DSP u_conv_datapath/w_mult_product[8].
DSP Report: operator u_conv_datapath/w_mult_product[8] is absorbed into DSP u_conv_datapath/w_mult_product[8].
RAM Pipeline Warning: Read Address Register Found For RAM u_ifmap_fifo/u_block_ram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_ifmap_fifo/u_block_ram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "\conv2d_cluster[2].u_conv2d_wrapper /u_conv2d_top/u_ifmap_fifo/u_block_ram/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM u_ifmap_fifo/u_block_ram/ram_reg to conserve power
RAM Pipeline Warning: Read Address Register Found For RAM u_ofmap_fifo/u_block_ram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_ofmap_fifo/u_block_ram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "\conv2d_cluster[2].u_conv2d_wrapper /u_conv2d_top/u_ofmap_fifo/u_block_ram/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM u_ofmap_fifo/u_block_ram/ram_reg to conserve power
RAM Pipeline Warning: Read Address Register Found For RAM u_ifmap_fifo/u_block_ram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_ifmap_fifo/u_block_ram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "\conv2d_cluster[1].u_conv2d_wrapper /u_conv2d_top/u_ifmap_fifo/u_block_ram/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM u_ifmap_fifo/u_block_ram/ram_reg to conserve power
RAM Pipeline Warning: Read Address Register Found For RAM u_ofmap_fifo/u_block_ram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_ofmap_fifo/u_block_ram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "\conv2d_cluster[1].u_conv2d_wrapper /u_conv2d_top/u_ofmap_fifo/u_block_ram/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM u_ofmap_fifo/u_block_ram/ram_reg to conserve power
RAM Pipeline Warning: Read Address Register Found For RAM u_ifmap_fifo/u_block_ram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_ofmap_fifo/u_block_ram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_ifmap_fifo/u_block_ram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_ofmap_fifo/u_block_ram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
DSP Report: Generating DSP u_conv_datapath/w_mult_product[4], operation Mode is: A''*B.
DSP Report: register u_conv_datapath/w_mult_product[4] is absorbed into DSP u_conv_datapath/w_mult_product[4].
DSP Report: register u_conv_datapath/w_mult_product[4] is absorbed into DSP u_conv_datapath/w_mult_product[4].
DSP Report: operator u_conv_datapath/w_mult_product[4] is absorbed into DSP u_conv_datapath/w_mult_product[4].
DSP Report: Generating DSP u_conv_datapath/p_4_out, operation Mode is: PCIN+A''*B.
DSP Report: register u_conv_datapath/p_4_out is absorbed into DSP u_conv_datapath/p_4_out.
DSP Report: register u_conv_datapath/p_4_out is absorbed into DSP u_conv_datapath/p_4_out.
DSP Report: operator u_conv_datapath/p_4_out is absorbed into DSP u_conv_datapath/p_4_out.
DSP Report: operator u_conv_datapath/w_mult_product[5] is absorbed into DSP u_conv_datapath/p_4_out.
DSP Report: Generating DSP u_conv_datapath/w_mult_product[6], operation Mode is: A''*B.
DSP Report: register u_win_gen/window_data_regs_reg[1] is absorbed into DSP u_conv_datapath/w_mult_product[6].
DSP Report: register u_win_gen/window_data_regs_reg[2] is absorbed into DSP u_conv_datapath/w_mult_product[6].
DSP Report: operator u_conv_datapath/w_mult_product[6] is absorbed into DSP u_conv_datapath/w_mult_product[6].
DSP Report: Generating DSP u_conv_datapath/p_5_out, operation Mode is: PCIN+A''*B.
DSP Report: register u_conv_datapath/p_5_out is absorbed into DSP u_conv_datapath/p_5_out.
DSP Report: register u_conv_datapath/p_5_out is absorbed into DSP u_conv_datapath/p_5_out.
DSP Report: operator u_conv_datapath/p_5_out is absorbed into DSP u_conv_datapath/p_5_out.
DSP Report: operator u_conv_datapath/w_mult_product[7] is absorbed into DSP u_conv_datapath/p_5_out.
DSP Report: Generating DSP u_conv_datapath/w_mult_product[0], operation Mode is: A''*B.
DSP Report: register u_conv_datapath/w_mult_product[0] is absorbed into DSP u_conv_datapath/w_mult_product[0].
DSP Report: register u_win_gen/window_data_regs_reg[0] is absorbed into DSP u_conv_datapath/w_mult_product[0].
DSP Report: operator u_conv_datapath/w_mult_product[0] is absorbed into DSP u_conv_datapath/w_mult_product[0].
DSP Report: Generating DSP u_conv_datapath/p_2_out, operation Mode is: PCIN+A''*B.
DSP Report: register u_conv_datapath/p_2_out is absorbed into DSP u_conv_datapath/p_2_out.
DSP Report: register u_conv_datapath/p_2_out is absorbed into DSP u_conv_datapath/p_2_out.
DSP Report: operator u_conv_datapath/p_2_out is absorbed into DSP u_conv_datapath/p_2_out.
DSP Report: operator u_conv_datapath/w_mult_product[1] is absorbed into DSP u_conv_datapath/p_2_out.
DSP Report: Generating DSP u_conv_datapath/w_mult_product[2], operation Mode is: A''*B.
DSP Report: register u_conv_datapath/w_mult_product[2] is absorbed into DSP u_conv_datapath/w_mult_product[2].
DSP Report: register u_conv_datapath/w_mult_product[2] is absorbed into DSP u_conv_datapath/w_mult_product[2].
DSP Report: operator u_conv_datapath/w_mult_product[2] is absorbed into DSP u_conv_datapath/w_mult_product[2].
DSP Report: Generating DSP u_conv_datapath/p_3_out, operation Mode is: PCIN+A''*B.
DSP Report: register u_win_gen/window_data_regs_reg[0] is absorbed into DSP u_conv_datapath/p_3_out.
DSP Report: register u_win_gen/window_data_regs_reg[1] is absorbed into DSP u_conv_datapath/p_3_out.
DSP Report: operator u_conv_datapath/p_3_out is absorbed into DSP u_conv_datapath/p_3_out.
DSP Report: operator u_conv_datapath/w_mult_product[3] is absorbed into DSP u_conv_datapath/p_3_out.
DSP Report: Generating DSP u_conv_datapath/w_mult_product[8], operation Mode is: A''*B.
DSP Report: register u_conv_datapath/w_mult_product[8] is absorbed into DSP u_conv_datapath/w_mult_product[8].
DSP Report: register u_conv_datapath/w_mult_product[8] is absorbed into DSP u_conv_datapath/w_mult_product[8].
DSP Report: operator u_conv_datapath/w_mult_product[8] is absorbed into DSP u_conv_datapath/w_mult_product[8].
DSP Report: Generating DSP u_conv_datapath/w_mult_product[4], operation Mode is: A''*B.
DSP Report: register u_conv_datapath/w_mult_product[4] is absorbed into DSP u_conv_datapath/w_mult_product[4].
DSP Report: register u_conv_datapath/w_mult_product[4] is absorbed into DSP u_conv_datapath/w_mult_product[4].
DSP Report: operator u_conv_datapath/w_mult_product[4] is absorbed into DSP u_conv_datapath/w_mult_product[4].
DSP Report: Generating DSP u_conv_datapath/p_4_out, operation Mode is: PCIN+A''*B.
DSP Report: register u_conv_datapath/p_4_out is absorbed into DSP u_conv_datapath/p_4_out.
DSP Report: register u_conv_datapath/p_4_out is absorbed into DSP u_conv_datapath/p_4_out.
DSP Report: operator u_conv_datapath/p_4_out is absorbed into DSP u_conv_datapath/p_4_out.
DSP Report: operator u_conv_datapath/w_mult_product[5] is absorbed into DSP u_conv_datapath/p_4_out.
DSP Report: Generating DSP u_conv_datapath/w_mult_product[6], operation Mode is: A''*B.
DSP Report: register u_win_gen/window_data_regs_reg[1] is absorbed into DSP u_conv_datapath/w_mult_product[6].
DSP Report: register u_win_gen/window_data_regs_reg[2] is absorbed into DSP u_conv_datapath/w_mult_product[6].
DSP Report: operator u_conv_datapath/w_mult_product[6] is absorbed into DSP u_conv_datapath/w_mult_product[6].
DSP Report: Generating DSP u_conv_datapath/p_5_out, operation Mode is: PCIN+A''*B.
DSP Report: register u_conv_datapath/p_5_out is absorbed into DSP u_conv_datapath/p_5_out.
DSP Report: register u_conv_datapath/p_5_out is absorbed into DSP u_conv_datapath/p_5_out.
DSP Report: operator u_conv_datapath/p_5_out is absorbed into DSP u_conv_datapath/p_5_out.
DSP Report: operator u_conv_datapath/w_mult_product[7] is absorbed into DSP u_conv_datapath/p_5_out.
DSP Report: Generating DSP u_conv_datapath/w_mult_product[0], operation Mode is: A''*B.
DSP Report: register u_conv_datapath/w_mult_product[0] is absorbed into DSP u_conv_datapath/w_mult_product[0].
DSP Report: register u_win_gen/window_data_regs_reg[0] is absorbed into DSP u_conv_datapath/w_mult_product[0].
DSP Report: operator u_conv_datapath/w_mult_product[0] is absorbed into DSP u_conv_datapath/w_mult_product[0].
DSP Report: Generating DSP u_conv_datapath/p_2_out, operation Mode is: PCIN+A''*B.
DSP Report: register u_conv_datapath/p_2_out is absorbed into DSP u_conv_datapath/p_2_out.
DSP Report: register u_conv_datapath/p_2_out is absorbed into DSP u_conv_datapath/p_2_out.
DSP Report: operator u_conv_datapath/p_2_out is absorbed into DSP u_conv_datapath/p_2_out.
DSP Report: operator u_conv_datapath/w_mult_product[1] is absorbed into DSP u_conv_datapath/p_2_out.
DSP Report: Generating DSP u_conv_datapath/w_mult_product[2], operation Mode is: A''*B.
DSP Report: register u_conv_datapath/w_mult_product[2] is absorbed into DSP u_conv_datapath/w_mult_product[2].
DSP Report: register u_conv_datapath/w_mult_product[2] is absorbed into DSP u_conv_datapath/w_mult_product[2].
DSP Report: operator u_conv_datapath/w_mult_product[2] is absorbed into DSP u_conv_datapath/w_mult_product[2].
DSP Report: Generating DSP u_conv_datapath/p_3_out, operation Mode is: PCIN+A''*B.
DSP Report: register u_win_gen/window_data_regs_reg[0] is absorbed into DSP u_conv_datapath/p_3_out.
DSP Report: register u_win_gen/window_data_regs_reg[1] is absorbed into DSP u_conv_datapath/p_3_out.
DSP Report: operator u_conv_datapath/p_3_out is absorbed into DSP u_conv_datapath/p_3_out.
DSP Report: operator u_conv_datapath/w_mult_product[3] is absorbed into DSP u_conv_datapath/p_3_out.
DSP Report: Generating DSP u_conv_datapath/w_mult_product[8], operation Mode is: A''*B.
DSP Report: register u_conv_datapath/w_mult_product[8] is absorbed into DSP u_conv_datapath/w_mult_product[8].
DSP Report: register u_conv_datapath/w_mult_product[8] is absorbed into DSP u_conv_datapath/w_mult_product[8].
DSP Report: operator u_conv_datapath/w_mult_product[8] is absorbed into DSP u_conv_datapath/w_mult_product[8].
RAM Pipeline Warning: Read Address Register Found For RAM u_ifmap_fifo/u_block_ram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_ifmap_fifo/u_block_ram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "\conv2d_cluster[4].u_conv2d_wrapper /u_conv2d_top/u_ifmap_fifo/u_block_ram/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM u_ifmap_fifo/u_block_ram/ram_reg to conserve power
RAM Pipeline Warning: Read Address Register Found For RAM u_ofmap_fifo/u_block_ram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_ofmap_fifo/u_block_ram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "\conv2d_cluster[4].u_conv2d_wrapper /u_conv2d_top/u_ofmap_fifo/u_block_ram/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM u_ofmap_fifo/u_block_ram/ram_reg to conserve power
RAM Pipeline Warning: Read Address Register Found For RAM u_ifmap_fifo/u_block_ram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_ifmap_fifo/u_block_ram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "\conv2d_cluster[3].u_conv2d_wrapper /u_conv2d_top/u_ifmap_fifo/u_block_ram/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM u_ifmap_fifo/u_block_ram/ram_reg to conserve power
RAM Pipeline Warning: Read Address Register Found For RAM u_ofmap_fifo/u_block_ram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_ofmap_fifo/u_block_ram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "\conv2d_cluster[3].u_conv2d_wrapper /u_conv2d_top/u_ofmap_fifo/u_block_ram/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM u_ofmap_fifo/u_block_ram/ram_reg to conserve power
RAM Pipeline Warning: Read Address Register Found For RAM u_ifmap_fifo/u_block_ram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_ofmap_fifo/u_block_ram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_ifmap_fifo/u_block_ram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_ofmap_fifo/u_block_ram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-3917] design e203_subsys_perips__GC0 has port otp_ro_icb_cmd_ready driven by constant 0
WARNING: [Synth 8-3917] design e203_subsys_perips__GC0 has port otp_ro_icb_rsp_valid driven by constant 0
WARNING: [Synth 8-3917] design e203_subsys_perips__GC0 has port otp_ro_icb_rsp_rdata[31] driven by constant 0
WARNING: [Synth 8-3917] design e203_subsys_perips__GC0 has port otp_ro_icb_rsp_rdata[30] driven by constant 0
WARNING: [Synth 8-3917] design e203_subsys_perips__GC0 has port otp_ro_icb_rsp_rdata[29] driven by constant 0
WARNING: [Synth 8-3917] design e203_subsys_perips__GC0 has port otp_ro_icb_rsp_rdata[28] driven by constant 0
WARNING: [Synth 8-3917] design e203_subsys_perips__GC0 has port otp_ro_icb_rsp_rdata[27] driven by constant 0
WARNING: [Synth 8-3917] design e203_subsys_perips__GC0 has port otp_ro_icb_rsp_rdata[26] driven by constant 0
WARNING: [Synth 8-3917] design e203_subsys_perips__GC0 has port otp_ro_icb_rsp_rdata[25] driven by constant 0
WARNING: [Synth 8-3917] design e203_subsys_perips__GC0 has port otp_ro_icb_rsp_rdata[24] driven by constant 0
WARNING: [Synth 8-3917] design e203_subsys_perips__GC0 has port otp_ro_icb_rsp_rdata[23] driven by constant 0
WARNING: [Synth 8-3917] design e203_subsys_perips__GC0 has port otp_ro_icb_rsp_rdata[22] driven by constant 0
WARNING: [Synth 8-3917] design e203_subsys_perips__GC0 has port otp_ro_icb_rsp_rdata[21] driven by constant 0
WARNING: [Synth 8-3917] design e203_subsys_perips__GC0 has port otp_ro_icb_rsp_rdata[20] driven by constant 0
WARNING: [Synth 8-3917] design e203_subsys_perips__GC0 has port otp_ro_icb_rsp_rdata[19] driven by constant 0
WARNING: [Synth 8-3917] design e203_subsys_perips__GC0 has port otp_ro_icb_rsp_rdata[18] driven by constant 0
WARNING: [Synth 8-3917] design e203_subsys_perips__GC0 has port otp_ro_icb_rsp_rdata[17] driven by constant 0
WARNING: [Synth 8-3917] design e203_subsys_perips__GC0 has port otp_ro_icb_rsp_rdata[16] driven by constant 0
WARNING: [Synth 8-3917] design e203_subsys_perips__GC0 has port otp_ro_icb_rsp_rdata[15] driven by constant 0
WARNING: [Synth 8-3917] design e203_subsys_perips__GC0 has port otp_ro_icb_rsp_rdata[14] driven by constant 0
WARNING: [Synth 8-3917] design e203_subsys_perips__GC0 has port otp_ro_icb_rsp_rdata[13] driven by constant 0
WARNING: [Synth 8-3917] design e203_subsys_perips__GC0 has port otp_ro_icb_rsp_rdata[12] driven by constant 0
WARNING: [Synth 8-3917] design e203_subsys_perips__GC0 has port otp_ro_icb_rsp_rdata[11] driven by constant 0
WARNING: [Synth 8-3917] design e203_subsys_perips__GC0 has port otp_ro_icb_rsp_rdata[10] driven by constant 0
WARNING: [Synth 8-3917] design e203_subsys_perips__GC0 has port otp_ro_icb_rsp_rdata[9] driven by constant 0
WARNING: [Synth 8-3917] design e203_subsys_perips__GC0 has port otp_ro_icb_rsp_rdata[8] driven by constant 0
WARNING: [Synth 8-3917] design e203_subsys_perips__GC0 has port otp_ro_icb_rsp_rdata[7] driven by constant 0
WARNING: [Synth 8-3917] design e203_subsys_perips__GC0 has port otp_ro_icb_rsp_rdata[6] driven by constant 0
WARNING: [Synth 8-3917] design e203_subsys_perips__GC0 has port otp_ro_icb_rsp_rdata[5] driven by constant 0
WARNING: [Synth 8-3917] design e203_subsys_perips__GC0 has port otp_ro_icb_rsp_rdata[4] driven by constant 0
WARNING: [Synth 8-3917] design e203_subsys_perips__GC0 has port otp_ro_icb_rsp_rdata[3] driven by constant 0
WARNING: [Synth 8-3917] design e203_subsys_perips__GC0 has port otp_ro_icb_rsp_rdata[2] driven by constant 0
WARNING: [Synth 8-3917] design e203_subsys_perips__GC0 has port otp_ro_icb_rsp_rdata[1] driven by constant 0
WARNING: [Synth 8-3917] design e203_subsys_perips__GC0 has port otp_ro_icb_rsp_rdata[0] driven by constant 0
WARNING: [Synth 8-3917] design e203_subsys_perips__GC0 has port io_pads_qspi_sck_o_oe driven by constant 1
WARNING: [Synth 8-3917] design e203_subsys_perips__GC0 has port io_pads_qspi_sck_o_ie driven by constant 0
WARNING: [Synth 8-3917] design e203_subsys_perips__GC0 has port io_pads_qspi_sck_o_pue driven by constant 0
WARNING: [Synth 8-3917] design e203_subsys_perips__GC0 has port io_pads_qspi_sck_o_ds driven by constant 1
WARNING: [Synth 8-3917] design e203_subsys_perips__GC0 has port io_pads_qspi_dq_0_o_pue driven by constant 1
WARNING: [Synth 8-3917] design e203_subsys_perips__GC0 has port io_pads_qspi_dq_0_o_ds driven by constant 1
WARNING: [Synth 8-3917] design e203_subsys_perips__GC0 has port io_pads_qspi_dq_1_o_pue driven by constant 1
WARNING: [Synth 8-3917] design e203_subsys_perips__GC0 has port io_pads_qspi_dq_1_o_ds driven by constant 1
WARNING: [Synth 8-3917] design e203_subsys_perips__GC0 has port io_pads_qspi_dq_2_o_pue driven by constant 1
WARNING: [Synth 8-3917] design e203_subsys_perips__GC0 has port io_pads_qspi_dq_2_o_ds driven by constant 1
WARNING: [Synth 8-3917] design e203_subsys_perips__GC0 has port io_pads_qspi_dq_3_o_pue driven by constant 1
WARNING: [Synth 8-3917] design e203_subsys_perips__GC0 has port io_pads_qspi_dq_3_o_ds driven by constant 1
WARNING: [Synth 8-3917] design e203_subsys_perips__GC0 has port io_pads_qspi_cs_0_o_oe driven by constant 1
WARNING: [Synth 8-3917] design e203_subsys_perips__GC0 has port io_pads_qspi_cs_0_o_ie driven by constant 0
WARNING: [Synth 8-3917] design e203_subsys_perips__GC0 has port io_pads_qspi_cs_0_o_pue driven by constant 0
WARNING: [Synth 8-3917] design e203_subsys_perips__GC0 has port io_pads_qspi_cs_0_o_ds driven by constant 1
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_sirv_qspi0_top/\qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_sirv_qspi0_top/\qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_sirv_qspi0_top/\qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_sirv_qspi0_top/\qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_sirv_qspi0_top/\qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_sirv_qspi0_top/\qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_sirv_qspi0_top/\qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_sirv_qspi0_top/\qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_sirv_qspi0_top/\qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_sirv_qspi0_top/\qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_sirv_qspi0_top/\qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_sirv_qspi0_top/\qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[13] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RAM Pipeline Warning: Read Address Register Found For RAM u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6841] Block RAM (u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired.)
INFO: [Synth 8-4652] Swapped enable and write-enable on 16 RAM instances of RAM u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg to conserve power
RAM Pipeline Warning: Read Address Register Found For RAM u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6841] Block RAM (u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired.)
INFO: [Synth 8-4652] Swapped enable and write-enable on 16 RAM instances of RAM u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg to conserve power
RAM Pipeline Warning: Read Address Register Found For RAM u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:45 ; elapsed = 00:01:55 . Memory (MB): peak = 1408.348 ; gain = 718.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|sirv_mrom   | mask_rom   | 1024x4        | LUT            | 
+------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------------------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                 | RTL Object                | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|block_ram_simple_dual_port:                 | ram_reg                   | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|block_ram_simple_dual_port__parameterized0: | ram_reg                   | 1 K x 32(NO_CHANGE)    | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|block_ram_simple_dual_port:                 | ram_reg                   | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|block_ram_simple_dual_port__parameterized0: | ram_reg                   | 1 K x 32(NO_CHANGE)    | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|block_ram_simple_dual_port:                 | ram_reg                   | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|block_ram_simple_dual_port__parameterized0: | ram_reg                   | 1 K x 32(NO_CHANGE)    | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|block_ram_simple_dual_port:                 | ram_reg                   | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|block_ram_simple_dual_port__parameterized0: | ram_reg                   | 1 K x 32(NO_CHANGE)    | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|block_ram_simple_dual_port:                 | ram_reg                   | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|block_ram_simple_dual_port__parameterized0: | ram_reg                   | 1 K x 32(NO_CHANGE)    | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|block_ram_simple_dual_port:                 | ram_reg                   | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|block_ram_simple_dual_port__parameterized0: | ram_reg                   | 1 K x 32(NO_CHANGE)    | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|block_ram_simple_dual_port:                 | ram_reg                   | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|block_ram_simple_dual_port__parameterized0: | ram_reg                   | 1 K x 32(NO_CHANGE)    | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|block_ram_simple_dual_port:                 | ram_reg                   | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|block_ram_simple_dual_port__parameterized0: | ram_reg                   | 1 K x 32(NO_CHANGE)    | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|sirv_sim_ram:                               | mem[1].non_last.mem_r_reg | 8 K x 64(READ_FIRST)   | W |   | 8 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 16     | 
|sirv_sim_ram__parameterized0:               | mem[1].non_last.mem_r_reg | 16 K x 32(READ_FIRST)  | W |   | 16 K x 32(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     | 
+--------------------------------------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+-----------------+------------------------------------+-----------+----------------------+--------------+
|Module Name      | RTL Object                         | Inference | Size (Depth x Width) | Primitives   | 
+-----------------+------------------------------------+-----------+----------------------+--------------+
|u_sirv_uart0_top | u_sirv_uart/u_txq/ram_reg          | Implied   | 8 x 8                | RAM32M x 2   | 
|u_sirv_uart0_top | u_sirv_uart/u_rxq/ram_reg          | Implied   | 8 x 8                | RAM32M x 2   | 
|u_sirv_qspi0_top | u_sirv_flash_qspi/fifo/rxq/ram_reg | Implied   | 8 x 8                | RAM32M x 2   | 
|u_sirv_qspi0_top | u_sirv_flash_qspi/fifo/txq/ram_reg | Implied   | 8 x 8                | RAM32M x 2   | 
|u_sirv_uart1_top | u_sirv_uart/u_txq/ram_reg          | Implied   | 8 x 8                | RAM32M x 2   | 
|u_sirv_uart1_top | u_sirv_uart/u_rxq/ram_reg          | Implied   | 8 x 8                | RAM32M x 2   | 
|u_sirv_qspi1_top | u_sirv_qspi_4cs/fifo/txq/ram_reg   | Implied   | 8 x 8                | RAM32M x 2   | 
|u_sirv_qspi1_top | u_sirv_qspi_4cs/fifo/rxq/ram_reg   | Implied   | 8 x 8                | RAM32M x 2   | 
|u_sirv_qspi2_top | u_sirv_qspi_1cs/fifo/txq/ram_reg   | Implied   | 8 x 8                | RAM32M x 2   | 
|u_sirv_qspi2_top | u_sirv_qspi_1cs/fifo/rxq/ram_reg   | Implied   | 8 x 8                | RAM32M x 2   | 
+-----------------+------------------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|conv2d_top  | A''*B       | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_top  | PCIN+A''*B  | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_top  | A''*B       | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_top  | PCIN+A''*B  | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_top  | A''*B       | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_top  | PCIN+A''*B  | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_top  | A''*B       | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_top  | PCIN+A''*B  | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_top  | A''*B       | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_top  | A''*B       | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_top  | PCIN+A''*B  | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_top  | A''*B       | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_top  | PCIN+A''*B  | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_top  | A''*B       | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_top  | PCIN+A''*B  | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_top  | A''*B       | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_top  | PCIN+A''*B  | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_top  | A''*B       | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_top  | A''*B       | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_top  | PCIN+A''*B  | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_top  | A''*B       | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_top  | PCIN+A''*B  | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_top  | A''*B       | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_top  | PCIN+A''*B  | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_top  | A''*B       | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_top  | PCIN+A''*B  | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_top  | A''*B       | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_top  | A''*B       | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_top  | PCIN+A''*B  | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_top  | A''*B       | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_top  | PCIN+A''*B  | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_top  | A''*B       | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_top  | PCIN+A''*B  | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_top  | A''*B       | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_top  | PCIN+A''*B  | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_top  | A''*B       | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_top  | A''*B       | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_top  | PCIN+A''*B  | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_top  | A''*B       | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_top  | PCIN+A''*B  | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_top  | A''*B       | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_top  | PCIN+A''*B  | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_top  | A''*B       | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_top  | PCIN+A''*B  | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_top  | A''*B       | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_top  | A''*B       | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_top  | PCIN+A''*B  | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_top  | A''*B       | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_top  | PCIN+A''*B  | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_top  | A''*B       | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_top  | PCIN+A''*B  | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_top  | A''*B       | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_top  | PCIN+A''*B  | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_top  | A''*B       | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_top  | A''*B       | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_top  | PCIN+A''*B  | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_top  | A''*B       | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_top  | PCIN+A''*B  | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_top  | A''*B       | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_top  | PCIN+A''*B  | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_top  | A''*B       | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_top  | PCIN+A''*B  | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_top  | A''*B       | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_top  | A''*B       | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_top  | PCIN+A''*B  | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_top  | A''*B       | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_top  | PCIN+A''*B  | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_top  | A''*B       | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_top  | PCIN+A''*B  | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_top  | A''*B       | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_top  | PCIN+A''*B  | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_top  | A''*B       | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance u_icb_conv2d_clusteri_1/conv2d_cluster[0].u_conv2d_wrapper/u_conv2d_top/i_3/u_ofmap_fifo/u_block_ram/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_icb_conv2d_clusteri_1/conv2d_cluster[5].u_conv2d_wrapper/u_conv2d_top/i_3/u_ofmap_fifo/u_block_ram/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_icb_conv2d_clusteri_1/conv2d_cluster[6].u_conv2d_wrapper/u_conv2d_top/i_3/u_ofmap_fifo/u_block_ram/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_icb_conv2d_clusteri_1/conv2d_cluster[7].u_conv2d_wrapper/u_conv2d_top/i_3/u_ofmap_fifo/u_block_ram/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_icb_conv2d_clusteri_2/conv2d_cluster[2].u_conv2d_wrapper/u_conv2d_top/i_3/u_ofmap_fifo/u_block_ram/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_icb_conv2d_clusteri_2/conv2d_cluster[1].u_conv2d_wrapper/u_conv2d_top/i_3/u_ofmap_fifo/u_block_ram/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_icb_conv2d_clusteri_3/conv2d_cluster[4].u_conv2d_wrapper/u_conv2d_top/i_3/u_ofmap_fifo/u_block_ram/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_icb_conv2d_clusteri_3/conv2d_cluster[3].u_conv2d_wrapper/u_conv2d_top/i_3/u_ofmap_fifo/u_block_ram/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_e203_subsys_maini_5/u_e203_cpu_top/i_33/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_e203_subsys_maini_5/u_e203_cpu_top/i_33/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_e203_subsys_maini_5/u_e203_cpu_top/i_33/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_e203_subsys_maini_5/u_e203_cpu_top/i_33/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_e203_subsys_maini_5/u_e203_cpu_top/i_33/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_e203_subsys_maini_5/u_e203_cpu_top/i_33/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_e203_subsys_maini_5/u_e203_cpu_top/i_33/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_e203_subsys_maini_5/u_e203_cpu_top/i_33/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_e203_subsys_maini_5/u_e203_cpu_top/i_33/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_e203_subsys_maini_5/u_e203_cpu_top/i_33/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_e203_subsys_maini_5/u_e203_cpu_top/i_33/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_e203_subsys_maini_5/u_e203_cpu_top/i_33/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_e203_subsys_maini_5/u_e203_cpu_top/i_33/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_e203_subsys_maini_5/u_e203_cpu_top/i_33/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_e203_subsys_maini_5/u_e203_cpu_top/i_33/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_e203_subsys_maini_5/u_e203_cpu_top/i_33/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_e203_subsys_maini_5/u_e203_cpu_top/i_34/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_e203_subsys_maini_5/u_e203_cpu_top/i_34/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_e203_subsys_maini_5/u_e203_cpu_top/i_34/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_e203_subsys_maini_5/u_e203_cpu_top/i_34/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_e203_subsys_maini_5/u_e203_cpu_top/i_34/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_e203_subsys_maini_5/u_e203_cpu_top/i_34/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_e203_subsys_maini_5/u_e203_cpu_top/i_34/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_e203_subsys_maini_5/u_e203_cpu_top/i_34/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_e203_subsys_maini_5/u_e203_cpu_top/i_34/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_e203_subsys_maini_5/u_e203_cpu_top/i_34/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_e203_subsys_maini_5/u_e203_cpu_top/i_34/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_e203_subsys_maini_5/u_e203_cpu_top/i_34/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_e203_subsys_maini_5/u_e203_cpu_top/i_34/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_e203_subsys_maini_5/u_e203_cpu_top/i_34/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_e203_subsys_maini_5/u_e203_cpu_top/i_34/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_e203_subsys_maini_5/u_e203_cpu_top/i_34/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |icb_conv2d_cluster__GB0  |           1|     19864|
|2     |icb_conv2d_cluster__GB1  |           1|      9786|
|3     |icb_conv2d_cluster__GB2  |           1|      9708|
|4     |e203_subsys_perips__GC0  |           1|     13065|
|5     |e203_subsys_main__GC0    |           1|     22322|
|6     |e203_subsys_top__GC0     |           1|      4970|
|7     |e203_soc_top__GC0        |           1|      1290|
|8     |e203_system_wrapper__GC0 |           1|       109|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_custom_icb_mig/u_custom_icb_mig/u_mig_7series_0/ui_clk' to pin 'u_custom_icb_mig/u_custom_icb_mig/u_mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ip_mmcm/clk_out1' to pin 'ip_mmcm/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ip_mmcm/clk_out2' to pin 'ip_mmcm/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ip_mmcm/clk_out3' to pin 'ip_mmcm/bbstub_clk_out3/O'
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:54 ; elapsed = 00:02:05 . Memory (MB): peak = 1408.348 ; gain = 718.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
info: optimization accepted worst group hill climbing move (-3043.0/oG. 160.0ps)
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:34 ; elapsed = 00:02:45 . Memory (MB): peak = 1504.773 ; gain = 815.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------------------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                 | RTL Object                | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|block_ram_simple_dual_port:                 | ram_reg                   | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|block_ram_simple_dual_port__parameterized0: | ram_reg                   | 1 K x 32(NO_CHANGE)    | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|block_ram_simple_dual_port:                 | ram_reg                   | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|block_ram_simple_dual_port__parameterized0: | ram_reg                   | 1 K x 32(NO_CHANGE)    | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|block_ram_simple_dual_port:                 | ram_reg                   | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|block_ram_simple_dual_port__parameterized0: | ram_reg                   | 1 K x 32(NO_CHANGE)    | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|block_ram_simple_dual_port:                 | ram_reg                   | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|block_ram_simple_dual_port__parameterized0: | ram_reg                   | 1 K x 32(NO_CHANGE)    | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|block_ram_simple_dual_port:                 | ram_reg                   | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|block_ram_simple_dual_port__parameterized0: | ram_reg                   | 1 K x 32(NO_CHANGE)    | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|block_ram_simple_dual_port:                 | ram_reg                   | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|block_ram_simple_dual_port__parameterized0: | ram_reg                   | 1 K x 32(NO_CHANGE)    | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|block_ram_simple_dual_port:                 | ram_reg                   | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|block_ram_simple_dual_port__parameterized0: | ram_reg                   | 1 K x 32(NO_CHANGE)    | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|block_ram_simple_dual_port:                 | ram_reg                   | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|block_ram_simple_dual_port__parameterized0: | ram_reg                   | 1 K x 32(NO_CHANGE)    | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|sirv_sim_ram:                               | mem[1].non_last.mem_r_reg | 8 K x 64(READ_FIRST)   | W |   | 8 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 16     | 
|sirv_sim_ram__parameterized0:               | mem[1].non_last.mem_r_reg | 16 K x 32(READ_FIRST)  | W |   | 16 K x 32(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     | 
+--------------------------------------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+-----------------+------------------------------------+-----------+----------------------+--------------+
|Module Name      | RTL Object                         | Inference | Size (Depth x Width) | Primitives   | 
+-----------------+------------------------------------+-----------+----------------------+--------------+
|u_sirv_uart0_top | u_sirv_uart/u_txq/ram_reg          | Implied   | 8 x 8                | RAM32M x 2   | 
|u_sirv_uart0_top | u_sirv_uart/u_rxq/ram_reg          | Implied   | 8 x 8                | RAM32M x 2   | 
|u_sirv_qspi0_top | u_sirv_flash_qspi/fifo/rxq/ram_reg | Implied   | 8 x 8                | RAM32M x 2   | 
|u_sirv_qspi0_top | u_sirv_flash_qspi/fifo/txq/ram_reg | Implied   | 8 x 8                | RAM32M x 2   | 
|u_sirv_uart1_top | u_sirv_uart/u_txq/ram_reg          | Implied   | 8 x 8                | RAM32M x 2   | 
|u_sirv_uart1_top | u_sirv_uart/u_rxq/ram_reg          | Implied   | 8 x 8                | RAM32M x 2   | 
|u_sirv_qspi1_top | u_sirv_qspi_4cs/fifo/txq/ram_reg   | Implied   | 8 x 8                | RAM32M x 2   | 
|u_sirv_qspi1_top | u_sirv_qspi_4cs/fifo/rxq/ram_reg   | Implied   | 8 x 8                | RAM32M x 2   | 
|u_sirv_qspi2_top | u_sirv_qspi_1cs/fifo/txq/ram_reg   | Implied   | 8 x 8                | RAM32M x 2   | 
|u_sirv_qspi2_top | u_sirv_qspi_1cs/fifo/rxq/ram_reg   | Implied   | 8 x 8                | RAM32M x 2   | 
+-----------------+------------------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |icb_conv2d_cluster__GB0  |           1|     19864|
|2     |icb_conv2d_cluster__GB1  |           1|      9786|
|3     |icb_conv2d_cluster__GB2  |           1|      9708|
|4     |e203_subsys_top__GC0     |           1|      4970|
|5     |e203_system_wrapper__GC0 |           1|       105|
|6     |e203_system_wrapper_GT0  |           1|     34946|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-6837] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_icb_conv2d_cluster/conv2d_cluster[0].u_conv2d_wrapper/u_conv2d_top/u_ifmap_fifo/u_block_ram/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_icb_conv2d_cluster/conv2d_cluster[0].u_conv2d_wrapper/u_conv2d_top/u_ofmap_fifo/u_block_ram/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_icb_conv2d_cluster/conv2d_cluster[5].u_conv2d_wrapper/u_conv2d_top/u_ifmap_fifo/u_block_ram/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_icb_conv2d_cluster/conv2d_cluster[5].u_conv2d_wrapper/u_conv2d_top/u_ofmap_fifo/u_block_ram/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_icb_conv2d_cluster/conv2d_cluster[6].u_conv2d_wrapper/u_conv2d_top/u_ifmap_fifo/u_block_ram/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_icb_conv2d_cluster/conv2d_cluster[6].u_conv2d_wrapper/u_conv2d_top/u_ofmap_fifo/u_block_ram/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_icb_conv2d_cluster/conv2d_cluster[7].u_conv2d_wrapper/u_conv2d_top/u_ifmap_fifo/u_block_ram/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_icb_conv2d_cluster/conv2d_cluster[7].u_conv2d_wrapper/u_conv2d_top/u_ofmap_fifo/u_block_ram/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_icb_conv2d_cluster/conv2d_cluster[2].u_conv2d_wrapper/u_conv2d_top/u_ifmap_fifo/u_block_ram/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_icb_conv2d_cluster/conv2d_cluster[2].u_conv2d_wrapper/u_conv2d_top/u_ofmap_fifo/u_block_ram/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_icb_conv2d_cluster/conv2d_cluster[1].u_conv2d_wrapper/u_conv2d_top/u_ifmap_fifo/u_block_ram/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_icb_conv2d_cluster/conv2d_cluster[1].u_conv2d_wrapper/u_conv2d_top/u_ofmap_fifo/u_block_ram/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_icb_conv2d_cluster/conv2d_cluster[4].u_conv2d_wrapper/u_conv2d_top/u_ifmap_fifo/u_block_ram/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_icb_conv2d_cluster/conv2d_cluster[4].u_conv2d_wrapper/u_conv2d_top/u_ofmap_fifo/u_block_ram/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_icb_conv2d_cluster/conv2d_cluster[3].u_conv2d_wrapper/u_conv2d_top/u_ifmap_fifo/u_block_ram/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_icb_conv2d_cluster/conv2d_cluster[3].u_conv2d_wrapper/u_conv2d_top/u_ofmap_fifo/u_block_ram/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:50 ; elapsed = 00:03:01 . Memory (MB): peak = 1877.695 ; gain = 1188.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:52 ; elapsed = 00:03:03 . Memory (MB): peak = 1877.695 ; gain = 1188.094
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:52 ; elapsed = 00:03:03 . Memory (MB): peak = 1877.695 ; gain = 1188.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:57 ; elapsed = 00:03:08 . Memory (MB): peak = 1877.695 ; gain = 1188.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:57 ; elapsed = 00:03:08 . Memory (MB): peak = 1877.695 ; gain = 1188.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:58 ; elapsed = 00:03:09 . Memory (MB): peak = 1877.695 ; gain = 1188.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:58 ; elapsed = 00:03:09 . Memory (MB): peak = 1877.695 ; gain = 1188.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|conv2d_top  | u_shift_ram/shift_ram_regs_reg[30][15] | 31     | 128   | NO           | YES                | YES               | 0      | 128     | 
|conv2d_top  | u_shift_ram/shift_ram_regs_reg[62][15] | 31     | 256   | NO           | NO                 | YES               | 0      | 256     | 
+------------+----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |mmcm          |         1|
|2     |reset_sys     |         1|
|3     |mig_7series_0 |         1|
|4     |ila_dmac      |         8|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |ila_dmac      |     1|
|2     |ila_dmac__10  |     1|
|3     |ila_dmac__11  |     1|
|4     |ila_dmac__12  |     1|
|5     |ila_dmac__13  |     1|
|6     |ila_dmac__14  |     1|
|7     |ila_dmac__8   |     1|
|8     |ila_dmac__9   |     1|
|9     |mig_7series_0 |     1|
|10    |mmcm          |     1|
|11    |reset_sys     |     1|
|12    |BUFG          |    11|
|13    |CARRY4        |   476|
|14    |DSP48E1       |    72|
|15    |LUT1          |    89|
|16    |LUT2          |  5107|
|17    |LUT3          |  2283|
|18    |LUT4          |  2511|
|19    |LUT5          |  3027|
|20    |LUT6          |  6429|
|21    |MUXF7         |   370|
|22    |MUXF8         |    68|
|23    |PULLUP        |     7|
|24    |RAM32M        |    20|
|25    |RAMB18E1      |     8|
|26    |RAMB36E1      |     8|
|27    |RAMB36E1_1    |    16|
|28    |RAMB36E1_2    |    16|
|29    |SRLC32E       |   384|
|30    |FDCE          |  9561|
|31    |FDPE          |   264|
|32    |FDRE          |  4371|
|33    |FDSE          |    35|
|34    |LD            |    11|
|35    |IBUF          |     2|
|36    |IOBUF         |    38|
|37    |OBUF          |     2|
|38    |OBUFT         |     1|
+------+--------------+------+

Report Instance Areas: 
+------+-----------------------------------------------------------------------+-----------------------------------------------+------+
|      |Instance                                                               |Module                                         |Cells |
+------+-----------------------------------------------------------------------+-----------------------------------------------+------+
|1     |top                                                                    |                                               | 35373|
|2     |  dut                                                                  |e203_soc_top                                   | 35257|
|3     |    u_aon_1to2_icb                                                     |sirv_icb1to2_bus                               |     6|
|4     |      u_i_icb_splt                                                     |sirv_gnrl_icb_splt                             |     6|
|5     |        \splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo            |sirv_gnrl_pipe_stage__parameterized0_737       |     6|
|6     |          \dp_gt_0.dat_dfflr                                           |sirv_gnrl_dffl__parameterized0_738             |     2|
|7     |          \dp_gt_0.vld_dfflr                                           |sirv_gnrl_dfflr_739                            |     4|
|8     |    u_biu_icb_arbt                                                     |sirv_gnrl_icb_arbt                             |     3|
|9     |      \arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo                   |sirv_gnrl_pipe_stage_734                       |     3|
|10    |        \dp_gt_0.dat_dfflr                                             |sirv_gnrl_dffl_735                             |     1|
|11    |        \dp_gt_0.vld_dfflr                                             |sirv_gnrl_dfflr_736                            |     2|
|12    |    u_custom_icb_mig                                                   |custom_icb_mig_wrapper                         |   468|
|13    |      u_custom_icb_mig                                                 |custom_icb_mig                                 |   453|
|14    |      u_sync_rd_done                                                   |signal_sync                                    |     7|
|15    |      u_sync_wr_done                                                   |signal_sync_733                                |     8|
|16    |    u_e203_subsys_top                                                  |e203_subsys_top                                | 34780|
|17    |      u_e203_subsys_main                                               |e203_subsys_main                               | 32059|
|18    |        u_e203_cpu_top                                                 |e203_cpu_top                                   |  7331|
|19    |          u_e203_cpu                                                   |e203_cpu                                       |  7294|
|20    |            u_e203_clk_ctrl                                            |e203_clk_ctrl                                  |     8|
|21    |              dtcm_active_dffr                                         |sirv_gnrl_dffr_725                             |     1|
|22    |              itcm_active_dffr                                         |sirv_gnrl_dffr_726                             |     1|
|23    |              u_biu_clkgate                                            |e203_clkgate_727                               |     1|
|24    |              u_dtcm_clkgate                                           |e203_clkgate_728                               |     1|
|25    |              u_exu_clkgate                                            |e203_clkgate_729                               |     1|
|26    |              u_ifu_clkgate                                            |e203_clkgate_730                               |     1|
|27    |              u_itcm_clkgate                                           |e203_clkgate_731                               |     1|
|28    |              u_lsu_clkgate                                            |e203_clkgate_732                               |     1|
|29    |            u_e203_core                                                |e203_core                                      |  6994|
|30    |              u_e203_biu                                               |e203_biu                                       |   736|
|31    |                u_biu_icb_arbt                                         |sirv_gnrl_icb_arbt__parameterized1             |     9|
|32    |                  \arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo       |sirv_gnrl_pipe_stage_722                       |     9|
|33    |                    \dp_gt_0.dat_dfflr                                 |sirv_gnrl_dffl_723                             |     4|
|34    |                    \dp_gt_0.vld_dfflr                                 |sirv_gnrl_dfflr_724                            |     5|
|35    |                u_biu_icb_splt                                         |sirv_gnrl_icb_splt__parameterized0             |    11|
|36    |                  \splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo  |sirv_gnrl_pipe_stage__parameterized3           |    11|
|37    |                    \dp_gt_0.dat_dfflr                                 |sirv_gnrl_dffl__parameterized8                 |     9|
|38    |                    \dp_gt_0.vld_dfflr                                 |sirv_gnrl_dfflr_721                            |     2|
|39    |                u_sirv_gnrl_icb_buffer                                 |sirv_gnrl_icb_buffer__parameterized0           |   716|
|40    |                  outs_cnt_dfflr                                       |sirv_gnrl_dfflr_714                            |     2|
|41    |                  u_sirv_gnrl_cmd_fifo                                 |sirv_gnrl_fifo__parameterized2                 |   676|
|42    |                    \dp_gt0.fifo_rf[0].fifo_rf_dffl                    |sirv_gnrl_dffl__parameterized6_718             |   667|
|43    |                    \dp_gt0.vec_0_dfflrs                               |sirv_gnrl_dfflrs_719                           |     2|
|44    |                    \dp_gt0.vec_31_dfflr                               |sirv_gnrl_dfflr_720                            |     7|
|45    |                  u_sirv_gnrl_rsp_fifo                                 |sirv_gnrl_fifo__parameterized3                 |    38|
|46    |                    \dp_gt0.fifo_rf[0].fifo_rf_dffl                    |sirv_gnrl_dffl__parameterized7_715             |    33|
|47    |                    \dp_gt0.vec_0_dfflrs                               |sirv_gnrl_dfflrs_716                           |     1|
|48    |                    \dp_gt0.vec_31_dfflr                               |sirv_gnrl_dfflr_717                            |     4|
|49    |              u_e203_exu                                               |e203_exu                                       |  3180|
|50    |                u_e203_exu_alu                                         |e203_exu_alu                                   |   696|
|51    |                  u_e203_exu_alu_dpath                                 |e203_exu_alu_dpath                             |   139|
|52    |                    sbf_0_dffl                                         |sirv_gnrl_dffl__parameterized1_712             |    74|
|53    |                    sbf_1_dffl                                         |sirv_gnrl_dffl__parameterized1_713             |    65|
|54    |                  u_e203_exu_alu_lsuagu                                |e203_exu_alu_lsuagu                            |   193|
|55    |                    icb_leftover_err_dfflr                             |sirv_gnrl_dfflr_710                            |     3|
|56    |                    icb_state_dfflr                                    |sirv_gnrl_dfflr__parameterized5                |   189|
|57    |                    unalgn_flg_dffl                                    |sirv_gnrl_dfflr_711                            |     1|
|58    |                  u_e203_exu_alu_muldiv                                |e203_exu_alu_muldiv                            |   331|
|59    |                    exec_cnt_dfflr                                     |sirv_gnrl_dfflr__parameterized0_705            |    16|
|60    |                    flushed_dfflr                                      |sirv_gnrl_dfflr_706                            |     1|
|61    |                    muldiv_state_dfflr                                 |sirv_gnrl_dfflr__parameterized6_707            |   312|
|62    |                    part_prdt_sft1_dfflr                               |sirv_gnrl_dfflr_708                            |     1|
|63    |                    part_remd_sft1_dfflr                               |sirv_gnrl_dfflr_709                            |     1|
|64    |                  u_e203_exu_alu_rglr                                  |e203_exu_alu_rglr                              |    33|
|65    |                u_e203_exu_commit                                      |e203_exu_commit                                |    18|
|66    |                  u_e203_exu_branchslv                                 |e203_exu_branchslv                             |     8|
|67    |                  u_e203_exu_excp                                      |e203_exu_excp                                  |    10|
|68    |                    step_req_dfflr                                     |sirv_gnrl_dfflr_702                            |     6|
|69    |                    wfi_flag_dfflr                                     |sirv_gnrl_dfflr_703                            |     2|
|70    |                    wfi_halt_req_dfflr                                 |sirv_gnrl_dfflr_704                            |     2|
|71    |                u_e203_exu_csr                                         |e203_exu_csr                                   |   310|
|72    |                  badaddr_dfflr                                        |sirv_gnrl_dfflr__parameterized3_683            |    32|
|73    |                  cause_dfflr                                          |sirv_gnrl_dfflr__parameterized3_684            |     5|
|74    |                  counterstop_dfflr                                    |sirv_gnrl_dfflr__parameterized3_685            |     3|
|75    |                  epc_dfflr                                            |sirv_gnrl_dfflr__parameterized3_686            |    31|
|76    |                  itcmnohold_dfflr                                     |sirv_gnrl_dfflr__parameterized3_687            |     1|
|77    |                  mcgstop_dfflr                                        |sirv_gnrl_dfflr__parameterized3_688            |     5|
|78    |                  mcycle_dfflr                                         |sirv_gnrl_dfflr__parameterized3_689            |    39|
|79    |                  mcycleh_dfflr                                        |sirv_gnrl_dfflr__parameterized3_690            |    32|
|80    |                  mdvnob2b_dfflr                                       |sirv_gnrl_dfflr__parameterized3_691            |     3|
|81    |                  meip_dffr                                            |sirv_gnrl_dffr_692                             |     1|
|82    |                  mie_dfflr                                            |sirv_gnrl_dfflr__parameterized3_693            |     4|
|83    |                  minstret_dfflr                                       |sirv_gnrl_dfflr__parameterized3_694            |    39|
|84    |                  minstreth_dfflr                                      |sirv_gnrl_dfflr__parameterized3_695            |    32|
|85    |                  mscratch_dfflr                                       |sirv_gnrl_dfflr__parameterized3_696            |    32|
|86    |                  msip_dffr                                            |sirv_gnrl_dffr_697                             |     1|
|87    |                  mtip_dffr                                            |sirv_gnrl_dffr_698                             |     1|
|88    |                  mtvec_dfflr                                          |sirv_gnrl_dfflr__parameterized3_699            |    33|
|89    |                  status_mie_dfflr                                     |sirv_gnrl_dfflr_700                            |    15|
|90    |                  status_mpie_dfflr                                    |sirv_gnrl_dfflr_701                            |     1|
|91    |                u_e203_exu_oitf                                        |e203_exu_oitf                                  |   203|
|92    |                  \depth_gt1.alc_ptr_dfflrs                            |sirv_gnrl_dfflr_672                            |     8|
|93    |                  \depth_gt1.alc_ptr_flg_dfflrs                        |sirv_gnrl_dfflr_673                            |     1|
|94    |                  \depth_gt1.ret_ptr_dfflrs                            |sirv_gnrl_dfflr_674                            |     2|
|95    |                  \depth_gt1.ret_ptr_flg_dfflrs                        |sirv_gnrl_dfflr_675                            |     6|
|96    |                  \oitf_entries[0].pc_dfflrs                           |sirv_gnrl_dffl__parameterized3_676             |    31|
|97    |                  \oitf_entries[0].rdidx_dfflrs                        |sirv_gnrl_dffl__parameterized4                 |    12|
|98    |                  \oitf_entries[0].rdwen_dfflrs                        |sirv_gnrl_dffl_677                             |     1|
|99    |                  \oitf_entries[0].vld_dfflrs                          |sirv_gnrl_dfflr_678                            |     2|
|100   |                  \oitf_entries[1].pc_dfflrs                           |sirv_gnrl_dffl__parameterized3_679             |    93|
|101   |                  \oitf_entries[1].rdidx_dfflrs                        |sirv_gnrl_dffl__parameterized4_680             |    43|
|102   |                  \oitf_entries[1].rdwen_dfflrs                        |sirv_gnrl_dffl_681                             |     2|
|103   |                  \oitf_entries[1].vld_dfflrs                          |sirv_gnrl_dfflr_682                            |     2|
|104   |                u_e203_exu_regfile                                     |e203_exu_regfile                               |  1953|
|105   |                  \regfile[10].rfno0.rf_dffl                           |sirv_gnrl_dffl__parameterized3_641             |    32|
|106   |                  \regfile[11].rfno0.rf_dffl                           |sirv_gnrl_dffl__parameterized3_642             |   160|
|107   |                  \regfile[12].rfno0.rf_dffl                           |sirv_gnrl_dffl__parameterized3_643             |    32|
|108   |                  \regfile[13].rfno0.rf_dffl                           |sirv_gnrl_dffl__parameterized3_644             |    32|
|109   |                  \regfile[14].rfno0.rf_dffl                           |sirv_gnrl_dffl__parameterized3_645             |    32|
|110   |                  \regfile[15].rfno0.rf_dffl                           |sirv_gnrl_dffl__parameterized3_646             |    96|
|111   |                  \regfile[16].rfno0.rf_dffl                           |sirv_gnrl_dffl__parameterized3_647             |    32|
|112   |                  \regfile[17].rfno0.rf_dffl                           |sirv_gnrl_dffl__parameterized3_648             |    32|
|113   |                  \regfile[18].rfno0.rf_dffl                           |sirv_gnrl_dffl__parameterized3_649             |    32|
|114   |                  \regfile[19].rfno0.rf_dffl                           |sirv_gnrl_dffl__parameterized3_650             |   160|
|115   |                  \regfile[1].rfno0.rf_dffl                            |sirv_gnrl_dffl__parameterized3_651             |    32|
|116   |                  \regfile[20].rfno0.rf_dffl                           |sirv_gnrl_dffl__parameterized3_652             |    32|
|117   |                  \regfile[21].rfno0.rf_dffl                           |sirv_gnrl_dffl__parameterized3_653             |    32|
|118   |                  \regfile[22].rfno0.rf_dffl                           |sirv_gnrl_dffl__parameterized3_654             |    32|
|119   |                  \regfile[23].rfno0.rf_dffl                           |sirv_gnrl_dffl__parameterized3_655             |    96|
|120   |                  \regfile[24].rfno0.rf_dffl                           |sirv_gnrl_dffl__parameterized3_656             |    32|
|121   |                  \regfile[25].rfno0.rf_dffl                           |sirv_gnrl_dffl__parameterized3_657             |    32|
|122   |                  \regfile[26].rfno0.rf_dffl                           |sirv_gnrl_dffl__parameterized3_658             |    32|
|123   |                  \regfile[27].rfno0.rf_dffl                           |sirv_gnrl_dffl__parameterized3_659             |   192|
|124   |                  \regfile[28].rfno0.rf_dffl                           |sirv_gnrl_dffl__parameterized3_660             |    32|
|125   |                  \regfile[29].rfno0.rf_dffl                           |sirv_gnrl_dffl__parameterized3_661             |    32|
|126   |                  \regfile[2].rfno0.rf_dffl                            |sirv_gnrl_dffl__parameterized3_662             |    32|
|127   |                  \regfile[30].rfno0.rf_dffl                           |sirv_gnrl_dffl__parameterized3_663             |    32|
|128   |                  \regfile[31].rfno0.rf_dffl                           |sirv_gnrl_dffl__parameterized3_664             |    96|
|129   |                  \regfile[3].rfno0.rf_dffl                            |sirv_gnrl_dffl__parameterized3_665             |   319|
|130   |                  \regfile[4].rfno0.rf_dffl                            |sirv_gnrl_dffl__parameterized3_666             |    32|
|131   |                  \regfile[5].rfno0.rf_dffl                            |sirv_gnrl_dffl__parameterized3_667             |    32|
|132   |                  \regfile[6].rfno0.rf_dffl                            |sirv_gnrl_dffl__parameterized3_668             |    32|
|133   |                  \regfile[7].rfno0.rf_dffl                            |sirv_gnrl_dffl__parameterized3_669             |    96|
|134   |                  \regfile[8].rfno0.rf_dffl                            |sirv_gnrl_dffl__parameterized3_670             |    32|
|135   |                  \regfile[9].rfno0.rf_dffl                            |sirv_gnrl_dffl__parameterized3_671             |    32|
|136   |              u_e203_ifu                                               |e203_ifu                                       |  2748|
|137   |                u_e203_ifu_ifetch                                      |e203_ifu_ifetch                                |  2313|
|138   |                  dly_flush_dfflr                                      |sirv_gnrl_dfflr_625                            |     3|
|139   |                  halt_ack_dfflr                                       |sirv_gnrl_dfflr_626                            |     2|
|140   |                  ifu_err_dfflr                                        |sirv_gnrl_dfflr_627                            |     8|
|141   |                  ifu_hi_ir_dfflr                                      |sirv_gnrl_dfflr__parameterized1_628            |    78|
|142   |                  ifu_lo_ir_dfflr                                      |sirv_gnrl_dfflr__parameterized1_629            |  2011|
|143   |                  ifu_pc_dfflr                                         |sirv_gnrl_dfflr__parameterized3_630            |    92|
|144   |                  ifu_prdt_taken_dfflr                                 |sirv_gnrl_dfflr_631                            |     1|
|145   |                  ir_muldiv_b2b_dfflr                                  |sirv_gnrl_dfflr_632                            |     1|
|146   |                  ir_pc_vld_dfflr                                      |sirv_gnrl_dfflr_633                            |     1|
|147   |                  ir_rs1idx_dfflr                                      |sirv_gnrl_dfflr__parameterized2                |     9|
|148   |                  ir_rs2idx_dfflr                                      |sirv_gnrl_dfflr__parameterized2_634            |    11|
|149   |                  ir_valid_dfflr                                       |sirv_gnrl_dfflr_635                            |    14|
|150   |                  out_flag_dfflr                                       |sirv_gnrl_dfflr_636                            |     3|
|151   |                  pc_dfflr                                             |sirv_gnrl_dfflr__parameterized3_637            |    60|
|152   |                  pc_newpend_dfflr                                     |sirv_gnrl_dfflr_638                            |     1|
|153   |                  reset_flag_dffrs                                     |sirv_gnrl_dffrs                                |     3|
|154   |                  reset_req_dfflr                                      |sirv_gnrl_dfflr_639                            |     4|
|155   |                  u_e203_ifu_litebpu                                   |e203_ifu_litebpu                               |     3|
|156   |                    rs1xn_rdrf_dfflrs                                  |sirv_gnrl_dfflr_640                            |     3|
|157   |                u_e203_ifu_ift2icb                                     |e203_ifu_ift2icb                               |   435|
|158   |                  icb2itcm_dfflr                                       |sirv_gnrl_dfflr_614                            |     5|
|159   |                  icb2mem_dfflr                                        |sirv_gnrl_dfflr_615                            |    48|
|160   |                  icb_addr_2_1_dffl                                    |sirv_gnrl_dffl__parameterized0_616             |    38|
|161   |                  icb_state_dfflr                                      |sirv_gnrl_dfflr__parameterized4_617            |    62|
|162   |                  leftover_dffl                                        |sirv_gnrl_dffl__parameterized2                 |    28|
|163   |                  leftover_err_dfflr                                   |sirv_gnrl_dfflr_618                            |     1|
|164   |                  req_lane_cross_dfflr                                 |sirv_gnrl_dfflr_619                            |     1|
|165   |                  req_need_0uop_dfflr                                  |sirv_gnrl_dfflr_620                            |     1|
|166   |                  req_need_2uop_dfflr                                  |sirv_gnrl_dfflr_621                            |     1|
|167   |                  req_same_cross_holdup_dfflr                          |sirv_gnrl_dfflr_622                            |     1|
|168   |                  u_e203_ifetch_rsp_bypbuf                             |sirv_gnrl_bypbuf                               |   243|
|169   |                    u_bypbuf_fifo                                      |sirv_gnrl_fifo__parameterized1                 |   243|
|170   |                      \dp_gt0.fifo_rf[0].fifo_rf_dffl                  |sirv_gnrl_dffl__parameterized1                 |   237|
|171   |                      \dp_gt0.vec_0_dfflrs                             |sirv_gnrl_dfflrs_623                           |     1|
|172   |                      \dp_gt0.vec_31_dfflr                             |sirv_gnrl_dfflr_624                            |     5|
|173   |              u_e203_lsu                                               |e203_lsu                                       |   330|
|174   |                u_e203_lsu_ctrl                                        |e203_lsu_ctrl                                  |   330|
|175   |                  excl_addr_dffl                                       |sirv_gnrl_dfflr__parameterized3_608            |    32|
|176   |                  excl_flg_dffl                                        |sirv_gnrl_dfflr_609                            |     1|
|177   |                  u_e203_lsu_splt_stage                                |sirv_gnrl_pipe_stage__parameterized2           |   233|
|178   |                    \dp_gt_0.dat_dfflr                                 |sirv_gnrl_dffl__parameterized5                 |   152|
|179   |                    \dp_gt_0.vld_dfflr                                 |sirv_gnrl_dfflr_613                            |    81|
|180   |                  u_lsu_icb_arbt                                       |sirv_gnrl_icb_arbt__parameterized0             |    57|
|181   |                    \arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo     |sirv_gnrl_pipe_stage__parameterized1_610       |    57|
|182   |                      \dp_gt_0.dat_dfflr                               |sirv_gnrl_dffl_611                             |     2|
|183   |                      \dp_gt_0.vld_dfflr                               |sirv_gnrl_dfflr_612                            |    55|
|184   |            u_e203_dtcm_ctrl                                           |e203_dtcm_ctrl                                 |    99|
|185   |              u_dtcm_icb_arbt                                          |sirv_gnrl_icb_arbt__parameterized3             |    12|
|186   |                \arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo         |sirv_gnrl_pipe_stage__parameterized1_605       |    12|
|187   |                  \dp_gt_0.dat_dfflr                                   |sirv_gnrl_dffl_606                             |     5|
|188   |                  \dp_gt_0.vld_dfflr                                   |sirv_gnrl_dfflr_607                            |     7|
|189   |              u_sram_icb_ctrl                                          |sirv_sram_icb_ctrl__parameterized0             |    87|
|190   |                u_byp_icb_cmd_buf                                      |sirv_gnrl_bypbuf__parameterized1               |    82|
|191   |                  u_bypbuf_fifo                                        |sirv_gnrl_fifo__parameterized5                 |    82|
|192   |                    \dp_gt0.fifo_rf[0].fifo_rf_dffl                    |sirv_gnrl_dffl__parameterized10                |    78|
|193   |                    \dp_gt0.vec_0_dfflrs                               |sirv_gnrl_dfflrs_603                           |     1|
|194   |                    \dp_gt0.vec_31_dfflr                               |sirv_gnrl_dfflr_604                            |     3|
|195   |                u_sirv_1cyc_sram_ctrl                                  |sirv_1cyc_sram_ctrl__parameterized0            |     5|
|196   |                  u_e1_stage                                           |sirv_gnrl_pipe_stage__parameterized1_600       |     4|
|197   |                    \dp_gt_0.vld_dfflr                                 |sirv_gnrl_dfflr_602                            |     4|
|198   |                  u_ram_clkgate                                        |e203_clkgate_601                               |     1|
|199   |            u_e203_irq_sync                                            |e203_irq_sync                                  |    10|
|200   |              \master_gen.u_dbg_irq_sync                               |sirv_gnrl_sync_588                             |     2|
|201   |                \sync_gen[0].i_is_0.sync_dffr                          |sirv_gnrl_dffr_598                             |     1|
|202   |                \sync_gen[1].i_is_not_0.sync_dffr                      |sirv_gnrl_dffr_599                             |     1|
|203   |              \master_gen.u_ext_irq_sync                               |sirv_gnrl_sync_589                             |     3|
|204   |                \sync_gen[0].i_is_0.sync_dffr                          |sirv_gnrl_dffr_596                             |     1|
|205   |                \sync_gen[1].i_is_not_0.sync_dffr                      |sirv_gnrl_dffr_597                             |     2|
|206   |              \master_gen.u_sft_irq_sync                               |sirv_gnrl_sync_590                             |     2|
|207   |                \sync_gen[0].i_is_0.sync_dffr                          |sirv_gnrl_dffr_594                             |     1|
|208   |                \sync_gen[1].i_is_not_0.sync_dffr                      |sirv_gnrl_dffr_595                             |     1|
|209   |              \master_gen.u_tmr_irq_sync                               |sirv_gnrl_sync_591                             |     3|
|210   |                \sync_gen[0].i_is_0.sync_dffr                          |sirv_gnrl_dffr_592                             |     1|
|211   |                \sync_gen[1].i_is_not_0.sync_dffr                      |sirv_gnrl_dffr_593                             |     2|
|212   |            u_e203_itcm_ctrl                                           |e203_itcm_ctrl                                 |   180|
|213   |              ifu_holdup_dffl                                          |sirv_gnrl_dfflr_577                            |     2|
|214   |              u_itcm_icb_arbt                                          |sirv_gnrl_icb_arbt__parameterized2             |    43|
|215   |                \arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo         |sirv_gnrl_pipe_stage__parameterized1_585       |    43|
|216   |                  \dp_gt_0.dat_dfflr                                   |sirv_gnrl_dffl_586                             |    42|
|217   |                  \dp_gt_0.vld_dfflr                                   |sirv_gnrl_dfflr_587                            |     1|
|218   |              u_itcm_icb_lsu2itcm_n2w                                  |sirv_gnrl_icb_n2w                              |     2|
|219   |                \fifo_dp_1.u_sirv_gnrl_n2w_fifo                        |sirv_gnrl_pipe_stage__parameterized1           |     2|
|220   |                  \dp_gt_0.dat_dfflr                                   |sirv_gnrl_dffl_583                             |     1|
|221   |                  \dp_gt_0.vld_dfflr                                   |sirv_gnrl_dfflr_584                            |     1|
|222   |              u_sram_icb_ctrl                                          |sirv_sram_icb_ctrl                             |   133|
|223   |                u_byp_icb_cmd_buf                                      |sirv_gnrl_bypbuf__parameterized0               |   127|
|224   |                  u_bypbuf_fifo                                        |sirv_gnrl_fifo__parameterized4                 |   127|
|225   |                    \dp_gt0.fifo_rf[0].fifo_rf_dffl                    |sirv_gnrl_dffl__parameterized9                 |   122|
|226   |                    \dp_gt0.vec_0_dfflrs                               |sirv_gnrl_dfflrs_581                           |     1|
|227   |                    \dp_gt0.vec_31_dfflr                               |sirv_gnrl_dfflr_582                            |     4|
|228   |                u_sirv_1cyc_sram_ctrl                                  |sirv_1cyc_sram_ctrl                            |     6|
|229   |                  u_e1_stage                                           |sirv_gnrl_pipe_stage__parameterized4           |     5|
|230   |                    \dp_gt_0.dat_dfflr                                 |sirv_gnrl_dffl__parameterized0_579             |     3|
|231   |                    \dp_gt_0.vld_dfflr                                 |sirv_gnrl_dfflr_580                            |     2|
|232   |                  u_ram_clkgate                                        |e203_clkgate_578                               |     1|
|233   |            u_e203_reset_ctrl                                          |e203_reset_ctrl                                |     3|
|234   |          u_e203_srams                                                 |e203_srams                                     |    37|
|235   |            u_e203_dtcm_ram                                            |e203_dtcm_ram                                  |    16|
|236   |              u_e203_dtcm_gnrl_ram                                     |sirv_gnrl_ram__parameterized0                  |    16|
|237   |                u_sirv_sim_ram                                         |sirv_sim_ram__parameterized0                   |    16|
|238   |            u_e203_itcm_ram                                            |e203_itcm_ram                                  |    21|
|239   |              u_e203_itcm_gnrl_ram                                     |sirv_gnrl_ram                                  |    21|
|240   |                u_sirv_sim_ram                                         |sirv_sim_ram                                   |    21|
|241   |        u_e203_subsys_clint                                            |e203_subsys_clint                              |   221|
|242   |          u_aon_rtctoggle_sync                                         |sirv_gnrl_sync_573                             |     3|
|243   |            \sync_gen[0].i_is_0.sync_dffr                              |sirv_gnrl_dffr_575                             |     1|
|244   |            \sync_gen[1].i_is_not_0.sync_dffr                          |sirv_gnrl_dffr_576                             |     2|
|245   |          u_sirv_clint_top                                             |sirv_clint_top                                 |   218|
|246   |            io_rtcToggle_dffr                                          |sirv_gnrl_dffr_574                             |     1|
|247   |            u_sirv_clint                                               |sirv_clint                                     |   217|
|248   |        u_e203_subsys_hclkgen                                          |e203_subsys_hclkgen                            |    46|
|249   |          hfextclk_rstsync                                             |e203_subsys_hclkgen_rstsync                    |     3|
|250   |          u_e203_subsys_gfcm                                           |e203_subsys_gfcm                               |    20|
|251   |            u_clk0_clkgate                                             |e203_clkgate_571                               |    12|
|252   |            u_clk1_clkgate                                             |e203_clkgate_572                               |     1|
|253   |          u_e203_subsys_pllclkdiv                                      |e203_subsys_pllclkdiv                          |    23|
|254   |            div_cnt_dfflr                                              |sirv_gnrl_dfflr__parameterized0_569            |    17|
|255   |            flag_dfflr                                                 |sirv_gnrl_dfflr_570                            |     2|
|256   |            u_pllclkdiv_clkgate                                        |e203_clkgate                                   |     4|
|257   |        u_e203_subsys_mems                                             |e203_subsys_mems                               |   698|
|258   |          u_sirv_mem_fab                                               |sirv_icb1to8_bus                               |   696|
|259   |            u_i_icb_splt                                               |sirv_gnrl_icb_splt__parameterized2             |    40|
|260   |              \splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo      |sirv_gnrl_pipe_stage__parameterized7           |    40|
|261   |                \dp_gt_0.dat_dfflr                                     |sirv_gnrl_dffl__parameterized12                |    15|
|262   |                \dp_gt_0.vld_dfflr                                     |sirv_gnrl_dfflr_568                            |    25|
|263   |            u_sirv_gnrl_icb_buffer                                     |sirv_gnrl_icb_buffer__parameterized1_549       |   656|
|264   |              u_sirv_gnrl_cmd_fifo                                     |sirv_gnrl_fifo__parameterized6_550             |   541|
|265   |                \dp_gt0.dp_gt1.rptr_vec_31_dfflr                       |sirv_gnrl_dfflr_560                            |    30|
|266   |                \dp_gt0.dp_gt1.wptr_vec_31_dfflr                       |sirv_gnrl_dfflr_561                            |     2|
|267   |                \dp_gt0.fifo_rf[0].fifo_rf_dffl                        |sirv_gnrl_dffl__parameterized6_562             |   410|
|268   |                \dp_gt0.fifo_rf[1].fifo_rf_dffl                        |sirv_gnrl_dffl__parameterized6_563             |    85|
|269   |                \dp_gt0.rptr_vec_0_dfflrs                              |sirv_gnrl_dfflrs_564                           |     8|
|270   |                \dp_gt0.vec_0_dfflrs                                   |sirv_gnrl_dfflrs_565                           |     1|
|271   |                \dp_gt0.vec_31_dfflr                                   |sirv_gnrl_dfflr__parameterized4_566            |     3|
|272   |                \dp_gt0.wptr_vec_0_dfflrs                              |sirv_gnrl_dfflrs_567                           |     2|
|273   |              u_sirv_gnrl_rsp_fifo                                     |sirv_gnrl_fifo__parameterized7_551             |   115|
|274   |                \dp_gt0.dp_gt1.rptr_vec_31_dfflr                       |sirv_gnrl_dfflr_552                            |    33|
|275   |                \dp_gt0.dp_gt1.wptr_vec_31_dfflr                       |sirv_gnrl_dfflr_553                            |     1|
|276   |                \dp_gt0.fifo_rf[0].fifo_rf_dffl                        |sirv_gnrl_dffl__parameterized7_554             |    33|
|277   |                \dp_gt0.fifo_rf[1].fifo_rf_dffl                        |sirv_gnrl_dffl__parameterized7_555             |    33|
|278   |                \dp_gt0.rptr_vec_0_dfflrs                              |sirv_gnrl_dfflrs_556                           |     1|
|279   |                \dp_gt0.vec_0_dfflrs                                   |sirv_gnrl_dfflrs_557                           |     1|
|280   |                \dp_gt0.vec_31_dfflr                                   |sirv_gnrl_dfflr__parameterized4_558            |    11|
|281   |                \dp_gt0.wptr_vec_0_dfflrs                              |sirv_gnrl_dfflrs_559                           |     1|
|282   |          u_sirv_mrom_top                                              |sirv_mrom_top                                  |     2|
|283   |            u_sirv_mrom                                                |sirv_mrom                                      |     2|
|284   |        u_e203_subsys_perips                                           |e203_subsys_perips                             | 22671|
|285   |          u_biu_icb_arbt                                               |sirv_gnrl_icb_arbt_263                         |     2|
|286   |            \arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo             |sirv_gnrl_pipe_stage                           |     2|
|287   |              \dp_gt_0.dat_dfflr                                       |sirv_gnrl_dffl                                 |     1|
|288   |              \dp_gt_0.vld_dfflr                                       |sirv_gnrl_dfflr_535                            |     1|
|289   |          u_aon_icb_cdc_rx                                             |sirv_gnrl_cdc_rx                               |    39|
|290   |            buf_dat_dfflr                                              |sirv_gnrl_dfflr__parameterized8                |    32|
|291   |            buf_vld_dfflr                                              |sirv_gnrl_dfflr_543                            |     2|
|292   |            i_rdy_dfflr                                                |sirv_gnrl_dfflr_544                            |     2|
|293   |            i_vld_sync_dffr                                            |sirv_gnrl_dffr_545                             |     1|
|294   |            u_i_vld_sync                                               |sirv_gnrl_sync_546                             |     2|
|295   |              \sync_gen[0].i_is_0.sync_dffr                            |sirv_gnrl_dffr_547                             |     1|
|296   |              \sync_gen[1].i_is_not_0.sync_dffr                        |sirv_gnrl_dffr_548                             |     1|
|297   |          u_aon_icb_cdc_tx                                             |sirv_gnrl_cdc_tx                               |    56|
|298   |            buf_nrdy_dfflr                                             |sirv_gnrl_dfflr_536                            |     4|
|299   |            dat_dfflr                                                  |sirv_gnrl_dfflr__parameterized7_537            |    48|
|300   |            o_rdy_sync_dffr                                            |sirv_gnrl_dffr_538                             |     1|
|301   |            u_o_rdy_sync                                               |sirv_gnrl_sync_539                             |     2|
|302   |              \sync_gen[0].i_is_0.sync_dffr                            |sirv_gnrl_dffr_541                             |     1|
|303   |              \sync_gen[1].i_is_not_0.sync_dffr                        |sirv_gnrl_dffr_542                             |     1|
|304   |            vld_dfflr                                                  |sirv_gnrl_dfflr_540                            |     1|
|305   |          u_dedicated_qspi0_pins                                       |sirv_spigpioport_2                             |    12|
|306   |          u_icb_conv2d_cluster                                         |icb_conv2d_cluster                             | 16527|
|307   |            \conv2d_cluster[0].u_conv2d_wrapper                        |conv2d_wrapper__xdcDup__1                      |  1980|
|308   |              u_conv2d_top                                             |conv2d_top__11                                 |  1278|
|309   |                u_conv_ctrl                                            |conv_ctrl_525                                  |    61|
|310   |                u_conv_datapath                                        |conv_datapath_526                              |   738|
|311   |                u_ifmap_fifo                                           |sync_bram_fifo_527                             |   128|
|312   |                  u_block_ram                                          |block_ram_simple_dual_port_533                 |     1|
|313   |                  u_sync_fifo_docker                                   |sync_fifo_docker_534                           |   127|
|314   |                u_ofmap_fifo                                           |sync_bram_fifo__parameterized0_528             |    99|
|315   |                  u_block_ram                                          |block_ram_simple_dual_port__parameterized0_531 |     1|
|316   |                  u_sync_fifo_docker                                   |sync_fifo_docker__parameterized0_532           |    98|
|317   |                u_shift_ram                                            |shift_ram_529                                  |   178|
|318   |                u_win_gen                                              |win_gen_530                                    |    54|
|319   |            \conv2d_cluster[5].u_conv2d_wrapper                        |conv2d_wrapper__xdcDup__6                      |  1980|
|320   |              u_conv2d_top                                             |conv2d_top__10                                 |  1278|
|321   |                u_conv_ctrl                                            |conv_ctrl_515                                  |    61|
|322   |                u_conv_datapath                                        |conv_datapath_516                              |   738|
|323   |                u_ifmap_fifo                                           |sync_bram_fifo_517                             |   128|
|324   |                  u_block_ram                                          |block_ram_simple_dual_port_523                 |     1|
|325   |                  u_sync_fifo_docker                                   |sync_fifo_docker_524                           |   127|
|326   |                u_ofmap_fifo                                           |sync_bram_fifo__parameterized0_518             |    99|
|327   |                  u_block_ram                                          |block_ram_simple_dual_port__parameterized0_521 |     1|
|328   |                  u_sync_fifo_docker                                   |sync_fifo_docker__parameterized0_522           |    98|
|329   |                u_shift_ram                                            |shift_ram_519                                  |   178|
|330   |                u_win_gen                                              |win_gen_520                                    |    54|
|331   |            \conv2d_cluster[6].u_conv2d_wrapper                        |conv2d_wrapper__xdcDup__7                      |  1980|
|332   |              u_conv2d_top                                             |conv2d_top__9                                  |  1278|
|333   |                u_conv_ctrl                                            |conv_ctrl_505                                  |    61|
|334   |                u_conv_datapath                                        |conv_datapath_506                              |   738|
|335   |                u_ifmap_fifo                                           |sync_bram_fifo_507                             |   128|
|336   |                  u_block_ram                                          |block_ram_simple_dual_port_513                 |     1|
|337   |                  u_sync_fifo_docker                                   |sync_fifo_docker_514                           |   127|
|338   |                u_ofmap_fifo                                           |sync_bram_fifo__parameterized0_508             |    99|
|339   |                  u_block_ram                                          |block_ram_simple_dual_port__parameterized0_511 |     1|
|340   |                  u_sync_fifo_docker                                   |sync_fifo_docker__parameterized0_512           |    98|
|341   |                u_shift_ram                                            |shift_ram_509                                  |   178|
|342   |                u_win_gen                                              |win_gen_510                                    |    54|
|343   |            \conv2d_cluster[7].u_conv2d_wrapper                        |conv2d_wrapper                                 |  1980|
|344   |              u_conv2d_top                                             |conv2d_top__8                                  |  1278|
|345   |                u_conv_ctrl                                            |conv_ctrl_495                                  |    61|
|346   |                u_conv_datapath                                        |conv_datapath_496                              |   738|
|347   |                u_ifmap_fifo                                           |sync_bram_fifo_497                             |   128|
|348   |                  u_block_ram                                          |block_ram_simple_dual_port_503                 |     1|
|349   |                  u_sync_fifo_docker                                   |sync_fifo_docker_504                           |   127|
|350   |                u_ofmap_fifo                                           |sync_bram_fifo__parameterized0_498             |    99|
|351   |                  u_block_ram                                          |block_ram_simple_dual_port__parameterized0_501 |     1|
|352   |                  u_sync_fifo_docker                                   |sync_fifo_docker__parameterized0_502           |    98|
|353   |                u_shift_ram                                            |shift_ram_499                                  |   178|
|354   |                u_win_gen                                              |win_gen_500                                    |    54|
|355   |            \conv2d_cluster[2].u_conv2d_wrapper                        |conv2d_wrapper__xdcDup__3                      |  1980|
|356   |              u_conv2d_top                                             |conv2d_top__13                                 |  1278|
|357   |                u_conv_ctrl                                            |conv_ctrl_485                                  |    61|
|358   |                u_conv_datapath                                        |conv_datapath_486                              |   738|
|359   |                u_ifmap_fifo                                           |sync_bram_fifo_487                             |   128|
|360   |                  u_block_ram                                          |block_ram_simple_dual_port_493                 |     1|
|361   |                  u_sync_fifo_docker                                   |sync_fifo_docker_494                           |   127|
|362   |                u_ofmap_fifo                                           |sync_bram_fifo__parameterized0_488             |    99|
|363   |                  u_block_ram                                          |block_ram_simple_dual_port__parameterized0_491 |     1|
|364   |                  u_sync_fifo_docker                                   |sync_fifo_docker__parameterized0_492           |    98|
|365   |                u_shift_ram                                            |shift_ram_489                                  |   178|
|366   |                u_win_gen                                              |win_gen_490                                    |    54|
|367   |            \conv2d_cluster[1].u_conv2d_wrapper                        |conv2d_wrapper__xdcDup__2                      |  1980|
|368   |              u_conv2d_top                                             |conv2d_top__12                                 |  1278|
|369   |                u_conv_ctrl                                            |conv_ctrl_475                                  |    61|
|370   |                u_conv_datapath                                        |conv_datapath_476                              |   738|
|371   |                u_ifmap_fifo                                           |sync_bram_fifo_477                             |   128|
|372   |                  u_block_ram                                          |block_ram_simple_dual_port_483                 |     1|
|373   |                  u_sync_fifo_docker                                   |sync_fifo_docker_484                           |   127|
|374   |                u_ofmap_fifo                                           |sync_bram_fifo__parameterized0_478             |    99|
|375   |                  u_block_ram                                          |block_ram_simple_dual_port__parameterized0_481 |     1|
|376   |                  u_sync_fifo_docker                                   |sync_fifo_docker__parameterized0_482           |    98|
|377   |                u_shift_ram                                            |shift_ram_479                                  |   178|
|378   |                u_win_gen                                              |win_gen_480                                    |    54|
|379   |            \conv2d_cluster[4].u_conv2d_wrapper                        |conv2d_wrapper__xdcDup__5                      |  1980|
|380   |              u_conv2d_top                                             |conv2d_top                                     |  1278|
|381   |                u_conv_ctrl                                            |conv_ctrl_465                                  |    61|
|382   |                u_conv_datapath                                        |conv_datapath_466                              |   738|
|383   |                u_ifmap_fifo                                           |sync_bram_fifo_467                             |   128|
|384   |                  u_block_ram                                          |block_ram_simple_dual_port_473                 |     1|
|385   |                  u_sync_fifo_docker                                   |sync_fifo_docker_474                           |   127|
|386   |                u_ofmap_fifo                                           |sync_bram_fifo__parameterized0_468             |    99|
|387   |                  u_block_ram                                          |block_ram_simple_dual_port__parameterized0_471 |     1|
|388   |                  u_sync_fifo_docker                                   |sync_fifo_docker__parameterized0_472           |    98|
|389   |                u_shift_ram                                            |shift_ram_469                                  |   178|
|390   |                u_win_gen                                              |win_gen_470                                    |    54|
|391   |            \conv2d_cluster[3].u_conv2d_wrapper                        |conv2d_wrapper__xdcDup__4                      |  1980|
|392   |              u_conv2d_top                                             |conv2d_top__14                                 |  1278|
|393   |                u_conv_ctrl                                            |conv_ctrl                                      |    61|
|394   |                u_conv_datapath                                        |conv_datapath                                  |   738|
|395   |                u_ifmap_fifo                                           |sync_bram_fifo                                 |   128|
|396   |                  u_block_ram                                          |block_ram_simple_dual_port                     |     1|
|397   |                  u_sync_fifo_docker                                   |sync_fifo_docker                               |   127|
|398   |                u_ofmap_fifo                                           |sync_bram_fifo__parameterized0                 |    99|
|399   |                  u_block_ram                                          |block_ram_simple_dual_port__parameterized0     |     1|
|400   |                  u_sync_fifo_docker                                   |sync_fifo_docker__parameterized0               |    98|
|401   |                u_shift_ram                                            |shift_ram                                      |   178|
|402   |                u_win_gen                                              |win_gen                                        |    54|
|403   |          u_icb_dmac                                                   |icb_dmac                                       |   449|
|404   |            u_icb_dmac_core                                            |icb_dmac_core                                  |   302|
|405   |            u_icb_dmac_invoker                                         |icb_dmac_invoker                               |    19|
|406   |            u_sirv_gnrl_cmd_fifo                                       |sirv_gnrl_fifo__parameterized8                 |   128|
|407   |              \dp_gt0.dp_gt1.rptr_vec_31_dfflr                         |sirv_gnrl_dfflr__parameterized9                |    38|
|408   |              \dp_gt0.dp_gt1.wptr_vec_31_dfflr                         |sirv_gnrl_dfflr__parameterized9_445            |    29|
|409   |              \dp_gt0.fifo_rf[0].fifo_rf_dffl                          |sirv_gnrl_dffl__parameterized3_446             |     1|
|410   |              \dp_gt0.fifo_rf[10].fifo_rf_dffl                         |sirv_gnrl_dffl__parameterized3_447             |     1|
|411   |              \dp_gt0.fifo_rf[11].fifo_rf_dffl                         |sirv_gnrl_dffl__parameterized3_448             |     1|
|412   |              \dp_gt0.fifo_rf[12].fifo_rf_dffl                         |sirv_gnrl_dffl__parameterized3_449             |     1|
|413   |              \dp_gt0.fifo_rf[13].fifo_rf_dffl                         |sirv_gnrl_dffl__parameterized3_450             |     1|
|414   |              \dp_gt0.fifo_rf[14].fifo_rf_dffl                         |sirv_gnrl_dffl__parameterized3_451             |     1|
|415   |              \dp_gt0.fifo_rf[15].fifo_rf_dffl                         |sirv_gnrl_dffl__parameterized3_452             |     2|
|416   |              \dp_gt0.fifo_rf[1].fifo_rf_dffl                          |sirv_gnrl_dffl__parameterized3_453             |     1|
|417   |              \dp_gt0.fifo_rf[2].fifo_rf_dffl                          |sirv_gnrl_dffl__parameterized3_454             |     1|
|418   |              \dp_gt0.fifo_rf[3].fifo_rf_dffl                          |sirv_gnrl_dffl__parameterized3_455             |     1|
|419   |              \dp_gt0.fifo_rf[4].fifo_rf_dffl                          |sirv_gnrl_dffl__parameterized3_456             |     1|
|420   |              \dp_gt0.fifo_rf[5].fifo_rf_dffl                          |sirv_gnrl_dffl__parameterized3_457             |     1|
|421   |              \dp_gt0.fifo_rf[6].fifo_rf_dffl                          |sirv_gnrl_dffl__parameterized3_458             |     1|
|422   |              \dp_gt0.fifo_rf[7].fifo_rf_dffl                          |sirv_gnrl_dffl__parameterized3_459             |     1|
|423   |              \dp_gt0.fifo_rf[8].fifo_rf_dffl                          |sirv_gnrl_dffl__parameterized3_460             |     1|
|424   |              \dp_gt0.fifo_rf[9].fifo_rf_dffl                          |sirv_gnrl_dffl__parameterized3_461             |     1|
|425   |              \dp_gt0.rptr_vec_0_dfflrs                                |sirv_gnrl_dfflrs_462                           |     2|
|426   |              \dp_gt0.vec_0_dfflrs                                     |sirv_gnrl_dfflrs_463                           |     1|
|427   |              \dp_gt0.vec_31_dfflr                                     |sirv_gnrl_dfflr__parameterized1                |    39|
|428   |              \dp_gt0.wptr_vec_0_dfflrs                                |sirv_gnrl_dfflrs_464                           |     2|
|429   |          u_sirv_gpio_top                                              |sirv_gpio_top                                  |  1107|
|430   |            u_sirv_gpio                                                |sirv_gpio                                      |  1107|
|431   |              u_ieReg                                                  |sirv_AsyncResetRegVec_67                       |    36|
|432   |                u_reg_0                                                |sirv_AsyncResetReg_413                         |     1|
|433   |                u_reg_1                                                |sirv_AsyncResetReg_414                         |     1|
|434   |                u_reg_10                                               |sirv_AsyncResetReg_415                         |     2|
|435   |                u_reg_11                                               |sirv_AsyncResetReg_416                         |     1|
|436   |                u_reg_12                                               |sirv_AsyncResetReg_417                         |     1|
|437   |                u_reg_13                                               |sirv_AsyncResetReg_418                         |     1|
|438   |                u_reg_14                                               |sirv_AsyncResetReg_419                         |     1|
|439   |                u_reg_15                                               |sirv_AsyncResetReg_420                         |     1|
|440   |                u_reg_16                                               |sirv_AsyncResetReg_421                         |     1|
|441   |                u_reg_17                                               |sirv_AsyncResetReg_422                         |     1|
|442   |                u_reg_18                                               |sirv_AsyncResetReg_423                         |     2|
|443   |                u_reg_19                                               |sirv_AsyncResetReg_424                         |     1|
|444   |                u_reg_2                                                |sirv_AsyncResetReg_425                         |     2|
|445   |                u_reg_20                                               |sirv_AsyncResetReg_426                         |     1|
|446   |                u_reg_21                                               |sirv_AsyncResetReg_427                         |     1|
|447   |                u_reg_22                                               |sirv_AsyncResetReg_428                         |     1|
|448   |                u_reg_23                                               |sirv_AsyncResetReg_429                         |     2|
|449   |                u_reg_24                                               |sirv_AsyncResetReg_430                         |     1|
|450   |                u_reg_25                                               |sirv_AsyncResetReg_431                         |     1|
|451   |                u_reg_26                                               |sirv_AsyncResetReg_432                         |     1|
|452   |                u_reg_27                                               |sirv_AsyncResetReg_433                         |     1|
|453   |                u_reg_28                                               |sirv_AsyncResetReg_434                         |     1|
|454   |                u_reg_29                                               |sirv_AsyncResetReg_435                         |     1|
|455   |                u_reg_3                                                |sirv_AsyncResetReg_436                         |     1|
|456   |                u_reg_30                                               |sirv_AsyncResetReg_437                         |     1|
|457   |                u_reg_31                                               |sirv_AsyncResetReg_438                         |     1|
|458   |                u_reg_4                                                |sirv_AsyncResetReg_439                         |     1|
|459   |                u_reg_5                                                |sirv_AsyncResetReg_440                         |     1|
|460   |                u_reg_6                                                |sirv_AsyncResetReg_441                         |     1|
|461   |                u_reg_7                                                |sirv_AsyncResetReg_442                         |     1|
|462   |                u_reg_8                                                |sirv_AsyncResetReg_443                         |     1|
|463   |                u_reg_9                                                |sirv_AsyncResetReg_444                         |     1|
|464   |              u_iofEnReg                                               |sirv_AsyncResetRegVec_67_314                   |   174|
|465   |                u_reg_0                                                |sirv_AsyncResetReg_381                         |     5|
|466   |                u_reg_1                                                |sirv_AsyncResetReg_382                         |     5|
|467   |                u_reg_10                                               |sirv_AsyncResetReg_383                         |     5|
|468   |                u_reg_11                                               |sirv_AsyncResetReg_384                         |     5|
|469   |                u_reg_12                                               |sirv_AsyncResetReg_385                         |     5|
|470   |                u_reg_13                                               |sirv_AsyncResetReg_386                         |     5|
|471   |                u_reg_14                                               |sirv_AsyncResetReg_387                         |     5|
|472   |                u_reg_15                                               |sirv_AsyncResetReg_388                         |     5|
|473   |                u_reg_16                                               |sirv_AsyncResetReg_389                         |     6|
|474   |                u_reg_17                                               |sirv_AsyncResetReg_390                         |     6|
|475   |                u_reg_18                                               |sirv_AsyncResetReg_391                         |     3|
|476   |                u_reg_19                                               |sirv_AsyncResetReg_392                         |     5|
|477   |                u_reg_2                                                |sirv_AsyncResetReg_393                         |     5|
|478   |                u_reg_20                                               |sirv_AsyncResetReg_394                         |     5|
|479   |                u_reg_21                                               |sirv_AsyncResetReg_395                         |     5|
|480   |                u_reg_22                                               |sirv_AsyncResetReg_396                         |     5|
|481   |                u_reg_23                                               |sirv_AsyncResetReg_397                         |     3|
|482   |                u_reg_24                                               |sirv_AsyncResetReg_398                         |     6|
|483   |                u_reg_25                                               |sirv_AsyncResetReg_399                         |     6|
|484   |                u_reg_26                                               |sirv_AsyncResetReg_400                         |     6|
|485   |                u_reg_27                                               |sirv_AsyncResetReg_401                         |     8|
|486   |                u_reg_28                                               |sirv_AsyncResetReg_402                         |     7|
|487   |                u_reg_29                                               |sirv_AsyncResetReg_403                         |     6|
|488   |                u_reg_3                                                |sirv_AsyncResetReg_404                         |     8|
|489   |                u_reg_30                                               |sirv_AsyncResetReg_405                         |     8|
|490   |                u_reg_31                                               |sirv_AsyncResetReg_406                         |     8|
|491   |                u_reg_4                                                |sirv_AsyncResetReg_407                         |     7|
|492   |                u_reg_5                                                |sirv_AsyncResetReg_408                         |     6|
|493   |                u_reg_6                                                |sirv_AsyncResetReg_409                         |     3|
|494   |                u_reg_7                                                |sirv_AsyncResetReg_410                         |     3|
|495   |                u_reg_8                                                |sirv_AsyncResetReg_411                         |     3|
|496   |                u_reg_9                                                |sirv_AsyncResetReg_412                         |     6|
|497   |              u_oeReg                                                  |sirv_AsyncResetRegVec_67_315                   |   124|
|498   |                u_reg_0                                                |sirv_AsyncResetReg_349                         |     4|
|499   |                u_reg_1                                                |sirv_AsyncResetReg_350                         |     4|
|500   |                u_reg_10                                               |sirv_AsyncResetReg_351                         |     4|
|501   |                u_reg_11                                               |sirv_AsyncResetReg_352                         |     4|
|502   |                u_reg_12                                               |sirv_AsyncResetReg_353                         |     4|
|503   |                u_reg_13                                               |sirv_AsyncResetReg_354                         |     4|
|504   |                u_reg_14                                               |sirv_AsyncResetReg_355                         |     5|
|505   |                u_reg_15                                               |sirv_AsyncResetReg_356                         |     5|
|506   |                u_reg_16                                               |sirv_AsyncResetReg_357                         |     4|
|507   |                u_reg_17                                               |sirv_AsyncResetReg_358                         |     3|
|508   |                u_reg_18                                               |sirv_AsyncResetReg_359                         |     5|
|509   |                u_reg_19                                               |sirv_AsyncResetReg_360                         |     4|
|510   |                u_reg_2                                                |sirv_AsyncResetReg_361                         |     4|
|511   |                u_reg_20                                               |sirv_AsyncResetReg_362                         |     4|
|512   |                u_reg_21                                               |sirv_AsyncResetReg_363                         |     4|
|513   |                u_reg_22                                               |sirv_AsyncResetReg_364                         |     3|
|514   |                u_reg_23                                               |sirv_AsyncResetReg_365                         |     5|
|515   |                u_reg_24                                               |sirv_AsyncResetReg_366                         |     4|
|516   |                u_reg_25                                               |sirv_AsyncResetReg_367                         |     4|
|517   |                u_reg_26                                               |sirv_AsyncResetReg_368                         |     4|
|518   |                u_reg_27                                               |sirv_AsyncResetReg_369                         |     4|
|519   |                u_reg_28                                               |sirv_AsyncResetReg_370                         |     4|
|520   |                u_reg_29                                               |sirv_AsyncResetReg_371                         |     4|
|521   |                u_reg_3                                                |sirv_AsyncResetReg_372                         |     4|
|522   |                u_reg_30                                               |sirv_AsyncResetReg_373                         |     4|
|523   |                u_reg_31                                               |sirv_AsyncResetReg_374                         |     4|
|524   |                u_reg_4                                                |sirv_AsyncResetReg_375                         |     4|
|525   |                u_reg_5                                                |sirv_AsyncResetReg_376                         |     4|
|526   |                u_reg_6                                                |sirv_AsyncResetReg_377                         |     2|
|527   |                u_reg_7                                                |sirv_AsyncResetReg_378                         |     2|
|528   |                u_reg_8                                                |sirv_AsyncResetReg_379                         |     2|
|529   |                u_reg_9                                                |sirv_AsyncResetReg_380                         |     4|
|530   |              u_pueReg                                                 |sirv_AsyncResetRegVec_67_316                   |    64|
|531   |                u_reg_0                                                |sirv_AsyncResetReg_317                         |     2|
|532   |                u_reg_1                                                |sirv_AsyncResetReg_318                         |     2|
|533   |                u_reg_10                                               |sirv_AsyncResetReg_319                         |     2|
|534   |                u_reg_11                                               |sirv_AsyncResetReg_320                         |     2|
|535   |                u_reg_12                                               |sirv_AsyncResetReg_321                         |     2|
|536   |                u_reg_13                                               |sirv_AsyncResetReg_322                         |     2|
|537   |                u_reg_14                                               |sirv_AsyncResetReg_323                         |     2|
|538   |                u_reg_15                                               |sirv_AsyncResetReg_324                         |     2|
|539   |                u_reg_16                                               |sirv_AsyncResetReg_325                         |     2|
|540   |                u_reg_17                                               |sirv_AsyncResetReg_326                         |     2|
|541   |                u_reg_18                                               |sirv_AsyncResetReg_327                         |     2|
|542   |                u_reg_19                                               |sirv_AsyncResetReg_328                         |     2|
|543   |                u_reg_2                                                |sirv_AsyncResetReg_329                         |     2|
|544   |                u_reg_20                                               |sirv_AsyncResetReg_330                         |     2|
|545   |                u_reg_21                                               |sirv_AsyncResetReg_331                         |     2|
|546   |                u_reg_22                                               |sirv_AsyncResetReg_332                         |     2|
|547   |                u_reg_23                                               |sirv_AsyncResetReg_333                         |     2|
|548   |                u_reg_24                                               |sirv_AsyncResetReg_334                         |     2|
|549   |                u_reg_25                                               |sirv_AsyncResetReg_335                         |     2|
|550   |                u_reg_26                                               |sirv_AsyncResetReg_336                         |     2|
|551   |                u_reg_27                                               |sirv_AsyncResetReg_337                         |     2|
|552   |                u_reg_28                                               |sirv_AsyncResetReg_338                         |     2|
|553   |                u_reg_29                                               |sirv_AsyncResetReg_339                         |     2|
|554   |                u_reg_3                                                |sirv_AsyncResetReg_340                         |     2|
|555   |                u_reg_30                                               |sirv_AsyncResetReg_341                         |     2|
|556   |                u_reg_31                                               |sirv_AsyncResetReg_342                         |     2|
|557   |                u_reg_4                                                |sirv_AsyncResetReg_343                         |     2|
|558   |                u_reg_5                                                |sirv_AsyncResetReg_344                         |     2|
|559   |                u_reg_6                                                |sirv_AsyncResetReg_345                         |     2|
|560   |                u_reg_7                                                |sirv_AsyncResetReg_346                         |     2|
|561   |                u_reg_8                                                |sirv_AsyncResetReg_347                         |     2|
|562   |                u_reg_9                                                |sirv_AsyncResetReg_348                         |     2|
|563   |          u_sirv_hclkgen_regs                                          |sirv_hclkgen_regs                              |    28|
|564   |            hfxoscen_dfflrs                                            |sirv_gnrl_dfflrs_296                           |     1|
|565   |            pll_ASLEEP_dfflrs                                          |sirv_gnrl_dfflr_297                            |     1|
|566   |            pll_M_0_dfflr                                              |sirv_gnrl_dfflr_298                            |     1|
|567   |            pll_M_1_dfflr                                              |sirv_gnrl_dfflrs_299                           |     1|
|568   |            pll_M_2_dfflr                                              |sirv_gnrl_dfflr_300                            |     1|
|569   |            pll_M_3_dfflr                                              |sirv_gnrl_dfflr_301                            |     1|
|570   |            pll_M_4_dfflr                                              |sirv_gnrl_dfflrs_302                           |     1|
|571   |            pll_M_5_dfflr                                              |sirv_gnrl_dfflrs_303                           |     1|
|572   |            pll_M_6_dfflr                                              |sirv_gnrl_dfflr_304                            |     1|
|573   |            pll_M_7_dfflr                                              |sirv_gnrl_dfflr_305                            |     1|
|574   |            pll_N_0_dfflr                                              |sirv_gnrl_dfflr_306                            |     1|
|575   |            pll_N_1_dfflr                                              |sirv_gnrl_dfflrs_307                           |     1|
|576   |            pll_N_42_dfflr                                             |sirv_gnrl_dfflr__parameterized6_308            |     3|
|577   |            pll_OD_0_dfflr                                             |sirv_gnrl_dfflr_309                            |     1|
|578   |            pll_OD_1_dfflrs                                            |sirv_gnrl_dfflrs_310                           |     1|
|579   |            pll_RESET_dfflrs                                           |sirv_gnrl_dfflr_311                            |     1|
|580   |            pllbypass_dfflrs                                           |sirv_gnrl_dfflrs_312                           |     2|
|581   |            plloutdiv_dfflr                                            |sirv_gnrl_dfflr__parameterized0                |     6|
|582   |            plloutdivby1_dfflrs                                        |sirv_gnrl_dfflrs_313                           |     2|
|583   |          u_sirv_ppi_fab                                               |sirv_icb1to16_bus                              |  1685|
|584   |            u_buf_icb_splt                                             |sirv_gnrl_icb_splt__parameterized1             |    87|
|585   |              \splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo      |sirv_gnrl_pipe_stage__parameterized6           |    87|
|586   |                \dp_gt_0.dat_dfflr                                     |sirv_gnrl_dffl__parameterized11                |    80|
|587   |                \dp_gt_0.vld_dfflr                                     |sirv_gnrl_dfflr_295                            |     7|
|588   |            u_sirv_gnrl_icb_buffer                                     |sirv_gnrl_icb_buffer__parameterized1           |  1598|
|589   |              u_sirv_gnrl_cmd_fifo                                     |sirv_gnrl_fifo__parameterized6                 |  1478|
|590   |                \dp_gt0.dp_gt1.rptr_vec_31_dfflr                       |sirv_gnrl_dfflr_288                            |     5|
|591   |                \dp_gt0.dp_gt1.wptr_vec_31_dfflr                       |sirv_gnrl_dfflr_289                            |     3|
|592   |                \dp_gt0.fifo_rf[0].fifo_rf_dffl                        |sirv_gnrl_dffl__parameterized6                 |   328|
|593   |                \dp_gt0.fifo_rf[1].fifo_rf_dffl                        |sirv_gnrl_dffl__parameterized6_290             |  1076|
|594   |                \dp_gt0.rptr_vec_0_dfflrs                              |sirv_gnrl_dfflrs_291                           |    54|
|595   |                \dp_gt0.vec_0_dfflrs                                   |sirv_gnrl_dfflrs_292                           |     1|
|596   |                \dp_gt0.vec_31_dfflr                                   |sirv_gnrl_dfflr__parameterized4_293            |     8|
|597   |                \dp_gt0.wptr_vec_0_dfflrs                              |sirv_gnrl_dfflrs_294                           |     3|
|598   |              u_sirv_gnrl_rsp_fifo                                     |sirv_gnrl_fifo__parameterized7                 |   120|
|599   |                \dp_gt0.dp_gt1.rptr_vec_31_dfflr                       |sirv_gnrl_dfflr_282                            |    33|
|600   |                \dp_gt0.dp_gt1.wptr_vec_31_dfflr                       |sirv_gnrl_dfflr_283                            |     1|
|601   |                \dp_gt0.fifo_rf[0].fifo_rf_dffl                        |sirv_gnrl_dffl__parameterized7                 |    34|
|602   |                \dp_gt0.fifo_rf[1].fifo_rf_dffl                        |sirv_gnrl_dffl__parameterized7_284             |    33|
|603   |                \dp_gt0.rptr_vec_0_dfflrs                              |sirv_gnrl_dfflrs_285                           |     1|
|604   |                \dp_gt0.vec_0_dfflrs                                   |sirv_gnrl_dfflrs_286                           |     1|
|605   |                \dp_gt0.vec_31_dfflr                                   |sirv_gnrl_dfflr__parameterized4                |    15|
|606   |                \dp_gt0.wptr_vec_0_dfflrs                              |sirv_gnrl_dfflrs_287                           |     1|
|607   |          u_sirv_pwm0_top                                              |sirv_pwm8_top                                  |   184|
|608   |            u_sirv_pwm8                                                |sirv_pwm8                                      |   184|
|609   |              pwm                                                      |sirv_pwm8_core                                 |   184|
|610   |          u_sirv_pwm1_top                                              |sirv_pwm16_top                                 |   289|
|611   |            u_sirv_pwm16                                               |sirv_pwm16_280                                 |   289|
|612   |              pwm                                                      |sirv_pwm16_core_281                            |   289|
|613   |          u_sirv_pwm2_top                                              |sirv_pwm16_top_264                             |   289|
|614   |            u_sirv_pwm16                                               |sirv_pwm16                                     |   289|
|615   |              pwm                                                      |sirv_pwm16_core                                |   289|
|616   |          u_sirv_qspi0_top                                             |sirv_flash_qspi_top                            |   687|
|617   |            qspi_TLFragmenter_1                                        |sirv_tlfragmenter_qspi_1                       |    85|
|618   |              u_repeater                                               |sirv_repeater_6                                |    63|
|619   |            qspi_TLWidthWidget                                         |sirv_tlwidthwidget_qspi                        |    30|
|620   |            u_sirv_flash_qspi                                          |sirv_flash_qspi                                |   572|
|621   |              arb                                                      |sirv_qspi_arbiter                              |    15|
|622   |              fifo                                                     |sirv_qspi_fifo_277                             |    49|
|623   |                rxq                                                    |sirv_queue_1_278                               |    23|
|624   |                txq                                                    |sirv_queue_1_279                               |    22|
|625   |              flash                                                    |sirv_qspi_flashmap                             |   102|
|626   |              mac                                                      |sirv_qspi_media                                |   261|
|627   |                phy                                                    |sirv_qspi_physical                             |   247|
|628   |          u_sirv_qspi1_top                                             |sirv_qspi_4cs_top                              |   366|
|629   |            u_sirv_qspi_4cs                                            |sirv_qspi_4cs                                  |   366|
|630   |              fifo                                                     |sirv_qspi_fifo_274                             |    57|
|631   |                rxq                                                    |sirv_queue_1_275                               |    22|
|632   |                txq                                                    |sirv_queue_1_276                               |    26|
|633   |              mac                                                      |sirv_qspi_media_1                              |   229|
|634   |                phy                                                    |sirv_qspi_physical_1                           |   211|
|635   |          u_sirv_qspi2_top                                             |sirv_qspi_1cs_top                              |   351|
|636   |            u_sirv_qspi_1cs                                            |sirv_qspi_1cs                                  |   351|
|637   |              fifo                                                     |sirv_qspi_fifo                                 |    47|
|638   |                rxq                                                    |sirv_queue_1_272                               |    22|
|639   |                txq                                                    |sirv_queue_1_273                               |    22|
|640   |              mac                                                      |sirv_qspi_media_2                              |   229|
|641   |                phy                                                    |sirv_qspi_physical_2                           |   217|
|642   |          u_sirv_uart0_top                                             |sirv_uart_top                                  |   256|
|643   |            u_sirv_uart                                                |sirv_uart_267                                  |   256|
|644   |              u_rxm                                                    |sirv_uartrx_268                                |    96|
|645   |              u_rxq                                                    |sirv_queue_1_269                               |    25|
|646   |              u_txm                                                    |sirv_uarttx_270                                |    85|
|647   |              u_txq                                                    |sirv_queue_1_271                               |    21|
|648   |          u_sirv_uart1_top                                             |sirv_uart_top_265                              |   256|
|649   |            u_sirv_uart                                                |sirv_uart                                      |   256|
|650   |              u_rxm                                                    |sirv_uartrx                                    |    96|
|651   |              u_rxq                                                    |sirv_queue_1                                   |    25|
|652   |              u_txm                                                    |sirv_uarttx                                    |    85|
|653   |              u_txq                                                    |sirv_queue_1_266                               |    21|
|654   |        u_e203_subsys_plic                                             |e203_subsys_plic                               |  1058|
|655   |          u_rtc_irq_sync                                               |sirv_gnrl_sync_99                              |     2|
|656   |            \sync_gen[0].i_is_0.sync_dffr                              |sirv_gnrl_dffr_261                             |     1|
|657   |            \sync_gen[1].i_is_not_0.sync_dffr                          |sirv_gnrl_dffr_262                             |     1|
|658   |          u_sirv_plic_top                                              |sirv_plic_top                                  |  1054|
|659   |            u_sirv_plic_man                                            |sirv_plic_man                                  |  1003|
|660   |              \enab_r_i[0].irq_enab_dfflr                              |sirv_gnrl_dfflr__parameterized3_103            |   212|
|661   |              \enab_r_i[1].irq_enab_dfflr                              |sirv_gnrl_dfflr__parameterized3_104            |   150|
|662   |              \flop_i_irq.plic_irq_i_dffr                              |sirv_gnrl_dffr__parameterized0                 |    51|
|663   |              \flop_icb_rsp.u_buf_icb_rsp_buf                          |sirv_gnrl_pipe_stage__parameterized5           |   143|
|664   |                \dp_gt_0.dat_dfflr                                     |sirv_gnrl_dffl__parameterized3                 |   142|
|665   |                \dp_gt_0.vld_dfflr                                     |sirv_gnrl_dfflr_260                            |     1|
|666   |              \flop_o_irq.plic_irq_id_dffr                             |sirv_gnrl_dffr__parameterized1                 |     6|
|667   |              \flop_o_irq.plic_irq_o_dffr                              |sirv_gnrl_dffr_105                             |     1|
|668   |              irq_thod_dfflr                                           |sirv_gnrl_dfflr__parameterized6_106            |     3|
|669   |              \source_gen[10].irq_pend_dfflr                           |sirv_gnrl_dfflr_107                            |     1|
|670   |              \source_gen[10].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_108            |     5|
|671   |              \source_gen[10].u_LevelGateway_1_1                       |sirv_LevelGateway                              |     1|
|672   |              \source_gen[11].irq_pend_dfflr                           |sirv_gnrl_dfflr_109                            |     1|
|673   |              \source_gen[11].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_110            |     3|
|674   |              \source_gen[11].u_LevelGateway_1_1                       |sirv_LevelGateway_111                          |     1|
|675   |              \source_gen[12].irq_pend_dfflr                           |sirv_gnrl_dfflr_112                            |     1|
|676   |              \source_gen[12].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_113            |     6|
|677   |              \source_gen[12].u_LevelGateway_1_1                       |sirv_LevelGateway_114                          |     1|
|678   |              \source_gen[13].irq_pend_dfflr                           |sirv_gnrl_dfflr_115                            |     2|
|679   |              \source_gen[13].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_116            |     7|
|680   |              \source_gen[13].u_LevelGateway_1_1                       |sirv_LevelGateway_117                          |     1|
|681   |              \source_gen[14].irq_pend_dfflr                           |sirv_gnrl_dfflr_118                            |     1|
|682   |              \source_gen[14].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_119            |     5|
|683   |              \source_gen[14].u_LevelGateway_1_1                       |sirv_LevelGateway_120                          |     1|
|684   |              \source_gen[15].irq_pend_dfflr                           |sirv_gnrl_dfflr_121                            |     2|
|685   |              \source_gen[15].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_122            |     3|
|686   |              \source_gen[15].u_LevelGateway_1_1                       |sirv_LevelGateway_123                          |     1|
|687   |              \source_gen[16].irq_pend_dfflr                           |sirv_gnrl_dfflr_124                            |     2|
|688   |              \source_gen[16].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_125            |     6|
|689   |              \source_gen[16].u_LevelGateway_1_1                       |sirv_LevelGateway_126                          |     1|
|690   |              \source_gen[17].irq_pend_dfflr                           |sirv_gnrl_dfflr_127                            |     2|
|691   |              \source_gen[17].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_128            |     7|
|692   |              \source_gen[17].u_LevelGateway_1_1                       |sirv_LevelGateway_129                          |     1|
|693   |              \source_gen[18].irq_pend_dfflr                           |sirv_gnrl_dfflr_130                            |     2|
|694   |              \source_gen[18].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_131            |     5|
|695   |              \source_gen[18].u_LevelGateway_1_1                       |sirv_LevelGateway_132                          |     1|
|696   |              \source_gen[19].irq_pend_dfflr                           |sirv_gnrl_dfflr_133                            |     2|
|697   |              \source_gen[19].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_134            |     3|
|698   |              \source_gen[19].u_LevelGateway_1_1                       |sirv_LevelGateway_135                          |     1|
|699   |              \source_gen[1].irq_pend_dfflr                            |sirv_gnrl_dfflr_136                            |     1|
|700   |              \source_gen[1].irq_prio_dfflr                            |sirv_gnrl_dfflr__parameterized6_137            |     5|
|701   |              \source_gen[1].u_LevelGateway_1_1                        |sirv_LevelGateway_138                          |     1|
|702   |              \source_gen[20].irq_pend_dfflr                           |sirv_gnrl_dfflr_139                            |     3|
|703   |              \source_gen[20].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_140            |     6|
|704   |              \source_gen[20].u_LevelGateway_1_1                       |sirv_LevelGateway_141                          |     1|
|705   |              \source_gen[21].irq_pend_dfflr                           |sirv_gnrl_dfflr_142                            |     3|
|706   |              \source_gen[21].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_143            |     7|
|707   |              \source_gen[21].u_LevelGateway_1_1                       |sirv_LevelGateway_144                          |     1|
|708   |              \source_gen[22].irq_pend_dfflr                           |sirv_gnrl_dfflr_145                            |     3|
|709   |              \source_gen[22].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_146            |     5|
|710   |              \source_gen[22].u_LevelGateway_1_1                       |sirv_LevelGateway_147                          |     1|
|711   |              \source_gen[23].irq_pend_dfflr                           |sirv_gnrl_dfflr_148                            |     3|
|712   |              \source_gen[23].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_149            |     3|
|713   |              \source_gen[23].u_LevelGateway_1_1                       |sirv_LevelGateway_150                          |     1|
|714   |              \source_gen[24].irq_pend_dfflr                           |sirv_gnrl_dfflr_151                            |     3|
|715   |              \source_gen[24].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_152            |     6|
|716   |              \source_gen[24].u_LevelGateway_1_1                       |sirv_LevelGateway_153                          |     1|
|717   |              \source_gen[25].irq_pend_dfflr                           |sirv_gnrl_dfflr_154                            |     3|
|718   |              \source_gen[25].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_155            |     7|
|719   |              \source_gen[25].u_LevelGateway_1_1                       |sirv_LevelGateway_156                          |     1|
|720   |              \source_gen[26].irq_pend_dfflr                           |sirv_gnrl_dfflr_157                            |     3|
|721   |              \source_gen[26].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_158            |     5|
|722   |              \source_gen[26].u_LevelGateway_1_1                       |sirv_LevelGateway_159                          |     1|
|723   |              \source_gen[27].irq_pend_dfflr                           |sirv_gnrl_dfflr_160                            |     3|
|724   |              \source_gen[27].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_161            |     3|
|725   |              \source_gen[27].u_LevelGateway_1_1                       |sirv_LevelGateway_162                          |     1|
|726   |              \source_gen[28].irq_pend_dfflr                           |sirv_gnrl_dfflr_163                            |     2|
|727   |              \source_gen[28].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_164            |     6|
|728   |              \source_gen[28].u_LevelGateway_1_1                       |sirv_LevelGateway_165                          |     1|
|729   |              \source_gen[29].irq_pend_dfflr                           |sirv_gnrl_dfflr_166                            |     3|
|730   |              \source_gen[29].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_167            |     7|
|731   |              \source_gen[29].u_LevelGateway_1_1                       |sirv_LevelGateway_168                          |     1|
|732   |              \source_gen[2].irq_pend_dfflr                            |sirv_gnrl_dfflr_169                            |     1|
|733   |              \source_gen[2].irq_prio_dfflr                            |sirv_gnrl_dfflr__parameterized6_170            |     5|
|734   |              \source_gen[2].u_LevelGateway_1_1                        |sirv_LevelGateway_171                          |     1|
|735   |              \source_gen[30].irq_pend_dfflr                           |sirv_gnrl_dfflr_172                            |     3|
|736   |              \source_gen[30].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_173            |     5|
|737   |              \source_gen[30].u_LevelGateway_1_1                       |sirv_LevelGateway_174                          |     1|
|738   |              \source_gen[31].irq_pend_dfflr                           |sirv_gnrl_dfflr_175                            |     3|
|739   |              \source_gen[31].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_176            |     3|
|740   |              \source_gen[31].u_LevelGateway_1_1                       |sirv_LevelGateway_177                          |     1|
|741   |              \source_gen[32].irq_pend_dfflr                           |sirv_gnrl_dfflr_178                            |     2|
|742   |              \source_gen[32].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_179            |     6|
|743   |              \source_gen[32].u_LevelGateway_1_1                       |sirv_LevelGateway_180                          |     1|
|744   |              \source_gen[33].irq_pend_dfflr                           |sirv_gnrl_dfflr_181                            |     2|
|745   |              \source_gen[33].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_182            |     7|
|746   |              \source_gen[33].u_LevelGateway_1_1                       |sirv_LevelGateway_183                          |     1|
|747   |              \source_gen[34].irq_pend_dfflr                           |sirv_gnrl_dfflr_184                            |     2|
|748   |              \source_gen[34].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_185            |     5|
|749   |              \source_gen[34].u_LevelGateway_1_1                       |sirv_LevelGateway_186                          |     1|
|750   |              \source_gen[35].irq_pend_dfflr                           |sirv_gnrl_dfflr_187                            |     2|
|751   |              \source_gen[35].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_188            |     3|
|752   |              \source_gen[35].u_LevelGateway_1_1                       |sirv_LevelGateway_189                          |     1|
|753   |              \source_gen[36].irq_pend_dfflr                           |sirv_gnrl_dfflr_190                            |     2|
|754   |              \source_gen[36].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_191            |     6|
|755   |              \source_gen[36].u_LevelGateway_1_1                       |sirv_LevelGateway_192                          |     1|
|756   |              \source_gen[37].irq_pend_dfflr                           |sirv_gnrl_dfflr_193                            |     2|
|757   |              \source_gen[37].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_194            |     7|
|758   |              \source_gen[37].u_LevelGateway_1_1                       |sirv_LevelGateway_195                          |     1|
|759   |              \source_gen[38].irq_pend_dfflr                           |sirv_gnrl_dfflr_196                            |     3|
|760   |              \source_gen[38].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_197            |     5|
|761   |              \source_gen[38].u_LevelGateway_1_1                       |sirv_LevelGateway_198                          |     1|
|762   |              \source_gen[39].irq_pend_dfflr                           |sirv_gnrl_dfflr_199                            |     3|
|763   |              \source_gen[39].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_200            |     3|
|764   |              \source_gen[39].u_LevelGateway_1_1                       |sirv_LevelGateway_201                          |     1|
|765   |              \source_gen[3].irq_pend_dfflr                            |sirv_gnrl_dfflr_202                            |     3|
|766   |              \source_gen[3].irq_prio_dfflr                            |sirv_gnrl_dfflr__parameterized6_203            |     3|
|767   |              \source_gen[3].u_LevelGateway_1_1                        |sirv_LevelGateway_204                          |     1|
|768   |              \source_gen[40].irq_pend_dfflr                           |sirv_gnrl_dfflr_205                            |     3|
|769   |              \source_gen[40].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_206            |     6|
|770   |              \source_gen[40].u_LevelGateway_1_1                       |sirv_LevelGateway_207                          |     1|
|771   |              \source_gen[41].irq_pend_dfflr                           |sirv_gnrl_dfflr_208                            |     3|
|772   |              \source_gen[41].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_209            |     7|
|773   |              \source_gen[41].u_LevelGateway_1_1                       |sirv_LevelGateway_210                          |     1|
|774   |              \source_gen[42].irq_pend_dfflr                           |sirv_gnrl_dfflr_211                            |     3|
|775   |              \source_gen[42].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_212            |     5|
|776   |              \source_gen[42].u_LevelGateway_1_1                       |sirv_LevelGateway_213                          |     1|
|777   |              \source_gen[43].irq_pend_dfflr                           |sirv_gnrl_dfflr_214                            |     3|
|778   |              \source_gen[43].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_215            |     3|
|779   |              \source_gen[43].u_LevelGateway_1_1                       |sirv_LevelGateway_216                          |     1|
|780   |              \source_gen[44].irq_pend_dfflr                           |sirv_gnrl_dfflr_217                            |     2|
|781   |              \source_gen[44].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_218            |     6|
|782   |              \source_gen[44].u_LevelGateway_1_1                       |sirv_LevelGateway_219                          |     1|
|783   |              \source_gen[45].irq_pend_dfflr                           |sirv_gnrl_dfflr_220                            |     3|
|784   |              \source_gen[45].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_221            |     7|
|785   |              \source_gen[45].u_LevelGateway_1_1                       |sirv_LevelGateway_222                          |     1|
|786   |              \source_gen[46].irq_pend_dfflr                           |sirv_gnrl_dfflr_223                            |     3|
|787   |              \source_gen[46].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_224            |     5|
|788   |              \source_gen[46].u_LevelGateway_1_1                       |sirv_LevelGateway_225                          |     1|
|789   |              \source_gen[47].irq_pend_dfflr                           |sirv_gnrl_dfflr_226                            |     3|
|790   |              \source_gen[47].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_227            |     3|
|791   |              \source_gen[47].u_LevelGateway_1_1                       |sirv_LevelGateway_228                          |     1|
|792   |              \source_gen[48].irq_pend_dfflr                           |sirv_gnrl_dfflr_229                            |     3|
|793   |              \source_gen[48].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_230            |     6|
|794   |              \source_gen[48].u_LevelGateway_1_1                       |sirv_LevelGateway_231                          |     1|
|795   |              \source_gen[49].irq_pend_dfflr                           |sirv_gnrl_dfflr_232                            |     3|
|796   |              \source_gen[49].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_233            |     7|
|797   |              \source_gen[49].u_LevelGateway_1_1                       |sirv_LevelGateway_234                          |     1|
|798   |              \source_gen[4].irq_pend_dfflr                            |sirv_gnrl_dfflr_235                            |     2|
|799   |              \source_gen[4].irq_prio_dfflr                            |sirv_gnrl_dfflr__parameterized6_236            |     6|
|800   |              \source_gen[4].u_LevelGateway_1_1                        |sirv_LevelGateway_237                          |     1|
|801   |              \source_gen[50].irq_pend_dfflr                           |sirv_gnrl_dfflr_238                            |     3|
|802   |              \source_gen[50].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_239            |     5|
|803   |              \source_gen[50].u_LevelGateway_1_1                       |sirv_LevelGateway_240                          |     1|
|804   |              \source_gen[51].irq_pend_dfflr                           |sirv_gnrl_dfflr_241                            |     3|
|805   |              \source_gen[51].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_242            |     3|
|806   |              \source_gen[51].u_LevelGateway_1_1                       |sirv_LevelGateway_243                          |     1|
|807   |              \source_gen[52].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_244            |     3|
|808   |              \source_gen[5].irq_pend_dfflr                            |sirv_gnrl_dfflr_245                            |     2|
|809   |              \source_gen[5].irq_prio_dfflr                            |sirv_gnrl_dfflr__parameterized6_246            |     7|
|810   |              \source_gen[5].u_LevelGateway_1_1                        |sirv_LevelGateway_247                          |     1|
|811   |              \source_gen[6].irq_pend_dfflr                            |sirv_gnrl_dfflr_248                            |     1|
|812   |              \source_gen[6].irq_prio_dfflr                            |sirv_gnrl_dfflr__parameterized6_249            |     5|
|813   |              \source_gen[6].u_LevelGateway_1_1                        |sirv_LevelGateway_250                          |     1|
|814   |              \source_gen[7].irq_pend_dfflr                            |sirv_gnrl_dfflr_251                            |     1|
|815   |              \source_gen[7].irq_prio_dfflr                            |sirv_gnrl_dfflr__parameterized6_252            |     3|
|816   |              \source_gen[7].u_LevelGateway_1_1                        |sirv_LevelGateway_253                          |     1|
|817   |              \source_gen[8].irq_pend_dfflr                            |sirv_gnrl_dfflr_254                            |     2|
|818   |              \source_gen[8].irq_prio_dfflr                            |sirv_gnrl_dfflr__parameterized6_255            |     6|
|819   |              \source_gen[8].u_LevelGateway_1_1                        |sirv_LevelGateway_256                          |     1|
|820   |              \source_gen[9].irq_pend_dfflr                            |sirv_gnrl_dfflr_257                            |     1|
|821   |              \source_gen[9].irq_prio_dfflr                            |sirv_gnrl_dfflr__parameterized6_258            |     7|
|822   |              \source_gen[9].u_LevelGateway_1_1                        |sirv_LevelGateway_259                          |     1|
|823   |          u_wdg_irq_sync                                               |sirv_gnrl_sync_100                             |     2|
|824   |            \sync_gen[0].i_is_0.sync_dffr                              |sirv_gnrl_dffr_101                             |     1|
|825   |            \sync_gen[1].i_is_not_0.sync_dffr                          |sirv_gnrl_dffr_102                             |     1|
|826   |        u_main_ResetCatchAndSync_2_1                                   |sirv_ResetCatchAndSync_2                       |    22|
|827   |          reset_n_catch_reg                                            |sirv_AsyncResetRegVec_129                      |    22|
|828   |            reg_0                                                      |sirv_AsyncResetReg_79                          |     3|
|829   |            reg_1                                                      |sirv_AsyncResetReg_80                          |     1|
|830   |            reg_10                                                     |sirv_AsyncResetReg_81                          |     1|
|831   |            reg_11                                                     |sirv_AsyncResetReg_82                          |     1|
|832   |            reg_12                                                     |sirv_AsyncResetReg_83                          |     1|
|833   |            reg_13                                                     |sirv_AsyncResetReg_84                          |     1|
|834   |            reg_14                                                     |sirv_AsyncResetReg_85                          |     1|
|835   |            reg_15                                                     |sirv_AsyncResetReg_86                          |     1|
|836   |            reg_16                                                     |sirv_AsyncResetReg_87                          |     1|
|837   |            reg_17                                                     |sirv_AsyncResetReg_88                          |     1|
|838   |            reg_18                                                     |sirv_AsyncResetReg_89                          |     1|
|839   |            reg_19                                                     |sirv_AsyncResetReg_90                          |     1|
|840   |            reg_2                                                      |sirv_AsyncResetReg_91                          |     1|
|841   |            reg_3                                                      |sirv_AsyncResetReg_92                          |     1|
|842   |            reg_4                                                      |sirv_AsyncResetReg_93                          |     1|
|843   |            reg_5                                                      |sirv_AsyncResetReg_94                          |     1|
|844   |            reg_6                                                      |sirv_AsyncResetReg_95                          |     1|
|845   |            reg_7                                                      |sirv_AsyncResetReg_96                          |     1|
|846   |            reg_8                                                      |sirv_AsyncResetReg_97                          |     1|
|847   |            reg_9                                                      |sirv_AsyncResetReg_98                          |     1|
|848   |      u_sirv_aon_top                                                   |sirv_aon_top                                   |  1879|
|849   |        u_aon_1to2_icb                                                 |sirv_icb1to2_bus__parameterized0               |    10|
|850   |          u_i_icb_splt                                                 |sirv_gnrl_icb_splt__parameterized3             |    10|
|851   |            \splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo        |sirv_gnrl_pipe_stage__parameterized0           |    10|
|852   |              \dp_gt_0.dat_dfflr                                       |sirv_gnrl_dffl__parameterized0                 |     7|
|853   |              \dp_gt_0.vld_dfflr                                       |sirv_gnrl_dfflr_78                             |     3|
|854   |        u_aon_icb_cdc_rx                                               |sirv_gnrl_cdc_rx__parameterized2               |    63|
|855   |          buf_dat_dfflr                                                |sirv_gnrl_dfflr__parameterized7                |    55|
|856   |          buf_vld_dfflr                                                |sirv_gnrl_dfflr_72                             |     2|
|857   |          i_rdy_dfflr                                                  |sirv_gnrl_dfflr_73                             |     3|
|858   |          i_vld_sync_dffr                                              |sirv_gnrl_dffr_74                              |     1|
|859   |          u_i_vld_sync                                                 |sirv_gnrl_sync_75                              |     2|
|860   |            \sync_gen[0].i_is_0.sync_dffr                              |sirv_gnrl_dffr_76                              |     1|
|861   |            \sync_gen[1].i_is_not_0.sync_dffr                          |sirv_gnrl_dffr_77                              |     1|
|862   |        u_aon_icb_cdc_tx                                               |sirv_gnrl_cdc_tx__parameterized2               |    42|
|863   |          buf_nrdy_dfflr                                               |sirv_gnrl_dfflr_65                             |     3|
|864   |          dat_dfflr                                                    |sirv_gnrl_dfflr__parameterized3_66             |    32|
|865   |          o_rdy_sync_dffr                                              |sirv_gnrl_dffr_67                              |     3|
|866   |          u_o_rdy_sync                                                 |sirv_gnrl_sync_68                              |     2|
|867   |            \sync_gen[0].i_is_0.sync_dffr                              |sirv_gnrl_dffr_70                              |     1|
|868   |            \sync_gen[1].i_is_not_0.sync_dffr                          |sirv_gnrl_dffr_71                              |     1|
|869   |          vld_dfflr                                                    |sirv_gnrl_dfflr_69                             |     2|
|870   |        u_aon_lclkgen_regs                                             |sirv_aon_lclkgen_regs                          |     2|
|871   |          lfxoscen_dfflrs                                              |sirv_gnrl_dfflrs                               |     2|
|872   |        u_sirv_aon_wrapper                                             |sirv_aon_wrapper                               |  1762|
|873   |          ResetCatchAndSync_1_1                                        |sirv_ResetCatchAndSync_41                      |     4|
|874   |            reset_n_catch_reg                                          |sirv_AsyncResetRegVec_36_61                    |     4|
|875   |              reg_0                                                    |sirv_AsyncResetReg_62                          |     2|
|876   |              reg_1                                                    |sirv_AsyncResetReg_63                          |     1|
|877   |              reg_2                                                    |sirv_AsyncResetReg_64                          |     1|
|878   |          aonrst_catch                                                 |sirv_ResetCatchAndSync_42                      |     4|
|879   |            reset_n_catch_reg                                          |sirv_AsyncResetRegVec_36_57                    |     4|
|880   |              reg_0                                                    |sirv_AsyncResetReg_58                          |     2|
|881   |              reg_1                                                    |sirv_AsyncResetReg_59                          |     1|
|882   |              reg_2                                                    |sirv_AsyncResetReg_60                          |     1|
|883   |          dwakeup_deglitch                                             |sirv_DeglitchShiftRegister                     |     5|
|884   |          io_rtc_dffr                                                  |sirv_gnrl_dffr_43                              |     2|
|885   |          u_sirv_aon                                                   |sirv_aon                                       |  1747|
|886   |            rtc                                                        |sirv_rtc                                       |   208|
|887   |              AsyncResetRegVec_1                                       |sirv_AsyncResetRegVec_55                       |    18|
|888   |                reg_0                                                  |sirv_AsyncResetReg_56                          |    18|
|889   |            u_queue_1                                                  |sirv_queue                                     |   514|
|890   |            u_sirv_pmu                                                 |sirv_pmu                                       |   378|
|891   |              AsyncResetRegVec_1_1                                     |sirv_AsyncResetRegVec_1                        |    53|
|892   |                reg_3                                                  |sirv_AsyncResetReg_53                          |    52|
|893   |                reg_4                                                  |sirv_AsyncResetReg_54                          |     1|
|894   |              u_pmu_core                                               |sirv_pmu_core                                  |   313|
|895   |            wdog                                                       |sirv_wdog                                      |   135|
|896   |              AsyncResetRegVec_2_1                                     |sirv_AsyncResetRegVec                          |     1|
|897   |                reg_0                                                  |sirv_AsyncResetReg_52                          |     1|
|898   |              AsyncResetRegVec_3_1                                     |sirv_AsyncResetRegVec_44                       |    15|
|899   |                reg_0                                                  |sirv_AsyncResetReg_51                          |    15|
|900   |              AsyncResetRegVec_4_1                                     |sirv_AsyncResetRegVec_45                       |     2|
|901   |                reg_0                                                  |sirv_AsyncResetReg_50                          |     2|
|902   |              AsyncResetRegVec_5_1                                     |sirv_AsyncResetRegVec_46                       |     2|
|903   |                reg_0                                                  |sirv_AsyncResetReg_49                          |     2|
|904   |              AsyncResetRegVec_6_1                                     |sirv_AsyncResetRegVec_47                       |    53|
|905   |                reg_0                                                  |sirv_AsyncResetReg_48                          |    53|
|906   |      u_sirv_debug_module                                              |sirv_debug_module                              |   842|
|907   |        cleardebint_dfflr                                              |sirv_gnrl_dfflr                                |     1|
|908   |        \dm_halt_int_gen[0].dm_debint_dfflr                            |sirv_gnrl_dfflr_0                              |     2|
|909   |        \dm_halt_int_gen[0].dm_haltnot_dfflr                           |sirv_gnrl_dfflr_1                              |     2|
|910   |        dm_hartid_dfflr                                                |sirv_gnrl_dfflr_2                              |     2|
|911   |        \jtag_dtm_gen.u_sirv_jtag_dtm                                  |sirv_jtag_dtm                                  |   289|
|912   |          u_jtag2debug_cdc_rx                                          |sirv_gnrl_cdc_rx__parameterized0               |    91|
|913   |            buf_dat_dfflr                                              |sirv_gnrl_dfflr__parameterized11_34            |    62|
|914   |            buf_vld_dfflr                                              |sirv_gnrl_dfflr_35                             |    24|
|915   |            i_rdy_dfflr                                                |sirv_gnrl_dfflr_36                             |     2|
|916   |            i_vld_sync_dffr                                            |sirv_gnrl_dffr_37                              |     1|
|917   |            u_i_vld_sync                                               |sirv_gnrl_sync_38                              |     2|
|918   |              \sync_gen[0].i_is_0.sync_dffr                            |sirv_gnrl_dffr_39                              |     1|
|919   |              \sync_gen[1].i_is_not_0.sync_dffr                        |sirv_gnrl_dffr_40                              |     1|
|920   |          u_jtag2debug_cdc_tx                                          |sirv_gnrl_cdc_tx__parameterized0               |    50|
|921   |            buf_nrdy_dfflr                                             |sirv_gnrl_dfflr_27                             |     3|
|922   |            dat_dfflr                                                  |sirv_gnrl_dfflr__parameterized10_28            |    41|
|923   |            o_rdy_sync_dffr                                            |sirv_gnrl_dffr_29                              |     1|
|924   |            u_o_rdy_sync                                               |sirv_gnrl_sync_30                              |     3|
|925   |              \sync_gen[0].i_is_0.sync_dffr                            |sirv_gnrl_dffr_32                              |     1|
|926   |              \sync_gen[1].i_is_not_0.sync_dffr                        |sirv_gnrl_dffr_33                              |     2|
|927   |            vld_dfflr                                                  |sirv_gnrl_dfflr_31                             |     2|
|928   |        sethaltnot_dfflr                                               |sirv_gnrl_dfflr_3                              |     1|
|929   |        u_dm2dtm_cdc_rx                                                |sirv_gnrl_cdc_rx__parameterized1               |   131|
|930   |          buf_dat_dfflr                                                |sirv_gnrl_dfflr__parameterized10               |   123|
|931   |          buf_vld_dfflr                                                |sirv_gnrl_dfflr_21                             |     2|
|932   |          i_rdy_dfflr                                                  |sirv_gnrl_dfflr_22                             |     3|
|933   |          i_vld_sync_dffr                                              |sirv_gnrl_dffr_23                              |     1|
|934   |          u_i_vld_sync                                                 |sirv_gnrl_sync_24                              |     2|
|935   |            \sync_gen[0].i_is_0.sync_dffr                              |sirv_gnrl_dffr_25                              |     1|
|936   |            \sync_gen[1].i_is_not_0.sync_dffr                          |sirv_gnrl_dffr_26                              |     1|
|937   |        u_dm2dtm_cdc_tx                                                |sirv_gnrl_cdc_tx__parameterized1               |    45|
|938   |          buf_nrdy_dfflr                                               |sirv_gnrl_dfflr_17                             |     4|
|939   |          dat_dfflr                                                    |sirv_gnrl_dfflr__parameterized11               |    34|
|940   |          o_rdy_sync_dffr                                              |sirv_gnrl_dffr                                 |     1|
|941   |          u_o_rdy_sync                                                 |sirv_gnrl_sync                                 |     4|
|942   |            \sync_gen[0].i_is_0.sync_dffr                              |sirv_gnrl_dffr_19                              |     1|
|943   |            \sync_gen[1].i_is_not_0.sync_dffr                          |sirv_gnrl_dffr_20                              |     3|
|944   |          vld_dfflr                                                    |sirv_gnrl_dfflr_18                             |     2|
|945   |        u_jtag_ResetCatchAndSync_3_1                                   |sirv_ResetCatchAndSync                         |     4|
|946   |          reset_n_catch_reg                                            |sirv_AsyncResetRegVec_36                       |     4|
|947   |            reg_0                                                      |sirv_AsyncResetReg                             |     2|
|948   |            reg_1                                                      |sirv_AsyncResetReg_15                          |     1|
|949   |            reg_2                                                      |sirv_AsyncResetReg_16                          |     1|
|950   |        u_sirv_debug_csr                                               |sirv_debug_csr                                 |    76|
|951   |          dcause_dfflr                                                 |sirv_gnrl_dfflr__parameterized6                |     5|
|952   |          dpc_dfflr                                                    |sirv_gnrl_dfflr__parameterized3_10             |    32|
|953   |          dscratch_dfflr                                               |sirv_gnrl_dfflr__parameterized3_11             |    32|
|954   |          ebreakm_dfflr                                                |sirv_gnrl_dfflr_12                             |     3|
|955   |          halt_dfflr                                                   |sirv_gnrl_dfflr_13                             |     1|
|956   |          step_dfflr                                                   |sirv_gnrl_dfflr_14                             |     2|
|957   |        u_sirv_debug_ram                                               |sirv_debug_ram                                 |   288|
|958   |          \debug_ram_gen[0].ram_dfflr                                  |sirv_gnrl_dfflr__parameterized3                |    32|
|959   |          \debug_ram_gen[1].ram_dfflr                                  |sirv_gnrl_dfflr__parameterized3_4              |    32|
|960   |          \debug_ram_gen[2].ram_dfflr                                  |sirv_gnrl_dfflr__parameterized3_5              |    32|
|961   |          \debug_ram_gen[3].ram_dfflr                                  |sirv_gnrl_dfflr__parameterized3_6              |    96|
|962   |          \debug_ram_gen[4].ram_dfflr                                  |sirv_gnrl_dfflr__parameterized3_7              |    32|
|963   |          \debug_ram_gen[5].ram_dfflr                                  |sirv_gnrl_dfflr__parameterized3_8              |    32|
|964   |          \debug_ram_gen[6].ram_dfflr                                  |sirv_gnrl_dfflr__parameterized3_9              |    32|
|965   |  slowclkgen                                                           |clock_divider                                  |    18|
+------+-----------------------------------------------------------------------+-----------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:58 ; elapsed = 00:03:09 . Memory (MB): peak = 1877.695 ; gain = 1188.094
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 262 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:34 ; elapsed = 00:02:59 . Memory (MB): peak = 1877.695 ; gain = 942.043
Synthesis Optimization Complete : Time (s): cpu = 00:02:58 ; elapsed = 00:03:10 . Memory (MB): peak = 1877.695 ; gain = 1188.094
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1103 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1877.695 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 69 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 38 instances
  LD => LDCE: 9 instances
  LD => LDCE (inverted pins: G): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 20 instances

INFO: [Common 17-83] Releasing license: Synthesis
576 Infos, 223 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:08 ; elapsed = 00:03:21 . Memory (MB): peak = 1877.695 ; gain = 1449.219
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1877.695 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/Projects/SoC/e203_series/e203_base_V11/e203/e203.runs/synth_1/e203_system_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file e203_system_wrapper_utilization_synth.rpt -pb e203_system_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jul 13 17:27:05 2021...
