<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>trace.c source code [codebrowser/hw/dma/trace.c] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'codebrowser/hw/dma/trace.c'; var root_path = '../../..'; var data_path = '../../../../data';</script>
<script src='../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../..'>codebrowser</a>/<a href='..'>hw</a>/<a href='./'>dma</a>/<a href='trace.c.html'>trace.c</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* This file is autogenerated by tracetool, do not edit. */</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><u>#include <a href="../../include/qemu/osdep.h.html">"qemu/osdep.h"</a></u></td></tr>
<tr><th id="4">4</th><td><u>#include <a href="trace.h.html">"trace.h"</a></u></td></tr>
<tr><th id="5">5</th><td></td></tr>
<tr><th id="6">6</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_JAZZIO_READ_DSTATE" title='_TRACE_JAZZIO_READ_DSTATE' data-ref="_TRACE_JAZZIO_READ_DSTATE">_TRACE_JAZZIO_READ_DSTATE</dfn>;</td></tr>
<tr><th id="7">7</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_JAZZIO_WRITE_DSTATE" title='_TRACE_JAZZIO_WRITE_DSTATE' data-ref="_TRACE_JAZZIO_WRITE_DSTATE">_TRACE_JAZZIO_WRITE_DSTATE</dfn>;</td></tr>
<tr><th id="8">8</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_RC4030_READ_DSTATE" title='_TRACE_RC4030_READ_DSTATE' data-ref="_TRACE_RC4030_READ_DSTATE">_TRACE_RC4030_READ_DSTATE</dfn>;</td></tr>
<tr><th id="9">9</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_RC4030_WRITE_DSTATE" title='_TRACE_RC4030_WRITE_DSTATE' data-ref="_TRACE_RC4030_WRITE_DSTATE">_TRACE_RC4030_WRITE_DSTATE</dfn>;</td></tr>
<tr><th id="10">10</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_LEDMA_MEMORY_READ_DSTATE" title='_TRACE_LEDMA_MEMORY_READ_DSTATE' data-ref="_TRACE_LEDMA_MEMORY_READ_DSTATE">_TRACE_LEDMA_MEMORY_READ_DSTATE</dfn>;</td></tr>
<tr><th id="11">11</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_LEDMA_MEMORY_WRITE_DSTATE" title='_TRACE_LEDMA_MEMORY_WRITE_DSTATE' data-ref="_TRACE_LEDMA_MEMORY_WRITE_DSTATE">_TRACE_LEDMA_MEMORY_WRITE_DSTATE</dfn>;</td></tr>
<tr><th id="12">12</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SPARC32_DMA_SET_IRQ_RAISE_DSTATE" title='_TRACE_SPARC32_DMA_SET_IRQ_RAISE_DSTATE' data-ref="_TRACE_SPARC32_DMA_SET_IRQ_RAISE_DSTATE">_TRACE_SPARC32_DMA_SET_IRQ_RAISE_DSTATE</dfn>;</td></tr>
<tr><th id="13">13</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SPARC32_DMA_SET_IRQ_LOWER_DSTATE" title='_TRACE_SPARC32_DMA_SET_IRQ_LOWER_DSTATE' data-ref="_TRACE_SPARC32_DMA_SET_IRQ_LOWER_DSTATE">_TRACE_SPARC32_DMA_SET_IRQ_LOWER_DSTATE</dfn>;</td></tr>
<tr><th id="14">14</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_ESPDMA_MEMORY_READ_DSTATE" title='_TRACE_ESPDMA_MEMORY_READ_DSTATE' data-ref="_TRACE_ESPDMA_MEMORY_READ_DSTATE">_TRACE_ESPDMA_MEMORY_READ_DSTATE</dfn>;</td></tr>
<tr><th id="15">15</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_ESPDMA_MEMORY_WRITE_DSTATE" title='_TRACE_ESPDMA_MEMORY_WRITE_DSTATE' data-ref="_TRACE_ESPDMA_MEMORY_WRITE_DSTATE">_TRACE_ESPDMA_MEMORY_WRITE_DSTATE</dfn>;</td></tr>
<tr><th id="16">16</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SPARC32_DMA_MEM_READL_DSTATE" title='_TRACE_SPARC32_DMA_MEM_READL_DSTATE' data-ref="_TRACE_SPARC32_DMA_MEM_READL_DSTATE">_TRACE_SPARC32_DMA_MEM_READL_DSTATE</dfn>;</td></tr>
<tr><th id="17">17</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SPARC32_DMA_MEM_WRITEL_DSTATE" title='_TRACE_SPARC32_DMA_MEM_WRITEL_DSTATE' data-ref="_TRACE_SPARC32_DMA_MEM_WRITEL_DSTATE">_TRACE_SPARC32_DMA_MEM_WRITEL_DSTATE</dfn>;</td></tr>
<tr><th id="18">18</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SPARC32_DMA_ENABLE_RAISE_DSTATE" title='_TRACE_SPARC32_DMA_ENABLE_RAISE_DSTATE' data-ref="_TRACE_SPARC32_DMA_ENABLE_RAISE_DSTATE">_TRACE_SPARC32_DMA_ENABLE_RAISE_DSTATE</dfn>;</td></tr>
<tr><th id="19">19</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SPARC32_DMA_ENABLE_LOWER_DSTATE" title='_TRACE_SPARC32_DMA_ENABLE_LOWER_DSTATE' data-ref="_TRACE_SPARC32_DMA_ENABLE_LOWER_DSTATE">_TRACE_SPARC32_DMA_ENABLE_LOWER_DSTATE</dfn>;</td></tr>
<tr><th id="20">20</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SUN4M_IOMMU_MEM_READL_DSTATE" title='_TRACE_SUN4M_IOMMU_MEM_READL_DSTATE' data-ref="_TRACE_SUN4M_IOMMU_MEM_READL_DSTATE">_TRACE_SUN4M_IOMMU_MEM_READL_DSTATE</dfn>;</td></tr>
<tr><th id="21">21</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SUN4M_IOMMU_MEM_WRITEL_DSTATE" title='_TRACE_SUN4M_IOMMU_MEM_WRITEL_DSTATE' data-ref="_TRACE_SUN4M_IOMMU_MEM_WRITEL_DSTATE">_TRACE_SUN4M_IOMMU_MEM_WRITEL_DSTATE</dfn>;</td></tr>
<tr><th id="22">22</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SUN4M_IOMMU_MEM_WRITEL_CTRL_DSTATE" title='_TRACE_SUN4M_IOMMU_MEM_WRITEL_CTRL_DSTATE' data-ref="_TRACE_SUN4M_IOMMU_MEM_WRITEL_CTRL_DSTATE">_TRACE_SUN4M_IOMMU_MEM_WRITEL_CTRL_DSTATE</dfn>;</td></tr>
<tr><th id="23">23</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SUN4M_IOMMU_MEM_WRITEL_TLBFLUSH_DSTATE" title='_TRACE_SUN4M_IOMMU_MEM_WRITEL_TLBFLUSH_DSTATE' data-ref="_TRACE_SUN4M_IOMMU_MEM_WRITEL_TLBFLUSH_DSTATE">_TRACE_SUN4M_IOMMU_MEM_WRITEL_TLBFLUSH_DSTATE</dfn>;</td></tr>
<tr><th id="24">24</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SUN4M_IOMMU_MEM_WRITEL_PGFLUSH_DSTATE" title='_TRACE_SUN4M_IOMMU_MEM_WRITEL_PGFLUSH_DSTATE' data-ref="_TRACE_SUN4M_IOMMU_MEM_WRITEL_PGFLUSH_DSTATE">_TRACE_SUN4M_IOMMU_MEM_WRITEL_PGFLUSH_DSTATE</dfn>;</td></tr>
<tr><th id="25">25</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SUN4M_IOMMU_PAGE_GET_FLAGS_DSTATE" title='_TRACE_SUN4M_IOMMU_PAGE_GET_FLAGS_DSTATE' data-ref="_TRACE_SUN4M_IOMMU_PAGE_GET_FLAGS_DSTATE">_TRACE_SUN4M_IOMMU_PAGE_GET_FLAGS_DSTATE</dfn>;</td></tr>
<tr><th id="26">26</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SUN4M_IOMMU_TRANSLATE_PA_DSTATE" title='_TRACE_SUN4M_IOMMU_TRANSLATE_PA_DSTATE' data-ref="_TRACE_SUN4M_IOMMU_TRANSLATE_PA_DSTATE">_TRACE_SUN4M_IOMMU_TRANSLATE_PA_DSTATE</dfn>;</td></tr>
<tr><th id="27">27</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SUN4M_IOMMU_BAD_ADDR_DSTATE" title='_TRACE_SUN4M_IOMMU_BAD_ADDR_DSTATE' data-ref="_TRACE_SUN4M_IOMMU_BAD_ADDR_DSTATE">_TRACE_SUN4M_IOMMU_BAD_ADDR_DSTATE</dfn>;</td></tr>
<tr><th id="28">28</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_I8257_UNREGISTERED_DMA_DSTATE" title='_TRACE_I8257_UNREGISTERED_DMA_DSTATE' data-ref="_TRACE_I8257_UNREGISTERED_DMA_DSTATE">_TRACE_I8257_UNREGISTERED_DMA_DSTATE</dfn>;</td></tr>
<tr><th id="29">29</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_JAZZIO_READ_EVENT" title='_TRACE_JAZZIO_READ_EVENT' data-ref="_TRACE_JAZZIO_READ_EVENT">_TRACE_JAZZIO_READ_EVENT</dfn> = {</td></tr>
<tr><th id="30">30</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="31">31</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="32">32</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"jazzio_read"</q>,</td></tr>
<tr><th id="33">33</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#55" title="1" data-ref="_M/TRACE_JAZZIO_READ_ENABLED">TRACE_JAZZIO_READ_ENABLED</a>,</td></tr>
<tr><th id="34">34</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_JAZZIO_READ_DSTATE" title='_TRACE_JAZZIO_READ_DSTATE' data-ref="_TRACE_JAZZIO_READ_DSTATE">_TRACE_JAZZIO_READ_DSTATE</a> </td></tr>
<tr><th id="35">35</th><td>};</td></tr>
<tr><th id="36">36</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_JAZZIO_WRITE_EVENT" title='_TRACE_JAZZIO_WRITE_EVENT' data-ref="_TRACE_JAZZIO_WRITE_EVENT">_TRACE_JAZZIO_WRITE_EVENT</dfn> = {</td></tr>
<tr><th id="37">37</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="38">38</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="39">39</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"jazzio_write"</q>,</td></tr>
<tr><th id="40">40</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#56" title="1" data-ref="_M/TRACE_JAZZIO_WRITE_ENABLED">TRACE_JAZZIO_WRITE_ENABLED</a>,</td></tr>
<tr><th id="41">41</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_JAZZIO_WRITE_DSTATE" title='_TRACE_JAZZIO_WRITE_DSTATE' data-ref="_TRACE_JAZZIO_WRITE_DSTATE">_TRACE_JAZZIO_WRITE_DSTATE</a> </td></tr>
<tr><th id="42">42</th><td>};</td></tr>
<tr><th id="43">43</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_RC4030_READ_EVENT" title='_TRACE_RC4030_READ_EVENT' data-ref="_TRACE_RC4030_READ_EVENT">_TRACE_RC4030_READ_EVENT</dfn> = {</td></tr>
<tr><th id="44">44</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="45">45</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="46">46</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"rc4030_read"</q>,</td></tr>
<tr><th id="47">47</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#57" title="1" data-ref="_M/TRACE_RC4030_READ_ENABLED">TRACE_RC4030_READ_ENABLED</a>,</td></tr>
<tr><th id="48">48</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_RC4030_READ_DSTATE" title='_TRACE_RC4030_READ_DSTATE' data-ref="_TRACE_RC4030_READ_DSTATE">_TRACE_RC4030_READ_DSTATE</a> </td></tr>
<tr><th id="49">49</th><td>};</td></tr>
<tr><th id="50">50</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_RC4030_WRITE_EVENT" title='_TRACE_RC4030_WRITE_EVENT' data-ref="_TRACE_RC4030_WRITE_EVENT">_TRACE_RC4030_WRITE_EVENT</dfn> = {</td></tr>
<tr><th id="51">51</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="52">52</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="53">53</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"rc4030_write"</q>,</td></tr>
<tr><th id="54">54</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#58" title="1" data-ref="_M/TRACE_RC4030_WRITE_ENABLED">TRACE_RC4030_WRITE_ENABLED</a>,</td></tr>
<tr><th id="55">55</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_RC4030_WRITE_DSTATE" title='_TRACE_RC4030_WRITE_DSTATE' data-ref="_TRACE_RC4030_WRITE_DSTATE">_TRACE_RC4030_WRITE_DSTATE</a> </td></tr>
<tr><th id="56">56</th><td>};</td></tr>
<tr><th id="57">57</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_LEDMA_MEMORY_READ_EVENT" title='_TRACE_LEDMA_MEMORY_READ_EVENT' data-ref="_TRACE_LEDMA_MEMORY_READ_EVENT">_TRACE_LEDMA_MEMORY_READ_EVENT</dfn> = {</td></tr>
<tr><th id="58">58</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="59">59</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="60">60</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"ledma_memory_read"</q>,</td></tr>
<tr><th id="61">61</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#59" title="1" data-ref="_M/TRACE_LEDMA_MEMORY_READ_ENABLED">TRACE_LEDMA_MEMORY_READ_ENABLED</a>,</td></tr>
<tr><th id="62">62</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_LEDMA_MEMORY_READ_DSTATE" title='_TRACE_LEDMA_MEMORY_READ_DSTATE' data-ref="_TRACE_LEDMA_MEMORY_READ_DSTATE">_TRACE_LEDMA_MEMORY_READ_DSTATE</a> </td></tr>
<tr><th id="63">63</th><td>};</td></tr>
<tr><th id="64">64</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_LEDMA_MEMORY_WRITE_EVENT" title='_TRACE_LEDMA_MEMORY_WRITE_EVENT' data-ref="_TRACE_LEDMA_MEMORY_WRITE_EVENT">_TRACE_LEDMA_MEMORY_WRITE_EVENT</dfn> = {</td></tr>
<tr><th id="65">65</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="66">66</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="67">67</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"ledma_memory_write"</q>,</td></tr>
<tr><th id="68">68</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#60" title="1" data-ref="_M/TRACE_LEDMA_MEMORY_WRITE_ENABLED">TRACE_LEDMA_MEMORY_WRITE_ENABLED</a>,</td></tr>
<tr><th id="69">69</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_LEDMA_MEMORY_WRITE_DSTATE" title='_TRACE_LEDMA_MEMORY_WRITE_DSTATE' data-ref="_TRACE_LEDMA_MEMORY_WRITE_DSTATE">_TRACE_LEDMA_MEMORY_WRITE_DSTATE</a> </td></tr>
<tr><th id="70">70</th><td>};</td></tr>
<tr><th id="71">71</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SPARC32_DMA_SET_IRQ_RAISE_EVENT" title='_TRACE_SPARC32_DMA_SET_IRQ_RAISE_EVENT' data-ref="_TRACE_SPARC32_DMA_SET_IRQ_RAISE_EVENT">_TRACE_SPARC32_DMA_SET_IRQ_RAISE_EVENT</dfn> = {</td></tr>
<tr><th id="72">72</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="73">73</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="74">74</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"sparc32_dma_set_irq_raise"</q>,</td></tr>
<tr><th id="75">75</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#61" title="1" data-ref="_M/TRACE_SPARC32_DMA_SET_IRQ_RAISE_ENABLED">TRACE_SPARC32_DMA_SET_IRQ_RAISE_ENABLED</a>,</td></tr>
<tr><th id="76">76</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SPARC32_DMA_SET_IRQ_RAISE_DSTATE" title='_TRACE_SPARC32_DMA_SET_IRQ_RAISE_DSTATE' data-ref="_TRACE_SPARC32_DMA_SET_IRQ_RAISE_DSTATE">_TRACE_SPARC32_DMA_SET_IRQ_RAISE_DSTATE</a> </td></tr>
<tr><th id="77">77</th><td>};</td></tr>
<tr><th id="78">78</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SPARC32_DMA_SET_IRQ_LOWER_EVENT" title='_TRACE_SPARC32_DMA_SET_IRQ_LOWER_EVENT' data-ref="_TRACE_SPARC32_DMA_SET_IRQ_LOWER_EVENT">_TRACE_SPARC32_DMA_SET_IRQ_LOWER_EVENT</dfn> = {</td></tr>
<tr><th id="79">79</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="80">80</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="81">81</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"sparc32_dma_set_irq_lower"</q>,</td></tr>
<tr><th id="82">82</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#62" title="1" data-ref="_M/TRACE_SPARC32_DMA_SET_IRQ_LOWER_ENABLED">TRACE_SPARC32_DMA_SET_IRQ_LOWER_ENABLED</a>,</td></tr>
<tr><th id="83">83</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SPARC32_DMA_SET_IRQ_LOWER_DSTATE" title='_TRACE_SPARC32_DMA_SET_IRQ_LOWER_DSTATE' data-ref="_TRACE_SPARC32_DMA_SET_IRQ_LOWER_DSTATE">_TRACE_SPARC32_DMA_SET_IRQ_LOWER_DSTATE</a> </td></tr>
<tr><th id="84">84</th><td>};</td></tr>
<tr><th id="85">85</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_ESPDMA_MEMORY_READ_EVENT" title='_TRACE_ESPDMA_MEMORY_READ_EVENT' data-ref="_TRACE_ESPDMA_MEMORY_READ_EVENT">_TRACE_ESPDMA_MEMORY_READ_EVENT</dfn> = {</td></tr>
<tr><th id="86">86</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="87">87</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="88">88</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"espdma_memory_read"</q>,</td></tr>
<tr><th id="89">89</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#63" title="1" data-ref="_M/TRACE_ESPDMA_MEMORY_READ_ENABLED">TRACE_ESPDMA_MEMORY_READ_ENABLED</a>,</td></tr>
<tr><th id="90">90</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_ESPDMA_MEMORY_READ_DSTATE" title='_TRACE_ESPDMA_MEMORY_READ_DSTATE' data-ref="_TRACE_ESPDMA_MEMORY_READ_DSTATE">_TRACE_ESPDMA_MEMORY_READ_DSTATE</a> </td></tr>
<tr><th id="91">91</th><td>};</td></tr>
<tr><th id="92">92</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_ESPDMA_MEMORY_WRITE_EVENT" title='_TRACE_ESPDMA_MEMORY_WRITE_EVENT' data-ref="_TRACE_ESPDMA_MEMORY_WRITE_EVENT">_TRACE_ESPDMA_MEMORY_WRITE_EVENT</dfn> = {</td></tr>
<tr><th id="93">93</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="94">94</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="95">95</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"espdma_memory_write"</q>,</td></tr>
<tr><th id="96">96</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#64" title="1" data-ref="_M/TRACE_ESPDMA_MEMORY_WRITE_ENABLED">TRACE_ESPDMA_MEMORY_WRITE_ENABLED</a>,</td></tr>
<tr><th id="97">97</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_ESPDMA_MEMORY_WRITE_DSTATE" title='_TRACE_ESPDMA_MEMORY_WRITE_DSTATE' data-ref="_TRACE_ESPDMA_MEMORY_WRITE_DSTATE">_TRACE_ESPDMA_MEMORY_WRITE_DSTATE</a> </td></tr>
<tr><th id="98">98</th><td>};</td></tr>
<tr><th id="99">99</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SPARC32_DMA_MEM_READL_EVENT" title='_TRACE_SPARC32_DMA_MEM_READL_EVENT' data-ref="_TRACE_SPARC32_DMA_MEM_READL_EVENT">_TRACE_SPARC32_DMA_MEM_READL_EVENT</dfn> = {</td></tr>
<tr><th id="100">100</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="101">101</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="102">102</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"sparc32_dma_mem_readl"</q>,</td></tr>
<tr><th id="103">103</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#65" title="1" data-ref="_M/TRACE_SPARC32_DMA_MEM_READL_ENABLED">TRACE_SPARC32_DMA_MEM_READL_ENABLED</a>,</td></tr>
<tr><th id="104">104</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SPARC32_DMA_MEM_READL_DSTATE" title='_TRACE_SPARC32_DMA_MEM_READL_DSTATE' data-ref="_TRACE_SPARC32_DMA_MEM_READL_DSTATE">_TRACE_SPARC32_DMA_MEM_READL_DSTATE</a> </td></tr>
<tr><th id="105">105</th><td>};</td></tr>
<tr><th id="106">106</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SPARC32_DMA_MEM_WRITEL_EVENT" title='_TRACE_SPARC32_DMA_MEM_WRITEL_EVENT' data-ref="_TRACE_SPARC32_DMA_MEM_WRITEL_EVENT">_TRACE_SPARC32_DMA_MEM_WRITEL_EVENT</dfn> = {</td></tr>
<tr><th id="107">107</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="108">108</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="109">109</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"sparc32_dma_mem_writel"</q>,</td></tr>
<tr><th id="110">110</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#66" title="1" data-ref="_M/TRACE_SPARC32_DMA_MEM_WRITEL_ENABLED">TRACE_SPARC32_DMA_MEM_WRITEL_ENABLED</a>,</td></tr>
<tr><th id="111">111</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SPARC32_DMA_MEM_WRITEL_DSTATE" title='_TRACE_SPARC32_DMA_MEM_WRITEL_DSTATE' data-ref="_TRACE_SPARC32_DMA_MEM_WRITEL_DSTATE">_TRACE_SPARC32_DMA_MEM_WRITEL_DSTATE</a> </td></tr>
<tr><th id="112">112</th><td>};</td></tr>
<tr><th id="113">113</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SPARC32_DMA_ENABLE_RAISE_EVENT" title='_TRACE_SPARC32_DMA_ENABLE_RAISE_EVENT' data-ref="_TRACE_SPARC32_DMA_ENABLE_RAISE_EVENT">_TRACE_SPARC32_DMA_ENABLE_RAISE_EVENT</dfn> = {</td></tr>
<tr><th id="114">114</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="115">115</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="116">116</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"sparc32_dma_enable_raise"</q>,</td></tr>
<tr><th id="117">117</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#67" title="1" data-ref="_M/TRACE_SPARC32_DMA_ENABLE_RAISE_ENABLED">TRACE_SPARC32_DMA_ENABLE_RAISE_ENABLED</a>,</td></tr>
<tr><th id="118">118</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SPARC32_DMA_ENABLE_RAISE_DSTATE" title='_TRACE_SPARC32_DMA_ENABLE_RAISE_DSTATE' data-ref="_TRACE_SPARC32_DMA_ENABLE_RAISE_DSTATE">_TRACE_SPARC32_DMA_ENABLE_RAISE_DSTATE</a> </td></tr>
<tr><th id="119">119</th><td>};</td></tr>
<tr><th id="120">120</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SPARC32_DMA_ENABLE_LOWER_EVENT" title='_TRACE_SPARC32_DMA_ENABLE_LOWER_EVENT' data-ref="_TRACE_SPARC32_DMA_ENABLE_LOWER_EVENT">_TRACE_SPARC32_DMA_ENABLE_LOWER_EVENT</dfn> = {</td></tr>
<tr><th id="121">121</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="122">122</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="123">123</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"sparc32_dma_enable_lower"</q>,</td></tr>
<tr><th id="124">124</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#68" title="1" data-ref="_M/TRACE_SPARC32_DMA_ENABLE_LOWER_ENABLED">TRACE_SPARC32_DMA_ENABLE_LOWER_ENABLED</a>,</td></tr>
<tr><th id="125">125</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SPARC32_DMA_ENABLE_LOWER_DSTATE" title='_TRACE_SPARC32_DMA_ENABLE_LOWER_DSTATE' data-ref="_TRACE_SPARC32_DMA_ENABLE_LOWER_DSTATE">_TRACE_SPARC32_DMA_ENABLE_LOWER_DSTATE</a> </td></tr>
<tr><th id="126">126</th><td>};</td></tr>
<tr><th id="127">127</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SUN4M_IOMMU_MEM_READL_EVENT" title='_TRACE_SUN4M_IOMMU_MEM_READL_EVENT' data-ref="_TRACE_SUN4M_IOMMU_MEM_READL_EVENT">_TRACE_SUN4M_IOMMU_MEM_READL_EVENT</dfn> = {</td></tr>
<tr><th id="128">128</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="129">129</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="130">130</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"sun4m_iommu_mem_readl"</q>,</td></tr>
<tr><th id="131">131</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#69" title="1" data-ref="_M/TRACE_SUN4M_IOMMU_MEM_READL_ENABLED">TRACE_SUN4M_IOMMU_MEM_READL_ENABLED</a>,</td></tr>
<tr><th id="132">132</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SUN4M_IOMMU_MEM_READL_DSTATE" title='_TRACE_SUN4M_IOMMU_MEM_READL_DSTATE' data-ref="_TRACE_SUN4M_IOMMU_MEM_READL_DSTATE">_TRACE_SUN4M_IOMMU_MEM_READL_DSTATE</a> </td></tr>
<tr><th id="133">133</th><td>};</td></tr>
<tr><th id="134">134</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SUN4M_IOMMU_MEM_WRITEL_EVENT" title='_TRACE_SUN4M_IOMMU_MEM_WRITEL_EVENT' data-ref="_TRACE_SUN4M_IOMMU_MEM_WRITEL_EVENT">_TRACE_SUN4M_IOMMU_MEM_WRITEL_EVENT</dfn> = {</td></tr>
<tr><th id="135">135</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="136">136</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="137">137</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"sun4m_iommu_mem_writel"</q>,</td></tr>
<tr><th id="138">138</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#70" title="1" data-ref="_M/TRACE_SUN4M_IOMMU_MEM_WRITEL_ENABLED">TRACE_SUN4M_IOMMU_MEM_WRITEL_ENABLED</a>,</td></tr>
<tr><th id="139">139</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SUN4M_IOMMU_MEM_WRITEL_DSTATE" title='_TRACE_SUN4M_IOMMU_MEM_WRITEL_DSTATE' data-ref="_TRACE_SUN4M_IOMMU_MEM_WRITEL_DSTATE">_TRACE_SUN4M_IOMMU_MEM_WRITEL_DSTATE</a> </td></tr>
<tr><th id="140">140</th><td>};</td></tr>
<tr><th id="141">141</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SUN4M_IOMMU_MEM_WRITEL_CTRL_EVENT" title='_TRACE_SUN4M_IOMMU_MEM_WRITEL_CTRL_EVENT' data-ref="_TRACE_SUN4M_IOMMU_MEM_WRITEL_CTRL_EVENT">_TRACE_SUN4M_IOMMU_MEM_WRITEL_CTRL_EVENT</dfn> = {</td></tr>
<tr><th id="142">142</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="143">143</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="144">144</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"sun4m_iommu_mem_writel_ctrl"</q>,</td></tr>
<tr><th id="145">145</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#71" title="1" data-ref="_M/TRACE_SUN4M_IOMMU_MEM_WRITEL_CTRL_ENABLED">TRACE_SUN4M_IOMMU_MEM_WRITEL_CTRL_ENABLED</a>,</td></tr>
<tr><th id="146">146</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SUN4M_IOMMU_MEM_WRITEL_CTRL_DSTATE" title='_TRACE_SUN4M_IOMMU_MEM_WRITEL_CTRL_DSTATE' data-ref="_TRACE_SUN4M_IOMMU_MEM_WRITEL_CTRL_DSTATE">_TRACE_SUN4M_IOMMU_MEM_WRITEL_CTRL_DSTATE</a> </td></tr>
<tr><th id="147">147</th><td>};</td></tr>
<tr><th id="148">148</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SUN4M_IOMMU_MEM_WRITEL_TLBFLUSH_EVENT" title='_TRACE_SUN4M_IOMMU_MEM_WRITEL_TLBFLUSH_EVENT' data-ref="_TRACE_SUN4M_IOMMU_MEM_WRITEL_TLBFLUSH_EVENT">_TRACE_SUN4M_IOMMU_MEM_WRITEL_TLBFLUSH_EVENT</dfn> = {</td></tr>
<tr><th id="149">149</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="150">150</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="151">151</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"sun4m_iommu_mem_writel_tlbflush"</q>,</td></tr>
<tr><th id="152">152</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#72" title="1" data-ref="_M/TRACE_SUN4M_IOMMU_MEM_WRITEL_TLBFLUSH_ENABLED">TRACE_SUN4M_IOMMU_MEM_WRITEL_TLBFLUSH_ENABLED</a>,</td></tr>
<tr><th id="153">153</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SUN4M_IOMMU_MEM_WRITEL_TLBFLUSH_DSTATE" title='_TRACE_SUN4M_IOMMU_MEM_WRITEL_TLBFLUSH_DSTATE' data-ref="_TRACE_SUN4M_IOMMU_MEM_WRITEL_TLBFLUSH_DSTATE">_TRACE_SUN4M_IOMMU_MEM_WRITEL_TLBFLUSH_DSTATE</a> </td></tr>
<tr><th id="154">154</th><td>};</td></tr>
<tr><th id="155">155</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SUN4M_IOMMU_MEM_WRITEL_PGFLUSH_EVENT" title='_TRACE_SUN4M_IOMMU_MEM_WRITEL_PGFLUSH_EVENT' data-ref="_TRACE_SUN4M_IOMMU_MEM_WRITEL_PGFLUSH_EVENT">_TRACE_SUN4M_IOMMU_MEM_WRITEL_PGFLUSH_EVENT</dfn> = {</td></tr>
<tr><th id="156">156</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="157">157</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="158">158</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"sun4m_iommu_mem_writel_pgflush"</q>,</td></tr>
<tr><th id="159">159</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#73" title="1" data-ref="_M/TRACE_SUN4M_IOMMU_MEM_WRITEL_PGFLUSH_ENABLED">TRACE_SUN4M_IOMMU_MEM_WRITEL_PGFLUSH_ENABLED</a>,</td></tr>
<tr><th id="160">160</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SUN4M_IOMMU_MEM_WRITEL_PGFLUSH_DSTATE" title='_TRACE_SUN4M_IOMMU_MEM_WRITEL_PGFLUSH_DSTATE' data-ref="_TRACE_SUN4M_IOMMU_MEM_WRITEL_PGFLUSH_DSTATE">_TRACE_SUN4M_IOMMU_MEM_WRITEL_PGFLUSH_DSTATE</a> </td></tr>
<tr><th id="161">161</th><td>};</td></tr>
<tr><th id="162">162</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SUN4M_IOMMU_PAGE_GET_FLAGS_EVENT" title='_TRACE_SUN4M_IOMMU_PAGE_GET_FLAGS_EVENT' data-ref="_TRACE_SUN4M_IOMMU_PAGE_GET_FLAGS_EVENT">_TRACE_SUN4M_IOMMU_PAGE_GET_FLAGS_EVENT</dfn> = {</td></tr>
<tr><th id="163">163</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="164">164</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="165">165</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"sun4m_iommu_page_get_flags"</q>,</td></tr>
<tr><th id="166">166</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#74" title="1" data-ref="_M/TRACE_SUN4M_IOMMU_PAGE_GET_FLAGS_ENABLED">TRACE_SUN4M_IOMMU_PAGE_GET_FLAGS_ENABLED</a>,</td></tr>
<tr><th id="167">167</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SUN4M_IOMMU_PAGE_GET_FLAGS_DSTATE" title='_TRACE_SUN4M_IOMMU_PAGE_GET_FLAGS_DSTATE' data-ref="_TRACE_SUN4M_IOMMU_PAGE_GET_FLAGS_DSTATE">_TRACE_SUN4M_IOMMU_PAGE_GET_FLAGS_DSTATE</a> </td></tr>
<tr><th id="168">168</th><td>};</td></tr>
<tr><th id="169">169</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SUN4M_IOMMU_TRANSLATE_PA_EVENT" title='_TRACE_SUN4M_IOMMU_TRANSLATE_PA_EVENT' data-ref="_TRACE_SUN4M_IOMMU_TRANSLATE_PA_EVENT">_TRACE_SUN4M_IOMMU_TRANSLATE_PA_EVENT</dfn> = {</td></tr>
<tr><th id="170">170</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="171">171</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="172">172</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"sun4m_iommu_translate_pa"</q>,</td></tr>
<tr><th id="173">173</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#75" title="1" data-ref="_M/TRACE_SUN4M_IOMMU_TRANSLATE_PA_ENABLED">TRACE_SUN4M_IOMMU_TRANSLATE_PA_ENABLED</a>,</td></tr>
<tr><th id="174">174</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SUN4M_IOMMU_TRANSLATE_PA_DSTATE" title='_TRACE_SUN4M_IOMMU_TRANSLATE_PA_DSTATE' data-ref="_TRACE_SUN4M_IOMMU_TRANSLATE_PA_DSTATE">_TRACE_SUN4M_IOMMU_TRANSLATE_PA_DSTATE</a> </td></tr>
<tr><th id="175">175</th><td>};</td></tr>
<tr><th id="176">176</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SUN4M_IOMMU_BAD_ADDR_EVENT" title='_TRACE_SUN4M_IOMMU_BAD_ADDR_EVENT' data-ref="_TRACE_SUN4M_IOMMU_BAD_ADDR_EVENT">_TRACE_SUN4M_IOMMU_BAD_ADDR_EVENT</dfn> = {</td></tr>
<tr><th id="177">177</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="178">178</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="179">179</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"sun4m_iommu_bad_addr"</q>,</td></tr>
<tr><th id="180">180</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#76" title="1" data-ref="_M/TRACE_SUN4M_IOMMU_BAD_ADDR_ENABLED">TRACE_SUN4M_IOMMU_BAD_ADDR_ENABLED</a>,</td></tr>
<tr><th id="181">181</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SUN4M_IOMMU_BAD_ADDR_DSTATE" title='_TRACE_SUN4M_IOMMU_BAD_ADDR_DSTATE' data-ref="_TRACE_SUN4M_IOMMU_BAD_ADDR_DSTATE">_TRACE_SUN4M_IOMMU_BAD_ADDR_DSTATE</a> </td></tr>
<tr><th id="182">182</th><td>};</td></tr>
<tr><th id="183">183</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_I8257_UNREGISTERED_DMA_EVENT" title='_TRACE_I8257_UNREGISTERED_DMA_EVENT' data-ref="_TRACE_I8257_UNREGISTERED_DMA_EVENT">_TRACE_I8257_UNREGISTERED_DMA_EVENT</dfn> = {</td></tr>
<tr><th id="184">184</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="185">185</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="186">186</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"i8257_unregistered_dma"</q>,</td></tr>
<tr><th id="187">187</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#77" title="1" data-ref="_M/TRACE_I8257_UNREGISTERED_DMA_ENABLED">TRACE_I8257_UNREGISTERED_DMA_ENABLED</a>,</td></tr>
<tr><th id="188">188</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_I8257_UNREGISTERED_DMA_DSTATE" title='_TRACE_I8257_UNREGISTERED_DMA_DSTATE' data-ref="_TRACE_I8257_UNREGISTERED_DMA_DSTATE">_TRACE_I8257_UNREGISTERED_DMA_DSTATE</a> </td></tr>
<tr><th id="189">189</th><td>};</td></tr>
<tr><th id="190">190</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> *<dfn class="decl def" id="hw_dma_trace_events" title='hw_dma_trace_events' data-ref="hw_dma_trace_events">hw_dma_trace_events</dfn>[] = {</td></tr>
<tr><th id="191">191</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_JAZZIO_READ_EVENT" title='_TRACE_JAZZIO_READ_EVENT' data-ref="_TRACE_JAZZIO_READ_EVENT">_TRACE_JAZZIO_READ_EVENT</a>,</td></tr>
<tr><th id="192">192</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_JAZZIO_WRITE_EVENT" title='_TRACE_JAZZIO_WRITE_EVENT' data-ref="_TRACE_JAZZIO_WRITE_EVENT">_TRACE_JAZZIO_WRITE_EVENT</a>,</td></tr>
<tr><th id="193">193</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_RC4030_READ_EVENT" title='_TRACE_RC4030_READ_EVENT' data-ref="_TRACE_RC4030_READ_EVENT">_TRACE_RC4030_READ_EVENT</a>,</td></tr>
<tr><th id="194">194</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_RC4030_WRITE_EVENT" title='_TRACE_RC4030_WRITE_EVENT' data-ref="_TRACE_RC4030_WRITE_EVENT">_TRACE_RC4030_WRITE_EVENT</a>,</td></tr>
<tr><th id="195">195</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_LEDMA_MEMORY_READ_EVENT" title='_TRACE_LEDMA_MEMORY_READ_EVENT' data-ref="_TRACE_LEDMA_MEMORY_READ_EVENT">_TRACE_LEDMA_MEMORY_READ_EVENT</a>,</td></tr>
<tr><th id="196">196</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_LEDMA_MEMORY_WRITE_EVENT" title='_TRACE_LEDMA_MEMORY_WRITE_EVENT' data-ref="_TRACE_LEDMA_MEMORY_WRITE_EVENT">_TRACE_LEDMA_MEMORY_WRITE_EVENT</a>,</td></tr>
<tr><th id="197">197</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SPARC32_DMA_SET_IRQ_RAISE_EVENT" title='_TRACE_SPARC32_DMA_SET_IRQ_RAISE_EVENT' data-ref="_TRACE_SPARC32_DMA_SET_IRQ_RAISE_EVENT">_TRACE_SPARC32_DMA_SET_IRQ_RAISE_EVENT</a>,</td></tr>
<tr><th id="198">198</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SPARC32_DMA_SET_IRQ_LOWER_EVENT" title='_TRACE_SPARC32_DMA_SET_IRQ_LOWER_EVENT' data-ref="_TRACE_SPARC32_DMA_SET_IRQ_LOWER_EVENT">_TRACE_SPARC32_DMA_SET_IRQ_LOWER_EVENT</a>,</td></tr>
<tr><th id="199">199</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_ESPDMA_MEMORY_READ_EVENT" title='_TRACE_ESPDMA_MEMORY_READ_EVENT' data-ref="_TRACE_ESPDMA_MEMORY_READ_EVENT">_TRACE_ESPDMA_MEMORY_READ_EVENT</a>,</td></tr>
<tr><th id="200">200</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_ESPDMA_MEMORY_WRITE_EVENT" title='_TRACE_ESPDMA_MEMORY_WRITE_EVENT' data-ref="_TRACE_ESPDMA_MEMORY_WRITE_EVENT">_TRACE_ESPDMA_MEMORY_WRITE_EVENT</a>,</td></tr>
<tr><th id="201">201</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SPARC32_DMA_MEM_READL_EVENT" title='_TRACE_SPARC32_DMA_MEM_READL_EVENT' data-ref="_TRACE_SPARC32_DMA_MEM_READL_EVENT">_TRACE_SPARC32_DMA_MEM_READL_EVENT</a>,</td></tr>
<tr><th id="202">202</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SPARC32_DMA_MEM_WRITEL_EVENT" title='_TRACE_SPARC32_DMA_MEM_WRITEL_EVENT' data-ref="_TRACE_SPARC32_DMA_MEM_WRITEL_EVENT">_TRACE_SPARC32_DMA_MEM_WRITEL_EVENT</a>,</td></tr>
<tr><th id="203">203</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SPARC32_DMA_ENABLE_RAISE_EVENT" title='_TRACE_SPARC32_DMA_ENABLE_RAISE_EVENT' data-ref="_TRACE_SPARC32_DMA_ENABLE_RAISE_EVENT">_TRACE_SPARC32_DMA_ENABLE_RAISE_EVENT</a>,</td></tr>
<tr><th id="204">204</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SPARC32_DMA_ENABLE_LOWER_EVENT" title='_TRACE_SPARC32_DMA_ENABLE_LOWER_EVENT' data-ref="_TRACE_SPARC32_DMA_ENABLE_LOWER_EVENT">_TRACE_SPARC32_DMA_ENABLE_LOWER_EVENT</a>,</td></tr>
<tr><th id="205">205</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SUN4M_IOMMU_MEM_READL_EVENT" title='_TRACE_SUN4M_IOMMU_MEM_READL_EVENT' data-ref="_TRACE_SUN4M_IOMMU_MEM_READL_EVENT">_TRACE_SUN4M_IOMMU_MEM_READL_EVENT</a>,</td></tr>
<tr><th id="206">206</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SUN4M_IOMMU_MEM_WRITEL_EVENT" title='_TRACE_SUN4M_IOMMU_MEM_WRITEL_EVENT' data-ref="_TRACE_SUN4M_IOMMU_MEM_WRITEL_EVENT">_TRACE_SUN4M_IOMMU_MEM_WRITEL_EVENT</a>,</td></tr>
<tr><th id="207">207</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SUN4M_IOMMU_MEM_WRITEL_CTRL_EVENT" title='_TRACE_SUN4M_IOMMU_MEM_WRITEL_CTRL_EVENT' data-ref="_TRACE_SUN4M_IOMMU_MEM_WRITEL_CTRL_EVENT">_TRACE_SUN4M_IOMMU_MEM_WRITEL_CTRL_EVENT</a>,</td></tr>
<tr><th id="208">208</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SUN4M_IOMMU_MEM_WRITEL_TLBFLUSH_EVENT" title='_TRACE_SUN4M_IOMMU_MEM_WRITEL_TLBFLUSH_EVENT' data-ref="_TRACE_SUN4M_IOMMU_MEM_WRITEL_TLBFLUSH_EVENT">_TRACE_SUN4M_IOMMU_MEM_WRITEL_TLBFLUSH_EVENT</a>,</td></tr>
<tr><th id="209">209</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SUN4M_IOMMU_MEM_WRITEL_PGFLUSH_EVENT" title='_TRACE_SUN4M_IOMMU_MEM_WRITEL_PGFLUSH_EVENT' data-ref="_TRACE_SUN4M_IOMMU_MEM_WRITEL_PGFLUSH_EVENT">_TRACE_SUN4M_IOMMU_MEM_WRITEL_PGFLUSH_EVENT</a>,</td></tr>
<tr><th id="210">210</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SUN4M_IOMMU_PAGE_GET_FLAGS_EVENT" title='_TRACE_SUN4M_IOMMU_PAGE_GET_FLAGS_EVENT' data-ref="_TRACE_SUN4M_IOMMU_PAGE_GET_FLAGS_EVENT">_TRACE_SUN4M_IOMMU_PAGE_GET_FLAGS_EVENT</a>,</td></tr>
<tr><th id="211">211</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SUN4M_IOMMU_TRANSLATE_PA_EVENT" title='_TRACE_SUN4M_IOMMU_TRANSLATE_PA_EVENT' data-ref="_TRACE_SUN4M_IOMMU_TRANSLATE_PA_EVENT">_TRACE_SUN4M_IOMMU_TRANSLATE_PA_EVENT</a>,</td></tr>
<tr><th id="212">212</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SUN4M_IOMMU_BAD_ADDR_EVENT" title='_TRACE_SUN4M_IOMMU_BAD_ADDR_EVENT' data-ref="_TRACE_SUN4M_IOMMU_BAD_ADDR_EVENT">_TRACE_SUN4M_IOMMU_BAD_ADDR_EVENT</a>,</td></tr>
<tr><th id="213">213</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_I8257_UNREGISTERED_DMA_EVENT" title='_TRACE_I8257_UNREGISTERED_DMA_EVENT' data-ref="_TRACE_I8257_UNREGISTERED_DMA_EVENT">_TRACE_I8257_UNREGISTERED_DMA_EVENT</a>,</td></tr>
<tr><th id="214">214</th><td>  <span class="macro" title="((void*)0)" data-ref="_M/NULL">NULL</span>,</td></tr>
<tr><th id="215">215</th><td>};</td></tr>
<tr><th id="216">216</th><td></td></tr>
<tr><th id="217">217</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="trace_hw_dma_register_events" title='trace_hw_dma_register_events' data-type='void trace_hw_dma_register_events()' data-ref="trace_hw_dma_register_events">trace_hw_dma_register_events</dfn>(<em>void</em>)</td></tr>
<tr><th id="218">218</th><td>{</td></tr>
<tr><th id="219">219</th><td>    <a class="ref" href="../../trace/control-internal.h.html#trace_event_register_group" title='trace_event_register_group' data-ref="trace_event_register_group">trace_event_register_group</a>(<a class="ref" href="#hw_dma_trace_events" title='hw_dma_trace_events' data-ref="hw_dma_trace_events">hw_dma_trace_events</a>);</td></tr>
<tr><th id="220">220</th><td>}</td></tr>
<tr><th id="221">221</th><td><a class="macro" href="../../include/qemu/module.h.html#53" title="static void __attribute__((constructor)) do_qemu_init_trace_hw_dma_register_events(void) { register_module_init(trace_hw_dma_register_events, MODULE_INIT_TRACE); }" data-ref="_M/trace_init">trace_init</a>(<a class="tu ref" href="#trace_hw_dma_register_events" title='trace_hw_dma_register_events' data-use='r' data-ref="trace_hw_dma_register_events">trace_hw_dma_register_events</a>)</td></tr>
<tr><th id="222">222</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2017-Aug-28</em> from project codebrowser revision <em>v2.10.0-rc0-7-g6be37cc</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
