// Seed: 1181496942
module module_0 #(
    parameter id_4 = 32'd29
) (
    id_1
);
  input wire id_1;
  wire id_2;
  assign id_2 = id_1;
  logic [1 : -1] id_3;
  parameter id_4 = 1 == 1 ^ 1;
  assign id_3[id_4 : 1] = -1;
  tri1 id_5[id_4 : -1 'b0], id_6;
  wire id_7;
  assign id_5 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  module_0 modCall_1 (id_3);
  inout wire id_1;
  wire id_7;
endmodule
