// Seed: 912130651
module module_0 (
    output tri   id_0,
    input  uwire id_1,
    input  uwire id_2,
    input  wand  id_3
);
  assign id_0 = ~id_1;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    output wor id_2,
    output logic id_3,
    output supply0 id_4,
    output supply1 id_5,
    input logic id_6,
    output wand id_7,
    output tri1 id_8,
    input tri id_9
);
  always id_3 = @((id_6)) 1'b0 + 1;
  logic [7:0] id_11;
  wire id_12 = id_11[1];
  wire id_13, id_14, id_15, id_16, id_17, id_18;
  module_0(
      id_4, id_9, id_0, id_9
  );
endmodule
