<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>ADXL362Control_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>RESET</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>RESET</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RESET.POLARITY">ACTIVE_LOW</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.RESET.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_veriloginstantiationtemplate</spirit:name>
        <spirit:displayName>Verilog Instantiation Template</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.template</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_veriloginstantiationtemplate_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Dec 06 06:28:58 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:b3718ab7</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>ADXL362Ctrl</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Dec 06 06:29:00 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:b3718ab7</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:b3718ab7</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesiswrapper</spirit:name>
        <spirit:displayName>VHDL Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>ADXL362Control_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Dec 06 06:29:00 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:b3718ab7</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>ADXL362Ctrl</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Dec 06 06:29:00 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:77da3116</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsimulationwrapper</spirit:name>
        <spirit:displayName>VHDL Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>ADXL362Control_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Dec 06 06:29:00 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:77da3116</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Dec 06 06:29:00 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:b3718ab7</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Dec 06 06:29:50 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:b3718ab7</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>SYSCLK</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>RESET</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ACCEL_X</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ACCEL_Y</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ACCEL_Z</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ACCEL_TMP</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Data_Ready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SCLK</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>MOSI</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>MISO</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SS</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>SYSCLK_FREQUENCY_HZ</spirit:name>
        <spirit:displayName>Sysclk Frequency Hz</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.SYSCLK_FREQUENCY_HZ">108000000</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>SCLK_FREQUENCY_HZ</spirit:name>
        <spirit:displayName>Sclk Frequency Hz</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.SCLK_FREQUENCY_HZ">1000000</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>NUM_READS_AVG</spirit:name>
        <spirit:displayName>Num Reads Avg</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.NUM_READS_AVG">16</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>UPDATE_FREQUENCY_HZ</spirit:name>
        <spirit:displayName>Update Frequency Hz</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.UPDATE_FREQUENCY_HZ">1000</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_veriloginstantiationtemplate_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>ADXL362Control_0.vho</spirit:name>
        <spirit:userFileType>vhdlTemplate</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ADXL362Control_0.veo</spirit:name>
        <spirit:userFileType>verilogTemplate</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/SPI_IF.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ADXL362Ctrl.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/ADXL362Control_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/SPI_IF.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ADXL362Ctrl.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/ADXL362Control_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/ADXL362Control_v1_0/data/ADXL362Control.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/ADXL362Control_v1_0/data/ADXL362Control.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/ADXL362Control_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/ADXL362Control_v1_0/src/ADXL362Control.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/ADXL362Control_v1_0/src/ADXL362Control.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/ADXL362Control_v1_0/src/ADXL362Control_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>ADXL362Control_0.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ADXL362Control_0_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ADXL362Control_0_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ADXL362Control_0_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ADXL362Control_0_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">ADXL362Control_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>SYSCLK_FREQUENCY_HZ</spirit:name>
      <spirit:displayName>Sysclk Frequency Hz</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.SYSCLK_FREQUENCY_HZ">108000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>SCLK_FREQUENCY_HZ</spirit:name>
      <spirit:displayName>Sclk Frequency Hz</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.SCLK_FREQUENCY_HZ">1000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>NUM_READS_AVG</spirit:name>
      <spirit:displayName>Num Reads Avg</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.NUM_READS_AVG">16</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>UPDATE_FREQUENCY_HZ</spirit:name>
      <spirit:displayName>Update Frequency Hz</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.UPDATE_FREQUENCY_HZ">1000</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>ADXL362Control</xilinx:displayName>
      <xilinx:coreRevision>4</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75a1257_ARCHIVE_LOCATION">c:/Users/14832/Documents/study/CS/moshu/labs/lab10/balance/ip_repo/ADXL362Control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@264134c4_ARCHIVE_LOCATION">c:/Users/14832/Documents/study/CS/moshu/labs/lab10/balance/ip_repo/ADXL362Control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7db4fc35_ARCHIVE_LOCATION">c:/Users/14832/Documents/study/CS/moshu/labs/lab10/balance/ip_repo/ADXL362Control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70fbdb95_ARCHIVE_LOCATION">c:/Users/14832/Documents/study/CS/moshu/labs/lab10/balance/ip_repo/ADXL362Control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@194872c1_ARCHIVE_LOCATION">c:/Users/14832/Documents/study/CS/moshu/labs/lab10/balance/ip_repo/ADXL362Control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@642fb90d_ARCHIVE_LOCATION">c:/Users/14832/Documents/study/CS/moshu/labs/lab10/balance/ip_repo/ADXL362Control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a3fed5e_ARCHIVE_LOCATION">c:/Users/14832/Documents/study/CS/moshu/labs/lab10/balance/ip_repo/ADXL362Control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fbb9ee7_ARCHIVE_LOCATION">c:/Users/14832/Documents/study/CS/moshu/labs/lab10/balance/ip_repo/ADXL362Control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f70b402_ARCHIVE_LOCATION">c:/Users/14832/Documents/study/CS/moshu/labs/lab10/balance/ip_repo/ADXL362Control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f77d23d_ARCHIVE_LOCATION">c:/Users/14832/Documents/study/CS/moshu/labs/lab10/balance/ip_repo/ADXL362Control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cc24a83_ARCHIVE_LOCATION">c:/Users/14832/Documents/study/CS/moshu/labs/lab10/balance/ip_repo/ADXL362Control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c414bcc_ARCHIVE_LOCATION">c:/Users/14832/Documents/study/CS/moshu/labs/lab10/balance/ip_repo/ADXL362Control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70a8af10_ARCHIVE_LOCATION">c:/Users/14832/Documents/study/CS/moshu/labs/lab10/balance/ip_repo/ADXL362Control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35949f85_ARCHIVE_LOCATION">c:/Users/14832/Documents/study/CS/moshu/labs/lab10/balance/ip_repo/ADXL362Control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d3eaec_ARCHIVE_LOCATION">c:/Users/14832/Documents/study/CS/moshu/labs/lab10/balance/ip_repo/ADXL362Control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64c8d8b6_ARCHIVE_LOCATION">c:/Users/14832/Documents/study/CS/moshu/labs/lab10/balance/ip_repo/ADXL362Control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b3e9254_ARCHIVE_LOCATION">c:/Users/14832/Documents/study/CS/moshu/labs/lab10/balance/ip_repo/ADXL362Control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@426d3c6f_ARCHIVE_LOCATION">c:/Users/14832/Documents/study/CS/moshu/labs/lab10/balance/ip_repo/ADXL362Control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ef1d927_ARCHIVE_LOCATION">c:/Users/14832/Documents/study/CS/moshu/labs/lab10/balance/ip_repo/ADXL362Control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@272217f4_ARCHIVE_LOCATION">c:/Users/14832/Documents/study/CS/moshu/labs/lab10/balance/ip_repo/ADXL362Control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3194f66b_ARCHIVE_LOCATION">c:/Users/14832/Documents/study/CS/moshu/labs/lab10/balance/ip_repo/ADXL362Control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ed5d5d_ARCHIVE_LOCATION">c:/Users/14832/Documents/study/CS/moshu/labs/lab10/balance/ip_repo/ADXL362Control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c067b0d_ARCHIVE_LOCATION">c:/Users/14832/Documents/study/CS/moshu/labs/lab10/balance/ip_repo/ADXL362Control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@123a7994_ARCHIVE_LOCATION">c:/Users/14832/Documents/study/CS/moshu/labs/lab10/balance/ip_repo/ADXL362Control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@540d6388_ARCHIVE_LOCATION">c:/Users/14832/Documents/study/CS/moshu/labs/lab10/balance/ip_repo/ADXL362Control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63ae800c_ARCHIVE_LOCATION">c:/Users/14832/Documents/study/CS/moshu/labs/lab10/balance/ip_repo/ADXL362Control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5320a885_ARCHIVE_LOCATION">c:/Users/14832/Documents/study/CS/moshu/labs/lab10/balance/ip_repo/ADXL362Control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20c5e7f0_ARCHIVE_LOCATION">c:/Users/14832/Documents/study/CS/moshu/labs/lab10/balance/ip_repo/ADXL362Control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@296cd0ee_ARCHIVE_LOCATION">c:/Users/14832/Documents/study/CS/moshu/labs/lab10/balance/ip_repo/ADXL362Control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b79d9ff_ARCHIVE_LOCATION">c:/Users/14832/Documents/study/CS/moshu/labs/lab10/balance/ip_repo/ADXL362Control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39ddfefd_ARCHIVE_LOCATION">c:/Users/14832/Documents/study/CS/moshu/labs/lab10/balance/ip_repo/ADXL362Control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77737d26_ARCHIVE_LOCATION">c:/Users/14832/Documents/study/CS/moshu/labs/lab10/balance/ip_repo/ADXL362Control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e2e5cbb_ARCHIVE_LOCATION">c:/Users/14832/Documents/study/CS/moshu/labs/lab10/balance/ip_repo/ADXL362Control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60c66b8a_ARCHIVE_LOCATION">c:/Users/14832/Documents/study/CS/moshu/labs/lab10/balance/ip_repo/ADXL362Control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1204496d_ARCHIVE_LOCATION">c:/Users/14832/Documents/study/CS/moshu/labs/lab10/balance/ip_repo/ADXL362Control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75980a69_ARCHIVE_LOCATION">c:/Users/14832/Documents/study/CS/moshu/labs/lab10/balance/ip_repo/ADXL362Control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f54313c_ARCHIVE_LOCATION">c:/Users/14832/Documents/study/CS/moshu/labs/lab10/balance/ip_repo/ADXL362Control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@155e6037_ARCHIVE_LOCATION">c:/Users/14832/Documents/study/CS/moshu/labs/lab10/balance/ip_repo/ADXL362Control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3182e551_ARCHIVE_LOCATION">c:/Users/14832/Documents/study/CS/moshu/labs/lab10/balance/ip_repo/ADXL362Control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1028d816_ARCHIVE_LOCATION">c:/Users/14832/Documents/study/CS/moshu/labs/lab10/balance/ip_repo/ADXL362Control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63b30ac8_ARCHIVE_LOCATION">c:/Users/14832/Documents/study/CS/moshu/labs/lab10/balance/ip_repo/ADXL362Control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53541c29_ARCHIVE_LOCATION">c:/Users/14832/Documents/study/CS/moshu/labs/lab10/balance/ip_repo/ADXL362Control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fecf1b7_ARCHIVE_LOCATION">c:/Users/14832/Documents/study/CS/moshu/labs/lab10/balance/ip_repo/ADXL362Control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2aea404_ARCHIVE_LOCATION">c:/Users/14832/Documents/study/CS/moshu/labs/lab10/balance/ip_repo/ADXL362Control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7077febe_ARCHIVE_LOCATION">c:/Users/14832/Documents/study/CS/moshu/labs/lab10/balance/ip_repo/ADXL362Control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@764d707f_ARCHIVE_LOCATION">c:/Users/14832/Documents/study/CS/moshu/labs/lab10/balance/ip_repo/ADXL362Control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@df729dd_ARCHIVE_LOCATION">c:/Users/14832/Documents/study/CS/moshu/labs/lab10/balance/ip_repo/ADXL362Control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b809368_ARCHIVE_LOCATION">c:/Users/14832/Documents/study/CS/moshu/labs/lab10/balance/ip_repo/ADXL362Control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1151209f_ARCHIVE_LOCATION">c:/Users/14832/Documents/study/CS/moshu/labs/lab10/balance/ip_repo/ADXL362Control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6650824f_ARCHIVE_LOCATION">c:/Users/14832/Documents/study/CS/moshu/labs/lab10/balance/ip_repo/ADXL362Control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@80e4ee5_ARCHIVE_LOCATION">c:/Users/14832/Documents/study/CS/moshu/labs/lab10/balance/ip_repo/ADXL362Control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75e4c1bc_ARCHIVE_LOCATION">c:/Users/14832/Documents/study/CS/moshu/labs/lab10/balance/ip_repo/ADXL362Control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@256d3e2c_ARCHIVE_LOCATION">c:/Users/14832/Documents/study/CS/moshu/labs/lab10/balance/ip_repo/ADXL362Control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20262f60_ARCHIVE_LOCATION">c:/Users/14832/Documents/study/CS/moshu/labs/lab10/balance/ip_repo/ADXL362Control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31a0331c_ARCHIVE_LOCATION">c:/Users/14832/Documents/study/CS/moshu/labs/lab10/balance/ip_repo/ADXL362Control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ef3e47a_ARCHIVE_LOCATION">c:/Users/14832/Documents/study/CS/moshu/labs/lab10/balance/ip_repo/ADXL362Control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62582f50_ARCHIVE_LOCATION">c:/Users/14832/Documents/study/CS/moshu/labs/lab10/balance/ip_repo/ADXL362Control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6548e79e_ARCHIVE_LOCATION">c:/Users/14832/Documents/study/CS/moshu/labs/lab10/balance/ip_repo/ADXL362Control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59b0219b_ARCHIVE_LOCATION">c:/Users/14832/Documents/study/CS/moshu/labs/lab10/balance/ip_repo/ADXL362Control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@430a83_ARCHIVE_LOCATION">c:/Users/14832/Documents/study/CS/moshu/labs/lab10/balance/ip_repo/ADXL362Control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5973a116_ARCHIVE_LOCATION">c:/Users/14832/Documents/study/CS/moshu/labs/lab10/balance/ip_repo/ADXL362Control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@411d5120_ARCHIVE_LOCATION">c:/Users/14832/Documents/study/CS/moshu/labs/lab10/balance/ip_repo/ADXL362Control_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="dd34b96f"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="d1d12279"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="c2194884"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="0ec878ca"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="8a7bd2db"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
