// Seed: 1749019452
module module_0;
  wire id_1;
  wire id_2;
  wire id_4;
  assign module_1.id_9 = 0;
  wire id_5;
endmodule
module module_1 (
    output tri id_0,
    output supply1 id_1,
    input tri0 id_2,
    input wor id_3,
    output supply0 id_4,
    input tri0 id_5,
    input tri0 id_6,
    output tri0 id_7,
    input wor id_8,
    input tri1 id_9,
    output supply0 id_10,
    output tri0 id_11
);
  wand id_13 = id_5;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output wor  id_0,
    input  wire id_1,
    input  tri0 id_2,
    output wire id_3,
    input  tri0 id_4,
    output tri1 id_5,
    input  wor  id_6
);
  wire id_8, id_9, id_10, id_11;
  tri1 id_12;
  assign id_0  = 1;
  assign id_10 = id_1;
  assign id_12 = id_4;
  assign id_10 = 1;
  module_0 modCall_1 ();
endmodule
