{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Full Version " "Info: Version 11.0 Build 157 04/27/2011 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 28 11:17:22 2011 " "Info: Processing started: Wed Sep 28 11:17:22 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab04 -c DE2_Board_top_level " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab04 -c DE2_Board_top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/nios_qsys.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/nios_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys " "Info: Found entity 1: nios_qsys" {  } { { "nios_qsys/synthesis/nios_qsys.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/nios_qsys.v" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v 24 24 " "Info: Found 24 design units, including 24 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_cpu_nios_ic_data_module " "Info: Found entity 1: nios_qsys_cpu_nios_ic_data_module" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 nios_qsys_cpu_nios_ic_tag_module " "Info: Found entity 2: nios_qsys_cpu_nios_ic_tag_module" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 86 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 nios_qsys_cpu_nios_register_bank_a_module " "Info: Found entity 3: nios_qsys_cpu_nios_register_bank_a_module" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 152 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 nios_qsys_cpu_nios_register_bank_b_module " "Info: Found entity 4: nios_qsys_cpu_nios_register_bank_b_module" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 218 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 nios_qsys_cpu_nios_nios2_oci_debug " "Info: Found entity 5: nios_qsys_cpu_nios_nios2_oci_debug" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 284 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 nios_qsys_cpu_nios_ociram_lpm_dram_bdp_component_module " "Info: Found entity 6: nios_qsys_cpu_nios_ociram_lpm_dram_bdp_component_module" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 412 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 nios_qsys_cpu_nios_nios2_ocimem " "Info: Found entity 7: nios_qsys_cpu_nios_nios2_ocimem" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 505 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 nios_qsys_cpu_nios_nios2_avalon_reg " "Info: Found entity 8: nios_qsys_cpu_nios_nios2_avalon_reg" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 651 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 nios_qsys_cpu_nios_nios2_oci_break " "Info: Found entity 9: nios_qsys_cpu_nios_nios2_oci_break" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 745 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 nios_qsys_cpu_nios_nios2_oci_xbrk " "Info: Found entity 10: nios_qsys_cpu_nios_nios2_oci_xbrk" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 1039 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 nios_qsys_cpu_nios_nios2_oci_dbrk " "Info: Found entity 11: nios_qsys_cpu_nios_nios2_oci_dbrk" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 1247 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 nios_qsys_cpu_nios_nios2_oci_itrace " "Info: Found entity 12: nios_qsys_cpu_nios_nios2_oci_itrace" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 1435 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 nios_qsys_cpu_nios_nios2_oci_td_mode " "Info: Found entity 13: nios_qsys_cpu_nios_nios2_oci_td_mode" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 1722 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 nios_qsys_cpu_nios_nios2_oci_dtrace " "Info: Found entity 14: nios_qsys_cpu_nios_nios2_oci_dtrace" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 1789 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "15 nios_qsys_cpu_nios_nios2_oci_compute_tm_count " "Info: Found entity 15: nios_qsys_cpu_nios_nios2_oci_compute_tm_count" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 1883 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "16 nios_qsys_cpu_nios_nios2_oci_fifowp_inc " "Info: Found entity 16: nios_qsys_cpu_nios_nios2_oci_fifowp_inc" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 1954 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "17 nios_qsys_cpu_nios_nios2_oci_fifocount_inc " "Info: Found entity 17: nios_qsys_cpu_nios_nios2_oci_fifocount_inc" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 1996 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "18 nios_qsys_cpu_nios_nios2_oci_fifo " "Info: Found entity 18: nios_qsys_cpu_nios_nios2_oci_fifo" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2042 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "19 nios_qsys_cpu_nios_nios2_oci_pib " "Info: Found entity 19: nios_qsys_cpu_nios_nios2_oci_pib" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2547 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "20 nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component_module " "Info: Found entity 20: nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component_module" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2615 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "21 nios_qsys_cpu_nios_nios2_oci_im " "Info: Found entity 21: nios_qsys_cpu_nios_nios2_oci_im" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2704 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "22 nios_qsys_cpu_nios_nios2_performance_monitors " "Info: Found entity 22: nios_qsys_cpu_nios_nios2_performance_monitors" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2841 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "23 nios_qsys_cpu_nios_nios2_oci " "Info: Found entity 23: nios_qsys_cpu_nios_nios2_oci" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2857 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "24 nios_qsys_cpu_nios " "Info: Found entity 24: nios_qsys_cpu_nios" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 3356 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_jtag_debug_module_sysclk.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_cpu_nios_jtag_debug_module_sysclk " "Info: Found entity 1: nios_qsys_cpu_nios_jtag_debug_module_sysclk" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_jtag_debug_module_sysclk.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_jtag_debug_module_tck.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_cpu_nios_jtag_debug_module_tck " "Info: Found entity 1: nios_qsys_cpu_nios_jtag_debug_module_tck" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_jtag_debug_module_tck.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_jtag_debug_module_wrapper.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_cpu_nios_jtag_debug_module_wrapper " "Info: Found entity 1: nios_qsys_cpu_nios_jtag_debug_module_wrapper" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_jtag_debug_module_wrapper.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_mult_cell.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_cpu_nios_mult_cell " "Info: Found entity 1: nios_qsys_cpu_nios_mult_cell" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_mult_cell.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_mult_cell.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_oci_test_bench.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_cpu_nios_oci_test_bench " "Info: Found entity 1: nios_qsys_cpu_nios_oci_test_bench" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_oci_test_bench.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_oci_test_bench.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_test_bench.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_cpu_nios_test_bench " "Info: Found entity 1: nios_qsys_cpu_nios_test_bench" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_test_bench.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_test_bench.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_leds.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_leds " "Info: Found entity 1: nios_qsys_leds" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_leds.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_leds.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_switches.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_switches " "Info: Found entity 1: nios_qsys_switches" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_switches.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_switches.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_sdram_controller.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_sdram_controller_input_efifo_module " "Info: Found entity 1: nios_qsys_sdram_controller_input_efifo_module" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_sdram_controller.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_sdram_controller.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 nios_qsys_sdram_controller " "Info: Found entity 2: nios_qsys_sdram_controller" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_sdram_controller.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_sdram_controller.v" 158 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "nios_qsys_sdram_controller_test_component.v(234) " "Warning (10273): Verilog HDL warning at nios_qsys_sdram_controller_test_component.v(234): extended using \"x\" or \"z\"" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_sdram_controller_test_component.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_sdram_controller_test_component.v" 234 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "nios_qsys_sdram_controller_test_component.v(235) " "Warning (10273): Verilog HDL warning at nios_qsys_sdram_controller_test_component.v(235): extended using \"x\" or \"z\"" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_sdram_controller_test_component.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_sdram_controller_test_component.v" 235 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_sdram_controller_test_component.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_sdram_controller_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_sdram_controller_test_component_ram_module " "Info: Found entity 1: nios_qsys_sdram_controller_test_component_ram_module" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_sdram_controller_test_component.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_sdram_controller_test_component.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 nios_qsys_sdram_controller_test_component " "Info: Found entity 2: nios_qsys_sdram_controller_test_component" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_sdram_controller_test_component.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_sdram_controller_test_component.v" 113 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_jtag_uart_0.v 7 7 " "Info: Found 7 design units, including 7 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_jtag_uart_0_log_module " "Info: Found entity 1: nios_qsys_jtag_uart_0_log_module" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_jtag_uart_0.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_jtag_uart_0.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 nios_qsys_jtag_uart_0_sim_scfifo_w " "Info: Found entity 2: nios_qsys_jtag_uart_0_sim_scfifo_w" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_jtag_uart_0.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_jtag_uart_0.v" 68 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 nios_qsys_jtag_uart_0_scfifo_w " "Info: Found entity 3: nios_qsys_jtag_uart_0_scfifo_w" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_jtag_uart_0.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_jtag_uart_0.v" 126 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 nios_qsys_jtag_uart_0_drom_module " "Info: Found entity 4: nios_qsys_jtag_uart_0_drom_module" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_jtag_uart_0.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_jtag_uart_0.v" 211 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 nios_qsys_jtag_uart_0_sim_scfifo_r " "Info: Found entity 5: nios_qsys_jtag_uart_0_sim_scfifo_r" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_jtag_uart_0.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_jtag_uart_0.v" 365 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 nios_qsys_jtag_uart_0_scfifo_r " "Info: Found entity 6: nios_qsys_jtag_uart_0_scfifo_r" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_jtag_uart_0.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_jtag_uart_0.v" 453 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 nios_qsys_jtag_uart_0 " "Info: Found entity 7: nios_qsys_jtag_uart_0" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_jtag_uart_0.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_jtag_uart_0.v" 540 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "nios_qsys_lcd_display.v(61) " "Warning (10273): Verilog HDL warning at nios_qsys_lcd_display.v(61): extended using \"x\" or \"z\"" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_lcd_display.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_lcd_display.v" 61 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_lcd_display.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_lcd_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_lcd_display " "Info: Found entity 1: nios_qsys_lcd_display" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_lcd_display.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_lcd_display.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Info: Found entity 1: altera_merlin_master_translator" {  } { { "nios_qsys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Info: Found entity 1: altera_merlin_slave_translator" {  } { { "nios_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Info: Found entity 1: altera_merlin_master_agent" {  } { { "nios_qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Info: Found entity 1: altera_merlin_slave_agent" {  } { { "nios_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Info: Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Info: Found entity 1: altera_avalon_sc_fifo" {  } { { "nios_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_DESTID default_destid nios_qsys_addr_router.sv(36) " "Info (10281): Verilog HDL Declaration information at nios_qsys_addr_router.sv(36): object \"DEFAULT_DESTID\" differs only in case from object \"default_destid\" in the same scope" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_addr_router.sv" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_addr_router.sv" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_addr_router.sv 2 2 " "Info: Found 2 design units, including 2 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_addr_router_default_decode " "Info: Found entity 1: nios_qsys_addr_router_default_decode" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_addr_router.sv" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_addr_router.sv" 32 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 nios_qsys_addr_router " "Info: Found entity 2: nios_qsys_addr_router" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_addr_router.sv" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_addr_router.sv" 52 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_DESTID default_destid nios_qsys_addr_router_001.sv(36) " "Info (10281): Verilog HDL Declaration information at nios_qsys_addr_router_001.sv(36): object \"DEFAULT_DESTID\" differs only in case from object \"default_destid\" in the same scope" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_addr_router_001.sv" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_addr_router_001.sv" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_addr_router_001.sv 2 2 " "Info: Found 2 design units, including 2 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_addr_router_001_default_decode " "Info: Found entity 1: nios_qsys_addr_router_001_default_decode" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_addr_router_001.sv" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_addr_router_001.sv" 32 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 nios_qsys_addr_router_001 " "Info: Found entity 2: nios_qsys_addr_router_001" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_addr_router_001.sv" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_addr_router_001.sv" 52 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_DESTID default_destid nios_qsys_id_router.sv(36) " "Info (10281): Verilog HDL Declaration information at nios_qsys_id_router.sv(36): object \"DEFAULT_DESTID\" differs only in case from object \"default_destid\" in the same scope" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_id_router.sv" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_id_router.sv" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_id_router.sv 2 2 " "Info: Found 2 design units, including 2 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_id_router_default_decode " "Info: Found entity 1: nios_qsys_id_router_default_decode" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_id_router.sv" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_id_router.sv" 32 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 nios_qsys_id_router " "Info: Found entity 2: nios_qsys_id_router" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_id_router.sv" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_id_router.sv" 52 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_DESTID default_destid nios_qsys_id_router_001.sv(36) " "Info (10281): Verilog HDL Declaration information at nios_qsys_id_router_001.sv(36): object \"DEFAULT_DESTID\" differs only in case from object \"default_destid\" in the same scope" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_id_router_001.sv" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_id_router_001.sv" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_id_router_001.sv 2 2 " "Info: Found 2 design units, including 2 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_id_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_id_router_001_default_decode " "Info: Found entity 1: nios_qsys_id_router_001_default_decode" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_id_router_001.sv" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_id_router_001.sv" 32 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 nios_qsys_id_router_001 " "Info: Found entity 2: nios_qsys_id_router_001" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_id_router_001.sv" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_id_router_001.sv" 52 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_DESTID default_destid nios_qsys_id_router_002.sv(36) " "Info (10281): Verilog HDL Declaration information at nios_qsys_id_router_002.sv(36): object \"DEFAULT_DESTID\" differs only in case from object \"default_destid\" in the same scope" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_id_router_002.sv" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_id_router_002.sv" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_id_router_002.sv 2 2 " "Info: Found 2 design units, including 2 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_id_router_002_default_decode " "Info: Found entity 1: nios_qsys_id_router_002_default_decode" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_id_router_002.sv" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_id_router_002.sv" 32 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 nios_qsys_id_router_002 " "Info: Found entity 2: nios_qsys_id_router_002" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_id_router_002.sv" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_id_router_002.sv" 52 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ENFORCE_ORDER enforce_order altera_merlin_traffic_limiter.sv(53) " "Info (10281): Verilog HDL Declaration information at altera_merlin_traffic_limiter.sv(53): object \"ENFORCE_ORDER\" differs only in case from object \"enforce_order\" in the same scope" {  } { { "nios_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Info: Found entity 1: altera_merlin_traffic_limiter" {  } { { "nios_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Info: Found entity 1: altera_avalon_st_pipeline_base" {  } { { "nios_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "NUM_SYMBOLS num_symbols altera_merlin_burst_adapter.sv(414) " "Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter.sv(414): object \"NUM_SYMBOLS\" differs only in case from object \"num_symbols\" in the same scope" {  } { { "nios_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET altera_merlin_burst_adapter.sv(461) " "Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter.sv(461): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "nios_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 461 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "NUM_SYMBOLS num_symbols altera_merlin_burst_adapter.sv(491) " "Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter.sv(491): object \"NUM_SYMBOLS\" differs only in case from object \"num_symbols\" in the same scope" {  } { { "nios_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 491 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OUT_MAX_BYTE_CNT out_max_byte_cnt altera_merlin_burst_adapter.sv(489) " "Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter.sv(489): object \"OUT_MAX_BYTE_CNT\" differs only in case from object \"out_max_byte_cnt\" in the same scope" {  } { { "nios_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 489 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Info: Found 7 design units, including 7 entities, in source file nios_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Info: Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "nios_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 27 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Info: Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "nios_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Info: Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "nios_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 64 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Info: Found entity 4: altera_merlin_burst_adapter_min" {  } { { "nios_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 84 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Info: Found entity 5: altera_merlin_burst_adapter" {  } { { "nios_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 250 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Info: Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "nios_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 378 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Info: Found entity 7: altera_merlin_burst_adapter_full" {  } { { "nios_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 434 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Info: Found entity 1: altera_reset_controller" {  } { { "nios_qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/altera_reset_controller.v" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Info: Found entity 1: altera_reset_synchronizer" {  } { { "nios_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_cmd_xbar_demux.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_cmd_xbar_demux " "Info: Found entity 1: nios_qsys_cmd_xbar_demux" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cmd_xbar_demux.sv" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_cmd_xbar_demux_001.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_cmd_xbar_demux_001 " "Info: Found entity 1: nios_qsys_cmd_xbar_demux_001" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cmd_xbar_demux_001.sv" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Info: Found 2 design units, including 2 entities, in source file nios_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Info: Found entity 1: altera_merlin_arbitrator" {  } { { "nios_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Info: Found entity 2: altera_merlin_arb_adder" {  } { { "nios_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_cmd_xbar_mux.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_cmd_xbar_mux " "Info: Found entity 1: nios_qsys_cmd_xbar_mux" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cmd_xbar_mux.sv" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_rsp_xbar_demux.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_rsp_xbar_demux " "Info: Found entity 1: nios_qsys_rsp_xbar_demux" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_rsp_xbar_demux.sv" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_rsp_xbar_demux_002.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_rsp_xbar_demux_002 " "Info: Found entity 1: nios_qsys_rsp_xbar_demux_002" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_rsp_xbar_demux_002.sv" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_rsp_xbar_mux.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_rsp_xbar_mux " "Info: Found entity 1: nios_qsys_rsp_xbar_mux" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_rsp_xbar_mux.sv" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_rsp_xbar_mux_001.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_rsp_xbar_mux_001 " "Info: Found entity 1: nios_qsys_rsp_xbar_mux_001" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_rsp_xbar_mux_001.sv" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Info: Found entity 1: altera_merlin_width_adapter" {  } { { "nios_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_irq_mapper.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_irq_mapper " "Info: Found entity 1: nios_qsys_irq_mapper" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_irq_mapper.sv" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_irq_mapper.sv" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_board_top_level.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file de2_board_top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE2_Board_top_level-behavioral " "Info: Found design unit 1: DE2_Board_top_level-behavioral" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 219 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DE2_Board_top_level " "Info: Found entity 1: DE2_Board_top_level" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 60 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockpll.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file clockpll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clockpll-SYN " "Info: Found design unit 1: clockpll-SYN" {  } { { "clockPLL.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/clockPLL.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 clockPLL " "Info: Found entity 1: clockPLL" {  } { { "clockPLL.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/clockPLL.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_qsys_cpu_nios.v(1690) " "Warning (10037): Verilog HDL or VHDL warning at nios_qsys_cpu_nios.v(1690): conditional expression evaluates to a constant" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 1690 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_qsys_cpu_nios.v(1692) " "Warning (10037): Verilog HDL or VHDL warning at nios_qsys_cpu_nios.v(1692): conditional expression evaluates to a constant" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 1692 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_qsys_cpu_nios.v(1848) " "Warning (10037): Verilog HDL or VHDL warning at nios_qsys_cpu_nios.v(1848): conditional expression evaluates to a constant" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 1848 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_qsys_cpu_nios.v(2767) " "Warning (10037): Verilog HDL or VHDL warning at nios_qsys_cpu_nios.v(2767): conditional expression evaluates to a constant" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2767 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_qsys_sdram_controller.v(316) " "Warning (10037): Verilog HDL or VHDL warning at nios_qsys_sdram_controller.v(316): conditional expression evaluates to a constant" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_sdram_controller.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_sdram_controller.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_qsys_sdram_controller.v(326) " "Warning (10037): Verilog HDL or VHDL warning at nios_qsys_sdram_controller.v(326): conditional expression evaluates to a constant" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_sdram_controller.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_sdram_controller.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_qsys_sdram_controller.v(336) " "Warning (10037): Verilog HDL or VHDL warning at nios_qsys_sdram_controller.v(336): conditional expression evaluates to a constant" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_sdram_controller.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_sdram_controller.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_qsys_sdram_controller.v(680) " "Warning (10037): Verilog HDL or VHDL warning at nios_qsys_sdram_controller.v(680): conditional expression evaluates to a constant" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_sdram_controller.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_sdram_controller.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_Board_top_level " "Info: Elaborating entity \"DE2_Board_top_level\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys nios_qsys:u0 " "Info: Elaborating entity \"nios_qsys\" for hierarchy \"nios_qsys:u0\"" {  } { { "DE2_Board_top_level.vhd" "u0" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 279 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_cpu_nios nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios " "Info: Elaborating entity \"nios_qsys_cpu_nios\" for hierarchy \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\"" {  } { { "nios_qsys/synthesis/nios_qsys.v" "cpu_nios" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/nios_qsys.v" 522 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_cpu_nios_test_bench nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_test_bench:the_nios_qsys_cpu_nios_test_bench " "Info: Elaborating entity \"nios_qsys_cpu_nios_test_bench\" for hierarchy \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_test_bench:the_nios_qsys_cpu_nios_test_bench\"" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "the_nios_qsys_cpu_nios_test_bench" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 4855 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_cpu_nios_ic_data_module nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data " "Info: Elaborating entity \"nios_qsys_cpu_nios_ic_data_module\" for hierarchy \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data\"" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "nios_qsys_cpu_nios_ic_data" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 5713 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data\|altsyncram:the_altsyncram\"" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "the_altsyncram" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 58 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data\|altsyncram:the_altsyncram\"" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 58 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Info: Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Info: Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Info: Parameter \"widthad_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Info: Parameter \"widthad_b\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 58 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qed1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_qed1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qed1 " "Info: Found entity 1: altsyncram_qed1" {  } { { "db/altsyncram_qed1.tdf" "" { Text "C:/NRCRee475/lab04/DE2_System/db/altsyncram_qed1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qed1 nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated " "Info: Elaborating entity \"altsyncram_qed1\" for hierarchy \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_cpu_nios_ic_tag_module nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_ic_tag_module:nios_qsys_cpu_nios_ic_tag " "Info: Elaborating entity \"nios_qsys_cpu_nios_ic_tag_module\" for hierarchy \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_ic_tag_module:nios_qsys_cpu_nios_ic_tag\"" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "nios_qsys_cpu_nios_ic_tag" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 5779 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_ic_tag_module:nios_qsys_cpu_nios_ic_tag\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_ic_tag_module:nios_qsys_cpu_nios_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "the_altsyncram" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 123 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_ic_tag_module:nios_qsys_cpu_nios_ic_tag\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_ic_tag_module:nios_qsys_cpu_nios_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 123 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_ic_tag_module:nios_qsys_cpu_nios_ic_tag\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_ic_tag_module:nios_qsys_cpu_nios_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_qsys_cpu_nios_ic_tag_ram.mif " "Info: Parameter \"init_file\" = \"nios_qsys_cpu_nios_ic_tag_ram.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Info: Parameter \"numwords_a\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Info: Parameter \"numwords_b\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 21 " "Info: Parameter \"width_a\" = \"21\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 21 " "Info: Parameter \"width_b\" = \"21\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Info: Parameter \"widthad_a\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Info: Parameter \"widthad_b\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 123 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tjh1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_tjh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tjh1 " "Info: Found entity 1: altsyncram_tjh1" {  } { { "db/altsyncram_tjh1.tdf" "" { Text "C:/NRCRee475/lab04/DE2_System/db/altsyncram_tjh1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tjh1 nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_ic_tag_module:nios_qsys_cpu_nios_ic_tag\|altsyncram:the_altsyncram\|altsyncram_tjh1:auto_generated " "Info: Elaborating entity \"altsyncram_tjh1\" for hierarchy \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_ic_tag_module:nios_qsys_cpu_nios_ic_tag\|altsyncram:the_altsyncram\|altsyncram_tjh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_cpu_nios_register_bank_a_module nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_register_bank_a_module:nios_qsys_cpu_nios_register_bank_a " "Info: Elaborating entity \"nios_qsys_cpu_nios_register_bank_a_module\" for hierarchy \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_register_bank_a_module:nios_qsys_cpu_nios_register_bank_a\"" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "nios_qsys_cpu_nios_register_bank_a" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 6322 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_register_bank_a_module:nios_qsys_cpu_nios_register_bank_a\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_register_bank_a_module:nios_qsys_cpu_nios_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "the_altsyncram" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 189 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_register_bank_a_module:nios_qsys_cpu_nios_register_bank_a\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_register_bank_a_module:nios_qsys_cpu_nios_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 189 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_register_bank_a_module:nios_qsys_cpu_nios_register_bank_a\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_register_bank_a_module:nios_qsys_cpu_nios_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_qsys_cpu_nios_rf_ram_a.mif " "Info: Parameter \"init_file\" = \"nios_qsys_cpu_nios_rf_ram_a.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Info: Parameter \"numwords_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Info: Parameter \"numwords_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Info: Parameter \"widthad_a\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Info: Parameter \"widthad_b\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 189 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2ah1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_2ah1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2ah1 " "Info: Found entity 1: altsyncram_2ah1" {  } { { "db/altsyncram_2ah1.tdf" "" { Text "C:/NRCRee475/lab04/DE2_System/db/altsyncram_2ah1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2ah1 nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_register_bank_a_module:nios_qsys_cpu_nios_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_2ah1:auto_generated " "Info: Elaborating entity \"altsyncram_2ah1\" for hierarchy \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_register_bank_a_module:nios_qsys_cpu_nios_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_2ah1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_cpu_nios_register_bank_b_module nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_register_bank_b_module:nios_qsys_cpu_nios_register_bank_b " "Info: Elaborating entity \"nios_qsys_cpu_nios_register_bank_b_module\" for hierarchy \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_register_bank_b_module:nios_qsys_cpu_nios_register_bank_b\"" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "nios_qsys_cpu_nios_register_bank_b" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 6344 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_register_bank_b_module:nios_qsys_cpu_nios_register_bank_b\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_register_bank_b_module:nios_qsys_cpu_nios_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "the_altsyncram" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 255 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_register_bank_b_module:nios_qsys_cpu_nios_register_bank_b\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_register_bank_b_module:nios_qsys_cpu_nios_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 255 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_register_bank_b_module:nios_qsys_cpu_nios_register_bank_b\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_register_bank_b_module:nios_qsys_cpu_nios_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_qsys_cpu_nios_rf_ram_b.mif " "Info: Parameter \"init_file\" = \"nios_qsys_cpu_nios_rf_ram_b.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Info: Parameter \"numwords_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Info: Parameter \"numwords_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Info: Parameter \"widthad_a\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Info: Parameter \"widthad_b\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 255 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3ah1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_3ah1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3ah1 " "Info: Found entity 1: altsyncram_3ah1" {  } { { "db/altsyncram_3ah1.tdf" "" { Text "C:/NRCRee475/lab04/DE2_System/db/altsyncram_3ah1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3ah1 nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_register_bank_b_module:nios_qsys_cpu_nios_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_3ah1:auto_generated " "Info: Elaborating entity \"altsyncram_3ah1\" for hierarchy \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_register_bank_b_module:nios_qsys_cpu_nios_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_3ah1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_cpu_nios_mult_cell nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_mult_cell:the_nios_qsys_cpu_nios_mult_cell " "Info: Elaborating entity \"nios_qsys_cpu_nios_mult_cell\" for hierarchy \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_mult_cell:the_nios_qsys_cpu_nios_mult_cell\"" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "the_nios_qsys_cpu_nios_mult_cell" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 6853 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_mult_cell:the_nios_qsys_cpu_nios_mult_cell\|altmult_add:the_altmult_add_part_1 " "Info: Elaborating entity \"altmult_add\" for hierarchy \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_mult_cell:the_nios_qsys_cpu_nios_mult_cell\|altmult_add:the_altmult_add_part_1\"" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_mult_cell.v" "the_altmult_add_part_1" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_mult_cell.v" 52 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_mult_cell:the_nios_qsys_cpu_nios_mult_cell\|altmult_add:the_altmult_add_part_1 " "Info: Elaborated megafunction instantiation \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_mult_cell:the_nios_qsys_cpu_nios_mult_cell\|altmult_add:the_altmult_add_part_1\"" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_mult_cell.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_mult_cell.v" 52 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_mult_cell:the_nios_qsys_cpu_nios_mult_cell\|altmult_add:the_altmult_add_part_1 " "Info: Instantiated megafunction \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_mult_cell:the_nios_qsys_cpu_nios_mult_cell\|altmult_add:the_altmult_add_part_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Info: Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Info: Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Info: Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Info: Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Info: Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Info: Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Info: Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Info: Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEII " "Info: Parameter \"intended_device_family\" = \"CYCLONEII\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altmult_add " "Info: Parameter \"lpm_type\" = \"altmult_add\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Info: Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Info: Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Info: Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Info: Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Info: Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Info: Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Info: Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Info: Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Info: Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Info: Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Info: Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Info: Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Info: Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Info: Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Info: Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Info: Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Info: Parameter \"width_b\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Info: Parameter \"width_result\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_mult_cell.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_mult_cell.v" 52 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_4cr2.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_add_4cr2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_4cr2 " "Info: Found entity 1: mult_add_4cr2" {  } { { "db/mult_add_4cr2.tdf" "" { Text "C:/NRCRee475/lab04/DE2_System/db/mult_add_4cr2.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_4cr2 nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_mult_cell:the_nios_qsys_cpu_nios_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_4cr2:auto_generated " "Info: Elaborating entity \"mult_add_4cr2\" for hierarchy \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_mult_cell:the_nios_qsys_cpu_nios_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_4cr2:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_2o81.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/ded_mult_2o81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_2o81 " "Info: Found entity 1: ded_mult_2o81" {  } { { "db/ded_mult_2o81.tdf" "" { Text "C:/NRCRee475/lab04/DE2_System/db/ded_mult_2o81.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_2o81 nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_mult_cell:the_nios_qsys_cpu_nios_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_4cr2:auto_generated\|ded_mult_2o81:ded_mult1 " "Info: Elaborating entity \"ded_mult_2o81\" for hierarchy \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_mult_cell:the_nios_qsys_cpu_nios_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_4cr2:auto_generated\|ded_mult_2o81:ded_mult1\"" {  } { { "db/mult_add_4cr2.tdf" "ded_mult1" { Text "C:/NRCRee475/lab04/DE2_System/db/mult_add_4cr2.tdf" 33 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_93c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_93c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_93c " "Info: Found entity 1: dffpipe_93c" {  } { { "db/dffpipe_93c.tdf" "" { Text "C:/NRCRee475/lab04/DE2_System/db/dffpipe_93c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_93c nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_mult_cell:the_nios_qsys_cpu_nios_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_4cr2:auto_generated\|ded_mult_2o81:ded_mult1\|dffpipe_93c:pre_result " "Info: Elaborating entity \"dffpipe_93c\" for hierarchy \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_mult_cell:the_nios_qsys_cpu_nios_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_4cr2:auto_generated\|ded_mult_2o81:ded_mult1\|dffpipe_93c:pre_result\"" {  } { { "db/ded_mult_2o81.tdf" "pre_result" { Text "C:/NRCRee475/lab04/DE2_System/db/ded_mult_2o81.tdf" 50 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_mult_cell:the_nios_qsys_cpu_nios_mult_cell\|altmult_add:the_altmult_add_part_2 " "Info: Elaborating entity \"altmult_add\" for hierarchy \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_mult_cell:the_nios_qsys_cpu_nios_mult_cell\|altmult_add:the_altmult_add_part_2\"" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_mult_cell.v" "the_altmult_add_part_2" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_mult_cell.v" 92 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_mult_cell:the_nios_qsys_cpu_nios_mult_cell\|altmult_add:the_altmult_add_part_2 " "Info: Elaborated megafunction instantiation \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_mult_cell:the_nios_qsys_cpu_nios_mult_cell\|altmult_add:the_altmult_add_part_2\"" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_mult_cell.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_mult_cell.v" 92 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_mult_cell:the_nios_qsys_cpu_nios_mult_cell\|altmult_add:the_altmult_add_part_2 " "Info: Instantiated megafunction \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_mult_cell:the_nios_qsys_cpu_nios_mult_cell\|altmult_add:the_altmult_add_part_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Info: Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Info: Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Info: Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Info: Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Info: Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Info: Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Info: Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Info: Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEII " "Info: Parameter \"intended_device_family\" = \"CYCLONEII\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altmult_add " "Info: Parameter \"lpm_type\" = \"altmult_add\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Info: Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Info: Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Info: Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Info: Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Info: Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Info: Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Info: Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Info: Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Info: Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Info: Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Info: Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Info: Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Info: Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Info: Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Info: Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Info: Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Info: Parameter \"width_b\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 16 " "Info: Parameter \"width_result\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_mult_cell.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_mult_cell.v" 92 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_6cr2.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_add_6cr2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_6cr2 " "Info: Found entity 1: mult_add_6cr2" {  } { { "db/mult_add_6cr2.tdf" "" { Text "C:/NRCRee475/lab04/DE2_System/db/mult_add_6cr2.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_6cr2 nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_mult_cell:the_nios_qsys_cpu_nios_mult_cell\|altmult_add:the_altmult_add_part_2\|mult_add_6cr2:auto_generated " "Info: Elaborating entity \"mult_add_6cr2\" for hierarchy \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_mult_cell:the_nios_qsys_cpu_nios_mult_cell\|altmult_add:the_altmult_add_part_2\|mult_add_6cr2:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_cpu_nios_nios2_oci nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci " "Info: Elaborating entity \"nios_qsys_cpu_nios_nios2_oci\" for hierarchy \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\"" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "the_nios_qsys_cpu_nios_nios2_oci" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 7142 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_cpu_nios_nios2_oci_debug nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_debug:the_nios_qsys_cpu_nios_nios2_oci_debug " "Info: Elaborating entity \"nios_qsys_cpu_nios_nios2_oci_debug\" for hierarchy \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_debug:the_nios_qsys_cpu_nios_nios2_oci_debug\"" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "the_nios_qsys_cpu_nios_nios2_oci_debug" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 3066 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_cpu_nios_nios2_ocimem nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_ocimem:the_nios_qsys_cpu_nios_nios2_ocimem " "Info: Elaborating entity \"nios_qsys_cpu_nios_nios2_ocimem\" for hierarchy \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_ocimem:the_nios_qsys_cpu_nios_nios2_ocimem\"" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "the_nios_qsys_cpu_nios_nios2_ocimem" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 3086 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_cpu_nios_ociram_lpm_dram_bdp_component_module nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_ocimem:the_nios_qsys_cpu_nios_nios2_ocimem\|nios_qsys_cpu_nios_ociram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_ociram_lpm_dram_bdp_component " "Info: Elaborating entity \"nios_qsys_cpu_nios_ociram_lpm_dram_bdp_component_module\" for hierarchy \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_ocimem:the_nios_qsys_cpu_nios_nios2_ocimem\|nios_qsys_cpu_nios_ociram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_ociram_lpm_dram_bdp_component\"" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "nios_qsys_cpu_nios_ociram_lpm_dram_bdp_component" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 618 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_ocimem:the_nios_qsys_cpu_nios_nios2_ocimem\|nios_qsys_cpu_nios_ociram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_ocimem:the_nios_qsys_cpu_nios_nios2_ocimem\|nios_qsys_cpu_nios_ociram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "the_altsyncram" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 466 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_ocimem:the_nios_qsys_cpu_nios_nios2_ocimem\|nios_qsys_cpu_nios_ociram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_ocimem:the_nios_qsys_cpu_nios_nios2_ocimem\|nios_qsys_cpu_nios_ociram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 466 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_ocimem:the_nios_qsys_cpu_nios_nios2_ocimem\|nios_qsys_cpu_nios_ociram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_ocimem:the_nios_qsys_cpu_nios_nios2_ocimem\|nios_qsys_cpu_nios_ociram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info: Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Info: Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Info: Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_qsys_cpu_nios_ociram_default_contents.mif " "Info: Parameter \"init_file\" = \"nios_qsys_cpu_nios_ociram_default_contents.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEII " "Info: Parameter \"intended_device_family\" = \"CYCLONEII\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Info: Parameter \"numwords_b\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info: Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Info: Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Info: Parameter \"widthad_b\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Info: Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Info: Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 466 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sj82.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_sj82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sj82 " "Info: Found entity 1: altsyncram_sj82" {  } { { "db/altsyncram_sj82.tdf" "" { Text "C:/NRCRee475/lab04/DE2_System/db/altsyncram_sj82.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sj82 nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_ocimem:the_nios_qsys_cpu_nios_nios2_ocimem\|nios_qsys_cpu_nios_ociram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_sj82:auto_generated " "Info: Elaborating entity \"altsyncram_sj82\" for hierarchy \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_ocimem:the_nios_qsys_cpu_nios_nios2_ocimem\|nios_qsys_cpu_nios_ociram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_sj82:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_cpu_nios_nios2_avalon_reg nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_avalon_reg:the_nios_qsys_cpu_nios_nios2_avalon_reg " "Info: Elaborating entity \"nios_qsys_cpu_nios_nios2_avalon_reg\" for hierarchy \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_avalon_reg:the_nios_qsys_cpu_nios_nios2_avalon_reg\"" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "the_nios_qsys_cpu_nios_nios2_avalon_reg" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 3106 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_cpu_nios_nios2_oci_break nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_break:the_nios_qsys_cpu_nios_nios2_oci_break " "Info: Elaborating entity \"nios_qsys_cpu_nios_nios2_oci_break\" for hierarchy \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_break:the_nios_qsys_cpu_nios_nios2_oci_break\"" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "the_nios_qsys_cpu_nios_nios2_oci_break" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 3137 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_cpu_nios_nios2_oci_xbrk nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_xbrk:the_nios_qsys_cpu_nios_nios2_oci_xbrk " "Info: Elaborating entity \"nios_qsys_cpu_nios_nios2_oci_xbrk\" for hierarchy \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_xbrk:the_nios_qsys_cpu_nios_nios2_oci_xbrk\"" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "the_nios_qsys_cpu_nios_nios2_oci_xbrk" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 3159 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_cpu_nios_nios2_oci_dbrk nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_dbrk:the_nios_qsys_cpu_nios_nios2_oci_dbrk " "Info: Elaborating entity \"nios_qsys_cpu_nios_nios2_oci_dbrk\" for hierarchy \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_dbrk:the_nios_qsys_cpu_nios_nios2_oci_dbrk\"" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "the_nios_qsys_cpu_nios_nios2_oci_dbrk" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 3186 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_cpu_nios_nios2_oci_itrace nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_itrace:the_nios_qsys_cpu_nios_nios2_oci_itrace " "Info: Elaborating entity \"nios_qsys_cpu_nios_nios2_oci_itrace\" for hierarchy \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_itrace:the_nios_qsys_cpu_nios_nios2_oci_itrace\"" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "the_nios_qsys_cpu_nios_nios2_oci_itrace" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 3226 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_cpu_nios_nios2_oci_dtrace nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_dtrace:the_nios_qsys_cpu_nios_nios2_oci_dtrace " "Info: Elaborating entity \"nios_qsys_cpu_nios_nios2_oci_dtrace\" for hierarchy \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_dtrace:the_nios_qsys_cpu_nios_nios2_oci_dtrace\"" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "the_nios_qsys_cpu_nios_nios2_oci_dtrace" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 3241 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_cpu_nios_nios2_oci_td_mode nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_dtrace:the_nios_qsys_cpu_nios_nios2_oci_dtrace\|nios_qsys_cpu_nios_nios2_oci_td_mode:nios_qsys_cpu_nios_nios2_oci_trc_ctrl_td_mode " "Info: Elaborating entity \"nios_qsys_cpu_nios_nios2_oci_td_mode\" for hierarchy \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_dtrace:the_nios_qsys_cpu_nios_nios2_oci_dtrace\|nios_qsys_cpu_nios_nios2_oci_td_mode:nios_qsys_cpu_nios_nios2_oci_trc_ctrl_td_mode\"" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "nios_qsys_cpu_nios_nios2_oci_trc_ctrl_td_mode" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 1837 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_cpu_nios_nios2_oci_fifo nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_fifo:the_nios_qsys_cpu_nios_nios2_oci_fifo " "Info: Elaborating entity \"nios_qsys_cpu_nios_nios2_oci_fifo\" for hierarchy \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_fifo:the_nios_qsys_cpu_nios_nios2_oci_fifo\"" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "the_nios_qsys_cpu_nios_nios2_oci_fifo" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 3260 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_cpu_nios_nios2_oci_compute_tm_count nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_fifo:the_nios_qsys_cpu_nios_nios2_oci_fifo\|nios_qsys_cpu_nios_nios2_oci_compute_tm_count:nios_qsys_cpu_nios_nios2_oci_compute_tm_count_tm_count " "Info: Elaborating entity \"nios_qsys_cpu_nios_nios2_oci_compute_tm_count\" for hierarchy \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_fifo:the_nios_qsys_cpu_nios_nios2_oci_fifo\|nios_qsys_cpu_nios_nios2_oci_compute_tm_count:nios_qsys_cpu_nios_nios2_oci_compute_tm_count_tm_count\"" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "nios_qsys_cpu_nios_nios2_oci_compute_tm_count_tm_count" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2169 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_cpu_nios_nios2_oci_fifowp_inc nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_fifo:the_nios_qsys_cpu_nios_nios2_oci_fifo\|nios_qsys_cpu_nios_nios2_oci_fifowp_inc:nios_qsys_cpu_nios_nios2_oci_fifowp_inc_fifowp " "Info: Elaborating entity \"nios_qsys_cpu_nios_nios2_oci_fifowp_inc\" for hierarchy \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_fifo:the_nios_qsys_cpu_nios_nios2_oci_fifo\|nios_qsys_cpu_nios_nios2_oci_fifowp_inc:nios_qsys_cpu_nios_nios2_oci_fifowp_inc_fifowp\"" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "nios_qsys_cpu_nios_nios2_oci_fifowp_inc_fifowp" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2179 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_cpu_nios_nios2_oci_fifocount_inc nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_fifo:the_nios_qsys_cpu_nios_nios2_oci_fifo\|nios_qsys_cpu_nios_nios2_oci_fifocount_inc:nios_qsys_cpu_nios_nios2_oci_fifocount_inc_fifocount " "Info: Elaborating entity \"nios_qsys_cpu_nios_nios2_oci_fifocount_inc\" for hierarchy \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_fifo:the_nios_qsys_cpu_nios_nios2_oci_fifo\|nios_qsys_cpu_nios_nios2_oci_fifocount_inc:nios_qsys_cpu_nios_nios2_oci_fifocount_inc_fifocount\"" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "nios_qsys_cpu_nios_nios2_oci_fifocount_inc_fifocount" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2189 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_cpu_nios_oci_test_bench nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_fifo:the_nios_qsys_cpu_nios_nios2_oci_fifo\|nios_qsys_cpu_nios_oci_test_bench:the_nios_qsys_cpu_nios_oci_test_bench " "Info: Elaborating entity \"nios_qsys_cpu_nios_oci_test_bench\" for hierarchy \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_fifo:the_nios_qsys_cpu_nios_nios2_oci_fifo\|nios_qsys_cpu_nios_oci_test_bench:the_nios_qsys_cpu_nios_oci_test_bench\"" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "the_nios_qsys_cpu_nios_oci_test_bench" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2198 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_cpu_nios_nios2_oci_pib nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_pib:the_nios_qsys_cpu_nios_nios2_oci_pib " "Info: Elaborating entity \"nios_qsys_cpu_nios_nios2_oci_pib\" for hierarchy \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_pib:the_nios_qsys_cpu_nios_nios2_oci_pib\"" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "the_nios_qsys_cpu_nios_nios2_oci_pib" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 3270 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_cpu_nios_nios2_oci_im nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im " "Info: Elaborating entity \"nios_qsys_cpu_nios_nios2_oci_im\" for hierarchy \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\"" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "the_nios_qsys_cpu_nios_nios2_oci_im" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 3291 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component_module nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component " "Info: Elaborating entity \"nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component_module\" for hierarchy \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component\"" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2827 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "the_altsyncram" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2666 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2666 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info: Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Info: Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Info: Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Info: Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEII " "Info: Parameter \"intended_device_family\" = \"CYCLONEII\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Info: Parameter \"numwords_a\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Info: Parameter \"numwords_b\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info: Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 36 " "Info: Parameter \"width_a\" = \"36\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 36 " "Info: Parameter \"width_b\" = \"36\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Info: Parameter \"widthad_a\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Info: Parameter \"widthad_b\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Info: Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Info: Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2666 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e502.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_e502.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e502 " "Info: Found entity 1: altsyncram_e502" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/NRCRee475/lab04/DE2_System/db/altsyncram_e502.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e502 nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated " "Info: Elaborating entity \"altsyncram_e502\" for hierarchy \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_cpu_nios_jtag_debug_module_wrapper nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_jtag_debug_module_wrapper:the_nios_qsys_cpu_nios_jtag_debug_module_wrapper " "Info: Elaborating entity \"nios_qsys_cpu_nios_jtag_debug_module_wrapper\" for hierarchy \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_jtag_debug_module_wrapper:the_nios_qsys_cpu_nios_jtag_debug_module_wrapper\"" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "the_nios_qsys_cpu_nios_jtag_debug_module_wrapper" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 3334 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_cpu_nios_jtag_debug_module_tck nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_jtag_debug_module_wrapper:the_nios_qsys_cpu_nios_jtag_debug_module_wrapper\|nios_qsys_cpu_nios_jtag_debug_module_tck:the_nios_qsys_cpu_nios_jtag_debug_module_tck " "Info: Elaborating entity \"nios_qsys_cpu_nios_jtag_debug_module_tck\" for hierarchy \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_jtag_debug_module_wrapper:the_nios_qsys_cpu_nios_jtag_debug_module_wrapper\|nios_qsys_cpu_nios_jtag_debug_module_tck:the_nios_qsys_cpu_nios_jtag_debug_module_tck\"" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_jtag_debug_module_wrapper.v" "the_nios_qsys_cpu_nios_jtag_debug_module_tck" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_jtag_debug_module_wrapper:the_nios_qsys_cpu_nios_jtag_debug_module_wrapper\|nios_qsys_cpu_nios_jtag_debug_module_tck:the_nios_qsys_cpu_nios_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Info: Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_jtag_debug_module_wrapper:the_nios_qsys_cpu_nios_jtag_debug_module_wrapper\|nios_qsys_cpu_nios_jtag_debug_module_tck:the_nios_qsys_cpu_nios_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_jtag_debug_module_tck.v" "the_altera_std_synchronizer" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_jtag_debug_module_tck.v" 202 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_jtag_debug_module_wrapper:the_nios_qsys_cpu_nios_jtag_debug_module_wrapper\|nios_qsys_cpu_nios_jtag_debug_module_tck:the_nios_qsys_cpu_nios_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Info: Elaborated megafunction instantiation \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_jtag_debug_module_wrapper:the_nios_qsys_cpu_nios_jtag_debug_module_wrapper\|nios_qsys_cpu_nios_jtag_debug_module_tck:the_nios_qsys_cpu_nios_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_jtag_debug_module_tck.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_jtag_debug_module_tck.v" 202 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_jtag_debug_module_wrapper:the_nios_qsys_cpu_nios_jtag_debug_module_wrapper\|nios_qsys_cpu_nios_jtag_debug_module_tck:the_nios_qsys_cpu_nios_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Info: Instantiated megafunction \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_jtag_debug_module_wrapper:the_nios_qsys_cpu_nios_jtag_debug_module_wrapper\|nios_qsys_cpu_nios_jtag_debug_module_tck:the_nios_qsys_cpu_nios_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Info: Parameter \"depth\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_jtag_debug_module_tck.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_jtag_debug_module_tck.v" 202 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_cpu_nios_jtag_debug_module_sysclk nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_jtag_debug_module_wrapper:the_nios_qsys_cpu_nios_jtag_debug_module_wrapper\|nios_qsys_cpu_nios_jtag_debug_module_sysclk:the_nios_qsys_cpu_nios_jtag_debug_module_sysclk " "Info: Elaborating entity \"nios_qsys_cpu_nios_jtag_debug_module_sysclk\" for hierarchy \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_jtag_debug_module_wrapper:the_nios_qsys_cpu_nios_jtag_debug_module_wrapper\|nios_qsys_cpu_nios_jtag_debug_module_sysclk:the_nios_qsys_cpu_nios_jtag_debug_module_sysclk\"" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_jtag_debug_module_wrapper.v" "the_nios_qsys_cpu_nios_jtag_debug_module_sysclk" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_jtag_debug_module_wrapper:the_nios_qsys_cpu_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_qsys_cpu_nios_jtag_debug_module_phy " "Info: Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_jtag_debug_module_wrapper:the_nios_qsys_cpu_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_qsys_cpu_nios_jtag_debug_module_phy\"" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_jtag_debug_module_wrapper.v" "nios_qsys_cpu_nios_jtag_debug_module_phy" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_jtag_debug_module_wrapper:the_nios_qsys_cpu_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_qsys_cpu_nios_jtag_debug_module_phy " "Info: Elaborated megafunction instantiation \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_jtag_debug_module_wrapper:the_nios_qsys_cpu_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_qsys_cpu_nios_jtag_debug_module_phy\"" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_jtag_debug_module_wrapper.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_jtag_debug_module_wrapper:the_nios_qsys_cpu_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_qsys_cpu_nios_jtag_debug_module_phy " "Info: Instantiated megafunction \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_jtag_debug_module_wrapper:the_nios_qsys_cpu_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_qsys_cpu_nios_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Info: Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Info: Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Info: Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Info: Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Info: Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Info: Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Info: Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Info: Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Info: Parameter \"sld_version\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_jtag_debug_module_wrapper.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_jtag_debug_module_wrapper:the_nios_qsys_cpu_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_qsys_cpu_nios_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Info: Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_jtag_debug_module_wrapper:the_nios_qsys_cpu_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_qsys_cpu_nios_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/11.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_jtag_debug_module_wrapper:the_nios_qsys_cpu_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_qsys_cpu_nios_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_jtag_debug_module_wrapper:the_nios_qsys_cpu_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_qsys_cpu_nios_jtag_debug_module_phy " "Info: Elaborated megafunction instantiation \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_jtag_debug_module_wrapper:the_nios_qsys_cpu_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_qsys_cpu_nios_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_jtag_debug_module_wrapper:the_nios_qsys_cpu_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_qsys_cpu_nios_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_jtag_debug_module_wrapper.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_leds nios_qsys:u0\|nios_qsys_leds:leds " "Info: Elaborating entity \"nios_qsys_leds\" for hierarchy \"nios_qsys:u0\|nios_qsys_leds:leds\"" {  } { { "nios_qsys/synthesis/nios_qsys.v" "leds" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/nios_qsys.v" 533 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_switches nios_qsys:u0\|nios_qsys_switches:switches " "Info: Elaborating entity \"nios_qsys_switches\" for hierarchy \"nios_qsys:u0\|nios_qsys_switches:switches\"" {  } { { "nios_qsys/synthesis/nios_qsys.v" "switches" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/nios_qsys.v" 541 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_sdram_controller nios_qsys:u0\|nios_qsys_sdram_controller:sdram_controller " "Info: Elaborating entity \"nios_qsys_sdram_controller\" for hierarchy \"nios_qsys:u0\|nios_qsys_sdram_controller:sdram_controller\"" {  } { { "nios_qsys/synthesis/nios_qsys.v" "sdram_controller" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/nios_qsys.v" 564 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_sdram_controller_input_efifo_module nios_qsys:u0\|nios_qsys_sdram_controller:sdram_controller\|nios_qsys_sdram_controller_input_efifo_module:the_nios_qsys_sdram_controller_input_efifo_module " "Info: Elaborating entity \"nios_qsys_sdram_controller_input_efifo_module\" for hierarchy \"nios_qsys:u0\|nios_qsys_sdram_controller:sdram_controller\|nios_qsys_sdram_controller_input_efifo_module:the_nios_qsys_sdram_controller_input_efifo_module\"" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_sdram_controller.v" "the_nios_qsys_sdram_controller_input_efifo_module" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_sdram_controller.v" 296 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_jtag_uart_0 nios_qsys:u0\|nios_qsys_jtag_uart_0:jtag_uart_0 " "Info: Elaborating entity \"nios_qsys_jtag_uart_0\" for hierarchy \"nios_qsys:u0\|nios_qsys_jtag_uart_0:jtag_uart_0\"" {  } { { "nios_qsys/synthesis/nios_qsys.v" "jtag_uart_0" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/nios_qsys.v" 579 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_jtag_uart_0_scfifo_w nios_qsys:u0\|nios_qsys_jtag_uart_0:jtag_uart_0\|nios_qsys_jtag_uart_0_scfifo_w:the_nios_qsys_jtag_uart_0_scfifo_w " "Info: Elaborating entity \"nios_qsys_jtag_uart_0_scfifo_w\" for hierarchy \"nios_qsys:u0\|nios_qsys_jtag_uart_0:jtag_uart_0\|nios_qsys_jtag_uart_0_scfifo_w:the_nios_qsys_jtag_uart_0_scfifo_w\"" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_jtag_uart_0.v" "the_nios_qsys_jtag_uart_0_scfifo_w" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_jtag_uart_0.v" 628 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_qsys:u0\|nios_qsys_jtag_uart_0:jtag_uart_0\|nios_qsys_jtag_uart_0_scfifo_w:the_nios_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Info: Elaborating entity \"scfifo\" for hierarchy \"nios_qsys:u0\|nios_qsys_jtag_uart_0:jtag_uart_0\|nios_qsys_jtag_uart_0_scfifo_w:the_nios_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_jtag_uart_0.v" "wfifo" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_jtag_uart_0.v" 186 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_qsys:u0\|nios_qsys_jtag_uart_0:jtag_uart_0\|nios_qsys_jtag_uart_0_scfifo_w:the_nios_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Info: Elaborated megafunction instantiation \"nios_qsys:u0\|nios_qsys_jtag_uart_0:jtag_uart_0\|nios_qsys_jtag_uart_0_scfifo_w:the_nios_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_jtag_uart_0.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_jtag_uart_0.v" 186 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_qsys:u0\|nios_qsys_jtag_uart_0:jtag_uart_0\|nios_qsys_jtag_uart_0_scfifo_w:the_nios_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Info: Instantiated megafunction \"nios_qsys:u0\|nios_qsys_jtag_uart_0:jtag_uart_0\|nios_qsys_jtag_uart_0_scfifo_w:the_nios_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Info: Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Info: Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info: Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Info: Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Info: Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Info: Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "nios_qsys/synthesis/submodules/nios_qsys_jtag_uart_0.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_jtag_uart_0.v" 186 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1n21.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1n21 " "Info: Found entity 1: scfifo_1n21" {  } { { "db/scfifo_1n21.tdf" "" { Text "C:/NRCRee475/lab04/DE2_System/db/scfifo_1n21.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1n21 nios_qsys:u0\|nios_qsys_jtag_uart_0:jtag_uart_0\|nios_qsys_jtag_uart_0_scfifo_w:the_nios_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated " "Info: Elaborating entity \"scfifo_1n21\" for hierarchy \"nios_qsys:u0\|nios_qsys_jtag_uart_0:jtag_uart_0\|nios_qsys_jtag_uart_0_scfifo_w:the_nios_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8t21.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8t21 " "Info: Found entity 1: a_dpfifo_8t21" {  } { { "db/a_dpfifo_8t21.tdf" "" { Text "C:/NRCRee475/lab04/DE2_System/db/a_dpfifo_8t21.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8t21 nios_qsys:u0\|nios_qsys_jtag_uart_0:jtag_uart_0\|nios_qsys_jtag_uart_0_scfifo_w:the_nios_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo " "Info: Elaborating entity \"a_dpfifo_8t21\" for hierarchy \"nios_qsys:u0\|nios_qsys_jtag_uart_0:jtag_uart_0\|nios_qsys_jtag_uart_0_scfifo_w:the_nios_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\"" {  } { { "db/scfifo_1n21.tdf" "dpfifo" { Text "C:/NRCRee475/lab04/DE2_System/db/scfifo_1n21.tdf" 37 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Info: Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/NRCRee475/lab04/DE2_System/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios_qsys:u0\|nios_qsys_jtag_uart_0:jtag_uart_0\|nios_qsys_jtag_uart_0_scfifo_w:the_nios_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state " "Info: Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios_qsys:u0\|nios_qsys_jtag_uart_0:jtag_uart_0\|nios_qsys_jtag_uart_0_scfifo_w:the_nios_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_8t21.tdf" "fifo_state" { Text "C:/NRCRee475/lab04/DE2_System/db/a_dpfifo_8t21.tdf" 42 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rj7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rj7 " "Info: Found entity 1: cntr_rj7" {  } { { "db/cntr_rj7.tdf" "" { Text "C:/NRCRee475/lab04/DE2_System/db/cntr_rj7.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rj7 nios_qsys:u0\|nios_qsys_jtag_uart_0:jtag_uart_0\|nios_qsys_jtag_uart_0_scfifo_w:the_nios_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw " "Info: Elaborating entity \"cntr_rj7\" for hierarchy \"nios_qsys:u0\|nios_qsys_jtag_uart_0:jtag_uart_0\|nios_qsys_jtag_uart_0_scfifo_w:the_nios_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/NRCRee475/lab04/DE2_System/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_5h21.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_5h21 " "Info: Found entity 1: dpram_5h21" {  } { { "db/dpram_5h21.tdf" "" { Text "C:/NRCRee475/lab04/DE2_System/db/dpram_5h21.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_5h21 nios_qsys:u0\|nios_qsys_jtag_uart_0:jtag_uart_0\|nios_qsys_jtag_uart_0_scfifo_w:the_nios_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram " "Info: Elaborating entity \"dpram_5h21\" for hierarchy \"nios_qsys:u0\|nios_qsys_jtag_uart_0:jtag_uart_0\|nios_qsys_jtag_uart_0_scfifo_w:the_nios_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\"" {  } { { "db/a_dpfifo_8t21.tdf" "FIFOram" { Text "C:/NRCRee475/lab04/DE2_System/db/a_dpfifo_8t21.tdf" 43 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tl1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tl1 " "Info: Found entity 1: altsyncram_9tl1" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "C:/NRCRee475/lab04/DE2_System/db/altsyncram_9tl1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tl1 nios_qsys:u0\|nios_qsys_jtag_uart_0:jtag_uart_0\|nios_qsys_jtag_uart_0_scfifo_w:the_nios_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2 " "Info: Elaborating entity \"altsyncram_9tl1\" for hierarchy \"nios_qsys:u0\|nios_qsys_jtag_uart_0:jtag_uart_0\|nios_qsys_jtag_uart_0_scfifo_w:the_nios_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\"" {  } { { "db/dpram_5h21.tdf" "altsyncram2" { Text "C:/NRCRee475/lab04/DE2_System/db/dpram_5h21.tdf" 36 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjb " "Info: Found entity 1: cntr_fjb" {  } { { "db/cntr_fjb.tdf" "" { Text "C:/NRCRee475/lab04/DE2_System/db/cntr_fjb.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fjb nios_qsys:u0\|nios_qsys_jtag_uart_0:jtag_uart_0\|nios_qsys_jtag_uart_0_scfifo_w:the_nios_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count " "Info: Elaborating entity \"cntr_fjb\" for hierarchy \"nios_qsys:u0\|nios_qsys_jtag_uart_0:jtag_uart_0\|nios_qsys_jtag_uart_0_scfifo_w:the_nios_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_8t21.tdf" "rd_ptr_count" { Text "C:/NRCRee475/lab04/DE2_System/db/a_dpfifo_8t21.tdf" 44 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_jtag_uart_0_scfifo_r nios_qsys:u0\|nios_qsys_jtag_uart_0:jtag_uart_0\|nios_qsys_jtag_uart_0_scfifo_r:the_nios_qsys_jtag_uart_0_scfifo_r " "Info: Elaborating entity \"nios_qsys_jtag_uart_0_scfifo_r\" for hierarchy \"nios_qsys:u0\|nios_qsys_jtag_uart_0:jtag_uart_0\|nios_qsys_jtag_uart_0_scfifo_r:the_nios_qsys_jtag_uart_0_scfifo_r\"" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_jtag_uart_0.v" "the_nios_qsys_jtag_uart_0_scfifo_r" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_jtag_uart_0.v" 642 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios_qsys:u0\|nios_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_qsys_jtag_uart_0_alt_jtag_atlantic " "Info: Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios_qsys:u0\|nios_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_qsys_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_jtag_uart_0.v" "nios_qsys_jtag_uart_0_alt_jtag_atlantic" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_jtag_uart_0.v" 777 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_qsys:u0\|nios_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_qsys_jtag_uart_0_alt_jtag_atlantic " "Info: Elaborated megafunction instantiation \"nios_qsys:u0\|nios_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_qsys_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_jtag_uart_0.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_jtag_uart_0.v" 777 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_qsys:u0\|nios_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_qsys_jtag_uart_0_alt_jtag_atlantic " "Info: Instantiated megafunction \"nios_qsys:u0\|nios_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_qsys_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Info: Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Info: Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Info: Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Info: Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "nios_qsys/synthesis/submodules/nios_qsys_jtag_uart_0.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_jtag_uart_0.v" 777 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_lcd_display nios_qsys:u0\|nios_qsys_lcd_display:lcd_display " "Info: Elaborating entity \"nios_qsys_lcd_display\" for hierarchy \"nios_qsys:u0\|nios_qsys_lcd_display:lcd_display\"" {  } { { "nios_qsys/synthesis/nios_qsys.v" "lcd_display" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/nios_qsys.v" 594 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_qsys:u0\|altera_merlin_master_translator:cpu_nios_instruction_master_translator " "Info: Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_qsys:u0\|altera_merlin_master_translator:cpu_nios_instruction_master_translator\"" {  } { { "nios_qsys/synthesis/nios_qsys.v" "cpu_nios_instruction_master_translator" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/nios_qsys.v" 648 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_qsys:u0\|altera_merlin_master_translator:cpu_nios_data_master_translator " "Info: Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_qsys:u0\|altera_merlin_master_translator:cpu_nios_data_master_translator\"" {  } { { "nios_qsys/synthesis/nios_qsys.v" "cpu_nios_data_master_translator" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/nios_qsys.v" 702 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_qsys:u0\|altera_merlin_slave_translator:cpu_nios_jtag_debug_module_translator " "Info: Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_qsys:u0\|altera_merlin_slave_translator:cpu_nios_jtag_debug_module_translator\"" {  } { { "nios_qsys/synthesis/nios_qsys.v" "cpu_nios_jtag_debug_module_translator" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/nios_qsys.v" 760 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_qsys:u0\|altera_merlin_slave_translator:sdram_controller_s1_translator " "Info: Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_qsys:u0\|altera_merlin_slave_translator:sdram_controller_s1_translator\"" {  } { { "nios_qsys/synthesis/nios_qsys.v" "sdram_controller_s1_translator" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/nios_qsys.v" 818 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_qsys:u0\|altera_merlin_slave_translator:leds_s1_translator " "Info: Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_qsys:u0\|altera_merlin_slave_translator:leds_s1_translator\"" {  } { { "nios_qsys/synthesis/nios_qsys.v" "leds_s1_translator" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/nios_qsys.v" 876 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 altera_merlin_slave_translator.sv(184) " "Warning (10230): Verilog HDL assignment warning at altera_merlin_slave_translator.sv(184): truncated value with size 4 to match size of target (1)" {  } { { "nios_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 altera_merlin_slave_translator.sv(267) " "Warning (10230): Verilog HDL assignment warning at altera_merlin_slave_translator.sv(267): truncated value with size 4 to match size of target (1)" {  } { { "nios_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_qsys:u0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Info: Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_qsys:u0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "nios_qsys/synthesis/nios_qsys.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/nios_qsys.v" 992 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 altera_merlin_slave_translator.sv(184) " "Warning (10230): Verilog HDL assignment warning at altera_merlin_slave_translator.sv(184): truncated value with size 4 to match size of target (1)" {  } { { "nios_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 altera_merlin_slave_translator.sv(267) " "Warning (10230): Verilog HDL assignment warning at altera_merlin_slave_translator.sv(267): truncated value with size 4 to match size of target (1)" {  } { { "nios_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_qsys:u0\|altera_merlin_slave_translator:lcd_display_control_slave_translator " "Info: Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_qsys:u0\|altera_merlin_slave_translator:lcd_display_control_slave_translator\"" {  } { { "nios_qsys/synthesis/nios_qsys.v" "lcd_display_control_slave_translator" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/nios_qsys.v" 1050 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 altera_merlin_slave_translator.sv(184) " "Warning (10230): Verilog HDL assignment warning at altera_merlin_slave_translator.sv(184): truncated value with size 4 to match size of target (1)" {  } { { "nios_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altera_merlin_slave_translator.sv(189) " "Warning (10230): Verilog HDL assignment warning at altera_merlin_slave_translator.sv(189): truncated value with size 32 to match size of target (8)" {  } { { "nios_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 altera_merlin_slave_translator.sv(267) " "Warning (10230): Verilog HDL assignment warning at altera_merlin_slave_translator.sv(267): truncated value with size 4 to match size of target (1)" {  } { { "nios_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_qsys:u0\|altera_merlin_master_agent:cpu_nios_instruction_master_translator_avalon_universal_master_0_agent " "Info: Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_qsys:u0\|altera_merlin_master_agent:cpu_nios_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "nios_qsys/synthesis/nios_qsys.v" "cpu_nios_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/nios_qsys.v" 1106 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "cp_data\[72\] altera_merlin_master_agent.sv(103) " "Warning (10034): Output port \"cp_data\[72\]\" at altera_merlin_master_agent.sv(103) has no driver" {  } { { "nios_qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/altera_merlin_master_agent.sv" 103 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_qsys:u0\|altera_merlin_master_agent:cpu_nios_data_master_translator_avalon_universal_master_0_agent " "Info: Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_qsys:u0\|altera_merlin_master_agent:cpu_nios_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "nios_qsys/synthesis/nios_qsys.v" "cpu_nios_data_master_translator_avalon_universal_master_0_agent" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/nios_qsys.v" 1162 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "cp_data\[72\] altera_merlin_master_agent.sv(103) " "Warning (10034): Output port \"cp_data\[72\]\" at altera_merlin_master_agent.sv(103) has no driver" {  } { { "nios_qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/altera_merlin_master_agent.sv" 103 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_qsys:u0\|altera_merlin_slave_agent:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Info: Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_qsys:u0\|altera_merlin_slave_agent:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "nios_qsys/synthesis/nios_qsys.v" "cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/nios_qsys.v" 1234 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_qsys:u0\|altera_merlin_slave_agent:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Info: Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_qsys:u0\|altera_merlin_slave_agent:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 399 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_qsys:u0\|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Info: Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_qsys:u0\|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "nios_qsys/synthesis/nios_qsys.v" "cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/nios_qsys.v" 1275 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sop_ptr altera_avalon_sc_fifo.v(138) " "Warning (10036): Verilog HDL or VHDL warning at altera_avalon_sc_fifo.v(138): object \"sop_ptr\" assigned a value but never read" {  } { { "nios_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 138 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "drop_on_error altera_avalon_sc_fifo.v(163) " "Warning (10036): Verilog HDL or VHDL warning at altera_avalon_sc_fifo.v(163): object \"drop_on_error\" assigned a value but never read" {  } { { "nios_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 163 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_qsys:u0\|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent " "Info: Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_qsys:u0\|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "nios_qsys/synthesis/nios_qsys.v" "sdram_controller_s1_translator_avalon_universal_slave_0_agent" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/nios_qsys.v" 1347 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_qsys:u0\|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Info: Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_qsys:u0\|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 399 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Info: Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "nios_qsys/synthesis/nios_qsys.v" "sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/nios_qsys.v" 1388 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sop_ptr altera_avalon_sc_fifo.v(138) " "Warning (10036): Verilog HDL or VHDL warning at altera_avalon_sc_fifo.v(138): object \"sop_ptr\" assigned a value but never read" {  } { { "nios_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 138 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "drop_on_error altera_avalon_sc_fifo.v(163) " "Warning (10036): Verilog HDL or VHDL warning at altera_avalon_sc_fifo.v(163): object \"drop_on_error\" assigned a value but never read" {  } { { "nios_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 163 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_addr_router nios_qsys:u0\|nios_qsys_addr_router:addr_router " "Info: Elaborating entity \"nios_qsys_addr_router\" for hierarchy \"nios_qsys:u0\|nios_qsys_addr_router:addr_router\"" {  } { { "nios_qsys/synthesis/nios_qsys.v" "addr_router" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/nios_qsys.v" 1856 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_addr_router_default_decode nios_qsys:u0\|nios_qsys_addr_router:addr_router\|nios_qsys_addr_router_default_decode:the_default_decode " "Info: Elaborating entity \"nios_qsys_addr_router_default_decode\" for hierarchy \"nios_qsys:u0\|nios_qsys_addr_router:addr_router\|nios_qsys_addr_router_default_decode:the_default_decode\"" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_addr_router.sv" "the_default_decode" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_addr_router.sv" 130 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 nios_qsys_addr_router.sv(41) " "Warning (10230): Verilog HDL assignment warning at nios_qsys_addr_router.sv(41): truncated value with size 32 to match size of target (3)" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_addr_router.sv" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_addr_router.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 nios_qsys_addr_router.sv(46) " "Warning (10230): Verilog HDL assignment warning at nios_qsys_addr_router.sv(46): truncated value with size 32 to match size of target (6)" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_addr_router.sv" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_addr_router.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_addr_router_001 nios_qsys:u0\|nios_qsys_addr_router_001:addr_router_001 " "Info: Elaborating entity \"nios_qsys_addr_router_001\" for hierarchy \"nios_qsys:u0\|nios_qsys_addr_router_001:addr_router_001\"" {  } { { "nios_qsys/synthesis/nios_qsys.v" "addr_router_001" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/nios_qsys.v" 1872 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_addr_router_001_default_decode nios_qsys:u0\|nios_qsys_addr_router_001:addr_router_001\|nios_qsys_addr_router_001_default_decode:the_default_decode " "Info: Elaborating entity \"nios_qsys_addr_router_001_default_decode\" for hierarchy \"nios_qsys:u0\|nios_qsys_addr_router_001:addr_router_001\|nios_qsys_addr_router_001_default_decode:the_default_decode\"" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_addr_router_001.sv" "the_default_decode" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_addr_router_001.sv" 134 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 nios_qsys_addr_router_001.sv(41) " "Warning (10230): Verilog HDL assignment warning at nios_qsys_addr_router_001.sv(41): truncated value with size 32 to match size of target (3)" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_addr_router_001.sv" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_addr_router_001.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 nios_qsys_addr_router_001.sv(46) " "Warning (10230): Verilog HDL assignment warning at nios_qsys_addr_router_001.sv(46): truncated value with size 32 to match size of target (6)" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_addr_router_001.sv" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_addr_router_001.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_id_router nios_qsys:u0\|nios_qsys_id_router:id_router " "Info: Elaborating entity \"nios_qsys_id_router\" for hierarchy \"nios_qsys:u0\|nios_qsys_id_router:id_router\"" {  } { { "nios_qsys/synthesis/nios_qsys.v" "id_router" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/nios_qsys.v" 1888 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_id_router_default_decode nios_qsys:u0\|nios_qsys_id_router:id_router\|nios_qsys_id_router_default_decode:the_default_decode " "Info: Elaborating entity \"nios_qsys_id_router_default_decode\" for hierarchy \"nios_qsys:u0\|nios_qsys_id_router:id_router\|nios_qsys_id_router_default_decode:the_default_decode\"" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_id_router.sv" "the_default_decode" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_id_router.sv" 128 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 nios_qsys_id_router.sv(41) " "Warning (10230): Verilog HDL assignment warning at nios_qsys_id_router.sv(41): truncated value with size 32 to match size of target (3)" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_id_router.sv" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_id_router.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 nios_qsys_id_router.sv(46) " "Warning (10230): Verilog HDL assignment warning at nios_qsys_id_router.sv(46): truncated value with size 32 to match size of target (6)" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_id_router.sv" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_id_router.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_id_router_001 nios_qsys:u0\|nios_qsys_id_router_001:id_router_001 " "Info: Elaborating entity \"nios_qsys_id_router_001\" for hierarchy \"nios_qsys:u0\|nios_qsys_id_router_001:id_router_001\"" {  } { { "nios_qsys/synthesis/nios_qsys.v" "id_router_001" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/nios_qsys.v" 1904 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_id_router_001_default_decode nios_qsys:u0\|nios_qsys_id_router_001:id_router_001\|nios_qsys_id_router_001_default_decode:the_default_decode " "Info: Elaborating entity \"nios_qsys_id_router_001_default_decode\" for hierarchy \"nios_qsys:u0\|nios_qsys_id_router_001:id_router_001\|nios_qsys_id_router_001_default_decode:the_default_decode\"" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_id_router_001.sv" "the_default_decode" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_id_router_001.sv" 128 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 nios_qsys_id_router_001.sv(41) " "Warning (10230): Verilog HDL assignment warning at nios_qsys_id_router_001.sv(41): truncated value with size 32 to match size of target (3)" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_id_router_001.sv" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_id_router_001.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 nios_qsys_id_router_001.sv(46) " "Warning (10230): Verilog HDL assignment warning at nios_qsys_id_router_001.sv(46): truncated value with size 32 to match size of target (6)" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_id_router_001.sv" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_id_router_001.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_id_router_002 nios_qsys:u0\|nios_qsys_id_router_002:id_router_002 " "Info: Elaborating entity \"nios_qsys_id_router_002\" for hierarchy \"nios_qsys:u0\|nios_qsys_id_router_002:id_router_002\"" {  } { { "nios_qsys/synthesis/nios_qsys.v" "id_router_002" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/nios_qsys.v" 1920 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_id_router_002_default_decode nios_qsys:u0\|nios_qsys_id_router_002:id_router_002\|nios_qsys_id_router_002_default_decode:the_default_decode " "Info: Elaborating entity \"nios_qsys_id_router_002_default_decode\" for hierarchy \"nios_qsys:u0\|nios_qsys_id_router_002:id_router_002\|nios_qsys_id_router_002_default_decode:the_default_decode\"" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_id_router_002.sv" "the_default_decode" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_id_router_002.sv" 128 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 nios_qsys_id_router_002.sv(41) " "Warning (10230): Verilog HDL assignment warning at nios_qsys_id_router_002.sv(41): truncated value with size 32 to match size of target (3)" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_id_router_002.sv" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_id_router_002.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 nios_qsys_id_router_002.sv(46) " "Warning (10230): Verilog HDL assignment warning at nios_qsys_id_router_002.sv(46): truncated value with size 32 to match size of target (6)" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_id_router_002.sv" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_id_router_002.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter nios_qsys:u0\|altera_merlin_traffic_limiter:limiter " "Info: Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"nios_qsys:u0\|altera_merlin_traffic_limiter:limiter\"" {  } { { "nios_qsys/synthesis/nios_qsys.v" "limiter" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/nios_qsys.v" 2011 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter nios_qsys:u0\|altera_merlin_traffic_limiter:limiter_001 " "Info: Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"nios_qsys:u0\|altera_merlin_traffic_limiter:limiter_001\"" {  } { { "nios_qsys/synthesis/nios_qsys.v" "limiter_001" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/nios_qsys.v" 2054 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter nios_qsys:u0\|altera_merlin_burst_adapter:burst_adapter " "Info: Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"nios_qsys:u0\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "nios_qsys/synthesis/nios_qsys.v" "burst_adapter" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/nios_qsys.v" 2091 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only nios_qsys:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba " "Info: Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"nios_qsys:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba\"" {  } { { "nios_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 361 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_qsys:u0\|altera_reset_controller:rst_controller " "Info: Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_qsys:u0\|altera_reset_controller:rst_controller\"" {  } { { "nios_qsys/synthesis/nios_qsys.v" "rst_controller" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/nios_qsys.v" 2116 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Info: Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "nios_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/altera_reset_controller.v" 105 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_cmd_xbar_demux nios_qsys:u0\|nios_qsys_cmd_xbar_demux:cmd_xbar_demux " "Info: Elaborating entity \"nios_qsys_cmd_xbar_demux\" for hierarchy \"nios_qsys:u0\|nios_qsys_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "nios_qsys/synthesis/nios_qsys.v" "cmd_xbar_demux" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/nios_qsys.v" 2139 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_cmd_xbar_demux_001 nios_qsys:u0\|nios_qsys_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Info: Elaborating entity \"nios_qsys_cmd_xbar_demux_001\" for hierarchy \"nios_qsys:u0\|nios_qsys_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "nios_qsys/synthesis/nios_qsys.v" "cmd_xbar_demux_001" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/nios_qsys.v" 2186 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_cmd_xbar_mux nios_qsys:u0\|nios_qsys_cmd_xbar_mux:cmd_xbar_mux " "Info: Elaborating entity \"nios_qsys_cmd_xbar_mux\" for hierarchy \"nios_qsys:u0\|nios_qsys_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "nios_qsys/synthesis/nios_qsys.v" "cmd_xbar_mux" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/nios_qsys.v" 2209 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "done nios_qsys_cmd_xbar_mux.sv(246) " "Warning (10036): Verilog HDL or VHDL warning at nios_qsys_cmd_xbar_mux.sv(246): object \"done\" assigned a value but never read" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cmd_xbar_mux.sv" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cmd_xbar_mux.sv" 246 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_qsys:u0\|nios_qsys_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Info: Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_qsys:u0\|nios_qsys_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cmd_xbar_mux.sv" "arb" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cmd_xbar_mux.sv" 323 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_qsys:u0\|nios_qsys_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Info: Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_qsys:u0\|nios_qsys_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 170 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_rsp_xbar_demux nios_qsys:u0\|nios_qsys_rsp_xbar_demux:rsp_xbar_demux " "Info: Elaborating entity \"nios_qsys_rsp_xbar_demux\" for hierarchy \"nios_qsys:u0\|nios_qsys_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "nios_qsys/synthesis/nios_qsys.v" "rsp_xbar_demux" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/nios_qsys.v" 2255 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_rsp_xbar_demux_002 nios_qsys:u0\|nios_qsys_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Info: Elaborating entity \"nios_qsys_rsp_xbar_demux_002\" for hierarchy \"nios_qsys:u0\|nios_qsys_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "nios_qsys/synthesis/nios_qsys.v" "rsp_xbar_demux_002" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/nios_qsys.v" 2295 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_rsp_xbar_mux nios_qsys:u0\|nios_qsys_rsp_xbar_mux:rsp_xbar_mux " "Info: Elaborating entity \"nios_qsys_rsp_xbar_mux\" for hierarchy \"nios_qsys:u0\|nios_qsys_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "nios_qsys/synthesis/nios_qsys.v" "rsp_xbar_mux" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/nios_qsys.v" 2369 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "prev_request nios_qsys_rsp_xbar_mux.sv(88) " "Warning (10036): Verilog HDL or VHDL warning at nios_qsys_rsp_xbar_mux.sv(88): object \"prev_request\" assigned a value but never read" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_rsp_xbar_mux.sv" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_rsp_xbar_mux.sv" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "locked nios_qsys_rsp_xbar_mux.sv(116) " "Warning (10036): Verilog HDL or VHDL warning at nios_qsys_rsp_xbar_mux.sv(116): object \"locked\" assigned a value but never read" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_rsp_xbar_mux.sv" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_rsp_xbar_mux.sv" 116 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "done nios_qsys_rsp_xbar_mux.sv(246) " "Warning (10036): Verilog HDL or VHDL warning at nios_qsys_rsp_xbar_mux.sv(246): object \"done\" assigned a value but never read" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_rsp_xbar_mux.sv" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_rsp_xbar_mux.sv" 246 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_qsys:u0\|nios_qsys_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Info: Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_qsys:u0\|nios_qsys_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_rsp_xbar_mux.sv" "arb" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_rsp_xbar_mux.sv" 323 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "grant_double_vector altera_merlin_arbitrator.sv(142) " "Warning (10036): Verilog HDL or VHDL warning at altera_merlin_arbitrator.sv(142): object \"grant_double_vector\" assigned a value but never read" {  } { { "nios_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 142 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_rsp_xbar_mux_001 nios_qsys:u0\|nios_qsys_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Info: Elaborating entity \"nios_qsys_rsp_xbar_mux_001\" for hierarchy \"nios_qsys:u0\|nios_qsys_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "nios_qsys/synthesis/nios_qsys.v" "rsp_xbar_mux_001" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/nios_qsys.v" 2416 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "prev_request nios_qsys_rsp_xbar_mux_001.sv(116) " "Warning (10036): Verilog HDL or VHDL warning at nios_qsys_rsp_xbar_mux_001.sv(116): object \"prev_request\" assigned a value but never read" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_rsp_xbar_mux_001.sv" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_rsp_xbar_mux_001.sv" 116 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "locked nios_qsys_rsp_xbar_mux_001.sv(160) " "Warning (10036): Verilog HDL or VHDL warning at nios_qsys_rsp_xbar_mux_001.sv(160): object \"locked\" assigned a value but never read" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_rsp_xbar_mux_001.sv" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_rsp_xbar_mux_001.sv" 160 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "done nios_qsys_rsp_xbar_mux_001.sv(314) " "Warning (10036): Verilog HDL or VHDL warning at nios_qsys_rsp_xbar_mux_001.sv(314): object \"done\" assigned a value but never read" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_rsp_xbar_mux_001.sv" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_rsp_xbar_mux_001.sv" 314 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_qsys:u0\|nios_qsys_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Info: Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_qsys:u0\|nios_qsys_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_rsp_xbar_mux_001.sv" "arb" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_rsp_xbar_mux_001.sv" 391 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "grant_double_vector altera_merlin_arbitrator.sv(142) " "Warning (10036): Verilog HDL or VHDL warning at altera_merlin_arbitrator.sv(142): object \"grant_double_vector\" assigned a value but never read" {  } { { "nios_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 142 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_qsys:u0\|nios_qsys_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Info: Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_qsys:u0\|nios_qsys_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 170 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios_qsys:u0\|altera_merlin_width_adapter:width_adapter " "Info: Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios_qsys:u0\|altera_merlin_width_adapter:width_adapter\"" {  } { { "nios_qsys/synthesis/nios_qsys.v" "width_adapter" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/nios_qsys.v" 2458 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "in_first_field altera_merlin_width_adapter.sv(199) " "Warning (10858): Verilog HDL warning at altera_merlin_width_adapter.sv(199): object in_first_field used but never assigned" {  } { { "nios_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 199 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios_qsys:u0\|altera_merlin_width_adapter:width_adapter_001 " "Info: Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios_qsys:u0\|altera_merlin_width_adapter:width_adapter_001\"" {  } { { "nios_qsys/synthesis/nios_qsys.v" "width_adapter_001" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/nios_qsys.v" 2500 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "in_first_field altera_merlin_width_adapter.sv(199) " "Warning (10858): Verilog HDL warning at altera_merlin_width_adapter.sv(199): object in_first_field used but never assigned" {  } { { "nios_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 199 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_reg altera_merlin_width_adapter.sv(208) " "Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(208): object \"address_reg\" assigned a value but never read" {  } { { "nios_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 208 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "p0_ready altera_merlin_width_adapter.sv(449) " "Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(449): object \"p0_ready\" assigned a value but never read" {  } { { "nios_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 449 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "p1_bwrap_field altera_merlin_width_adapter.sv(484) " "Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(484): object \"p1_bwrap_field\" assigned a value but never read" {  } { { "nios_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 484 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_irq_mapper nios_qsys:u0\|nios_qsys_irq_mapper:irq_mapper " "Info: Elaborating entity \"nios_qsys_irq_mapper\" for hierarchy \"nios_qsys:u0\|nios_qsys_irq_mapper:irq_mapper\"" {  } { { "nios_qsys/synthesis/nios_qsys.v" "irq_mapper" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/nios_qsys.v" 2507 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockPLL clockPLL:clockPLL_inst " "Info: Elaborating entity \"clockPLL\" for hierarchy \"clockPLL:clockPLL_inst\"" {  } { { "DE2_Board_top_level.vhd" "clockPLL_inst" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 300 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clockPLL:clockPLL_inst\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"clockPLL:clockPLL_inst\|altpll:altpll_component\"" {  } { { "clockPLL.vhd" "altpll_component" { Text "C:/NRCRee475/lab04/DE2_System/clockPLL.vhd" 138 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "clockPLL:clockPLL_inst\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"clockPLL:clockPLL_inst\|altpll:altpll_component\"" {  } { { "clockPLL.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/clockPLL.vhd" 138 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clockPLL:clockPLL_inst\|altpll:altpll_component " "Info: Instantiated megafunction \"clockPLL:clockPLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Info: Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info: Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Info: Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Info: Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Info: Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clockPLL " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clockPLL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info: Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "clockPLL.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/clockPLL.vhd" 138 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/NRCRee475/lab04/DE2_System/db/altsyncram_e502.tdf" 43 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2666 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2827 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 3291 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 7142 0 0 } } { "nios_qsys/synthesis/nios_qsys.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/nios_qsys.v" 522 0 0 } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[1\] " "Warning (14320): Synthesized away node \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/NRCRee475/lab04/DE2_System/db/altsyncram_e502.tdf" 72 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2666 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2827 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 3291 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 7142 0 0 } } { "nios_qsys/synthesis/nios_qsys.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/nios_qsys.v" 522 0 0 } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[2\] " "Warning (14320): Synthesized away node \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/NRCRee475/lab04/DE2_System/db/altsyncram_e502.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2666 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2827 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 3291 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 7142 0 0 } } { "nios_qsys/synthesis/nios_qsys.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/nios_qsys.v" 522 0 0 } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[3\] " "Warning (14320): Synthesized away node \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/NRCRee475/lab04/DE2_System/db/altsyncram_e502.tdf" 130 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2666 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2827 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 3291 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 7142 0 0 } } { "nios_qsys/synthesis/nios_qsys.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/nios_qsys.v" 522 0 0 } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[4\] " "Warning (14320): Synthesized away node \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/NRCRee475/lab04/DE2_System/db/altsyncram_e502.tdf" 159 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2666 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2827 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 3291 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 7142 0 0 } } { "nios_qsys/synthesis/nios_qsys.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/nios_qsys.v" 522 0 0 } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[5\] " "Warning (14320): Synthesized away node \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/NRCRee475/lab04/DE2_System/db/altsyncram_e502.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2666 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2827 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 3291 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 7142 0 0 } } { "nios_qsys/synthesis/nios_qsys.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/nios_qsys.v" 522 0 0 } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[6\] " "Warning (14320): Synthesized away node \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/NRCRee475/lab04/DE2_System/db/altsyncram_e502.tdf" 217 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2666 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2827 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 3291 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 7142 0 0 } } { "nios_qsys/synthesis/nios_qsys.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/nios_qsys.v" 522 0 0 } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[7\] " "Warning (14320): Synthesized away node \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/NRCRee475/lab04/DE2_System/db/altsyncram_e502.tdf" 246 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2666 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2827 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 3291 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 7142 0 0 } } { "nios_qsys/synthesis/nios_qsys.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/nios_qsys.v" 522 0 0 } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[8\] " "Warning (14320): Synthesized away node \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/NRCRee475/lab04/DE2_System/db/altsyncram_e502.tdf" 275 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2666 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2827 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 3291 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 7142 0 0 } } { "nios_qsys/synthesis/nios_qsys.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/nios_qsys.v" 522 0 0 } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[9\] " "Warning (14320): Synthesized away node \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/NRCRee475/lab04/DE2_System/db/altsyncram_e502.tdf" 304 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2666 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2827 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 3291 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 7142 0 0 } } { "nios_qsys/synthesis/nios_qsys.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/nios_qsys.v" 522 0 0 } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[10\] " "Warning (14320): Synthesized away node \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/NRCRee475/lab04/DE2_System/db/altsyncram_e502.tdf" 333 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2666 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2827 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 3291 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 7142 0 0 } } { "nios_qsys/synthesis/nios_qsys.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/nios_qsys.v" 522 0 0 } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[11\] " "Warning (14320): Synthesized away node \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/NRCRee475/lab04/DE2_System/db/altsyncram_e502.tdf" 362 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2666 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2827 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 3291 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 7142 0 0 } } { "nios_qsys/synthesis/nios_qsys.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/nios_qsys.v" 522 0 0 } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[12\] " "Warning (14320): Synthesized away node \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/NRCRee475/lab04/DE2_System/db/altsyncram_e502.tdf" 391 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2666 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2827 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 3291 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 7142 0 0 } } { "nios_qsys/synthesis/nios_qsys.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/nios_qsys.v" 522 0 0 } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[13\] " "Warning (14320): Synthesized away node \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/NRCRee475/lab04/DE2_System/db/altsyncram_e502.tdf" 420 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2666 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2827 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 3291 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 7142 0 0 } } { "nios_qsys/synthesis/nios_qsys.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/nios_qsys.v" 522 0 0 } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[14\] " "Warning (14320): Synthesized away node \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/NRCRee475/lab04/DE2_System/db/altsyncram_e502.tdf" 449 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2666 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2827 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 3291 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 7142 0 0 } } { "nios_qsys/synthesis/nios_qsys.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/nios_qsys.v" 522 0 0 } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[15\] " "Warning (14320): Synthesized away node \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/NRCRee475/lab04/DE2_System/db/altsyncram_e502.tdf" 478 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2666 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2827 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 3291 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 7142 0 0 } } { "nios_qsys/synthesis/nios_qsys.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/nios_qsys.v" 522 0 0 } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[16\] " "Warning (14320): Synthesized away node \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/NRCRee475/lab04/DE2_System/db/altsyncram_e502.tdf" 507 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2666 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2827 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 3291 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 7142 0 0 } } { "nios_qsys/synthesis/nios_qsys.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/nios_qsys.v" 522 0 0 } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[17\] " "Warning (14320): Synthesized away node \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/NRCRee475/lab04/DE2_System/db/altsyncram_e502.tdf" 536 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2666 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2827 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 3291 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 7142 0 0 } } { "nios_qsys/synthesis/nios_qsys.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/nios_qsys.v" 522 0 0 } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[18\] " "Warning (14320): Synthesized away node \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/NRCRee475/lab04/DE2_System/db/altsyncram_e502.tdf" 565 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2666 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2827 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 3291 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 7142 0 0 } } { "nios_qsys/synthesis/nios_qsys.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/nios_qsys.v" 522 0 0 } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[19\] " "Warning (14320): Synthesized away node \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/NRCRee475/lab04/DE2_System/db/altsyncram_e502.tdf" 594 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2666 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2827 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 3291 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 7142 0 0 } } { "nios_qsys/synthesis/nios_qsys.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/nios_qsys.v" 522 0 0 } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[20\] " "Warning (14320): Synthesized away node \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/NRCRee475/lab04/DE2_System/db/altsyncram_e502.tdf" 623 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2666 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2827 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 3291 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 7142 0 0 } } { "nios_qsys/synthesis/nios_qsys.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/nios_qsys.v" 522 0 0 } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[21\] " "Warning (14320): Synthesized away node \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/NRCRee475/lab04/DE2_System/db/altsyncram_e502.tdf" 652 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2666 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2827 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 3291 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 7142 0 0 } } { "nios_qsys/synthesis/nios_qsys.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/nios_qsys.v" 522 0 0 } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[22\] " "Warning (14320): Synthesized away node \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/NRCRee475/lab04/DE2_System/db/altsyncram_e502.tdf" 681 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2666 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2827 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 3291 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 7142 0 0 } } { "nios_qsys/synthesis/nios_qsys.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/nios_qsys.v" 522 0 0 } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[23\] " "Warning (14320): Synthesized away node \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/NRCRee475/lab04/DE2_System/db/altsyncram_e502.tdf" 710 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2666 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2827 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 3291 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 7142 0 0 } } { "nios_qsys/synthesis/nios_qsys.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/nios_qsys.v" 522 0 0 } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[24\] " "Warning (14320): Synthesized away node \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/NRCRee475/lab04/DE2_System/db/altsyncram_e502.tdf" 739 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2666 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2827 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 3291 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 7142 0 0 } } { "nios_qsys/synthesis/nios_qsys.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/nios_qsys.v" 522 0 0 } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[25\] " "Warning (14320): Synthesized away node \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/NRCRee475/lab04/DE2_System/db/altsyncram_e502.tdf" 768 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2666 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2827 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 3291 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 7142 0 0 } } { "nios_qsys/synthesis/nios_qsys.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/nios_qsys.v" 522 0 0 } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[26\] " "Warning (14320): Synthesized away node \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/NRCRee475/lab04/DE2_System/db/altsyncram_e502.tdf" 797 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2666 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2827 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 3291 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 7142 0 0 } } { "nios_qsys/synthesis/nios_qsys.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/nios_qsys.v" 522 0 0 } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[27\] " "Warning (14320): Synthesized away node \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/NRCRee475/lab04/DE2_System/db/altsyncram_e502.tdf" 826 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2666 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2827 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 3291 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 7142 0 0 } } { "nios_qsys/synthesis/nios_qsys.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/nios_qsys.v" 522 0 0 } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[28\] " "Warning (14320): Synthesized away node \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/NRCRee475/lab04/DE2_System/db/altsyncram_e502.tdf" 855 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2666 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2827 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 3291 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 7142 0 0 } } { "nios_qsys/synthesis/nios_qsys.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/nios_qsys.v" 522 0 0 } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[29\] " "Warning (14320): Synthesized away node \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/NRCRee475/lab04/DE2_System/db/altsyncram_e502.tdf" 884 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2666 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2827 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 3291 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 7142 0 0 } } { "nios_qsys/synthesis/nios_qsys.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/nios_qsys.v" 522 0 0 } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[30\] " "Warning (14320): Synthesized away node \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/NRCRee475/lab04/DE2_System/db/altsyncram_e502.tdf" 913 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2666 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2827 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 3291 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 7142 0 0 } } { "nios_qsys/synthesis/nios_qsys.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/nios_qsys.v" 522 0 0 } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[31\] " "Warning (14320): Synthesized away node \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/NRCRee475/lab04/DE2_System/db/altsyncram_e502.tdf" 942 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2666 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2827 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 3291 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 7142 0 0 } } { "nios_qsys/synthesis/nios_qsys.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/nios_qsys.v" 522 0 0 } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[32\] " "Warning (14320): Synthesized away node \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/NRCRee475/lab04/DE2_System/db/altsyncram_e502.tdf" 971 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2666 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2827 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 3291 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 7142 0 0 } } { "nios_qsys/synthesis/nios_qsys.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/nios_qsys.v" 522 0 0 } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[33\] " "Warning (14320): Synthesized away node \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/NRCRee475/lab04/DE2_System/db/altsyncram_e502.tdf" 1000 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2666 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2827 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 3291 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 7142 0 0 } } { "nios_qsys/synthesis/nios_qsys.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/nios_qsys.v" 522 0 0 } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[34\] " "Warning (14320): Synthesized away node \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[34\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/NRCRee475/lab04/DE2_System/db/altsyncram_e502.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2666 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2827 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 3291 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 7142 0 0 } } { "nios_qsys/synthesis/nios_qsys.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/nios_qsys.v" 522 0 0 } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[35\] " "Warning (14320): Synthesized away node \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component_module:nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[35\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/NRCRee475/lab04/DE2_System/db/altsyncram_e502.tdf" 1058 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2666 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2827 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 3291 0 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 7142 0 0 } } { "nios_qsys/synthesis/nios_qsys.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/nios_qsys.v" 522 0 0 } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|Add8 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|Add8\"" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "Add8" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 6470 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|lpm_add_sub:Add8 " "Info: Elaborated megafunction instantiation \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|lpm_add_sub:Add8\"" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 6470 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|lpm_add_sub:Add8 " "Info: Instantiated megafunction \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|lpm_add_sub:Add8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Info: Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Info: Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 6470 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8ri.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_8ri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8ri " "Info: Found entity 1: add_sub_8ri" {  } { { "db/add_sub_8ri.tdf" "" { Text "C:/NRCRee475/lab04/DE2_System/db/add_sub_8ri.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "Warning: The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[0\] GND pin " "Warning: The pin \"GPIO_0\[0\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 97 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[1\] GND pin " "Warning: The pin \"GPIO_0\[1\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 97 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[2\] GND pin " "Warning: The pin \"GPIO_0\[2\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 97 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[3\] GND pin " "Warning: The pin \"GPIO_0\[3\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 97 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[4\] GND pin " "Warning: The pin \"GPIO_0\[4\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 97 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[5\] GND pin " "Warning: The pin \"GPIO_0\[5\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 97 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[6\] GND pin " "Warning: The pin \"GPIO_0\[6\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 97 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[7\] GND pin " "Warning: The pin \"GPIO_0\[7\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 97 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[8\] GND pin " "Warning: The pin \"GPIO_0\[8\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 97 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[9\] GND pin " "Warning: The pin \"GPIO_0\[9\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 97 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[10\] GND pin " "Warning: The pin \"GPIO_0\[10\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 97 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[11\] GND pin " "Warning: The pin \"GPIO_0\[11\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 97 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[12\] GND pin " "Warning: The pin \"GPIO_0\[12\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 97 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[13\] GND pin " "Warning: The pin \"GPIO_0\[13\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 97 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[14\] GND pin " "Warning: The pin \"GPIO_0\[14\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 97 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[15\] GND pin " "Warning: The pin \"GPIO_0\[15\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 97 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[16\] GND pin " "Warning: The pin \"GPIO_0\[16\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 97 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[17\] GND pin " "Warning: The pin \"GPIO_0\[17\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 97 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[18\] GND pin " "Warning: The pin \"GPIO_0\[18\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 97 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[19\] GND pin " "Warning: The pin \"GPIO_0\[19\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 97 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[20\] GND pin " "Warning: The pin \"GPIO_0\[20\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 97 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[21\] GND pin " "Warning: The pin \"GPIO_0\[21\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 97 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[22\] GND pin " "Warning: The pin \"GPIO_0\[22\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 97 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[23\] GND pin " "Warning: The pin \"GPIO_0\[23\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 97 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[24\] GND pin " "Warning: The pin \"GPIO_0\[24\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 97 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[25\] GND pin " "Warning: The pin \"GPIO_0\[25\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 97 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[26\] GND pin " "Warning: The pin \"GPIO_0\[26\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 97 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[27\] GND pin " "Warning: The pin \"GPIO_0\[27\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 97 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[28\] GND pin " "Warning: The pin \"GPIO_0\[28\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 97 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[29\] GND pin " "Warning: The pin \"GPIO_0\[29\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 97 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[30\] GND pin " "Warning: The pin \"GPIO_0\[30\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 97 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[31\] GND pin " "Warning: The pin \"GPIO_0\[31\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 97 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[32\] GND pin " "Warning: The pin \"GPIO_0\[32\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 97 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[33\] GND pin " "Warning: The pin \"GPIO_0\[33\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 97 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[34\] GND pin " "Warning: The pin \"GPIO_0\[34\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 97 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[35\] GND pin " "Warning: The pin \"GPIO_0\[35\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 97 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[0\] GND pin " "Warning: The pin \"GPIO_1\[0\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 98 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[1\] GND pin " "Warning: The pin \"GPIO_1\[1\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 98 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[2\] GND pin " "Warning: The pin \"GPIO_1\[2\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 98 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[3\] GND pin " "Warning: The pin \"GPIO_1\[3\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 98 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[4\] GND pin " "Warning: The pin \"GPIO_1\[4\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 98 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[5\] GND pin " "Warning: The pin \"GPIO_1\[5\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 98 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[6\] GND pin " "Warning: The pin \"GPIO_1\[6\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 98 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[7\] GND pin " "Warning: The pin \"GPIO_1\[7\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 98 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[8\] GND pin " "Warning: The pin \"GPIO_1\[8\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 98 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[9\] GND pin " "Warning: The pin \"GPIO_1\[9\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 98 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[10\] GND pin " "Warning: The pin \"GPIO_1\[10\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 98 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[11\] GND pin " "Warning: The pin \"GPIO_1\[11\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 98 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[12\] GND pin " "Warning: The pin \"GPIO_1\[12\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 98 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[13\] GND pin " "Warning: The pin \"GPIO_1\[13\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 98 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[14\] GND pin " "Warning: The pin \"GPIO_1\[14\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 98 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[15\] GND pin " "Warning: The pin \"GPIO_1\[15\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 98 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[16\] GND pin " "Warning: The pin \"GPIO_1\[16\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 98 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[17\] GND pin " "Warning: The pin \"GPIO_1\[17\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 98 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[18\] GND pin " "Warning: The pin \"GPIO_1\[18\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 98 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[19\] GND pin " "Warning: The pin \"GPIO_1\[19\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 98 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[20\] GND pin " "Warning: The pin \"GPIO_1\[20\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 98 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[21\] GND pin " "Warning: The pin \"GPIO_1\[21\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 98 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[22\] GND pin " "Warning: The pin \"GPIO_1\[22\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 98 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[23\] GND pin " "Warning: The pin \"GPIO_1\[23\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 98 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[24\] GND pin " "Warning: The pin \"GPIO_1\[24\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 98 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[25\] GND pin " "Warning: The pin \"GPIO_1\[25\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 98 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[26\] GND pin " "Warning: The pin \"GPIO_1\[26\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 98 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[27\] GND pin " "Warning: The pin \"GPIO_1\[27\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 98 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[28\] GND pin " "Warning: The pin \"GPIO_1\[28\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 98 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[29\] GND pin " "Warning: The pin \"GPIO_1\[29\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 98 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[30\] GND pin " "Warning: The pin \"GPIO_1\[30\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 98 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[31\] GND pin " "Warning: The pin \"GPIO_1\[31\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 98 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[32\] GND pin " "Warning: The pin \"GPIO_1\[32\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 98 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[33\] GND pin " "Warning: The pin \"GPIO_1\[33\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 98 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[34\] GND pin " "Warning: The pin \"GPIO_1\[34\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 98 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[35\] GND pin " "Warning: The pin \"GPIO_1\[35\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 98 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following tri-state nodes are fed by constants" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_sdram_controller.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_sdram_controller.v" 440 -1 0 } } { "nios_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "nios_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 277 -1 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_jtag_uart_0.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_jtag_uart_0.v" 561 -1 0 } } { "nios_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 4452 -1 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 4753 -1 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_sdram_controller.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_sdram_controller.v" 354 -1 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_jtag_uart_0.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_jtag_uart_0.v" 606 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 284 -1 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 4490 -1 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_sdram_controller.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_sdram_controller.v" 304 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 223 -1 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 728 -1 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 4785 -1 0 } } { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 6226 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Warning (13410): Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Warning (13410): Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Warning (13410): Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Warning (13410): Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Warning (13410): Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Warning (13410): Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Warning (13410): Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Warning (13410): Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Warning (13410): Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Warning (13410): Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] VCC " "Warning (13410): Pin \"HEX0\[1\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] VCC " "Warning (13410): Pin \"HEX0\[2\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] VCC " "Warning (13410): Pin \"HEX0\[3\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] VCC " "Warning (13410): Pin \"HEX0\[4\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] VCC " "Warning (13410): Pin \"HEX0\[5\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Warning (13410): Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Warning (13410): Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Warning (13410): Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Warning (13410): Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Warning (13410): Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Warning (13410): Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Warning (13410): Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Warning (13410): Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Warning (13410): Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Warning (13410): Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Warning (13410): Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Warning (13410): Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Warning (13410): Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Warning (13410): Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Warning (13410): Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Warning (13410): Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Warning (13410): Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Warning (13410): Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Warning (13410): Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Warning (13410): Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Warning (13410): Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Warning (13410): Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Warning (13410): Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Warning (13410): Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Warning (13410): Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Warning (13410): Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Warning (13410): Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Warning (13410): Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Warning (13410): Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Warning (13410): Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Warning (13410): Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Warning (13410): Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Warning (13410): Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Warning (13410): Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Warning (13410): Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Warning (13410): Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] VCC " "Warning (13410): Pin \"HEX6\[0\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] VCC " "Warning (13410): Pin \"HEX6\[1\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] VCC " "Warning (13410): Pin \"HEX6\[2\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] VCC " "Warning (13410): Pin \"HEX6\[3\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] VCC " "Warning (13410): Pin \"HEX6\[4\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] VCC " "Warning (13410): Pin \"HEX6\[5\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Warning (13410): Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] VCC " "Warning (13410): Pin \"HEX7\[0\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] VCC " "Warning (13410): Pin \"HEX7\[1\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] VCC " "Warning (13410): Pin \"HEX7\[2\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] VCC " "Warning (13410): Pin \"HEX7\[3\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] VCC " "Warning (13410): Pin \"HEX7\[4\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] VCC " "Warning (13410): Pin \"HEX7\[5\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Warning (13410): Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Warning (13410): Pin \"LCD_ON\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Warning (13410): Pin \"LCD_BLON\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 94 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Warning (13410): Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Warning (13410): Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Warning (13410): Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Warning (13410): Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Warning (13410): Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Warning (13410): Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Warning (13410): Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Warning (13410): Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[8\] GND " "Warning (13410): Pin \"VGA_R\[8\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[9\] GND " "Warning (13410): Pin \"VGA_R\[9\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Warning (13410): Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Warning (13410): Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Warning (13410): Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Warning (13410): Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Warning (13410): Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Warning (13410): Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Warning (13410): Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Warning (13410): Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[8\] GND " "Warning (13410): Pin \"VGA_G\[8\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[9\] GND " "Warning (13410): Pin \"VGA_G\[9\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Warning (13410): Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Warning (13410): Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Warning (13410): Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Warning (13410): Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Warning (13410): Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Warning (13410): Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Warning (13410): Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Warning (13410): Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[8\] GND " "Warning (13410): Pin \"VGA_B\[8\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[9\] GND " "Warning (13410): Pin \"VGA_B\[9\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Warning (13410): Pin \"VGA_CLK\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK GND " "Warning (13410): Pin \"VGA_BLANK\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Warning (13410): Pin \"VGA_HS\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Warning (13410): Pin \"VGA_VS\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC GND " "Warning (13410): Pin \"VGA_SYNC\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Warning (13410): Pin \"AUD_XCK\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_BCLK GND " "Warning (13410): Pin \"AUD_BCLK\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Warning (13410): Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACLRCK GND " "Warning (13410): Pin \"AUD_DACLRCK\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_ADCLRCL GND " "Warning (13410): Pin \"AUD_ADCLRCL\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 121 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD GND " "Warning (13410): Pin \"UART_TXD\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "PS2_CLK GND " "Warning (13410): Pin \"PS2_CLK\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 129 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Warning (13410): Pin \"I2C_SCLK\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_CLK GND " "Warning (13410): Pin \"ENET_CLK\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_CMD GND " "Warning (13410): Pin \"ENET_CMD\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_CS_N GND " "Warning (13410): Pin \"ENET_CS_N\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_RD_N GND " "Warning (13410): Pin \"ENET_RD_N\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_WR_N GND " "Warning (13410): Pin \"ENET_WR_N\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 143 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_RST_N GND " "Warning (13410): Pin \"ENET_RST_N\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET GND " "Warning (13410): Pin \"TD_RESET\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[0\] GND " "Warning (13410): Pin \"OTG_ADDR\[0\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 159 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[1\] GND " "Warning (13410): Pin \"OTG_ADDR\[1\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 159 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_CS_N GND " "Warning (13410): Pin \"OTG_CS_N\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 161 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RD_N GND " "Warning (13410): Pin \"OTG_RD_N\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_WR_N GND " "Warning (13410): Pin \"OTG_WR_N\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RST_N GND " "Warning (13410): Pin \"OTG_RST_N\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_DACK0_N GND " "Warning (13410): Pin \"OTG_DACK0_N\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_DACK1_N GND " "Warning (13410): Pin \"OTG_DACK1_N\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Warning (13410): Pin \"IRDA_TXD\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 175 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Warning (13410): Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 187 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[0\] GND " "Warning (13410): Pin \"SRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[1\] GND " "Warning (13410): Pin \"SRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[2\] GND " "Warning (13410): Pin \"SRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[3\] GND " "Warning (13410): Pin \"SRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[4\] GND " "Warning (13410): Pin \"SRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Warning (13410): Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Warning (13410): Pin \"SRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Warning (13410): Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[8\] GND " "Warning (13410): Pin \"SRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[9\] GND " "Warning (13410): Pin \"SRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Warning (13410): Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Warning (13410): Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Warning (13410): Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Warning (13410): Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Warning (13410): Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Warning (13410): Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Warning (13410): Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Warning (13410): Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WE_N GND " "Warning (13410): Pin \"SRAM_WE_N\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Warning (13410): Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Warning (13410): Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Warning (13410): Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Warning (13410): Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[0\] GND " "Warning (13410): Pin \"FL_ADDR\[0\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 202 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[1\] GND " "Warning (13410): Pin \"FL_ADDR\[1\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 202 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[2\] GND " "Warning (13410): Pin \"FL_ADDR\[2\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 202 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[3\] GND " "Warning (13410): Pin \"FL_ADDR\[3\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 202 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[4\] GND " "Warning (13410): Pin \"FL_ADDR\[4\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 202 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[5\] GND " "Warning (13410): Pin \"FL_ADDR\[5\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 202 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[6\] GND " "Warning (13410): Pin \"FL_ADDR\[6\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 202 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[7\] GND " "Warning (13410): Pin \"FL_ADDR\[7\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 202 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[8\] GND " "Warning (13410): Pin \"FL_ADDR\[8\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 202 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[9\] GND " "Warning (13410): Pin \"FL_ADDR\[9\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 202 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[10\] GND " "Warning (13410): Pin \"FL_ADDR\[10\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 202 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[11\] GND " "Warning (13410): Pin \"FL_ADDR\[11\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 202 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[12\] GND " "Warning (13410): Pin \"FL_ADDR\[12\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 202 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[13\] GND " "Warning (13410): Pin \"FL_ADDR\[13\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 202 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[14\] GND " "Warning (13410): Pin \"FL_ADDR\[14\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 202 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[15\] GND " "Warning (13410): Pin \"FL_ADDR\[15\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 202 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[16\] GND " "Warning (13410): Pin \"FL_ADDR\[16\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 202 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[17\] GND " "Warning (13410): Pin \"FL_ADDR\[17\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 202 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[18\] GND " "Warning (13410): Pin \"FL_ADDR\[18\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 202 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[19\] GND " "Warning (13410): Pin \"FL_ADDR\[19\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 202 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[20\] GND " "Warning (13410): Pin \"FL_ADDR\[20\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 202 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[21\] GND " "Warning (13410): Pin \"FL_ADDR\[21\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 202 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_CE_N GND " "Warning (13410): Pin \"FL_CE_N\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 204 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_OE_N GND " "Warning (13410): Pin \"FL_OE_N\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 205 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RST_N GND " "Warning (13410): Pin \"FL_RST_N\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WE_N GND " "Warning (13410): Pin \"FL_WE_N\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 207 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_DAT3 GND " "Warning (13410): Pin \"SD_DAT3\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 211 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CMD GND " "Warning (13410): Pin \"SD_CMD\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Warning (13410): Pin \"SD_CLK\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 213 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "301 301 " "Info: 301 registers lost all their fanouts during netlist optimizations. The first 301 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_itrace:the_nios_qsys_cpu_nios_nios2_oci_itrace\|itm\[0\] " "Info: Register \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_itrace:the_nios_qsys_cpu_nios_nios2_oci_itrace\|itm\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_itrace:the_nios_qsys_cpu_nios_nios2_oci_itrace\|itm\[1\] " "Info: Register \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_itrace:the_nios_qsys_cpu_nios_nios2_oci_itrace\|itm\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_itrace:the_nios_qsys_cpu_nios_nios2_oci_itrace\|itm\[2\] " "Info: Register \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_itrace:the_nios_qsys_cpu_nios_nios2_oci_itrace\|itm\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_itrace:the_nios_qsys_cpu_nios_nios2_oci_itrace\|itm\[3\] " "Info: Register \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_itrace:the_nios_qsys_cpu_nios_nios2_oci_itrace\|itm\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_itrace:the_nios_qsys_cpu_nios_nios2_oci_itrace\|itm\[4\] " "Info: Register \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_itrace:the_nios_qsys_cpu_nios_nios2_oci_itrace\|itm\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_itrace:the_nios_qsys_cpu_nios_nios2_oci_itrace\|itm\[5\] " "Info: Register \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_itrace:the_nios_qsys_cpu_nios_nios2_oci_itrace\|itm\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_itrace:the_nios_qsys_cpu_nios_nios2_oci_itrace\|itm\[6\] " "Info: Register \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_itrace:the_nios_qsys_cpu_nios_nios2_oci_itrace\|itm\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_itrace:the_nios_qsys_cpu_nios_nios2_oci_itrace\|itm\[7\] " "Info: Register \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_itrace:the_nios_qsys_cpu_nios_nios2_oci_itrace\|itm\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_itrace:the_nios_qsys_cpu_nios_nios2_oci_itrace\|itm\[8\] " "Info: Register \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_itrace:the_nios_qsys_cpu_nios_nios2_oci_itrace\|itm\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_itrace:the_nios_qsys_cpu_nios_nios2_oci_itrace\|itm\[9\] " "Info: Register \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_itrace:the_nios_qsys_cpu_nios_nios2_oci_itrace\|itm\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_itrace:the_nios_qsys_cpu_nios_nios2_oci_itrace\|itm\[10\] " "Info: Register \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_itrace:the_nios_qsys_cpu_nios_nios2_oci_itrace\|itm\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_itrace:the_nios_qsys_cpu_nios_nios2_oci_itrace\|itm\[11\] " "Info: Register \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_itrace:the_nios_qsys_cpu_nios_nios2_oci_itrace\|itm\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_itrace:the_nios_qsys_cpu_nios_nios2_oci_itrace\|itm\[12\] " "Info: Register \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_itrace:the_nios_qsys_cpu_nios_nios2_oci_itrace\|itm\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_itrace:the_nios_qsys_cpu_nios_nios2_oci_itrace\|itm\[13\] " "Info: Register \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_itrace:the_nios_qsys_cpu_nios_nios2_oci_itrace\|itm\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_itrace:the_nios_qsys_cpu_nios_nios2_oci_itrace\|itm\[14\] " "Info: Register \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_itrace:the_nios_qsys_cpu_nios_nios2_oci_itrace\|itm\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_itrace:the_nios_qsys_cpu_nios_nios2_oci_itrace\|itm\[15\] " "Info: Register \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_itrace:the_nios_qsys_cpu_nios_nios2_oci_itrace\|itm\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_itrace:the_nios_qsys_cpu_nios_nios2_oci_itrace\|itm\[16\] " "Info: Register \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_itrace:the_nios_qsys_cpu_nios_nios2_oci_itrace\|itm\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_itrace:the_nios_qsys_cpu_nios_nios2_oci_itrace\|itm\[17\] " "Info: Register \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_itrace:the_nios_qsys_cpu_nios_nios2_oci_itrace\|itm\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_itrace:the_nios_qsys_cpu_nios_nios2_oci_itrace\|itm\[18\] " "Info: Register \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_itrace:the_nios_qsys_cpu_nios_nios2_oci_itrace\|itm\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_itrace:the_nios_qsys_cpu_nios_nios2_oci_itrace\|itm\[19\] " "Info: Register \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_itrace:the_nios_qsys_cpu_nios_nios2_oci_itrace\|itm\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_itrace:the_nios_qsys_cpu_nios_nios2_oci_itrace\|itm\[20\] " "Info: Register \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_itrace:the_nios_qsys_cpu_nios_nios2_oci_itrace\|itm\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_itrace:the_nios_qsys_cpu_nios_nios2_oci_itrace\|itm\[21\] " "Info: Register \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_itrace:the_nios_qsys_cpu_nios_nios2_oci_itrace\|itm\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_itrace:the_nios_qsys_cpu_nios_nios2_oci_itrace\|itm\[22\] " "Info: Register \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_itrace:the_nios_qsys_cpu_nios_nios2_oci_itrace\|itm\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_itrace:the_nios_qsys_cpu_nios_nios2_oci_itrace\|itm\[23\] " "Info: Register \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_itrace:the_nios_qsys_cpu_nios_nios2_oci_itrace\|itm\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_itrace:the_nios_qsys_cpu_nios_nios2_oci_itrace\|itm\[24\] " "Info: Register \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_itrace:the_nios_qsys_cpu_nios_nios2_oci_itrace\|itm\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_itrace:the_nios_qsys_cpu_nios_nios2_oci_itrace\|itm\[25\] " "Info: Register \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_itrace:the_nios_qsys_cpu_nios_nios2_oci_itrace\|itm\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_itrace:the_nios_qsys_cpu_nios_nios2_oci_itrace\|itm\[26\] " "Info: Register \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_itrace:the_nios_qsys_cpu_nios_nios2_oci_itrace\|itm\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_itrace:the_nios_qsys_cpu_nios_nios2_oci_itrace\|itm\[27\] " "Info: Register \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_itrace:the_nios_qsys_cpu_nios_nios2_oci_itrace\|itm\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_itrace:the_nios_qsys_cpu_nios_nios2_oci_itrace\|itm\[28\] " "Info: Register \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_itrace:the_nios_qsys_cpu_nios_nios2_oci_itrace\|itm\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_itrace:the_nios_qsys_cpu_nios_nios2_oci_itrace\|itm\[29\] " "Info: Register \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_itrace:the_nios_qsys_cpu_nios_nios2_oci_itrace\|itm\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_itrace:the_nios_qsys_cpu_nios_nios2_oci_itrace\|itm\[30\] " "Info: Register \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_itrace:the_nios_qsys_cpu_nios_nios2_oci_itrace\|itm\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_itrace:the_nios_qsys_cpu_nios_nios2_oci_itrace\|itm\[31\] " "Info: Register \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_itrace:the_nios_qsys_cpu_nios_nios2_oci_itrace\|itm\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_itrace:the_nios_qsys_cpu_nios_nios2_oci_itrace\|itm\[34\] " "Info: Register \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_itrace:the_nios_qsys_cpu_nios_nios2_oci_itrace\|itm\[34\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_itrace:the_nios_qsys_cpu_nios_nios2_oci_itrace\|itm\[33\] " "Info: Register \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_itrace:the_nios_qsys_cpu_nios_nios2_oci_itrace\|itm\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_itrace:the_nios_qsys_cpu_nios_nios2_oci_itrace\|itm\[32\] " "Info: Register \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_itrace:the_nios_qsys_cpu_nios_nios2_oci_itrace\|itm\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_itrace:the_nios_qsys_cpu_nios_nios2_oci_itrace\|itm\[35\] " "Info: Register \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_itrace:the_nios_qsys_cpu_nios_nios2_oci_itrace\|itm\[35\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:lcd_display_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[75\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:lcd_display_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[75\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:lcd_display_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[74\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:lcd_display_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[74\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:lcd_display_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[73\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:lcd_display_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[73\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:lcd_display_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[75\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:lcd_display_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[75\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:lcd_display_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[74\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:lcd_display_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[74\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:lcd_display_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[73\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:lcd_display_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[73\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[75\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[75\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[74\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[74\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[73\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[73\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[75\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[75\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[74\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[74\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[73\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[73\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[75\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[75\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[74\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[74\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[73\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[73\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[75\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[75\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[74\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[74\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[73\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[73\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[75\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[75\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[74\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[74\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[73\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[73\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[75\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[75\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[74\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[74\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[73\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[73\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|trc_jtag_addr\[0\] " "Info: Register \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|trc_jtag_addr\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|trc_jtag_addr\[16\] " "Info: Register \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|trc_jtag_addr\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|trc_jtag_addr\[15\] " "Info: Register \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|trc_jtag_addr\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|trc_jtag_addr\[14\] " "Info: Register \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|trc_jtag_addr\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|trc_jtag_addr\[13\] " "Info: Register \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|trc_jtag_addr\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|trc_jtag_addr\[12\] " "Info: Register \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|trc_jtag_addr\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|trc_jtag_addr\[11\] " "Info: Register \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|trc_jtag_addr\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|trc_jtag_addr\[10\] " "Info: Register \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|trc_jtag_addr\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|trc_jtag_addr\[9\] " "Info: Register \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|trc_jtag_addr\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|trc_jtag_addr\[8\] " "Info: Register \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|trc_jtag_addr\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|trc_jtag_addr\[7\] " "Info: Register \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|trc_jtag_addr\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|trc_jtag_addr\[6\] " "Info: Register \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|trc_jtag_addr\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|trc_jtag_addr\[5\] " "Info: Register \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|trc_jtag_addr\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|trc_jtag_addr\[4\] " "Info: Register \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|trc_jtag_addr\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|trc_jtag_addr\[3\] " "Info: Register \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|trc_jtag_addr\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|trc_jtag_addr\[2\] " "Info: Register \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|trc_jtag_addr\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|trc_jtag_addr\[1\] " "Info: Register \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_im:the_nios_qsys_cpu_nios_nios2_oci_im\|trc_jtag_addr\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_merlin_width_adapter:width_adapter\|address_reg\[24\] " "Info: Register \"nios_qsys:u0\|altera_merlin_width_adapter:width_adapter\|address_reg\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_merlin_width_adapter:width_adapter\|address_reg\[23\] " "Info: Register \"nios_qsys:u0\|altera_merlin_width_adapter:width_adapter\|address_reg\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[42\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[42\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[41\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[41\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[40\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[40\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[39\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[39\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[38\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[38\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[37\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[37\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[36\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[36\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[35\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[35\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[34\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[34\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[33\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[32\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[31\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[30\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[29\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[28\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[27\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[26\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[25\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[24\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[23\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[22\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[21\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[20\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[42\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[42\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[41\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[41\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[40\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[40\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[39\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[39\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[38\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[38\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[37\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[37\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[36\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[36\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[35\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[35\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[34\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[34\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[33\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[32\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[31\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[30\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[29\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[28\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[27\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[26\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[25\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[24\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[23\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[22\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[21\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[20\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[42\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[42\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[41\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[41\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[40\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[40\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[39\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[39\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[38\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[38\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[37\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[37\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[36\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[36\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[35\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[35\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[34\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[34\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[33\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[32\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[31\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[30\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[29\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[28\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[27\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[26\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[25\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[24\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[23\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[22\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[21\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[20\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[42\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[42\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[41\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[41\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[40\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[40\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[39\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[39\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[38\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[38\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[37\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[37\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[36\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[36\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[35\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[35\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[34\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[34\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[33\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[32\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[31\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[30\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[29\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[28\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[27\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[26\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[25\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[24\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[23\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[22\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[21\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[20\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[42\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[42\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[41\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[41\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[40\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[40\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[39\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[39\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[38\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[38\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[37\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[37\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[36\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[36\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[35\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[35\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[34\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[34\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[33\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[32\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[31\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[30\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[29\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[28\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[27\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[26\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[25\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[24\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[23\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[22\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[21\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[20\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[42\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[42\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[41\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[41\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[40\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[40\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[39\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[39\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[38\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[38\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[37\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[37\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[36\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[36\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[35\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[35\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[34\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[34\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[33\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[32\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[31\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[30\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[29\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[28\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[27\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[26\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[25\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[24\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[23\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[22\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[21\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[20\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[42\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[42\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[41\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[41\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[40\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[40\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[39\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[39\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[38\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[38\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[37\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[37\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[36\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[36\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[35\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[35\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[34\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[34\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[33\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[32\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[31\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[30\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[29\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[28\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[27\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[26\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[25\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[24\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[23\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[22\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[21\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[20\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[42\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[42\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[41\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[41\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[40\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[40\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[39\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[39\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[38\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[38\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[37\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[37\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[36\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[36\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[35\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[35\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[34\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[34\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[33\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[32\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[31\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[30\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[29\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[28\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[27\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[26\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[25\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[24\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[23\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[22\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[21\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[20\] " "Info: Register \"nios_qsys:u0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[24\] " "Info: Register \"nios_qsys:u0\|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[23\] " "Info: Register \"nios_qsys:u0\|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[22\] " "Info: Register \"nios_qsys:u0\|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[21\] " "Info: Register \"nios_qsys:u0\|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[20\] " "Info: Register \"nios_qsys:u0\|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[19\] " "Info: Register \"nios_qsys:u0\|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[18\] " "Info: Register \"nios_qsys:u0\|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[17\] " "Info: Register \"nios_qsys:u0\|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[16\] " "Info: Register \"nios_qsys:u0\|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[15\] " "Info: Register \"nios_qsys:u0\|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[14\] " "Info: Register \"nios_qsys:u0\|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[13\] " "Info: Register \"nios_qsys:u0\|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[12\] " "Info: Register \"nios_qsys:u0\|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[11\] " "Info: Register \"nios_qsys:u0\|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[10\] " "Info: Register \"nios_qsys:u0\|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[9\] " "Info: Register \"nios_qsys:u0\|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[8\] " "Info: Register \"nios_qsys:u0\|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[7\] " "Info: Register \"nios_qsys:u0\|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[6\] " "Info: Register \"nios_qsys:u0\|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[5\] " "Info: Register \"nios_qsys:u0\|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[4\] " "Info: Register \"nios_qsys:u0\|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[3\] " "Info: Register \"nios_qsys:u0\|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[2\] " "Info: Register \"nios_qsys:u0\|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|nios_qsys_sdram_controller:sdram_controller\|m_next~9 " "Info: Register \"nios_qsys:u0\|nios_qsys_sdram_controller:sdram_controller\|m_next~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|nios_qsys_sdram_controller:sdram_controller\|m_next~10 " "Info: Register \"nios_qsys:u0\|nios_qsys_sdram_controller:sdram_controller\|m_next~10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|nios_qsys_sdram_controller:sdram_controller\|m_next~13 " "Info: Register \"nios_qsys:u0\|nios_qsys_sdram_controller:sdram_controller\|m_next~13\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|nios_qsys_sdram_controller:sdram_controller\|m_next~14 " "Info: Register \"nios_qsys:u0\|nios_qsys_sdram_controller:sdram_controller\|m_next~14\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|nios_qsys_sdram_controller:sdram_controller\|m_next~16 " "Info: Register \"nios_qsys:u0\|nios_qsys_sdram_controller:sdram_controller\|m_next~16\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|nios_qsys_sdram_controller:sdram_controller\|i_next~4 " "Info: Register \"nios_qsys:u0\|nios_qsys_sdram_controller:sdram_controller\|i_next~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|nios_qsys_sdram_controller:sdram_controller\|i_next~5 " "Info: Register \"nios_qsys:u0\|nios_qsys_sdram_controller:sdram_controller\|i_next~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|nios_qsys_sdram_controller:sdram_controller\|i_next~6 " "Info: Register \"nios_qsys:u0\|nios_qsys_sdram_controller:sdram_controller\|i_next~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|nios_qsys_sdram_controller:sdram_controller\|i_state~14 " "Info: Register \"nios_qsys:u0\|nios_qsys_sdram_controller:sdram_controller\|i_state~14\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|nios_qsys_sdram_controller:sdram_controller\|i_state~15 " "Info: Register \"nios_qsys:u0\|nios_qsys_sdram_controller:sdram_controller\|i_state~15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|nios_qsys_sdram_controller:sdram_controller\|i_state~16 " "Info: Register \"nios_qsys:u0\|nios_qsys_sdram_controller:sdram_controller\|i_state~16\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_jtag_debug_module_wrapper:the_nios_qsys_cpu_nios_jtag_debug_module_wrapper\|nios_qsys_cpu_nios_jtag_debug_module_tck:the_nios_qsys_cpu_nios_jtag_debug_module_tck\|DRsize~3 " "Info: Register \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_jtag_debug_module_wrapper:the_nios_qsys_cpu_nios_jtag_debug_module_wrapper\|nios_qsys_cpu_nios_jtag_debug_module_tck:the_nios_qsys_cpu_nios_jtag_debug_module_tck\|DRsize~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_jtag_debug_module_wrapper:the_nios_qsys_cpu_nios_jtag_debug_module_wrapper\|nios_qsys_cpu_nios_jtag_debug_module_tck:the_nios_qsys_cpu_nios_jtag_debug_module_tck\|DRsize~4 " "Info: Register \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_jtag_debug_module_wrapper:the_nios_qsys_cpu_nios_jtag_debug_module_wrapper\|nios_qsys_cpu_nios_jtag_debug_module_tck:the_nios_qsys_cpu_nios_jtag_debug_module_tck\|DRsize~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_jtag_debug_module_wrapper:the_nios_qsys_cpu_nios_jtag_debug_module_wrapper\|nios_qsys_cpu_nios_jtag_debug_module_tck:the_nios_qsys_cpu_nios_jtag_debug_module_tck\|DRsize~5 " "Info: Register \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_jtag_debug_module_wrapper:the_nios_qsys_cpu_nios_jtag_debug_module_wrapper\|nios_qsys_cpu_nios_jtag_debug_module_tck:the_nios_qsys_cpu_nios_jtag_debug_module_tck\|DRsize~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_jtag_debug_module_wrapper:the_nios_qsys_cpu_nios_jtag_debug_module_wrapper\|nios_qsys_cpu_nios_jtag_debug_module_tck:the_nios_qsys_cpu_nios_jtag_debug_module_tck\|DRsize.101 " "Info: Register \"nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_jtag_debug_module_wrapper:the_nios_qsys_cpu_nios_jtag_debug_module_wrapper\|nios_qsys_cpu_nios_jtag_debug_module_tck:the_nios_qsys_cpu_nios_jtag_debug_module_tck\|DRsize.101\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.map.smsg " "Info: Generated suppressed messages file C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "clockPLL:clockPLL_inst\|altpll:altpll_component\|pll " "Info: Adding node \"clockPLL:clockPLL_inst\|altpll:altpll_component\|pll\"" {  } {  } 0 0 "Adding node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "24 " "Warning: Design contains 24 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27 " "Warning (15610): No output dependent on input pin \"CLOCK_27\"" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EXT_CLOCK " "Warning (15610): No output dependent on input pin \"EXT_CLOCK\"" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 66 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "Warning (15610): No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "Warning (15610): No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "Warning (15610): No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "Warning (15610): No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 120 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "Warning (15610): No output dependent on input pin \"UART_RXD\"" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 125 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_INT " "Warning (15610): No output dependent on input pin \"ENET_INT\"" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 141 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 152 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 152 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 152 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 152 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 152 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 152 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 152 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 152 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "Warning (15610): No output dependent on input pin \"TD_HS\"" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 153 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "Warning (15610): No output dependent on input pin \"TD_VS\"" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 154 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "Warning (15610): No output dependent on input pin \"TD_CLK27\"" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 155 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT0 " "Warning (15610): No output dependent on input pin \"OTG_INT0\"" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 165 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT1 " "Warning (15610): No output dependent on input pin \"OTG_INT1\"" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 166 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_DREQ0 " "Warning (15610): No output dependent on input pin \"OTG_DREQ0\"" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 167 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_DREQ1 " "Warning (15610): No output dependent on input pin \"OTG_DREQ1\"" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 168 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "Warning (15610): No output dependent on input pin \"IRDA_RXD\"" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 176 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3960 " "Info: Implemented 3960 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "47 " "Info: Implemented 47 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "222 " "Info: Implemented 222 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "157 " "Info: Implemented 157 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "3363 " "Info: Implemented 3363 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "165 " "Info: Implemented 165 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Info: Implemented 4 DSP elements" {  } {  } 0 0 "Implemented %1!d! DSP elements" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 362 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 362 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "321 " "Info: Peak virtual memory: 321 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 28 11:17:46 2011 " "Info: Processing ended: Wed Sep 28 11:17:46 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Info: Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Info: Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Full Version " "Info: Version 11.0 Build 157 04/27/2011 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 28 11:17:48 2011 " "Info: Processing started: Wed Sep 28 11:17:48 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab04 -c DE2_Board_top_level " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off lab04 -c DE2_Board_top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE2_Board_top_level EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"DE2_Board_top_level\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "clockPLL:clockPLL_inst\|altpll:altpll_component\|pll Cyclone II PLL " "Info: Implemented PLL \"clockPLL:clockPLL_inst\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clockPLL:clockPLL_inst\|altpll:altpll_component\|_clk0 1 1 0 0 " "Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for clockPLL:clockPLL_inst\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clockPLL:clockPLL_inst\|altpll:altpll_component\|_clk1 1 1 -54 -3000 " "Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of -54 degrees (-3000 ps) for clockPLL:clockPLL_inst\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 11066 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 11067 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 422 " "Critical Warning: No exact pin location assignment(s) for 2 pins of 422 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AUD_ADCLRCL " "Info: Pin AUD_ADCLRCL not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { AUD_ADCLRCL } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 121 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCL } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 563 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TD_CLK27 " "Info: Pin TD_CLK27 not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { TD_CLK27 } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 155 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { TD_CLK27 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 577 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info: Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Info: Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read_write1*\}\]  " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read_write1*\}\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Info: Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "Info: set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Info: Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info: create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "Info: set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.sdc " "Info: Reading SDC File: 'nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "nios_qsys/synthesis/submodules/altera_reset_controller.sdc " "Info: Reading SDC File: 'nios_qsys/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_reset_controller.sdc 18 *\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain*\|clrn pin " "Warning: Ignored filter at altera_reset_controller.sdc(18): *\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain*\|clrn could not be matched with a pin" {  } { { "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/altera_reset_controller.sdc" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/altera_reset_controller.sdc" 18 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_reset_controller.sdc 18 Argument <to> is an empty collection " "Warning: Ignored set_false_path at altera_reset_controller.sdc(18): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_pins -compatibility_mode -nocase *\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain*\|clrn\] " "Info: set_false_path -to \[get_pins -compatibility_mode -nocase *\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain*\|clrn\]" {  } { { "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/altera_reset_controller.sdc" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/altera_reset_controller.sdc" 18 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/altera_reset_controller.sdc" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/altera_reset_controller.sdc" 18 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Warning: Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "Warning: PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: clockPLL_inst\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning: Node: clockPLL_inst\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WSTA_GENERIC_WARNING" "Node: clockPLL_inst\|altpll_component\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning: Node: clockPLL_inst\|altpll_component\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Info: Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Info: Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "Info:   Period   Clock Name" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "Info: ======== ============" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " "Info:  100.000 altera_reserved_tck" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clockPLL:clockPLL_inst\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Info: Automatically promoted node clockPLL:clockPLL_inst\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clockPLL:clockPLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 664 5573 6591 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clockPLL:clockPLL_inst\|altpll:altpll_component\|_clk1 (placed in counter C2 of PLL_1) " "Info: Automatically promoted node clockPLL:clockPLL_inst\|altpll:altpll_component\|_clk1 (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_X0_Y1_N1 " "Info: Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_X0_Y1_N1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clockPLL:clockPLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 664 5573 6591 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Info: Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 4875 5573 6591 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Info: Automatically promoted node nios_qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_debug:the_nios_qsys_cpu_nios_nios2_oci_debug\|jtag_break~1 " "Info: Destination node nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_debug:the_nios_qsys_cpu_nios_nios2_oci_debug\|jtag_break~1" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 333 -1 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci|nios_qsys_cpu_nios_nios2_oci_debug:the_nios_qsys_cpu_nios_nios2_oci_debug|jtag_break~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 6163 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_qsys:u0\|nios_qsys_sdram_controller:sdram_controller\|active_rnw~3 " "Info: Destination node nios_qsys:u0\|nios_qsys_sdram_controller:sdram_controller\|active_rnw~3" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_sdram_controller.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_sdram_controller.v" 213 -1 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|active_rnw~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 6375 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_qsys:u0\|nios_qsys_sdram_controller:sdram_controller\|active_cs_n~0 " "Info: Destination node nios_qsys:u0\|nios_qsys_sdram_controller:sdram_controller\|active_cs_n~0" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_sdram_controller.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_sdram_controller.v" 210 -1 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|active_cs_n~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 6403 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_qsys:u0\|altera_merlin_width_adapter:width_adapter\|endofpacket_reg~0 " "Info: Destination node nios_qsys:u0\|altera_merlin_width_adapter:width_adapter\|endofpacket_reg~0" {  } { { "nios_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 212 -1 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_qsys:u0|altera_merlin_width_adapter:width_adapter|endofpacket_reg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 6612 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_qsys:u0\|nios_qsys_sdram_controller:sdram_controller\|i_refs\[0\] " "Info: Destination node nios_qsys:u0\|nios_qsys_sdram_controller:sdram_controller\|i_refs\[0\]" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_sdram_controller.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_sdram_controller.v" 354 -1 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|i_refs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 1513 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_qsys:u0\|nios_qsys_sdram_controller:sdram_controller\|i_refs\[2\] " "Info: Destination node nios_qsys:u0\|nios_qsys_sdram_controller:sdram_controller\|i_refs\[2\]" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_sdram_controller.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_sdram_controller.v" 354 -1 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|i_refs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 1511 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_qsys:u0\|nios_qsys_sdram_controller:sdram_controller\|i_refs\[1\] " "Info: Destination node nios_qsys:u0\|nios_qsys_sdram_controller:sdram_controller\|i_refs\[1\]" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_sdram_controller.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_sdram_controller.v" 354 -1 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|i_refs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 1512 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_debug:the_nios_qsys_cpu_nios_nios2_oci_debug\|resetlatch~0 " "Info: Destination node nios_qsys:u0\|nios_qsys_cpu_nios:cpu_nios\|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci\|nios_qsys_cpu_nios_nios2_oci_debug:the_nios_qsys_cpu_nios_nios2_oci_debug\|resetlatch~0" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 316 -1 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci|nios_qsys_cpu_nios_nios2_oci_debug:the_nios_qsys_cpu_nios_nios2_oci_debug|resetlatch~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 7644 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "nios_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 839 5573 6591 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|clr_reg  " "Info: Automatically promoted node sld_hub:auto_hub\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|clr_reg~_wirecell " "Info: Destination node sld_hub:auto_hub\|clr_reg~_wirecell" {  } { { "sld_hub.vhd" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 11052 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "sld_hub.vhd" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|clr_reg" } } } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 10888 5573 6591 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Info: Automatically promoted node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~0 " "Info: Destination node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_hub.vhd" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/sld_hub.vhd" 1024 -1 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 10967 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~1 " "Info: Destination node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_hub.vhd" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/sld_hub.vhd" 1024 -1 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 10968 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Info: Destination node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_hub.vhd" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/sld_hub.vhd" 1039 -1 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 11053 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "sld_hub.vhd" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/sld_hub.vhd" 1039 -1 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 10774 5573 6591 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Warning: Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "68 I/O " "Extra Info: Packed 68 registers into blocks of type I/O" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 Embedded multiplier block " "Extra Info: Packed 16 registers into blocks of type Embedded multiplier block" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "50 " "Extra Info: Created 50 register duplicates" {  } {  } 1 0 "Created %1!d! register duplicates" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 3.3V 1 1 0 " "Info: Number of I/O pins in group: 2 (unused VREF, 3.3V VCCIO, 1 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 62 2 " "Info: I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 62 total pin(s) used --  2 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 62 1 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 62 total pin(s) used --  1 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 55 1 " "Info: I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 55 total pin(s) used --  1 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 24 34 " "Info: I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 24 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 56 9 " "Info: I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 56 total pin(s) used --  9 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 56 3 " "Info: I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 56 total pin(s) used --  3 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 58 0 " "Info: I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 58 total pin(s) used --  0 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 53 3 " "Info: I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 53 total pin(s) used --  3 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Warning: Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCK " "Warning: Node \"TCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCS " "Warning: Node \"TCS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TCS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDI " "Warning: Node \"TDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TDI" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDO " "Warning: Node \"TDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Info: Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Info: Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "39 X22_Y12 X32_Y23 " "Info: Router estimated peak interconnect usage is 39% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Info: Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "378 " "Warning: Found 378 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[0\] 0 " "Info: Pin \"LCD_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[1\] 0 " "Info: Pin \"LCD_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[2\] 0 " "Info: Pin \"LCD_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[3\] 0 " "Info: Pin \"LCD_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[4\] 0 " "Info: Pin \"LCD_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[5\] 0 " "Info: Pin \"LCD_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[6\] 0 " "Info: Pin \"LCD_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[7\] 0 " "Info: Pin \"LCD_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[0\] 0 " "Info: Pin \"GPIO_0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[1\] 0 " "Info: Pin \"GPIO_0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[2\] 0 " "Info: Pin \"GPIO_0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[3\] 0 " "Info: Pin \"GPIO_0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[4\] 0 " "Info: Pin \"GPIO_0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[5\] 0 " "Info: Pin \"GPIO_0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[6\] 0 " "Info: Pin \"GPIO_0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[7\] 0 " "Info: Pin \"GPIO_0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[8\] 0 " "Info: Pin \"GPIO_0\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[9\] 0 " "Info: Pin \"GPIO_0\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[10\] 0 " "Info: Pin \"GPIO_0\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[11\] 0 " "Info: Pin \"GPIO_0\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[12\] 0 " "Info: Pin \"GPIO_0\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[13\] 0 " "Info: Pin \"GPIO_0\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[14\] 0 " "Info: Pin \"GPIO_0\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[15\] 0 " "Info: Pin \"GPIO_0\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[16\] 0 " "Info: Pin \"GPIO_0\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[17\] 0 " "Info: Pin \"GPIO_0\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[18\] 0 " "Info: Pin \"GPIO_0\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[19\] 0 " "Info: Pin \"GPIO_0\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[20\] 0 " "Info: Pin \"GPIO_0\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[21\] 0 " "Info: Pin \"GPIO_0\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[22\] 0 " "Info: Pin \"GPIO_0\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[23\] 0 " "Info: Pin \"GPIO_0\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[24\] 0 " "Info: Pin \"GPIO_0\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[25\] 0 " "Info: Pin \"GPIO_0\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[26\] 0 " "Info: Pin \"GPIO_0\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[27\] 0 " "Info: Pin \"GPIO_0\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[28\] 0 " "Info: Pin \"GPIO_0\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[29\] 0 " "Info: Pin \"GPIO_0\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[30\] 0 " "Info: Pin \"GPIO_0\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[31\] 0 " "Info: Pin \"GPIO_0\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[32\] 0 " "Info: Pin \"GPIO_0\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[33\] 0 " "Info: Pin \"GPIO_0\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[34\] 0 " "Info: Pin \"GPIO_0\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[35\] 0 " "Info: Pin \"GPIO_0\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[0\] 0 " "Info: Pin \"GPIO_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[1\] 0 " "Info: Pin \"GPIO_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[2\] 0 " "Info: Pin \"GPIO_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[3\] 0 " "Info: Pin \"GPIO_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[4\] 0 " "Info: Pin \"GPIO_1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[5\] 0 " "Info: Pin \"GPIO_1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[6\] 0 " "Info: Pin \"GPIO_1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[7\] 0 " "Info: Pin \"GPIO_1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[8\] 0 " "Info: Pin \"GPIO_1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[9\] 0 " "Info: Pin \"GPIO_1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[10\] 0 " "Info: Pin \"GPIO_1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[11\] 0 " "Info: Pin \"GPIO_1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[12\] 0 " "Info: Pin \"GPIO_1\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[13\] 0 " "Info: Pin \"GPIO_1\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[14\] 0 " "Info: Pin \"GPIO_1\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[15\] 0 " "Info: Pin \"GPIO_1\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[16\] 0 " "Info: Pin \"GPIO_1\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[17\] 0 " "Info: Pin \"GPIO_1\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[18\] 0 " "Info: Pin \"GPIO_1\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[19\] 0 " "Info: Pin \"GPIO_1\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[20\] 0 " "Info: Pin \"GPIO_1\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[21\] 0 " "Info: Pin \"GPIO_1\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[22\] 0 " "Info: Pin \"GPIO_1\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[23\] 0 " "Info: Pin \"GPIO_1\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[24\] 0 " "Info: Pin \"GPIO_1\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[25\] 0 " "Info: Pin \"GPIO_1\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[26\] 0 " "Info: Pin \"GPIO_1\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[27\] 0 " "Info: Pin \"GPIO_1\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[28\] 0 " "Info: Pin \"GPIO_1\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[29\] 0 " "Info: Pin \"GPIO_1\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[30\] 0 " "Info: Pin \"GPIO_1\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[31\] 0 " "Info: Pin \"GPIO_1\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[32\] 0 " "Info: Pin \"GPIO_1\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[33\] 0 " "Info: Pin \"GPIO_1\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[34\] 0 " "Info: Pin \"GPIO_1\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[35\] 0 " "Info: Pin \"GPIO_1\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PS2_DAT 0 " "Info: Pin \"PS2_DAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SDAT 0 " "Info: Pin \"I2C_SDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[0\] 0 " "Info: Pin \"ENET_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[1\] 0 " "Info: Pin \"ENET_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[2\] 0 " "Info: Pin \"ENET_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[3\] 0 " "Info: Pin \"ENET_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[4\] 0 " "Info: Pin \"ENET_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[5\] 0 " "Info: Pin \"ENET_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[6\] 0 " "Info: Pin \"ENET_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[7\] 0 " "Info: Pin \"ENET_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[8\] 0 " "Info: Pin \"ENET_DATA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[9\] 0 " "Info: Pin \"ENET_DATA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[10\] 0 " "Info: Pin \"ENET_DATA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[11\] 0 " "Info: Pin \"ENET_DATA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[12\] 0 " "Info: Pin \"ENET_DATA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[13\] 0 " "Info: Pin \"ENET_DATA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[14\] 0 " "Info: Pin \"ENET_DATA\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[15\] 0 " "Info: Pin \"ENET_DATA\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[0\] 0 " "Info: Pin \"OTG_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[1\] 0 " "Info: Pin \"OTG_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[2\] 0 " "Info: Pin \"OTG_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[3\] 0 " "Info: Pin \"OTG_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[4\] 0 " "Info: Pin \"OTG_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[5\] 0 " "Info: Pin \"OTG_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[6\] 0 " "Info: Pin \"OTG_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[7\] 0 " "Info: Pin \"OTG_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[8\] 0 " "Info: Pin \"OTG_DATA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[9\] 0 " "Info: Pin \"OTG_DATA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[10\] 0 " "Info: Pin \"OTG_DATA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[11\] 0 " "Info: Pin \"OTG_DATA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[12\] 0 " "Info: Pin \"OTG_DATA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[13\] 0 " "Info: Pin \"OTG_DATA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[14\] 0 " "Info: Pin \"OTG_DATA\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[15\] 0 " "Info: Pin \"OTG_DATA\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_FSPEED 0 " "Info: Pin \"OTG_FSPEED\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_LSPEED 0 " "Info: Pin \"OTG_LSPEED\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[0\] 0 " "Info: Pin \"DRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[1\] 0 " "Info: Pin \"DRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[2\] 0 " "Info: Pin \"DRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[3\] 0 " "Info: Pin \"DRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[4\] 0 " "Info: Pin \"DRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[5\] 0 " "Info: Pin \"DRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[6\] 0 " "Info: Pin \"DRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[7\] 0 " "Info: Pin \"DRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[8\] 0 " "Info: Pin \"DRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[9\] 0 " "Info: Pin \"DRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[10\] 0 " "Info: Pin \"DRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[11\] 0 " "Info: Pin \"DRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[12\] 0 " "Info: Pin \"DRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[13\] 0 " "Info: Pin \"DRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[14\] 0 " "Info: Pin \"DRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[15\] 0 " "Info: Pin \"DRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[0\] 0 " "Info: Pin \"SRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[1\] 0 " "Info: Pin \"SRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[2\] 0 " "Info: Pin \"SRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[3\] 0 " "Info: Pin \"SRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[4\] 0 " "Info: Pin \"SRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[5\] 0 " "Info: Pin \"SRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[6\] 0 " "Info: Pin \"SRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[7\] 0 " "Info: Pin \"SRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[8\] 0 " "Info: Pin \"SRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[9\] 0 " "Info: Pin \"SRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[10\] 0 " "Info: Pin \"SRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[11\] 0 " "Info: Pin \"SRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[12\] 0 " "Info: Pin \"SRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[13\] 0 " "Info: Pin \"SRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[14\] 0 " "Info: Pin \"SRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[15\] 0 " "Info: Pin \"SRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[0\] 0 " "Info: Pin \"FL_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[1\] 0 " "Info: Pin \"FL_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[2\] 0 " "Info: Pin \"FL_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[3\] 0 " "Info: Pin \"FL_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[4\] 0 " "Info: Pin \"FL_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[5\] 0 " "Info: Pin \"FL_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[6\] 0 " "Info: Pin \"FL_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[7\] 0 " "Info: Pin \"FL_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_DAT 0 " "Info: Pin \"SD_DAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Info: Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Info: Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Info: Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Info: Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Info: Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Info: Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Info: Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Info: Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Info: Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Info: Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[10\] 0 " "Info: Pin \"LEDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[11\] 0 " "Info: Pin \"LEDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[12\] 0 " "Info: Pin \"LEDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[13\] 0 " "Info: Pin \"LEDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[14\] 0 " "Info: Pin \"LEDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[15\] 0 " "Info: Pin \"LEDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[16\] 0 " "Info: Pin \"LEDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[17\] 0 " "Info: Pin \"LEDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Info: Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Info: Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Info: Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Info: Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Info: Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Info: Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Info: Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Info: Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[8\] 0 " "Info: Pin \"LEDG\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Info: Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Info: Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Info: Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Info: Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Info: Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Info: Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Info: Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Info: Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Info: Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Info: Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Info: Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Info: Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Info: Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Info: Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Info: Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Info: Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Info: Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Info: Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Info: Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Info: Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Info: Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Info: Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Info: Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Info: Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Info: Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Info: Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Info: Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Info: Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[0\] 0 " "Info: Pin \"HEX4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[1\] 0 " "Info: Pin \"HEX4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[2\] 0 " "Info: Pin \"HEX4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[3\] 0 " "Info: Pin \"HEX4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[4\] 0 " "Info: Pin \"HEX4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[5\] 0 " "Info: Pin \"HEX4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[6\] 0 " "Info: Pin \"HEX4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[0\] 0 " "Info: Pin \"HEX5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[1\] 0 " "Info: Pin \"HEX5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[2\] 0 " "Info: Pin \"HEX5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[3\] 0 " "Info: Pin \"HEX5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[4\] 0 " "Info: Pin \"HEX5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[5\] 0 " "Info: Pin \"HEX5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[6\] 0 " "Info: Pin \"HEX5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[0\] 0 " "Info: Pin \"HEX6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[1\] 0 " "Info: Pin \"HEX6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[2\] 0 " "Info: Pin \"HEX6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[3\] 0 " "Info: Pin \"HEX6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[4\] 0 " "Info: Pin \"HEX6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[5\] 0 " "Info: Pin \"HEX6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[6\] 0 " "Info: Pin \"HEX6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[0\] 0 " "Info: Pin \"HEX7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[1\] 0 " "Info: Pin \"HEX7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[2\] 0 " "Info: Pin \"HEX7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[3\] 0 " "Info: Pin \"HEX7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[4\] 0 " "Info: Pin \"HEX7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[5\] 0 " "Info: Pin \"HEX7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[6\] 0 " "Info: Pin \"HEX7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RW 0 " "Info: Pin \"LCD_RW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_EN 0 " "Info: Pin \"LCD_EN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RS 0 " "Info: Pin \"LCD_RS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_ON 0 " "Info: Pin \"LCD_ON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_BLON 0 " "Info: Pin \"LCD_BLON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[0\] 0 " "Info: Pin \"VGA_R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[1\] 0 " "Info: Pin \"VGA_R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[2\] 0 " "Info: Pin \"VGA_R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[3\] 0 " "Info: Pin \"VGA_R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[4\] 0 " "Info: Pin \"VGA_R\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[5\] 0 " "Info: Pin \"VGA_R\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[6\] 0 " "Info: Pin \"VGA_R\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[7\] 0 " "Info: Pin \"VGA_R\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[8\] 0 " "Info: Pin \"VGA_R\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[9\] 0 " "Info: Pin \"VGA_R\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[0\] 0 " "Info: Pin \"VGA_G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[1\] 0 " "Info: Pin \"VGA_G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[2\] 0 " "Info: Pin \"VGA_G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[3\] 0 " "Info: Pin \"VGA_G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[4\] 0 " "Info: Pin \"VGA_G\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[5\] 0 " "Info: Pin \"VGA_G\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[6\] 0 " "Info: Pin \"VGA_G\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[7\] 0 " "Info: Pin \"VGA_G\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[8\] 0 " "Info: Pin \"VGA_G\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[9\] 0 " "Info: Pin \"VGA_G\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[0\] 0 " "Info: Pin \"VGA_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[1\] 0 " "Info: Pin \"VGA_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[2\] 0 " "Info: Pin \"VGA_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[3\] 0 " "Info: Pin \"VGA_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[4\] 0 " "Info: Pin \"VGA_B\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[5\] 0 " "Info: Pin \"VGA_B\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[6\] 0 " "Info: Pin \"VGA_B\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[7\] 0 " "Info: Pin \"VGA_B\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[8\] 0 " "Info: Pin \"VGA_B\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[9\] 0 " "Info: Pin \"VGA_B\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_CLK 0 " "Info: Pin \"VGA_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLANK 0 " "Info: Pin \"VGA_BLANK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_HS 0 " "Info: Pin \"VGA_HS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_VS 0 " "Info: Pin \"VGA_VS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_SYNC 0 " "Info: Pin \"VGA_SYNC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_XCK 0 " "Info: Pin \"AUD_XCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_BCLK 0 " "Info: Pin \"AUD_BCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACDAT 0 " "Info: Pin \"AUD_DACDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACLRCK 0 " "Info: Pin \"AUD_DACLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_ADCLRCL 0 " "Info: Pin \"AUD_ADCLRCL\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "UART_TXD 0 " "Info: Pin \"UART_TXD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PS2_CLK 0 " "Info: Pin \"PS2_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SCLK 0 " "Info: Pin \"I2C_SCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_CLK 0 " "Info: Pin \"ENET_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_CMD 0 " "Info: Pin \"ENET_CMD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_CS_N 0 " "Info: Pin \"ENET_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_RD_N 0 " "Info: Pin \"ENET_RD_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_WR_N 0 " "Info: Pin \"ENET_WR_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_RST_N 0 " "Info: Pin \"ENET_RST_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TD_RESET 0 " "Info: Pin \"TD_RESET\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_ADDR\[0\] 0 " "Info: Pin \"OTG_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_ADDR\[1\] 0 " "Info: Pin \"OTG_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_CS_N 0 " "Info: Pin \"OTG_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_RD_N 0 " "Info: Pin \"OTG_RD_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_WR_N 0 " "Info: Pin \"OTG_WR_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_RST_N 0 " "Info: Pin \"OTG_RST_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DACK0_N 0 " "Info: Pin \"OTG_DACK0_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DACK1_N 0 " "Info: Pin \"OTG_DACK1_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRDA_TXD 0 " "Info: Pin \"IRDA_TXD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[0\] 0 " "Info: Pin \"DRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[1\] 0 " "Info: Pin \"DRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[2\] 0 " "Info: Pin \"DRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[3\] 0 " "Info: Pin \"DRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[4\] 0 " "Info: Pin \"DRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[5\] 0 " "Info: Pin \"DRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[6\] 0 " "Info: Pin \"DRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[7\] 0 " "Info: Pin \"DRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[8\] 0 " "Info: Pin \"DRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[9\] 0 " "Info: Pin \"DRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[10\] 0 " "Info: Pin \"DRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[11\] 0 " "Info: Pin \"DRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_0 0 " "Info: Pin \"DRAM_BA_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_1 0 " "Info: Pin \"DRAM_BA_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_LDQM 0 " "Info: Pin \"DRAM_LDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_UDQM 0 " "Info: Pin \"DRAM_UDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_RAS_N 0 " "Info: Pin \"DRAM_RAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CAS_N 0 " "Info: Pin \"DRAM_CAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CKE 0 " "Info: Pin \"DRAM_CKE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CLK 0 " "Info: Pin \"DRAM_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_WE_N 0 " "Info: Pin \"DRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CS_N 0 " "Info: Pin \"DRAM_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[0\] 0 " "Info: Pin \"SRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[1\] 0 " "Info: Pin \"SRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[2\] 0 " "Info: Pin \"SRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[3\] 0 " "Info: Pin \"SRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[4\] 0 " "Info: Pin \"SRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[5\] 0 " "Info: Pin \"SRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[6\] 0 " "Info: Pin \"SRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[7\] 0 " "Info: Pin \"SRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[8\] 0 " "Info: Pin \"SRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[9\] 0 " "Info: Pin \"SRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[10\] 0 " "Info: Pin \"SRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[11\] 0 " "Info: Pin \"SRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[12\] 0 " "Info: Pin \"SRAM_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[13\] 0 " "Info: Pin \"SRAM_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[14\] 0 " "Info: Pin \"SRAM_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[15\] 0 " "Info: Pin \"SRAM_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[16\] 0 " "Info: Pin \"SRAM_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[17\] 0 " "Info: Pin \"SRAM_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_WE_N 0 " "Info: Pin \"SRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_OE_N 0 " "Info: Pin \"SRAM_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_UB_N 0 " "Info: Pin \"SRAM_UB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_LB_N 0 " "Info: Pin \"SRAM_LB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_CE_N 0 " "Info: Pin \"SRAM_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[0\] 0 " "Info: Pin \"FL_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[1\] 0 " "Info: Pin \"FL_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[2\] 0 " "Info: Pin \"FL_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[3\] 0 " "Info: Pin \"FL_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[4\] 0 " "Info: Pin \"FL_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[5\] 0 " "Info: Pin \"FL_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[6\] 0 " "Info: Pin \"FL_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[7\] 0 " "Info: Pin \"FL_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[8\] 0 " "Info: Pin \"FL_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[9\] 0 " "Info: Pin \"FL_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[10\] 0 " "Info: Pin \"FL_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[11\] 0 " "Info: Pin \"FL_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[12\] 0 " "Info: Pin \"FL_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[13\] 0 " "Info: Pin \"FL_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[14\] 0 " "Info: Pin \"FL_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[15\] 0 " "Info: Pin \"FL_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[16\] 0 " "Info: Pin \"FL_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[17\] 0 " "Info: Pin \"FL_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[18\] 0 " "Info: Pin \"FL_ADDR\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[19\] 0 " "Info: Pin \"FL_ADDR\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[20\] 0 " "Info: Pin \"FL_ADDR\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[21\] 0 " "Info: Pin \"FL_ADDR\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_CE_N 0 " "Info: Pin \"FL_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_OE_N 0 " "Info: Pin \"FL_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_RST_N 0 " "Info: Pin \"FL_RST_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_WE_N 0 " "Info: Pin \"FL_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_DAT3 0 " "Info: Pin \"SD_DAT3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_CMD 0 " "Info: Pin \"SD_CMD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_CLK 0 " "Info: Pin \"SD_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "133 " "Warning: Following 133 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently enabled " "Info: Pin GPIO_0\[0\] has a permanently enabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { GPIO_0[0] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 97 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 360 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently enabled " "Info: Pin GPIO_0\[1\] has a permanently enabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { GPIO_0[1] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 97 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 361 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently enabled " "Info: Pin GPIO_0\[2\] has a permanently enabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { GPIO_0[2] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 97 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 362 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently enabled " "Info: Pin GPIO_0\[3\] has a permanently enabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { GPIO_0[3] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 97 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 363 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently enabled " "Info: Pin GPIO_0\[4\] has a permanently enabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { GPIO_0[4] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 97 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 364 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently enabled " "Info: Pin GPIO_0\[5\] has a permanently enabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { GPIO_0[5] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 97 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 365 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently enabled " "Info: Pin GPIO_0\[6\] has a permanently enabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { GPIO_0[6] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 97 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 366 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently enabled " "Info: Pin GPIO_0\[7\] has a permanently enabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { GPIO_0[7] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 97 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 367 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently enabled " "Info: Pin GPIO_0\[8\] has a permanently enabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { GPIO_0[8] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 97 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 368 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently enabled " "Info: Pin GPIO_0\[9\] has a permanently enabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { GPIO_0[9] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 97 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 369 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently enabled " "Info: Pin GPIO_0\[10\] has a permanently enabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { GPIO_0[10] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 97 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 370 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently enabled " "Info: Pin GPIO_0\[11\] has a permanently enabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { GPIO_0[11] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 97 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 371 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently enabled " "Info: Pin GPIO_0\[12\] has a permanently enabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { GPIO_0[12] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 97 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 372 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently enabled " "Info: Pin GPIO_0\[13\] has a permanently enabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { GPIO_0[13] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 97 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 373 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently enabled " "Info: Pin GPIO_0\[14\] has a permanently enabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { GPIO_0[14] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 97 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 374 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently enabled " "Info: Pin GPIO_0\[15\] has a permanently enabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { GPIO_0[15] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 97 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 375 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently enabled " "Info: Pin GPIO_0\[16\] has a permanently enabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { GPIO_0[16] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 97 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 376 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently enabled " "Info: Pin GPIO_0\[17\] has a permanently enabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { GPIO_0[17] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 97 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 377 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently enabled " "Info: Pin GPIO_0\[18\] has a permanently enabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { GPIO_0[18] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 97 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 378 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently enabled " "Info: Pin GPIO_0\[19\] has a permanently enabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { GPIO_0[19] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 97 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 379 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently enabled " "Info: Pin GPIO_0\[20\] has a permanently enabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { GPIO_0[20] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 97 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 380 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently enabled " "Info: Pin GPIO_0\[21\] has a permanently enabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { GPIO_0[21] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 97 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 381 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently enabled " "Info: Pin GPIO_0\[22\] has a permanently enabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { GPIO_0[22] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 97 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 382 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently enabled " "Info: Pin GPIO_0\[23\] has a permanently enabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { GPIO_0[23] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 97 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 383 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently enabled " "Info: Pin GPIO_0\[24\] has a permanently enabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { GPIO_0[24] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 97 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 384 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently enabled " "Info: Pin GPIO_0\[25\] has a permanently enabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { GPIO_0[25] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 97 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 385 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently enabled " "Info: Pin GPIO_0\[26\] has a permanently enabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { GPIO_0[26] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 97 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 386 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently enabled " "Info: Pin GPIO_0\[27\] has a permanently enabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { GPIO_0[27] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 97 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 387 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently enabled " "Info: Pin GPIO_0\[28\] has a permanently enabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { GPIO_0[28] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 97 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 388 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently enabled " "Info: Pin GPIO_0\[29\] has a permanently enabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { GPIO_0[29] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 97 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 389 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently enabled " "Info: Pin GPIO_0\[30\] has a permanently enabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { GPIO_0[30] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 97 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 390 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently enabled " "Info: Pin GPIO_0\[31\] has a permanently enabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { GPIO_0[31] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 97 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 391 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently enabled " "Info: Pin GPIO_0\[32\] has a permanently enabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { GPIO_0[32] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 97 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 392 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently enabled " "Info: Pin GPIO_0\[33\] has a permanently enabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { GPIO_0[33] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 97 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 393 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently enabled " "Info: Pin GPIO_0\[34\] has a permanently enabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { GPIO_0[34] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 97 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 394 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently enabled " "Info: Pin GPIO_0\[35\] has a permanently enabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { GPIO_0[35] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 97 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 395 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently enabled " "Info: Pin GPIO_1\[0\] has a permanently enabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { GPIO_1[0] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 98 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 396 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently enabled " "Info: Pin GPIO_1\[1\] has a permanently enabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { GPIO_1[1] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 98 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 397 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently enabled " "Info: Pin GPIO_1\[2\] has a permanently enabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { GPIO_1[2] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 98 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 398 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently enabled " "Info: Pin GPIO_1\[3\] has a permanently enabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { GPIO_1[3] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 98 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 399 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently enabled " "Info: Pin GPIO_1\[4\] has a permanently enabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { GPIO_1[4] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 98 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 400 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently enabled " "Info: Pin GPIO_1\[5\] has a permanently enabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { GPIO_1[5] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 98 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 401 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently enabled " "Info: Pin GPIO_1\[6\] has a permanently enabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { GPIO_1[6] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 98 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 402 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently enabled " "Info: Pin GPIO_1\[7\] has a permanently enabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { GPIO_1[7] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 98 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 403 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently enabled " "Info: Pin GPIO_1\[8\] has a permanently enabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { GPIO_1[8] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 98 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 404 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently enabled " "Info: Pin GPIO_1\[9\] has a permanently enabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { GPIO_1[9] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 98 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 405 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently enabled " "Info: Pin GPIO_1\[10\] has a permanently enabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { GPIO_1[10] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 98 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 406 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently enabled " "Info: Pin GPIO_1\[11\] has a permanently enabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { GPIO_1[11] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 98 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 407 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently enabled " "Info: Pin GPIO_1\[12\] has a permanently enabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { GPIO_1[12] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 98 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 408 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently enabled " "Info: Pin GPIO_1\[13\] has a permanently enabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { GPIO_1[13] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 98 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 409 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently enabled " "Info: Pin GPIO_1\[14\] has a permanently enabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { GPIO_1[14] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 98 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 410 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently enabled " "Info: Pin GPIO_1\[15\] has a permanently enabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { GPIO_1[15] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 98 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 411 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently enabled " "Info: Pin GPIO_1\[16\] has a permanently enabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { GPIO_1[16] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 98 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 412 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently enabled " "Info: Pin GPIO_1\[17\] has a permanently enabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { GPIO_1[17] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 98 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 413 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently enabled " "Info: Pin GPIO_1\[18\] has a permanently enabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { GPIO_1[18] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 98 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 414 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently enabled " "Info: Pin GPIO_1\[19\] has a permanently enabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { GPIO_1[19] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 98 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 415 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently enabled " "Info: Pin GPIO_1\[20\] has a permanently enabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { GPIO_1[20] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 98 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 416 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently enabled " "Info: Pin GPIO_1\[21\] has a permanently enabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { GPIO_1[21] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 98 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 417 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently enabled " "Info: Pin GPIO_1\[22\] has a permanently enabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { GPIO_1[22] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 98 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 418 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently enabled " "Info: Pin GPIO_1\[23\] has a permanently enabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { GPIO_1[23] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 98 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 419 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently enabled " "Info: Pin GPIO_1\[24\] has a permanently enabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { GPIO_1[24] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 98 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 420 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently enabled " "Info: Pin GPIO_1\[25\] has a permanently enabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { GPIO_1[25] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 98 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 421 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently enabled " "Info: Pin GPIO_1\[26\] has a permanently enabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { GPIO_1[26] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 98 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 422 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently enabled " "Info: Pin GPIO_1\[27\] has a permanently enabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { GPIO_1[27] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 98 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 423 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently enabled " "Info: Pin GPIO_1\[28\] has a permanently enabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { GPIO_1[28] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 98 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 424 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently enabled " "Info: Pin GPIO_1\[29\] has a permanently enabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { GPIO_1[29] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 98 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 425 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently enabled " "Info: Pin GPIO_1\[30\] has a permanently enabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { GPIO_1[30] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 98 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 426 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently enabled " "Info: Pin GPIO_1\[31\] has a permanently enabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { GPIO_1[31] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 98 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 427 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently enabled " "Info: Pin GPIO_1\[32\] has a permanently enabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { GPIO_1[32] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 98 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 428 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently enabled " "Info: Pin GPIO_1\[33\] has a permanently enabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { GPIO_1[33] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 98 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 429 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently enabled " "Info: Pin GPIO_1\[34\] has a permanently enabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { GPIO_1[34] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 98 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 430 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently enabled " "Info: Pin GPIO_1\[35\] has a permanently enabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { GPIO_1[35] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 98 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 431 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Info: Pin PS2_DAT has a permanently disabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { PS2_DAT } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 130 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_DAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 544 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Info: Pin I2C_SDAT has a permanently disabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { I2C_SDAT } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 134 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 543 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[0\] a permanently disabled " "Info: Pin ENET_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { ENET_DATA[0] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[0\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 137 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 231 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[1\] a permanently disabled " "Info: Pin ENET_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { ENET_DATA[1] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[1\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 137 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 232 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[2\] a permanently disabled " "Info: Pin ENET_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { ENET_DATA[2] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[2\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 137 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 233 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[3\] a permanently disabled " "Info: Pin ENET_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { ENET_DATA[3] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[3\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 137 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 234 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[4\] a permanently disabled " "Info: Pin ENET_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { ENET_DATA[4] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[4\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 137 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 235 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[5\] a permanently disabled " "Info: Pin ENET_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { ENET_DATA[5] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[5\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 137 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 236 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[6\] a permanently disabled " "Info: Pin ENET_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { ENET_DATA[6] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[6\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 137 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 237 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[7\] a permanently disabled " "Info: Pin ENET_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { ENET_DATA[7] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[7\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 137 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 238 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[8\] a permanently disabled " "Info: Pin ENET_DATA\[8\] has a permanently disabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { ENET_DATA[8] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[8\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 137 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 239 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[9\] a permanently disabled " "Info: Pin ENET_DATA\[9\] has a permanently disabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { ENET_DATA[9] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[9\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 137 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 240 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[10\] a permanently disabled " "Info: Pin ENET_DATA\[10\] has a permanently disabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { ENET_DATA[10] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[10\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 137 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 241 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[11\] a permanently disabled " "Info: Pin ENET_DATA\[11\] has a permanently disabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { ENET_DATA[11] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[11\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 137 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 242 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[12\] a permanently disabled " "Info: Pin ENET_DATA\[12\] has a permanently disabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { ENET_DATA[12] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[12\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 137 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 243 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[13\] a permanently disabled " "Info: Pin ENET_DATA\[13\] has a permanently disabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { ENET_DATA[13] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[13\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 137 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 244 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[14\] a permanently disabled " "Info: Pin ENET_DATA\[14\] has a permanently disabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { ENET_DATA[14] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[14\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 137 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 245 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[15\] a permanently disabled " "Info: Pin ENET_DATA\[15\] has a permanently disabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { ENET_DATA[15] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[15\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 137 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 246 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[0\] a permanently disabled " "Info: Pin OTG_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { OTG_DATA[0] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 160 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 215 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[1\] a permanently disabled " "Info: Pin OTG_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { OTG_DATA[1] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 160 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 216 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[2\] a permanently disabled " "Info: Pin OTG_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { OTG_DATA[2] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 160 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 217 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[3\] a permanently disabled " "Info: Pin OTG_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { OTG_DATA[3] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 160 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 218 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[4\] a permanently disabled " "Info: Pin OTG_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { OTG_DATA[4] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 160 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 219 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[5\] a permanently disabled " "Info: Pin OTG_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { OTG_DATA[5] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 160 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 220 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[6\] a permanently disabled " "Info: Pin OTG_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { OTG_DATA[6] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 160 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 221 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[7\] a permanently disabled " "Info: Pin OTG_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { OTG_DATA[7] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 160 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 222 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[8\] a permanently disabled " "Info: Pin OTG_DATA\[8\] has a permanently disabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { OTG_DATA[8] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 160 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 223 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[9\] a permanently disabled " "Info: Pin OTG_DATA\[9\] has a permanently disabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { OTG_DATA[9] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 160 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 224 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[10\] a permanently disabled " "Info: Pin OTG_DATA\[10\] has a permanently disabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { OTG_DATA[10] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 160 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 225 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[11\] a permanently disabled " "Info: Pin OTG_DATA\[11\] has a permanently disabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { OTG_DATA[11] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 160 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 226 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[12\] a permanently disabled " "Info: Pin OTG_DATA\[12\] has a permanently disabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { OTG_DATA[12] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 160 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 227 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[13\] a permanently disabled " "Info: Pin OTG_DATA\[13\] has a permanently disabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { OTG_DATA[13] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 160 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 228 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[14\] a permanently disabled " "Info: Pin OTG_DATA\[14\] has a permanently disabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { OTG_DATA[14] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 160 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 229 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[15\] a permanently disabled " "Info: Pin OTG_DATA\[15\] has a permanently disabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { OTG_DATA[15] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 160 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 230 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_FSPEED a permanently disabled " "Info: Pin OTG_FSPEED has a permanently disabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { OTG_FSPEED } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 171 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_FSPEED } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 542 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_LSPEED a permanently disabled " "Info: Pin OTG_LSPEED has a permanently disabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { OTG_LSPEED } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 172 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_LSPEED } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 541 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[0\] a permanently disabled " "Info: Pin SRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[0] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 194 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 193 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[1\] a permanently disabled " "Info: Pin SRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[1] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 194 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 192 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[2\] a permanently disabled " "Info: Pin SRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[2] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 194 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 191 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[3\] a permanently disabled " "Info: Pin SRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[3] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 194 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 202 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[4\] a permanently disabled " "Info: Pin SRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[4] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 194 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 203 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[5\] a permanently disabled " "Info: Pin SRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[5] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 194 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 204 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[6\] a permanently disabled " "Info: Pin SRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[6] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 194 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 205 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[7\] a permanently disabled " "Info: Pin SRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[7] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 194 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 206 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[8\] a permanently disabled " "Info: Pin SRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[8] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 194 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 207 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[9\] a permanently disabled " "Info: Pin SRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[9] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 194 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 208 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[10\] a permanently disabled " "Info: Pin SRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[10] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 194 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 209 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[11\] a permanently disabled " "Info: Pin SRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[11] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 194 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 210 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[12\] a permanently disabled " "Info: Pin SRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[12] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 194 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 211 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[13\] a permanently disabled " "Info: Pin SRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[13] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 194 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 212 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[14\] a permanently disabled " "Info: Pin SRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[14] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 194 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 213 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[15\] a permanently disabled " "Info: Pin SRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[15] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 194 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 214 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[0\] a permanently disabled " "Info: Pin FL_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { FL_DQ[0] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 203 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 201 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[1\] a permanently disabled " "Info: Pin FL_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { FL_DQ[1] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 203 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 200 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[2\] a permanently disabled " "Info: Pin FL_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { FL_DQ[2] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 203 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 199 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[3\] a permanently disabled " "Info: Pin FL_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { FL_DQ[3] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 203 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 198 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[4\] a permanently disabled " "Info: Pin FL_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { FL_DQ[4] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 203 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 197 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[5\] a permanently disabled " "Info: Pin FL_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { FL_DQ[5] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 203 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 196 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[6\] a permanently disabled " "Info: Pin FL_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { FL_DQ[6] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 203 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 195 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[7\] a permanently disabled " "Info: Pin FL_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { FL_DQ[7] } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 203 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 194 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT a permanently disabled " "Info: Pin SD_DAT has a permanently disabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { SD_DAT } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } } { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.vhd" 210 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NRCRee475/lab04/DE2_System/" { { 0 { 0 ""} 0 540 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.fit.smsg " "Info: Generated suppressed messages file C:/NRCRee475/lab04/DE2_System/DE2_Board_top_level.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 17 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "396 " "Info: Peak virtual memory: 396 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 28 11:18:05 2011 " "Info: Processing ended: Wed Sep 28 11:18:05 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Info: Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Info: Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Full Version " "Info: Version 11.0 Build 157 04/27/2011 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 28 11:18:06 2011 " "Info: Processing started: Wed Sep 28 11:18:06 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab04 -c DE2_Board_top_level " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off lab04 -c DE2_Board_top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Full Version " "Info: Version 11.0 Build 157 04/27/2011 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 28 11:18:06 2011 " "Info: Processing started: Wed Sep 28 11:18:06 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab04 -c DE2_Board_top_level " "Info: Command: quartus_sta lab04 -c DE2_Board_top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info: Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Info: Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read_write1*\}\]  " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read_write1*\}\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Info: Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "Info: set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Info: Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info: create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "Info: set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.sdc " "Info: Reading SDC File: 'nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "nios_qsys/synthesis/submodules/altera_reset_controller.sdc " "Info: Reading SDC File: 'nios_qsys/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_reset_controller.sdc 18 *\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain*\|clrn pin " "Warning: Ignored filter at altera_reset_controller.sdc(18): *\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain*\|clrn could not be matched with a pin" {  } { { "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/altera_reset_controller.sdc" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/altera_reset_controller.sdc" 18 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_reset_controller.sdc 18 Argument <to> is an empty collection " "Warning: Ignored set_false_path at altera_reset_controller.sdc(18): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_pins -compatibility_mode -nocase *\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain*\|clrn\] " "Info: set_false_path -to \[get_pins -compatibility_mode -nocase *\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain*\|clrn\]" {  } { { "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/altera_reset_controller.sdc" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/altera_reset_controller.sdc" 18 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/altera_reset_controller.sdc" "" { Text "C:/NRCRee475/lab04/DE2_System/nios_qsys/synthesis/submodules/altera_reset_controller.sdc" 18 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Warning: Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "Warning: PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: clockPLL_inst\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning: Node: clockPLL_inst\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WSTA_GENERIC_WARNING" "Node: clockPLL_inst\|altpll_component\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning: Node: clockPLL_inst\|altpll_component\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "Info: No fmax paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "Info: No Setup paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "Info: No Hold paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Info: Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "Info:    97.778         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info: The selected device family is not supported by the report_metastability command." {  } {  } 0 0 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "378 " "Warning: Found 378 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[0\] 0 " "Info: Pin \"LCD_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[1\] 0 " "Info: Pin \"LCD_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[2\] 0 " "Info: Pin \"LCD_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[3\] 0 " "Info: Pin \"LCD_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[4\] 0 " "Info: Pin \"LCD_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[5\] 0 " "Info: Pin \"LCD_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[6\] 0 " "Info: Pin \"LCD_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[7\] 0 " "Info: Pin \"LCD_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[0\] 0 " "Info: Pin \"GPIO_0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[1\] 0 " "Info: Pin \"GPIO_0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[2\] 0 " "Info: Pin \"GPIO_0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[3\] 0 " "Info: Pin \"GPIO_0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[4\] 0 " "Info: Pin \"GPIO_0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[5\] 0 " "Info: Pin \"GPIO_0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[6\] 0 " "Info: Pin \"GPIO_0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[7\] 0 " "Info: Pin \"GPIO_0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[8\] 0 " "Info: Pin \"GPIO_0\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[9\] 0 " "Info: Pin \"GPIO_0\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[10\] 0 " "Info: Pin \"GPIO_0\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[11\] 0 " "Info: Pin \"GPIO_0\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[12\] 0 " "Info: Pin \"GPIO_0\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[13\] 0 " "Info: Pin \"GPIO_0\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[14\] 0 " "Info: Pin \"GPIO_0\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[15\] 0 " "Info: Pin \"GPIO_0\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[16\] 0 " "Info: Pin \"GPIO_0\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[17\] 0 " "Info: Pin \"GPIO_0\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[18\] 0 " "Info: Pin \"GPIO_0\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[19\] 0 " "Info: Pin \"GPIO_0\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[20\] 0 " "Info: Pin \"GPIO_0\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[21\] 0 " "Info: Pin \"GPIO_0\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[22\] 0 " "Info: Pin \"GPIO_0\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[23\] 0 " "Info: Pin \"GPIO_0\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[24\] 0 " "Info: Pin \"GPIO_0\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[25\] 0 " "Info: Pin \"GPIO_0\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[26\] 0 " "Info: Pin \"GPIO_0\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[27\] 0 " "Info: Pin \"GPIO_0\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[28\] 0 " "Info: Pin \"GPIO_0\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[29\] 0 " "Info: Pin \"GPIO_0\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[30\] 0 " "Info: Pin \"GPIO_0\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[31\] 0 " "Info: Pin \"GPIO_0\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[32\] 0 " "Info: Pin \"GPIO_0\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[33\] 0 " "Info: Pin \"GPIO_0\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[34\] 0 " "Info: Pin \"GPIO_0\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[35\] 0 " "Info: Pin \"GPIO_0\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[0\] 0 " "Info: Pin \"GPIO_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[1\] 0 " "Info: Pin \"GPIO_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[2\] 0 " "Info: Pin \"GPIO_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[3\] 0 " "Info: Pin \"GPIO_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[4\] 0 " "Info: Pin \"GPIO_1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[5\] 0 " "Info: Pin \"GPIO_1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[6\] 0 " "Info: Pin \"GPIO_1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[7\] 0 " "Info: Pin \"GPIO_1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[8\] 0 " "Info: Pin \"GPIO_1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[9\] 0 " "Info: Pin \"GPIO_1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[10\] 0 " "Info: Pin \"GPIO_1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[11\] 0 " "Info: Pin \"GPIO_1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[12\] 0 " "Info: Pin \"GPIO_1\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[13\] 0 " "Info: Pin \"GPIO_1\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[14\] 0 " "Info: Pin \"GPIO_1\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[15\] 0 " "Info: Pin \"GPIO_1\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[16\] 0 " "Info: Pin \"GPIO_1\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[17\] 0 " "Info: Pin \"GPIO_1\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[18\] 0 " "Info: Pin \"GPIO_1\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[19\] 0 " "Info: Pin \"GPIO_1\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[20\] 0 " "Info: Pin \"GPIO_1\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[21\] 0 " "Info: Pin \"GPIO_1\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[22\] 0 " "Info: Pin \"GPIO_1\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[23\] 0 " "Info: Pin \"GPIO_1\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[24\] 0 " "Info: Pin \"GPIO_1\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[25\] 0 " "Info: Pin \"GPIO_1\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[26\] 0 " "Info: Pin \"GPIO_1\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[27\] 0 " "Info: Pin \"GPIO_1\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[28\] 0 " "Info: Pin \"GPIO_1\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[29\] 0 " "Info: Pin \"GPIO_1\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[30\] 0 " "Info: Pin \"GPIO_1\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[31\] 0 " "Info: Pin \"GPIO_1\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[32\] 0 " "Info: Pin \"GPIO_1\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[33\] 0 " "Info: Pin \"GPIO_1\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[34\] 0 " "Info: Pin \"GPIO_1\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[35\] 0 " "Info: Pin \"GPIO_1\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PS2_DAT 0 " "Info: Pin \"PS2_DAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SDAT 0 " "Info: Pin \"I2C_SDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[0\] 0 " "Info: Pin \"ENET_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[1\] 0 " "Info: Pin \"ENET_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[2\] 0 " "Info: Pin \"ENET_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[3\] 0 " "Info: Pin \"ENET_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[4\] 0 " "Info: Pin \"ENET_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[5\] 0 " "Info: Pin \"ENET_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[6\] 0 " "Info: Pin \"ENET_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[7\] 0 " "Info: Pin \"ENET_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[8\] 0 " "Info: Pin \"ENET_DATA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[9\] 0 " "Info: Pin \"ENET_DATA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[10\] 0 " "Info: Pin \"ENET_DATA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[11\] 0 " "Info: Pin \"ENET_DATA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[12\] 0 " "Info: Pin \"ENET_DATA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[13\] 0 " "Info: Pin \"ENET_DATA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[14\] 0 " "Info: Pin \"ENET_DATA\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[15\] 0 " "Info: Pin \"ENET_DATA\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[0\] 0 " "Info: Pin \"OTG_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[1\] 0 " "Info: Pin \"OTG_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[2\] 0 " "Info: Pin \"OTG_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[3\] 0 " "Info: Pin \"OTG_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[4\] 0 " "Info: Pin \"OTG_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[5\] 0 " "Info: Pin \"OTG_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[6\] 0 " "Info: Pin \"OTG_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[7\] 0 " "Info: Pin \"OTG_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[8\] 0 " "Info: Pin \"OTG_DATA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[9\] 0 " "Info: Pin \"OTG_DATA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[10\] 0 " "Info: Pin \"OTG_DATA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[11\] 0 " "Info: Pin \"OTG_DATA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[12\] 0 " "Info: Pin \"OTG_DATA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[13\] 0 " "Info: Pin \"OTG_DATA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[14\] 0 " "Info: Pin \"OTG_DATA\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[15\] 0 " "Info: Pin \"OTG_DATA\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_FSPEED 0 " "Info: Pin \"OTG_FSPEED\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_LSPEED 0 " "Info: Pin \"OTG_LSPEED\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[0\] 0 " "Info: Pin \"DRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[1\] 0 " "Info: Pin \"DRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[2\] 0 " "Info: Pin \"DRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[3\] 0 " "Info: Pin \"DRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[4\] 0 " "Info: Pin \"DRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[5\] 0 " "Info: Pin \"DRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[6\] 0 " "Info: Pin \"DRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[7\] 0 " "Info: Pin \"DRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[8\] 0 " "Info: Pin \"DRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[9\] 0 " "Info: Pin \"DRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[10\] 0 " "Info: Pin \"DRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[11\] 0 " "Info: Pin \"DRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[12\] 0 " "Info: Pin \"DRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[13\] 0 " "Info: Pin \"DRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[14\] 0 " "Info: Pin \"DRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[15\] 0 " "Info: Pin \"DRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[0\] 0 " "Info: Pin \"SRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[1\] 0 " "Info: Pin \"SRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[2\] 0 " "Info: Pin \"SRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[3\] 0 " "Info: Pin \"SRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[4\] 0 " "Info: Pin \"SRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[5\] 0 " "Info: Pin \"SRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[6\] 0 " "Info: Pin \"SRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[7\] 0 " "Info: Pin \"SRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[8\] 0 " "Info: Pin \"SRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[9\] 0 " "Info: Pin \"SRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[10\] 0 " "Info: Pin \"SRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[11\] 0 " "Info: Pin \"SRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[12\] 0 " "Info: Pin \"SRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[13\] 0 " "Info: Pin \"SRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[14\] 0 " "Info: Pin \"SRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[15\] 0 " "Info: Pin \"SRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[0\] 0 " "Info: Pin \"FL_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[1\] 0 " "Info: Pin \"FL_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[2\] 0 " "Info: Pin \"FL_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[3\] 0 " "Info: Pin \"FL_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[4\] 0 " "Info: Pin \"FL_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[5\] 0 " "Info: Pin \"FL_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[6\] 0 " "Info: Pin \"FL_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[7\] 0 " "Info: Pin \"FL_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_DAT 0 " "Info: Pin \"SD_DAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Info: Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Info: Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Info: Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Info: Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Info: Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Info: Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Info: Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Info: Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Info: Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Info: Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[10\] 0 " "Info: Pin \"LEDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[11\] 0 " "Info: Pin \"LEDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[12\] 0 " "Info: Pin \"LEDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[13\] 0 " "Info: Pin \"LEDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[14\] 0 " "Info: Pin \"LEDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[15\] 0 " "Info: Pin \"LEDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[16\] 0 " "Info: Pin \"LEDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[17\] 0 " "Info: Pin \"LEDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Info: Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Info: Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Info: Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Info: Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Info: Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Info: Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Info: Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Info: Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[8\] 0 " "Info: Pin \"LEDG\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Info: Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Info: Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Info: Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Info: Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Info: Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Info: Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Info: Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Info: Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Info: Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Info: Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Info: Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Info: Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Info: Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Info: Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Info: Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Info: Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Info: Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Info: Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Info: Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Info: Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Info: Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Info: Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Info: Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Info: Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Info: Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Info: Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Info: Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Info: Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[0\] 0 " "Info: Pin \"HEX4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[1\] 0 " "Info: Pin \"HEX4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[2\] 0 " "Info: Pin \"HEX4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[3\] 0 " "Info: Pin \"HEX4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[4\] 0 " "Info: Pin \"HEX4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[5\] 0 " "Info: Pin \"HEX4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[6\] 0 " "Info: Pin \"HEX4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[0\] 0 " "Info: Pin \"HEX5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[1\] 0 " "Info: Pin \"HEX5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[2\] 0 " "Info: Pin \"HEX5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[3\] 0 " "Info: Pin \"HEX5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[4\] 0 " "Info: Pin \"HEX5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[5\] 0 " "Info: Pin \"HEX5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[6\] 0 " "Info: Pin \"HEX5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[0\] 0 " "Info: Pin \"HEX6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[1\] 0 " "Info: Pin \"HEX6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[2\] 0 " "Info: Pin \"HEX6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[3\] 0 " "Info: Pin \"HEX6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[4\] 0 " "Info: Pin \"HEX6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[5\] 0 " "Info: Pin \"HEX6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[6\] 0 " "Info: Pin \"HEX6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[0\] 0 " "Info: Pin \"HEX7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[1\] 0 " "Info: Pin \"HEX7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[2\] 0 " "Info: Pin \"HEX7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[3\] 0 " "Info: Pin \"HEX7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[4\] 0 " "Info: Pin \"HEX7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[5\] 0 " "Info: Pin \"HEX7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[6\] 0 " "Info: Pin \"HEX7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RW 0 " "Info: Pin \"LCD_RW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_EN 0 " "Info: Pin \"LCD_EN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RS 0 " "Info: Pin \"LCD_RS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_ON 0 " "Info: Pin \"LCD_ON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_BLON 0 " "Info: Pin \"LCD_BLON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[0\] 0 " "Info: Pin \"VGA_R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[1\] 0 " "Info: Pin \"VGA_R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[2\] 0 " "Info: Pin \"VGA_R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[3\] 0 " "Info: Pin \"VGA_R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[4\] 0 " "Info: Pin \"VGA_R\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[5\] 0 " "Info: Pin \"VGA_R\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[6\] 0 " "Info: Pin \"VGA_R\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[7\] 0 " "Info: Pin \"VGA_R\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[8\] 0 " "Info: Pin \"VGA_R\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[9\] 0 " "Info: Pin \"VGA_R\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[0\] 0 " "Info: Pin \"VGA_G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[1\] 0 " "Info: Pin \"VGA_G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[2\] 0 " "Info: Pin \"VGA_G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[3\] 0 " "Info: Pin \"VGA_G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[4\] 0 " "Info: Pin \"VGA_G\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[5\] 0 " "Info: Pin \"VGA_G\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[6\] 0 " "Info: Pin \"VGA_G\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[7\] 0 " "Info: Pin \"VGA_G\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[8\] 0 " "Info: Pin \"VGA_G\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[9\] 0 " "Info: Pin \"VGA_G\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[0\] 0 " "Info: Pin \"VGA_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[1\] 0 " "Info: Pin \"VGA_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[2\] 0 " "Info: Pin \"VGA_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[3\] 0 " "Info: Pin \"VGA_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[4\] 0 " "Info: Pin \"VGA_B\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[5\] 0 " "Info: Pin \"VGA_B\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[6\] 0 " "Info: Pin \"VGA_B\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[7\] 0 " "Info: Pin \"VGA_B\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[8\] 0 " "Info: Pin \"VGA_B\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[9\] 0 " "Info: Pin \"VGA_B\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_CLK 0 " "Info: Pin \"VGA_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLANK 0 " "Info: Pin \"VGA_BLANK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_HS 0 " "Info: Pin \"VGA_HS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_VS 0 " "Info: Pin \"VGA_VS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_SYNC 0 " "Info: Pin \"VGA_SYNC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_XCK 0 " "Info: Pin \"AUD_XCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_BCLK 0 " "Info: Pin \"AUD_BCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACDAT 0 " "Info: Pin \"AUD_DACDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACLRCK 0 " "Info: Pin \"AUD_DACLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_ADCLRCL 0 " "Info: Pin \"AUD_ADCLRCL\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "UART_TXD 0 " "Info: Pin \"UART_TXD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PS2_CLK 0 " "Info: Pin \"PS2_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SCLK 0 " "Info: Pin \"I2C_SCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_CLK 0 " "Info: Pin \"ENET_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_CMD 0 " "Info: Pin \"ENET_CMD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_CS_N 0 " "Info: Pin \"ENET_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_RD_N 0 " "Info: Pin \"ENET_RD_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_WR_N 0 " "Info: Pin \"ENET_WR_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_RST_N 0 " "Info: Pin \"ENET_RST_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TD_RESET 0 " "Info: Pin \"TD_RESET\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_ADDR\[0\] 0 " "Info: Pin \"OTG_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_ADDR\[1\] 0 " "Info: Pin \"OTG_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_CS_N 0 " "Info: Pin \"OTG_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_RD_N 0 " "Info: Pin \"OTG_RD_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_WR_N 0 " "Info: Pin \"OTG_WR_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_RST_N 0 " "Info: Pin \"OTG_RST_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DACK0_N 0 " "Info: Pin \"OTG_DACK0_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DACK1_N 0 " "Info: Pin \"OTG_DACK1_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRDA_TXD 0 " "Info: Pin \"IRDA_TXD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[0\] 0 " "Info: Pin \"DRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[1\] 0 " "Info: Pin \"DRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[2\] 0 " "Info: Pin \"DRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[3\] 0 " "Info: Pin \"DRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[4\] 0 " "Info: Pin \"DRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[5\] 0 " "Info: Pin \"DRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[6\] 0 " "Info: Pin \"DRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[7\] 0 " "Info: Pin \"DRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[8\] 0 " "Info: Pin \"DRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[9\] 0 " "Info: Pin \"DRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[10\] 0 " "Info: Pin \"DRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[11\] 0 " "Info: Pin \"DRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_0 0 " "Info: Pin \"DRAM_BA_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_1 0 " "Info: Pin \"DRAM_BA_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_LDQM 0 " "Info: Pin \"DRAM_LDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_UDQM 0 " "Info: Pin \"DRAM_UDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_RAS_N 0 " "Info: Pin \"DRAM_RAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CAS_N 0 " "Info: Pin \"DRAM_CAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CKE 0 " "Info: Pin \"DRAM_CKE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CLK 0 " "Info: Pin \"DRAM_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_WE_N 0 " "Info: Pin \"DRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CS_N 0 " "Info: Pin \"DRAM_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[0\] 0 " "Info: Pin \"SRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[1\] 0 " "Info: Pin \"SRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[2\] 0 " "Info: Pin \"SRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[3\] 0 " "Info: Pin \"SRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[4\] 0 " "Info: Pin \"SRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[5\] 0 " "Info: Pin \"SRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[6\] 0 " "Info: Pin \"SRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[7\] 0 " "Info: Pin \"SRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[8\] 0 " "Info: Pin \"SRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[9\] 0 " "Info: Pin \"SRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[10\] 0 " "Info: Pin \"SRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[11\] 0 " "Info: Pin \"SRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[12\] 0 " "Info: Pin \"SRAM_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[13\] 0 " "Info: Pin \"SRAM_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[14\] 0 " "Info: Pin \"SRAM_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[15\] 0 " "Info: Pin \"SRAM_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[16\] 0 " "Info: Pin \"SRAM_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[17\] 0 " "Info: Pin \"SRAM_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_WE_N 0 " "Info: Pin \"SRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_OE_N 0 " "Info: Pin \"SRAM_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_UB_N 0 " "Info: Pin \"SRAM_UB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_LB_N 0 " "Info: Pin \"SRAM_LB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_CE_N 0 " "Info: Pin \"SRAM_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[0\] 0 " "Info: Pin \"FL_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[1\] 0 " "Info: Pin \"FL_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[2\] 0 " "Info: Pin \"FL_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[3\] 0 " "Info: Pin \"FL_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[4\] 0 " "Info: Pin \"FL_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[5\] 0 " "Info: Pin \"FL_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[6\] 0 " "Info: Pin \"FL_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[7\] 0 " "Info: Pin \"FL_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[8\] 0 " "Info: Pin \"FL_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[9\] 0 " "Info: Pin \"FL_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[10\] 0 " "Info: Pin \"FL_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[11\] 0 " "Info: Pin \"FL_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[12\] 0 " "Info: Pin \"FL_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[13\] 0 " "Info: Pin \"FL_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[14\] 0 " "Info: Pin \"FL_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[15\] 0 " "Info: Pin \"FL_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[16\] 0 " "Info: Pin \"FL_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[17\] 0 " "Info: Pin \"FL_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[18\] 0 " "Info: Pin \"FL_ADDR\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[19\] 0 " "Info: Pin \"FL_ADDR\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[20\] 0 " "Info: Pin \"FL_ADDR\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[21\] 0 " "Info: Pin \"FL_ADDR\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_CE_N 0 " "Info: Pin \"FL_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_OE_N 0 " "Info: Pin \"FL_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_RST_N 0 " "Info: Pin \"FL_RST_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_WE_N 0 " "Info: Pin \"FL_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_DAT3 0 " "Info: Pin \"SD_DAT3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_CMD 0 " "Info: Pin \"SD_CMD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_CLK 0 " "Info: Pin \"SD_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Warning: Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "Warning: PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: clockPLL_inst\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning: Node: clockPLL_inst\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WSTA_GENERIC_WARNING" "Node: clockPLL_inst\|altpll_component\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning: Node: clockPLL_inst\|altpll_component\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "Info: No Setup paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "Info: No Hold paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Info: Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "Info:    97.778         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info: The selected device family is not supported by the report_metastability command." {  } {  } 0 0 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 11 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "277 " "Info: Peak virtual memory: 277 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 28 11:18:10 2011 " "Info: Processing ended: Wed Sep 28 11:18:10 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "279 " "Info: Peak virtual memory: 279 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 28 11:18:10 2011 " "Info: Processing ended: Wed Sep 28 11:18:10 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Warning" "WFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Warning: Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 0 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 391 s " "Info: Quartus II Full Compilation was successful. 0 errors, 391 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
