<!-- v2html Signals index  -->
<html><head>
<title>Signals index page 10</title>
<LINK REL="Stylesheet" TITLE="v2html stylesheet" MEDIA="Screen" HREF="v2html.css">
</head>
<body>
<a name="top_of_page"></a>
<center><table class=NB cols=8 nosave><tr><td align="center"><a  href="hierarchy-s.p9.html#bottom_of_page">Prev Page</a></td><td align="center"><a  href="hierarchy.html">Hierarchy</a></td><td align="center"><a  href="hierarchy-f.html">Files</a></td><td align="center"><a  href="hierarchy-m.html">Modules</a></td><td align="center"><font color="#808080">Signals</font></td><td align="center"><a  href="hierarchy-t.html">Tasks</a></td><td align="center"><a  href="hierarchy-fn.html">Functions</a></td><td align="center"><a  href="http://www.abrizio.com/v2html/help_5_0.html?">Help</a></td></tr></table></center>
<center><table class=NB cols=26 nosave><tr><td align="center"><a  href="hierarchy-s.html#index--A">A</a></td><td align="center"><a  href="hierarchy-s.p2.html#index--B">B</a></td><td align="center"><a  href="hierarchy-s.p3.html#index--C">C</a></td><td align="center"><a  href="hierarchy-s.p4.html#index--D">D</a></td><td align="center"><a  href="hierarchy-s.p5.html#index--E">E</a></td><td align="center"><a  href="hierarchy-s.p6.html#index--F">F</a></td><td align="center"><a  href="hierarchy-s.p7.html#index--G">G</a></td><td align="center"><a  href="hierarchy-s.p8.html#index--H">H</a></td><td align="center"><a  href="hierarchy-s.p9.html#index--I">I</a></td><td align="center"><a  href="hierarchy-s.p10.html#index--J">J</a></td><td align="center"><a  href="hierarchy-s.p10.html#index--K">K</a></td><td align="center"><a  href="hierarchy-s.p10.html#index--L">L</a></td><td align="center"><a  href="hierarchy-s.p11.html#index--M">M</a></td><td align="center"><a  href="hierarchy-s.p12.html#index--N">N</a></td><td align="center"><a  href="hierarchy-s.p13.html#index--O">O</a></td><td align="center"><a  href="hierarchy-s.p14.html#index--P">P</a></td><td align="center"><a  href="hierarchy-s.p15.html#index--Q">Q</a></td><td align="center"><a  href="hierarchy-s.p15.html#index--R">R</a></td><td align="center"><a  href="hierarchy-s.p16.html#index--S">S</a></td><td align="center"><a  href="hierarchy-s.p17.html#index--T">T</a></td><td align="center"><a  href="hierarchy-s.p18.html#index--U">U</a></td><td align="center"><a  href="hierarchy-s.p19.html#index--V">V</a></td><td align="center"><a  href="hierarchy-s.p20.html#index--W">W</a></td><td align="center"><a  href="hierarchy-s.p21.html#index--X">X</a></td><td align="center"><a  href="hierarchy-s.p21.html#index--Y">Y</a></td><td align="center"><a  href="hierarchy-s.p21.html#index--Z">Z</a></td></tr></table></center>
<center><h1>Signals index</h1></center>
<dl>
<a name="index--J"></a>
<table class=NB><tr><td><a href="#top_of_page"><b>J</b></a></tr></td></table>
<dt>&nbsp;<b><a name="java_vm_err___trap"></a><a  href="trap.v.html#178">java_vm_err : trap</a></b> : wire</b>
<dt>&nbsp;<b><a name="java_vm_err_c___trap"></a><a  href="trap.v.html#181">java_vm_err_c : trap</a></b> : wire</b>
<dt>&nbsp;<b><a name="jmp_e___ibuf_ctl"></a><a  href="ibuf_ctl.v.html#72">jmp_e : ibuf_ctl</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#jmp_e___ibuf_ctl_slice">ibuf_ctl_slice:ibuf_ctl_0:jmp_e</a>&nbsp;, <a href="#jmp_e___ibuf_ctl_slice">ibuf_ctl_slice:ibuf_ctl_1:jmp_e</a>&nbsp;, <a href="#jmp_e___ibuf_ctl_slice">ibuf_ctl_slice:ibuf_ctl_2:jmp_e</a>&nbsp;, <a href="#jmp_e___ibuf_ctl_slice">ibuf_ctl_slice:ibuf_ctl_3:jmp_e</a>&nbsp;, <a href="#jmp_e___ibuf_ctl_slice">ibuf_ctl_slice:ibuf_ctl_4:jmp_e</a>&nbsp;, <a href="#jmp_e___ibuf_ctl_slice">ibuf_ctl_slice:ibuf_ctl_5:jmp_e</a>&nbsp;, <a href="#jmp_e___ibuf_ctl_slice">ibuf_ctl_slice:ibuf_ctl_6:jmp_e</a>&nbsp;, <a href="#jmp_e___ibuf_ctl_slice">ibuf_ctl_slice:ibuf_ctl_7:jmp_e</a>&nbsp;, <a href="#jmp_e___ibuf_ctl_slice">ibuf_ctl_slice:ibuf_ctl_8:jmp_e</a>&nbsp;, <a href="#jmp_e___ibuf_ctl_slice">ibuf_ctl_slice:ibuf_ctl_9:jmp_e</a>&nbsp;, <a href="#jmp_e___ibuf_ctl_slice">ibuf_ctl_slice:ibuf_ctl_10:jmp_e</a>&nbsp;, <a href="#jmp_e___ibuf_ctl_slice">ibuf_ctl_slice:ibuf_ctl_11:jmp_e</a>&nbsp;, <a href="#jmp_e___ibuf_ctl_slice">ibuf_ctl_slice:ibuf_ctl_12:jmp_e</a>&nbsp;, <a href="#jmp_e___ibuf_ctl_slice">ibuf_ctl_slice:ibuf_ctl_13:jmp_e</a>&nbsp;, <a href="#jmp_e___ibuf_ctl_slice">ibuf_ctl_slice:ibuf_ctl_14:jmp_e</a>&nbsp;, <a href="#jmp_e___ibuf_ctl_slice">ibuf_ctl_slice:ibuf_ctl_15:jmp_e</a>&nbsp;, <a href="#din___ff_sr">ff_sr:squash_vld_reg:din</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#iu_brtaken_e___icctl">icctl:ibuf_ctl:iu_brtaken_e</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="jmp_e___ibuf_ctl_slice"></a><a  href="ibuf_ctl.v.html#666">jmp_e : ibuf_ctl_slice</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#in___mj_s_ff_snre_d">mj_s_ff_snre_d:valid_flop:in</a>&nbsp;, <a href="#in___mj_s_ff_snre_d">mj_s_ff_snre_d:dirty_flop:in</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#jmp_e___ibuf_ctl">ibuf_ctl:ibuf_ctl_0:jmp_e</a>&nbsp;, <a href="#jmp_e___ibuf_ctl">ibuf_ctl:ibuf_ctl_1:jmp_e</a>&nbsp;, <a href="#jmp_e___ibuf_ctl">ibuf_ctl:ibuf_ctl_2:jmp_e</a>&nbsp;, <a href="#jmp_e___ibuf_ctl">ibuf_ctl:ibuf_ctl_3:jmp_e</a>&nbsp;, <a href="#jmp_e___ibuf_ctl">ibuf_ctl:ibuf_ctl_4:jmp_e</a>&nbsp;, <a href="#jmp_e___ibuf_ctl">ibuf_ctl:ibuf_ctl_5:jmp_e</a>&nbsp;, <a href="#jmp_e___ibuf_ctl">ibuf_ctl:ibuf_ctl_6:jmp_e</a>&nbsp;, <a href="#jmp_e___ibuf_ctl">ibuf_ctl:ibuf_ctl_7:jmp_e</a>&nbsp;, <a href="#jmp_e___ibuf_ctl">ibuf_ctl:ibuf_ctl_8:jmp_e</a>&nbsp;, <a href="#jmp_e___ibuf_ctl">ibuf_ctl:ibuf_ctl_9:jmp_e</a>&nbsp;, <a href="#jmp_e___ibuf_ctl">ibuf_ctl:ibuf_ctl_10:jmp_e</a>&nbsp;, <a href="#jmp_e___ibuf_ctl">ibuf_ctl:ibuf_ctl_11:jmp_e</a>&nbsp;, <a href="#jmp_e___ibuf_ctl">ibuf_ctl:ibuf_ctl_12:jmp_e</a>&nbsp;, <a href="#jmp_e___ibuf_ctl">ibuf_ctl:ibuf_ctl_13:jmp_e</a>&nbsp;, <a href="#jmp_e___ibuf_ctl">ibuf_ctl:ibuf_ctl_14:jmp_e</a>&nbsp;, <a href="#jmp_e___ibuf_ctl">ibuf_ctl:ibuf_ctl_15:jmp_e</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="jmp_e___ic_cntl"></a><a  href="ic_cntl.v.html#138">jmp_e : ic_cntl</a></b> : wire</b>
<dt>&nbsp;<b><a name="jmp_pc___ibuffer"></a><a  href="ibuffer.v.html#57">jmp_pc : ibuffer</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___mj_s_ff_snr_d_32">mj_s_ff_snr_d_32:jmp_pc_d1_reg:din</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#icu_addr_d1___icu_dpath">icu_dpath:ibuffer:icu_addr_d1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="jmp_pc_d1___ibuffer"></a><a  href="ibuffer.v.html#457">jmp_pc_d1 : ibuffer</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___mj_s_ff_snr_d_32">mj_s_ff_snr_d_32:jmp_pc_d1_reg:out</a>&nbsp;, <a href="#in1___mux2_32">mux2_32:pc_mux:in1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="jsr___ex_ctl"></a><a  href="ex_ctl.v.html#725">jsr : ex_ctl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_sre">ff_sre:jsr_e_flop:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="jsr_e___ex_ctl"></a><a  href="ex_ctl.v.html#994">jsr_e : ex_ctl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___ff_sre">ff_sre:jsr_e_flop:out</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="jsr_w___ex_ctl"></a><a  href="ex_ctl.v.html#757">jsr_w : ex_ctl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_sre">ff_sre:jsr_w_e_flop:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="jsr_w_e___ex_ctl"></a><a  href="ex_ctl.v.html#994">jsr_w_e : ex_ctl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___ff_sre">ff_sre:jsr_w_e_flop:out</a>&nbsp;</td></tr>
</table></div>
<a name="index--K"></a>
<table class=NB><tr><td><a href="#top_of_page"><b>K</b></a></tr></td></table>
<dt>&nbsp;<b><a name="kill_data_vld___pipe_cntl"></a><a  href="pipe_cntl.v.html#173">kill_data_vld : pipe_cntl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___ff_sr">ff_sr:kill_dv_reg:out</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="kill_inst_d___iu"></a><a  href="iu.v.html#373">kill_inst_d : iu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#kill_vld_d___ifu">ifu:ifu:kill_vld_d</a>&nbsp;, <a href="#kill_inst_d___pipe">pipe:pipe:kill_inst_d</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="kill_inst_d___pipe"></a><a  href="pipe.v.html#120">kill_inst_d : pipe</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#kill_inst_d___pipe_cntl">pipe_cntl:pipe_cntl:kill_inst_d</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#kill_inst_d___iu">iu:pipe:kill_inst_d</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="kill_inst_d___pipe_cntl"></a><a  href="pipe_cntl.v.html#115">kill_inst_d : pipe_cntl</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#kill_inst_d___pipe">pipe:pipe_cntl:kill_inst_d</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="kill_inst_e___branch_logic"></a><a  href="ex_ctl.v.p4.html#3169">kill_inst_e : branch_logic</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#kill_inst_e___ex_ctl">ex_ctl:branch_logic:kill_inst_e</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="kill_inst_e___cpu"></a><a  href="cpu.v.html#168">kill_inst_e : cpu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#kill_inst_e___iu">iu:iu:kill_inst_e</a>&nbsp;, DCU_MODULE:dcu:kill_inst_e&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="kill_inst_e___dcctl"></a><a  href="dcctl.v.html#115">kill_inst_e : dcctl</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#kill_inst_e___dc_dec">dc_dec:dc_dec:kill_inst_e</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#kill_inst_e___dcu_nocache">dcu_nocache:dcctl:kill_inst_e</a>&nbsp;, <a href="#kill_inst_e___dcu">dcu:dcctl:kill_inst_e</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="kill_inst_e___dcu"></a><a  href="dcu.v.html#111">kill_inst_e : dcu</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#kill_inst_e___dcctl">dcctl:dcctl:kill_inst_e</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="kill_inst_e___dcu_nocache"></a><a  href="dcu_nocache.v.html#111">kill_inst_e : dcu_nocache</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#kill_inst_e___dcctl">dcctl:dcctl:kill_inst_e</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="kill_inst_e___dc_dec"></a><a  href="dc_dec.v.html#191">kill_inst_e : dc_dec</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#kill_inst_e___dcctl">dcctl:dc_dec:kill_inst_e</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="kill_inst_e___ex"></a><a  href="ex.v.html#192">kill_inst_e : ex</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#kill_inst_e___ex_ctl">ex_ctl:ex_ctl:kill_inst_e</a>&nbsp;, <a href="#kill_inst_e___imdr">imdr:ex_imdr:kill_inst_e</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#kill_inst_e_int___iu">iu:ex:kill_inst_e_int</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="kill_inst_e___ex_ctl"></a><a  href="ex_ctl.v.html#233">kill_inst_e : ex_ctl</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#kill_inst_e___branch_logic">branch_logic:branch_logic:kill_inst_e</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#kill_inst_e___ex">ex:ex_ctl:kill_inst_e</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="kill_inst_e___imdr"></a><a  href="imdr.v.html#43">kill_inst_e : imdr</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#kill_inst_e___imdr_ctrl">imdr_ctrl:imdr_ctrl_0:kill_inst_e</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#kill_inst_e___ex">ex:ex_imdr:kill_inst_e</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="kill_inst_e___imdr_ctrl"></a><a  href="imdr_ctrl.v.html#88">kill_inst_e : imdr_ctrl</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#kill_inst_e___imdr">imdr:imdr_ctrl_0:kill_inst_e</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="kill_inst_e___iu"></a><a  href="iu.v.html#149">kill_inst_e : iu</a></b> : output wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#kill_inst_e___pipe">pipe:pipe:kill_inst_e</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#kill_inst_e___cpu">cpu:iu:kill_inst_e</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="kill_inst_e___pipe"></a><a  href="pipe.v.html#121">kill_inst_e : pipe</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#kill_inst_e___pipe_cntl">pipe_cntl:pipe_cntl:kill_inst_e</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#kill_inst_e___iu">iu:pipe:kill_inst_e</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="kill_inst_e___pipe_cntl"></a><a  href="pipe_cntl.v.html#119">kill_inst_e : pipe_cntl</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#kill_inst_e___pipe">pipe:pipe_cntl:kill_inst_e</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="kill_inst_e_int___iu"></a><a  href="iu.v.html#375">kill_inst_e_int : iu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#kill_inst_e___ex">ex:ex:kill_inst_e</a>&nbsp;, <a href="#kill_inst_e_int___pipe">pipe:pipe:kill_inst_e_int</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="kill_inst_e_int___pipe"></a><a  href="pipe.v.html#122">kill_inst_e_int : pipe</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#kill_inst_e_int___pipe_cntl">pipe_cntl:pipe_cntl:kill_inst_e_int</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#kill_inst_e_int___iu">iu:pipe:kill_inst_e_int</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="kill_inst_e_int___pipe_cntl"></a><a  href="pipe_cntl.v.html#120">kill_inst_e_int : pipe_cntl</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#kill_inst_e_int___pipe">pipe:pipe_cntl:kill_inst_e_int</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="kill_powerdown___hold_logic"></a><a  href="hold_logic.v.html#126">kill_powerdown : hold_logic</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#kill_powerdown___iu">iu:hold_logic:kill_powerdown</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="kill_powerdown___iu"></a><a  href="iu.v.html#450">kill_powerdown : iu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#kill_powerdown___trap">trap:trap:kill_powerdown</a>&nbsp;, <a href="#kill_powerdown___hold_logic">hold_logic:hold_logic:kill_powerdown</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="kill_powerdown___trap"></a><a  href="trap.v.html#104">kill_powerdown : trap</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#kill_powerdown___iu">iu:trap:kill_powerdown</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="kill_vld_d___ifu"></a><a  href="ifu.v.html#136">kill_vld_d : ifu</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_sre">ff_sre:flop_gr_1:din</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:flop_gr_1:enable</a>&nbsp;, <a href="#din___ff_sre">ff_sre:flop_gr_2:din</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:flop_gr_2:enable</a>&nbsp;, <a href="#din___ff_sre">ff_sre:flop_gr_3:din</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:flop_gr_3:enable</a>&nbsp;, <a href="#din___ff_sre">ff_sre:flop_gr_4:din</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:flop_gr_4:enable</a>&nbsp;, <a href="#din___ff_sre">ff_sre:flop_gr_5:din</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:flop_gr_5:enable</a>&nbsp;, <a href="#din___ff_sre">ff_sre:flop_gr_6:din</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:flop_gr_6:enable</a>&nbsp;, <a href="#din___ff_sre">ff_sre:flop_gr_7:din</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:flop_gr_7:enable</a>&nbsp;, <a href="#din___ff_sre">ff_sre:flop_gr_8:din</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:flop_gr_8:enable</a>&nbsp;, <a href="#din___ff_sre">ff_sre:flop_gr_9:din</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:flop_gr_9:enable</a>&nbsp;, <a href="#din___ff_sre">ff_sre:flop_fold:din</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:flop_fold:enable</a>&nbsp;, <a href="#din___ff_sre">ff_sre:flop_no_fold:din</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:flop_no_fold:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:flop_valid_rs1:enable</a>&nbsp;, <a href="#din___ff_sre">ff_sre:flop_help_rs1:din</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:flop_help_rs1:enable</a>&nbsp;, <a href="#din___ff_sre">ff_sre:flop_lv_rs1:din</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:flop_lv_rs1:enable</a>&nbsp;, <a href="#din___ff_sre">ff_sre:flop_lv_acc_rs1:din</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:flop_lv_acc_rs1:enable</a>&nbsp;, <a href="#din___ff_sre_8">ff_sre_8:flop_type_rs1:din</a>&nbsp;, <a href="#enable___ff_sre_8">ff_sre_8:flop_type_rs1:enable</a>&nbsp;, <a href="#din___ff_sre">ff_sre:flop_rev_ops:din</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:flop_rev_ops:enable</a>&nbsp;, <a href="#din___ff_sre">ff_sre:flop_st_op:din</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:flop_st_op:enable</a>&nbsp;, <a href="#din___ff_sre">ff_sre:flop_optop:din</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:flop_optop:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:flop_vld_rs2:enable</a>&nbsp;, <a href="#din___ff_sre">ff_sre:flop_lv_rs2:din</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:flop_lv_rs2:enable</a>&nbsp;, <a href="#din___ff_sre">ff_sre:flop_lvars_acc_rs2:din</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:flop_lvars_acc_rs2:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:flop_vld_op_rcu:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:flop_vld_op_ucode:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:flop_vld_op_gen:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:flop_vld_rsd:enable</a>&nbsp;, <a href="#din___ff_sre">ff_sre:flop_drty_inst:din</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:flop_drty_inst:enable</a>&nbsp;, <a href="#din___ff_sre">ff_sre:flop_putfield:din</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:flop_putfield:enable</a>&nbsp;, <a href="#din___ff_sre_3">ff_sre_3:flop_inst_fold_r:din</a>&nbsp;, <a href="#enable___ff_sre_3">ff_sre_3:flop_inst_fold_r:enable</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#kill_inst_d___iu">iu:ifu:kill_inst_d</a>&nbsp;</td></tr>
</table></div>
<a name="index--L"></a>
<table class=NB><tr><td><a href="#top_of_page"><b>L</b></a></tr></td></table>
<dt>&nbsp;<b><a name="l___prils_round_dec"></a><a  href="prils_dp.v.html#115">l : prils_round_dec</a></b> : wire</b>
<dt>&nbsp;<b><a name="l___round_dec"></a><a  href="rsadd_cntl.v.html#277">l : round_dec</a></b> : wire</b>
<dt>&nbsp;<b><a name="l0md___incmod"></a><a  href="incmod.v.html#74">l0md : incmod</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#l0md___inc_decode">inc_decode:incdec:l0md</a>&nbsp;, <a href="#sel___mj_s_mux4_d_32">mj_s_mux4_d_32:l0:sel</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="l0md___inc_decode"></a><a  href="incmod.v.html#436">l0md : inc_decode</a></b> : output wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___mj_s_ff_snre_d_2">mj_s_ff_snre_d_2:l0md_ff:out</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#l0md___incmod">incmod:incdec:l0md</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="l0md_rom___inc_l0md_rom"></a><a  href="incmod.v.html#651">l0md_rom : inc_l0md_rom</a></b> : output reg</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#l0md_rom0___inc_decode">inc_decode:i9:l0md_rom0</a>&nbsp;, <a href="#l0md_rom1___inc_decode">inc_decode:i10:l0md_rom1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="l0md_rom0___inc_decode"></a><a  href="incmod.v.html#444">l0md_rom0 : inc_decode</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#l0md_rom___inc_l0md_rom">inc_l0md_rom:i9:l0md_rom</a>&nbsp;, <a href="#in0___mj_s_mux3_d_2">mj_s_mux3_d_2:l0md_mux:in0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="l0md_rom1___inc_decode"></a><a  href="incmod.v.html#444">l0md_rom1 : inc_decode</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#l0md_rom___inc_l0md_rom">inc_l0md_rom:i10:l0md_rom</a>&nbsp;, <a href="#in1___mj_s_mux3_d_2">mj_s_mux3_d_2:l0md_mux:in1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="l0out___incmod"></a><a  href="incmod.v.html#66">l0out : incmod</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#mx_out___mj_s_mux4_d_32">mj_s_mux4_d_32:l0:mx_out</a>&nbsp;, <a href="#in2___cla_adder_32">cla_adder_32:looadd:in2</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="l1md___incmod"></a><a  href="incmod.v.html#74">l1md : incmod</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#l1md___inc_decode">inc_decode:incdec:l1md</a>&nbsp;, <a href="#sel___mj_s_mux4_d_32">mj_s_mux4_d_32:l1:sel</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="l1md___inc_decode"></a><a  href="incmod.v.html#436">l1md : inc_decode</a></b> : output wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___mj_s_ff_snre_d_2">mj_s_ff_snre_d_2:l1md_ff:out</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#l1md___incmod">incmod:incdec:l1md</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="l1md_rom___inc_l1md_rom"></a><a  href="incmod.v.html#627">l1md_rom : inc_l1md_rom</a></b> : output reg</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#l1md_rom0___inc_decode">inc_decode:i7:l1md_rom0</a>&nbsp;, <a href="#l1md_rom1___inc_decode">inc_decode:i8:l1md_rom1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="l1md_rom0___inc_decode"></a><a  href="incmod.v.html#443">l1md_rom0 : inc_decode</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#l1md_rom___inc_l1md_rom">inc_l1md_rom:i7:l1md_rom</a>&nbsp;, <a href="#in0___mj_s_mux3_d_2">mj_s_mux3_d_2:l1md_mux:in0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="l1md_rom1___inc_decode"></a><a  href="incmod.v.html#443">l1md_rom1 : inc_decode</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#l1md_rom___inc_l1md_rom">inc_l1md_rom:i8:l1md_rom</a>&nbsp;, <a href="#in1___mj_s_mux3_d_2">mj_s_mux3_d_2:l1md_mux:in1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="l1out___incmod"></a><a  href="incmod.v.html#66">l1out : incmod</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#mx_out___mj_s_mux4_d_32">mj_s_mux4_d_32:l1:mx_out</a>&nbsp;, <a href="#in1___cla_adder_32">cla_adder_32:looadd:in1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="l2d___ex_ctl"></a><a  href="ex_ctl.v.html#695">l2d : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="l2d___rs1_dec"></a><a  href="rs1_dec.v.html#161">l2d : rs1_dec</a></b> : reg</b>
<dt>&nbsp;<b><a name="l2f___ex_ctl"></a><a  href="ex_ctl.v.html#694">l2f : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="l2f___rs1_dec"></a><a  href="rs1_dec.v.html#160">l2f : rs1_dec</a></b> : reg</b>
<dt>&nbsp;<b><a name="l2i___ex_ctl"></a><a  href="ex_ctl.v.html#693">l2i : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="la0_hit___ex"></a><a  href="ex.v.html#401">la0_hit : ex</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#la0_hit___ex_ctl">ex_ctl:ex_ctl:la0_hit</a>&nbsp;, <a href="#la0_hit___ex_regs">ex_regs:ex_regs:la0_hit</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="la0_hit___ex_ctl"></a><a  href="ex_ctl.v.html#305">la0_hit : ex_ctl</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#la0_hit___ex">ex:ex_ctl:la0_hit</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="la0_hit___ex_regs"></a><a  href="ex_regs.v.html#222">la0_hit : ex_regs</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#eq___comp_eq_32">comp_eq_32:la0_cmp:eq</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#la0_hit___ex">ex:ex_regs:la0_hit</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="la0_null_c___ex_ctl"></a><a  href="ex_ctl.v.p2.html#1080">la0_null_c : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="la0_null_e___ex"></a><a  href="ex.v.html#407">la0_null_e : ex</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#la0_null_e___ex_ctl">ex_ctl:ex_ctl:la0_null_e</a>&nbsp;, <a href="#la0_null_e___ex_regs">ex_regs:ex_regs:la0_null_e</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="la0_null_e___ex_ctl"></a><a  href="ex_ctl.v.html#311">la0_null_e : ex_ctl</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#la0_null_e___ex">ex:ex_ctl:la0_null_e</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="la0_null_e___ex_regs"></a><a  href="ex_regs.v.html#228">la0_null_e : ex_regs</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___compare_zero_32">compare_zero_32:la0_null_cmp:out</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#la0_null_e___ex">ex:ex_regs:la0_null_e</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="la0_objref_sel___ex_regs"></a><a  href="ex_regs.v.html#356">la0_objref_sel : ex_regs</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#sel___mux2_30">mux2_30:la0_reg_din_mux:sel</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="la0_reg_din___ex_regs"></a><a  href="ex_regs.v.html#353">la0_reg_din : ex_regs</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_sre_30">ff_sre_30:lockaddr0_reg:din</a>&nbsp;, <a href="#out___mux2_30">mux2_30:la0_reg_din_mux:out</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="la0_reg_we___ex_regs"></a><a  href="ex_regs.v.html#351">la0_reg_we : ex_regs</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#enable___ff_sre_30">ff_sre_30:lockaddr0_reg:enable</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="la0_w_reg_din___ex_regs"></a><a  href="ex_regs.v.html#362">la0_w_reg_din : ex_regs</a></b> : wire</b>
<dt>&nbsp;<b><a name="la1_hit___ex"></a><a  href="ex.v.html#408">la1_hit : ex</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#la1_hit___ex_ctl">ex_ctl:ex_ctl:la1_hit</a>&nbsp;, <a href="#la1_hit___ex_regs">ex_regs:ex_regs:la1_hit</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="la1_hit___ex_ctl"></a><a  href="ex_ctl.v.html#312">la1_hit : ex_ctl</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#la1_hit___ex">ex:ex_ctl:la1_hit</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="la1_hit___ex_regs"></a><a  href="ex_regs.v.html#229">la1_hit : ex_regs</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#eq___comp_eq_32">comp_eq_32:la1_cmp:eq</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#la1_hit___ex">ex:ex_regs:la1_hit</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="la1_null_c___ex_ctl"></a><a  href="ex_ctl.v.p2.html#1081">la1_null_c : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="la1_null_e___ex"></a><a  href="ex.v.html#414">la1_null_e : ex</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#la1_null_e___ex_ctl">ex_ctl:ex_ctl:la1_null_e</a>&nbsp;, <a href="#la1_null_e___ex_regs">ex_regs:ex_regs:la1_null_e</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="la1_null_e___ex_ctl"></a><a  href="ex_ctl.v.html#318">la1_null_e : ex_ctl</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#la1_null_e___ex">ex:ex_ctl:la1_null_e</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="la1_null_e___ex_regs"></a><a  href="ex_regs.v.html#235">la1_null_e : ex_regs</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___compare_zero_32">compare_zero_32:la1_null_cmp:out</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#la1_null_e___ex">ex:ex_regs:la1_null_e</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="la1_objref_sel___ex_regs"></a><a  href="ex_regs.v.html#357">la1_objref_sel : ex_regs</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#sel___mux2_30">mux2_30:la1_reg_din_mux:sel</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="la1_reg_din___ex_regs"></a><a  href="ex_regs.v.html#354">la1_reg_din : ex_regs</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_sre_30">ff_sre_30:lockaddr1_reg:din</a>&nbsp;, <a href="#out___mux2_30">mux2_30:la1_reg_din_mux:out</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="la1_reg_we___ex_regs"></a><a  href="ex_regs.v.html#352">la1_reg_we : ex_regs</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#enable___ff_sre_30">ff_sre_30:lockaddr1_reg:enable</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="la1_w_reg_din___ex_regs"></a><a  href="ex_regs.v.html#363">la1_w_reg_din : ex_regs</a></b> : wire</b>
<dt>&nbsp;<b><a name="ladd___ex_ctl"></a><a  href="ex_ctl.v.html#654">ladd : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="ladd___rs1_dec"></a><a  href="rs1_dec.v.html#145">ladd : rs1_dec</a></b> : reg</b>
<dt>&nbsp;<b><a name="laload___ex_ctl"></a><a  href="ex_ctl.v.html#603">laload : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="land___ex_ctl"></a><a  href="ex_ctl.v.html#684">land : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="land___rs1_dec"></a><a  href="rs1_dec.v.html#156">land : rs1_dec</a></b> : reg</b>
<dt>&nbsp;<b><a name="laovf___mult_add"></a><a  href="multmod_dp.v.html#283">laovf : mult_add</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___mj_s_ff_snre_d_6">mj_s_ff_snre_d_6:muhold:din</a>&nbsp;, <a href="#laovf___spdec">spdec:spdecode:laovf</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="laovf___spdec"></a><a  href="multmod_dp.v.html#405">laovf : spdec</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#laovf___mult_add">mult_add:spdecode:laovf</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lastore___ex_ctl"></a><a  href="ex_ctl.v.html#637">lastore : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="last_ack___bus_monitor"></a><a  href="bus_monitor.v.html#57">last_ack : bus_monitor</a></b> : reg</b>
<dt>&nbsp;<b><a name="last_cyc___dcudp_cntl"></a><a  href="dcudp_cntl.v.html#189">last_cyc : dcudp_cntl</a></b> : wire</b>
<dt>&nbsp;<b><a name="last_fill_cyc___dcctl"></a><a  href="dcctl.v.html#204">last_fill_cyc : dcctl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#last_fill_cyc___dcudp_cntl">dcudp_cntl:dcudp_cntl:last_fill_cyc</a>&nbsp;, <a href="#last_fill_cyc___miss_cntl">miss_cntl:miss_cntl:last_fill_cyc</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="last_fill_cyc___dcudp_cntl"></a><a  href="dcudp_cntl.v.html#157">last_fill_cyc : dcudp_cntl</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#last_fill_cyc___dcctl">dcctl:dcudp_cntl:last_fill_cyc</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="last_fill_cyc___miss_cntl"></a><a  href="miss_cntl.v.html#56">last_fill_cyc : miss_cntl</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#last_fill_cyc___dcctl">dcctl:miss_cntl:last_fill_cyc</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="latch_addr_c___dcctl"></a><a  href="dcctl.v.html#166">latch_addr_c : dcctl</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#latch_addr_c___dcudp_cntl">dcudp_cntl:dcudp_cntl:latch_addr_c</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#latch_addr_c___dcu_nocache">dcu_nocache:dcctl:latch_addr_c</a>&nbsp;, <a href="#latch_addr_c___dcu">dcu:dcctl:latch_addr_c</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="latch_addr_c___dcu"></a><a  href="dcu.v.html#184">latch_addr_c : dcu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#latch_addr_c___dcctl">dcctl:dcctl:latch_addr_c</a>&nbsp;, <a href="#latch_addr_c___dcu_dpath">dcu_dpath:dcu_dpath:latch_addr_c</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="latch_addr_c___dcudp_cntl"></a><a  href="dcudp_cntl.v.html#106">latch_addr_c : dcudp_cntl</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#latch_addr_c___dcctl">dcctl:dcudp_cntl:latch_addr_c</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="latch_addr_c___dcu_dpath"></a><a  href="dcu_dpath.v.html#97">latch_addr_c : dcu_dpath</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#enable___ff_se_32">ff_se_32:dcu_addr_c_reg:enable</a>&nbsp;, <a href="#enable___ff_se_32">ff_se_32:dcu_data_reg:enable</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#latch_addr_c___dcu_nocache">dcu_nocache:dcu_dpath:latch_addr_c</a>&nbsp;, <a href="#latch_addr_c___dcu">dcu:dcu_dpath:latch_addr_c</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="latch_addr_c___dcu_nocache"></a><a  href="dcu_nocache.v.html#185">latch_addr_c : dcu_nocache</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#latch_addr_c___dcctl">dcctl:dcctl:latch_addr_c</a>&nbsp;, <a href="#latch_addr_c___dcu_dpath">dcu_dpath:dcu_dpath:latch_addr_c</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="latch_biu_addr___icctl"></a><a  href="icctl.v.html#103">latch_biu_addr : icctl</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#latch_biu_addr___ic_cntl">ic_cntl:ic_cntl:latch_biu_addr</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#latch_biu_addr___icu_nocache">icu_nocache:icctl:latch_biu_addr</a>&nbsp;, <a href="#latch_biu_addr___icu">icu:icctl:latch_biu_addr</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="latch_biu_addr___icu"></a><a  href="icu.v.html#125">latch_biu_addr : icu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#latch_biu_addr___icctl">icctl:icctl:latch_biu_addr</a>&nbsp;, <a href="#latch_biu_addr___icu_dpath">icu_dpath:icu_dpath:latch_biu_addr</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="latch_biu_addr___icu_dpath"></a><a  href="icu_dpath.v.html#99">latch_biu_addr : icu_dpath</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#enable___ff_sre_32">ff_sre_32:biu_addr_reg:enable</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#latch_biu_addr___icu_nocache">icu_nocache:icu_dpath:latch_biu_addr</a>&nbsp;, <a href="#latch_biu_addr___icu">icu:icu_dpath:latch_biu_addr</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="latch_biu_addr___icu_nocache"></a><a  href="icu_nocache.v.html#125">latch_biu_addr : icu_nocache</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#latch_biu_addr___icctl">icctl:icctl:latch_biu_addr</a>&nbsp;, <a href="#latch_biu_addr___icu_dpath">icu_dpath:icu_dpath:latch_biu_addr</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="latch_biu_addr___ic_cntl"></a><a  href="ic_cntl.v.html#90">latch_biu_addr : ic_cntl</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#latch_biu_addr___icctl">icctl:ic_cntl:latch_biu_addr</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="latch_cf_addr___dcctl"></a><a  href="dcctl.v.html#167">latch_cf_addr : dcctl</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#latch_cf_addr___dcudp_cntl">dcudp_cntl:dcudp_cntl:latch_cf_addr</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#latch_cf_addr___dcu_nocache">dcu_nocache:dcctl:latch_cf_addr</a>&nbsp;, <a href="#latch_cf_addr___dcu">dcu:dcctl:latch_cf_addr</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="latch_cf_addr___dcu"></a><a  href="dcu.v.html#185">latch_cf_addr : dcu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#latch_cf_addr___dcctl">dcctl:dcctl:latch_cf_addr</a>&nbsp;, <a href="#latch_cf_addr___dcu_dpath">dcu_dpath:dcu_dpath:latch_cf_addr</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="latch_cf_addr___dcudp_cntl"></a><a  href="dcudp_cntl.v.html#114">latch_cf_addr : dcudp_cntl</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#latch_cf_addr___dcctl">dcctl:dcudp_cntl:latch_cf_addr</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="latch_cf_addr___dcu_dpath"></a><a  href="dcu_dpath.v.html#99">latch_cf_addr : dcu_dpath</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#enable___ff_se_32">ff_se_32:cf_addr_reg:enable</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#latch_cf_addr___dcu_nocache">dcu_nocache:dcu_dpath:latch_cf_addr</a>&nbsp;, <a href="#latch_cf_addr___dcu">dcu:dcu_dpath:latch_cf_addr</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="latch_cf_addr___dcu_nocache"></a><a  href="dcu_nocache.v.html#186">latch_cf_addr : dcu_nocache</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#latch_cf_addr___dcctl">dcctl:dcctl:latch_cf_addr</a>&nbsp;, <a href="#latch_cf_addr___dcu_dpath">dcu_dpath:dcu_dpath:latch_cf_addr</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="latch_wb_addr___dcctl"></a><a  href="dcctl.v.html#168">latch_wb_addr : dcctl</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#latch_wb_addr___dcudp_cntl">dcudp_cntl:dcudp_cntl:latch_wb_addr</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#latch_wb_addr___dcu_nocache">dcu_nocache:dcctl:latch_wb_addr</a>&nbsp;, <a href="#latch_wb_addr___dcu">dcu:dcctl:latch_wb_addr</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="latch_wb_addr___dcu"></a><a  href="dcu.v.html#186">latch_wb_addr : dcu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#latch_wb_addr___dcctl">dcctl:dcctl:latch_wb_addr</a>&nbsp;, <a href="#latch_wb_addr___dcu_dpath">dcu_dpath:dcu_dpath:latch_wb_addr</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="latch_wb_addr___dcudp_cntl"></a><a  href="dcudp_cntl.v.html#116">latch_wb_addr : dcudp_cntl</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#latch_wb_addr___dcctl">dcctl:dcudp_cntl:latch_wb_addr</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="latch_wb_addr___dcu_dpath"></a><a  href="dcu_dpath.v.html#100">latch_wb_addr : dcu_dpath</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#enable___ff_se_32">ff_se_32:wb_addr_reg:enable</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#latch_wb_addr___dcu_nocache">dcu_nocache:dcu_dpath:latch_wb_addr</a>&nbsp;, <a href="#latch_wb_addr___dcu">dcu:dcu_dpath:latch_wb_addr</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="latch_wb_addr___dcu_nocache"></a><a  href="dcu_nocache.v.html#187">latch_wb_addr : dcu_nocache</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#latch_wb_addr___dcctl">dcctl:dcctl:latch_wb_addr</a>&nbsp;, <a href="#latch_wb_addr___dcu_dpath">dcu_dpath:dcu_dpath:latch_wb_addr</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="latch_wr_data___dcctl"></a><a  href="dcctl.v.html#169">latch_wr_data : dcctl</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#latch_wr_data___dcudp_cntl">dcudp_cntl:dcudp_cntl:latch_wr_data</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#latch_wr_data___dcu_nocache">dcu_nocache:dcctl:latch_wr_data</a>&nbsp;, <a href="#latch_wr_data___dcu">dcu:dcctl:latch_wr_data</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="latch_wr_data___dcu"></a><a  href="dcu.v.html#187">latch_wr_data : dcu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#latch_wr_data___dcctl">dcctl:dcctl:latch_wr_data</a>&nbsp;, <a href="#latch_wr_data___dcu_dpath">dcu_dpath:dcu_dpath:latch_wr_data</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="latch_wr_data___dcudp_cntl"></a><a  href="dcudp_cntl.v.html#118">latch_wr_data : dcudp_cntl</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#latch_wr_data___dcctl">dcctl:dcudp_cntl:latch_wr_data</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="latch_wr_data___dcu_dpath"></a><a  href="dcu_dpath.v.html#124">latch_wr_data : dcu_dpath</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#enable___ff_se_32">ff_se_32:write_miss_reg:enable</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#latch_wr_data___dcu_nocache">dcu_nocache:dcu_dpath:latch_wr_data</a>&nbsp;, <a href="#latch_wr_data___dcu">dcu:dcu_dpath:latch_wr_data</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="latch_wr_data___dcu_nocache"></a><a  href="dcu_nocache.v.html#188">latch_wr_data : dcu_nocache</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#latch_wr_data___dcctl">dcctl:dcctl:latch_wr_data</a>&nbsp;, <a href="#latch_wr_data___dcu_dpath">dcu_dpath:dcu_dpath:latch_wr_data</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lbit___spdec"></a><a  href="multmod_dp.v.html#414">lbit : spdec</a></b> : wire</b>
<dt>&nbsp;<b><a name="lc0_cacheon_din___ex_regs"></a><a  href="ex_regs.v.html#366">lc0_cacheon_din : ex_regs</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_sre">ff_sre:lockcount0_cacheon_reg:din</a>&nbsp;, <a href="#out___mux2">mux2:lc0_cacheon_din_mux:out</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lc0_count_din___ex_regs"></a><a  href="ex_regs.v.html#259">lc0_count_din : ex_regs</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_se_8">ff_se_8:lockcount0_count_reg:din</a>&nbsp;, <a href="#out___mux4_8">mux4_8:lc0_din_mux:out</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lc0_count_reg_we___ex"></a><a  href="ex.v.html#399">lc0_count_reg_we : ex</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lc0_count_reg_we___ex_ctl">ex_ctl:ex_ctl:lc0_count_reg_we</a>&nbsp;, <a href="#lc0_count_reg_we___ex_regs">ex_regs:ex_regs:lc0_count_reg_we</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lc0_count_reg_we___ex_ctl"></a><a  href="ex_ctl.v.html#396">lc0_count_reg_we : ex_ctl</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#lc0_count_reg_we___ex">ex:ex_ctl:lc0_count_reg_we</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lc0_count_reg_we___ex_regs"></a><a  href="ex_regs.v.html#178">lc0_count_reg_we : ex_regs</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#enable___ff_se_8">ff_se_8:lockcount0_count_reg:enable</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#lc0_count_reg_we___ex">ex:ex_regs:lc0_count_reg_we</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lc0_co_bit___ex"></a><a  href="ex.v.html#406">lc0_co_bit : ex</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lc0_co_bit___ex_ctl">ex_ctl:ex_ctl:lc0_co_bit</a>&nbsp;, <a href="#lc0_co_bit___ex_regs">ex_regs:ex_regs:lc0_co_bit</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lc0_co_bit___ex_ctl"></a><a  href="ex_ctl.v.html#310">lc0_co_bit : ex_ctl</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#lc0_co_bit___ex">ex:ex_ctl:lc0_co_bit</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lc0_co_bit___ex_regs"></a><a  href="ex_regs.v.html#227">lc0_co_bit : ex_regs</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#lc0_co_bit___ex">ex:ex_regs:lc0_co_bit</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lc0_co_reg_en___ex_regs"></a><a  href="ex_regs.v.html#368">lc0_co_reg_en : ex_regs</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#enable___ff_sre">ff_sre:lockcount0_cacheon_reg:enable</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lc0_co_reset_l___ex_regs"></a><a  href="ex_regs.v.html#360">lc0_co_reset_l : ex_regs</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#reset_l___ff_sre">ff_sre:lockcount0_cacheon_reg:reset_l</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lc0_din_mux_sel___ex"></a><a  href="ex.v.html#552">lc0_din_mux_sel : ex</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lc0_din_mux_sel___ex_ctl">ex_ctl:ex_ctl:lc0_din_mux_sel</a>&nbsp;, <a href="#lc0_din_mux_sel___ex_regs">ex_regs:ex_regs:lc0_din_mux_sel</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lc0_din_mux_sel___ex_ctl"></a><a  href="ex_ctl.v.html#531">lc0_din_mux_sel : ex_ctl</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#lc0_din_mux_sel___ex">ex:ex_ctl:lc0_din_mux_sel</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lc0_din_mux_sel___ex_regs"></a><a  href="ex_regs.v.html#170">lc0_din_mux_sel : ex_regs</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#sel___mux4_8">mux4_8:lc0_din_mux:sel</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#lc0_din_mux_sel___ex">ex:ex_regs:lc0_din_mux_sel</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lc0_eq_0___ex"></a><a  href="ex.v.html#403">lc0_eq_0 : ex</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lc0_eq_0___ex_ctl">ex_ctl:ex_ctl:lc0_eq_0</a>&nbsp;, <a href="#lc0_eq_0___ex_regs">ex_regs:ex_regs:lc0_eq_0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lc0_eq_0___ex_ctl"></a><a  href="ex_ctl.v.html#307">lc0_eq_0 : ex_ctl</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#lc0_eq_0___ex">ex:ex_ctl:lc0_eq_0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lc0_eq_0___ex_regs"></a><a  href="ex_regs.v.html#224">lc0_eq_0 : ex_regs</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#eq___cmp_eq_8">cmp_eq_8:lc0_cmp:eq</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#lc0_eq_0___ex">ex:ex_regs:lc0_eq_0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lc0_eq_255___ex"></a><a  href="ex.v.html#402">lc0_eq_255 : ex</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lc0_eq_255___ex_ctl">ex_ctl:ex_ctl:lc0_eq_255</a>&nbsp;, <a href="#lc0_eq_255___ex_regs">ex_regs:ex_regs:lc0_eq_255</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lc0_eq_255___ex_ctl"></a><a  href="ex_ctl.v.html#306">lc0_eq_255 : ex_ctl</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#lc0_eq_255___ex">ex:ex_ctl:lc0_eq_255</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lc0_eq_255___ex_regs"></a><a  href="ex_regs.v.html#223">lc0_eq_255 : ex_regs</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#cout___cla_adder_8">cla_adder_8:lc0_p1_adder:cout</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#lc0_eq_255___ex">ex:ex_regs:lc0_eq_255</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lc0_m1___ex_regs"></a><a  href="ex_regs.v.html#346">lc0_m1 : ex_regs</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#sum___cla_adder_8">cla_adder_8:lc0_m1_adder:sum</a>&nbsp;, <a href="#in1___cmp_eq_8">cmp_eq_8:lc0_m1_cmp:in1</a>&nbsp;, <a href="#in1___mux4_8">mux4_8:lc0_din_mux:in1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lc0_m1_adder_cout___ex_regs"></a><a  href="ex_regs.v.html#349">lc0_m1_adder_cout : ex_regs</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#cout___cla_adder_8">cla_adder_8:lc0_m1_adder:cout</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lc0_m1_eq_0___ex"></a><a  href="ex.v.html#404">lc0_m1_eq_0 : ex</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lc0_m1_eq_0___ex_ctl">ex_ctl:ex_ctl:lc0_m1_eq_0</a>&nbsp;, <a href="#lc0_m1_eq_0___ex_regs">ex_regs:ex_regs:lc0_m1_eq_0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lc0_m1_eq_0___ex_ctl"></a><a  href="ex_ctl.v.html#308">lc0_m1_eq_0 : ex_ctl</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#lc0_m1_eq_0___ex">ex:ex_ctl:lc0_m1_eq_0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lc0_m1_eq_0___ex_regs"></a><a  href="ex_regs.v.html#225">lc0_m1_eq_0 : ex_regs</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#eq___cmp_eq_8">cmp_eq_8:lc0_m1_cmp:eq</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#lc0_m1_eq_0___ex">ex:ex_regs:lc0_m1_eq_0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lc0_one_sel___ex_regs"></a><a  href="ex_regs.v.html#358">lc0_one_sel : ex_regs</a></b> : wire</b>
<dt>&nbsp;<b><a name="lc0_p1___ex_regs"></a><a  href="ex_regs.v.html#345">lc0_p1 : ex_regs</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#sum___cla_adder_8">cla_adder_8:lc0_p1_adder:sum</a>&nbsp;, <a href="#in2___mux4_8">mux4_8:lc0_din_mux:in2</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lc0_w_reg_din___ex_regs"></a><a  href="ex_regs.v.html#364">lc0_w_reg_din : ex_regs</a></b> : wire</b>
<dt>&nbsp;<b><a name="lc1_cacheon_din___ex_regs"></a><a  href="ex_regs.v.html#367">lc1_cacheon_din : ex_regs</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_sre">ff_sre:lockcount1_cacheon_reg:din</a>&nbsp;, <a href="#out___mux2">mux2:lc1_cacheon_din_mux:out</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lc1_count_din___ex_regs"></a><a  href="ex_regs.v.html#260">lc1_count_din : ex_regs</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_se_8">ff_se_8:lockcount1_count_reg:din</a>&nbsp;, <a href="#out___mux4_8">mux4_8:lc1_din_mux:out</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lc1_count_reg_we___ex"></a><a  href="ex.v.html#400">lc1_count_reg_we : ex</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lc1_count_reg_we___ex_ctl">ex_ctl:ex_ctl:lc1_count_reg_we</a>&nbsp;, <a href="#lc1_count_reg_we___ex_regs">ex_regs:ex_regs:lc1_count_reg_we</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lc1_count_reg_we___ex_ctl"></a><a  href="ex_ctl.v.html#398">lc1_count_reg_we : ex_ctl</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#lc1_count_reg_we___ex">ex:ex_ctl:lc1_count_reg_we</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lc1_count_reg_we___ex_regs"></a><a  href="ex_regs.v.html#179">lc1_count_reg_we : ex_regs</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#enable___ff_se_8">ff_se_8:lockcount1_count_reg:enable</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#lc1_count_reg_we___ex">ex:ex_regs:lc1_count_reg_we</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lc1_co_bit___ex"></a><a  href="ex.v.html#413">lc1_co_bit : ex</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lc1_co_bit___ex_ctl">ex_ctl:ex_ctl:lc1_co_bit</a>&nbsp;, <a href="#lc1_co_bit___ex_regs">ex_regs:ex_regs:lc1_co_bit</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lc1_co_bit___ex_ctl"></a><a  href="ex_ctl.v.html#317">lc1_co_bit : ex_ctl</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#lc1_co_bit___ex">ex:ex_ctl:lc1_co_bit</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lc1_co_bit___ex_regs"></a><a  href="ex_regs.v.html#234">lc1_co_bit : ex_regs</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#lc1_co_bit___ex">ex:ex_regs:lc1_co_bit</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lc1_co_reg_en___ex_regs"></a><a  href="ex_regs.v.html#369">lc1_co_reg_en : ex_regs</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#enable___ff_sre">ff_sre:lockcount1_cacheon_reg:enable</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lc1_co_reset_l___ex_regs"></a><a  href="ex_regs.v.html#361">lc1_co_reset_l : ex_regs</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#reset_l___ff_sre">ff_sre:lockcount1_cacheon_reg:reset_l</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lc1_din_mux_sel___ex"></a><a  href="ex.v.html#556">lc1_din_mux_sel : ex</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lc1_din_mux_sel___ex_ctl">ex_ctl:ex_ctl:lc1_din_mux_sel</a>&nbsp;, <a href="#lc1_din_mux_sel___ex_regs">ex_regs:ex_regs:lc1_din_mux_sel</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lc1_din_mux_sel___ex_ctl"></a><a  href="ex_ctl.v.html#535">lc1_din_mux_sel : ex_ctl</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#lc1_din_mux_sel___ex">ex:ex_ctl:lc1_din_mux_sel</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lc1_din_mux_sel___ex_regs"></a><a  href="ex_regs.v.html#174">lc1_din_mux_sel : ex_regs</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#sel___mux4_8">mux4_8:lc1_din_mux:sel</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#lc1_din_mux_sel___ex">ex:ex_regs:lc1_din_mux_sel</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lc1_eq_0___ex"></a><a  href="ex.v.html#410">lc1_eq_0 : ex</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lc1_eq_0___ex_ctl">ex_ctl:ex_ctl:lc1_eq_0</a>&nbsp;, <a href="#lc1_eq_0___ex_regs">ex_regs:ex_regs:lc1_eq_0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lc1_eq_0___ex_ctl"></a><a  href="ex_ctl.v.html#314">lc1_eq_0 : ex_ctl</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#lc1_eq_0___ex">ex:ex_ctl:lc1_eq_0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lc1_eq_0___ex_regs"></a><a  href="ex_regs.v.html#231">lc1_eq_0 : ex_regs</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#eq___cmp_eq_8">cmp_eq_8:lc1_cmp:eq</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#lc1_eq_0___ex">ex:ex_regs:lc1_eq_0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lc1_eq_255___ex"></a><a  href="ex.v.html#409">lc1_eq_255 : ex</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lc1_eq_255___ex_ctl">ex_ctl:ex_ctl:lc1_eq_255</a>&nbsp;, <a href="#lc1_eq_255___ex_regs">ex_regs:ex_regs:lc1_eq_255</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lc1_eq_255___ex_ctl"></a><a  href="ex_ctl.v.html#313">lc1_eq_255 : ex_ctl</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#lc1_eq_255___ex">ex:ex_ctl:lc1_eq_255</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lc1_eq_255___ex_regs"></a><a  href="ex_regs.v.html#230">lc1_eq_255 : ex_regs</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#cout___cla_adder_8">cla_adder_8:lc1_p1_adder:cout</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#lc1_eq_255___ex">ex:ex_regs:lc1_eq_255</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lc1_m1___ex_regs"></a><a  href="ex_regs.v.html#348">lc1_m1 : ex_regs</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#sum___cla_adder_8">cla_adder_8:lc1_m1_adder:sum</a>&nbsp;, <a href="#in1___cmp_eq_8">cmp_eq_8:lc1_m1_cmp:in1</a>&nbsp;, <a href="#in1___mux4_8">mux4_8:lc1_din_mux:in1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lc1_m1_adder_cout___ex_regs"></a><a  href="ex_regs.v.html#350">lc1_m1_adder_cout : ex_regs</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#cout___cla_adder_8">cla_adder_8:lc1_m1_adder:cout</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lc1_m1_eq_0___ex"></a><a  href="ex.v.html#411">lc1_m1_eq_0 : ex</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lc1_m1_eq_0___ex_ctl">ex_ctl:ex_ctl:lc1_m1_eq_0</a>&nbsp;, <a href="#lc1_m1_eq_0___ex_regs">ex_regs:ex_regs:lc1_m1_eq_0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lc1_m1_eq_0___ex_ctl"></a><a  href="ex_ctl.v.html#315">lc1_m1_eq_0 : ex_ctl</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#lc1_m1_eq_0___ex">ex:ex_ctl:lc1_m1_eq_0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lc1_m1_eq_0___ex_regs"></a><a  href="ex_regs.v.html#232">lc1_m1_eq_0 : ex_regs</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#eq___cmp_eq_8">cmp_eq_8:lc1_m1_cmp:eq</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#lc1_m1_eq_0___ex">ex:ex_regs:lc1_m1_eq_0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lc1_one_sel___ex_regs"></a><a  href="ex_regs.v.html#359">lc1_one_sel : ex_regs</a></b> : wire</b>
<dt>&nbsp;<b><a name="lc1_p1___ex_regs"></a><a  href="ex_regs.v.html#347">lc1_p1 : ex_regs</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#sum___cla_adder_8">cla_adder_8:lc1_p1_adder:sum</a>&nbsp;, <a href="#in2___mux4_8">mux4_8:lc1_din_mux:in2</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lc1_w_reg_din___ex_regs"></a><a  href="ex_regs.v.html#365">lc1_w_reg_din : ex_regs</a></b> : wire</b>
<dt>&nbsp;<b><a name="lcmp___ex_ctl"></a><a  href="ex_ctl.v.html#705">lcmp : ex_ctl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_sre">ff_sre:lcmp_reg:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lcmp___rs1_dec"></a><a  href="rs1_dec.v.html#165">lcmp : rs1_dec</a></b> : reg</b>
<dt>&nbsp;<b><a name="lcmp_e___ex_ctl"></a><a  href="ex_ctl.v.p2.html#1002">lcmp_e : ex_ctl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___ff_sre">ff_sre:lcmp_reg:out</a>&nbsp;, <a href="#din___ff_sre">ff_sre:first_gt_reg:din</a>&nbsp;, <a href="#din___ff_sre">ff_sre:first_eq_reg:din</a>&nbsp;, <a href="#din___ff_sre">ff_sre:first_lt_reg:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lconst_0___decode_opcode"></a><a  href="rcu_ctl.v.p2.html#1265">lconst_0 : decode_opcode</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#lconst_0_rs1___rcu_ctl">rcu_ctl:decode_opcode_rs1:lconst_0_rs1</a>&nbsp;, <a href="#lconst_0_rs2___rcu_ctl">rcu_ctl:decode_opcode_rs2:lconst_0_rs2</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lconst_0___ex_ctl"></a><a  href="ex_ctl.v.html#565">lconst_0 : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="lconst_0___rs1_dec"></a><a  href="rs1_dec.v.html#168">lconst_0 : rs1_dec</a></b> : reg</b>
<dt>&nbsp;<b><a name="lconst_0_rs1___rcu_ctl"></a><a  href="rcu_ctl.v.html#316">lconst_0_rs1 : rcu_ctl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lconst_0___decode_opcode">decode_opcode:decode_opcode_rs1:lconst_0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lconst_0_rs2___rcu_ctl"></a><a  href="rcu_ctl.v.html#337">lconst_0_rs2 : rcu_ctl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lconst_0___decode_opcode">decode_opcode:decode_opcode_rs2:lconst_0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lconst_1___decode_opcode"></a><a  href="rcu_ctl.v.p2.html#1266">lconst_1 : decode_opcode</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#lconst_1_rs1___rcu_ctl">rcu_ctl:decode_opcode_rs1:lconst_1_rs1</a>&nbsp;, <a href="#lconst_1_rs2___rcu_ctl">rcu_ctl:decode_opcode_rs2:lconst_1_rs2</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lconst_1___ex_ctl"></a><a  href="ex_ctl.v.html#566">lconst_1 : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="lconst_1___rs1_dec"></a><a  href="rs1_dec.v.html#169">lconst_1 : rs1_dec</a></b> : reg</b>
<dt>&nbsp;<b><a name="lconst_1_rs1___rcu_ctl"></a><a  href="rcu_ctl.v.html#317">lconst_1_rs1 : rcu_ctl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lconst_1___decode_opcode">decode_opcode:decode_opcode_rs1:lconst_1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lconst_1_rs2___rcu_ctl"></a><a  href="rcu_ctl.v.html#338">lconst_1_rs2 : rcu_ctl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lconst_1___decode_opcode">decode_opcode:decode_opcode_rs2:lconst_1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="ldc___ex_ctl"></a><a  href="ex_ctl.v.html#574">ldc : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="ldc2_w___ex_ctl"></a><a  href="ex_ctl.v.html#576">ldc2_w : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="ldc2_w_quick___ex_ctl"></a><a  href="ex_ctl.v.html#761">ldc2_w_quick : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="ldc_quick___ex_ctl"></a><a  href="ex_ctl.v.html#759">ldc_quick : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="ldc_w___ex_ctl"></a><a  href="ex_ctl.v.html#575">ldc_w : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="ldc_w_quick___ex_ctl"></a><a  href="ex_ctl.v.html#760">ldc_w_quick : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="ldiv___ex_ctl"></a><a  href="ex_ctl.v.html#666">ldiv : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="ldst_half_word_c___ex_ctl"></a><a  href="ex_ctl.v.p2.html#1119">ldst_half_word_c : ex_ctl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___ff_sre">ff_sre:ldst_half_word_c_flop:out</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="ldst_half_word_e___ex_ctl"></a><a  href="ex_ctl.v.p2.html#1118">ldst_half_word_e : ex_ctl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___ff_sre">ff_sre:ldst_half_word_e_flop:out</a>&nbsp;, <a href="#din___ff_sre">ff_sre:ldst_half_word_c_flop:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="ldst_half_word_r___ex_ctl"></a><a  href="ex_ctl.v.p2.html#1117">ldst_half_word_r : ex_ctl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_sre">ff_sre:ldst_half_word_e_flop:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="ldst_word_c___ex_ctl"></a><a  href="ex_ctl.v.p2.html#1119">ldst_word_c : ex_ctl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___ff_sre">ff_sre:ldst_word_c_flop:out</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="ldst_word_e___ex_ctl"></a><a  href="ex_ctl.v.p2.html#1118">ldst_word_e : ex_ctl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___ff_sre">ff_sre:ldst_word_e_flop:out</a>&nbsp;, <a href="#din___ff_sre">ff_sre:ldst_word_c_flop:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="ldst_word_r___ex_ctl"></a><a  href="ex_ctl.v.p2.html#1117">ldst_word_r : ex_ctl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_sre">ff_sre:ldst_word_e_flop:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lduse_bypass___ex"></a><a  href="ex.v.html#187">lduse_bypass : ex</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lduse_bypass___ex_ctl">ex_ctl:ex_ctl:lduse_bypass</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#lduse_bypass___iu">iu:ex:lduse_bypass</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lduse_bypass___ex_ctl"></a><a  href="ex_ctl.v.html#226">lduse_bypass : ex_ctl</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#lduse_bypass___ex">ex:ex_ctl:lduse_bypass</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lduse_bypass___iu"></a><a  href="iu.v.html#362">lduse_bypass : iu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lduse_bypass___ex">ex:ex:lduse_bypass</a>&nbsp;, <a href="#lduse_bypass___pipe">pipe:pipe:lduse_bypass</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lduse_bypass___pipe"></a><a  href="pipe.v.html#117">lduse_bypass : pipe</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lduse_bypass___pipe_cntl">pipe_cntl:pipe_cntl:lduse_bypass</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#lduse_bypass___iu">iu:pipe:lduse_bypass</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lduse_bypass___pipe_cntl"></a><a  href="pipe_cntl.v.html#109">lduse_bypass : pipe_cntl</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#lduse_bypass___pipe">pipe:pipe_cntl:lduse_bypass</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lduse_byp_vld___pipe_cntl"></a><a  href="pipe_cntl.v.html#236">lduse_byp_vld : pipe_cntl</a></b> : wire</b>
<dt>&nbsp;<b><a name="lduse_hold___hold_logic"></a><a  href="hold_logic.v.html#123">lduse_hold : hold_logic</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#lduse_hold___iu">iu:hold_logic:lduse_hold</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lduse_hold___iu"></a><a  href="iu.v.html#370">lduse_hold : iu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lduse_hold___pipe">pipe:pipe:lduse_hold</a>&nbsp;, <a href="#lduse_hold___hold_logic">hold_logic:hold_logic:lduse_hold</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lduse_hold___pipe"></a><a  href="pipe.v.html#136">lduse_hold : pipe</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lduse_hold___pipe_cntl">pipe_cntl:pipe_cntl:lduse_hold</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#lduse_hold___iu">iu:pipe:lduse_hold</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lduse_hold___pipe_cntl"></a><a  href="pipe_cntl.v.html#124">lduse_hold : pipe_cntl</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#lduse_hold___pipe">pipe:pipe_cntl:lduse_hold</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lduse_state___pipe_cntl"></a><a  href="pipe_cntl.v.html#161">lduse_state : pipe_cntl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___ff_sr_3">ff_sr_3:lduse_state_reg:out</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="ld_a_oprd0___imdr"></a><a  href="imdr.v.html#75">ld_a_oprd0 : imdr</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#ld_a_oprd0___imdr_dpath">imdr_dpath:imdr_dpath_0:ld_a_oprd0</a>&nbsp;, <a href="#ld_a_oprd0___imdr_ctrl">imdr_ctrl:imdr_ctrl_0:ld_a_oprd0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="ld_a_oprd0___imdr_ctrl"></a><a  href="imdr_ctrl.v.html#122">ld_a_oprd0 : imdr_ctrl</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#ld_a_oprd0___imdr">imdr:imdr_ctrl_0:ld_a_oprd0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="ld_a_oprd0___imdr_dpath"></a><a  href="imdr_dpath.v.html#125">ld_a_oprd0 : imdr_dpath</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#ld_a_oprd0___zero_det">zero_det:zero_det_0:ld_a_oprd0</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#ld_a_oprd0___imdr">imdr:imdr_dpath_0:ld_a_oprd0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="ld_a_oprd0___zero_det"></a><a  href="lib_imdr.v.html#629">ld_a_oprd0 : zero_det</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#ld_a_oprd0___imdr_dpath">imdr_dpath:zero_det_0:ld_a_oprd0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="ld_by_index___rs1_dec"></a><a  href="rs1_dec.v.html#177">ld_by_index : rs1_dec</a></b> : reg</b>
<dt>&nbsp;<b><a name="ld_b_oprd0___imdr"></a><a  href="imdr.v.html#75">ld_b_oprd0 : imdr</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#ld_b_oprd0___imdr_dpath">imdr_dpath:imdr_dpath_0:ld_b_oprd0</a>&nbsp;, <a href="#ld_b_oprd0___imdr_ctrl">imdr_ctrl:imdr_ctrl_0:ld_b_oprd0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="ld_b_oprd0___imdr_ctrl"></a><a  href="imdr_ctrl.v.html#123">ld_b_oprd0 : imdr_ctrl</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#ld_b_oprd0___imdr">imdr:imdr_ctrl_0:ld_b_oprd0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="ld_b_oprd0___imdr_dpath"></a><a  href="imdr_dpath.v.html#126">ld_b_oprd0 : imdr_dpath</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#ld_b_oprd0___zero_det">zero_det:zero_det_0:ld_b_oprd0</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#ld_b_oprd0___imdr">imdr:imdr_dpath_0:ld_b_oprd0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="ld_b_oprd0___zero_det"></a><a  href="lib_imdr.v.html#630">ld_b_oprd0 : zero_det</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#ld_b_oprd0___imdr_dpath">imdr_dpath:zero_det_0:ld_b_oprd0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="ld_ch_index___rs1_dec"></a><a  href="rs1_dec.v.html#176">ld_ch_index : rs1_dec</a></b> : reg</b>
<dt>&nbsp;<b><a name="ld_leading0___imdr"></a><a  href="imdr.v.html#75">ld_leading0 : imdr</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#ld_leading0___imdr_dpath">imdr_dpath:imdr_dpath_0:ld_leading0</a>&nbsp;, <a href="#ld_leading0___imdr_ctrl">imdr_ctrl:imdr_ctrl_0:ld_leading0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="ld_leading0___imdr_ctrl"></a><a  href="imdr_ctrl.v.html#124">ld_leading0 : imdr_ctrl</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#ld_leading0___imdr">imdr:imdr_ctrl_0:ld_leading0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="ld_leading0___imdr_dpath"></a><a  href="imdr_dpath.v.html#127">ld_leading0 : imdr_dpath</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#ld_leading0___zero_det">zero_det:zero_det_0:ld_leading0</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#ld_leading0___imdr">imdr:imdr_dpath_0:ld_leading0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="ld_leading0___zero_det"></a><a  href="lib_imdr.v.html#631">ld_leading0 : zero_det</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#ld_leading0___imdr_dpath">imdr_dpath:zero_det_0:ld_leading0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="ld_sh_index___rs1_dec"></a><a  href="rs1_dec.v.html#175">ld_sh_index : rs1_dec</a></b> : reg</b>
<dt>&nbsp;<b><a name="ld_sign___imdr"></a><a  href="imdr.v.html#78">ld_sign : imdr</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#ld_sign___imdr_dpath">imdr_dpath:imdr_dpath_0:ld_sign</a>&nbsp;, <a href="#ld_sign___imdr_ctrl">imdr_ctrl:imdr_ctrl_0:ld_sign</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="ld_sign___imdr_ctrl"></a><a  href="imdr_ctrl.v.html#134">ld_sign : imdr_ctrl</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#ld_sign___imdr">imdr:imdr_ctrl_0:ld_sign</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="ld_sign___imdr_dpath"></a><a  href="imdr_dpath.v.html#137">ld_sign : imdr_dpath</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#ld_sign___sign_bit">sign_bit:sign_bit_0:ld_sign</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#ld_sign___imdr">imdr:imdr_dpath_0:ld_sign</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="ld_sign___sign_bit"></a><a  href="lib_imdr.v.html#712">ld_sign : sign_bit</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#ld_sign___imdr_dpath">imdr_dpath:sign_bit_0:ld_sign</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="ld_st_c___dc_dec"></a><a  href="dc_dec.v.html#226">ld_st_c : dc_dec</a></b> : wire</b>
<dt>&nbsp;<b><a name="ld_st_e___dc_dec"></a><a  href="dc_dec.v.html#225">ld_st_e : dc_dec</a></b> : wire</b>
<dt>&nbsp;<b><a name="ld_ub_index___rs1_dec"></a><a  href="rs1_dec.v.html#178">ld_ub_index : rs1_dec</a></b> : reg</b>
<dt>&nbsp;<b><a name="ld_wd_index___rs1_dec"></a><a  href="rs1_dec.v.html#174">ld_wd_index : rs1_dec</a></b> : reg</b>
<dt>&nbsp;<b><a name="le___branch_dec"></a><a  href="code_seq_cntl.v.html#582">le : branch_dec</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#in3___mj_s_mux4_d">mj_s_mux4_d:m0:in3</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#le___code_seq_cntl">code_seq_cntl:branchd:le</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="le___code_seq"></a><a  href="code_seq.v.html#83">le : code_seq</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#le___code_seq_cntl">code_seq_cntl:p_code_seq_cntl:le</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#le___fpu">fpu:cs:le</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="le___code_seq_cntl"></a><a  href="code_seq_cntl.v.html#86">le : code_seq_cntl</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#le___branch_dec">branch_dec:branchd:le</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#le___code_seq">code_seq:p_code_seq_cntl:le</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="le___comp_le_32"></a><a  href="custom_cells_behv.v.p6.html#5963">le : comp_le_32</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#iu_smu_flush_le___rcu_dpath">rcu_dpath:comp_flush1:iu_smu_flush_le</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="le___exple_dec"></a><a  href="exponent_cntl.v.html#185">le : exple_dec</a></b> : output reg</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#le___exponent_cntl">exponent_cntl:expcomp:le</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="le___exponent"></a><a  href="exponent.v.html#55">le : exponent</a></b> : output wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#le___exponent_cntl">exponent_cntl:p_exponent_cntl:le</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#le___fpu">fpu:exp:le</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="le___exponent_cntl"></a><a  href="exponent_cntl.v.html#46">le : exponent_cntl</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#le___exple_dec">exple_dec:expcomp:le</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#le___exponent">exponent:p_exponent_cntl:le</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="le___fpu"></a><a  href="f_fpu.v.html#70">le : fpu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#le___exponent">exponent:exp:le</a>&nbsp;, <a href="#le___code_seq">code_seq:cs:le</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="leadbit___mult_array"></a><a  href="mult_array.v.html#47">leadbit : mult_array</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#leadbit___signgen">signgen:signgeneration:leadbit</a>&nbsp;, <a href="#s28___highlow">highlow:highlowsel:s28</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="leadbit___signgen"></a><a  href="mult_array.v.html#251">leadbit : signgen</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#leadbit___mult_array">mult_array:signgeneration:leadbit</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="leading0___zero_det"></a><a  href="lib_imdr.v.html#646">leading0 : zero_det</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_s_4">ff_s_4:ff_s_4_0:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="leading0_r___imdr"></a><a  href="imdr.v.html#77">leading0_r : imdr</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#leading0_r___imdr_dpath">imdr_dpath:imdr_dpath_0:leading0_r</a>&nbsp;, <a href="#leading0_r___imdr_ctrl">imdr_ctrl:imdr_ctrl_0:leading0_r</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="leading0_r___imdr_ctrl"></a><a  href="imdr_ctrl.v.html#132">leading0_r : imdr_ctrl</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#leading0_r___imdr">imdr:imdr_ctrl_0:leading0_r</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="leading0_r___imdr_dpath"></a><a  href="imdr_dpath.v.html#135">leading0_r : imdr_dpath</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#leading0_r___zero_det">zero_det:zero_det_0:leading0_r</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#leading0_r___imdr">imdr:imdr_dpath_0:leading0_r</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="leading0_r___zero_det"></a><a  href="lib_imdr.v.html#640">leading0_r : zero_det</a></b> : output wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___ff_s_4">ff_s_4:ff_s_4_0:out</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#leading0_r___imdr_dpath">imdr_dpath:zero_det_0:leading0_r</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="len___ic_len_decoder"></a><a  href="icu_dpath.v.html#530">len : ic_len_decoder</a></b> : output reg</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#encode_oplen___icu_dpath">icu_dpath:opcode_len_encode_0:encode_oplen</a>&nbsp;, <a href="#encode_oplen___icu_dpath">icu_dpath:opcode_len_encode_1:encode_oplen</a>&nbsp;, <a href="#encode_oplen___icu_dpath">icu_dpath:opcode_len_encode_2:encode_oplen</a>&nbsp;, <a href="#encode_oplen___icu_dpath">icu_dpath:opcode_len_encode_3:encode_oplen</a>&nbsp;, <a href="#encode_oplen___icu_dpath">icu_dpath:opcode_len_encode_4:encode_oplen</a>&nbsp;, <a href="#encode_oplen___icu_dpath">icu_dpath:opcode_len_encode_5:encode_oplen</a>&nbsp;, <a href="#encode_oplen___icu_dpath">icu_dpath:opcode_len_encode_6:encode_oplen</a>&nbsp;, <a href="#encode_oplen___icu_dpath">icu_dpath:opcode_len_encode_7:encode_oplen</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="len0___ex_len_dec"></a><a  href="ex_len_dec.v.html#37">len0 : ex_len_dec</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#ex_len_first_inst___ifu">ifu:ex_len_dec:ex_len_first_inst</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="len1___ex_len_dec"></a><a  href="ex_len_dec.v.html#38">len1 : ex_len_dec</a></b> : output reg</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#ex_len_first_inst___ifu">ifu:ex_len_dec:ex_len_first_inst</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="len2___ex_len_dec"></a><a  href="ex_len_dec.v.html#39">len2 : ex_len_dec</a></b> : output reg</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#ex_len_first_inst___ifu">ifu:ex_len_dec:ex_len_first_inst</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="len3___ex_len_dec"></a><a  href="ex_len_dec.v.html#40">len3 : ex_len_dec</a></b> : output reg</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#ex_len_first_inst___ifu">ifu:ex_len_dec:ex_len_first_inst</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="len4___ex_len_dec"></a><a  href="ex_len_dec.v.html#41">len4 : ex_len_dec</a></b> : output reg</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#ex_len_first_inst___ifu">ifu:ex_len_dec:ex_len_first_inst</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="len5___ex_len_dec"></a><a  href="ex_len_dec.v.html#42">len5 : ex_len_dec</a></b> : output reg</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#ex_len_first_inst___ifu">ifu:ex_len_dec:ex_len_first_inst</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lenable___mj_s_ff_se_d"></a><a  href="mj_ffs_behv.v.html#43">lenable : mj_s_ff_se_d</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#lenable___mj_s_ff_se_d_3">mj_s_ff_se_d_3:mj_s_ff_se_d_0:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_se_d_3">mj_s_ff_se_d_3:mj_s_ff_se_d_1:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_se_d_3">mj_s_ff_se_d_3:mj_s_ff_se_d_2:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_se_d_4">mj_s_ff_se_d_4:mj_s_ff_se_d_0:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_se_d_4">mj_s_ff_se_d_4:mj_s_ff_se_d_1:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_se_d_4">mj_s_ff_se_d_4:mj_s_ff_se_d_2:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_se_d_4">mj_s_ff_se_d_4:mj_s_ff_se_d_3:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_se_d_8">mj_s_ff_se_d_8:mj_s_ff_se_d_0:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_se_d_8">mj_s_ff_se_d_8:mj_s_ff_se_d_1:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_se_d_8">mj_s_ff_se_d_8:mj_s_ff_se_d_2:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_se_d_8">mj_s_ff_se_d_8:mj_s_ff_se_d_3:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_se_d_8">mj_s_ff_se_d_8:mj_s_ff_se_d_4:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_se_d_8">mj_s_ff_se_d_8:mj_s_ff_se_d_5:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_se_d_8">mj_s_ff_se_d_8:mj_s_ff_se_d_6:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_se_d_8">mj_s_ff_se_d_8:mj_s_ff_se_d_7:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_se_d_32">mj_s_ff_se_d_32:mj_s_ff_s_d_0:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_se_d_32">mj_s_ff_se_d_32:mj_s_ff_s_d_1:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_se_d_32">mj_s_ff_se_d_32:mj_s_ff_s_d_2:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_se_d_32">mj_s_ff_se_d_32:mj_s_ff_s_d_3:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_se_d_32">mj_s_ff_se_d_32:mj_s_ff_s_d_4:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_se_d_32">mj_s_ff_se_d_32:mj_s_ff_s_d_5:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_se_d_32">mj_s_ff_se_d_32:mj_s_ff_s_d_6:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_se_d_32">mj_s_ff_se_d_32:mj_s_ff_s_d_7:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_se_d_32">mj_s_ff_se_d_32:mj_s_ff_s_d_8:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_se_d_32">mj_s_ff_se_d_32:mj_s_ff_s_d_9:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_se_d_32">mj_s_ff_se_d_32:mj_s_ff_s_d_10:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_se_d_32">mj_s_ff_se_d_32:mj_s_ff_s_d_11:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_se_d_32">mj_s_ff_se_d_32:mj_s_ff_s_d_12:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_se_d_32">mj_s_ff_se_d_32:mj_s_ff_s_d_13:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_se_d_32">mj_s_ff_se_d_32:mj_s_ff_s_d_14:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_se_d_32">mj_s_ff_se_d_32:mj_s_ff_s_d_15:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_se_d_32">mj_s_ff_se_d_32:mj_s_ff_s_d_16:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_se_d_32">mj_s_ff_se_d_32:mj_s_ff_s_d_17:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_se_d_32">mj_s_ff_se_d_32:mj_s_ff_s_d_18:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_se_d_32">mj_s_ff_se_d_32:mj_s_ff_s_d_19:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_se_d_32">mj_s_ff_se_d_32:mj_s_ff_s_d_20:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_se_d_32">mj_s_ff_se_d_32:mj_s_ff_s_d_21:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_se_d_32">mj_s_ff_se_d_32:mj_s_ff_s_d_22:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_se_d_32">mj_s_ff_se_d_32:mj_s_ff_s_d_23:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_se_d_32">mj_s_ff_se_d_32:mj_s_ff_s_d_24:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_se_d_32">mj_s_ff_se_d_32:mj_s_ff_s_d_25:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_se_d_32">mj_s_ff_se_d_32:mj_s_ff_s_d_26:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_se_d_32">mj_s_ff_se_d_32:mj_s_ff_s_d_27:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_se_d_32">mj_s_ff_se_d_32:mj_s_ff_s_d_28:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_se_d_32">mj_s_ff_se_d_32:mj_s_ff_s_d_29:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_se_d_32">mj_s_ff_se_d_32:mj_s_ff_s_d_30:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_se_d_32">mj_s_ff_se_d_32:mj_s_ff_s_d_31:lenable</a>&nbsp;, <a href="#enable___ff_se">ff_se:mj_s_ff_se_d_0:enable</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lenable___mj_s_ff_se_d_3"></a><a  href="mj_ffs_behv.v.html#103">lenable : mj_s_ff_se_d_3</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lenable___mj_s_ff_se_d">mj_s_ff_se_d:mj_s_ff_se_d_0:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_se_d">mj_s_ff_se_d:mj_s_ff_se_d_1:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_se_d">mj_s_ff_se_d:mj_s_ff_se_d_2:lenable</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lenable___mj_s_ff_se_d_32"></a><a  href="mj_ffs_behv.v.html#879">lenable : mj_s_ff_se_d_32</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lenable___mj_s_ff_se_d">mj_s_ff_se_d:mj_s_ff_s_d_0:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_se_d">mj_s_ff_se_d:mj_s_ff_s_d_1:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_se_d">mj_s_ff_se_d:mj_s_ff_s_d_2:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_se_d">mj_s_ff_se_d:mj_s_ff_s_d_3:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_se_d">mj_s_ff_se_d:mj_s_ff_s_d_4:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_se_d">mj_s_ff_se_d:mj_s_ff_s_d_5:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_se_d">mj_s_ff_se_d:mj_s_ff_s_d_6:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_se_d">mj_s_ff_se_d:mj_s_ff_s_d_7:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_se_d">mj_s_ff_se_d:mj_s_ff_s_d_8:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_se_d">mj_s_ff_se_d:mj_s_ff_s_d_9:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_se_d">mj_s_ff_se_d:mj_s_ff_s_d_10:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_se_d">mj_s_ff_se_d:mj_s_ff_s_d_11:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_se_d">mj_s_ff_se_d:mj_s_ff_s_d_12:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_se_d">mj_s_ff_se_d:mj_s_ff_s_d_13:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_se_d">mj_s_ff_se_d:mj_s_ff_s_d_14:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_se_d">mj_s_ff_se_d:mj_s_ff_s_d_15:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_se_d">mj_s_ff_se_d:mj_s_ff_s_d_16:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_se_d">mj_s_ff_se_d:mj_s_ff_s_d_17:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_se_d">mj_s_ff_se_d:mj_s_ff_s_d_18:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_se_d">mj_s_ff_se_d:mj_s_ff_s_d_19:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_se_d">mj_s_ff_se_d:mj_s_ff_s_d_20:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_se_d">mj_s_ff_se_d:mj_s_ff_s_d_21:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_se_d">mj_s_ff_se_d:mj_s_ff_s_d_22:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_se_d">mj_s_ff_se_d:mj_s_ff_s_d_23:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_se_d">mj_s_ff_se_d:mj_s_ff_s_d_24:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_se_d">mj_s_ff_se_d:mj_s_ff_s_d_25:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_se_d">mj_s_ff_se_d:mj_s_ff_s_d_26:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_se_d">mj_s_ff_se_d:mj_s_ff_s_d_27:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_se_d">mj_s_ff_se_d:mj_s_ff_s_d_28:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_se_d">mj_s_ff_se_d:mj_s_ff_s_d_29:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_se_d">mj_s_ff_se_d:mj_s_ff_s_d_30:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_se_d">mj_s_ff_se_d:mj_s_ff_s_d_31:lenable</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lenable___mj_s_ff_se_d_4"></a><a  href="mj_ffs_behv.v.html#115">lenable : mj_s_ff_se_d_4</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lenable___mj_s_ff_se_d">mj_s_ff_se_d:mj_s_ff_se_d_0:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_se_d">mj_s_ff_se_d:mj_s_ff_se_d_1:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_se_d">mj_s_ff_se_d:mj_s_ff_se_d_2:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_se_d">mj_s_ff_se_d:mj_s_ff_se_d_3:lenable</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#ibuf_en___ibuf_slice">ibuf_slice:ibuf_len_flop:ibuf_en</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lenable___mj_s_ff_se_d_8"></a><a  href="mj_ffs_behv.v.html#128">lenable : mj_s_ff_se_d_8</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lenable___mj_s_ff_se_d">mj_s_ff_se_d:mj_s_ff_se_d_0:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_se_d">mj_s_ff_se_d:mj_s_ff_se_d_1:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_se_d">mj_s_ff_se_d:mj_s_ff_se_d_2:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_se_d">mj_s_ff_se_d:mj_s_ff_se_d_3:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_se_d">mj_s_ff_se_d:mj_s_ff_se_d_4:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_se_d">mj_s_ff_se_d:mj_s_ff_se_d_5:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_se_d">mj_s_ff_se_d:mj_s_ff_se_d_6:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_se_d">mj_s_ff_se_d:mj_s_ff_se_d_7:lenable</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#ibuf_en___ibuf_slice">ibuf_slice:ibuf_data_flop:ibuf_en</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lenable___mj_s_ff_snre_d"></a><a  href="mj_ffs_behv.v.html#72">lenable : mj_s_ff_snre_d</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#ibuf_en___ibuf_ctl_slice">ibuf_ctl_slice:valid_flop:ibuf_en</a>&nbsp;, <a href="#ibuf_en___ibuf_ctl_slice">ibuf_ctl_slice:dirty_flop:ibuf_en</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_12">mj_s_ff_snre_d_12:mj_s_ff_snre_d_0:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_12">mj_s_ff_snre_d_12:mj_s_ff_snre_d_1:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_12">mj_s_ff_snre_d_12:mj_s_ff_snre_d_2:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_12">mj_s_ff_snre_d_12:mj_s_ff_snre_d_3:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_12">mj_s_ff_snre_d_12:mj_s_ff_snre_d_4:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_12">mj_s_ff_snre_d_12:mj_s_ff_snre_d_5:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_12">mj_s_ff_snre_d_12:mj_s_ff_snre_d_6:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_12">mj_s_ff_snre_d_12:mj_s_ff_snre_d_7:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_12">mj_s_ff_snre_d_12:mj_s_ff_snre_d_8:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_12">mj_s_ff_snre_d_12:mj_s_ff_snre_d_9:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_12">mj_s_ff_snre_d_12:mj_s_ff_snre_d_10:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_12">mj_s_ff_snre_d_12:mj_s_ff_snre_d_11:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_16">mj_s_ff_snre_d_16:mj_s_ff_snre_d_0:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_16">mj_s_ff_snre_d_16:mj_s_ff_snre_d_1:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_16">mj_s_ff_snre_d_16:mj_s_ff_snre_d_2:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_16">mj_s_ff_snre_d_16:mj_s_ff_snre_d_3:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_16">mj_s_ff_snre_d_16:mj_s_ff_snre_d_4:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_16">mj_s_ff_snre_d_16:mj_s_ff_snre_d_5:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_16">mj_s_ff_snre_d_16:mj_s_ff_snre_d_6:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_16">mj_s_ff_snre_d_16:mj_s_ff_snre_d_7:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_16">mj_s_ff_snre_d_16:mj_s_ff_snre_d_8:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_16">mj_s_ff_snre_d_16:mj_s_ff_snre_d_9:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_16">mj_s_ff_snre_d_16:mj_s_ff_snre_d_10:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_16">mj_s_ff_snre_d_16:mj_s_ff_snre_d_11:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_16">mj_s_ff_snre_d_16:mj_s_ff_snre_d_12:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_16">mj_s_ff_snre_d_16:mj_s_ff_snre_d_13:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_16">mj_s_ff_snre_d_16:mj_s_ff_snre_d_14:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_16">mj_s_ff_snre_d_16:mj_s_ff_snre_d_15:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_18">mj_s_ff_snre_d_18:mj_s_ff_snre_d_0:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_18">mj_s_ff_snre_d_18:mj_s_ff_snre_d_1:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_18">mj_s_ff_snre_d_18:mj_s_ff_snre_d_2:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_18">mj_s_ff_snre_d_18:mj_s_ff_snre_d_3:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_18">mj_s_ff_snre_d_18:mj_s_ff_snre_d_4:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_18">mj_s_ff_snre_d_18:mj_s_ff_snre_d_5:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_18">mj_s_ff_snre_d_18:mj_s_ff_snre_d_6:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_18">mj_s_ff_snre_d_18:mj_s_ff_snre_d_7:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_18">mj_s_ff_snre_d_18:mj_s_ff_snre_d_8:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_18">mj_s_ff_snre_d_18:mj_s_ff_snre_d_9:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_18">mj_s_ff_snre_d_18:mj_s_ff_snre_d_10:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_18">mj_s_ff_snre_d_18:mj_s_ff_snre_d_11:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_18">mj_s_ff_snre_d_18:mj_s_ff_snre_d_12:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_18">mj_s_ff_snre_d_18:mj_s_ff_snre_d_13:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_18">mj_s_ff_snre_d_18:mj_s_ff_snre_d_14:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_18">mj_s_ff_snre_d_18:mj_s_ff_snre_d_15:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_18">mj_s_ff_snre_d_18:mj_s_ff_snre_d_16:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_18">mj_s_ff_snre_d_18:mj_s_ff_snre_d_17:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_2">mj_s_ff_snre_d_2:mj_s_ff_snre_d_0:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_2">mj_s_ff_snre_d_2:mj_s_ff_snre_d_1:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_3">mj_s_ff_snre_d_3:mj_s_ff_snre_d_0:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_3">mj_s_ff_snre_d_3:mj_s_ff_snre_d_1:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_3">mj_s_ff_snre_d_3:mj_s_ff_snre_d_2:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_4">mj_s_ff_snre_d_4:mj_s_ff_snre_d_0:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_4">mj_s_ff_snre_d_4:mj_s_ff_snre_d_1:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_4">mj_s_ff_snre_d_4:mj_s_ff_snre_d_2:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_4">mj_s_ff_snre_d_4:mj_s_ff_snre_d_3:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_6">mj_s_ff_snre_d_6:mj_s_ff_snre_d_0:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_6">mj_s_ff_snre_d_6:mj_s_ff_snre_d_1:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_6">mj_s_ff_snre_d_6:mj_s_ff_snre_d_2:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_6">mj_s_ff_snre_d_6:mj_s_ff_snre_d_3:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_6">mj_s_ff_snre_d_6:mj_s_ff_snre_d_4:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_6">mj_s_ff_snre_d_6:mj_s_ff_snre_d_5:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_7">mj_s_ff_snre_d_7:mj_s_ff_snre_d_0:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_7">mj_s_ff_snre_d_7:mj_s_ff_snre_d_1:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_7">mj_s_ff_snre_d_7:mj_s_ff_snre_d_2:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_7">mj_s_ff_snre_d_7:mj_s_ff_snre_d_3:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_7">mj_s_ff_snre_d_7:mj_s_ff_snre_d_4:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_7">mj_s_ff_snre_d_7:mj_s_ff_snre_d_5:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_7">mj_s_ff_snre_d_7:mj_s_ff_snre_d_6:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_8">mj_s_ff_snre_d_8:mj_s_ff_snre_d_0:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_8">mj_s_ff_snre_d_8:mj_s_ff_snre_d_1:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_8">mj_s_ff_snre_d_8:mj_s_ff_snre_d_2:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_8">mj_s_ff_snre_d_8:mj_s_ff_snre_d_3:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_8">mj_s_ff_snre_d_8:mj_s_ff_snre_d_4:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_8">mj_s_ff_snre_d_8:mj_s_ff_snre_d_5:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_8">mj_s_ff_snre_d_8:mj_s_ff_snre_d_6:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_8">mj_s_ff_snre_d_8:mj_s_ff_snre_d_7:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_23">mj_s_ff_snre_d_23:mj_s_ff_snre_d_0:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_23">mj_s_ff_snre_d_23:mj_s_ff_snre_d_1:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_23">mj_s_ff_snre_d_23:mj_s_ff_snre_d_2:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_23">mj_s_ff_snre_d_23:mj_s_ff_snre_d_3:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_23">mj_s_ff_snre_d_23:mj_s_ff_snre_d_4:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_23">mj_s_ff_snre_d_23:mj_s_ff_snre_d_5:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_23">mj_s_ff_snre_d_23:mj_s_ff_snre_d_6:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_23">mj_s_ff_snre_d_23:mj_s_ff_snre_d_7:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_23">mj_s_ff_snre_d_23:mj_s_ff_snre_d_8:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_23">mj_s_ff_snre_d_23:mj_s_ff_snre_d_9:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_23">mj_s_ff_snre_d_23:mj_s_ff_snre_d_10:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_23">mj_s_ff_snre_d_23:mj_s_ff_snre_d_11:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_23">mj_s_ff_snre_d_23:mj_s_ff_snre_d_12:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_23">mj_s_ff_snre_d_23:mj_s_ff_snre_d_13:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_23">mj_s_ff_snre_d_23:mj_s_ff_snre_d_14:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_23">mj_s_ff_snre_d_23:mj_s_ff_snre_d_15:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_23">mj_s_ff_snre_d_23:mj_s_ff_snre_d_16:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_23">mj_s_ff_snre_d_23:mj_s_ff_snre_d_17:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_23">mj_s_ff_snre_d_23:mj_s_ff_snre_d_18:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_23">mj_s_ff_snre_d_23:mj_s_ff_snre_d_19:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_23">mj_s_ff_snre_d_23:mj_s_ff_snre_d_20:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_23">mj_s_ff_snre_d_23:mj_s_ff_snre_d_21:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_23">mj_s_ff_snre_d_23:mj_s_ff_snre_d_22:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_28">mj_s_ff_snre_d_28:mj_s_ff_snre_d_0:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_28">mj_s_ff_snre_d_28:mj_s_ff_snre_d_1:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_28">mj_s_ff_snre_d_28:mj_s_ff_snre_d_2:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_28">mj_s_ff_snre_d_28:mj_s_ff_snre_d_3:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_28">mj_s_ff_snre_d_28:mj_s_ff_snre_d_4:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_28">mj_s_ff_snre_d_28:mj_s_ff_snre_d_5:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_28">mj_s_ff_snre_d_28:mj_s_ff_snre_d_6:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_28">mj_s_ff_snre_d_28:mj_s_ff_snre_d_7:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_28">mj_s_ff_snre_d_28:mj_s_ff_snre_d_8:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_28">mj_s_ff_snre_d_28:mj_s_ff_snre_d_9:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_28">mj_s_ff_snre_d_28:mj_s_ff_snre_d_10:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_28">mj_s_ff_snre_d_28:mj_s_ff_snre_d_11:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_28">mj_s_ff_snre_d_28:mj_s_ff_snre_d_12:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_28">mj_s_ff_snre_d_28:mj_s_ff_snre_d_13:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_28">mj_s_ff_snre_d_28:mj_s_ff_snre_d_14:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_28">mj_s_ff_snre_d_28:mj_s_ff_snre_d_15:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_28">mj_s_ff_snre_d_28:mj_s_ff_snre_d_16:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_28">mj_s_ff_snre_d_28:mj_s_ff_snre_d_17:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_28">mj_s_ff_snre_d_28:mj_s_ff_snre_d_18:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_28">mj_s_ff_snre_d_28:mj_s_ff_snre_d_19:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_28">mj_s_ff_snre_d_28:mj_s_ff_snre_d_20:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_28">mj_s_ff_snre_d_28:mj_s_ff_snre_d_21:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_28">mj_s_ff_snre_d_28:mj_s_ff_snre_d_22:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_28">mj_s_ff_snre_d_28:mj_s_ff_snre_d_23:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_28">mj_s_ff_snre_d_28:mj_s_ff_snre_d_24:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_28">mj_s_ff_snre_d_28:mj_s_ff_snre_d_25:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_28">mj_s_ff_snre_d_28:mj_s_ff_snre_d_26:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_28">mj_s_ff_snre_d_28:mj_s_ff_snre_d_27:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_30">mj_s_ff_snre_d_30:mj_s_ff_snre_d_0:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_30">mj_s_ff_snre_d_30:mj_s_ff_snre_d_1:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_30">mj_s_ff_snre_d_30:mj_s_ff_snre_d_2:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_30">mj_s_ff_snre_d_30:mj_s_ff_snre_d_3:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_30">mj_s_ff_snre_d_30:mj_s_ff_snre_d_4:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_30">mj_s_ff_snre_d_30:mj_s_ff_snre_d_5:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_30">mj_s_ff_snre_d_30:mj_s_ff_snre_d_6:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_30">mj_s_ff_snre_d_30:mj_s_ff_snre_d_7:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_30">mj_s_ff_snre_d_30:mj_s_ff_snre_d_8:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_30">mj_s_ff_snre_d_30:mj_s_ff_snre_d_9:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_30">mj_s_ff_snre_d_30:mj_s_ff_snre_d_10:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_30">mj_s_ff_snre_d_30:mj_s_ff_snre_d_11:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_30">mj_s_ff_snre_d_30:mj_s_ff_snre_d_12:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_30">mj_s_ff_snre_d_30:mj_s_ff_snre_d_13:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_30">mj_s_ff_snre_d_30:mj_s_ff_snre_d_14:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_30">mj_s_ff_snre_d_30:mj_s_ff_snre_d_15:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_30">mj_s_ff_snre_d_30:mj_s_ff_snre_d_16:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_30">mj_s_ff_snre_d_30:mj_s_ff_snre_d_17:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_30">mj_s_ff_snre_d_30:mj_s_ff_snre_d_18:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_30">mj_s_ff_snre_d_30:mj_s_ff_snre_d_19:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_30">mj_s_ff_snre_d_30:mj_s_ff_snre_d_20:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_30">mj_s_ff_snre_d_30:mj_s_ff_snre_d_21:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_30">mj_s_ff_snre_d_30:mj_s_ff_snre_d_22:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_30">mj_s_ff_snre_d_30:mj_s_ff_snre_d_23:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_30">mj_s_ff_snre_d_30:mj_s_ff_snre_d_24:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_30">mj_s_ff_snre_d_30:mj_s_ff_snre_d_25:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_30">mj_s_ff_snre_d_30:mj_s_ff_snre_d_26:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_30">mj_s_ff_snre_d_30:mj_s_ff_snre_d_27:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_30">mj_s_ff_snre_d_30:mj_s_ff_snre_d_28:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_30">mj_s_ff_snre_d_30:mj_s_ff_snre_d_29:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_32">mj_s_ff_snre_d_32:mj_s_ff_snre_d_0:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_32">mj_s_ff_snre_d_32:mj_s_ff_snre_d_1:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_32">mj_s_ff_snre_d_32:mj_s_ff_snre_d_2:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_32">mj_s_ff_snre_d_32:mj_s_ff_snre_d_3:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_32">mj_s_ff_snre_d_32:mj_s_ff_snre_d_4:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_32">mj_s_ff_snre_d_32:mj_s_ff_snre_d_5:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_32">mj_s_ff_snre_d_32:mj_s_ff_snre_d_6:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_32">mj_s_ff_snre_d_32:mj_s_ff_snre_d_7:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_32">mj_s_ff_snre_d_32:mj_s_ff_snre_d_8:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_32">mj_s_ff_snre_d_32:mj_s_ff_snre_d_9:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_32">mj_s_ff_snre_d_32:mj_s_ff_snre_d_10:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_32">mj_s_ff_snre_d_32:mj_s_ff_snre_d_11:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_32">mj_s_ff_snre_d_32:mj_s_ff_snre_d_12:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_32">mj_s_ff_snre_d_32:mj_s_ff_snre_d_13:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_32">mj_s_ff_snre_d_32:mj_s_ff_snre_d_14:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_32">mj_s_ff_snre_d_32:mj_s_ff_snre_d_15:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_32">mj_s_ff_snre_d_32:mj_s_ff_snre_d_16:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_32">mj_s_ff_snre_d_32:mj_s_ff_snre_d_17:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_32">mj_s_ff_snre_d_32:mj_s_ff_snre_d_18:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_32">mj_s_ff_snre_d_32:mj_s_ff_snre_d_19:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_32">mj_s_ff_snre_d_32:mj_s_ff_snre_d_20:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_32">mj_s_ff_snre_d_32:mj_s_ff_snre_d_21:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_32">mj_s_ff_snre_d_32:mj_s_ff_snre_d_22:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_32">mj_s_ff_snre_d_32:mj_s_ff_snre_d_23:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_32">mj_s_ff_snre_d_32:mj_s_ff_snre_d_24:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_32">mj_s_ff_snre_d_32:mj_s_ff_snre_d_25:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_32">mj_s_ff_snre_d_32:mj_s_ff_snre_d_26:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_32">mj_s_ff_snre_d_32:mj_s_ff_snre_d_27:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_32">mj_s_ff_snre_d_32:mj_s_ff_snre_d_28:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_32">mj_s_ff_snre_d_32:mj_s_ff_snre_d_29:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_32">mj_s_ff_snre_d_32:mj_s_ff_snre_d_30:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_32">mj_s_ff_snre_d_32:mj_s_ff_snre_d_31:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_33">mj_s_ff_snre_d_33:mj_s_ff_snre_d_0:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_33">mj_s_ff_snre_d_33:mj_s_ff_snre_d_1:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_33">mj_s_ff_snre_d_33:mj_s_ff_snre_d_2:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_33">mj_s_ff_snre_d_33:mj_s_ff_snre_d_3:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_33">mj_s_ff_snre_d_33:mj_s_ff_snre_d_4:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_33">mj_s_ff_snre_d_33:mj_s_ff_snre_d_5:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_33">mj_s_ff_snre_d_33:mj_s_ff_snre_d_6:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_33">mj_s_ff_snre_d_33:mj_s_ff_snre_d_7:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_33">mj_s_ff_snre_d_33:mj_s_ff_snre_d_8:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_33">mj_s_ff_snre_d_33:mj_s_ff_snre_d_9:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_33">mj_s_ff_snre_d_33:mj_s_ff_snre_d_10:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_33">mj_s_ff_snre_d_33:mj_s_ff_snre_d_11:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_33">mj_s_ff_snre_d_33:mj_s_ff_snre_d_12:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_33">mj_s_ff_snre_d_33:mj_s_ff_snre_d_13:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_33">mj_s_ff_snre_d_33:mj_s_ff_snre_d_14:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_33">mj_s_ff_snre_d_33:mj_s_ff_snre_d_15:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_33">mj_s_ff_snre_d_33:mj_s_ff_snre_d_16:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_33">mj_s_ff_snre_d_33:mj_s_ff_snre_d_17:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_33">mj_s_ff_snre_d_33:mj_s_ff_snre_d_18:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_33">mj_s_ff_snre_d_33:mj_s_ff_snre_d_19:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_33">mj_s_ff_snre_d_33:mj_s_ff_snre_d_20:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_33">mj_s_ff_snre_d_33:mj_s_ff_snre_d_21:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_33">mj_s_ff_snre_d_33:mj_s_ff_snre_d_22:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_33">mj_s_ff_snre_d_33:mj_s_ff_snre_d_23:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_33">mj_s_ff_snre_d_33:mj_s_ff_snre_d_24:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_33">mj_s_ff_snre_d_33:mj_s_ff_snre_d_25:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_33">mj_s_ff_snre_d_33:mj_s_ff_snre_d_26:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_33">mj_s_ff_snre_d_33:mj_s_ff_snre_d_27:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_33">mj_s_ff_snre_d_33:mj_s_ff_snre_d_28:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_33">mj_s_ff_snre_d_33:mj_s_ff_snre_d_29:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_33">mj_s_ff_snre_d_33:mj_s_ff_snre_d_30:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_33">mj_s_ff_snre_d_33:mj_s_ff_snre_d_31:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_33">mj_s_ff_snre_d_33:mj_s_ff_snre_d_32:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_38">mj_s_ff_snre_d_38:mj_s_ff_snre_d_0:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_38">mj_s_ff_snre_d_38:mj_s_ff_snre_d_1:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_38">mj_s_ff_snre_d_38:mj_s_ff_snre_d_2:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_38">mj_s_ff_snre_d_38:mj_s_ff_snre_d_3:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_38">mj_s_ff_snre_d_38:mj_s_ff_snre_d_4:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_38">mj_s_ff_snre_d_38:mj_s_ff_snre_d_5:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_38">mj_s_ff_snre_d_38:mj_s_ff_snre_d_6:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_38">mj_s_ff_snre_d_38:mj_s_ff_snre_d_7:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_38">mj_s_ff_snre_d_38:mj_s_ff_snre_d_8:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_38">mj_s_ff_snre_d_38:mj_s_ff_snre_d_9:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_38">mj_s_ff_snre_d_38:mj_s_ff_snre_d_10:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_38">mj_s_ff_snre_d_38:mj_s_ff_snre_d_11:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_38">mj_s_ff_snre_d_38:mj_s_ff_snre_d_12:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_38">mj_s_ff_snre_d_38:mj_s_ff_snre_d_13:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_38">mj_s_ff_snre_d_38:mj_s_ff_snre_d_14:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_38">mj_s_ff_snre_d_38:mj_s_ff_snre_d_15:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_38">mj_s_ff_snre_d_38:mj_s_ff_snre_d_16:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_38">mj_s_ff_snre_d_38:mj_s_ff_snre_d_17:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_38">mj_s_ff_snre_d_38:mj_s_ff_snre_d_18:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_38">mj_s_ff_snre_d_38:mj_s_ff_snre_d_19:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_38">mj_s_ff_snre_d_38:mj_s_ff_snre_d_20:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_38">mj_s_ff_snre_d_38:mj_s_ff_snre_d_21:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_38">mj_s_ff_snre_d_38:mj_s_ff_snre_d_22:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_38">mj_s_ff_snre_d_38:mj_s_ff_snre_d_23:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_38">mj_s_ff_snre_d_38:mj_s_ff_snre_d_24:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_38">mj_s_ff_snre_d_38:mj_s_ff_snre_d_25:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_38">mj_s_ff_snre_d_38:mj_s_ff_snre_d_26:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_38">mj_s_ff_snre_d_38:mj_s_ff_snre_d_27:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_38">mj_s_ff_snre_d_38:mj_s_ff_snre_d_28:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_38">mj_s_ff_snre_d_38:mj_s_ff_snre_d_29:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_38">mj_s_ff_snre_d_38:mj_s_ff_snre_d_30:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_38">mj_s_ff_snre_d_38:mj_s_ff_snre_d_31:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_38">mj_s_ff_snre_d_38:mj_s_ff_snre_d_32:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_38">mj_s_ff_snre_d_38:mj_s_ff_snre_d_33:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_38">mj_s_ff_snre_d_38:mj_s_ff_snre_d_34:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_38">mj_s_ff_snre_d_38:mj_s_ff_snre_d_35:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_38">mj_s_ff_snre_d_38:mj_s_ff_snre_d_36:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_38">mj_s_ff_snre_d_38:mj_s_ff_snre_d_37:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_64">mj_s_ff_snre_d_64:mj_s_ff_snre_d_0:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_64">mj_s_ff_snre_d_64:mj_s_ff_snre_d_1:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_64">mj_s_ff_snre_d_64:mj_s_ff_snre_d_2:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_64">mj_s_ff_snre_d_64:mj_s_ff_snre_d_3:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_64">mj_s_ff_snre_d_64:mj_s_ff_snre_d_4:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_64">mj_s_ff_snre_d_64:mj_s_ff_snre_d_5:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_64">mj_s_ff_snre_d_64:mj_s_ff_snre_d_6:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_64">mj_s_ff_snre_d_64:mj_s_ff_snre_d_7:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_64">mj_s_ff_snre_d_64:mj_s_ff_snre_d_8:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_64">mj_s_ff_snre_d_64:mj_s_ff_snre_d_9:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_64">mj_s_ff_snre_d_64:mj_s_ff_snre_d_10:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_64">mj_s_ff_snre_d_64:mj_s_ff_snre_d_11:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_64">mj_s_ff_snre_d_64:mj_s_ff_snre_d_12:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_64">mj_s_ff_snre_d_64:mj_s_ff_snre_d_13:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_64">mj_s_ff_snre_d_64:mj_s_ff_snre_d_14:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_64">mj_s_ff_snre_d_64:mj_s_ff_snre_d_15:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_64">mj_s_ff_snre_d_64:mj_s_ff_snre_d_16:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_64">mj_s_ff_snre_d_64:mj_s_ff_snre_d_17:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_64">mj_s_ff_snre_d_64:mj_s_ff_snre_d_18:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_64">mj_s_ff_snre_d_64:mj_s_ff_snre_d_19:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_64">mj_s_ff_snre_d_64:mj_s_ff_snre_d_20:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_64">mj_s_ff_snre_d_64:mj_s_ff_snre_d_21:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_64">mj_s_ff_snre_d_64:mj_s_ff_snre_d_22:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_64">mj_s_ff_snre_d_64:mj_s_ff_snre_d_23:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_64">mj_s_ff_snre_d_64:mj_s_ff_snre_d_24:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_64">mj_s_ff_snre_d_64:mj_s_ff_snre_d_25:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_64">mj_s_ff_snre_d_64:mj_s_ff_snre_d_26:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_64">mj_s_ff_snre_d_64:mj_s_ff_snre_d_27:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_64">mj_s_ff_snre_d_64:mj_s_ff_snre_d_28:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_64">mj_s_ff_snre_d_64:mj_s_ff_snre_d_29:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_64">mj_s_ff_snre_d_64:mj_s_ff_snre_d_30:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_64">mj_s_ff_snre_d_64:mj_s_ff_snre_d_31:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_64">mj_s_ff_snre_d_64:mj_s_ff_snre_d_32:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_64">mj_s_ff_snre_d_64:mj_s_ff_snre_d_33:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_64">mj_s_ff_snre_d_64:mj_s_ff_snre_d_34:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_64">mj_s_ff_snre_d_64:mj_s_ff_snre_d_35:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_64">mj_s_ff_snre_d_64:mj_s_ff_snre_d_36:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_64">mj_s_ff_snre_d_64:mj_s_ff_snre_d_37:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_64">mj_s_ff_snre_d_64:mj_s_ff_snre_d_38:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_64">mj_s_ff_snre_d_64:mj_s_ff_snre_d_39:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_64">mj_s_ff_snre_d_64:mj_s_ff_snre_d_40:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_64">mj_s_ff_snre_d_64:mj_s_ff_snre_d_41:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_64">mj_s_ff_snre_d_64:mj_s_ff_snre_d_42:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_64">mj_s_ff_snre_d_64:mj_s_ff_snre_d_43:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_64">mj_s_ff_snre_d_64:mj_s_ff_snre_d_44:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_64">mj_s_ff_snre_d_64:mj_s_ff_snre_d_45:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_64">mj_s_ff_snre_d_64:mj_s_ff_snre_d_46:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_64">mj_s_ff_snre_d_64:mj_s_ff_snre_d_47:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_64">mj_s_ff_snre_d_64:mj_s_ff_snre_d_48:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_64">mj_s_ff_snre_d_64:mj_s_ff_snre_d_49:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_64">mj_s_ff_snre_d_64:mj_s_ff_snre_d_50:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_64">mj_s_ff_snre_d_64:mj_s_ff_snre_d_51:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_64">mj_s_ff_snre_d_64:mj_s_ff_snre_d_52:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_64">mj_s_ff_snre_d_64:mj_s_ff_snre_d_53:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_64">mj_s_ff_snre_d_64:mj_s_ff_snre_d_54:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_64">mj_s_ff_snre_d_64:mj_s_ff_snre_d_55:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_64">mj_s_ff_snre_d_64:mj_s_ff_snre_d_56:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_64">mj_s_ff_snre_d_64:mj_s_ff_snre_d_57:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_64">mj_s_ff_snre_d_64:mj_s_ff_snre_d_58:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_64">mj_s_ff_snre_d_64:mj_s_ff_snre_d_59:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_64">mj_s_ff_snre_d_64:mj_s_ff_snre_d_60:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_64">mj_s_ff_snre_d_64:mj_s_ff_snre_d_61:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_64">mj_s_ff_snre_d_64:mj_s_ff_snre_d_62:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_64">mj_s_ff_snre_d_64:mj_s_ff_snre_d_63:lenable</a>&nbsp;, <a href="#fpuhold_l___mantissa_cntl">mantissa_cntl:a2reg:fpuhold_l</a>&nbsp;, <a href="#fpuhold_l___nxsign">nxsign:abs:fpuhold_l</a>&nbsp;, <a href="#fpuhold_l___nxsign">nxsign:abs1:fpuhold_l</a>&nbsp;, <a href="#fpuhold_l___nxsign">nxsign:ead:fpuhold_l</a>&nbsp;, <a href="#fpuhold_l___nxsign">nxsign:absig:fpuhold_l</a>&nbsp;, <a href="#fpuhold_l___code_seq_dp">code_seq_dp:ff_opvalid:fpuhold_l</a>&nbsp;, <a href="#fpuhold_l___code_seq_dp">code_seq_dp:ff_valid:fpuhold_l</a>&nbsp;, <a href="#fpuhold_l___code_seq_dp">code_seq_dp:ff_valid_a:fpuhold_l</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:mj_s_ff_snre_d_0:enable</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lenable___mj_s_ff_snre_d_12"></a><a  href="mj_ffs_behv.v.p2.html#1819">lenable : mj_s_ff_snre_d_12</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_0:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_1:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_2:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_3:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_4:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_5:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_6:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_7:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_8:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_9:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_10:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_11:lenable</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lenable___mj_s_ff_snre_d_16"></a><a  href="mj_ffs_behv.v.p2.html#1842">lenable : mj_s_ff_snre_d_16</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_0:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_1:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_2:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_3:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_4:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_5:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_6:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_7:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_8:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_9:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_10:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_11:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_12:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_13:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_14:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_15:lenable</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fpuhold_l___exponent_dp">exponent_dp:ff_excon:fpuhold_l</a>&nbsp;, <a href="#fpuhold_l___exponent_dp">exponent_dp:aex:fpuhold_l</a>&nbsp;, <a href="#fpuhold_l___exponent_dp">exponent_dp:bex:fpuhold_l</a>&nbsp;, <a href="#fpuhold_l___exponent_dp">exponent_dp:sax:fpuhold_l</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lenable___mj_s_ff_snre_d_18"></a><a  href="mj_ffs_behv.v.p6.html#5799">lenable : mj_s_ff_snre_d_18</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_0:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_1:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_2:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_3:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_4:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_5:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_6:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_7:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_8:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_9:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_10:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_11:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_12:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_13:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_14:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_15:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_16:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_17:lenable</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fpuhold_l___multmod_dp">multmod_dp:multdecout_moutselcntl:fpuhold_l</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lenable___mj_s_ff_snre_d_2"></a><a  href="mj_ffs_behv.v.p6.html#5758">lenable : mj_s_ff_snre_d_2</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_0:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_1:lenable</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fpuhold_l___inc_decode">inc_decode:t1mda_ff:fpuhold_l</a>&nbsp;, <a href="#fpuhold_l___inc_decode">inc_decode:t0md_ff:fpuhold_l</a>&nbsp;, <a href="#fpuhold_l___inc_decode">inc_decode:l0md_ff:fpuhold_l</a>&nbsp;, <a href="#fpuhold_l___inc_decode">inc_decode:l1md_ff:fpuhold_l</a>&nbsp;, <a href="#fpuhold_l___mult_array">mult_array:ffextra6c:fpuhold_l</a>&nbsp;, <a href="#fpuhold_l___exptop_dec">exptop_dec:mux1ad_ff:fpuhold_l</a>&nbsp;, <a href="#fpuhold_l___pri_dec">pri_dec:m1_ff:fpuhold_l</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lenable___mj_s_ff_snre_d_23"></a><a  href="mj_ffs_behv.v.p2.html#1869">lenable : mj_s_ff_snre_d_23</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_0:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_1:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_2:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_3:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_4:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_5:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_6:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_7:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_8:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_9:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_10:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_11:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_12:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_13:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_14:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_15:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_16:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_17:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_18:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_19:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_20:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_21:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_22:lenable</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lenable___mj_s_ff_snre_d_28"></a><a  href="mj_ffs_behv.v.p6.html#5828">lenable : mj_s_ff_snre_d_28</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_0:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_1:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_2:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_3:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_4:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_5:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_6:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_7:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_8:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_9:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_10:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_11:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_12:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_13:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_14:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_15:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_16:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_17:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_18:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_19:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_20:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_21:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_22:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_23:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_24:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_25:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_26:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_27:lenable</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fpuhold_l___mult_add">mult_add:ffincsin:fpuhold_l</a>&nbsp;, <a href="#fpuhold_l___multmod_dp">multmod_dp:ffsinlo:fpuhold_l</a>&nbsp;, <a href="#fpuhold_l___multmod_dp">multmod_dp:ffcinlo:fpuhold_l</a>&nbsp;, <a href="#fpuhold_l___multmod_dp">multmod_dp:ffsinhi:fpuhold_l</a>&nbsp;, <a href="#fpuhold_l___multmod_dp">multmod_dp:ffcinhi:fpuhold_l</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lenable___mj_s_ff_snre_d_3"></a><a  href="mj_ffs_behv.v.p6.html#5771">lenable : mj_s_ff_snre_d_3</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_0:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_1:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_2:lenable</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fpuhold_l___rsadd_cntl">rsadd_cntl:ff:fpuhold_l</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lenable___mj_s_ff_snre_d_30"></a><a  href="mj_ffs_behv.v.p2.html#1902">lenable : mj_s_ff_snre_d_30</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_0:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_1:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_2:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_3:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_4:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_5:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_6:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_7:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_8:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_9:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_10:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_11:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_12:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_13:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_14:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_15:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_16:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_17:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_18:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_19:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_20:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_21:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_22:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_23:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_24:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_25:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_26:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_27:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_28:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_29:lenable</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lenable___mj_s_ff_snre_d_32"></a><a  href="mj_ffs_behv.v.p2.html#1943">lenable : mj_s_ff_snre_d_32</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_0:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_1:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_2:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_3:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_4:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_5:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_6:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_7:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_8:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_9:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_10:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_11:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_12:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_13:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_14:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_15:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_16:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_17:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_18:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_19:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_20:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_21:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_22:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_23:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_24:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_25:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_26:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_27:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_28:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_29:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_30:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_31:lenable</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fpuhold_l___incmod">incmod:q0reg:fpuhold_l</a>&nbsp;, <a href="#fpuhold_l___incmod">incmod:q1reg:fpuhold_l</a>&nbsp;, <a href="#fpuhold_l___mantissa_dp">mantissa_dp:nta1:fpuhold_l</a>&nbsp;, <a href="#fpuhold_l___mantissa_dp">mantissa_dp:nta0:fpuhold_l</a>&nbsp;, <a href="#fpuhold_l___mantissa_dp">mantissa_dp:ntb1:fpuhold_l</a>&nbsp;, <a href="#fpuhold_l___mantissa_dp">mantissa_dp:ntb0:fpuhold_l</a>&nbsp;, <a href="#fpuhold_l___mantissa_dp">mantissa_dp:ff_r1out:fpuhold_l</a>&nbsp;, <a href="#fpuhold_l___mantissa_dp">mantissa_dp:ff_r0out:fpuhold_l</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lenable___mj_s_ff_snre_d_33"></a><a  href="mj_ffs_behv.v.p6.html#5592">lenable : mj_s_ff_snre_d_33</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_0:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_1:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_2:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_3:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_4:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_5:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_6:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_7:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_8:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_9:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_10:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_11:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_12:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_13:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_14:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_15:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_16:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_17:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_18:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_19:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_20:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_21:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_22:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_23:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_24:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_25:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_26:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_27:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_28:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_29:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_30:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_31:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_32:lenable</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lenable___mj_s_ff_snre_d_38"></a><a  href="mj_ffs_behv.v.p6.html#5635">lenable : mj_s_ff_snre_d_38</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_0:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_1:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_2:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_3:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_4:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_5:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_6:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_7:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_8:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_9:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_10:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_11:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_12:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_13:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_14:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_15:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_16:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_17:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_18:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_19:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_20:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_21:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_22:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_23:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_24:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_25:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_26:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_27:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_28:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_29:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_30:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_31:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_32:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_33:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_34:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_35:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_36:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_37:lenable</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lenable___mj_s_ff_snre_d_4"></a><a  href="mj_ffs_behv.v.p6.html#5784">lenable : mj_s_ff_snre_d_4</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_0:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_1:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_2:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_3:lenable</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fpuhold_l___code_seq_dp">code_seq_dp:link_mod:fpuhold_l</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lenable___mj_s_ff_snre_d_6"></a><a  href="mj_ffs_behv.v.p2.html#1767">lenable : mj_s_ff_snre_d_6</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_0:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_1:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_2:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_3:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_4:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_5:lenable</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fpuhold_l___mult_add">mult_add:muhold:fpuhold_l</a>&nbsp;, <a href="#fpuhold___code_seq_cntl">code_seq_cntl:conreg:fpuhold</a>&nbsp;, <a href="#fpuhold_l___multmod_dp">multmod_dp:mult_state:fpuhold_l</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lenable___mj_s_ff_snre_d_64"></a><a  href="mj_ffs_behv.v.p6.html#5683">lenable : mj_s_ff_snre_d_64</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_0:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_1:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_2:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_3:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_4:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_5:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_6:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_7:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_8:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_9:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_10:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_11:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_12:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_13:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_14:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_15:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_16:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_17:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_18:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_19:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_20:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_21:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_22:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_23:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_24:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_25:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_26:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_27:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_28:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_29:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_30:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_31:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_32:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_33:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_34:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_35:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_36:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_37:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_38:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_39:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_40:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_41:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_42:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_43:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_44:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_45:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_46:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_47:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_48:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_49:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_50:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_51:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_52:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_53:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_54:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_55:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_56:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_57:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_58:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_59:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_60:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_61:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_62:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_63:lenable</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fpuhold_l___code_seq_dp">code_seq_dp:mw:fpuhold_l</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lenable___mj_s_ff_snre_d_7"></a><a  href="mj_ffs_behv.v.p2.html#1783">lenable : mj_s_ff_snre_d_7</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_0:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_1:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_2:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_3:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_4:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_5:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_6:lenable</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fpuhold_l___mult_array">mult_array:ffsavec0:fpuhold_l</a>&nbsp;, <a href="#fpuhold_l___mult_array">mult_array:ffsaves0:fpuhold_l</a>&nbsp;, <a href="#fpuhold_l___mult_array">mult_array:ffsaves1:fpuhold_l</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lenable___mj_s_ff_snre_d_8"></a><a  href="mj_ffs_behv.v.p2.html#1800">lenable : mj_s_ff_snre_d_8</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_0:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_1:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_2:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_3:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_4:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_5:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_6:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:mj_s_ff_snre_d_7:lenable</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fpuhold___fpu_dec">fpu_dec:ff_fpstate:fpuhold</a>&nbsp;, <a href="#fpuhold_l___code_seq_dp">code_seq_dp:ffopcode:fpuhold_l</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="less___comp3_30"></a><a  href="smu_ctl.v.html#947">less : comp3_30</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#less___less_comp3">less_comp3:comparator:less</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="less___comp_ls_32"></a><a  href="custom_cells_behv.v.p6.html#5591">less : comp_ls_32</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#a_ltn_b___cmp32_ks_lt">cmp32_ks_lt:i_cmp32_ks_lt:a_ltn_b</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="less___less_comp3"></a><a  href="smu_ctl.v.html#965">less : less_comp3</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#less___comp3_30">comp3_30:comparator:less</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="less_than_6___monitor"></a><a  href="monitor.v.html#145">less_than_6 : monitor</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#less_than_6___smu_monitor">smu_monitor:smu_monitor:less_than_6</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="less_than_6___smu_ctl"></a><a  href="smu_ctl.v.html#165">less_than_6 : smu_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="less_than_6___smu_monitor"></a><a  href="smu_monitor.v.html#62">less_than_6 : smu_monitor</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#less_than_6___monitor">monitor:smu_monitor:less_than_6</a>&nbsp;, <a href="#smu___monitor">monitor:smu_monitor:smu</a>&nbsp;, <a href="#smu_ctl___monitor">monitor:smu_monitor:smu_ctl</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="less_than_6_raw___smu_ctl"></a><a  href="smu_ctl.v.html#166">less_than_6_raw : smu_ctl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#result___comp3_30">comp3_30:six_entr_comp:result</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="level_1___cmp16zero"></a><a  href="custom_cells_behv.v.p3.html#2117">level_1 : cmp16zero</a></b> : wire</b>
<dt>&nbsp;<b><a name="level_1___cmp19_e"></a><a  href="custom_cells_behv.v.html#39">level_1 : cmp19_e</a></b> : wire</b>
<dt>&nbsp;<b><a name="level_1___cmp20_e"></a><a  href="custom_cells_behv.v.html#67">level_1 : cmp20_e</a></b> : wire</b>
<dt>&nbsp;<b><a name="level_1___cmp32zero"></a><a  href="custom_cells_behv.v.html#543">level_1 : cmp32zero</a></b> : wire</b>
<dt>&nbsp;<b><a name="level_1___cmp32_e"></a><a  href="custom_cells_behv.v.p6.html#5130">level_1 : cmp32_e</a></b> : wire</b>
<dt>&nbsp;<b><a name="level_2___cmp16zero"></a><a  href="custom_cells_behv.v.p3.html#2118">level_2 : cmp16zero</a></b> : wire</b>
<dt>&nbsp;<b><a name="level_2___cmp19_e"></a><a  href="custom_cells_behv.v.html#40">level_2 : cmp19_e</a></b> : wire</b>
<dt>&nbsp;<b><a name="level_2___cmp20_e"></a><a  href="custom_cells_behv.v.html#68">level_2 : cmp20_e</a></b> : wire</b>
<dt>&nbsp;<b><a name="level_2___cmp32zero"></a><a  href="custom_cells_behv.v.html#544">level_2 : cmp32zero</a></b> : wire</b>
<dt>&nbsp;<b><a name="level_2___cmp32_e"></a><a  href="custom_cells_behv.v.p6.html#5131">level_2 : cmp32_e</a></b> : wire</b>
<dt>&nbsp;<b><a name="lev_0___shift_64"></a><a  href="custom_cells_behv.v.p4.html#3231">lev_0 : shift_64</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#mx_out___mx21_64_l">mx21_64_l:mx_0:mx_out</a>&nbsp;, <a href="#in0___mx21_64_l">mx21_64_l:mx_1:in0</a>&nbsp;, <a href="#in1___mx21_64_l">mx21_64_l:mx_1:in1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lev_1___shift_64"></a><a  href="custom_cells_behv.v.p4.html#3232">lev_1 : shift_64</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#mx_out___mx21_64_l">mx21_64_l:mx_1:mx_out</a>&nbsp;, <a href="#in0___mx21_64_l">mx21_64_l:mx_2:in0</a>&nbsp;, <a href="#in1___mx21_64_l">mx21_64_l:mx_2:in1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lev_2___shift_64"></a><a  href="custom_cells_behv.v.p4.html#3233">lev_2 : shift_64</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#mx_out___mx21_64_l">mx21_64_l:mx_2:mx_out</a>&nbsp;, <a href="#in0___mx21_64_l">mx21_64_l:mx_3:in0</a>&nbsp;, <a href="#in1___mx21_64_l">mx21_64_l:mx_3:in1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lev_3___shift_64"></a><a  href="custom_cells_behv.v.p4.html#3234">lev_3 : shift_64</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#mx_out___mx21_64_l">mx21_64_l:mx_3:mx_out</a>&nbsp;, <a href="#in0___mx21_64_l">mx21_64_l:mx_4:in0</a>&nbsp;, <a href="#in1___mx21_64_l">mx21_64_l:mx_4:in1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lev_4___shift_64"></a><a  href="custom_cells_behv.v.p4.html#3235">lev_4 : shift_64</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#mx_out___mx21_64_l">mx21_64_l:mx_4:mx_out</a>&nbsp;, <a href="#in0___mx21_64_l">mx21_64_l:mx_5:in0</a>&nbsp;, <a href="#in1___mx21_64_l">mx21_64_l:mx_5:in1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lev_5___shift_64"></a><a  href="custom_cells_behv.v.p4.html#3236">lev_5 : shift_64</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#mx_out___mx21_64_l">mx21_64_l:mx_5:mx_out</a>&nbsp;, <a href="#in0___mx21_64_l">mx21_64_l:mx_6:in0</a>&nbsp;, <a href="#in1___mx21_64_l">mx21_64_l:mx_6:in1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lev_6___shift_64"></a><a  href="custom_cells_behv.v.p4.html#3237">lev_6 : shift_64</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#mx_out___mx21_64_l">mx21_64_l:mx_6:mx_out</a>&nbsp;, <a href="#in0___mx21_64_l">mx21_64_l:mx_7:in0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lin___mult_add"></a><a  href="multmod_dp.v.html#283">lin : mult_add</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#in2___mj_s_mux4_d_8">mj_s_mux4_d_8:spmux_7_0:in2</a>&nbsp;, <a href="#in3___mj_s_mux4_d_8">mj_s_mux4_d_8:spmux_7_0:in3</a>&nbsp;, <a href="#lin___spdec">spdec:spdecode:lin</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lin___spdec"></a><a  href="multmod_dp.v.html#408">lin : spdec</a></b> : output reg</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#lin___mult_add">mult_add:spdecode:lin</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="link___code_seq_dp"></a><a  href="code_seq_dp.v.html#79">link : code_seq_dp</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#in3___mj_s_mux4_d_8">mj_s_mux4_d_8:mx_code_add_0:in3</a>&nbsp;, <a href="#in0___mj_s_mux2_d_4">mj_s_mux2_d_4:linkmux_0:in0</a>&nbsp;, <a href="#in0___mj_s_mux2_d_4">mj_s_mux2_d_4:linkmux_1:in0</a>&nbsp;, <a href="#in2___mj_s_mux3_d_4">mj_s_mux3_d_4:linkmuxfinal:in2</a>&nbsp;, <a href="#out___mj_s_ff_snre_d_4">mj_s_ff_snre_d_4:link_mod:out</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lload___ex_ctl"></a><a  href="ex_ctl.v.html#578">lload : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="lload___rs1_dec"></a><a  href="rs1_dec.v.html#125">lload : rs1_dec</a></b> : reg</b>
<dt>&nbsp;<b><a name="lload___rs2_dec"></a><a  href="rs2_dec.v.html#54">lload : rs2_dec</a></b> : wire</b>
<dt>&nbsp;<b><a name="lload_0___ex_ctl"></a><a  href="ex_ctl.v.html#586">lload_0 : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="lload_0___rs1_dec"></a><a  href="rs1_dec.v.html#127">lload_0 : rs1_dec</a></b> : reg</b>
<dt>&nbsp;<b><a name="lload_0___rs2_dec"></a><a  href="rs2_dec.v.html#54">lload_0 : rs2_dec</a></b> : wire</b>
<dt>&nbsp;<b><a name="lload_1___ex_ctl"></a><a  href="ex_ctl.v.html#587">lload_1 : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="lload_1___rs1_dec"></a><a  href="rs1_dec.v.html#128">lload_1 : rs1_dec</a></b> : reg</b>
<dt>&nbsp;<b><a name="lload_1___rs2_dec"></a><a  href="rs2_dec.v.html#54">lload_1 : rs2_dec</a></b> : wire</b>
<dt>&nbsp;<b><a name="lload_2___ex_ctl"></a><a  href="ex_ctl.v.html#588">lload_2 : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="lload_2___rs1_dec"></a><a  href="rs1_dec.v.html#129">lload_2 : rs1_dec</a></b> : reg</b>
<dt>&nbsp;<b><a name="lload_2___rs2_dec"></a><a  href="rs2_dec.v.html#54">lload_2 : rs2_dec</a></b> : wire</b>
<dt>&nbsp;<b><a name="lload_3___ex_ctl"></a><a  href="ex_ctl.v.html#589">lload_3 : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="lload_3___rs1_dec"></a><a  href="rs1_dec.v.html#130">lload_3 : rs1_dec</a></b> : reg</b>
<dt>&nbsp;<b><a name="lload_3___rs2_dec"></a><a  href="rs2_dec.v.html#54">lload_3 : rs2_dec</a></b> : wire</b>
<dt>&nbsp;<b><a name="lmul___ex_ctl"></a><a  href="ex_ctl.v.html#662">lmul : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="lneg___ex_ctl"></a><a  href="ex_ctl.v.html#674">lneg : ex_ctl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_sre">ff_sre:adder_src2_mux_sel_reg:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lneg___rs1_dec"></a><a  href="rs1_dec.v.html#152">lneg : rs1_dec</a></b> : reg</b>
<dt>&nbsp;<b><a name="lo___lsft31_63i_32o"></a><a  href="custom_cells_behv.v.p3.html#2813">lo : lsft31_63i_32o</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#low___lshift">lshift:f_dpcl_lshift:low</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="LO___mppartial"></a><a  href="custom_cells_behv.v.p7.html#6211">LO : mppartial</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#part1lo___mpmux">mpmux:mppart1:part1lo</a>&nbsp;, <a href="#part2lo___mpmux">mpmux:mppart2:part2lo</a>&nbsp;, <a href="#part3lo___mpmux">mpmux:mppart3:part3lo</a>&nbsp;, <a href="#part4lo___mpmux">mpmux:mppart4:part4lo</a>&nbsp;, <a href="#part5lo___mpmux">mpmux:mppart5:part5lo</a>&nbsp;, <a href="#part6lo___mpmux">mpmux:mppart6:part6lo</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lo___rsft31_63i_32o"></a><a  href="custom_cells_behv.v.p3.html#2867">lo : rsft31_63i_32o</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#low___rshifter">rshifter:fpu_dp_cells_rshift:low</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lo___rsh16_33"></a><a  href="lib_imdr.v.html#28">lo : rsh16_33</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#i15___mx16_2">mx16_2:mx16_2_28:i15</a>&nbsp;, <a href="#i15___mx16_2">mx16_2:mx16_2_26:i15</a>&nbsp;, <a href="#i14___mx16_2">mx16_2:mx16_2_26:i14</a>&nbsp;, <a href="#i15___mx16_2">mx16_2:mx16_2_24:i15</a>&nbsp;, <a href="#i14___mx16_2">mx16_2:mx16_2_24:i14</a>&nbsp;, <a href="#i13___mx16_2">mx16_2:mx16_2_24:i13</a>&nbsp;, <a href="#i15___mx16_2">mx16_2:mx16_2_22:i15</a>&nbsp;, <a href="#i14___mx16_2">mx16_2:mx16_2_22:i14</a>&nbsp;, <a href="#i13___mx16_2">mx16_2:mx16_2_22:i13</a>&nbsp;, <a href="#i12___mx16_2">mx16_2:mx16_2_22:i12</a>&nbsp;, <a href="#i15___mx16_2">mx16_2:mx16_2_20:i15</a>&nbsp;, <a href="#i14___mx16_2">mx16_2:mx16_2_20:i14</a>&nbsp;, <a href="#i13___mx16_2">mx16_2:mx16_2_20:i13</a>&nbsp;, <a href="#i12___mx16_2">mx16_2:mx16_2_20:i12</a>&nbsp;, <a href="#i11___mx16_2">mx16_2:mx16_2_20:i11</a>&nbsp;, <a href="#i15___mx16_2">mx16_2:mx16_2_18:i15</a>&nbsp;, <a href="#i14___mx16_2">mx16_2:mx16_2_18:i14</a>&nbsp;, <a href="#i13___mx16_2">mx16_2:mx16_2_18:i13</a>&nbsp;, <a href="#i12___mx16_2">mx16_2:mx16_2_18:i12</a>&nbsp;, <a href="#i11___mx16_2">mx16_2:mx16_2_18:i11</a>&nbsp;, <a href="#i10___mx16_2">mx16_2:mx16_2_18:i10</a>&nbsp;, <a href="#i15___mx16_2">mx16_2:mx16_2_16:i15</a>&nbsp;, <a href="#i14___mx16_2">mx16_2:mx16_2_16:i14</a>&nbsp;, <a href="#i13___mx16_2">mx16_2:mx16_2_16:i13</a>&nbsp;, <a href="#i12___mx16_2">mx16_2:mx16_2_16:i12</a>&nbsp;, <a href="#i11___mx16_2">mx16_2:mx16_2_16:i11</a>&nbsp;, <a href="#i10___mx16_2">mx16_2:mx16_2_16:i10</a>&nbsp;, <a href="#i9___mx16_2">mx16_2:mx16_2_16:i9</a>&nbsp;, <a href="#i15___mx16_2">mx16_2:mx16_2_14:i15</a>&nbsp;, <a href="#i14___mx16_2">mx16_2:mx16_2_14:i14</a>&nbsp;, <a href="#i13___mx16_2">mx16_2:mx16_2_14:i13</a>&nbsp;, <a href="#i12___mx16_2">mx16_2:mx16_2_14:i12</a>&nbsp;, <a href="#i11___mx16_2">mx16_2:mx16_2_14:i11</a>&nbsp;, <a href="#i10___mx16_2">mx16_2:mx16_2_14:i10</a>&nbsp;, <a href="#i9___mx16_2">mx16_2:mx16_2_14:i9</a>&nbsp;, <a href="#i8___mx16_2">mx16_2:mx16_2_14:i8</a>&nbsp;, <a href="#i15___mx16_2">mx16_2:mx16_2_12:i15</a>&nbsp;, <a href="#i14___mx16_2">mx16_2:mx16_2_12:i14</a>&nbsp;, <a href="#i13___mx16_2">mx16_2:mx16_2_12:i13</a>&nbsp;, <a href="#i12___mx16_2">mx16_2:mx16_2_12:i12</a>&nbsp;, <a href="#i11___mx16_2">mx16_2:mx16_2_12:i11</a>&nbsp;, <a href="#i10___mx16_2">mx16_2:mx16_2_12:i10</a>&nbsp;, <a href="#i9___mx16_2">mx16_2:mx16_2_12:i9</a>&nbsp;, <a href="#i8___mx16_2">mx16_2:mx16_2_12:i8</a>&nbsp;, <a href="#i7___mx16_2">mx16_2:mx16_2_12:i7</a>&nbsp;, <a href="#i15___mx16_2">mx16_2:mx16_2_10:i15</a>&nbsp;, <a href="#i14___mx16_2">mx16_2:mx16_2_10:i14</a>&nbsp;, <a href="#i13___mx16_2">mx16_2:mx16_2_10:i13</a>&nbsp;, <a href="#i12___mx16_2">mx16_2:mx16_2_10:i12</a>&nbsp;, <a href="#i11___mx16_2">mx16_2:mx16_2_10:i11</a>&nbsp;, <a href="#i10___mx16_2">mx16_2:mx16_2_10:i10</a>&nbsp;, <a href="#i9___mx16_2">mx16_2:mx16_2_10:i9</a>&nbsp;, <a href="#i8___mx16_2">mx16_2:mx16_2_10:i8</a>&nbsp;, <a href="#i7___mx16_2">mx16_2:mx16_2_10:i7</a>&nbsp;, <a href="#i6___mx16_2">mx16_2:mx16_2_10:i6</a>&nbsp;, <a href="#i15___mx16_2">mx16_2:mx16_2_08:i15</a>&nbsp;, <a href="#i14___mx16_2">mx16_2:mx16_2_08:i14</a>&nbsp;, <a href="#i13___mx16_2">mx16_2:mx16_2_08:i13</a>&nbsp;, <a href="#i12___mx16_2">mx16_2:mx16_2_08:i12</a>&nbsp;, <a href="#i11___mx16_2">mx16_2:mx16_2_08:i11</a>&nbsp;, <a href="#i10___mx16_2">mx16_2:mx16_2_08:i10</a>&nbsp;, <a href="#i9___mx16_2">mx16_2:mx16_2_08:i9</a>&nbsp;, <a href="#i8___mx16_2">mx16_2:mx16_2_08:i8</a>&nbsp;, <a href="#i7___mx16_2">mx16_2:mx16_2_08:i7</a>&nbsp;, <a href="#i6___mx16_2">mx16_2:mx16_2_08:i6</a>&nbsp;, <a href="#i5___mx16_2">mx16_2:mx16_2_08:i5</a>&nbsp;, <a href="#i15___mx16_2">mx16_2:mx16_2_06:i15</a>&nbsp;, <a href="#i14___mx16_2">mx16_2:mx16_2_06:i14</a>&nbsp;, <a href="#i13___mx16_2">mx16_2:mx16_2_06:i13</a>&nbsp;, <a href="#i12___mx16_2">mx16_2:mx16_2_06:i12</a>&nbsp;, <a href="#i11___mx16_2">mx16_2:mx16_2_06:i11</a>&nbsp;, <a href="#i10___mx16_2">mx16_2:mx16_2_06:i10</a>&nbsp;, <a href="#i9___mx16_2">mx16_2:mx16_2_06:i9</a>&nbsp;, <a href="#i8___mx16_2">mx16_2:mx16_2_06:i8</a>&nbsp;, <a href="#i7___mx16_2">mx16_2:mx16_2_06:i7</a>&nbsp;, <a href="#i6___mx16_2">mx16_2:mx16_2_06:i6</a>&nbsp;, <a href="#i5___mx16_2">mx16_2:mx16_2_06:i5</a>&nbsp;, <a href="#i4___mx16_2">mx16_2:mx16_2_06:i4</a>&nbsp;, <a href="#i15___mx16_2">mx16_2:mx16_2_04:i15</a>&nbsp;, <a href="#i14___mx16_2">mx16_2:mx16_2_04:i14</a>&nbsp;, <a href="#i13___mx16_2">mx16_2:mx16_2_04:i13</a>&nbsp;, <a href="#i12___mx16_2">mx16_2:mx16_2_04:i12</a>&nbsp;, <a href="#i11___mx16_2">mx16_2:mx16_2_04:i11</a>&nbsp;, <a href="#i10___mx16_2">mx16_2:mx16_2_04:i10</a>&nbsp;, <a href="#i9___mx16_2">mx16_2:mx16_2_04:i9</a>&nbsp;, <a href="#i8___mx16_2">mx16_2:mx16_2_04:i8</a>&nbsp;, <a href="#i7___mx16_2">mx16_2:mx16_2_04:i7</a>&nbsp;, <a href="#i6___mx16_2">mx16_2:mx16_2_04:i6</a>&nbsp;, <a href="#i5___mx16_2">mx16_2:mx16_2_04:i5</a>&nbsp;, <a href="#i4___mx16_2">mx16_2:mx16_2_04:i4</a>&nbsp;, <a href="#i3___mx16_2">mx16_2:mx16_2_04:i3</a>&nbsp;, <a href="#i15___mx16_2">mx16_2:mx16_2_02:i15</a>&nbsp;, <a href="#i14___mx16_2">mx16_2:mx16_2_02:i14</a>&nbsp;, <a href="#i13___mx16_2">mx16_2:mx16_2_02:i13</a>&nbsp;, <a href="#i12___mx16_2">mx16_2:mx16_2_02:i12</a>&nbsp;, <a href="#i11___mx16_2">mx16_2:mx16_2_02:i11</a>&nbsp;, <a href="#i10___mx16_2">mx16_2:mx16_2_02:i10</a>&nbsp;, <a href="#i9___mx16_2">mx16_2:mx16_2_02:i9</a>&nbsp;, <a href="#i8___mx16_2">mx16_2:mx16_2_02:i8</a>&nbsp;, <a href="#i7___mx16_2">mx16_2:mx16_2_02:i7</a>&nbsp;, <a href="#i6___mx16_2">mx16_2:mx16_2_02:i6</a>&nbsp;, <a href="#i5___mx16_2">mx16_2:mx16_2_02:i5</a>&nbsp;, <a href="#i4___mx16_2">mx16_2:mx16_2_02:i4</a>&nbsp;, <a href="#i3___mx16_2">mx16_2:mx16_2_02:i3</a>&nbsp;, <a href="#i2___mx16_2">mx16_2:mx16_2_02:i2</a>&nbsp;, <a href="#i15___mx16_2">mx16_2:mx16_2_00:i15</a>&nbsp;, <a href="#i14___mx16_2">mx16_2:mx16_2_00:i14</a>&nbsp;, <a href="#i13___mx16_2">mx16_2:mx16_2_00:i13</a>&nbsp;, <a href="#i12___mx16_2">mx16_2:mx16_2_00:i12</a>&nbsp;, <a href="#i11___mx16_2">mx16_2:mx16_2_00:i11</a>&nbsp;, <a href="#i10___mx16_2">mx16_2:mx16_2_00:i10</a>&nbsp;, <a href="#i9___mx16_2">mx16_2:mx16_2_00:i9</a>&nbsp;, <a href="#i8___mx16_2">mx16_2:mx16_2_00:i8</a>&nbsp;, <a href="#i7___mx16_2">mx16_2:mx16_2_00:i7</a>&nbsp;, <a href="#i6___mx16_2">mx16_2:mx16_2_00:i6</a>&nbsp;, <a href="#i5___mx16_2">mx16_2:mx16_2_00:i5</a>&nbsp;, <a href="#i4___mx16_2">mx16_2:mx16_2_00:i4</a>&nbsp;, <a href="#i3___mx16_2">mx16_2:mx16_2_00:i3</a>&nbsp;, <a href="#i2___mx16_2">mx16_2:mx16_2_00:i2</a>&nbsp;, <a href="#i1___mx16_2">mx16_2:mx16_2_00:i1</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#rb___imdr_dpath">imdr_dpath:rsh16_33_b:rb</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="loadd___incmod"></a><a  href="incmod.v.html#68">loadd : incmod</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#mx_out___mj_s_mux2_d_32">mj_s_mux2_d_32:loadd_mux:mx_out</a>&nbsp;, <a href="#in0___mj_s_mux4_d_32">mj_s_mux4_d_32:a0incmux_0:in0</a>&nbsp;, <a href="#in1___mj_s_mux4_d_32">mj_s_mux4_d_32:a0incmux_0:in1</a>&nbsp;, <a href="#in0___mj_s_mux4_d_32">mj_s_mux4_d_32:a0incmux_1:in0</a>&nbsp;, <a href="#in1___mj_s_mux4_d_32">mj_s_mux4_d_32:a0incmux_1:in1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="loaddp___incmod"></a><a  href="incmod.v.html#68">loaddp : incmod</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#sum___cla_adder_32">cla_adder_32:looadd:sum</a>&nbsp;, <a href="#in0___mj_s_mux2_d_32">mj_s_mux2_d_32:loadd_mux:in0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="loadd_cin___incmod"></a><a  href="incmod.v.html#76">loadd_cin : incmod</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#loadd_cin___inc_decode">inc_decode:incdec:loadd_cin</a>&nbsp;, <a href="#cin___cla_adder_32">cla_adder_32:looadd:cin</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="loadd_cin___inc_decode"></a><a  href="incmod.v.html#438">loadd_cin : inc_decode</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#loadd_cin___incmod">incmod:incdec:loadd_cin</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="load_buffer_mux_out___ex_dpath"></a><a  href="ex_dpath.v.html#363">load_buffer_mux_out : ex_dpath</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___mux2_32">mux2_32:load_buffer_mux:out</a>&nbsp;, <a href="#din___ff_se_32">ff_se_32:dcu_data_reg:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="load_buffer_mux_out_0___ex"></a><a  href="ex.v.html#420">load_buffer_mux_out_0 : ex</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#load_buffer_mux_out_0___ex_dpath">ex_dpath:ex_dpath:load_buffer_mux_out_0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="load_buffer_mux_out_0___ex_dpath"></a><a  href="ex_dpath.v.html#178">load_buffer_mux_out_0 : ex_dpath</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#load_buffer_mux_out_0___ex">ex:ex_dpath:load_buffer_mux_out_0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="load_buffer_mux_sel___ex"></a><a  href="ex.v.html#560">load_buffer_mux_sel : ex</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#load_buffer_mux_sel___ex_ctl">ex_ctl:ex_ctl:load_buffer_mux_sel</a>&nbsp;, <a href="#load_buffer_mux_sel___ex_dpath">ex_dpath:ex_dpath:load_buffer_mux_sel</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="load_buffer_mux_sel___ex_ctl"></a><a  href="ex_ctl.v.html#544">load_buffer_mux_sel : ex_ctl</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#load_buffer_mux_sel___ex">ex:ex_ctl:load_buffer_mux_sel</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="load_buffer_mux_sel___ex_dpath"></a><a  href="ex_dpath.v.html#307">load_buffer_mux_sel : ex_dpath</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#sel___mux2_32">mux2_32:load_buffer_mux:sel</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#load_buffer_mux_sel___ex">ex:ex_dpath:load_buffer_mux_sel</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="load_buffer_reg_out___ex_dpath"></a><a  href="ex_dpath.v.html#362">load_buffer_reg_out : ex_dpath</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___ff_se_32">ff_se_32:load_buffer_reg:out</a>&nbsp;, <a href="#in1___mux2_32">mux2_32:load_buffer_mux:in1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="load_byte___ex_ctl"></a><a  href="ex_ctl.v.html#807">load_byte : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="load_byte_index___ex_ctl"></a><a  href="ex_ctl.v.html#797">load_byte_index : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="load_c___ex"></a><a  href="ex.v.html#268">load_c : ex</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#all_load_c___ex_ctl">ex_ctl:ex_ctl:all_load_c</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#load_c___iu">iu:ex:load_c</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="load_c___iu"></a><a  href="iu.v.html#256">load_c : iu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#load_c___ex">ex:ex:load_c</a>&nbsp;, <a href="#load_c___pipe">pipe:pipe:load_c</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="load_c___pipe"></a><a  href="pipe.v.html#155">load_c : pipe</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#load_c___pipe_cntl">pipe_cntl:pipe_cntl:load_c</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#load_c___iu">iu:pipe:load_c</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="load_c___pipe_cntl"></a><a  href="pipe_cntl.v.html#139">load_c : pipe_cntl</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#load_c___pipe">pipe:pipe_cntl:load_c</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="load_c___smu_ctl"></a><a  href="smu_ctl.v.html#135">load_c : smu_ctl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___ff_sre">ff_sre:load_c_flop:out</a>&nbsp;, <a href="#din___ff_sr">ff_sr:load_w_flop:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="load_char___ex_ctl"></a><a  href="ex_ctl.v.html#808">load_char : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="load_char_index___ex_ctl"></a><a  href="ex_ctl.v.html#796">load_char_index : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="load_char_oe___ex_ctl"></a><a  href="ex_ctl.v.html#814">load_char_oe : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="load_data_c___ex_dpath"></a><a  href="ex_dpath.v.html#358">load_data_c : ex_dpath</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___mux3_32">mux3_32:load_data_c_mux:out</a>&nbsp;, <a href="#din___ff_se_32">ff_se_32:load_buffer_reg:din</a>&nbsp;, <a href="#in0___mux2_32">mux2_32:load_buffer_mux:in0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="load_data_c_mux_sel___ex"></a><a  href="ex.v.html#499">load_data_c_mux_sel : ex</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#load_data_c_mux_sel___ex_ctl">ex_ctl:ex_ctl:load_data_c_mux_sel</a>&nbsp;, <a href="#load_data_c_mux_sel___ex_dpath">ex_dpath:ex_dpath:load_data_c_mux_sel</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="load_data_c_mux_sel___ex_ctl"></a><a  href="ex_ctl.v.html#468">load_data_c_mux_sel : ex_ctl</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___ff_sre_3">ff_sre_3:load_data_mux_sel_reg:out</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#load_data_c_mux_sel___ex">ex:ex_ctl:load_data_c_mux_sel</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="load_data_c_mux_sel___ex_dpath"></a><a  href="ex_dpath.v.html#295">load_data_c_mux_sel : ex_dpath</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#sel___mux3_32">mux3_32:load_data_c_mux:sel</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#load_data_c_mux_sel___ex">ex:ex_dpath:load_data_c_mux_sel</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="load_data_mux_sel_e___ex_ctl"></a><a  href="ex_ctl.v.html#927">load_data_mux_sel_e : ex_ctl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___ff_sre_3">ff_sre_3:load_data_mux_sel_e_reg:out</a>&nbsp;, <a href="#din___ff_sre_3">ff_sre_3:load_data_mux_sel_reg:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="load_data_mux_sel_r___ex_ctl"></a><a  href="ex_ctl.v.html#926">load_data_mux_sel_r : ex_ctl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_sre_3">ff_sre_3:load_data_mux_sel_e_reg:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="load_short___ex_ctl"></a><a  href="ex_ctl.v.html#809">load_short : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="load_short_index___ex_ctl"></a><a  href="ex_ctl.v.html#795">load_short_index : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="load_short_oe___ex_ctl"></a><a  href="ex_ctl.v.html#815">load_short_oe : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="load_store_c___ex_ctl"></a><a  href="ex_ctl.v.p2.html#1021">load_store_c : ex_ctl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___ff_sre">ff_sre:load_store_c_reg:out</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="load_store_e___ex_ctl"></a><a  href="ex_ctl.v.p2.html#1020">load_store_e : ex_ctl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_sre">ff_sre:load_store_c_reg:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="load_ubyte___ex_ctl"></a><a  href="ex_ctl.v.html#806">load_ubyte : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="load_ubyte_index___ex_ctl"></a><a  href="ex_ctl.v.html#798">load_ubyte_index : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="load_use___pipe_cntl"></a><a  href="pipe_cntl.v.html#167">load_use : pipe_cntl</a></b> : wire</b>
<dt>&nbsp;<b><a name="load_w___monitor"></a><a  href="monitor.v.html#159">load_w : monitor</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#load_w___smu_monitor">smu_monitor:smu_monitor:load_w</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="load_w___smu_ctl"></a><a  href="smu_ctl.v.html#136">load_w : smu_ctl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___ff_sr">ff_sr:load_w_flop:out</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="load_w___smu_monitor"></a><a  href="smu_monitor.v.html#76">load_w : smu_monitor</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#smu___monitor">monitor:smu_monitor:smu</a>&nbsp;, <a href="#load_w___monitor">monitor:smu_monitor:load_w</a>&nbsp;, <a href="#smu_ctl___monitor">monitor:smu_monitor:smu_ctl</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="load_word___ex_ctl"></a><a  href="ex_ctl.v.html#810">load_word : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="load_word_index___ex_ctl"></a><a  href="ex_ctl.v.html#794">load_word_index : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="load_word_oe___ex_ctl"></a><a  href="ex_ctl.v.html#816">load_word_oe : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="localnegi___mult_array"></a><a  href="mult_array.v.html#47">localnegi : mult_array</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#localnegi___signgen">signgen:signgeneration:localnegi</a>&nbsp;, <a href="#ai___addnegi">addnegi:addnegi1:ai</a>&nbsp;, <a href="#ai___tree34">tree34:treerow6:ai</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="localnegi___signgen"></a><a  href="mult_array.v.html#251">localnegi : signgen</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#localnegi___mult_array">mult_array:signgeneration:localnegi</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lock0_cache___ex"></a><a  href="ex.v.html#415">lock0_cache : ex</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lock0_cache___ex_ctl">ex_ctl:ex_ctl:lock0_cache</a>&nbsp;, <a href="#lock0_cache___ex_regs">ex_regs:ex_regs:lock0_cache</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lock0_cache___ex_ctl"></a><a  href="ex_ctl.v.html#385">lock0_cache : ex_ctl</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#lock0_cache___ex">ex:ex_ctl:lock0_cache</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lock0_cache___ex_regs"></a><a  href="ex_regs.v.html#180">lock0_cache : ex_regs</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#sel___mux2">mux2:lc0_cacheon_din_mux:sel</a>&nbsp;, <a href="#sel___mux2">mux2:lc0_cacheon_din_mux:sel</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#lock0_cache___ex">ex:ex_regs:lock0_cache</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lock0_enter___ex_ctl"></a><a  href="ex_ctl.v.p2.html#1083">lock0_enter : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="lock0_exit___ex_ctl"></a><a  href="ex_ctl.v.p2.html#1084">lock0_exit : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="lock0_overflow___ex_ctl"></a><a  href="ex_ctl.v.p2.html#1087">lock0_overflow : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="lock0_release___ex_ctl"></a><a  href="ex_ctl.v.p2.html#1103">lock0_release : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="lock0_uncache___ex"></a><a  href="ex.v.html#417">lock0_uncache : ex</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lock0_uncache___ex_ctl">ex_ctl:ex_ctl:lock0_uncache</a>&nbsp;, <a href="#lock0_uncache___ex_regs">ex_regs:ex_regs:lock0_uncache</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lock0_uncache___ex_ctl"></a><a  href="ex_ctl.v.html#387">lock0_uncache : ex_ctl</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#lock0_uncache___ex">ex:ex_ctl:lock0_uncache</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lock0_uncache___ex_regs"></a><a  href="ex_regs.v.html#182">lock0_uncache : ex_regs</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#reset_l___ff_sre_30">ff_sre_30:lockaddr0_reg:reset_l</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#lock0_uncache___ex">ex:ex_regs:lock0_uncache</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lock0_underflow___ex_ctl"></a><a  href="ex_ctl.v.p2.html#1090">lock0_underflow : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="lock1_cache___ex"></a><a  href="ex.v.html#416">lock1_cache : ex</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lock1_cache___ex_ctl">ex_ctl:ex_ctl:lock1_cache</a>&nbsp;, <a href="#lock1_cache___ex_regs">ex_regs:ex_regs:lock1_cache</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lock1_cache___ex_ctl"></a><a  href="ex_ctl.v.html#386">lock1_cache : ex_ctl</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#lock1_cache___ex">ex:ex_ctl:lock1_cache</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lock1_cache___ex_regs"></a><a  href="ex_regs.v.html#181">lock1_cache : ex_regs</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#sel___mux2">mux2:lc1_cacheon_din_mux:sel</a>&nbsp;, <a href="#sel___mux2">mux2:lc1_cacheon_din_mux:sel</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#lock1_cache___ex">ex:ex_regs:lock1_cache</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lock1_enter___ex_ctl"></a><a  href="ex_ctl.v.p2.html#1085">lock1_enter : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="lock1_exit___ex_ctl"></a><a  href="ex_ctl.v.p2.html#1086">lock1_exit : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="lock1_overflow___ex_ctl"></a><a  href="ex_ctl.v.p2.html#1093">lock1_overflow : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="lock1_release___ex_ctl"></a><a  href="ex_ctl.v.p2.html#1107">lock1_release : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="lock1_uncache___ex"></a><a  href="ex.v.html#418">lock1_uncache : ex</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lock1_uncache___ex_ctl">ex_ctl:ex_ctl:lock1_uncache</a>&nbsp;, <a href="#lock1_uncache___ex_regs">ex_regs:ex_regs:lock1_uncache</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lock1_uncache___ex_ctl"></a><a  href="ex_ctl.v.html#388">lock1_uncache : ex_ctl</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#lock1_uncache___ex">ex:ex_ctl:lock1_uncache</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lock1_uncache___ex_regs"></a><a  href="ex_regs.v.html#183">lock1_uncache : ex_regs</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#reset_l___ff_sre_30">ff_sre_30:lockaddr1_reg:reset_l</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#lock1_uncache___ex">ex:ex_regs:lock1_uncache</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lock1_underflow___ex_ctl"></a><a  href="ex_ctl.v.p2.html#1096">lock1_underflow : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="lockaddr0___display_picoJavaII"></a><a  href="display_pico.v.html#32">lockaddr0 : display_picoJavaII</a></b> : reg</b>
<dt>&nbsp;<b><a name="lockaddr0_out___ex_regs"></a><a  href="ex_regs.v.html#296">lockaddr0_out : ex_regs</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___ff_sre_30">ff_sre_30:lockaddr0_reg:out</a>&nbsp;, <a href="#in10___mux21_32">mux21_32:reg_rd_mux:in10</a>&nbsp;, <a href="#din___ff_s_32">ff_s_32:lockaddr0_w_reg:din</a>&nbsp;, <a href="#in___compare_zero_32">compare_zero_32:la0_null_cmp:in</a>&nbsp;, <a href="#in1___comp_eq_32">comp_eq_32:la0_cmp:in1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lockaddr0_w___ex_regs"></a><a  href="ex_regs.v.html#316">lockaddr0_w : ex_regs</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___ff_s_32">ff_s_32:lockaddr0_w_reg:out</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lockaddr1___display_picoJavaII"></a><a  href="display_pico.v.html#32">lockaddr1 : display_picoJavaII</a></b> : reg</b>
<dt>&nbsp;<b><a name="lockaddr1_out___ex_regs"></a><a  href="ex_regs.v.html#297">lockaddr1_out : ex_regs</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___ff_sre_30">ff_sre_30:lockaddr1_reg:out</a>&nbsp;, <a href="#in11___mux21_32">mux21_32:reg_rd_mux:in11</a>&nbsp;, <a href="#din___ff_s_32">ff_s_32:lockaddr1_w_reg:din</a>&nbsp;, <a href="#in___compare_zero_32">compare_zero_32:la1_null_cmp:in</a>&nbsp;, <a href="#in1___comp_eq_32">comp_eq_32:la1_cmp:in1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lockaddr1_w___ex_regs"></a><a  href="ex_regs.v.html#317">lockaddr1_w : ex_regs</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___ff_s_32">ff_s_32:lockaddr1_w_reg:out</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lockbit___ex_ctl"></a><a  href="ex_ctl.v.html#319">lockbit : ex_ctl</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#dcu_data_w___ex">ex:ex_ctl:dcu_data_w</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lockcount0___display_picoJavaII"></a><a  href="display_pico.v.html#32">lockcount0 : display_picoJavaII</a></b> : reg</b>
<dt>&nbsp;<b><a name="lockcount0_out___ex_regs"></a><a  href="ex_regs.v.html#294">lockcount0_out : ex_regs</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___ff_sre">ff_sre:lockcount0_cacheon_reg:out</a>&nbsp;, <a href="#out___ff_se">ff_se:lockcount0_lockwant_reg:out</a>&nbsp;, <a href="#out___ff_se_8">ff_se_8:lockcount0_count_reg:out</a>&nbsp;, <a href="#in8___mux21_32">mux21_32:reg_rd_mux:in8</a>&nbsp;, <a href="#din___ff_s_32">ff_s_32:lockcount0_w_reg:din</a>&nbsp;, <a href="#in1___cmp_eq_8">cmp_eq_8:lc0_cmp:in1</a>&nbsp;, <a href="#in1___cla_adder_8">cla_adder_8:lc0_p1_adder:in1</a>&nbsp;, <a href="#in1___cla_adder_8">cla_adder_8:lc0_m1_adder:in1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lockcount0_w___ex_regs"></a><a  href="ex_regs.v.html#314">lockcount0_w : ex_regs</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___ff_s_32">ff_s_32:lockcount0_w_reg:out</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lockcount1___display_picoJavaII"></a><a  href="display_pico.v.html#32">lockcount1 : display_picoJavaII</a></b> : reg</b>
<dt>&nbsp;<b><a name="lockcount1_out___ex_regs"></a><a  href="ex_regs.v.html#295">lockcount1_out : ex_regs</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___ff_sre">ff_sre:lockcount1_cacheon_reg:out</a>&nbsp;, <a href="#out___ff_se">ff_se:lockcount1_lockwant_reg:out</a>&nbsp;, <a href="#out___ff_se_8">ff_se_8:lockcount1_count_reg:out</a>&nbsp;, <a href="#in9___mux21_32">mux21_32:reg_rd_mux:in9</a>&nbsp;, <a href="#din___ff_s_32">ff_s_32:lockcount1_w_reg:din</a>&nbsp;, <a href="#in1___cmp_eq_8">cmp_eq_8:lc1_cmp:in1</a>&nbsp;, <a href="#in1___cla_adder_8">cla_adder_8:lc1_p1_adder:in1</a>&nbsp;, <a href="#in1___cla_adder_8">cla_adder_8:lc1_m1_adder:in1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lockcount1_w___ex_regs"></a><a  href="ex_regs.v.html#315">lockcount1_w : ex_regs</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___ff_s_32">ff_s_32:lockcount1_w_reg:out</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lockwant0___ex"></a><a  href="ex.v.html#405">lockwant0 : ex</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lockwant0___ex_ctl">ex_ctl:ex_ctl:lockwant0</a>&nbsp;, <a href="#lockwant0___ex_regs">ex_regs:ex_regs:lockwant0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lockwant0___ex_ctl"></a><a  href="ex_ctl.v.html#309">lockwant0 : ex_ctl</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#lockwant0___ex">ex:ex_ctl:lockwant0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lockwant0___ex_regs"></a><a  href="ex_regs.v.html#226">lockwant0 : ex_regs</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#lockwant0___ex">ex:ex_regs:lockwant0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lockwant1___ex"></a><a  href="ex.v.html#412">lockwant1 : ex</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lockwant1___ex_ctl">ex_ctl:ex_ctl:lockwant1</a>&nbsp;, <a href="#lockwant1___ex_regs">ex_regs:ex_regs:lockwant1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lockwant1___ex_ctl"></a><a  href="ex_ctl.v.html#316">lockwant1 : ex_ctl</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#lockwant1___ex">ex:ex_ctl:lockwant1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lockwant1___ex_regs"></a><a  href="ex_regs.v.html#233">lockwant1 : ex_regs</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#lockwant1___ex">ex:ex_regs:lockwant1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lock_count_overflow_e___ex"></a><a  href="ex.v.html#232">lock_count_overflow_e : ex</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lock_count_overflow_e___ex_ctl">ex_ctl:ex_ctl:lock_count_overflow_e</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#lock_trap_e___iu">iu:ex:lock_trap_e</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lock_count_overflow_e___ex_ctl"></a><a  href="ex_ctl.v.html#344">lock_count_overflow_e : ex_ctl</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#lock_count_overflow_e___ex">ex:ex_ctl:lock_count_overflow_e</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lock_enter_miss_e___ex"></a><a  href="ex.v.html#233">lock_enter_miss_e : ex</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lock_enter_miss_e___ex_ctl">ex_ctl:ex_ctl:lock_enter_miss_e</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#lock_trap_e___iu">iu:ex:lock_trap_e</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lock_enter_miss_e___ex_ctl"></a><a  href="ex_ctl.v.html#345">lock_enter_miss_e : ex_ctl</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#lock_enter_miss_e___ex">ex:ex_ctl:lock_enter_miss_e</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lock_enter_trap___trap"></a><a  href="trap.v.html#444">lock_enter_trap : trap</a></b> : wire</b>
<dt>&nbsp;<b><a name="lock_enter_trap_c___trap"></a><a  href="trap.v.html#175">lock_enter_trap_c : trap</a></b> : wire</b>
<dt>&nbsp;<b><a name="lock_exit_miss_e___ex"></a><a  href="ex.v.html#234">lock_exit_miss_e : ex</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lock_exit_miss_e___ex_ctl">ex_ctl:ex_ctl:lock_exit_miss_e</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#lock_trap_e___iu">iu:ex:lock_trap_e</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lock_exit_miss_e___ex_ctl"></a><a  href="ex_ctl.v.html#346">lock_exit_miss_e : ex_ctl</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#lock_exit_miss_e___ex">ex:ex_ctl:lock_exit_miss_e</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lock_exit_trap___trap"></a><a  href="trap.v.html#446">lock_exit_trap : trap</a></b> : wire</b>
<dt>&nbsp;<b><a name="lock_exit_trap_c___trap"></a><a  href="trap.v.html#175">lock_exit_trap_c : trap</a></b> : wire</b>
<dt>&nbsp;<b><a name="lock_miss_valid___ex_ctl"></a><a  href="ex_ctl.v.p2.html#1099">lock_miss_valid : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="lock_ov_trap___trap"></a><a  href="trap.v.html#445">lock_ov_trap : trap</a></b> : wire</b>
<dt>&nbsp;<b><a name="lock_ov_trap_c___trap"></a><a  href="trap.v.html#175">lock_ov_trap_c : trap</a></b> : wire</b>
<dt>&nbsp;<b><a name="lock_release_e___ex"></a><a  href="ex.v.html#235">lock_release_e : ex</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lock_release_e___ex_ctl">ex_ctl:ex_ctl:lock_release_e</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#lock_trap_e___iu">iu:ex:lock_trap_e</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lock_release_e___ex_ctl"></a><a  href="ex_ctl.v.html#347">lock_release_e : ex_ctl</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#lock_release_e___ex">ex:ex_ctl:lock_release_e</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lock_release_trap___trap"></a><a  href="trap.v.html#447">lock_release_trap : trap</a></b> : wire</b>
<dt>&nbsp;<b><a name="lock_release_trap_c___trap"></a><a  href="trap.v.html#175">lock_release_trap_c : trap</a></b> : wire</b>
<dt>&nbsp;<b><a name="lock_trap_c___trap"></a><a  href="trap.v.html#174">lock_trap_c : trap</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___ff_sre_4">ff_sre_4:lock_trap_reg:out</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lock_trap_e___iu"></a><a  href="iu.v.html#271">lock_trap_e : iu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lock_count_overflow_e___ex">ex:ex:lock_count_overflow_e</a>&nbsp;, <a href="#lock_enter_miss_e___ex">ex:ex:lock_enter_miss_e</a>&nbsp;, <a href="#lock_exit_miss_e___ex">ex:ex:lock_exit_miss_e</a>&nbsp;, <a href="#lock_release_e___ex">ex:ex:lock_release_e</a>&nbsp;, <a href="#lock_trap_e___trap">trap:trap:lock_trap_e</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lock_trap_e___trap"></a><a  href="trap.v.html#133">lock_trap_e : trap</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_sre_4">ff_sre_4:lock_trap_reg:din</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#lock_trap_e___iu">iu:trap:lock_trap_e</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="long_out___code_seq_cntl"></a><a  href="code_seq_cntl.v.html#111">long_out : code_seq_cntl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#long_out___fpu_dec">fpu_dec:fpud:long_out</a>&nbsp;, <a href="#in0___mj_s_mux2_d_6">mj_s_mux2_d_6:fpumux:in0</a>&nbsp;, <a href="#out___mj_s_ff_snre_d_6">mj_s_ff_snre_d_6:conreg:out</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="long_out___fpu_dec"></a><a  href="code_seq_cntl.v.html#423">long_out : fpu_dec</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#long_out___code_seq_cntl">code_seq_cntl:fpud:long_out</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="long_outp___code_seq_cntl"></a><a  href="code_seq_cntl.v.html#112">long_outp : code_seq_cntl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#long_outp___opcode_dec">opcode_dec:d8:long_outp</a>&nbsp;, <a href="#in1___mj_s_mux2_d_6">mj_s_mux2_d_6:fpumux:in1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="long_outp___opcode_dec"></a><a  href="code_seq_cntl.v.html#205">long_outp : opcode_dec</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#long_outp___code_seq_cntl">code_seq_cntl:d8:long_outp</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lookupswitch___ex_ctl"></a><a  href="ex_ctl.v.html#728">lookupswitch : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="lor___ex_ctl"></a><a  href="ex_ctl.v.html#686">lor : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="lor___rs1_dec"></a><a  href="rs1_dec.v.html#157">lor : rs1_dec</a></b> : reg</b>
<dt>&nbsp;<b><a name="low___lshift"></a><a  href="custom_cells_behv.v.p7.html#6056">low : lshift</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lo___lsft31_63i_32o">lsft31_63i_32o:f_dpcl_lshift:lo</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#m0out___prils_dp">prils_dp:lsh:m0out</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="low___rshifter"></a><a  href="custom_cells_behv.v.p7.html#6039">low : rshifter</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lo___rsft31_63i_32o">rsft31_63i_32o:fpu_dp_cells_rshift:lo</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#r0out___rsadd_dp">rsadd_dp:rshift1:r0out</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lowcarry___div_decode"></a><a  href="incmod.v.html#330">lowcarry : div_decode</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#lowcarry___incmod">incmod:divdec:lowcarry</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lowcarry___incmod"></a><a  href="incmod.v.html#65">lowcarry : incmod</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lowcarry___div_decode">div_decode:divdec:lowcarry</a>&nbsp;, <a href="#cout___cla_adder_32">cla_adder_32:looadd:cout</a>&nbsp;, <a href="#sel___mj_s_mux2_d_32">mj_s_mux2_d_32:pmd_temp0_mux:sel</a>&nbsp;, <a href="#sel___mj_s_mux2_d_32">mj_s_mux2_d_32:pmd_temp2_mux:sel</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="low_mark___monitor"></a><a  href="monitor.v.html#143">low_mark : monitor</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#low_mark___smu_monitor">smu_monitor:smu_monitor:low_mark</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="low_mark___smu"></a><a  href="smu.v.html#78">low_mark : smu</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#low_mark___smu_ctl">smu_ctl:smu_ctl:low_mark</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#iu_psr___cpu">cpu:smu:iu_psr</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="low_mark___smu_ctl"></a><a  href="smu_ctl.v.html#75">low_mark : smu_ctl</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#operand2___comp30_6">comp30_6:fill_comp:operand2</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#low_mark___smu">smu:smu_ctl:low_mark</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="low_mark___smu_monitor"></a><a  href="smu_monitor.v.html#60">low_mark : smu_monitor</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#low_mark___monitor">monitor:smu_monitor:low_mark</a>&nbsp;, <a href="#smu___monitor">monitor:smu_monitor:smu</a>&nbsp;, <a href="#smu_ctl___monitor">monitor:smu_monitor:smu_ctl</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="low_we____iram"></a><a  href="icram_shell.v.html#238">low_we_ : iram</a></b> : wire (used in @negedge)</b>
<dt>&nbsp;<b><a name="lo_sel___multmod_dp"></a><a  href="multmod_dp.v.html#65">lo_sel : multmod_dp</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___mj_s_ff_snre_d_18">mj_s_ff_snre_d_18:multdecout_moutselcntl:out</a>&nbsp;, <a href="#sel___mj_s_mux3_d_32">mj_s_mux3_d_32:sinlo_mux:sel</a>&nbsp;, <a href="#sel___mj_s_mux3_d_32">mj_s_mux3_d_32:cinlo_mux:sel</a>&nbsp;, <a href="#sel___mj_s_mux3_d">mj_s_mux3_d:stimux:sel</a>&nbsp;, <a href="#sel___mj_s_mux3_d">mj_s_mux3_d:negselmux:sel</a>&nbsp;, <a href="#sel___mj_s_mux3_d">mj_s_mux3_d:acimux:sel</a>&nbsp;, <a href="#sel___mj_s_mux3_d">mj_s_mux3_d:ecimux:sel</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lo_sel___mult_dec"></a><a  href="multmod_cntl.v.html#76">lo_sel : mult_dec</a></b> : reg</b>
<dt>&nbsp;<b><a name="lrem___ex_ctl"></a><a  href="ex_ctl.v.html#670">lrem : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="lreturn___ex_ctl"></a><a  href="ex_ctl.v.html#730">lreturn : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="lru_bit___dcudp_cntl"></a><a  href="dcudp_cntl.v.html#183">lru_bit : dcudp_cntl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#in4___mux5">mux5:dcu_set_sel_mux:in4</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lru_bit___wrbuf_cntl"></a><a  href="wrbuf_cntl.v.html#70">lru_bit : wrbuf_cntl</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#dtg_stat_out___dcctl">dcctl:wrbuf_cntl:dtg_stat_out</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="ls___comp_gle_32"></a><a  href="custom_cells_behv.v.p6.html#5206">ls : comp_gle_32</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#a_ltn_b___cmp3s_32_leg">cmp3s_32_leg:i_cmp3s_32_leg:a_ltn_b</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lsa___lsft31_63i_32o"></a><a  href="custom_cells_behv.v.p3.html#2814">lsa : lsft31_63i_32o</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#shifta___lshift">lshift:f_dpcl_lshift:shifta</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lsdprec___prils"></a><a  href="prils.v.html#41">lsdprec : prils</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lsdprec___prils_cntl">prils_cntl:i_prils_cntl:lsdprec</a>&nbsp;, <a href="#lsdprec___prils_dp">prils_dp:i_prils_dp:lsdprec</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lsdprec___prils_cntl"></a><a  href="prils_cntl.v.html#29">lsdprec : prils_cntl</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#lsdprec___prils">prils:i_prils_cntl:lsdprec</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lsdprec___prils_dp"></a><a  href="prils_dp.v.html#38">lsdprec : prils_dp</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#prec___prils_round_dec">prils_round_dec:ls2:prec</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#lsdprec___prils">prils:i_prils_dp:lsdprec</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lsf_out___lsft31_63i_32o"></a><a  href="custom_cells_behv.v.p3.html#2811">lsf_out : lsft31_63i_32o</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#out___lshift">lshift:f_dpcl_lshift:out</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lshl___ex_ctl"></a><a  href="ex_ctl.v.html#678">lshl : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="lshl___rs1_dec"></a><a  href="rs1_dec.v.html#153">lshl : rs1_dec</a></b> : reg</b>
<dt>&nbsp;<b><a name="lshr___ex_ctl"></a><a  href="ex_ctl.v.html#680">lshr : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="lshr___rs1_dec"></a><a  href="rs1_dec.v.html#154">lshr : rs1_dec</a></b> : reg</b>
<dt>&nbsp;<b><a name="lsout___fpu"></a><a  href="f_fpu.v.html#61">lsout : fpu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lsout___prils">prils:prif:lsout</a>&nbsp;, <a href="#lsout___mantissa">mantissa:man:lsout</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lsout___mantissa"></a><a  href="mantissa.v.html#32">lsout : mantissa</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lsout___mantissa_dp">mantissa_dp:i_mantissa_dp:lsout</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#lsout___fpu">fpu:man:lsout</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lsout___mantissa_dp"></a><a  href="mantissa_dp.v.html#32">lsout : mantissa_dp</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#in2___mj_s_mux8_d_32">mj_s_mux8_d_32:na1:in2</a>&nbsp;, <a href="#in2___mj_s_mux6_d_32">mj_s_mux6_d_32:na0:in2</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#lsout___mantissa">mantissa:i_mantissa_dp:lsout</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lsout___prils"></a><a  href="prils.v.html#36">lsout : prils</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lsout___prils_dp">prils_dp:i_prils_dp:lsout</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#lsout___fpu">fpu:prif:lsout</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lsout___prils_dp"></a><a  href="prils_dp.v.html#28">lsout : prils_dp</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#mx_out___mj_s_mux2_d_32">mj_s_mux2_d_32:lsmux:mx_out</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#lsout___prils">prils:i_prils_dp:lsout</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lsoutp___prils_dp"></a><a  href="prils_dp.v.html#40">lsoutp : prils_dp</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___lshift">lshift:lsh:out</a>&nbsp;, <a href="#in___prils_round_dec">prils_round_dec:ls2:in</a>&nbsp;, <a href="#in0___mj_s_mux2_d_32">mj_s_mux2_d_32:lsmux:in0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lsround___fpu"></a><a  href="f_fpu.v.html#72">lsround : fpu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lsround___rsadd">rsadd:rsa:lsround</a>&nbsp;, <a href="#lsround___prils">prils:prif:lsround</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lsround___incin_dec"></a><a  href="rsadd_cntl.v.html#130">lsround : incin_dec</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#lsround___rsadd_cntl">rsadd_cntl:id0:lsround</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lsround___prils"></a><a  href="prils.v.html#37">lsround : prils</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lsround___prils_dp">prils_dp:i_prils_dp:lsround</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#lsround___fpu">fpu:prif:lsround</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lsround___prils_dp"></a><a  href="prils_dp.v.html#29">lsround : prils_dp</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#roundout___prils_round_dec">prils_round_dec:ls2:roundout</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#lsround___prils">prils:i_prils_dp:lsround</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lsround___rsadd"></a><a  href="rsadd.v.html#67">lsround : rsadd</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lsround___rsadd_cntl">rsadd_cntl:p_rsadd_cntl:lsround</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#lsround___fpu">fpu:rsa:lsround</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lsround___rsadd_cntl"></a><a  href="rsadd_cntl.v.html#59">lsround : rsadd_cntl</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lsround___incin_dec">incin_dec:id0:lsround</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#lsround___rsadd">rsadd:p_rsadd_cntl:lsround</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lstore___ex_ctl"></a><a  href="ex_ctl.v.html#611">lstore : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="lstore___rs1_dec"></a><a  href="rs1_dec.v.html#135">lstore : rs1_dec</a></b> : reg</b>
<dt>&nbsp;<b><a name="lstore___rsd_dec"></a><a  href="rsd_dec.v.html#45">lstore : rsd_dec</a></b> : wire</b>
<dt>&nbsp;<b><a name="lstore_0___ex_ctl"></a><a  href="ex_ctl.v.html#619">lstore_0 : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="lstore_0___rs1_dec"></a><a  href="rs1_dec.v.html#137">lstore_0 : rs1_dec</a></b> : reg</b>
<dt>&nbsp;<b><a name="lstore_1___ex_ctl"></a><a  href="ex_ctl.v.html#620">lstore_1 : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="lstore_1___rs1_dec"></a><a  href="rs1_dec.v.html#138">lstore_1 : rs1_dec</a></b> : reg</b>
<dt>&nbsp;<b><a name="lstore_1___rsd_dec"></a><a  href="rsd_dec.v.html#43">lstore_1 : rsd_dec</a></b> : wire</b>
<dt>&nbsp;<b><a name="lstore_2___ex_ctl"></a><a  href="ex_ctl.v.html#621">lstore_2 : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="lstore_2___rs1_dec"></a><a  href="rs1_dec.v.html#139">lstore_2 : rs1_dec</a></b> : reg</b>
<dt>&nbsp;<b><a name="lstore_2___rsd_dec"></a><a  href="rsd_dec.v.html#43">lstore_2 : rsd_dec</a></b> : wire</b>
<dt>&nbsp;<b><a name="lstore_3___ex_ctl"></a><a  href="ex_ctl.v.html#622">lstore_3 : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="lstore_3___rs1_dec"></a><a  href="rs1_dec.v.html#140">lstore_3 : rs1_dec</a></b> : reg</b>
<dt>&nbsp;<b><a name="lstore_3___rsd_dec"></a><a  href="rsd_dec.v.html#43">lstore_3 : rsd_dec</a></b> : wire</b>
<dt>&nbsp;<b><a name="lsub___ex_ctl"></a><a  href="ex_ctl.v.html#658">lsub : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="lsub___rs1_dec"></a><a  href="rs1_dec.v.html#147">lsub : rs1_dec</a></b> : reg</b>
<dt>&nbsp;<b><a name="lsw_in___shift_64"></a><a  href="custom_cells_behv.v.p4.html#3193">lsw_in : shift_64</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#shifter_src2_mux_out___ex_dpath">ex_dpath:dpath_shifter:shifter_src2_mux_out</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lt___cmp_32"></a><a  href="custom_cells_behv.v.p6.html#5763">lt : cmp_32</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lt___cmp_legs_32">cmp_legs_32:i_cmp_32:lt</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#oplim_lt___ex_regs">ex_regs:oplim_cmp:oplim_lt</a>&nbsp;, <a href="#cmp_lt_e___ex_dpath">ex_dpath:dpath_cmp:cmp_lt_e</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lt___cmp_legs_32"></a><a  href="custom_cells_behv.v.p4.html#3103">lt : cmp_legs_32</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#mx_out___mj_h_mux2_3">mj_h_mux2_3:res_mux:mx_out</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#lt___cmp_32">cmp_32:i_cmp_32:lt</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lt___comp_ge_32"></a><a  href="custom_cells_behv.v.p6.html#5988">lt : comp_ge_32</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#a_ltn_b___cmp32_ks_lt">cmp32_ks_lt:i_comp_ge_32:a_ltn_b</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lt___ucmp_16"></a><a  href="custom_cells_behv.v.p6.html#5872">lt : ucmp_16</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#a_gtn_b___cmp3s_32_leg">cmp3s_32_leg:i_cmp3s_32_leg:a_gtn_b</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#range2_h_cmp1_lt___ex_regs">ex_regs:range2_h_cmp1:range2_h_cmp1_lt</a>&nbsp;, <a href="#range2_l_cmp1_lt___ex_regs">ex_regs:range2_l_cmp1:range2_l_cmp1_lt</a>&nbsp;, <a href="#range1_h_cmp2_lt___ex_regs">ex_regs:range1_h_cmp2:range1_h_cmp2_lt</a>&nbsp;, <a href="#range1_l_cmp2_lt___ex_regs">ex_regs:range1_l_cmp2:range1_l_cmp2_lt</a>&nbsp;, <a href="#range2_h_cmp2_lt___ex_regs">ex_regs:range2_h_cmp2:range2_h_cmp2_lt</a>&nbsp;, <a href="#range2_l_cmp2_lt___ex_regs">ex_regs:range2_l_cmp2:range2_l_cmp2_lt</a>&nbsp;, <a href="#range1_h_cmp1_lt___ex_regs">ex_regs:range1_h_cmp1:range1_h_cmp1_lt</a>&nbsp;, <a href="#range1_l_cmp1_lt___ex_regs">ex_regs:range1_l_cmp1:range1_l_cmp1_lt</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lt1___cmp_legs_32"></a><a  href="custom_cells_behv.v.p4.html#3105">lt1 : cmp_legs_32</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#a_ltn_b___cmp3s_32_leg">cmp3s_32_leg:comp_32_leg:a_ltn_b</a>&nbsp;, <a href="#in1___mj_h_mux2_3">mj_h_mux2_3:res_mux:in1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lushr___ex_ctl"></a><a  href="ex_ctl.v.html#682">lushr : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="lushr___rs1_dec"></a><a  href="rs1_dec.v.html#155">lushr : rs1_dec</a></b> : reg</b>
<dt>&nbsp;<b><a name="lv1___cmp16_e"></a><a  href="custom_cells_behv.v.p3.html#2085">lv1 : cmp16_e</a></b> : wire</b>
<dt>&nbsp;<b><a name="lv2___cmp16_e"></a><a  href="custom_cells_behv.v.p3.html#2086">lv2 : cmp16_e</a></b> : wire</b>
<dt>&nbsp;<b><a name="lv3___cmp16_e"></a><a  href="custom_cells_behv.v.p3.html#2087">lv3 : cmp16_e</a></b> : wire</b>
<dt>&nbsp;<b><a name="lvars___ifu"></a><a  href="ifu.v.html#133">lvars : ifu</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#in1___comp_gr_32">comp_gr_32:scache_miss_comp:in1</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#lvars___iu">iu:ifu:lvars</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lvars___iu"></a><a  href="iu.v.html#252">lvars : iu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#vars_out___ex">ex:ex:vars_out</a>&nbsp;, <a href="#lvars___ifu">ifu:ifu:lvars</a>&nbsp;, <a href="#iu_lvars___rcu">rcu:rcu:iu_lvars</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lvars___monitor"></a><a  href="monitor.v.html#255">lvars : monitor</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#vars___ucode_monitor">ucode_monitor:ucode_monitor:vars</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lvars_acc_rs1___ifu"></a><a  href="ifu.v.html#321">lvars_acc_rs1 : ifu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___mux2">mux2:mux_lvacc_rs1:out</a>&nbsp;, <a href="#din___ff_sre">ff_sre:flop_lv_acc_rs1:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lvars_acc_rs1___main_dec"></a><a  href="main_dec.v.html#74">lvars_acc_rs1 : main_dec</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lvars_acc_rs1___rs1_dec">rs1_dec:rs1_dec:lvars_acc_rs1</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#lvars_acc_rs1_int___ifu">ifu:main_dec:lvars_acc_rs1_int</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lvars_acc_rs1___rcu_ctl"></a><a  href="rcu_ctl.v.html#136">lvars_acc_rs1 : rcu_ctl</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#lvars_acc_rs1_r___rcu">rcu:rcu_ctl:lvars_acc_rs1_r</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lvars_acc_rs1___rs1_dec"></a><a  href="rs1_dec.v.html#59">lvars_acc_rs1 : rs1_dec</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#lvars_acc_rs1___main_dec">main_dec:rs1_dec:lvars_acc_rs1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lvars_acc_rs1_int___ifu"></a><a  href="ifu.v.html#257">lvars_acc_rs1_int : ifu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lvars_acc_rs1___main_dec">main_dec:main_dec:lvars_acc_rs1</a>&nbsp;, <a href="#in0___mux2">mux2:mux_lvacc_rs1:in0</a>&nbsp;, <a href="#in1___mux2">mux2:mux_lvacc_rs2:in1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lvars_acc_rs1_r___ifu"></a><a  href="ifu.v.html#178">lvars_acc_rs1_r : ifu</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___ff_sre">ff_sre:flop_lv_acc_rs1:out</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#lvars_acc_rs1_r___iu">iu:ifu:lvars_acc_rs1_r</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lvars_acc_rs1_r___iu"></a><a  href="iu.v.html#320">lvars_acc_rs1_r : iu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lvars_acc_rs1_r___ifu">ifu:ifu:lvars_acc_rs1_r</a>&nbsp;, <a href="#lvars_acc_rs1_r___rcu">rcu:rcu:lvars_acc_rs1_r</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lvars_acc_rs1_r___rcu"></a><a  href="rcu.v.html#130">lvars_acc_rs1_r : rcu</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lvars_acc_rs1___rcu_ctl">rcu_ctl:rcu_ctl:lvars_acc_rs1</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#lvars_acc_rs1_r___iu">iu:rcu:lvars_acc_rs1_r</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lvars_acc_rs2___ifu"></a><a  href="ifu.v.html#322">lvars_acc_rs2 : ifu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___mux2">mux2:mux_lvacc_rs2:out</a>&nbsp;, <a href="#din___ff_sre">ff_sre:flop_lvars_acc_rs2:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lvars_acc_rs2___main_dec"></a><a  href="main_dec.v.html#75">lvars_acc_rs2 : main_dec</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___mux4">mux4:mux_lv_acc_rs2:out</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#lvars_acc_rs2_int1___ifu">ifu:main_dec:lvars_acc_rs2_int1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lvars_acc_rs2___rcu_ctl"></a><a  href="rcu_ctl.v.html#150">lvars_acc_rs2 : rcu_ctl</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#lvars_acc_rs2_r___rcu">rcu:rcu_ctl:lvars_acc_rs2_r</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lvars_acc_rs2___rs2_dec"></a><a  href="rs2_dec.v.html#35">lvars_acc_rs2 : rs2_dec</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#lvars_acc_rs2_len1___main_dec">main_dec:rs2_dec_len1:lvars_acc_rs2_len1</a>&nbsp;, <a href="#lvars_acc_rs2_len2___main_dec">main_dec:rs2_dec_len2:lvars_acc_rs2_len2</a>&nbsp;, <a href="#lvars_acc_rs2_len3___main_dec">main_dec:rs2_dec_len3:lvars_acc_rs2_len3</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lvars_acc_rs2_int___ifu"></a><a  href="ifu.v.html#263">lvars_acc_rs2_int : ifu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#in1___mux2">mux2:mux_lvacc_rs1:in1</a>&nbsp;, <a href="#in0___mux2">mux2:mux_lvacc_rs2:in0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lvars_acc_rs2_int1___ifu"></a><a  href="ifu.v.html#262">lvars_acc_rs2_int1 : ifu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lvars_acc_rs2___main_dec">main_dec:main_dec:lvars_acc_rs2</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lvars_acc_rs2_len1___main_dec"></a><a  href="main_dec.v.html#96">lvars_acc_rs2_len1 : main_dec</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lvars_acc_rs2___rs2_dec">rs2_dec:rs2_dec_len1:lvars_acc_rs2</a>&nbsp;, <a href="#in1___mux4">mux4:mux_lv_acc_rs2:in1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lvars_acc_rs2_len2___main_dec"></a><a  href="main_dec.v.html#97">lvars_acc_rs2_len2 : main_dec</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lvars_acc_rs2___rs2_dec">rs2_dec:rs2_dec_len2:lvars_acc_rs2</a>&nbsp;, <a href="#in2___mux4">mux4:mux_lv_acc_rs2:in2</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lvars_acc_rs2_len3___main_dec"></a><a  href="main_dec.v.html#98">lvars_acc_rs2_len3 : main_dec</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lvars_acc_rs2___rs2_dec">rs2_dec:rs2_dec_len3:lvars_acc_rs2</a>&nbsp;, <a href="#in3___mux4">mux4:mux_lv_acc_rs2:in3</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lvars_acc_rs2_r___ifu"></a><a  href="ifu.v.html#188">lvars_acc_rs2_r : ifu</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___ff_sre">ff_sre:flop_lvars_acc_rs2:out</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#lvars_acc_rs2_r___iu">iu:ifu:lvars_acc_rs2_r</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lvars_acc_rs2_r___iu"></a><a  href="iu.v.html#329">lvars_acc_rs2_r : iu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lvars_acc_rs2_r___ifu">ifu:ifu:lvars_acc_rs2_r</a>&nbsp;, <a href="#lvars_acc_rs2_r___rcu">rcu:rcu:lvars_acc_rs2_r</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lvars_acc_rs2_r___rcu"></a><a  href="rcu.v.html#141">lvars_acc_rs2_r : rcu</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lvars_acc_rs2___rcu_ctl">rcu_ctl:rcu_ctl:lvars_acc_rs2</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#lvars_acc_rs2_r___iu">iu:rcu:lvars_acc_rs2_r</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lvars_minus_offset_rs1___rcu_dpath"></a><a  href="rcu_dpath.v.html#184">lvars_minus_offset_rs1 : rcu_dpath</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#sum___cla_adder_32">cla_adder_32:sub_lvars_offset_rs1:sum</a>&nbsp;, <a href="#in___dec_32">dec_32:dec_lvars_sec_cyc:in</a>&nbsp;, <a href="#in3___mux5_32">mux5_32:mux_scache_addr_rs1:in3</a>&nbsp;, <a href="#in3___mux5_32">mux5_32:mux_bypass_scache_addr_rs1:in3</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lvars_minus_offset_rs2___rcu_dpath"></a><a  href="rcu_dpath.v.html#185">lvars_minus_offset_rs2 : rcu_dpath</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#sum___cla_adder_32">cla_adder_32:sub_lvars_offset_rs2:sum</a>&nbsp;, <a href="#in4___mux5_32">mux5_32:mux_scache_addr_rs2:in4</a>&nbsp;, <a href="#in4___mux5_32">mux5_32:mux_bypass_scache_addr_rs2:in4</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lvars_minus_offset_rsd___rcu_dpath"></a><a  href="rcu_dpath.v.html#207">lvars_minus_offset_rsd : rcu_dpath</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#sum___cla_adder_32">cla_adder_32:sub_lvars_offset_rsd:sum</a>&nbsp;, <a href="#in___dec_32">dec_32:dec_lvars_sec_cyc_rsd:in</a>&nbsp;, <a href="#in2___mux3_32">mux3_32:mux_dest_addr:in2</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lvars_offset_int___rcu_dpath"></a><a  href="rcu_dpath.v.html#186">lvars_offset_int : rcu_dpath</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___dec_32">dec_32:dec_lvars_sec_cyc:out</a>&nbsp;, <a href="#din___ff_se_32">ff_se_32:flop_lvars_sec_cyc:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lvars_offset_int_rsd___rcu_dpath"></a><a  href="rcu_dpath.v.html#208">lvars_offset_int_rsd : rcu_dpath</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___dec_32">dec_32:dec_lvars_sec_cyc_rsd:out</a>&nbsp;, <a href="#din___ff_se_32">ff_se_32:flop_lvars_sec_cyc_rsd:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lvars_offset_sec_cyc___rcu_dpath"></a><a  href="rcu_dpath.v.html#187">lvars_offset_sec_cyc : rcu_dpath</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___ff_se_32">ff_se_32:flop_lvars_sec_cyc:out</a>&nbsp;, <a href="#in4___mux5_32">mux5_32:mux_scache_addr_rs1:in4</a>&nbsp;, <a href="#in4___mux5_32">mux5_32:mux_bypass_scache_addr_rs1:in4</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lvars_offset_sec_cyc_rsd___rcu_dpath"></a><a  href="rcu_dpath.v.html#209">lvars_offset_sec_cyc_rsd : rcu_dpath</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___ff_se_32">ff_se_32:flop_lvars_sec_cyc_rsd:out</a>&nbsp;, <a href="#in1___mux3_32">mux3_32:mux_dest_addr:in1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lvl_0___lsft31_63i_32o"></a><a  href="custom_cells_behv.v.p3.html#2835">lvl_0 : lsft31_63i_32o</a></b> : wire</b>
<dt>&nbsp;<b><a name="lvl_0___rsft31_63i_32o"></a><a  href="custom_cells_behv.v.p3.html#2905">lvl_0 : rsft31_63i_32o</a></b> : wire</b>
<dt>&nbsp;<b><a name="lvl_1___lsft31_63i_32o"></a><a  href="custom_cells_behv.v.p3.html#2836">lvl_1 : lsft31_63i_32o</a></b> : wire</b>
<dt>&nbsp;<b><a name="lvl_1___rsft31_63i_32o"></a><a  href="custom_cells_behv.v.p3.html#2906">lvl_1 : rsft31_63i_32o</a></b> : wire</b>
<dt>&nbsp;<b><a name="lvl_2___lsft31_63i_32o"></a><a  href="custom_cells_behv.v.p3.html#2837">lvl_2 : lsft31_63i_32o</a></b> : wire</b>
<dt>&nbsp;<b><a name="lvl_2___rsft31_63i_32o"></a><a  href="custom_cells_behv.v.p3.html#2907">lvl_2 : rsft31_63i_32o</a></b> : wire</b>
<dt>&nbsp;<b><a name="lvl_3___lsft31_63i_32o"></a><a  href="custom_cells_behv.v.p3.html#2838">lvl_3 : lsft31_63i_32o</a></b> : wire</b>
<dt>&nbsp;<b><a name="lvl_3___rsft31_63i_32o"></a><a  href="custom_cells_behv.v.p3.html#2908">lvl_3 : rsft31_63i_32o</a></b> : wire</b>
<dt>&nbsp;<b><a name="lvl_4___lsft31_63i_32o"></a><a  href="custom_cells_behv.v.p3.html#2839">lvl_4 : lsft31_63i_32o</a></b> : wire</b>
<dt>&nbsp;<b><a name="lvl_4___rsft31_63i_32o"></a><a  href="custom_cells_behv.v.p3.html#2909">lvl_4 : rsft31_63i_32o</a></b> : wire</b>
<dt>&nbsp;<b><a name="lvl_5___lsft31_63i_32o"></a><a  href="custom_cells_behv.v.p3.html#2840">lvl_5 : lsft31_63i_32o</a></b> : wire</b>
<dt>&nbsp;<b><a name="lvl_5___rsft31_63i_32o"></a><a  href="custom_cells_behv.v.p3.html#2910">lvl_5 : rsft31_63i_32o</a></b> : wire</b>
<dt>&nbsp;<b><a name="lv_rs1___ifu"></a><a  href="ifu.v.html#278">lv_rs1 : ifu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___mux2">mux2:mux_lv_rs1:out</a>&nbsp;, <a href="#din___ff_sre">ff_sre:flop_lv_rs1:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lv_rs1___main_dec"></a><a  href="main_dec.v.html#69">lv_rs1 : main_dec</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lv_rs1___rs1_dec">rs1_dec:rs1_dec:lv_rs1</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#lv_rs1_int___ifu">ifu:main_dec:lv_rs1_int</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lv_rs1___rs1_dec"></a><a  href="rs1_dec.v.html#56">lv_rs1 : rs1_dec</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#lv_rs1___main_dec">main_dec:rs1_dec:lv_rs1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lv_rs1_int___ifu"></a><a  href="ifu.v.html#256">lv_rs1_int : ifu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lv_rs1___main_dec">main_dec:main_dec:lv_rs1</a>&nbsp;, <a href="#in0___mux2">mux2:mux_lv_rs1:in0</a>&nbsp;, <a href="#in1___mux2">mux2:mux_lv_rs2:in1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lv_rs1_r___ifu"></a><a  href="ifu.v.html#164">lv_rs1_r : ifu</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___ff_sre">ff_sre:flop_lv_rs1:out</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#lv_rs1_r___iu">iu:ifu:lv_rs1_r</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lv_rs1_r___iu"></a><a  href="iu.v.html#317">lv_rs1_r : iu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lv_rs1_r___ifu">ifu:ifu:lv_rs1_r</a>&nbsp;, <a href="#lv_rs1_r___rcu">rcu:rcu:lv_rs1_r</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lv_rs1_r___rcu"></a><a  href="rcu.v.html#133">lv_rs1_r : rcu</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lv_rs1_r___rcu_ctl">rcu_ctl:rcu_ctl:lv_rs1_r</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#lv_rs1_r___iu">iu:rcu:lv_rs1_r</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lv_rs1_r___rcu_ctl"></a><a  href="rcu_ctl.v.html#139">lv_rs1_r : rcu_ctl</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#lv_rs1_r___rcu">rcu:rcu_ctl:lv_rs1_r</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lv_rs2___ifu"></a><a  href="ifu.v.html#320">lv_rs2 : ifu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___mux2">mux2:mux_lv_rs2:out</a>&nbsp;, <a href="#din___ff_sre">ff_sre:flop_lv_rs2:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lv_rs2___main_dec"></a><a  href="main_dec.v.html#73">lv_rs2 : main_dec</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___mux4">mux4:mux_lv_rs2:out</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#lv_rs2_int1___ifu">ifu:main_dec:lv_rs2_int1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lv_rs2___rs2_dec"></a><a  href="rs2_dec.v.html#34">lv_rs2 : rs2_dec</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#lv_rs2_len1___main_dec">main_dec:rs2_dec_len1:lv_rs2_len1</a>&nbsp;, <a href="#lv_rs2_len2___main_dec">main_dec:rs2_dec_len2:lv_rs2_len2</a>&nbsp;, <a href="#lv_rs2_len3___main_dec">main_dec:rs2_dec_len3:lv_rs2_len3</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lv_rs2_int___ifu"></a><a  href="ifu.v.html#260">lv_rs2_int : ifu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#in1___mux2">mux2:mux_lv_rs1:in1</a>&nbsp;, <a href="#in0___mux2">mux2:mux_lv_rs2:in0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lv_rs2_int1___ifu"></a><a  href="ifu.v.html#261">lv_rs2_int1 : ifu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lv_rs2___main_dec">main_dec:main_dec:lv_rs2</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lv_rs2_len1___main_dec"></a><a  href="main_dec.v.html#93">lv_rs2_len1 : main_dec</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lv_rs2___rs2_dec">rs2_dec:rs2_dec_len1:lv_rs2</a>&nbsp;, <a href="#in1___mux4">mux4:mux_lv_rs2:in1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lv_rs2_len2___main_dec"></a><a  href="main_dec.v.html#94">lv_rs2_len2 : main_dec</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lv_rs2___rs2_dec">rs2_dec:rs2_dec_len2:lv_rs2</a>&nbsp;, <a href="#in2___mux4">mux4:mux_lv_rs2:in2</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lv_rs2_len3___main_dec"></a><a  href="main_dec.v.html#95">lv_rs2_len3 : main_dec</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lv_rs2___rs2_dec">rs2_dec:rs2_dec_len3:lv_rs2</a>&nbsp;, <a href="#in3___mux4">mux4:mux_lv_rs2:in3</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lv_rs2_r___ifu"></a><a  href="ifu.v.html#187">lv_rs2_r : ifu</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___ff_sre">ff_sre:flop_lv_rs2:out</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#lv_rs2_r___iu">iu:ifu:lv_rs2_r</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lv_rs2_r___iu"></a><a  href="iu.v.html#328">lv_rs2_r : iu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lv_rs2_r___ifu">ifu:ifu:lv_rs2_r</a>&nbsp;, <a href="#lv_rs2_r___rcu">rcu:rcu:lv_rs2_r</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lv_rs2_r___rcu"></a><a  href="rcu.v.html#143">lv_rs2_r : rcu</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lv_rs2_r___rcu_ctl">rcu_ctl:rcu_ctl:lv_rs2_r</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#lv_rs2_r___iu">iu:rcu:lv_rs2_r</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lv_rs2_r___rcu_ctl"></a><a  href="rcu_ctl.v.html#152">lv_rs2_r : rcu_ctl</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#lv_rs2_r___rcu">rcu:rcu_ctl:lv_rs2_r</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="lxor___ex_ctl"></a><a  href="ex_ctl.v.html#688">lxor : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="lxor___rs1_dec"></a><a  href="rs1_dec.v.html#158">lxor : rs1_dec</a></b> : reg</b>
</dl>
<center><table class=NB cols=26 nosave><tr><td align="center"><a  href="hierarchy-s.html#index--A">A</a></td><td align="center"><a  href="hierarchy-s.p2.html#index--B">B</a></td><td align="center"><a  href="hierarchy-s.p3.html#index--C">C</a></td><td align="center"><a  href="hierarchy-s.p4.html#index--D">D</a></td><td align="center"><a  href="hierarchy-s.p5.html#index--E">E</a></td><td align="center"><a  href="hierarchy-s.p6.html#index--F">F</a></td><td align="center"><a  href="hierarchy-s.p7.html#index--G">G</a></td><td align="center"><a  href="hierarchy-s.p8.html#index--H">H</a></td><td align="center"><a  href="hierarchy-s.p9.html#index--I">I</a></td><td align="center"><a  href="hierarchy-s.p10.html#index--J">J</a></td><td align="center"><a  href="hierarchy-s.p10.html#index--K">K</a></td><td align="center"><a  href="hierarchy-s.p10.html#index--L">L</a></td><td align="center"><a  href="hierarchy-s.p11.html#index--M">M</a></td><td align="center"><a  href="hierarchy-s.p12.html#index--N">N</a></td><td align="center"><a  href="hierarchy-s.p13.html#index--O">O</a></td><td align="center"><a  href="hierarchy-s.p14.html#index--P">P</a></td><td align="center"><a  href="hierarchy-s.p15.html#index--Q">Q</a></td><td align="center"><a  href="hierarchy-s.p15.html#index--R">R</a></td><td align="center"><a  href="hierarchy-s.p16.html#index--S">S</a></td><td align="center"><a  href="hierarchy-s.p17.html#index--T">T</a></td><td align="center"><a  href="hierarchy-s.p18.html#index--U">U</a></td><td align="center"><a  href="hierarchy-s.p19.html#index--V">V</a></td><td align="center"><a  href="hierarchy-s.p20.html#index--W">W</a></td><td align="center"><a  href="hierarchy-s.p21.html#index--X">X</a></td><td align="center"><a  href="hierarchy-s.p21.html#index--Y">Y</a></td><td align="center"><a  href="hierarchy-s.p21.html#index--Z">Z</a></td></tr></table></center>
<center><table class=NB cols=8 nosave><tr><td align="center"><a  href="hierarchy-s.p11.html">Next Page</a></td><td align="center"><a  href="hierarchy.html">Hierarchy</a></td><td align="center"><a  href="hierarchy-f.html">Files</a></td><td align="center"><a  href="hierarchy-m.html">Modules</a></td><td align="center"><font color="#808080">Signals</font></td><td align="center"><a  href="hierarchy-t.html">Tasks</a></td><td align="center"><a  href="hierarchy-fn.html">Functions</a></td><td align="center"><a  href="http://www.abrizio.com/v2html/help_5_0.html?">Help</a></td></tr></table></center>
<hr>
<table>
 <tr><td><i>This page:</td>
  <td><i>Created:</td><td><i>Wed Mar 24 09:42:51 1999</td></tr>
</table>
<hr>
<table width="100%"><tr><td><i>Verilog converted to html by  <A target="_top" href="http://www.abrizio.com/v2html/v2html.html">  v2html 5.0</A> 
 (written by <A href="mailto:v2html@iname.com">Costas Calamvokis</A>).</i></td><td align="right"><B><A href="http://www.abrizio.com/v2html/help_5_0.html?">Help</A></B></td></tr></table></body>
</html>
