void T_1 F_1 ( void )\r\n{\r\nstruct V_1 * V_1 ;\r\nstruct V_2 V_3 ;\r\nstruct V_4 * V_5 ;\r\nV_5 = F_2 ( NULL , L_1 ) ;\r\nif ( V_5 == NULL ) {\r\nF_3 ( V_6 L_2 ) ;\r\nreturn;\r\n}\r\nif ( F_4 ( V_5 , 0 , & V_3 ) ) {\r\nF_3 ( V_6 L_3 ) ;\r\nF_5 ( V_5 ) ;\r\nreturn;\r\n}\r\nV_1 = F_6 ( V_5 , V_3 . V_7 ,\r\nV_8 | V_9 |\r\nV_10 | V_11 ,\r\n0 , 256 , L_4 ) ;\r\nF_7 ( V_1 == NULL ) ;\r\nF_5 ( V_5 ) ;\r\nF_8 ( V_1 ) ;\r\n}\r\nstatic void T_1 F_9 ( void )\r\n{\r\n#ifdef F_10\r\nstruct V_4 * V_5 ;\r\nstruct V_12 * V_13 ;\r\n#endif\r\nT_2 V_14 = 0xffffffff ;\r\nif ( V_15 . V_16 )\r\nV_15 . V_16 ( L_5 , 0 ) ;\r\n#ifdef F_10\r\nF_11 (np, L_6 ) {\r\nif ( F_12 ( V_5 , L_7 ) ||\r\nF_12 ( V_5 , L_8 ) ) {\r\nstruct V_2 V_17 ;\r\nF_4 ( V_5 , 0 , & V_17 ) ;\r\nif ( ( V_17 . V_7 & 0xfffff ) == 0x8000 )\r\nF_13 ( V_5 , 1 ) ;\r\nelse\r\nF_13 ( V_5 , 0 ) ;\r\nV_13 = F_14 ( V_5 ) ;\r\nV_14 = F_15 ( V_14 , V_13 -> V_18 +\r\nV_13 -> V_19 ) ;\r\n}\r\n}\r\n#endif\r\n#ifdef F_16\r\nif ( F_17 () > V_14 ) {\r\nV_20 = 1 ;\r\nF_18 ( & V_21 ) ;\r\nV_15 . V_22 = V_23 ;\r\n}\r\n#endif\r\nF_3 ( L_9 ) ;\r\n}\r\nstatic int T_1 F_19 ( void )\r\n{\r\nreturn F_20 ( NULL , V_24 , NULL ) ;\r\n}\r\nstatic int T_1 F_21 ( void )\r\n{\r\nunsigned long V_25 = F_22 () ;\r\nreturn F_23 ( V_25 , L_10 ) ;\r\n}
