
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.010575                       # Number of seconds simulated
sim_ticks                                 10575084972                       # Number of ticks simulated
final_tick                               537677147880                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 209077                       # Simulator instruction rate (inst/s)
host_op_rate                                   268397                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 278069                       # Simulator tick rate (ticks/s)
host_mem_usage                               67345512                       # Number of bytes of host memory used
host_seconds                                 38030.49                       # Real time elapsed on the host
sim_insts                                  7951284176                       # Number of instructions simulated
sim_ops                                   10207286609                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       185728                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       320256                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       186112                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       194944                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       277248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       194176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       109312                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       130688                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1632000                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           33536                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       554368                       # Number of bytes written to this memory
system.physmem.bytes_written::total            554368                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1451                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2502                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1454                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1523                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         2166                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         1517                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          854                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         1021                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 12750                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            4331                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 4331                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       399429                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     17562790                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       447845                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     30284012                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       399429                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     17599102                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       314702                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     18434273                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       423637                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     26217094                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       326806                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     18361649                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       399429                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     10336749                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       459949                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     12358104                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               154325001                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       399429                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       447845                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       399429                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       314702                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       423637                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       326806                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       399429                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       459949                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3171227                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          52422085                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               52422085                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          52422085                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       399429                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     17562790                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       447845                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     30284012                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       399429                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     17599102                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       314702                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     18434273                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       423637                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     26217094                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       326806                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     18361649                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       399429                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     10336749                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       459949                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     12358104                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              206747086                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus0.numCycles                25359917                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2073323                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1701071                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       204962                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       856927                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          810395                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          212012                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9072                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     19801145                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              11783822                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2073323                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1022407                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2592311                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         582331                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        587042                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1221277                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       203339                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     23354587                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.616979                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.968524                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        20762276     88.90%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          279919      1.20%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          325757      1.39%     91.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          178110      0.76%     92.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          208363      0.89%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          112744      0.48%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           76596      0.33%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          199807      0.86%     94.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1211015      5.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     23354587                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081756                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.464663                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        19639145                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       752499                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2571229                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        19775                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        371933                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       335372                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2156                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      14382134                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        11299                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        371933                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        19670125                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         261862                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       403520                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2561291                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        85850                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      14371847                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           18                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         22592                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        40118                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     19970753                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     66922961                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     66922961                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17025516                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         2945225                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3751                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2086                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           230429                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1375529                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       747732                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        19821                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       164714                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          14347734                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3755                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13546970                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18333                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      1812803                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      4208902                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          413                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     23354587                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.580056                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.269284                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     17643070     75.54%     75.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2300372      9.85%     85.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1233776      5.28%     90.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       853302      3.65%     94.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       746405      3.20%     97.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       381629      1.63%     99.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        91499      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        59891      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        44643      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     23354587                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           3396     11.55%     11.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         12793     43.50%     55.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        13223     44.96%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     11337534     83.69%     83.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       211964      1.56%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1658      0.01%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1254432      9.26%     94.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       741382      5.47%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13546970                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.534188                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              29412                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002171                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     50496270                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     16164432                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13319656                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13576382                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        34294                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       246789                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           97                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          144                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        17188                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          828                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        371933                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         212443                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        14603                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     14351512                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         6343                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1375529                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       747732                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2086                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         10202                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          144                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       118397                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115578                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       233975                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13344911                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1177886                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       202057                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   23                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             1919012                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1867032                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            741126                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.526221                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13319922                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13319656                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7921083                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20743556                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.525225                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.381858                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12268683                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      2083072                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3342                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205995                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     22982654                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.533824                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.352599                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     17969996     78.19%     78.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2324783     10.12%     88.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       974612      4.24%     92.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       584094      2.54%     95.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       406007      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       261432      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       136713      0.59%     98.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       109208      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       215809      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     22982654                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12268683                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1859284                       # Number of memory references committed
system.switch_cpus0.commit.loads              1128740                       # Number of loads committed
system.switch_cpus0.commit.membars               1668                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755764                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11060836                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       249611                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       215809                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            37118535                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           29075470                       # The number of ROB writes
system.switch_cpus0.timesIdled                 305660                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2005330                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12268683                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.535992                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.535992                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.394323                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.394323                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        60205090                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       18486631                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       13424508                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3338                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus1.numCycles                25359917                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         1983308                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1789135                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       106366                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       750040                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          706060                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          109153                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         4664                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     21007038                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              12483336                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            1983308                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       815213                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2466068                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         333668                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        445848                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1207892                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       106719                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     24143658                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.606726                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.936313                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        21677590     89.79%     89.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           87148      0.36%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          179934      0.75%     90.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           74690      0.31%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          408569      1.69%     92.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          364144      1.51%     94.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           70468      0.29%     94.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          149221      0.62%     95.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1131894      4.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     24143658                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.078206                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.492247                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        20891530                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       562934                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2456985                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         7749                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        224455                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       174356                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          250                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      14639183                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1525                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        224455                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        20913874                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         386592                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       108320                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2443510                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        66900                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      14630834                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            9                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         27357                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        24864                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          295                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     17191295                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     68909688                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     68909688                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15215542                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         1975728                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         1707                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          867                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           173623                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      3447573                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      1742717                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        15771                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        84969                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          14599661                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         1713                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14027488                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         7225                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      1142542                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      2749322                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     24143658                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.581001                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.378722                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     19164903     79.38%     79.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1485461      6.15%     85.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1225550      5.08%     90.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       529564      2.19%     92.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       671446      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       649676      2.69%     98.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       369728      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        28937      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        18393      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     24143658                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          35416     11.06%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        276862     86.44%     97.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         8011      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      8805689     62.77%     62.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       122627      0.87%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          840      0.01%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      3359735     23.95%     87.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      1738597     12.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14027488                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.553136                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             320289                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.022833                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     52526147                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     15744277                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13906539                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14347777                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        25402                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       135938                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           55                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          362                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        11139                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads         1243                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        224455                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         350255                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        17914                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     14601390                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts          232                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      3447573                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      1742717                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          867                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         12251                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            6                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          362                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        61021                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        63387                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       124408                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13928248                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      3348364                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        99239                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   16                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             5086794                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1824216                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           1738430                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.549223                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13907065                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13906539                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          7513434                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         14812457                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.548367                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.507238                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     11290418                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     13268179                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      1334520                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         1695                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       108453                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     23919203                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.554708                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.378584                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     19110462     79.90%     79.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1752917      7.33%     87.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       823427      3.44%     90.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       813806      3.40%     94.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       221410      0.93%     94.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       947490      3.96%     98.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        70878      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        51872      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       126941      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     23919203                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     11290418                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      13268179                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               5043213                       # Number of memory references committed
system.switch_cpus1.commit.loads              3311635                       # Number of loads committed
system.switch_cpus1.commit.membars                846                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1751896                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11798961                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       128561                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       126941                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            38394922                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           29429907                       # The number of ROB writes
system.switch_cpus1.timesIdled                 462363                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1216259                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           11290418                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             13268179                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     11290418                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.246145                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.246145                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.445207                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.445207                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        68845617                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       16160054                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17420560                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          1692                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus2.numCycles                25359917                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2071513                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1699353                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       205231                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       856808                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          809551                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          211794                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9062                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     19797017                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              11777870                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2071513                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1021345                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2590744                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         583278                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        598319                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1221504                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       203723                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     23360825                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.616471                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.967797                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        20770081     88.91%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          279992      1.20%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          325188      1.39%     91.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          177937      0.76%     92.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          207820      0.89%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          112706      0.48%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           77353      0.33%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          199810      0.86%     94.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1209938      5.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     23360825                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.081685                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.464429                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        19634778                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       763996                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2569861                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        19584                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        372600                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       335367                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         2145                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      14374354                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        11315                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        372600                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        19665782                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         247947                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       429183                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2559664                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        85643                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      14364845                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           25                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         21931                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        40324                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     19960615                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     66892015                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     66892015                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17011199                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         2949416                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3731                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         2070                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           231373                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1374049                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       747264                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        19677                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       164495                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          14340309                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3736                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         13537496                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        18396                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      1814483                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      4217782                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          399                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     23360825                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.579496                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.268900                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     17653340     75.57%     75.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      2299325      9.84%     85.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1232823      5.28%     90.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       851874      3.65%     94.33% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       745764      3.19%     97.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       381312      1.63%     99.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        92117      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        59575      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        44695      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     23360825                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           3390     11.45%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         12880     43.51%     54.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        13331     45.04%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     11330421     83.70%     83.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       211645      1.56%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1657      0.01%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1252701      9.25%     94.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       741072      5.47%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      13537496                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.533815                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              29601                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002187                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     50483814                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     16158666                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13310203                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      13567097                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        34025                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       246246                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           89                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          142                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        17325                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          827                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            9                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        372600                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         199933                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        14160                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     14344072                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         6523                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1374049                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       747264                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2070                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          9915                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          142                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       118540                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       115472                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       234012                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     13335453                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1175984                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       202043                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   27                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             1916777                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1865328                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            740793                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.525848                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              13310511                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             13310203                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          7914730                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         20732069                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.524852                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.381763                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9991586                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12258422                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      2085878                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3337                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       206287                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     22988225                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.533248                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.352118                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     17980465     78.22%     78.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2322301     10.10%     88.32% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       973688      4.24%     92.55% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       583480      2.54%     95.09% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       405467      1.76%     96.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       261110      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       136744      0.59%     98.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       109337      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       215633      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     22988225                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9991586                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12258422                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1857742                       # Number of memory references committed
system.switch_cpus2.commit.loads              1127803                       # Number of loads committed
system.switch_cpus2.commit.membars               1666                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1754334                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11051571                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       249411                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       215633                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            37116827                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           29061217                       # The number of ROB writes
system.switch_cpus2.timesIdled                 305974                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1999092                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9991586                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12258422                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9991586                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.538127                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.538127                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.393991                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.393991                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        60161898                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       18473754                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       13416560                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3332                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus3.numCycles                25359917                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         1925970                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1724593                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       154274                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1288533                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1270776                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          112156                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         4579                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     20447520                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              10957757                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            1925970                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1382932                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2442790                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         508923                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        282300                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1237593                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       151144                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     23526425                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.520293                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.759825                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        21083635     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          377916      1.61%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          184722      0.79%     92.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          372813      1.58%     93.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          113774      0.48%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          345906      1.47%     95.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           52679      0.22%     95.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           85711      0.36%     96.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          909269      3.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     23526425                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.075945                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.432090                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        20190769                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       544031                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2437768                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         1999                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        351857                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       177225                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred         1958                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      12218668                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         4612                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        351857                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        20220114                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         326290                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       130439                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2411017                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        86702                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      12200448                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           17                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          9379                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        69958                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     15949449                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     55234223                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     55234223                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     12890914                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         3058519                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         1589                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          807                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           184974                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      2237279                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       347713                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         3095                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        79453                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          12136599                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         1594                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         11348928                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         7441                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      2219773                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      4575763                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     23526425                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.482391                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.093133                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     18547853     78.84%     78.84% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1551069      6.59%     85.43% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1685393      7.16%     92.60% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       974998      4.14%     96.74% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       492928      2.10%     98.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       123975      0.53%     99.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       143868      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         3444      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         2897      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     23526425                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          18622     57.57%     57.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          7499     23.18%     80.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         6224     19.24%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      8876200     78.21%     78.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        86469      0.76%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          784      0.01%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      2041051     17.98%     96.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       344424      3.03%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      11348928                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.447514                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              32345                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002850                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     46264067                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     14358002                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     11058181                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      11381273                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         8618                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       457912                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           39                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         9390                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        351857                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         211244                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        10641                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     12138200                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         1217                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      2237279                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       347713                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          805                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          4103                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents          210                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           39                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       103447                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        59777                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       163224                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     11207060                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      2012950                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       141868                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2357342                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1706014                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            344392                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.441920                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              11060882                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             11058181                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          6701582                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         14449380                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.436050                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.463797                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      8824686                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      9901080                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      2237533                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         1579                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       153121                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     23174568                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.427239                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.299683                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     19507001     84.17%     84.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      1427735      6.16%     90.33% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       930895      4.02%     94.35% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       289630      1.25%     95.60% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       490326      2.12%     97.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        92851      0.40%     98.12% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        59127      0.26%     98.37% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        53680      0.23%     98.60% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       323323      1.40%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     23174568                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      8824686                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       9901080                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               2117687                       # Number of memory references committed
system.switch_cpus3.commit.loads              1779364                       # Number of loads committed
system.switch_cpus3.commit.membars                788                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1522446                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          8642058                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       120464                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       323323                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            34989832                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           24629347                       # The number of ROB writes
system.switch_cpus3.timesIdled                 457700                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1833492                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            8824686                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              9901080                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      8824686                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.873747                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.873747                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.347978                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.347978                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        52149395                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       14374406                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       13033448                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          1578                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus4.numCycles                25359917                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         2068634                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1692092                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       203758                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       853801                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          813885                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          212127                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         9125                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     20064175                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              11742699                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            2068634                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      1026012                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2459194                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         593386                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        342933                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines          1235475                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       205162                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     23251515                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.617023                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.969171                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        20792321     89.42%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          133616      0.57%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          210426      0.90%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          333801      1.44%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          138935      0.60%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          154357      0.66%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          166557      0.72%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          108031      0.46%     94.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1213471      5.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     23251515                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.081571                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.463042                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        19883624                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       525250                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2451411                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         6291                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        384938                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       338762                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          277                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      14335482                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1633                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        384938                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        19914522                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         166640                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       271845                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2427302                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        86255                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      14326133                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents         2179                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         24481                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        32671                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents         3558                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands     19889253                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     66639486                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     66639486                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     16941489                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         2947764                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         3596                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         1956                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           262690                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      1365043                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       733973                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        22092                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       166872                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          14304235                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         3606                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         13519743                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        17172                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      1841669                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      4132178                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved          300                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     23251515                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.581456                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.273558                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     17552476     75.49%     75.49% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      2286684      9.83%     85.32% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1249253      5.37%     90.70% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       855368      3.68%     94.38% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       797582      3.43%     97.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       228292      0.98%     98.79% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       178792      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        60635      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        42433      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     23251515                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           3223     12.57%     12.57% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         10027     39.10%     51.66% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        12397     48.34%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     11324784     83.76%     83.76% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       214120      1.58%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         1639      0.01%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      1249827      9.24%     94.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       729373      5.39%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      13519743                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.533115                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              25647                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001897                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     50333820                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     16149661                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     13300106                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      13545390                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        39778                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       246818                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           35                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          157                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        22925                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads          871                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        384938                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         117037                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        12453                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     14307866                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         6405                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      1365043                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       733973                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         1955                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          9261                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          157                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       118488                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       116726                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       235214                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     13325766                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      1174848                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       193977                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   25                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             1903851                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         1874002                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            729003                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.525466                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              13300327                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             13300106                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          7776993                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         20313616                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.524454                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.382846                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      9951733                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     12198166                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      2109736                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         3306                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       207791                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     22866577                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.533450                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.386364                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     17911609     78.33%     78.33% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      2399506     10.49%     88.82% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       935665      4.09%     92.92% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       504039      2.20%     95.12% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       375817      1.64%     96.76% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       210376      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       130216      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       116023      0.51%     98.76% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       283326      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     22866577                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      9951733                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      12198166                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               1829273                       # Number of memory references committed
system.switch_cpus4.commit.loads              1118225                       # Number of loads committed
system.switch_cpus4.commit.membars               1650                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1750893                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         10991570                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       247832                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       283326                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            36891088                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           29000770                       # The number of ROB writes
system.switch_cpus4.timesIdled                 325061                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                2108402                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            9951733                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             12198166                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      9951733                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.548292                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.548292                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.392420                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.392420                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        60090731                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       18439464                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       13371076                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          3302                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus5.numCycles                25359917                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         1926615                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1724889                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       153793                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      1288125                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         1271259                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          112005                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         4576                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     20447677                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              10959822                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            1926615                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      1383264                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2442767                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         507750                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        282883                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines          1237134                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       150599                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     23526453                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.520338                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.759952                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        21083686     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          378626      1.61%     91.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          183500      0.78%     92.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          372582      1.58%     93.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          114202      0.49%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          346068      1.47%     95.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           52537      0.22%     95.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           86059      0.37%     96.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          909193      3.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     23526453                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.075971                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.432171                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        20193710                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       541856                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2437772                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         1947                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        351167                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       177489                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred         1959                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      12219538                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         4634                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        351167                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        20222804                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         324081                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       131366                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2411230                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        85799                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      12201105                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents           11                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          9314                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        69215                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands     15945769                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     55232421                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     55232421                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     12897730                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         3048027                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         1585                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          803                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           183093                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      2238619                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       347823                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         3073                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        79299                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          12137157                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         1588                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         11350148                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         7317                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      2214962                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      4567396                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           10                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     23526453                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.482442                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.093031                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     18547125     78.84%     78.84% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      1550303      6.59%     85.42% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1686786      7.17%     92.59% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       975584      4.15%     96.74% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       493069      2.10%     98.84% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       123538      0.53%     99.36% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       143676      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7         3477      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         2895      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     23526453                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          18568     57.48%     57.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          7506     23.23%     80.71% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         6232     19.29%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      8876456     78.21%     78.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        86401      0.76%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          784      0.01%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      2042003     17.99%     96.96% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       344504      3.04%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      11350148                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.447563                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              32306                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002846                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     46266372                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     14353742                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     11060813                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      11382454                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         8784                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       457527                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           39                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         9495                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        351167                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         210599                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        10610                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     12138754                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts          539                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      2238619                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       347823                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          800                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          4141                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents          196                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           39                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       103099                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        59647                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       162746                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     11209450                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      2014523                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       140698                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    9                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             2358988                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         1706771                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            344465                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.442014                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              11063598                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             11060813                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          6703188                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         14444061                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.436153                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.464079                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      8830454                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      9906848                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      2232348                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         1578                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       152638                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     23175286                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.427475                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.300051                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     19506018     84.17%     84.17% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      1427864      6.16%     90.33% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       931581      4.02%     94.35% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       289911      1.25%     95.60% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       490856      2.12%     97.72% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        92693      0.40%     98.12% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        59073      0.25%     98.37% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        53558      0.23%     98.60% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       323732      1.40%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     23175286                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      8830454                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       9906848                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               2119420                       # Number of memory references committed
system.switch_cpus5.commit.loads              1781092                       # Number of loads committed
system.switch_cpus5.commit.membars                788                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1523385                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          8646893                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       120467                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       323732                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            34990724                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           24629810                       # The number of ROB writes
system.switch_cpus5.timesIdled                 457611                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                1833464                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            8830454                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              9906848                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      8830454                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.871870                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.871870                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.348205                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.348205                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        52162571                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       14375207                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       13037374                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          1576                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus6.numCycles                25359917                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         2305988                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1919608                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       210682                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       879990                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          841377                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          247728                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         9863                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     20051299                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              12642723                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            2305988                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      1089105                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2634730                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         588081                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        623371                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines          1246296                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       201467                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     23684864                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.656151                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     2.032258                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        21050134     88.88%     88.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          161620      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          203733      0.86%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          323161      1.36%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          136078      0.57%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          174569      0.74%     93.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          203030      0.86%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           93379      0.39%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1339160      5.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     23684864                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.090930                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.498532                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        19933225                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       752949                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2622229                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         1277                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        375182                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       351151                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          282                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      15455471                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1641                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        375182                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        19953752                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          64042                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       632188                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2602958                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        56735                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      15360575                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents           18                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          8102                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        39513                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands     21451205                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     71424237                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     71424237                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     17930087                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         3521097                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         3685                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         1907                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           199847                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      1440726                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       752186                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         8322                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       169643                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          14998674                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         3700                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         14380677                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        14775                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      1834564                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      3746095                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved          111                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     23684864                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.607167                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.327953                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     17592324     74.28%     74.28% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      2777354     11.73%     86.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1137047      4.80%     90.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       637457      2.69%     93.50% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       861935      3.64%     97.13% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       265851      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       261559      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       140187      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        11150      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     23684864                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          99211     78.94%     78.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         13606     10.83%     89.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        12859     10.23%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     12114570     84.24%     84.24% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       196529      1.37%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         1778      0.01%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      1318161      9.17%     94.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       749639      5.21%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      14380677                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.567063                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             125676                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.008739                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     52586666                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     16837026                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     14005451                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      14506353                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        10548                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       275245                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           92                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        11505                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked           10                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        375182                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          48866                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         6276                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     15002378                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts        11604                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      1440726                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       752186                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         1907                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          5483                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            5                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           92                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       124073                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       119389                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       243462                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     14130097                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      1296703                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       250577                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             2046231                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         1998748                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            749528                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.557182                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              14005539                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             14005451                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          8389991                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         22531576                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.552267                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.372366                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     10431563                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     12854149                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      2148278                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         3589                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       212271                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     23309682                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.551451                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.371824                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     17868572     76.66%     76.66% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      2757954     11.83%     88.49% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      1001258      4.30%     92.78% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       498715      2.14%     94.92% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       455795      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       191585      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       189846      0.81%     98.52% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        90303      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       255654      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     23309682                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     10431563                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      12854149                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               1906162                       # Number of memory references committed
system.switch_cpus6.commit.loads              1165481                       # Number of loads committed
system.switch_cpus6.commit.membars               1790                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1863224                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         11572862                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       265436                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       255654                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            38056377                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           30380065                       # The number of ROB writes
system.switch_cpus6.timesIdled                 306026                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                1675053                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           10431563                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             12854149                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     10431563                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.431075                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.431075                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.411341                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.411341                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        63573874                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       19570194                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       14291950                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          3586                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus7.numCycles                25359917                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         2100455                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1718845                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       207193                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       862945                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          825509                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          216381                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         9331                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     20225082                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              11747081                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            2100455                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      1041890                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2451669                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         567276                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        419160                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines          1239197                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       207234                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     23453312                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.615094                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.958385                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        21001643     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          114696      0.49%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          181867      0.78%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          245176      1.05%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          252512      1.08%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          213408      0.91%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          119722      0.51%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          177691      0.76%     95.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1146597      4.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     23453312                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.082826                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.463214                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        20020264                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       626000                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2447093                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         2817                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        357136                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       345321                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          265                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      14412816                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1554                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        357136                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        20075841                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         130750                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       369615                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2395086                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       124882                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      14406744                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents           26                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         16734                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        54574                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands     20101929                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     67020462                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     67020462                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     17394401                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         2707512                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         3562                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         1849                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           377933                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      1349794                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       729837                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         8599                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       270440                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          14387097                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         3575                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         13651859                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         2012                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      1610318                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      3866202                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved          123                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     23453312                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.582087                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.268078                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     17601691     75.05%     75.05% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      2466098     10.51%     85.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1232050      5.25%     90.82% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       878533      3.75%     94.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       697902      2.98%     97.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       287507      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       182374      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        94581      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        12576      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     23453312                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           2805     12.38%     12.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          8396     37.06%     49.45% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        11452     50.55%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     11481372     84.10%     84.10% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       203671      1.49%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         1710      0.01%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      1237817      9.07%     94.67% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       727289      5.33%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      13651859                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.538324                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              22653                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001659                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     50781695                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     16001050                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     13443671                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      13674512                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        26963                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       219465                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           63                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        10749                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        357136                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         102860                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        12165                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     14390700                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         5944                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      1349794                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       729837                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         1852                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         10290                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           63                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       119971                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       116591                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       236562                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     13460785                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1163910                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       191074                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   28                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             1891131                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         1912215                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            727221                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.530790                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              13443807                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             13443671                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          7718075                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         20800702                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.530115                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.371049                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     10140381                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     12478076                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      1912620                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         3452                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       209567                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     23096176                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.540266                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.378117                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     17914267     77.56%     77.56% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      2599417     11.25%     88.82% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       952698      4.12%     92.94% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       456062      1.97%     94.92% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       422393      1.83%     96.75% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       222839      0.96%     97.71% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       169116      0.73%     98.44% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        88458      0.38%     98.83% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       270926      1.17%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     23096176                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     10140381                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      12478076                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               1849417                       # Number of memory references committed
system.switch_cpus7.commit.loads              1130329                       # Number of loads committed
system.switch_cpus7.commit.membars               1722                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1799505                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         11242543                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       257005                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       270926                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            37215868                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           29138553                       # The number of ROB writes
system.switch_cpus7.timesIdled                 308464                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                1906605                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           10140381                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             12478076                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     10140381                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.500884                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.500884                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.399859                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.399859                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        60583495                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       18726080                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       13359986                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          3448                       # number of misc regfile writes
system.l2.replacements                          12750                       # number of replacements
system.l2.tagsinuse                      32764.882407                       # Cycle average of tags in use
system.l2.total_refs                          1433803                       # Total number of references to valid blocks.
system.l2.sampled_refs                          45517                       # Sample count of references to valid blocks.
system.l2.avg_refs                          31.500384                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           362.488374                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     28.397512                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    711.612367                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     29.344947                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1240.036505                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     27.364057                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    716.350091                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     20.896695                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    751.203792                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     26.695425                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data   1074.214950                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     21.419687                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data    750.616251                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     29.088453                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data    410.880035                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     32.202549                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data    483.489565                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           3034.432536                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3988.288906                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           3054.920288                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           3860.205805                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           3924.300391                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           3842.315119                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           1912.896722                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           2431.221386                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.011062                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000867                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.021717                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000896                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.037843                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000835                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.021861                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000638                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.022925                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000815                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.032782                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000654                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.022907                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000888                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.012539                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000983                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.014755                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.092604                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.121713                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.093229                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.117804                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.119760                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.117258                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.058377                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.074195                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999905                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         4216                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         5575                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         4203                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         4016                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data         5086                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data         4052                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data         2915                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data         3090                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   33164                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            11096                       # number of Writeback hits
system.l2.Writeback_hits::total                 11096                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           14                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data            9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data           16                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data           17                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    98                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         4230                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         5584                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         4218                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         4022                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data         5101                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data         4058                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data         2931                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data         3107                       # number of demand (read+write) hits
system.l2.demand_hits::total                    33262                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         4230                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         5584                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         4218                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         4022                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data         5101                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data         4058                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data         2931                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data         3107                       # number of overall hits
system.l2.overall_hits::total                   33262                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           33                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1449                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           37                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2502                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           33                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         1452                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           26                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1523                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data         2166                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           27                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data         1517                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           33                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data          854                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data         1021                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 12746                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   4                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           33                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1451                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2502                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           33                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         1454                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           26                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1523                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data         2166                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           27                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data         1517                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           33                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data          854                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data         1021                       # number of demand (read+write) misses
system.l2.demand_misses::total                  12750                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           33                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1451                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           37                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2502                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           33                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         1454                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           26                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1523                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data         2166                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           27                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data         1517                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           33                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data          854                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data         1021                       # number of overall misses
system.l2.overall_misses::total                 12750                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      4895487                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    218590168                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      5706921                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    378662974                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      4883522                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    220184880                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      3893793                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    229359920                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      5422068                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data    328926035                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      3854688                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data    229417812                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      4968868                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data    130218046                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      5739492                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data    153652943                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1928377617                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data       280540                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data       288465                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        569005                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      4895487                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    218870708                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      5706921                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    378662974                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      4883522                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    220473345                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      3893793                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    229359920                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      5422068                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data    328926035                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      3854688                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data    229417812                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      4968868                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data    130218046                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      5739492                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data    153652943                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1928946622                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      4895487                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    218870708                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      5706921                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    378662974                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      4883522                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    220473345                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      3893793                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    229359920                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      5422068                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data    328926035                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      3854688                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data    229417812                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      4968868                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data    130218046                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      5739492                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data    153652943                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1928946622                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           34                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5665                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         8077                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           34                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         5655                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           27                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5539                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data         7252                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           28                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data         5569                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           35                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data         3769                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data         4111                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               45910                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        11096                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             11096                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           16                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           17                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data           16                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data           17                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               102                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           34                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         5681                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         8086                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           34                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         5672                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           27                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         5545                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data         7267                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           28                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data         5575                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data         3785                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data         4128                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                46012                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           34                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         5681                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         8086                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           34                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         5672                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           27                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         5545                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data         7267                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           28                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data         5575                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data         3785                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data         4128                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               46012                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.970588                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.255781                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.973684                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.309768                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.970588                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.256764                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.962963                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.274959                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.298676                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.964286                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.272401                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.942857                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.226585                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.926829                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.248358                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.277630                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.125000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.117647                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.039216                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.970588                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.255413                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.973684                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.309424                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.970588                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.256347                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.962963                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.274662                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.298060                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.964286                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.272108                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.942857                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.225627                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.926829                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.247335                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.277102                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.970588                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.255413                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.973684                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.309424                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.970588                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.256347                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.962963                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.274662                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.298060                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.964286                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.272108                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.942857                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.225627                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.926829                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.247335                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.277102                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 148348.090909                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 150855.878537                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 154241.108108                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 151344.114309                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 147985.515152                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 151642.479339                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 149761.269231                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 150597.452397                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 154916.228571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 151858.741921                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 142766.222222                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 151231.253790                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 150571.757576                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 152480.147541                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 151039.263158                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 150492.598433                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 151292.767692                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data       140270                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 144232.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 142251.250000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 148348.090909                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 150841.287388                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 154241.108108                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 151344.114309                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 147985.515152                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 151632.286795                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 149761.269231                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 150597.452397                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 154916.228571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 151858.741921                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 142766.222222                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 151231.253790                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 150571.757576                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 152480.147541                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 151039.263158                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 150492.598433                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 151289.931137                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 148348.090909                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 150841.287388                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 154241.108108                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 151344.114309                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 147985.515152                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 151632.286795                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 149761.269231                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 150597.452397                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 154916.228571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 151858.741921                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 142766.222222                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 151231.253790                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 150571.757576                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 152480.147541                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 151039.263158                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 150492.598433                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 151289.931137                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 4331                       # number of writebacks
system.l2.writebacks::total                      4331                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           33                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1449                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2502                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           33                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         1452                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           26                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1523                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data         2166                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data         1517                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           33                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data          854                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data         1021                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            12746                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              4                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1451                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2502                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         1454                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1523                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data         2166                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data         1517                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data          854                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data         1021                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             12750                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1451                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2502                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         1454                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1523                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data         2166                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data         1517                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data          854                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data         1021                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            12750                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2977675                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    134192919                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3551288                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    232972611                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      2960875                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    135603936                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      2379523                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    140610018                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3379246                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data    202732624                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      2282703                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data    141017733                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3046904                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data     80475006                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3526666                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data     94165798                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1185875525                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data       163947                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data       171886                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       335833                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2977675                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    134356866                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3551288                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    232972611                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      2960875                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    135775822                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      2379523                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    140610018                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3379246                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data    202732624                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      2282703                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data    141017733                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3046904                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data     80475006                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3526666                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data     94165798                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1186211358                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2977675                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    134356866                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3551288                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    232972611                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      2960875                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    135775822                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      2379523                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    140610018                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3379246                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data    202732624                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      2282703                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data    141017733                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3046904                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data     80475006                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3526666                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data     94165798                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1186211358                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.970588                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.255781                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.309768                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.970588                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.256764                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.962963                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.274959                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.298676                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.272401                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.942857                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.226585                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.926829                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.248358                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.277630                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.125000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.117647                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.039216                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.970588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.255413                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.973684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.309424                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.970588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.256347                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.962963                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.274662                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.298060                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.964286                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.272108                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.942857                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.225627                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.926829                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.247335                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.277102                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.970588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.255413                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.973684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.309424                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.970588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.256347                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.962963                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.274662                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.298060                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.964286                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.272108                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.942857                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.225627                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.926829                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.247335                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.277102                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 90232.575758                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 92610.710145                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 95980.756757                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 93114.552758                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 89723.484848                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 93391.140496                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 91520.115385                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 92324.371635                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 96549.885714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 93597.702678                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 84544.555556                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 92958.294661                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 92330.424242                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 94233.028103                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst        92807                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 92228.989226                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 93039.033815                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 81973.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data        85943                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83958.250000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 90232.575758                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 92596.048243                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 95980.756757                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 93114.552758                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 89723.484848                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 93380.895461                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 91520.115385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 92324.371635                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 96549.885714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 93597.702678                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 84544.555556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 92958.294661                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 92330.424242                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 94233.028103                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst        92807                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 92228.989226                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93036.184941                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 90232.575758                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 92596.048243                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 95980.756757                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 93114.552758                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 89723.484848                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 93380.895461                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 91520.115385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 92324.371635                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 96549.885714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 93597.702678                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 84544.555556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 92958.294661                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 92330.424242                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 94233.028103                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst        92807                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 92228.989226                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93036.184941                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               511.592470                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001229327                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1940366.912791                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    29.592470                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          482                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.047424                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.772436                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.819860                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1221235                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1221235                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1221235                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1221235                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1221235                       # number of overall hits
system.cpu0.icache.overall_hits::total        1221235                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           42                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           42                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           42                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            42                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           42                       # number of overall misses
system.cpu0.icache.overall_misses::total           42                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      6506675                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      6506675                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      6506675                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      6506675                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      6506675                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      6506675                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1221277                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1221277                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1221277                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1221277                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1221277                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1221277                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 154920.833333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 154920.833333                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 154920.833333                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 154920.833333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 154920.833333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 154920.833333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            8                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            8                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            8                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           34                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           34                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           34                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      5335021                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      5335021                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      5335021                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      5335021                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      5335021                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      5335021                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 156912.382353                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 156912.382353                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 156912.382353                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 156912.382353                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 156912.382353                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 156912.382353                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5681                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               158374200                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5937                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              26675.795856                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   225.276096                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    30.723904                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.879985                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.120015                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       860049                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         860049                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       726504                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        726504                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1718                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1718                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1669                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1669                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1586553                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1586553                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1586553                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1586553                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        19450                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        19450                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          450                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          450                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        19900                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         19900                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        19900                       # number of overall misses
system.cpu0.dcache.overall_misses::total        19900                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2259807273                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2259807273                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     55281329                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     55281329                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2315088602                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2315088602                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2315088602                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2315088602                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       879499                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       879499                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       726954                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       726954                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1718                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1718                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1669                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1669                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1606453                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1606453                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1606453                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1606453                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.022115                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.022115                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000619                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000619                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.012388                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.012388                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.012388                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.012388                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 116185.463907                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 116185.463907                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 122847.397778                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 122847.397778                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 116336.110653                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 116336.110653                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 116336.110653                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 116336.110653                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2260                       # number of writebacks
system.cpu0.dcache.writebacks::total             2260                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        13785                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        13785                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          434                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          434                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        14219                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        14219                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        14219                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        14219                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5665                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5665                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           16                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           16                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5681                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5681                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5681                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5681                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    512764687                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    512764687                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1233901                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1233901                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    513998588                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    513998588                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    513998588                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    513998588                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006441                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006441                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003536                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003536                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003536                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003536                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 90514.507855                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 90514.507855                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 77118.812500                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 77118.812500                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 90476.780144                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 90476.780144                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 90476.780144                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 90476.780144                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     2                       # number of replacements
system.cpu1.icache.tagsinuse               571.525808                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1030790622                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   581                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1774166.302926                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    30.163672                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   541.362136                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.048339                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.867568                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.915907                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1207841                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1207841                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1207841                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1207841                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1207841                       # number of overall hits
system.cpu1.icache.overall_hits::total        1207841                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           51                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           51                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           51                       # number of overall misses
system.cpu1.icache.overall_misses::total           51                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      7921110                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7921110                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      7921110                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7921110                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      7921110                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7921110                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1207892                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1207892                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1207892                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1207892                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1207892                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1207892                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000042                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000042                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 155315.882353                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 155315.882353                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 155315.882353                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 155315.882353                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 155315.882353                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 155315.882353                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           13                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           13                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           38                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           38                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           38                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      6160050                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      6160050                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      6160050                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      6160050                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      6160050                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      6160050                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 162106.578947                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 162106.578947                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 162106.578947                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 162106.578947                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 162106.578947                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 162106.578947                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  8086                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               406435806                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  8342                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              48721.626229                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   111.090370                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data   144.909630                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.433947                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.566053                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      3160038                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        3160038                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      1729830                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1729830                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          848                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          848                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          846                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          846                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      4889868                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         4889868                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      4889868                       # number of overall hits
system.cpu1.dcache.overall_hits::total        4889868                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        28308                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        28308                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           29                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           29                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        28337                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         28337                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        28337                       # number of overall misses
system.cpu1.dcache.overall_misses::total        28337                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   3049761304                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   3049761304                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      2308075                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      2308075                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   3052069379                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   3052069379                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   3052069379                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   3052069379                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      3188346                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      3188346                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      1729859                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1729859                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          848                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          848                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          846                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          846                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      4918205                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      4918205                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      4918205                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      4918205                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.008879                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008879                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000017                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000017                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005762                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005762                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005762                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005762                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 107734.961990                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 107734.961990                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 79588.793103                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 79588.793103                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 107706.157286                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 107706.157286                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 107706.157286                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 107706.157286                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2132                       # number of writebacks
system.cpu1.dcache.writebacks::total             2132                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        20231                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        20231                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           20                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        20251                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        20251                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        20251                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        20251                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         8077                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         8077                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            9                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         8086                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         8086                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         8086                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         8086                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    788838586                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    788838586                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       583852                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       583852                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    789422438                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    789422438                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    789422438                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    789422438                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002533                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002533                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001644                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001644                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001644                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001644                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 97664.799554                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 97664.799554                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 64872.444444                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 64872.444444                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 97628.300519                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 97628.300519                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 97628.300519                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 97628.300519                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               510.624796                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1001229555                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1940367.354651                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    28.624796                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          482                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.045873                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.772436                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.818309                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1221463                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1221463                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1221463                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1221463                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1221463                       # number of overall hits
system.cpu2.icache.overall_hits::total        1221463                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           41                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           41                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           41                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            41                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           41                       # number of overall misses
system.cpu2.icache.overall_misses::total           41                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      6419818                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      6419818                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      6419818                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      6419818                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      6419818                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      6419818                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1221504                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1221504                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1221504                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1221504                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1221504                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1221504                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000034                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000034                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 156580.926829                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 156580.926829                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 156580.926829                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 156580.926829                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 156580.926829                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 156580.926829                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            7                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            7                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            7                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           34                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           34                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           34                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      5303751                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      5303751                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      5303751                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      5303751                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      5303751                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      5303751                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 155992.676471                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 155992.676471                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 155992.676471                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 155992.676471                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 155992.676471                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 155992.676471                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  5672                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               158372140                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  5928                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              26715.948043                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   225.269777                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    30.730223                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.879960                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.120040                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       858605                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         858605                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       725903                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        725903                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1706                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1706                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1666                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1666                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1584508                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1584508                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1584508                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1584508                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        19451                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        19451                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          450                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          450                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        19901                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         19901                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        19901                       # number of overall misses
system.cpu2.dcache.overall_misses::total        19901                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   2263553700                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2263553700                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     51983862                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     51983862                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   2315537562                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2315537562                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   2315537562                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2315537562                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       878056                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       878056                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       726353                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       726353                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1706                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1706                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1666                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1666                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1604409                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1604409                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1604409                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1604409                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.022152                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.022152                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000620                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000620                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.012404                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.012404                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.012404                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.012404                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 116372.099121                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 116372.099121                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 115519.693333                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 115519.693333                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 116352.824582                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 116352.824582                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 116352.824582                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 116352.824582                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       102563                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets       102563                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         2222                       # number of writebacks
system.cpu2.dcache.writebacks::total             2222                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        13796                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        13796                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          433                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          433                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        14229                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        14229                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        14229                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        14229                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         5655                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         5655                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           17                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         5672                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         5672                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         5672                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         5672                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    513219170                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    513219170                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1271805                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1271805                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    514490975                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    514490975                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    514490975                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    514490975                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006440                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006440                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003535                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003535                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003535                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003535                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 90754.937224                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 90754.937224                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 74812.058824                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 74812.058824                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 90707.153561                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 90707.153561                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 90707.153561                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 90707.153561                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     1                       # number of replacements
system.cpu3.icache.tagsinuse               548.167336                       # Cycle average of tags in use
system.cpu3.icache.total_refs               919934740                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   554                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1660532.021661                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    21.835737                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst   526.331599                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.034993                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.843480                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.878473                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1237557                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1237557                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1237557                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1237557                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1237557                       # number of overall hits
system.cpu3.icache.overall_hits::total        1237557                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           36                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           36                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           36                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            36                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           36                       # number of overall misses
system.cpu3.icache.overall_misses::total           36                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      5097759                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      5097759                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      5097759                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      5097759                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      5097759                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      5097759                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1237593                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1237593                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1237593                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1237593                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1237593                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1237593                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000029                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000029                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000029                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000029                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000029                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000029                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 141604.416667                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 141604.416667                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 141604.416667                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 141604.416667                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 141604.416667                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 141604.416667                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            9                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            9                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           27                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           27                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           27                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           27                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           27                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      4209748                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      4209748                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      4209748                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      4209748                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      4209748                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      4209748                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000022                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000022                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000022                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000022                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 155916.592593                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 155916.592593                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 155916.592593                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 155916.592593                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 155916.592593                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 155916.592593                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5545                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               205253091                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5801                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              35382.363558                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   191.957909                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    64.042091                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.749836                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.250164                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1845255                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1845255                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       336699                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        336699                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          794                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          794                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          789                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          789                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      2181954                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         2181954                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      2181954                       # number of overall hits
system.cpu3.dcache.overall_hits::total        2181954                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        18862                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        18862                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           30                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        18892                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         18892                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        18892                       # number of overall misses
system.cpu3.dcache.overall_misses::total        18892                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1903526486                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1903526486                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      2518741                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      2518741                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   1906045227                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1906045227                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   1906045227                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1906045227                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1864117                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1864117                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       336729                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       336729                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          794                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          794                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          789                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          789                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      2200846                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      2200846                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      2200846                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      2200846                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.010118                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.010118                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000089                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000089                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008584                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008584                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008584                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008584                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 100918.592196                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 100918.592196                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 83958.033333                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 83958.033333                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 100891.659274                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 100891.659274                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 100891.659274                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 100891.659274                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          711                       # number of writebacks
system.cpu3.dcache.writebacks::total              711                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        13323                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        13323                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           24                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        13347                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        13347                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        13347                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        13347                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5539                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5539                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            6                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5545                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5545                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5545                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5545                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    510670747                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    510670747                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       393690                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       393690                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    511064437                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    511064437                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    511064437                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    511064437                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.002971                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002971                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002519                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002519                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002519                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002519                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 92195.476981                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 92195.476981                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        65615                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        65615                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 92166.715419                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 92166.715419                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 92166.715419                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 92166.715419                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               517.621044                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1005693475                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   526                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1911964.781369                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    27.621044                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          490                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.044264                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.785256                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.829521                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1235430                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1235430                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1235430                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1235430                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1235430                       # number of overall hits
system.cpu4.icache.overall_hits::total        1235430                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           45                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           45                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           45                       # number of overall misses
system.cpu4.icache.overall_misses::total           45                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      7181707                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      7181707                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      7181707                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      7181707                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      7181707                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      7181707                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1235475                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1235475                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1235475                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1235475                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1235475                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1235475                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000036                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000036                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 159593.488889                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 159593.488889                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 159593.488889                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 159593.488889                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 159593.488889                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 159593.488889                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            9                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            9                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            9                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           36                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           36                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           36                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      5913359                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      5913359                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      5913359                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      5913359                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      5913359                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      5913359                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 164259.972222                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 164259.972222                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 164259.972222                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 164259.972222                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 164259.972222                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 164259.972222                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  7267                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               167226951                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  7523                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              22228.758607                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   227.530425                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    28.469575                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.888791                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.111209                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       855711                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         855711                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       707622                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        707622                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         1902                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1902                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         1651                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1651                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      1563333                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         1563333                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      1563333                       # number of overall hits
system.cpu4.dcache.overall_hits::total        1563333                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        18472                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        18472                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           91                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           91                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        18563                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         18563                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        18563                       # number of overall misses
system.cpu4.dcache.overall_misses::total        18563                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   2019732839                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   2019732839                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      7268726                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      7268726                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   2027001565                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   2027001565                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   2027001565                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   2027001565                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       874183                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       874183                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       707713                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       707713                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         1902                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1902                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         1651                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1651                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      1581896                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      1581896                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      1581896                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      1581896                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.021131                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.021131                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000129                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000129                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.011735                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.011735                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.011735                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.011735                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 109340.235979                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 109340.235979                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 79876.109890                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 79876.109890                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 109195.796208                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 109195.796208                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 109195.796208                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 109195.796208                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         1324                       # number of writebacks
system.cpu4.dcache.writebacks::total             1324                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        11220                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        11220                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           76                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           76                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        11296                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        11296                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        11296                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        11296                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         7252                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         7252                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           15                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         7267                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         7267                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         7267                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         7267                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    687656866                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    687656866                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       961500                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       961500                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    688618366                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    688618366                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    688618366                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    688618366                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.008296                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.008296                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.004594                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.004594                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.004594                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.004594                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 94823.064810                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 94823.064810                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data        64100                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 94759.648548                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 94759.648548                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 94759.648548                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 94759.648548                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     1                       # number of replacements
system.cpu5.icache.tagsinuse               548.419584                       # Cycle average of tags in use
system.cpu5.icache.total_refs               919934282                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   555                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1657539.246847                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    22.088842                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   526.330741                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.035399                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.843479                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.878878                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1237099                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1237099                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1237099                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1237099                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1237099                       # number of overall hits
system.cpu5.icache.overall_hits::total        1237099                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           35                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           35                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           35                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            35                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           35                       # number of overall misses
system.cpu5.icache.overall_misses::total           35                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      5133245                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      5133245                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      5133245                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      5133245                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      5133245                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      5133245                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1237134                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1237134                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1237134                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1237134                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1237134                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1237134                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000028                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000028                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000028                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000028                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000028                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000028                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 146664.142857                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 146664.142857                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 146664.142857                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 146664.142857                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 146664.142857                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 146664.142857                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            7                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            7                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            7                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           28                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           28                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           28                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      4214422                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      4214422                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      4214422                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      4214422                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      4214422                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      4214422                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000023                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000023                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000023                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000023                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 150515.071429                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 150515.071429                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 150515.071429                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 150515.071429                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 150515.071429                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 150515.071429                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  5575                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               205254397                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  5831                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              35200.548276                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   192.484115                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    63.515885                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.751891                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.248109                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      1846559                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        1846559                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       336706                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        336706                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          790                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          790                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          788                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          788                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      2183265                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         2183265                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      2183265                       # number of overall hits
system.cpu5.dcache.overall_hits::total        2183265                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        18860                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        18860                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           29                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           29                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        18889                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         18889                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        18889                       # number of overall misses
system.cpu5.dcache.overall_misses::total        18889                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   1908915531                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   1908915531                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      2387186                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      2387186                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   1911302717                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   1911302717                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   1911302717                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   1911302717                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      1865419                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      1865419                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       336735                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       336735                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          790                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          790                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          788                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          788                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      2202154                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      2202154                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      2202154                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      2202154                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.010110                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.010110                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000086                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000086                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008578                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008578                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008578                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008578                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 101215.033457                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 101215.033457                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 82316.758621                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 82316.758621                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 101186.019218                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 101186.019218                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 101186.019218                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 101186.019218                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          734                       # number of writebacks
system.cpu5.dcache.writebacks::total              734                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        13291                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        13291                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           23                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           23                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        13314                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        13314                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        13314                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        13314                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         5569                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         5569                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data            6                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         5575                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         5575                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         5575                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         5575                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    512174089                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    512174089                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       389842                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       389842                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    512563931                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    512563931                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    512563931                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    512563931                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.002985                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.002985                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002532                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002532                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002532                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002532                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 91968.771593                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 91968.771593                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 64973.666667                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 64973.666667                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 91939.718565                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 91939.718565                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 91939.718565                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 91939.718565                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               486.016242                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1003035209                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   490                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              2047010.630612                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    31.016242                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          455                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.049706                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.729167                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.778872                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1246251                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1246251                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1246251                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1246251                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1246251                       # number of overall hits
system.cpu6.icache.overall_hits::total        1246251                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           45                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           45                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           45                       # number of overall misses
system.cpu6.icache.overall_misses::total           45                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      6960518                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      6960518                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      6960518                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      6960518                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      6960518                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      6960518                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1246296                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1246296                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1246296                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1246296                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1246296                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1246296                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000036                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000036                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 154678.177778                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 154678.177778                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 154678.177778                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 154678.177778                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 154678.177778                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 154678.177778                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           10                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           10                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           10                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           35                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           35                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           35                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      5460711                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      5460711                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      5460711                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      5460711                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      5460711                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      5460711                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 156020.314286                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 156020.314286                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 156020.314286                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 156020.314286                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 156020.314286                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 156020.314286                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  3785                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               148770827                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  4041                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              36815.349418                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   219.848841                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    36.151159                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.858785                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.141215                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       993222                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         993222                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       736981                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        736981                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         1873                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1873                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1793                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1793                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      1730203                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         1730203                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      1730203                       # number of overall hits
system.cpu6.dcache.overall_hits::total        1730203                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         9637                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         9637                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           75                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           75                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         9712                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          9712                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         9712                       # number of overall misses
system.cpu6.dcache.overall_misses::total         9712                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    939817701                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    939817701                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      6896438                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      6896438                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    946714139                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    946714139                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    946714139                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    946714139                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      1002859                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      1002859                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       737056                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       737056                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         1873                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1873                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1793                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1793                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      1739915                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      1739915                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      1739915                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      1739915                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009610                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009610                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000102                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000102                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005582                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005582                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005582                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005582                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 97521.811871                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 97521.811871                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 91952.506667                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 91952.506667                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 97478.803439                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 97478.803439                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 97478.803439                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 97478.803439                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets        49410                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets        49410                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          843                       # number of writebacks
system.cpu6.dcache.writebacks::total              843                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         5868                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         5868                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           59                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           59                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         5927                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         5927                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         5927                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         5927                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         3769                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         3769                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           16                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           16                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         3785                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         3785                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         3785                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         3785                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    330583322                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    330583322                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      1141269                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      1141269                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    331724591                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    331724591                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    331724591                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    331724591                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003758                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003758                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002175                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002175                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002175                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002175                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 87711.149376                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 87711.149376                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 71329.312500                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 71329.312500                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 87641.899868                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 87641.899868                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 87641.899868                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 87641.899868                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               509.928460                       # Cycle average of tags in use
system.cpu7.icache.total_refs               999934982                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1937858.492248                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    34.928460                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.055975                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.817193                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1239147                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1239147                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1239147                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1239147                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1239147                       # number of overall hits
system.cpu7.icache.overall_hits::total        1239147                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           50                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           50                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           50                       # number of overall misses
system.cpu7.icache.overall_misses::total           50                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      7691002                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      7691002                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      7691002                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      7691002                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      7691002                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      7691002                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1239197                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1239197                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1239197                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1239197                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1239197                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1239197                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000040                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000040                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 153820.040000                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 153820.040000                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 153820.040000                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 153820.040000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 153820.040000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 153820.040000                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            9                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            9                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            9                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           41                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           41                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           41                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      6370606                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      6370606                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      6370606                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      6370606                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      6370606                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      6370606                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 155380.634146                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 155380.634146                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 155380.634146                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 155380.634146                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 155380.634146                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 155380.634146                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  4128                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               152467169                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  4384                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              34778.095119                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   223.243366                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    32.756634                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.872044                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.127956                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       852310                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         852310                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       715686                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        715686                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         1823                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         1823                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         1724                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1724                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      1567996                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1567996                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      1567996                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1567996                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        13132                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        13132                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           94                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           94                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        13226                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         13226                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        13226                       # number of overall misses
system.cpu7.dcache.overall_misses::total        13226                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   1443761101                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   1443761101                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      7832246                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      7832246                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   1451593347                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   1451593347                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   1451593347                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   1451593347                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       865442                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       865442                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       715780                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       715780                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         1823                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         1823                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         1724                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1724                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      1581222                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1581222                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      1581222                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1581222                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.015174                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.015174                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000131                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000131                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008364                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008364                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008364                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008364                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 109942.209945                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 109942.209945                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 83321.765957                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 83321.765957                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 109753.012778                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 109753.012778                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 109753.012778                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 109753.012778                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          870                       # number of writebacks
system.cpu7.dcache.writebacks::total              870                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         9021                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         9021                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           77                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           77                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         9098                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         9098                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         9098                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         9098                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         4111                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         4111                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           17                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         4128                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         4128                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         4128                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         4128                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    366917870                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    366917870                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      1121084                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      1121084                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    368038954                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    368038954                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    368038954                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    368038954                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.004750                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.004750                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002611                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002611                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002611                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002611                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 89252.704938                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 89252.704938                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 65946.117647                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 65946.117647                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 89156.723353                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 89156.723353                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 89156.723353                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 89156.723353                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
