INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/truem/lab2/lab2.srcs/sources_1/new/addsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/truem/lab2/lab2.srcs/sources_1/new/cubic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cubic
INFO: [VRFC 10-2458] undeclared symbol b_out, assumed default net type wire [C:/Users/truem/lab2/lab2.srcs/sources_1/new/cubic.v:95]
INFO: [VRFC 10-2458] undeclared symbol x_out, assumed default net type wire [C:/Users/truem/lab2/lab2.srcs/sources_1/new/cubic.v:96]
INFO: [VRFC 10-2458] undeclared symbol m_out, assumed default net type wire [C:/Users/truem/lab2/lab2.srcs/sources_1/new/cubic.v:97]
INFO: [VRFC 10-2458] undeclared symbol mult_out, assumed default net type wire [C:/Users/truem/lab2/lab2.srcs/sources_1/new/cubic.v:98]
INFO: [VRFC 10-2458] undeclared symbol mult_rst_out, assumed default net type wire [C:/Users/truem/lab2/lab2.srcs/sources_1/new/cubic.v:99]
INFO: [VRFC 10-2458] undeclared symbol mult_start_out, assumed default net type wire [C:/Users/truem/lab2/lab2.srcs/sources_1/new/cubic.v:100]
INFO: [VRFC 10-2458] undeclared symbol mult_busy_out, assumed default net type wire [C:/Users/truem/lab2/lab2.srcs/sources_1/new/cubic.v:101]
INFO: [VRFC 10-2458] undeclared symbol mult_done_out, assumed default net type wire [C:/Users/truem/lab2/lab2.srcs/sources_1/new/cubic.v:102]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/truem/lab2/lab2.srcs/sources_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/truem/lab2/lab2.srcs/sim_2/new/cbrt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cbrt_tb
