{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1708828171718 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1708828171718 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 24 21:29:31 2024 " "Processing started: Sat Feb 24 21:29:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1708828171718 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1708828171718 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FlipflopD -c FlipflopD " "Command: quartus_map --read_settings_files=on --write_settings_files=off FlipflopD -c FlipflopD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1708828171719 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1708828172282 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "FlipflopD.sv " "Can't analyze file -- file FlipflopD.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1708828172355 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "register_unit.sv(14) " "Verilog HDL information at register_unit.sv(14): always construct contains both blocking and non-blocking assignments" {  } { { "register_unit.sv" "" { Text "C:/Users/Sebastian/Documents/Trabajos/FlipflopD/register_unit.sv" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1708828172414 ""}
{ "Warning" "WSGN_SEARCH_FILE" "register_unit.sv 1 1 " "Using design file register_unit.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Register_unit " "Found entity 1: Register_unit" {  } { { "register_unit.sv" "" { Text "C:/Users/Sebastian/Documents/Trabajos/FlipflopD/register_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708828172415 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1708828172415 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Ru register_unit.sv(1) " "Verilog HDL error at register_unit.sv(1): object \"Ru\" is not declared" {  } { { "register_unit.sv" "" { Text "C:/Users/Sebastian/Documents/Trabajos/FlipflopD/register_unit.sv" 1 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1708828172415 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "RuRs1 register_unit.sv(11) " "Verilog HDL Module Declaration error at register_unit.sv(11): top module port \"RuRs1\" is not found in the port list" {  } { { "register_unit.sv" "" { Text "C:/Users/Sebastian/Documents/Trabajos/FlipflopD/register_unit.sv" 11 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Quartus II" 0 -1 1708828172415 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "RuRs2 register_unit.sv(12) " "Verilog HDL Module Declaration error at register_unit.sv(12): top module port \"RuRs2\" is not found in the port list" {  } { { "register_unit.sv" "" { Text "C:/Users/Sebastian/Documents/Trabajos/FlipflopD/register_unit.sv" 12 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Quartus II" 0 -1 1708828172415 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Sebastian/Documents/Trabajos/FlipflopD/output_files/FlipflopD.map.smsg " "Generated suppressed messages file C:/Users/Sebastian/Documents/Trabajos/FlipflopD/output_files/FlipflopD.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1708828172456 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4641 " "Peak virtual memory: 4641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1708828172512 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Feb 24 21:29:32 2024 " "Processing ended: Sat Feb 24 21:29:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1708828172512 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1708828172512 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1708828172512 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1708828172512 ""}
