Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Mon Jan 10 20:38:18 2022
| Host         : niklasPC running 64-bit Manjaro Linux
| Command      : report_control_sets -verbose -file board_top_control_sets_placed.rpt
| Design       : board_top
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    30 |
|    Minimum number of control sets                        |    30 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    78 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    30 |
| >= 0 to < 4        |     7 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     5 |
| >= 8 to < 10       |    11 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              64 |           31 |
| No           | No                    | Yes                    |              81 |           29 |
| No           | Yes                   | No                     |               7 |            2 |
| Yes          | No                    | No                     |              16 |            4 |
| Yes          | No                    | Yes                    |             107 |           59 |
| Yes          | Yes                   | No                     |               7 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------+-------------------------------------------+--------------------------------------------------------------------------------------+------------------+----------------+--------------+
|           Clock Signal           |               Enable Signal               |                                   Set/Reset Signal                                   | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------+-------------------------------------------+--------------------------------------------------------------------------------------+------------------+----------------+--------------+
| ~inst_clk5Mhz/inst/clk5          |                                           | inst_generated/inst_7seg/i_btnReset                                                  |                1 |              1 |         1.00 |
|  i_clk100_IBUF_BUFG              | uart/inst_tx/o_serialOut_i_1_n_0          | inst_generated/inst_7seg/i_btnReset                                                  |                1 |              1 |         1.00 |
|  r_clkRamDiv_BUFG[1]             |                                           | uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2 |                1 |              1 |         1.00 |
|  r_clkRamDiv_BUFG[1]             |                                           | uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2 |                1 |              1 |         1.00 |
|  inst_clk5Mhz/inst/clkEEPROM     |                                           |                                                                                      |                1 |              2 |         2.00 |
|  inst_clk5Mhz/inst/clkRam        |                                           |                                                                                      |                1 |              2 |         2.00 |
|  inst_clk5Mhz/inst/clk5          |                                           |                                                                                      |                1 |              2 |         2.00 |
|  r_clkEEPROMDiv_BUFG[1]          |                                           |                                                                                      |                4 |              6 |         1.50 |
|  r_clkRamDiv_BUFG[1]             |                                           | inst_generated/inst_7seg/i_btnReset                                                  |                4 |              6 |         1.50 |
|  r_oszClkDiv_BUFG[1]             |                                           | inst_generated/inst_7seg/cathodesAH[0]_inv_i_1_n_0                                   |                2 |              7 |         3.50 |
|  r_oszClkDiv_BUFG[1]             | inst_generated/inst_U35/port9_reg_0       | inst_generated/inst_7seg/i_btnReset                                                  |                5 |              7 |         1.40 |
|  r_clkRamDiv_BUFG[1]             | inst_generated/inst_U70/port22_reg_1      | inst_generated/inst_U70/port22_reg_0                                                 |                3 |              7 |         2.33 |
|  r_oszClkDiv_BUFG[1]             | inst_generated/inst_U41/port15_i_1__3_n_0 | inst_generated/inst_7seg/i_btnReset                                                  |                4 |              8 |         2.00 |
|  r_clkRamDiv_BUFG[1]             | inst_generated/inst_U63/E[0]              |                                                                                      |                3 |              8 |         2.67 |
|  r_oszClkDiv_BUFG[1]             | inst_generated/inst_U54/E[0]              | inst_generated/inst_7seg/i_btnReset                                                  |                7 |              8 |         1.14 |
|  r_oszClkDiv_BUFG[1]             | inst_generated/inst_U35/port9_reg_1[0]    | inst_generated/inst_7seg/i_btnReset                                                  |                3 |              8 |         2.67 |
|  r_oszClkDiv_BUFG[1]             | inst_generated/inst_U68/port15_i_1__5_n_0 | inst_generated/inst_7seg/i_btnReset                                                  |                3 |              8 |         2.67 |
|  r_oszClkDiv_BUFG[1]             | inst_generated/inst_U40/port15_i_1__2_n_0 | inst_generated/inst_7seg/i_btnReset                                                  |                4 |              8 |         2.00 |
|  r_oszClkDiv_BUFG[1]             | inst_generated/inst_U35/E[0]              | inst_generated/inst_7seg/i_btnReset                                                  |                4 |              8 |         2.00 |
|  r_oszClkDiv_BUFG[1]             | inst_generated/inst_U63/port22_i_1__0_n_0 | inst_generated/inst_7seg/i_btnReset                                                  |                4 |              8 |         2.00 |
|  inst_generated/inst_U70/IO_0_WR |                                           | inst_generated/inst_7seg/i_btnReset                                                  |                1 |              8 |         8.00 |
|  i_clk100_IBUF_BUFG              | uart/inst_tx/r_data_0                     |                                                                                      |                1 |              8 |         8.00 |
| ~inst_clk5Mhz/inst/clk5          | r_breakpoint[7]_i_1_n_0                   | inst_generated/inst_7seg/i_btnReset                                                  |                3 |              8 |         2.67 |
|  r_oszClkDiv_BUFG[1]             | inst_generated/inst_U9/bbstub_douta[0]    | inst_generated/inst_7seg/i_btnReset                                                  |                5 |             11 |         2.20 |
|  i_clk100_IBUF_BUFG              |                                           |                                                                                      |                5 |             14 |         2.80 |
|  r_oszClkDiv_BUFG[1]             |                                           |                                                                                      |                8 |             17 |         2.12 |
|  r_clkRamDiv_BUFG[1]             |                                           |                                                                                      |               11 |             23 |         2.09 |
|  r_oszClkDiv_BUFG[1]             | inst_generated/inst_U71/bbstub_douta[10]  | inst_generated/inst_7seg/i_btnReset                                                  |               16 |             24 |         1.50 |
|  r_oszClkDiv_BUFG[1]             |                                           | inst_generated/inst_7seg/i_btnReset                                                  |                8 |             27 |         3.38 |
|  i_clk100_IBUF_BUFG              |                                           | inst_generated/inst_7seg/i_btnReset                                                  |               13 |             37 |         2.85 |
+----------------------------------+-------------------------------------------+--------------------------------------------------------------------------------------+------------------+----------------+--------------+


