GPMC (Verilog)

Features:


Introduction:
The GPMC component provides an easy to implement solution to exchange data with ARM processor. In this way, 
one can easily map the logic in processorâ€™s memory. This is possible thanks to the GPMC pins located outside 
of BeagleBoard boards. The project has been designed for use with BeagleWire. The bus width amounts to 16 lines, 
while the clock frequency is 25MHz, allowing an efficient exchange of data. The GPMC controller can be configured 
from DTS file containing information on timing settings, method of sending data as well as settings of mapped 
memory location. The manual describes how to use shared memory on FPGA. The module has been written in verilog 
with the use of IceStorm Toolchains. 


  +-----------+     +-------------------------------------------------------------------------+
  |  ARM      |     |    FPGA iCE40                                                           |
  |          <------->        
  | memory   GPMC Data      
  |          <--------   
  |           |     |   
  |           |     |   
  +-----------+     | 
                    |     
                    |   
                    |  
                    |
                    |
                    | 
                    | 
                    |
                    |
                    |
                    |
                    |
                    |                                                                         
                    +-------------------------------------------------------------------------+

Background:

About GPMC:
Registers of GPIO controllers are mapped in ARM memory using GPMC bus. More information regarding 
logic mapping can be found at gpmc-ice40-manual.txt.


GPMC Component Port Descriptions:

   Port        | Width | Mode | Interface    | Description                                 |
---------------+-------+------+--------------+---------------------------------------------+
  clk          |   1   |  IN  | User logic   | System clock                                |
---------------+-------+------+--------------+---------------------------------------------+
  rst          |   1   |  IN  | User logic   | Asynchronous active low reset               |
---------------+-------+------+--------------+---------------------------------------------+
  sck          |   1   |  BUF | Slave device | SPI clock                                   |
---------------+-------+------+--------------+---------------------------------------------+
  miso         |   1   |  IN  | Slave device | Master in, slave out data line              |
---------------+-------+------+--------------+---------------------------------------------+
  mosi         |   1   |  OUT | Slave device | Master out, slave in data line              |
---------------+-------+------+--------------+---------------------------------------------+
  cpol         |   1   |  IN  | User logic   | SPI clock polarity setting                  |
---------------+-------+------+--------------+---------------------------------------------+
  cpha         |   1   |  IN  | User logic   | SPI clock phase setting                     |
---------------+-------+------+--------------+---------------------------------------------+
  bits_per_word|   5   |  IN  | User logic   | Numer of bits per word                      |
---------------+-------+------+--------------+---------------------------------------------+
  div          |   6   |  IN  | User logic   | Clock divider                               |
---------------+-------+------+--------------+---------------------------------------------+
  data_in      |   32  |  IN  | User logic   | Data to transmit                            |
---------------+-------+------+--------------+---------------------------------------------+
  data_out     |   32  |  OUT | User logic   | Data received from target slave             |
---------------+-------+------+--------------+---------------------------------------------+
  busy         |   1   |  OUT | User logic   | Busy signal                                 |
---------------+-------+------+--------------+---------------------------------------------+
  start        |   1   |  IN  | User logic   | Start sequence signal,                      |
               |       |      |              |set to 1 and then to 0 to enable transaction |
---------------+-------+------+--------------+---------------------------------------------+
  new_data     |   1   |  OUT | User logic   | Data ready signal                           |
---------------+-------+------+--------------+---------------------------------------------+

Component owners:
Patryk Mezydlo <mezydlo.p@gmail.com>
