

================================================================
== Vivado HLS Report for 'pack_sig'
================================================================
* Date:           Wed Mar 27 17:22:43 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Dilithium.prj
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.429|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  3592|  3592|       898|          -|          -|     4|    no    |
        | + Loop 1.1  |   896|   896|         7|          -|          -|   128|    no    |
        |- Loop 2     |  2570|  2570|       514|          -|          -|     5|    no    |
        | + Loop 2.1  |   512|   512|         2|          -|          -|   256|    no    |
        |- Loop 3     |     ?|     ?|         1|          -|          -|     ?|    no    |
        |- Loop 4     |   832|   832|        26|          -|          -|    32|    no    |
        | + Loop 4.1  |    24|    24|         3|          -|          -|     8|    no    |
        |- Loop 5     |     8|     8|         1|          -|          -|     8|    no    |
        +-------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
	10  / (tmp)
3 --> 
	4  / (!tmp_i)
	2  / (tmp_i)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	3  / true
10 --> 
	11  / (!tmp_32)
	13  / (tmp_32)
11 --> 
	12  / (!tmp_35)
	10  / (tmp_35)
12 --> 
	11  / true
13 --> 
	13  / (tmp_34)
	14  / (!tmp_34)
14 --> 
	15  / (!tmp_40)
	18  / (tmp_40)
15 --> 
	16  / (!tmp_44)
	14  / (tmp_44)
16 --> 
	17  / true
17 --> 
	15  / true
18 --> 
	18  / (!tmp_43)

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 19 [1/1] (1.35ns)   --->   "br label %polyz_pack.exit" [packing.c:164]   --->   Operation 19 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i = phi i3 [ 0, %0 ], [ %i_31, %polyz_pack.exit.loopexit ]"   --->   Operation 20 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.00ns)   --->   "%tmp = icmp eq i3 %i, -4" [packing.c:164]   --->   Operation 21 'icmp' 'tmp' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 22 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.34ns)   --->   "%i_31 = add i3 %i, 1" [packing.c:164]   --->   Operation 23 'add' 'i_31' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %tmp, label %.preheader9.preheader, label %1" [packing.c:164]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_79 = trunc i3 %i to i2" [packing.c:164]   --->   Operation 25 'trunc' 'tmp_79' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_s = call i11 @_ssdm_op_BitConcatenate.i11.i2.i2.i7(i2 %tmp_79, i2 %tmp_79, i7 0)" [packing.c:165]   --->   Operation 26 'bitconcatenate' 'tmp_s' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_87_cast = zext i11 %tmp_s to i12" [packing.c:165]   --->   Operation 27 'zext' 'tmp_87_cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.35ns)   --->   "br label %2" [poly.c:588->packing.c:165]   --->   Operation 28 'br' <Predicate = (!tmp)> <Delay = 1.35>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%k = alloca i32"   --->   Operation 29 'alloca' 'k' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.35ns)   --->   "store i32 0, i32* %k"   --->   Operation 30 'store' <Predicate = (tmp)> <Delay = 1.35>
ST_2 : Operation 31 [1/1] (1.35ns)   --->   "br label %.preheader9" [packing.c:170]   --->   Operation 31 'br' <Predicate = (tmp)> <Delay = 1.35>

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%i_i = phi i8 [ 0, %1 ], [ %i_5, %3 ]"   --->   Operation 32 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%i_i_cast9 = zext i8 %i_i to i10" [poly.c:588->packing.c:165]   --->   Operation 33 'zext' 'i_i_cast9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.24ns)   --->   "%tmp_i = icmp eq i8 %i_i, -128" [poly.c:588->packing.c:165]   --->   Operation 34 'icmp' 'tmp_i' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 35 'speclooptripcount' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.71ns)   --->   "%i_5 = add i8 %i_i, 1" [poly.c:588->packing.c:165]   --->   Operation 36 'add' 'i_5' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %tmp_i, label %polyz_pack.exit.loopexit, label %3" [poly.c:588->packing.c:165]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_80 = trunc i8 %i_i to i7" [poly.c:588->packing.c:165]   --->   Operation 38 'trunc' 'tmp_80' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_78 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i7.i1(i3 %i, i7 %tmp_80, i1 false)" [packing.c:164]   --->   Operation 39 'bitconcatenate' 'tmp_78' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_82 = zext i11 %tmp_78 to i64" [poly.c:590->packing.c:165]   --->   Operation 40 'zext' 'tmp_82' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%z_vec_coeffs_addr = getelementptr [1024 x i32]* %z_vec_coeffs, i64 0, i64 %tmp_82" [poly.c:590->packing.c:165]   --->   Operation 41 'getelementptr' 'z_vec_coeffs_addr' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_3 : Operation 42 [2/2] (2.77ns)   --->   "%z_vec_coeffs_load = load i32* %z_vec_coeffs_addr, align 4" [poly.c:590->packing.c:165]   --->   Operation 42 'load' 'z_vec_coeffs_load' <Predicate = (!tmp_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6101> <RAM>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%p_shl_i = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %tmp_80, i2 0)" [poly.c:595->packing.c:165]   --->   Operation 43 'bitconcatenate' 'p_shl_i' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%p_shl_i_cast = zext i9 %p_shl_i to i10" [poly.c:595->packing.c:165]   --->   Operation 44 'zext' 'p_shl_i_cast' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.73ns)   --->   "%tmp_53_i = add i10 %p_shl_i_cast, %i_i_cast9" [poly.c:595->packing.c:165]   --->   Operation 45 'add' 'tmp_53_i' <Predicate = (!tmp_i)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "br label %polyz_pack.exit"   --->   Operation 46 'br' <Predicate = (tmp_i)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.96>
ST_4 : Operation 47 [1/2] (2.77ns)   --->   "%z_vec_coeffs_load = load i32* %z_vec_coeffs_addr, align 4" [poly.c:590->packing.c:165]   --->   Operation 47 'load' 'z_vec_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6101> <RAM>
ST_4 : Operation 48 [1/1] (2.18ns)   --->   "%tmp_44_i = sub i32 523775, %z_vec_coeffs_load" [poly.c:590->packing.c:165]   --->   Operation 48 'sub' 'tmp_44_i' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node tmp_46_i)   --->   "%tmp_83 = trunc i32 %tmp_44_i to i24" [poly.c:591->packing.c:165]   --->   Operation 49 'trunc' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_84 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_44_i, i32 31)" [poly.c:591->packing.c:165]   --->   Operation 50 'bitselect' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node tmp_46_i)   --->   "%tmp_45_i_cast_cast = select i1 %tmp_84, i24 8380417, i24 0" [poly.c:591->packing.c:165]   --->   Operation 51 'select' 'tmp_45_i_cast_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_85 = trunc i32 %tmp_44_i to i8" [poly.c:590->packing.c:165]   --->   Operation 52 'trunc' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_4_i = zext i1 %tmp_84 to i8" [poly.c:591->packing.c:165]   --->   Operation 53 'zext' 'tmp_4_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node tmp_46_i_cast)   --->   "%tmp_49_cast = select i1 %tmp_84, i16 -8191, i16 0" [poly.c:591->packing.c:165]   --->   Operation 54 'select' 'tmp_49_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node tmp_46_i_cast)   --->   "%tmp_86 = trunc i32 %tmp_44_i to i16" [poly.c:590->packing.c:165]   --->   Operation 55 'trunc' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (2.01ns) (out node of the LUT)   --->   "%tmp_46_i = add i24 %tmp_83, %tmp_45_i_cast_cast" [poly.c:591->packing.c:165]   --->   Operation 56 'add' 'tmp_46_i' <Predicate = true> <Delay = 2.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (1.84ns) (out node of the LUT)   --->   "%tmp_46_i_cast = add i16 %tmp_49_cast, %tmp_86" [poly.c:591->packing.c:165]   --->   Operation 57 'add' 'tmp_46_i_cast' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (1.71ns)   --->   "%tmp_52_i = add i8 %tmp_85, %tmp_4_i" [poly.c:595->packing.c:165]   --->   Operation 58 'add' 'tmp_52_i' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_56_i = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %tmp_46_i_cast, i32 8, i32 15)" [poly.c:596->packing.c:165]   --->   Operation 59 'partselect' 'tmp_56_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_60_i = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %tmp_46_i, i32 16, i32 23)" [poly.c:597->packing.c:165]   --->   Operation 60 'partselect' 'tmp_60_i' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.53>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_81 = shl i8 %i_i, 1" [poly.c:590->packing.c:165]   --->   Operation 61 'shl' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_47_i = or i8 %tmp_81, 1" [poly.c:592->packing.c:165]   --->   Operation 62 'or' 'tmp_47_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_87 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i, i8 %tmp_47_i)" [packing.c:164]   --->   Operation 63 'bitconcatenate' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_88 = zext i11 %tmp_87 to i64" [poly.c:592->packing.c:165]   --->   Operation 64 'zext' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%z_vec_coeffs_addr_1 = getelementptr [1024 x i32]* %z_vec_coeffs, i64 0, i64 %tmp_88" [poly.c:592->packing.c:165]   --->   Operation 65 'getelementptr' 'z_vec_coeffs_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [2/2] (2.77ns)   --->   "%z_vec_coeffs_load_1 = load i32* %z_vec_coeffs_addr_1, align 4" [poly.c:592->packing.c:165]   --->   Operation 66 'load' 'z_vec_coeffs_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6101> <RAM>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_54_i_cast = zext i10 %tmp_53_i to i12" [poly.c:595->packing.c:165]   --->   Operation 67 'zext' 'tmp_54_i_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (1.76ns)   --->   "%sum_i = add i12 %tmp_54_i_cast, %tmp_87_cast" [poly.c:595->packing.c:165]   --->   Operation 68 'add' 'sum_i' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%sum_i_cast = zext i12 %sum_i to i64" [poly.c:595->packing.c:165]   --->   Operation 69 'zext' 'sum_i_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%sig_addr_5 = getelementptr [6101 x i8]* %sig, i64 0, i64 %sum_i_cast" [poly.c:595->packing.c:165]   --->   Operation 70 'getelementptr' 'sig_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (2.77ns)   --->   "store i8 %tmp_52_i, i8* %sig_addr_5, align 1" [poly.c:595->packing.c:165]   --->   Operation 71 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6101> <RAM>

State 6 <SV = 5> <Delay = 7.24>
ST_6 : Operation 72 [1/2] (2.77ns)   --->   "%z_vec_coeffs_load_1 = load i32* %z_vec_coeffs_addr_1, align 4" [poly.c:592->packing.c:165]   --->   Operation 72 'load' 'z_vec_coeffs_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6101> <RAM>
ST_6 : Operation 73 [1/1] (2.18ns)   --->   "%tmp_49_i = sub i32 523775, %z_vec_coeffs_load_1" [poly.c:592->packing.c:165]   --->   Operation 73 'sub' 'tmp_49_i' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node tmp_51_i)   --->   "%tmp_89 = trunc i32 %tmp_49_i to i20" [poly.c:593->packing.c:165]   --->   Operation 74 'trunc' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_90 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_49_i, i32 31)" [poly.c:593->packing.c:165]   --->   Operation 75 'bitselect' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node tmp_51_i)   --->   "%tmp_50_i_cast_cast = select i1 %tmp_90, i20 -8191, i20 0" [poly.c:593->packing.c:165]   --->   Operation 76 'select' 'tmp_50_i_cast_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_51 = zext i1 %tmp_90 to i12" [poly.c:593->packing.c:165]   --->   Operation 77 'zext' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_91 = trunc i32 %tmp_49_i to i12" [poly.c:592->packing.c:165]   --->   Operation 78 'trunc' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (1.92ns) (out node of the LUT)   --->   "%tmp_51_i = add i20 %tmp_89, %tmp_50_i_cast_cast" [poly.c:593->packing.c:165]   --->   Operation 79 'add' 'tmp_51_i' <Predicate = true> <Delay = 1.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (1.77ns)   --->   "%tmp_51_i_cast = add i12 %tmp_51, %tmp_91" [poly.c:593->packing.c:165]   --->   Operation 80 'add' 'tmp_51_i_cast' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (1.74ns)   --->   "%tmp_57_i = add i10 1, %tmp_53_i" [poly.c:596->packing.c:165]   --->   Operation 81 'add' 'tmp_57_i' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_58_i_cast = zext i10 %tmp_57_i to i12" [poly.c:596->packing.c:165]   --->   Operation 82 'zext' 'tmp_58_i_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (1.76ns)   --->   "%sum2_i = add i12 %tmp_58_i_cast, %tmp_87_cast" [poly.c:596->packing.c:165]   --->   Operation 83 'add' 'sum2_i' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%sum2_i_cast = zext i12 %sum2_i to i64" [poly.c:596->packing.c:165]   --->   Operation 84 'zext' 'sum2_i_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%sig_addr_6 = getelementptr [6101 x i8]* %sig, i64 0, i64 %sum2_i_cast" [poly.c:596->packing.c:165]   --->   Operation 85 'getelementptr' 'sig_addr_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (2.77ns)   --->   "store i8 %tmp_56_i, i8* %sig_addr_6, align 1" [poly.c:596->packing.c:165]   --->   Operation 86 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6101> <RAM>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_7_i = zext i1 %tmp_90 to i4" [poly.c:593->packing.c:165]   --->   Operation 87 'zext' 'tmp_7_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_93 = trunc i32 %tmp_49_i to i4" [poly.c:592->packing.c:165]   --->   Operation 88 'trunc' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (1.49ns)   --->   "%tmp_63_i = add i4 %tmp_93, %tmp_7_i" [poly.c:598->packing.c:165]   --->   Operation 89 'add' 'tmp_63_i' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_65_i = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %tmp_63_i, i4 0)" [poly.c:598->packing.c:165]   --->   Operation 90 'bitconcatenate' 'tmp_65_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.80ns)   --->   "%tmp_66_i = or i8 %tmp_65_i, %tmp_60_i" [poly.c:598->packing.c:165]   --->   Operation 91 'or' 'tmp_66_i' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_68_i = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %tmp_51_i_cast, i32 4, i32 11)" [poly.c:599->packing.c:165]   --->   Operation 92 'partselect' 'tmp_68_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_72_i = call i8 @_ssdm_op_PartSelect.i8.i20.i32.i32(i20 %tmp_51_i, i32 12, i32 19)" [poly.c:600->packing.c:165]   --->   Operation 93 'partselect' 'tmp_72_i' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.28>
ST_7 : Operation 94 [1/1] (1.74ns)   --->   "%tmp_61_i = add i10 2, %tmp_53_i" [poly.c:597->packing.c:165]   --->   Operation 94 'add' 'tmp_61_i' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_62_i_cast = zext i10 %tmp_61_i to i12" [poly.c:597->packing.c:165]   --->   Operation 95 'zext' 'tmp_62_i_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (1.76ns)   --->   "%sum4_i = add i12 %tmp_62_i_cast, %tmp_87_cast" [poly.c:597->packing.c:165]   --->   Operation 96 'add' 'sum4_i' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%sum4_i_cast = zext i12 %sum4_i to i64" [poly.c:597->packing.c:165]   --->   Operation 97 'zext' 'sum4_i_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%sig_addr_7 = getelementptr [6101 x i8]* %sig, i64 0, i64 %sum4_i_cast" [poly.c:597->packing.c:165]   --->   Operation 98 'getelementptr' 'sig_addr_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (2.77ns)   --->   "store i8 %tmp_66_i, i8* %sig_addr_7, align 1" [poly.c:598->packing.c:165]   --->   Operation 99 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6101> <RAM>

State 8 <SV = 7> <Delay = 6.28>
ST_8 : Operation 100 [1/1] (1.74ns)   --->   "%tmp_69_i = add i10 3, %tmp_53_i" [poly.c:599->packing.c:165]   --->   Operation 100 'add' 'tmp_69_i' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_70_i_cast = zext i10 %tmp_69_i to i12" [poly.c:599->packing.c:165]   --->   Operation 101 'zext' 'tmp_70_i_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (1.76ns)   --->   "%sum6_i = add i12 %tmp_70_i_cast, %tmp_87_cast" [poly.c:599->packing.c:165]   --->   Operation 102 'add' 'sum6_i' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%sum6_i_cast = zext i12 %sum6_i to i64" [poly.c:599->packing.c:165]   --->   Operation 103 'zext' 'sum6_i_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%sig_addr_8 = getelementptr [6101 x i8]* %sig, i64 0, i64 %sum6_i_cast" [poly.c:599->packing.c:165]   --->   Operation 104 'getelementptr' 'sig_addr_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (2.77ns)   --->   "store i8 %tmp_68_i, i8* %sig_addr_8, align 1" [poly.c:599->packing.c:165]   --->   Operation 105 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6101> <RAM>
ST_8 : Operation 106 [1/1] (1.74ns)   --->   "%tmp_73_i = add i10 4, %tmp_53_i" [poly.c:600->packing.c:165]   --->   Operation 106 'add' 'tmp_73_i' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_74_i_cast = zext i10 %tmp_73_i to i12" [poly.c:600->packing.c:165]   --->   Operation 107 'zext' 'tmp_74_i_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (1.76ns)   --->   "%sum8_i = add i12 %tmp_74_i_cast, %tmp_87_cast" [poly.c:600->packing.c:165]   --->   Operation 108 'add' 'sum8_i' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.77>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%sum8_i_cast = zext i12 %sum8_i to i64" [poly.c:600->packing.c:165]   --->   Operation 109 'zext' 'sum8_i_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%sig_addr_9 = getelementptr [6101 x i8]* %sig, i64 0, i64 %sum8_i_cast" [poly.c:600->packing.c:165]   --->   Operation 110 'getelementptr' 'sig_addr_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (2.77ns)   --->   "store i8 %tmp_72_i, i8* %sig_addr_9, align 1" [poly.c:600->packing.c:165]   --->   Operation 111 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6101> <RAM>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "br label %2" [poly.c:588->packing.c:165]   --->   Operation 112 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 2> <Delay = 1.35>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%i_1 = phi i3 [ %i_32, %6 ], [ 0, %.preheader9.preheader ]"   --->   Operation 113 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%k_load = load i32* %k"   --->   Operation 114 'load' 'k_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (1.00ns)   --->   "%tmp_32 = icmp eq i3 %i_1, -3" [packing.c:170]   --->   Operation 115 'icmp' 'tmp_32' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 116 'speclooptripcount' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (1.34ns)   --->   "%i_32 = add i3 %i_1, 1" [packing.c:170]   --->   Operation 117 'add' 'i_32' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "br i1 %tmp_32, label %.preheader7.preheader, label %.preheader8.preheader" [packing.c:170]   --->   Operation 118 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_77 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i_1, i8 0)" [packing.c:170]   --->   Operation 119 'bitconcatenate' 'tmp_77' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_85_cast = zext i11 %tmp_77 to i12" [packing.c:171]   --->   Operation 120 'zext' 'tmp_85_cast' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (1.35ns)   --->   "br label %.preheader8" [packing.c:171]   --->   Operation 121 'br' <Predicate = (!tmp_32)> <Delay = 1.35>
ST_10 : Operation 122 [1/1] (1.35ns)   --->   "br label %.preheader7" [packing.c:177]   --->   Operation 122 'br' <Predicate = (tmp_32)> <Delay = 1.35>

State 11 <SV = 3> <Delay = 4.53>
ST_11 : Operation 123 [1/1] (0.00ns)   --->   "%j = phi i9 [ 0, %.preheader8.preheader ], [ %j_3, %.preheader8.backedge ]"   --->   Operation 123 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 124 [1/1] (1.34ns)   --->   "%tmp_35 = icmp eq i9 %j, -256" [packing.c:171]   --->   Operation 124 'icmp' 'tmp_35' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 125 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 125 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 126 [1/1] (1.73ns)   --->   "%j_3 = add i9 %j, 1" [packing.c:171]   --->   Operation 126 'add' 'j_3' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 127 [1/1] (0.00ns)   --->   "br i1 %tmp_35, label %6, label %4" [packing.c:171]   --->   Operation 127 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_38_cast = zext i9 %j to i12" [packing.c:172]   --->   Operation 128 'zext' 'tmp_38_cast' <Predicate = (!tmp_35)> <Delay = 0.00>
ST_11 : Operation 129 [1/1] (1.76ns)   --->   "%tmp_92 = add i12 %tmp_85_cast, %tmp_38_cast" [packing.c:172]   --->   Operation 129 'add' 'tmp_92' <Predicate = (!tmp_35)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_92_cast = zext i12 %tmp_92 to i64" [packing.c:172]   --->   Operation 130 'zext' 'tmp_92_cast' <Predicate = (!tmp_35)> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "%h_vec_coeffs_addr = getelementptr [1280 x i1]* %h_vec_coeffs, i64 0, i64 %tmp_92_cast" [packing.c:172]   --->   Operation 131 'getelementptr' 'h_vec_coeffs_addr' <Predicate = (!tmp_35)> <Delay = 0.00>
ST_11 : Operation 132 [2/2] (2.77ns)   --->   "%h_vec_coeffs_load = load i1* %h_vec_coeffs_addr, align 1" [packing.c:172]   --->   Operation 132 'load' 'h_vec_coeffs_load' <Predicate = (!tmp_35)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6101> <RAM>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%k_load_1 = load i32* %k" [packing.c:175]   --->   Operation 133 'load' 'k_load_1' <Predicate = (tmp_35)> <Delay = 0.00>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_95 = trunc i32 %k_load_1 to i8" [packing.c:175]   --->   Operation 134 'trunc' 'tmp_95' <Predicate = (tmp_35)> <Delay = 0.00>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_37 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 -4, i3 %i_1)" [packing.c:175]   --->   Operation 135 'bitconcatenate' 'tmp_37' <Predicate = (tmp_35)> <Delay = 0.00>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_95_cast = sext i6 %tmp_37 to i7" [packing.c:175]   --->   Operation 136 'sext' 'tmp_95_cast' <Predicate = (tmp_35)> <Delay = 0.00>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "%sum1 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 -12, i7 %tmp_95_cast)" [packing.c:175]   --->   Operation 137 'bitconcatenate' 'sum1' <Predicate = (tmp_35)> <Delay = 0.00>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "%sum4_cast = zext i12 %sum1 to i64" [packing.c:175]   --->   Operation 138 'zext' 'sum4_cast' <Predicate = (tmp_35)> <Delay = 0.00>
ST_11 : Operation 139 [1/1] (0.00ns)   --->   "%sig_addr_2 = getelementptr [6101 x i8]* %sig, i64 0, i64 %sum4_cast" [packing.c:175]   --->   Operation 139 'getelementptr' 'sig_addr_2' <Predicate = (tmp_35)> <Delay = 0.00>
ST_11 : Operation 140 [1/1] (2.77ns)   --->   "store i8 %tmp_95, i8* %sig_addr_2, align 1" [packing.c:175]   --->   Operation 140 'store' <Predicate = (tmp_35)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6101> <RAM>
ST_11 : Operation 141 [1/1] (0.00ns)   --->   "br label %.preheader9" [packing.c:170]   --->   Operation 141 'br' <Predicate = (tmp_35)> <Delay = 0.00>

State 12 <SV = 4> <Delay = 4.58>
ST_12 : Operation 142 [1/2] (2.77ns)   --->   "%h_vec_coeffs_load = load i1* %h_vec_coeffs_addr, align 1" [packing.c:172]   --->   Operation 142 'load' 'h_vec_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6101> <RAM>
ST_12 : Operation 143 [1/1] (0.00ns)   --->   "br i1 %h_vec_coeffs_load, label %5, label %.preheader8.backedge" [packing.c:172]   --->   Operation 143 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 144 [1/1] (0.00ns)   --->   "%k_load_2 = load i32* %k" [packing.c:173]   --->   Operation 144 'load' 'k_load_2' <Predicate = (h_vec_coeffs_load)> <Delay = 0.00>
ST_12 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_96 = trunc i9 %j to i8" [packing.c:173]   --->   Operation 145 'trunc' 'tmp_96' <Predicate = (h_vec_coeffs_load)> <Delay = 0.00>
ST_12 : Operation 146 [1/1] (2.18ns)   --->   "%k_2 = add i32 1, %k_load_2" [packing.c:173]   --->   Operation 146 'add' 'k_2' <Predicate = (h_vec_coeffs_load)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_97 = trunc i32 %k_load_2 to i14" [packing.c:173]   --->   Operation 147 'trunc' 'tmp_97' <Predicate = (h_vec_coeffs_load)> <Delay = 0.00>
ST_12 : Operation 148 [1/1] (1.80ns)   --->   "%sum2 = add i14 2560, %tmp_97" [packing.c:173]   --->   Operation 148 'add' 'sum2' <Predicate = (h_vec_coeffs_load)> <Delay = 1.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 149 [1/1] (0.00ns)   --->   "%sum2_cast = sext i14 %sum2 to i64" [packing.c:173]   --->   Operation 149 'sext' 'sum2_cast' <Predicate = (h_vec_coeffs_load)> <Delay = 0.00>
ST_12 : Operation 150 [1/1] (0.00ns)   --->   "%sig_addr_4 = getelementptr [6101 x i8]* %sig, i64 0, i64 %sum2_cast" [packing.c:173]   --->   Operation 150 'getelementptr' 'sig_addr_4' <Predicate = (h_vec_coeffs_load)> <Delay = 0.00>
ST_12 : Operation 151 [1/1] (2.77ns)   --->   "store i8 %tmp_96, i8* %sig_addr_4, align 1" [packing.c:173]   --->   Operation 151 'store' <Predicate = (h_vec_coeffs_load)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6101> <RAM>
ST_12 : Operation 152 [1/1] (1.35ns)   --->   "store i32 %k_2, i32* %k" [packing.c:173]   --->   Operation 152 'store' <Predicate = (h_vec_coeffs_load)> <Delay = 1.35>
ST_12 : Operation 153 [1/1] (0.00ns)   --->   "br label %.preheader8.backedge" [packing.c:173]   --->   Operation 153 'br' <Predicate = (h_vec_coeffs_load)> <Delay = 0.00>
ST_12 : Operation 154 [1/1] (0.00ns)   --->   "br label %.preheader8"   --->   Operation 154 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 3> <Delay = 4.55>
ST_13 : Operation 155 [1/1] (0.00ns)   --->   "%k_3 = phi i32 [ %k_1, %7 ], [ %k_load, %.preheader7.preheader ]"   --->   Operation 155 'phi' 'k_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 156 [1/1] (2.11ns)   --->   "%tmp_34 = icmp ult i32 %k_3, 96" [packing.c:177]   --->   Operation 156 'icmp' 'tmp_34' <Predicate = true> <Delay = 2.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 157 [1/1] (0.00ns)   --->   "br i1 %tmp_34, label %7, label %.preheader6.preheader" [packing.c:177]   --->   Operation 157 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 158 [1/1] (2.18ns)   --->   "%k_1 = add i32 1, %k_3" [packing.c:177]   --->   Operation 158 'add' 'k_1' <Predicate = (tmp_34)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_94 = trunc i32 %k_3 to i12" [packing.c:177]   --->   Operation 159 'trunc' 'tmp_94' <Predicate = (tmp_34)> <Delay = 0.00>
ST_13 : Operation 160 [1/1] (1.77ns)   --->   "%sum6 = add i12 -1536, %tmp_94" [packing.c:177]   --->   Operation 160 'add' 'sum6' <Predicate = (tmp_34)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 161 [1/1] (0.00ns)   --->   "%sum6_cast = zext i12 %sum6 to i64" [packing.c:177]   --->   Operation 161 'zext' 'sum6_cast' <Predicate = (tmp_34)> <Delay = 0.00>
ST_13 : Operation 162 [1/1] (0.00ns)   --->   "%sig_addr = getelementptr [6101 x i8]* %sig, i64 0, i64 %sum6_cast" [packing.c:177]   --->   Operation 162 'getelementptr' 'sig_addr' <Predicate = (tmp_34)> <Delay = 0.00>
ST_13 : Operation 163 [1/1] (2.77ns)   --->   "store i8 0, i8* %sig_addr, align 1" [packing.c:177]   --->   Operation 163 'store' <Predicate = (tmp_34)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6101> <RAM>
ST_13 : Operation 164 [1/1] (0.00ns)   --->   "br label %.preheader7" [packing.c:177]   --->   Operation 164 'br' <Predicate = (tmp_34)> <Delay = 0.00>
ST_13 : Operation 165 [1/1] (0.00ns)   --->   "%mask = alloca i64"   --->   Operation 165 'alloca' 'mask' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_13 : Operation 166 [1/1] (0.00ns)   --->   "%signs = alloca i64"   --->   Operation 166 'alloca' 'signs' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_13 : Operation 167 [1/1] (1.35ns)   --->   "store i64 0, i64* %signs"   --->   Operation 167 'store' <Predicate = (!tmp_34)> <Delay = 1.35>
ST_13 : Operation 168 [1/1] (1.35ns)   --->   "store i64 1, i64* %mask"   --->   Operation 168 'store' <Predicate = (!tmp_34)> <Delay = 1.35>
ST_13 : Operation 169 [1/1] (1.35ns)   --->   "br label %.preheader6" [packing.c:183]   --->   Operation 169 'br' <Predicate = (!tmp_34)> <Delay = 1.35>

State 14 <SV = 4> <Delay = 4.55>
ST_14 : Operation 170 [1/1] (0.00ns)   --->   "%i_2 = phi i6 [ 0, %.preheader6.preheader ], [ %i_33, %.preheader6.loopexit ]"   --->   Operation 170 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 171 [1/1] (1.22ns)   --->   "%tmp_40 = icmp eq i6 %i_2, -32" [packing.c:183]   --->   Operation 171 'icmp' 'tmp_40' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 172 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 172 'speclooptripcount' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 173 [1/1] (1.60ns)   --->   "%i_33 = add i6 %i_2, 1" [packing.c:183]   --->   Operation 173 'add' 'i_33' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 174 [1/1] (0.00ns)   --->   "br i1 %tmp_40, label %.preheader.preheader, label %8" [packing.c:183]   --->   Operation 174 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_102_cast = zext i6 %i_2 to i12" [packing.c:183]   --->   Operation 175 'zext' 'tmp_102_cast' <Predicate = (!tmp_40)> <Delay = 0.00>
ST_14 : Operation 176 [1/1] (1.77ns)   --->   "%sum8 = add i12 -1435, %tmp_102_cast" [packing.c:183]   --->   Operation 176 'add' 'sum8' <Predicate = (!tmp_40)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 177 [1/1] (0.00ns)   --->   "%sum8_cast = zext i12 %sum8 to i64" [packing.c:183]   --->   Operation 177 'zext' 'sum8_cast' <Predicate = (!tmp_40)> <Delay = 0.00>
ST_14 : Operation 178 [1/1] (0.00ns)   --->   "%sig_addr_1 = getelementptr [6101 x i8]* %sig, i64 0, i64 %sum8_cast" [packing.c:184]   --->   Operation 178 'getelementptr' 'sig_addr_1' <Predicate = (!tmp_40)> <Delay = 0.00>
ST_14 : Operation 179 [1/1] (2.77ns)   --->   "store i8 0, i8* %sig_addr_1, align 1" [packing.c:184]   --->   Operation 179 'store' <Predicate = (!tmp_40)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6101> <RAM>
ST_14 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_98 = trunc i6 %i_2 to i5" [packing.c:183]   --->   Operation 180 'trunc' 'tmp_98' <Predicate = (!tmp_40)> <Delay = 0.00>
ST_14 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_42 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_98, i3 0)" [packing.c:186]   --->   Operation 181 'bitconcatenate' 'tmp_42' <Predicate = (!tmp_40)> <Delay = 0.00>
ST_14 : Operation 182 [1/1] (1.35ns)   --->   "br label %._crit_edge10" [packing.c:185]   --->   Operation 182 'br' <Predicate = (!tmp_40)> <Delay = 1.35>
ST_14 : Operation 183 [1/1] (1.35ns)   --->   "br label %.preheader" [packing.c:194]   --->   Operation 183 'br' <Predicate = (tmp_40)> <Delay = 1.35>

State 15 <SV = 5> <Delay = 4.49>
ST_15 : Operation 184 [1/1] (0.00ns)   --->   "%j_1 = phi i4 [ 0, %8 ], [ %j_4, %._crit_edge10.backedge ]"   --->   Operation 184 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 185 [1/1] (0.00ns)   --->   "%j_1_cast3 = zext i4 %j_1 to i8" [packing.c:185]   --->   Operation 185 'zext' 'j_1_cast3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 186 [1/1] (1.21ns)   --->   "%tmp_44 = icmp eq i4 %j_1, -8" [packing.c:185]   --->   Operation 186 'icmp' 'tmp_44' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 187 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 187 'speclooptripcount' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 188 [1/1] (1.49ns)   --->   "%j_4 = add i4 %j_1, 1" [packing.c:185]   --->   Operation 188 'add' 'j_4' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 189 [1/1] (0.00ns)   --->   "br i1 %tmp_44, label %.preheader6.loopexit, label %9" [packing.c:185]   --->   Operation 189 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 190 [1/1] (1.71ns)   --->   "%tmp_54 = add i8 %j_1_cast3, %tmp_42" [packing.c:186]   --->   Operation 190 'add' 'tmp_54' <Predicate = (!tmp_44)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_55 = zext i8 %tmp_54 to i64" [packing.c:186]   --->   Operation 191 'zext' 'tmp_55' <Predicate = (!tmp_44)> <Delay = 0.00>
ST_15 : Operation 192 [1/1] (0.00ns)   --->   "%c_coeffs_addr = getelementptr [256 x i23]* %c_coeffs, i64 0, i64 %tmp_55" [packing.c:186]   --->   Operation 192 'getelementptr' 'c_coeffs_addr' <Predicate = (!tmp_44)> <Delay = 0.00>
ST_15 : Operation 193 [2/2] (2.77ns)   --->   "%c_coeffs_load = load i23* %c_coeffs_addr, align 4" [packing.c:186]   --->   Operation 193 'load' 'c_coeffs_load' <Predicate = (!tmp_44)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6101> <RAM>
ST_15 : Operation 194 [1/1] (0.00ns)   --->   "br label %.preheader6"   --->   Operation 194 'br' <Predicate = (tmp_44)> <Delay = 0.00>

State 16 <SV = 6> <Delay = 6.98>
ST_16 : Operation 195 [1/2] (2.77ns)   --->   "%c_coeffs_load = load i23* %c_coeffs_addr, align 4" [packing.c:186]   --->   Operation 195 'load' 'c_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6101> <RAM>
ST_16 : Operation 196 [1/1] (2.03ns)   --->   "%tmp_56 = icmp eq i23 %c_coeffs_load, 0" [packing.c:186]   --->   Operation 196 'icmp' 'tmp_56' <Predicate = true> <Delay = 2.03> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 197 [1/1] (0.00ns)   --->   "br i1 %tmp_56, label %._crit_edge10.backedge, label %10" [packing.c:186]   --->   Operation 197 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 198 [1/1] (0.00ns)   --->   "%mask_load = load i64* %mask" [packing.c:189]   --->   Operation 198 'load' 'mask_load' <Predicate = (!tmp_56)> <Delay = 0.00>
ST_16 : Operation 199 [1/1] (0.00ns)   --->   "%signs_load_1 = load i64* %signs" [packing.c:188]   --->   Operation 199 'load' 'signs_load_1' <Predicate = (!tmp_56)> <Delay = 0.00>
ST_16 : Operation 200 [2/2] (2.77ns)   --->   "%sig_load = load i8* %sig_addr_1, align 1" [packing.c:187]   --->   Operation 200 'load' 'sig_load' <Predicate = (!tmp_56)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6101> <RAM>
ST_16 : Operation 201 [1/1] (2.03ns)   --->   "%tmp_59 = icmp eq i23 %c_coeffs_load, -8192" [packing.c:188]   --->   Operation 201 'icmp' 'tmp_59' <Predicate = (!tmp_56)> <Delay = 2.03> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node p_signs_1)   --->   "%tmp_60 = select i1 %tmp_59, i64 %mask_load, i64 0" [packing.c:188]   --->   Operation 202 'select' 'tmp_60' <Predicate = (!tmp_56)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 203 [1/1] (0.83ns) (out node of the LUT)   --->   "%p_signs_1 = or i64 %tmp_60, %signs_load_1" [packing.c:188]   --->   Operation 203 'or' 'p_signs_1' <Predicate = (!tmp_56)> <Delay = 0.83> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 204 [1/1] (0.00ns)   --->   "%mask_1 = shl i64 %mask_load, 1" [packing.c:189]   --->   Operation 204 'shl' 'mask_1' <Predicate = (!tmp_56)> <Delay = 0.00>
ST_16 : Operation 205 [1/1] (1.35ns)   --->   "store i64 %p_signs_1, i64* %signs" [packing.c:188]   --->   Operation 205 'store' <Predicate = (!tmp_56)> <Delay = 1.35>
ST_16 : Operation 206 [1/1] (1.35ns)   --->   "store i64 %mask_1, i64* %mask" [packing.c:189]   --->   Operation 206 'store' <Predicate = (!tmp_56)> <Delay = 1.35>

State 17 <SV = 7> <Delay = 7.42>
ST_17 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node tmp_58)   --->   "%tmp_57 = shl i8 1, %j_1_cast3" [packing.c:187]   --->   Operation 207 'shl' 'tmp_57' <Predicate = (!tmp_56)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 208 [1/2] (2.77ns)   --->   "%sig_load = load i8* %sig_addr_1, align 1" [packing.c:187]   --->   Operation 208 'load' 'sig_load' <Predicate = (!tmp_56)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6101> <RAM>
ST_17 : Operation 209 [1/1] (1.88ns) (out node of the LUT)   --->   "%tmp_58 = or i8 %sig_load, %tmp_57" [packing.c:187]   --->   Operation 209 'or' 'tmp_58' <Predicate = (!tmp_56)> <Delay = 1.88> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 210 [1/1] (2.77ns)   --->   "store i8 %tmp_58, i8* %sig_addr_1, align 1" [packing.c:187]   --->   Operation 210 'store' <Predicate = (!tmp_56)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6101> <RAM>
ST_17 : Operation 211 [1/1] (0.00ns)   --->   "br label %._crit_edge10.backedge" [packing.c:190]   --->   Operation 211 'br' <Predicate = (!tmp_56)> <Delay = 0.00>
ST_17 : Operation 212 [1/1] (0.00ns)   --->   "br label %._crit_edge10"   --->   Operation 212 'br' <Predicate = true> <Delay = 0.00>

State 18 <SV = 5> <Delay = 6.24>
ST_18 : Operation 213 [1/1] (0.00ns)   --->   "%i_3 = phi i4 [ %i_34, %11 ], [ 0, %.preheader.preheader ]"   --->   Operation 213 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 214 [1/1] (1.21ns)   --->   "%tmp_43 = icmp eq i4 %i_3, -8" [packing.c:194]   --->   Operation 214 'icmp' 'tmp_43' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 215 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 215 'speclooptripcount' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 216 [1/1] (1.49ns)   --->   "%i_34 = add i4 %i_3, 1" [packing.c:194]   --->   Operation 216 'add' 'i_34' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 217 [1/1] (0.00ns)   --->   "br i1 %tmp_43, label %12, label %11" [packing.c:194]   --->   Operation 217 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 218 [1/1] (0.00ns)   --->   "%signs_load = load i64* %signs" [packing.c:195]   --->   Operation 218 'load' 'signs_load' <Predicate = (!tmp_43)> <Delay = 0.00>
ST_18 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_99 = trunc i4 %i_3 to i3" [packing.c:194]   --->   Operation 219 'trunc' 'tmp_99' <Predicate = (!tmp_43)> <Delay = 0.00>
ST_18 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_45 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_99, i3 0)" [packing.c:195]   --->   Operation 220 'bitconcatenate' 'tmp_45' <Predicate = (!tmp_43)> <Delay = 0.00>
ST_18 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_46 = zext i6 %tmp_45 to i64" [packing.c:195]   --->   Operation 221 'zext' 'tmp_46' <Predicate = (!tmp_43)> <Delay = 0.00>
ST_18 : Operation 222 [1/1] (3.47ns)   --->   "%tmp_47 = lshr i64 %signs_load, %tmp_46" [packing.c:195]   --->   Operation 222 'lshr' 'tmp_47' <Predicate = (!tmp_43)> <Delay = 3.47> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_100 = trunc i64 %tmp_47 to i8" [packing.c:195]   --->   Operation 223 'trunc' 'tmp_100' <Predicate = (!tmp_43)> <Delay = 0.00>
ST_18 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_110_cast = zext i4 %i_3 to i12" [packing.c:194]   --->   Operation 224 'zext' 'tmp_110_cast' <Predicate = (!tmp_43)> <Delay = 0.00>
ST_18 : Operation 225 [1/1] (1.77ns)   --->   "%sum = add i12 -1403, %tmp_110_cast" [packing.c:194]   --->   Operation 225 'add' 'sum' <Predicate = (!tmp_43)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 226 [1/1] (0.00ns)   --->   "%sum_cast = zext i12 %sum to i64" [packing.c:194]   --->   Operation 226 'zext' 'sum_cast' <Predicate = (!tmp_43)> <Delay = 0.00>
ST_18 : Operation 227 [1/1] (0.00ns)   --->   "%sig_addr_3 = getelementptr [6101 x i8]* %sig, i64 0, i64 %sum_cast" [packing.c:195]   --->   Operation 227 'getelementptr' 'sig_addr_3' <Predicate = (!tmp_43)> <Delay = 0.00>
ST_18 : Operation 228 [1/1] (2.77ns)   --->   "store i8 %tmp_100, i8* %sig_addr_3, align 1" [packing.c:195]   --->   Operation 228 'store' <Predicate = (!tmp_43)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6101> <RAM>
ST_18 : Operation 229 [1/1] (0.00ns)   --->   "br label %.preheader" [packing.c:194]   --->   Operation 229 'br' <Predicate = (!tmp_43)> <Delay = 0.00>
ST_18 : Operation 230 [1/1] (0.00ns)   --->   "ret void" [packing.c:196]   --->   Operation 230 'ret' <Predicate = (tmp_43)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', packing.c:164) [7]  (1.35 ns)

 <State 2>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', poly.c:588->packing.c:165) [18]  (1.35 ns)

 <State 3>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly.c:588->packing.c:165) [18]  (0 ns)
	'getelementptr' operation ('z_vec_coeffs_addr', poly.c:590->packing.c:165) [29]  (0 ns)
	'load' operation ('z_vec_coeffs_load', poly.c:590->packing.c:165) on array 'z_vec_coeffs' [30]  (2.77 ns)

 <State 4>: 6.96ns
The critical path consists of the following:
	'load' operation ('z_vec_coeffs_load', poly.c:590->packing.c:165) on array 'z_vec_coeffs' [30]  (2.77 ns)
	'sub' operation ('tmp_44_i', poly.c:590->packing.c:165) [31]  (2.18 ns)
	'add' operation ('tmp_46_i', poly.c:591->packing.c:165) [39]  (2.01 ns)

 <State 5>: 4.54ns
The critical path consists of the following:
	'add' operation ('sum_i', poly.c:595->packing.c:165) [59]  (1.76 ns)
	'getelementptr' operation ('sig_addr_5', poly.c:595->packing.c:165) [61]  (0 ns)
	'store' operation (poly.c:595->packing.c:165) of variable 'tmp_52_i', poly.c:595->packing.c:165 on array 'sig' [62]  (2.77 ns)

 <State 6>: 7.24ns
The critical path consists of the following:
	'load' operation ('z_vec_coeffs_load_1', poly.c:592->packing.c:165) on array 'z_vec_coeffs' [45]  (2.77 ns)
	'sub' operation ('tmp_49_i', poly.c:592->packing.c:165) [46]  (2.18 ns)
	'add' operation ('tmp_63_i', poly.c:598->packing.c:165) [78]  (1.49 ns)
	'or' operation ('tmp_66_i', poly.c:598->packing.c:165) [80]  (0.8 ns)

 <State 7>: 6.29ns
The critical path consists of the following:
	'add' operation ('tmp_61_i', poly.c:597->packing.c:165) [71]  (1.75 ns)
	'add' operation ('sum4_i', poly.c:597->packing.c:165) [73]  (1.76 ns)
	'getelementptr' operation ('sig_addr_7', poly.c:597->packing.c:165) [75]  (0 ns)
	'store' operation (poly.c:598->packing.c:165) of variable 'tmp_66_i', poly.c:598->packing.c:165 on array 'sig' [81]  (2.77 ns)

 <State 8>: 6.29ns
The critical path consists of the following:
	'add' operation ('tmp_69_i', poly.c:599->packing.c:165) [83]  (1.75 ns)
	'add' operation ('sum6_i', poly.c:599->packing.c:165) [85]  (1.76 ns)
	'getelementptr' operation ('sig_addr_8', poly.c:599->packing.c:165) [87]  (0 ns)
	'store' operation (poly.c:599->packing.c:165) of variable 'tmp_68_i', poly.c:599->packing.c:165 on array 'sig' [88]  (2.77 ns)

 <State 9>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('sig_addr_9', poly.c:600->packing.c:165) [94]  (0 ns)
	'store' operation (poly.c:600->packing.c:165) of variable 'tmp_72_i', poly.c:600->packing.c:165 on array 'sig' [95]  (2.77 ns)

 <State 10>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j') with incoming values : ('j', packing.c:171) [115]  (1.35 ns)

 <State 11>: 4.54ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', packing.c:171) [115]  (0 ns)
	'add' operation ('tmp_92', packing.c:172) [122]  (1.76 ns)
	'getelementptr' operation ('h_vec_coeffs_addr', packing.c:172) [124]  (0 ns)
	'load' operation ('h_vec_coeffs_load', packing.c:172) on array 'h_vec_coeffs' [125]  (2.77 ns)

 <State 12>: 4.58ns
The critical path consists of the following:
	'load' operation ('k_load_2', packing.c:173) on local variable 'k' [128]  (0 ns)
	'add' operation ('sum2', packing.c:173) [132]  (1.81 ns)
	'getelementptr' operation ('sig_addr_4', packing.c:173) [134]  (0 ns)
	'store' operation (packing.c:173) of variable 'tmp_96', packing.c:173 on array 'sig' [135]  (2.77 ns)

 <State 13>: 4.55ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k_load') ('k', packing.c:177) [153]  (0 ns)
	'add' operation ('sum6', packing.c:177) [159]  (1.78 ns)
	'getelementptr' operation ('sig_addr', packing.c:177) [161]  (0 ns)
	'store' operation (packing.c:177) of constant 0 on array 'sig' [162]  (2.77 ns)

 <State 14>: 4.55ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', packing.c:183) [171]  (0 ns)
	'add' operation ('sum8', packing.c:183) [178]  (1.78 ns)
	'getelementptr' operation ('sig_addr_1', packing.c:184) [180]  (0 ns)
	'store' operation (packing.c:184) of constant 0 on array 'sig' [181]  (2.77 ns)

 <State 15>: 4.49ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', packing.c:185) [186]  (0 ns)
	'add' operation ('tmp_54', packing.c:186) [193]  (1.72 ns)
	'getelementptr' operation ('c_coeffs_addr', packing.c:186) [195]  (0 ns)
	'load' operation ('c_coeffs_load', packing.c:186) on array 'c_coeffs' [196]  (2.77 ns)

 <State 16>: 6.99ns
The critical path consists of the following:
	'load' operation ('c_coeffs_load', packing.c:186) on array 'c_coeffs' [196]  (2.77 ns)
	'icmp' operation ('tmp_59', packing.c:188) [206]  (2.04 ns)
	'select' operation ('tmp_60', packing.c:188) [207]  (0 ns)
	'or' operation ('p_signs_1', packing.c:188) [208]  (0.831 ns)
	'store' operation (packing.c:188) of variable 'p_signs_1', packing.c:188 on local variable 'signs' [210]  (1.35 ns)

 <State 17>: 7.43ns
The critical path consists of the following:
	'load' operation ('sig_load', packing.c:187) on array 'sig' [203]  (2.77 ns)
	'or' operation ('tmp_58', packing.c:187) [204]  (1.89 ns)
	'store' operation (packing.c:187) of variable 'tmp_58', packing.c:187 on array 'sig' [205]  (2.77 ns)

 <State 18>: 6.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', packing.c:194) [220]  (0 ns)
	'lshr' operation ('tmp_47', packing.c:195) [230]  (3.48 ns)
	'store' operation (packing.c:195) of variable 'tmp_100', packing.c:195 on array 'sig' [236]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
