// Seed: 2568599252
`timescale 1ps / 1ps
module module_0 ();
  assign id_0 = id_0;
  reg id_1, id_2;
  task id_3;
    id_1 <= id_1 == (id_1);
  endtask
  always @(posedge id_0 or 1) begin
    assign id_0 = 1;
  end
  logic id_4;
  logic id_5;
  assign id_1 = 1'b0;
  reg id_6;
  initial begin
    id_6 <= id_5 == id_1;
  end
  logic id_7, id_8 = id_8 ^ 1;
  assign id_1 = 1;
  type_17(
      id_6, id_1 == 'b0, ~1
  );
  logic id_9 = 1'b0;
  logic id_10;
  assign id_3 = id_2;
  logic id_11;
  assign id_7 = id_0;
endmodule
