{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:the_system\|gradient_system:gradient_system\|gradient_std_ic_partition_wrapper:gradient_std_ic_inst\|gradient_top_wrapper_0:gradient_inst_0\|gradient_function_wrapper:kernel\|gradient_function:thegradient_function\|bb_gradient_B1:thebb_gradient_B1\|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region\|i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient\|lsu_top:thei_load_unnamed_gradient0_gradient49\|lsu_streaming_prefetch_read:streaming_prefetch_read\|lsu_streaming_prefetch_fifo:u_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system:the_system\|gradient_system:gradient_system\|gradient_std_ic_partition_wrapper:gradient_std_ic_inst\|gradient_top_wrapper_0:gradient_inst_0\|gradient_function_wrapper:kernel\|gradient_function:thegradient_function\|bb_gradient_B1:thebb_gradient_B1\|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region\|i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient\|lsu_top:thei_load_unnamed_gradient0_gradient49\|lsu_streaming_prefetch_read:streaming_prefetch_read\|lsu_streaming_prefetch_fifo:u_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1739199977282 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 192 " "Parameter WIDTH_A set to 192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1739199977282 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1739199977282 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1739199977282 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 192 " "Parameter WIDTH_B set to 192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1739199977282 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1739199977282 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1739199977282 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1739199977282 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1739199977282 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1739199977282 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1739199977282 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1739199977282 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1739199977282 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1739199977282 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1739199977282 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1739199977282 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 0 1739199977282 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 0 1739199977282 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|gradient_system:gradient_system\|gradient_std_ic_partition_wrapper:gradient_std_ic_inst\|gradient_top_wrapper_0:gradient_inst_0\|gradient_function_wrapper:kernel\|gradient_function:thegradient_function\|bb_gradient_B1:thebb_gradient_B1\|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region\|i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient\|lsu_top:thei_load_unnamed_gradient0_gradient49\|lsu_streaming_prefetch_read:streaming_prefetch_read\|lsu_streaming_prefetch_fifo:u_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"system:the_system\|gradient_system:gradient_system\|gradient_std_ic_partition_wrapper:gradient_std_ic_inst\|gradient_top_wrapper_0:gradient_inst_0\|gradient_function_wrapper:kernel\|gradient_function:thegradient_function\|bb_gradient_B1:thebb_gradient_B1\|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region\|i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient\|lsu_top:thei_load_unnamed_gradient0_gradient49\|lsu_streaming_prefetch_read:streaming_prefetch_read\|lsu_streaming_prefetch_fifo:u_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 0 1739199977493 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|gradient_system:gradient_system\|gradient_std_ic_partition_wrapper:gradient_std_ic_inst\|gradient_top_wrapper_0:gradient_inst_0\|gradient_function_wrapper:kernel\|gradient_function:thegradient_function\|bb_gradient_B1:thebb_gradient_B1\|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region\|i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient\|lsu_top:thei_load_unnamed_gradient0_gradient49\|lsu_streaming_prefetch_read:streaming_prefetch_read\|lsu_streaming_prefetch_fifo:u_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"system:the_system\|gradient_system:gradient_system\|gradient_std_ic_partition_wrapper:gradient_std_ic_inst\|gradient_top_wrapper_0:gradient_inst_0\|gradient_function_wrapper:kernel\|gradient_function:thegradient_function\|bb_gradient_B1:thebb_gradient_B1\|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region\|i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient\|lsu_top:thei_load_unnamed_gradient0_gradient49\|lsu_streaming_prefetch_read:streaming_prefetch_read\|lsu_streaming_prefetch_fifo:u_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1739199977493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 192 " "Parameter \"WIDTH_A\" = \"192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1739199977493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1739199977493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1739199977493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 192 " "Parameter \"WIDTH_B\" = \"192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1739199977493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1739199977493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1739199977493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1739199977493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1739199977493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1739199977493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1739199977493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1739199977493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1739199977493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1739199977493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1739199977493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1739199977493 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 0 1739199977493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k3q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k3q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k3q1 " "Found entity 1: altsyncram_k3q1" {  } { { "db/altsyncram_k3q1.tdf" "" { Text "C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/db/altsyncram_k3q1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 0 1739199977574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 0 1739199977574 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Analysis & Synthesis" 0 0 1739199978076 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[0\]~synth " "Node \"memory_mem_dq\[0\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1739199979266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[1\]~synth " "Node \"memory_mem_dq\[1\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1739199979266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[2\]~synth " "Node \"memory_mem_dq\[2\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1739199979266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[3\]~synth " "Node \"memory_mem_dq\[3\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1739199979266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[4\]~synth " "Node \"memory_mem_dq\[4\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1739199979266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[5\]~synth " "Node \"memory_mem_dq\[5\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1739199979266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[6\]~synth " "Node \"memory_mem_dq\[6\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1739199979266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[7\]~synth " "Node \"memory_mem_dq\[7\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1739199979266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[8\]~synth " "Node \"memory_mem_dq\[8\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1739199979266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[9\]~synth " "Node \"memory_mem_dq\[9\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1739199979266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[10\]~synth " "Node \"memory_mem_dq\[10\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1739199979266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[11\]~synth " "Node \"memory_mem_dq\[11\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1739199979266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[12\]~synth " "Node \"memory_mem_dq\[12\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1739199979266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[13\]~synth " "Node \"memory_mem_dq\[13\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1739199979266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[14\]~synth " "Node \"memory_mem_dq\[14\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1739199979266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[15\]~synth " "Node \"memory_mem_dq\[15\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1739199979266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[16\]~synth " "Node \"memory_mem_dq\[16\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1739199979266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[17\]~synth " "Node \"memory_mem_dq\[17\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1739199979266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[18\]~synth " "Node \"memory_mem_dq\[18\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1739199979266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[19\]~synth " "Node \"memory_mem_dq\[19\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1739199979266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[20\]~synth " "Node \"memory_mem_dq\[20\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1739199979266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[21\]~synth " "Node \"memory_mem_dq\[21\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1739199979266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[22\]~synth " "Node \"memory_mem_dq\[22\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1739199979266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[23\]~synth " "Node \"memory_mem_dq\[23\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1739199979266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[24\]~synth " "Node \"memory_mem_dq\[24\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1739199979266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[25\]~synth " "Node \"memory_mem_dq\[25\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1739199979266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[26\]~synth " "Node \"memory_mem_dq\[26\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1739199979266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[27\]~synth " "Node \"memory_mem_dq\[27\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1739199979266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[28\]~synth " "Node \"memory_mem_dq\[28\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1739199979266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[29\]~synth " "Node \"memory_mem_dq\[29\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1739199979266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[30\]~synth " "Node \"memory_mem_dq\[30\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1739199979266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[31\]~synth " "Node \"memory_mem_dq\[31\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1739199979266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[0\]~synth " "Node \"memory_mem_dqs\[0\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1739199979266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[1\]~synth " "Node \"memory_mem_dqs\[1\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1739199979266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[2\]~synth " "Node \"memory_mem_dqs\[2\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1739199979266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[3\]~synth " "Node \"memory_mem_dqs\[3\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1739199979266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[0\]~synth " "Node \"memory_mem_dqs_n\[0\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1739199979266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[1\]~synth " "Node \"memory_mem_dqs_n\[1\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1739199979266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[2\]~synth " "Node \"memory_mem_dqs_n\[2\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1739199979266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[3\]~synth " "Node \"memory_mem_dqs_n\[3\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1739199979266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "emac_mdio~synth " "Node \"emac_mdio~synth\"" {  } { { "top.v" "" { Text "C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1739199979266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "usb1_d\[0\]~synth " "Node \"usb1_d\[0\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v" 97 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1739199979266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "usb1_d\[1\]~synth " "Node \"usb1_d\[1\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v" 97 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1739199979266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "usb1_d\[2\]~synth " "Node \"usb1_d\[2\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v" 97 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1739199979266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "usb1_d\[3\]~synth " "Node \"usb1_d\[3\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v" 97 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1739199979266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "usb1_d\[4\]~synth " "Node \"usb1_d\[4\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v" 97 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1739199979266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "usb1_d\[5\]~synth " "Node \"usb1_d\[5\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v" 97 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1739199979266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "usb1_d\[6\]~synth " "Node \"usb1_d\[6\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v" 97 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1739199979266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "usb1_d\[7\]~synth " "Node \"usb1_d\[7\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v" 97 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1739199979266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sd_cmd~synth " "Node \"sd_cmd~synth\"" {  } { { "top.v" "" { Text "C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v" 103 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1739199979266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sd_d\[0\]~synth " "Node \"sd_d\[0\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v" 105 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1739199979266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sd_d\[1\]~synth " "Node \"sd_d\[1\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v" 105 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1739199979266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sd_d\[2\]~synth " "Node \"sd_d\[2\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v" 105 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1739199979266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sd_d\[3\]~synth " "Node \"sd_d\[3\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v" 105 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1739199979266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "led\[0\]~synth " "Node \"led\[0\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v" 108 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1739199979266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "i2c_sda~synth " "Node \"i2c_sda~synth\"" {  } { { "top.v" "" { Text "C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v" 110 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1739199979266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "i2c_scl~synth " "Node \"i2c_scl~synth\"" {  } { { "top.v" "" { Text "C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v" 109 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1739199979266 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 0 1739199979266 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 0 1739199980031 ""}
{ "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT_HDR" "" "Inserted logic cells for Maximum Fan-Out assignment" { { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "4 system:the_system\|gradient_system:gradient_system\|gradient_std_ic_partition_wrapper:gradient_std_ic_inst\|gradient_top_wrapper_0:gradient_inst_0\|gradient_function_wrapper:kernel\|gradient_function:thegradient_function\|bb_gradient_B2:thebb_gradient_B2\|bb_gradient_B2_stall_region:thebb_gradient_B2_stall_region\|i_acl_push_i1_throttle_push_gradient179:thei_acl_push_i1_throttle_push_gradient\|acl_push:thei_acl_push_i1_throttle_push_gradient180\|acl_token_fifo_counter:fifo\|valid_counter\[0\] " "Inserted 4 logic cells for Maximum Fan-Out assignment on \"system:the_system\|gradient_system:gradient_system\|gradient_std_ic_partition_wrapper:gradient_std_ic_inst\|gradient_top_wrapper_0:gradient_inst_0\|gradient_function_wrapper:kernel\|gradient_function:thegradient_function\|bb_gradient_B2:thebb_gradient_B2\|bb_gradient_B2_stall_region:thebb_gradient_B2_stall_region\|i_acl_push_i1_throttle_push_gradient179:thei_acl_push_i1_throttle_push_gradient\|acl_push:thei_acl_push_i1_throttle_push_gradient180\|acl_token_fifo_counter:fifo\|valid_counter\[0\]\"" {  } { { "system/synthesis/submodules/acl_token_fifo_counter.v" "" { Text "C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/acl_token_fifo_counter.v" 132 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 0 1739199980813 ""}  } {  } 0 18062 "Inserted logic cells for Maximum Fan-Out assignment" 0 0 "Analysis & Synthesis" 0 0 1739199980813 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "597 " "597 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 0 1739199980876 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7528 " "Implemented 7528 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 0 1739199980960 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 0 1739199980960 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "57 " "Implemented 57 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 0 1739199980960 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6730 " "Implemented 6730 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 0 1739199980960 ""} { "Info" "ICUT_CUT_TM_RAMS" "682 " "Implemented 682 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 0 1739199980960 ""} { "Info" "ICUT_CUT_TM_BLACKBOX" "1 " "Implemented 1 partitions" {  } {  } 0 21071 "Implemented %1!d! partitions" 0 0 "Design Software" 0 0 1739199980960 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 0 1739199980960 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 59 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4999 " "Peak virtual memory: 4999 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 0 1739199981315 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 10 15:06:21 2025 " "Processing ended: Mon Feb 10 15:06:21 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 0 1739199981315 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 0 1739199981315 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 0 1739199981315 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 0 1739199981315 ""}
