
---------- Begin Simulation Statistics ----------
simSeconds                                   0.000153                       # Number of seconds simulated (Second)
simTicks                                    153017000                       # Number of ticks simulated (Tick)
finalTick                                   153017000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.35                       # Real time elapsed on the host (Second)
hostTickRate                                443101132                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    2334596                       # Number of bytes of host memory used (Byte)
simInsts                                         5166                       # Number of instructions simulated (Count)
simOps                                           6027                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    14950                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      17439                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                           153017                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                              29.551371                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.033839                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.commitStats0.numInsts                 5178                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps                   6041                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                 29.551371                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.033839                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts              5434                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts              837                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts            1093                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts               248                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass            3      0.05%      0.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu         3954     65.45%     65.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult            4      0.07%     65.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv            4      0.07%     65.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd            0      0.00%     65.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     65.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0      0.00%     65.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     65.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     65.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     65.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc          100      1.66%     67.29% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     67.29% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd           15      0.25%     67.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     67.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu           10      0.17%     67.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp           12      0.20%     67.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     67.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc            9      0.15%     68.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     68.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     68.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     68.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     68.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     68.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     68.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     68.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     68.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     68.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     68.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     68.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     68.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     68.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     68.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     68.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     68.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     68.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     68.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     68.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     68.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     68.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     68.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     68.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     68.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     68.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     68.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     68.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     68.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     68.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     68.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     68.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     68.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     68.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     68.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead          837     13.86%     81.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite         1093     18.09%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total         6041                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl         1082                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl          955                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl          127                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl          800                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl          282                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall           95                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn           91                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data           1721                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total              1721                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data          1723                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total             1723                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data          170                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total             170                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data          172                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total            172                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data     31513000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total     31513000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data     31513000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total     31513000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data         1891                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total          1891                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data         1895                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total         1895                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.089900                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.089900                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.090765                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.090765                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 185370.588235                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 185370.588235                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 183215.116279                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 183215.116279                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.demandMshrHits::cpu.data            1                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total             1                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data            1                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total            1                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data          169                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total          169                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data          171                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total          171                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data     29637000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total     29637000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data     30091000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total     30091000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.089371                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.089371                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.090237                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.090237                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 175366.863905                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 175366.863905                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 175970.760234                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 175970.760234                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                      0                       # number of replacements (Count)
system.cpu.dcache.LoadLockedReq.hits::cpu.data           15                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total           15                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::cpu.data            1                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total            1                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::cpu.data       137000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total       137000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data           16                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total           16                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::cpu.data     0.062500                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.062500                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::cpu.data       137000                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total       137000                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrMisses::cpu.data            1                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::total            1                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::cpu.data       127000                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::total       127000                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissRate::cpu.data     0.062500                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.mshrMissRate::total     0.062500                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::cpu.data       127000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::total       127000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::cpu.data          732                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total             732                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data           85                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total            85                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data     14745000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total     14745000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data          817                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total          817                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.104039                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.104039                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 173470.588235                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 173470.588235                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data            1                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total            1                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data           84                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total           84                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data     13719000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total     13719000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.102815                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.102815                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 163321.428571                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 163321.428571                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.hits::cpu.data            2                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hits::total             2                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.misses::cpu.data            2                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.misses::total            2                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.accesses::cpu.data            4                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.accesses::total            4                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.missRate::cpu.data     0.500000                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.missRate::total     0.500000                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMisses::cpu.data            2                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMisses::total            2                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMissLatency::cpu.data       454000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissLatency::total       454000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissRate::cpu.data     0.500000                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMissRate::total     0.500000                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::cpu.data       227000                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total       227000                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::cpu.data           16                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total           16                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.accesses::cpu.data           16                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total           16                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.hits::cpu.data          989                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total            989                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data           85                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total           85                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data     16768000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total     16768000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data         1074                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total         1074                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.079143                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.079143                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 197270.588235                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 197270.588235                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrMisses::cpu.data           85                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total           85                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data     15918000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total     15918000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.079143                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.079143                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 187270.588235                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 187270.588235                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    153017000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           106.543064                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs                    0                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs                  0                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs                    nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              285000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   106.543064                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.104046                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.104046                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          172                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0            6                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           70                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           96                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024     0.167969                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses              15588                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses             15588                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    153017000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns          186                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles     0.001000                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles 153016.999000                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction     1.000000                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction     0.000000                       # Percentage of idle cycles (Ratio)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts           1930                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntAluAccesses         5434                       # Number of integer alu accesses (Count)
system.cpu.executeStats0.numIntRegReads          6491                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites         3555                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs              1930                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads          519                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites           33                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses          248                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numVecRegReads           197                       # Number of times the vector registers were read (Count)
system.cpu.executeStats0.numVecRegWrites          157                       # Number of times the vector registers were written (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetchStats0.numInsts                  5178                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                    6041                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.033839                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches               1082                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.007071                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst           4903                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total              4903                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst          4903                       # number of overall hits (Count)
system.cpu.icache.overallHits::total             4903                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          277                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             277                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          277                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            277                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     54786000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     54786000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     54786000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     54786000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst         5180                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total          5180                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst         5180                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total         5180                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.053475                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.053475                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.053475                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.053475                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 197783.393502                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 197783.393502                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 197783.393502                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 197783.393502                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrMisses::cpu.inst          277                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          277                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          277                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          277                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     52016000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     52016000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     52016000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     52016000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.053475                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.053475                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.053475                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.053475                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 187783.393502                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 187783.393502                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 187783.393502                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 187783.393502                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                      0                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst         4903                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total            4903                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          277                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           277                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     54786000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     54786000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst         5180                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total         5180                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.053475                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.053475                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 197783.393502                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 197783.393502                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          277                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          277                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     52016000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     52016000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.053475                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.053475                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 187783.393502                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 187783.393502                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    153017000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           128.847038                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                    0                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                  0                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs                    nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick              121000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   128.847038                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.125827                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.125827                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          277                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           21                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          175                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           81                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.270508                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses              41717                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses             41717                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    153017000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED    153017000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED    153017000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED    153017000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED    153017000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON    153017000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    10                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp                 6753                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty           3103                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict               2362                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq                  85                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp                 85                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq            6801                       # Transaction distribution (Count)
system.l2bus.transDist::InvalidateReq            6978                       # Transaction distribution (Count)
system.l2bus.pktCount_system.l2cache.mem_side_port::system.mem_ctrl1.port          874                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.l2cache.mem_side_port::system.mem_ctrl2.port        25293                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.l2cache.mem_side_port::total        26167                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.l2cache.mem_side_port::system.mem_ctrl1.port        27968                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.l2cache.mem_side_port::system.mem_ctrl2.port       608256                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.l2cache.mem_side_port::total       636224                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                                 0                       # Total snoops (Count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples               13864                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean                      0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev                     0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                     13864    100.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total                 13864                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED    153017000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy               475463                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.reqLayer1.occupancy             34014170                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer1.utilization                0.2                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy            36331426                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.2                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests           19414                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests         5551                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops                 0                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst                 7                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data                 5                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::trafficgen           17576                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total                17588                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst                7                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data                5                       # number of overall hits (Count)
system.l2cache.overallHits::trafficgen          17576                       # number of overall hits (Count)
system.l2cache.overallHits::total               17588                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst             270                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data             167                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::trafficgen         13436                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total              13873                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst            270                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data            167                       # number of overall misses (Count)
system.l2cache.overallMisses::trafficgen        13436                       # number of overall misses (Count)
system.l2cache.overallMisses::total             13873                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst     31902298                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data     19411103                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::trafficgen   2939915002                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total    2991228403                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst     31902298                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data     19411103                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::trafficgen   2939915002                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total   2991228403                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst           277                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data           172                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::trafficgen        31012                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total            31461                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst          277                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data          172                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::trafficgen        31012                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total           31461                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.974729                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.970930                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::trafficgen     0.433252                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.440959                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.974729                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.970930                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::trafficgen     0.433252                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.440959                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 118156.659259                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.data 116234.149701                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::trafficgen 218808.797410                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 215615.108700                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 118156.659259                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.data 116234.149701                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::trafficgen 218808.797410                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 215615.108700                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs          10220                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs           1540                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs          6.636364                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks            3106                       # number of writebacks (Count)
system.l2cache.writebacks::total                 3106                       # number of writebacks (Count)
system.l2cache.demandMshrHits::trafficgen            3                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.demandMshrHits::total                3                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.overallMshrHits::trafficgen            3                       # number of overall MSHR hits (Count)
system.l2cache.overallMshrHits::total               3                       # number of overall MSHR hits (Count)
system.l2cache.demandMshrMisses::cpu.inst          270                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data          167                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::trafficgen        13433                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total          13870                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst          270                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data          167                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::trafficgen        13433                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total         13870                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst     29196304                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data     17733111                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::trafficgen   2803269100                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total   2850198515                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst     29196304                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data     17733111                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::trafficgen   2803269100                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total   2850198515                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.974729                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.970930                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::trafficgen     0.433155                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.440863                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.974729                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.970930                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::trafficgen     0.433155                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.440863                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 108134.459259                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 106186.293413                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::trafficgen 208685.260180                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 205493.764600                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 108134.459259                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 106186.293413                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::trafficgen 208685.260180                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 205493.764600                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                      5692                       # number of replacements (Count)
system.l2cache.ReadExReq.misses::cpu.data           85                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total             85                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data      9955995                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total      9955995                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data           85                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total           85                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total            1                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 117129.352941                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 117129.352941                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data           85                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total           85                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data      9102998                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total      9102998                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 107094.094118                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 107094.094118                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadReq.hits::trafficgen         11915                       # number of ReadReq hits (Count)
system.l2cache.ReadReq.hits::total              11915                       # number of ReadReq hits (Count)
system.l2cache.ReadReq.misses::trafficgen         6455                       # number of ReadReq misses (Count)
system.l2cache.ReadReq.misses::total             6455                       # number of ReadReq misses (Count)
system.l2cache.ReadReq.missLatency::trafficgen   2633789810                       # number of ReadReq miss ticks (Tick)
system.l2cache.ReadReq.missLatency::total   2633789810                       # number of ReadReq miss ticks (Tick)
system.l2cache.ReadReq.accesses::trafficgen        18370                       # number of ReadReq accesses(hits+misses) (Count)
system.l2cache.ReadReq.accesses::total          18370                       # number of ReadReq accesses(hits+misses) (Count)
system.l2cache.ReadReq.missRate::trafficgen     0.351388                       # miss rate for ReadReq accesses (Ratio)
system.l2cache.ReadReq.missRate::total       0.351388                       # miss rate for ReadReq accesses (Ratio)
system.l2cache.ReadReq.avgMissLatency::trafficgen 408023.208366                       # average ReadReq miss latency ((Tick/Count))
system.l2cache.ReadReq.avgMissLatency::total 408023.208366                       # average ReadReq miss latency ((Tick/Count))
system.l2cache.ReadReq.mshrHits::trafficgen            2                       # number of ReadReq MSHR hits (Count)
system.l2cache.ReadReq.mshrHits::total              2                       # number of ReadReq MSHR hits (Count)
system.l2cache.ReadReq.mshrMisses::trafficgen         6453                       # number of ReadReq MSHR misses (Count)
system.l2cache.ReadReq.mshrMisses::total         6453                       # number of ReadReq MSHR misses (Count)
system.l2cache.ReadReq.mshrMissLatency::trafficgen   2568626216                       # number of ReadReq MSHR miss ticks (Tick)
system.l2cache.ReadReq.mshrMissLatency::total   2568626216                       # number of ReadReq MSHR miss ticks (Tick)
system.l2cache.ReadReq.mshrMissRate::trafficgen     0.351279                       # mshr miss rate for ReadReq accesses (Ratio)
system.l2cache.ReadReq.mshrMissRate::total     0.351279                       # mshr miss rate for ReadReq accesses (Ratio)
system.l2cache.ReadReq.avgMshrMissLatency::trafficgen 398051.482411                       # average ReadReq mshr miss latency ((Tick/Count))
system.l2cache.ReadReq.avgMshrMissLatency::total 398051.482411                       # average ReadReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.inst            7                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.data            5                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total           12                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.inst          270                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.data           82                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total          352                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst     31902298                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.data      9455108                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total     41357406                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst          277                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.data           87                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total          364                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst     0.974729                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.942529                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.967033                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 118156.659259                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 115306.195122                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 117492.630682                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst          270                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data           82                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total          352                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst     29196304                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data      8630113                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total     37826417                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst     0.974729                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.942529                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.967033                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 108134.459259                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 105245.280488                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 107461.411932                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.WriteLineReq.hits::trafficgen         5661                       # number of WriteLineReq hits (Count)
system.l2cache.WriteLineReq.hits::total          5661                       # number of WriteLineReq hits (Count)
system.l2cache.WriteLineReq.misses::trafficgen         6981                       # number of WriteLineReq misses (Count)
system.l2cache.WriteLineReq.misses::total         6981                       # number of WriteLineReq misses (Count)
system.l2cache.WriteLineReq.missLatency::trafficgen    306125192                       # number of WriteLineReq miss ticks (Tick)
system.l2cache.WriteLineReq.missLatency::total    306125192                       # number of WriteLineReq miss ticks (Tick)
system.l2cache.WriteLineReq.accesses::trafficgen        12642                       # number of WriteLineReq accesses(hits+misses) (Count)
system.l2cache.WriteLineReq.accesses::total        12642                       # number of WriteLineReq accesses(hits+misses) (Count)
system.l2cache.WriteLineReq.missRate::trafficgen     0.552207                       # miss rate for WriteLineReq accesses (Ratio)
system.l2cache.WriteLineReq.missRate::total     0.552207                       # miss rate for WriteLineReq accesses (Ratio)
system.l2cache.WriteLineReq.avgMissLatency::trafficgen 43851.194958                       # average WriteLineReq miss latency ((Tick/Count))
system.l2cache.WriteLineReq.avgMissLatency::total 43851.194958                       # average WriteLineReq miss latency ((Tick/Count))
system.l2cache.WriteLineReq.mshrHits::trafficgen            1                       # number of WriteLineReq MSHR hits (Count)
system.l2cache.WriteLineReq.mshrHits::total            1                       # number of WriteLineReq MSHR hits (Count)
system.l2cache.WriteLineReq.mshrMisses::trafficgen         6980                       # number of WriteLineReq MSHR misses (Count)
system.l2cache.WriteLineReq.mshrMisses::total         6980                       # number of WriteLineReq MSHR misses (Count)
system.l2cache.WriteLineReq.mshrMissLatency::trafficgen    234642884                       # number of WriteLineReq MSHR miss ticks (Tick)
system.l2cache.WriteLineReq.mshrMissLatency::total    234642884                       # number of WriteLineReq MSHR miss ticks (Tick)
system.l2cache.WriteLineReq.mshrMissRate::trafficgen     0.552128                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.l2cache.WriteLineReq.mshrMissRate::total     0.552128                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.l2cache.WriteLineReq.avgMshrMissLatency::trafficgen 33616.459026                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.l2cache.WriteLineReq.avgMshrMissLatency::total 33616.459026                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED    153017000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse             5737.566105                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                    6753                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                  5692                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  1.186402                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                 109000                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::cpu.inst    81.341097                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data    62.462485                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::trafficgen  5593.762523                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.009929                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.007625                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::trafficgen      0.682832                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.700386                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024         8124                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0            1139                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1            5146                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2            1839                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024     0.991699                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses                265504                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses               265504                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    153017000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl1.avgPriority_cpu.inst::samples       270.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl1.avgPriority_cpu.data::samples       167.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl1.priorityMinLatency      0.000000050010                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl1.priorityMaxLatency      0.000000448010                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl1.numStayReadState                 913                       # Number of times bus staying in READ state (Count)
system.mem_ctrl1.numStayWriteState                  0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl1.readReqs                         437                       # Number of read requests accepted (Count)
system.mem_ctrl1.writeReqs                          0                       # Number of write requests accepted (Count)
system.mem_ctrl1.readBursts                       437                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl1.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl1.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl1.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl1.avgRdQLen                       1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl1.avgWrQLen                       0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl1.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl1.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl1.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrl1.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrl1.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrl1.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrl1.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrl1.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrl1.readPktSize::6                   437                       # Read request sizes (log2) (Count)
system.mem_ctrl1.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrl1.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrl1.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrl1.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrl1.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrl1.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrl1.writePktSize::6                    0                       # Write request sizes (log2) (Count)
system.mem_ctrl1.rdQLenPdf::0                     437                       # What read queue length does an incoming req see (Count)
system.mem_ctrl1.rdQLenPdf::1                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl1.rdQLenPdf::2                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl1.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl1.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl1.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl1.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl1.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl1.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl1.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl1.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl1.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl1.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl1.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl1.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl1.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl1.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl1.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl1.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl1.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl1.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl1.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl1.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl1.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl1.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl1.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl1.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl1.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl1.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl1.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl1.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl1.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl1.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl1.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl1.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl1.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl1.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl1.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl1.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl1.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl1.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl1.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl1.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl1.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl1.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl1.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl1.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl1.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl1.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl1.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl1.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl1.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl1.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl1.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl1.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl1.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl1.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl1.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl1.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl1.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl1.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl1.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl1.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl1.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl1.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl1.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl1.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl1.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl1.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl1.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl1.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl1.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl1.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl1.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl1.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl1.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl1.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl1.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl1.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl1.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl1.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl1.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl1.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl1.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl1.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl1.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl1.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl1.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl1.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl1.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl1.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl1.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl1.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl1.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl1.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl1.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl1.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl1.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl1.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl1.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl1.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl1.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl1.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl1.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl1.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl1.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl1.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl1.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl1.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl1.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl1.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl1.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl1.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl1.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl1.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl1.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl1.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl1.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl1.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl1.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl1.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl1.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl1.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl1.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl1.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl1.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl1.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl1.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl1.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl1.bytesReadSys                   27968                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl1.bytesWrittenSys                    0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl1.avgRdBWSys              182777077.05679759                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl1.avgWrBWSys                0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl1.totGap                     152865001                       # Total gap between requests (Tick)
system.mem_ctrl1.avgGap                     349805.49                       # Average gap between requests ((Tick/Count))
system.mem_ctrl1.requestorReadBytes::cpu.inst        17280                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl1.requestorReadBytes::cpu.data        10688                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl1.requestorReadRate::cpu.inst 112928628.845160990953                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl1.requestorReadRate::cpu.data 69848448.211636617780                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl1.requestorReadAccesses::cpu.inst          270                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl1.requestorReadAccesses::cpu.data          167                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl1.requestorReadTotalLat::cpu.inst     14519700                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl1.requestorReadTotalLat::cpu.data      9214670                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl1.requestorReadAvgLat::cpu.inst     53776.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl1.requestorReadAvgLat::cpu.data     55177.66                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl1.dram.bytesRead::cpu.inst        17280                       # Number of bytes read from this memory (Byte)
system.mem_ctrl1.dram.bytesRead::cpu.data        10688                       # Number of bytes read from this memory (Byte)
system.mem_ctrl1.dram.bytesRead::total          27968                       # Number of bytes read from this memory (Byte)
system.mem_ctrl1.dram.bytesInstRead::cpu.inst        17280                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl1.dram.bytesInstRead::total        17280                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl1.dram.numReads::cpu.inst          270                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl1.dram.numReads::cpu.data          167                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl1.dram.numReads::total             437                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl1.dram.bwRead::cpu.inst      112928629                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl1.dram.bwRead::cpu.data       69848448                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl1.dram.bwRead::total         182777077                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl1.dram.bwInstRead::cpu.inst    112928629                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl1.dram.bwInstRead::total     112928629                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl1.dram.bwTotal::cpu.inst     112928629                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl1.dram.bwTotal::cpu.data      69848448                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl1.dram.bwTotal::total        182777077                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl1.dram.readBursts                  437                       # Number of DRAM read bursts (Count)
system.mem_ctrl1.dram.writeBursts                   0                       # Number of DRAM write bursts (Count)
system.mem_ctrl1.dram.perBankRdBursts::0           50                       # Per bank write bursts (Count)
system.mem_ctrl1.dram.perBankRdBursts::1           68                       # Per bank write bursts (Count)
system.mem_ctrl1.dram.perBankRdBursts::2           19                       # Per bank write bursts (Count)
system.mem_ctrl1.dram.perBankRdBursts::3           15                       # Per bank write bursts (Count)
system.mem_ctrl1.dram.perBankRdBursts::4           21                       # Per bank write bursts (Count)
system.mem_ctrl1.dram.perBankRdBursts::5           26                       # Per bank write bursts (Count)
system.mem_ctrl1.dram.perBankRdBursts::6           22                       # Per bank write bursts (Count)
system.mem_ctrl1.dram.perBankRdBursts::7           11                       # Per bank write bursts (Count)
system.mem_ctrl1.dram.perBankRdBursts::8           16                       # Per bank write bursts (Count)
system.mem_ctrl1.dram.perBankRdBursts::9           30                       # Per bank write bursts (Count)
system.mem_ctrl1.dram.perBankRdBursts::10           13                       # Per bank write bursts (Count)
system.mem_ctrl1.dram.perBankRdBursts::11           37                       # Per bank write bursts (Count)
system.mem_ctrl1.dram.perBankRdBursts::12           30                       # Per bank write bursts (Count)
system.mem_ctrl1.dram.perBankRdBursts::13           42                       # Per bank write bursts (Count)
system.mem_ctrl1.dram.perBankRdBursts::14           15                       # Per bank write bursts (Count)
system.mem_ctrl1.dram.perBankRdBursts::15           22                       # Per bank write bursts (Count)
system.mem_ctrl1.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrl1.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrl1.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrl1.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrl1.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrl1.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrl1.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrl1.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrl1.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrl1.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrl1.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl1.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl1.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl1.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl1.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl1.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrl1.dram.totQLat                 9746000                       # Total ticks spent queuing (Tick)
system.mem_ctrl1.dram.totBusLat               3815010                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl1.dram.totMemAccLat           23734370                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl1.dram.avgQLat                22302.06                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl1.dram.avgBusLat               8730.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl1.dram.avgMemAccLat           54312.06                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl1.dram.readRowHits                   0                       # Number of row buffer hits during reads (Count)
system.mem_ctrl1.dram.writeRowHits                  0                       # Number of row buffer hits during writes (Count)
system.mem_ctrl1.dram.readRowHitRate             0.00                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl1.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl1.dram.bytesPerActivate::samples          437                       # Bytes accessed per row activation (Byte)
system.mem_ctrl1.dram.bytesPerActivate::mean           64                       # Bytes accessed per row activation (Byte)
system.mem_ctrl1.dram.bytesPerActivate::gmean    64.000000                       # Bytes accessed per row activation (Byte)
system.mem_ctrl1.dram.bytesPerActivate::64-71          437    100.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl1.dram.bytesPerActivate::total          437                       # Bytes accessed per row activation (Byte)
system.mem_ctrl1.dram.dramBytesRead             27968                       # Total bytes read (Byte)
system.mem_ctrl1.dram.dramBytesWritten              0                       # Total bytes written (Byte)
system.mem_ctrl1.dram.avgRdBW              182.777077                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl1.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl1.dram.peakBW                 10996.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl1.dram.busUtil                    1.66                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl1.dram.busUtilRead                1.66                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl1.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl1.dram.pageHitRate                0.00                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl1.dram.power_state.pwrStateResidencyTicks::UNDEFINED    153017000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl1.dram.rank0.actEnergy               0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl1.dram.rank0.preEnergy               0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl1.dram.rank0.readEnergy              0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl1.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl1.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl1.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl1.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl1.dram.rank0.totalEnergy             0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl1.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrl1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl1.dram.rank0.pwrStateTime::IDLE    118607000                       # Time in different power states (Tick)
system.mem_ctrl1.dram.rank0.pwrStateTime::REF      8190000                       # Time in different power states (Tick)
system.mem_ctrl1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl1.dram.rank0.pwrStateTime::ACT     26220000                       # Time in different power states (Tick)
system.mem_ctrl1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl1.power_state.pwrStateResidencyTicks::UNDEFINED    153017000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl2.avgPriority_writebacks::samples      3103.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl2.avgPriority_trafficgen::samples      6445.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl2.priorityMinLatency      0.000000050010                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl2.priorityMaxLatency      0.000042830579                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl2.numReadWriteTurnArounds          169                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl2.numWriteReadTurnArounds          169                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl2.numStayReadState                6875                       # Number of times bus staying in READ state (Count)
system.mem_ctrl2.numStayWriteState               2942                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl2.readReqs                        6449                       # Number of read requests accepted (Count)
system.mem_ctrl2.writeReqs                       3103                       # Number of write requests accepted (Count)
system.mem_ctrl2.readBursts                      6449                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl2.writeBursts                     3103                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl2.servicedByWrQ                      4                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl2.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl2.avgRdQLen                      36.22                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl2.avgWrQLen                      28.27                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl2.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl2.numWrRetry                        85                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl2.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrl2.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrl2.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrl2.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrl2.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrl2.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrl2.readPktSize::6                  6449                       # Read request sizes (log2) (Count)
system.mem_ctrl2.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrl2.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrl2.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrl2.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrl2.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrl2.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrl2.writePktSize::6                 3103                       # Write request sizes (log2) (Count)
system.mem_ctrl2.rdQLenPdf::0                      16                       # What read queue length does an incoming req see (Count)
system.mem_ctrl2.rdQLenPdf::1                      15                       # What read queue length does an incoming req see (Count)
system.mem_ctrl2.rdQLenPdf::2                      24                       # What read queue length does an incoming req see (Count)
system.mem_ctrl2.rdQLenPdf::3                      49                       # What read queue length does an incoming req see (Count)
system.mem_ctrl2.rdQLenPdf::4                      75                       # What read queue length does an incoming req see (Count)
system.mem_ctrl2.rdQLenPdf::5                     154                       # What read queue length does an incoming req see (Count)
system.mem_ctrl2.rdQLenPdf::6                     244                       # What read queue length does an incoming req see (Count)
system.mem_ctrl2.rdQLenPdf::7                     302                       # What read queue length does an incoming req see (Count)
system.mem_ctrl2.rdQLenPdf::8                     342                       # What read queue length does an incoming req see (Count)
system.mem_ctrl2.rdQLenPdf::9                     348                       # What read queue length does an incoming req see (Count)
system.mem_ctrl2.rdQLenPdf::10                    328                       # What read queue length does an incoming req see (Count)
system.mem_ctrl2.rdQLenPdf::11                    235                       # What read queue length does an incoming req see (Count)
system.mem_ctrl2.rdQLenPdf::12                    166                       # What read queue length does an incoming req see (Count)
system.mem_ctrl2.rdQLenPdf::13                    127                       # What read queue length does an incoming req see (Count)
system.mem_ctrl2.rdQLenPdf::14                    123                       # What read queue length does an incoming req see (Count)
system.mem_ctrl2.rdQLenPdf::15                    102                       # What read queue length does an incoming req see (Count)
system.mem_ctrl2.rdQLenPdf::16                     86                       # What read queue length does an incoming req see (Count)
system.mem_ctrl2.rdQLenPdf::17                    107                       # What read queue length does an incoming req see (Count)
system.mem_ctrl2.rdQLenPdf::18                     86                       # What read queue length does an incoming req see (Count)
system.mem_ctrl2.rdQLenPdf::19                     66                       # What read queue length does an incoming req see (Count)
system.mem_ctrl2.rdQLenPdf::20                     65                       # What read queue length does an incoming req see (Count)
system.mem_ctrl2.rdQLenPdf::21                     71                       # What read queue length does an incoming req see (Count)
system.mem_ctrl2.rdQLenPdf::22                     70                       # What read queue length does an incoming req see (Count)
system.mem_ctrl2.rdQLenPdf::23                     78                       # What read queue length does an incoming req see (Count)
system.mem_ctrl2.rdQLenPdf::24                     64                       # What read queue length does an incoming req see (Count)
system.mem_ctrl2.rdQLenPdf::25                     57                       # What read queue length does an incoming req see (Count)
system.mem_ctrl2.rdQLenPdf::26                     53                       # What read queue length does an incoming req see (Count)
system.mem_ctrl2.rdQLenPdf::27                     51                       # What read queue length does an incoming req see (Count)
system.mem_ctrl2.rdQLenPdf::28                     67                       # What read queue length does an incoming req see (Count)
system.mem_ctrl2.rdQLenPdf::29                     38                       # What read queue length does an incoming req see (Count)
system.mem_ctrl2.rdQLenPdf::30                     38                       # What read queue length does an incoming req see (Count)
system.mem_ctrl2.rdQLenPdf::31                     47                       # What read queue length does an incoming req see (Count)
system.mem_ctrl2.rdQLenPdf::32                     51                       # What read queue length does an incoming req see (Count)
system.mem_ctrl2.rdQLenPdf::33                     70                       # What read queue length does an incoming req see (Count)
system.mem_ctrl2.rdQLenPdf::34                     81                       # What read queue length does an incoming req see (Count)
system.mem_ctrl2.rdQLenPdf::35                     61                       # What read queue length does an incoming req see (Count)
system.mem_ctrl2.rdQLenPdf::36                     69                       # What read queue length does an incoming req see (Count)
system.mem_ctrl2.rdQLenPdf::37                     62                       # What read queue length does an incoming req see (Count)
system.mem_ctrl2.rdQLenPdf::38                     57                       # What read queue length does an incoming req see (Count)
system.mem_ctrl2.rdQLenPdf::39                     52                       # What read queue length does an incoming req see (Count)
system.mem_ctrl2.rdQLenPdf::40                     43                       # What read queue length does an incoming req see (Count)
system.mem_ctrl2.rdQLenPdf::41                     40                       # What read queue length does an incoming req see (Count)
system.mem_ctrl2.rdQLenPdf::42                     41                       # What read queue length does an incoming req see (Count)
system.mem_ctrl2.rdQLenPdf::43                     40                       # What read queue length does an incoming req see (Count)
system.mem_ctrl2.rdQLenPdf::44                     40                       # What read queue length does an incoming req see (Count)
system.mem_ctrl2.rdQLenPdf::45                     40                       # What read queue length does an incoming req see (Count)
system.mem_ctrl2.rdQLenPdf::46                     51                       # What read queue length does an incoming req see (Count)
system.mem_ctrl2.rdQLenPdf::47                     44                       # What read queue length does an incoming req see (Count)
system.mem_ctrl2.rdQLenPdf::48                     70                       # What read queue length does an incoming req see (Count)
system.mem_ctrl2.rdQLenPdf::49                     92                       # What read queue length does an incoming req see (Count)
system.mem_ctrl2.rdQLenPdf::50                    104                       # What read queue length does an incoming req see (Count)
system.mem_ctrl2.rdQLenPdf::51                    171                       # What read queue length does an incoming req see (Count)
system.mem_ctrl2.rdQLenPdf::52                    301                       # What read queue length does an incoming req see (Count)
system.mem_ctrl2.rdQLenPdf::53                    378                       # What read queue length does an incoming req see (Count)
system.mem_ctrl2.rdQLenPdf::54                    260                       # What read queue length does an incoming req see (Count)
system.mem_ctrl2.rdQLenPdf::55                    132                       # What read queue length does an incoming req see (Count)
system.mem_ctrl2.rdQLenPdf::56                     77                       # What read queue length does an incoming req see (Count)
system.mem_ctrl2.rdQLenPdf::57                     80                       # What read queue length does an incoming req see (Count)
system.mem_ctrl2.rdQLenPdf::58                     66                       # What read queue length does an incoming req see (Count)
system.mem_ctrl2.rdQLenPdf::59                     62                       # What read queue length does an incoming req see (Count)
system.mem_ctrl2.rdQLenPdf::60                     45                       # What read queue length does an incoming req see (Count)
system.mem_ctrl2.rdQLenPdf::61                     35                       # What read queue length does an incoming req see (Count)
system.mem_ctrl2.rdQLenPdf::62                     24                       # What read queue length does an incoming req see (Count)
system.mem_ctrl2.rdQLenPdf::63                     12                       # What read queue length does an incoming req see (Count)
system.mem_ctrl2.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl2.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl2.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl2.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl2.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl2.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl2.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl2.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl2.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl2.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl2.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl2.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl2.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl2.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl2.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl2.wrQLenPdf::15                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrl2.wrQLenPdf::16                      8                       # What write queue length does an incoming req see (Count)
system.mem_ctrl2.wrQLenPdf::17                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrl2.wrQLenPdf::18                      9                       # What write queue length does an incoming req see (Count)
system.mem_ctrl2.wrQLenPdf::19                     11                       # What write queue length does an incoming req see (Count)
system.mem_ctrl2.wrQLenPdf::20                     10                       # What write queue length does an incoming req see (Count)
system.mem_ctrl2.wrQLenPdf::21                     11                       # What write queue length does an incoming req see (Count)
system.mem_ctrl2.wrQLenPdf::22                     13                       # What write queue length does an incoming req see (Count)
system.mem_ctrl2.wrQLenPdf::23                     12                       # What write queue length does an incoming req see (Count)
system.mem_ctrl2.wrQLenPdf::24                     11                       # What write queue length does an incoming req see (Count)
system.mem_ctrl2.wrQLenPdf::25                     13                       # What write queue length does an incoming req see (Count)
system.mem_ctrl2.wrQLenPdf::26                     13                       # What write queue length does an incoming req see (Count)
system.mem_ctrl2.wrQLenPdf::27                     15                       # What write queue length does an incoming req see (Count)
system.mem_ctrl2.wrQLenPdf::28                     13                       # What write queue length does an incoming req see (Count)
system.mem_ctrl2.wrQLenPdf::29                     16                       # What write queue length does an incoming req see (Count)
system.mem_ctrl2.wrQLenPdf::30                     18                       # What write queue length does an incoming req see (Count)
system.mem_ctrl2.wrQLenPdf::31                     13                       # What write queue length does an incoming req see (Count)
system.mem_ctrl2.wrQLenPdf::32                     17                       # What write queue length does an incoming req see (Count)
system.mem_ctrl2.wrQLenPdf::33                     14                       # What write queue length does an incoming req see (Count)
system.mem_ctrl2.wrQLenPdf::34                     24                       # What write queue length does an incoming req see (Count)
system.mem_ctrl2.wrQLenPdf::35                     19                       # What write queue length does an incoming req see (Count)
system.mem_ctrl2.wrQLenPdf::36                     22                       # What write queue length does an incoming req see (Count)
system.mem_ctrl2.wrQLenPdf::37                     21                       # What write queue length does an incoming req see (Count)
system.mem_ctrl2.wrQLenPdf::38                     14                       # What write queue length does an incoming req see (Count)
system.mem_ctrl2.wrQLenPdf::39                     19                       # What write queue length does an incoming req see (Count)
system.mem_ctrl2.wrQLenPdf::40                     15                       # What write queue length does an incoming req see (Count)
system.mem_ctrl2.wrQLenPdf::41                     18                       # What write queue length does an incoming req see (Count)
system.mem_ctrl2.wrQLenPdf::42                     30                       # What write queue length does an incoming req see (Count)
system.mem_ctrl2.wrQLenPdf::43                     30                       # What write queue length does an incoming req see (Count)
system.mem_ctrl2.wrQLenPdf::44                     36                       # What write queue length does an incoming req see (Count)
system.mem_ctrl2.wrQLenPdf::45                     64                       # What write queue length does an incoming req see (Count)
system.mem_ctrl2.wrQLenPdf::46                     72                       # What write queue length does an incoming req see (Count)
system.mem_ctrl2.wrQLenPdf::47                     80                       # What write queue length does an incoming req see (Count)
system.mem_ctrl2.wrQLenPdf::48                     97                       # What write queue length does an incoming req see (Count)
system.mem_ctrl2.wrQLenPdf::49                    112                       # What write queue length does an incoming req see (Count)
system.mem_ctrl2.wrQLenPdf::50                    152                       # What write queue length does an incoming req see (Count)
system.mem_ctrl2.wrQLenPdf::51                    170                       # What write queue length does an incoming req see (Count)
system.mem_ctrl2.wrQLenPdf::52                    173                       # What write queue length does an incoming req see (Count)
system.mem_ctrl2.wrQLenPdf::53                    194                       # What write queue length does an incoming req see (Count)
system.mem_ctrl2.wrQLenPdf::54                    217                       # What write queue length does an incoming req see (Count)
system.mem_ctrl2.wrQLenPdf::55                    187                       # What write queue length does an incoming req see (Count)
system.mem_ctrl2.wrQLenPdf::56                    110                       # What write queue length does an incoming req see (Count)
system.mem_ctrl2.wrQLenPdf::57                     92                       # What write queue length does an incoming req see (Count)
system.mem_ctrl2.wrQLenPdf::58                     89                       # What write queue length does an incoming req see (Count)
system.mem_ctrl2.wrQLenPdf::59                    105                       # What write queue length does an incoming req see (Count)
system.mem_ctrl2.wrQLenPdf::60                    140                       # What write queue length does an incoming req see (Count)
system.mem_ctrl2.wrQLenPdf::61                    176                       # What write queue length does an incoming req see (Count)
system.mem_ctrl2.wrQLenPdf::62                    182                       # What write queue length does an incoming req see (Count)
system.mem_ctrl2.wrQLenPdf::63                    197                       # What write queue length does an incoming req see (Count)
system.mem_ctrl2.rdPerTurnAround::samples          169                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl2.rdPerTurnAround::mean      37.852071                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl2.rdPerTurnAround::stdev    186.457376                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl2.rdPerTurnAround::0-63            162     95.86%     95.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrl2.rdPerTurnAround::64-127            4      2.37%     98.22% # Reads before turning the bus around for writes (Count)
system.mem_ctrl2.rdPerTurnAround::128-191            2      1.18%     99.41% # Reads before turning the bus around for writes (Count)
system.mem_ctrl2.rdPerTurnAround::2432-2495            1      0.59%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl2.rdPerTurnAround::total           169                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl2.wrPerTurnAround::samples          169                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl2.wrPerTurnAround::mean      17.982249                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl2.wrPerTurnAround::gmean     16.681136                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl2.wrPerTurnAround::stdev     17.556871                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl2.wrPerTurnAround::16-19           163     96.45%     96.45% # Writes before turning the bus around for reads (Count)
system.mem_ctrl2.wrPerTurnAround::28-31             1      0.59%     97.04% # Writes before turning the bus around for reads (Count)
system.mem_ctrl2.wrPerTurnAround::32-35             2      1.18%     98.22% # Writes before turning the bus around for reads (Count)
system.mem_ctrl2.wrPerTurnAround::44-47             1      0.59%     98.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrl2.wrPerTurnAround::48-51             1      0.59%     99.41% # Writes before turning the bus around for reads (Count)
system.mem_ctrl2.wrPerTurnAround::236-239            1      0.59%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl2.wrPerTurnAround::total           169                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl2.bytesReadWrQ                     256                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl2.bytesReadSys                  412736                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl2.bytesWrittenSys               198592                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl2.avgRdBWSys              2697321212.67571592                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl2.avgWrBWSys              1297842723.35753536                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl2.totGap                     152831000                       # Total gap between requests (Tick)
system.mem_ctrl2.avgGap                      15999.90                       # Average gap between requests ((Tick/Count))
system.mem_ctrl2.requestorReadBytes::trafficgen       409856                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl2.requestorWriteBytes::writebacks       194496                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl2.requestorReadRate::trafficgen 2678499774.534855365753                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl2.requestorWriteRate::writebacks 1271074455.779423236847                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl2.requestorReadAccesses::trafficgen         6449                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl2.requestorWriteAccesses::writebacks         3103                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl2.requestorReadTotalLat::trafficgen   2207495833                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl2.requestorWriteTotalLat::writebacks   4126584789                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl2.requestorReadAvgLat::trafficgen    342300.49                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl2.requestorWriteAvgLat::writebacks   1329869.41                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl2.dram.bytesRead::trafficgen       409664                       # Number of bytes read from this memory (Byte)
system.mem_ctrl2.dram.bytesRead::total         409664                       # Number of bytes read from this memory (Byte)
system.mem_ctrl2.dram.bytesWritten::writebacks       198592                       # Number of bytes written to this memory (Byte)
system.mem_ctrl2.dram.bytesWritten::total       198592                       # Number of bytes written to this memory (Byte)
system.mem_ctrl2.dram.numReads::trafficgen         6401                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl2.dram.numReads::total            6401                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl2.dram.numWrites::writebacks         3103                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl2.dram.numWrites::total           3103                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl2.dram.bwRead::trafficgen   2677245012                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl2.dram.bwRead::total        2677245012                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl2.dram.bwWrite::writebacks   1297842723                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl2.dram.bwWrite::total       1297842723                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl2.dram.bwTotal::writebacks   1297842723                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl2.dram.bwTotal::trafficgen   2677245012                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl2.dram.bwTotal::total       3975087735                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl2.dram.readBursts                 6404                       # Number of DRAM read bursts (Count)
system.mem_ctrl2.dram.writeBursts                3039                       # Number of DRAM write bursts (Count)
system.mem_ctrl2.dram.perBankRdBursts::0          408                       # Per bank write bursts (Count)
system.mem_ctrl2.dram.perBankRdBursts::1          393                       # Per bank write bursts (Count)
system.mem_ctrl2.dram.perBankRdBursts::2          408                       # Per bank write bursts (Count)
system.mem_ctrl2.dram.perBankRdBursts::3          388                       # Per bank write bursts (Count)
system.mem_ctrl2.dram.perBankRdBursts::4          410                       # Per bank write bursts (Count)
system.mem_ctrl2.dram.perBankRdBursts::5          449                       # Per bank write bursts (Count)
system.mem_ctrl2.dram.perBankRdBursts::6          434                       # Per bank write bursts (Count)
system.mem_ctrl2.dram.perBankRdBursts::7          421                       # Per bank write bursts (Count)
system.mem_ctrl2.dram.perBankRdBursts::8          410                       # Per bank write bursts (Count)
system.mem_ctrl2.dram.perBankRdBursts::9          357                       # Per bank write bursts (Count)
system.mem_ctrl2.dram.perBankRdBursts::10          392                       # Per bank write bursts (Count)
system.mem_ctrl2.dram.perBankRdBursts::11          378                       # Per bank write bursts (Count)
system.mem_ctrl2.dram.perBankRdBursts::12          404                       # Per bank write bursts (Count)
system.mem_ctrl2.dram.perBankRdBursts::13          377                       # Per bank write bursts (Count)
system.mem_ctrl2.dram.perBankRdBursts::14          397                       # Per bank write bursts (Count)
system.mem_ctrl2.dram.perBankRdBursts::15          378                       # Per bank write bursts (Count)
system.mem_ctrl2.dram.perBankWrBursts::0          198                       # Per bank write bursts (Count)
system.mem_ctrl2.dram.perBankWrBursts::1          236                       # Per bank write bursts (Count)
system.mem_ctrl2.dram.perBankWrBursts::2          229                       # Per bank write bursts (Count)
system.mem_ctrl2.dram.perBankWrBursts::3          200                       # Per bank write bursts (Count)
system.mem_ctrl2.dram.perBankWrBursts::4          203                       # Per bank write bursts (Count)
system.mem_ctrl2.dram.perBankWrBursts::5          210                       # Per bank write bursts (Count)
system.mem_ctrl2.dram.perBankWrBursts::6          190                       # Per bank write bursts (Count)
system.mem_ctrl2.dram.perBankWrBursts::7          160                       # Per bank write bursts (Count)
system.mem_ctrl2.dram.perBankWrBursts::8          187                       # Per bank write bursts (Count)
system.mem_ctrl2.dram.perBankWrBursts::9          176                       # Per bank write bursts (Count)
system.mem_ctrl2.dram.perBankWrBursts::10          184                       # Per bank write bursts (Count)
system.mem_ctrl2.dram.perBankWrBursts::11          161                       # Per bank write bursts (Count)
system.mem_ctrl2.dram.perBankWrBursts::12          202                       # Per bank write bursts (Count)
system.mem_ctrl2.dram.perBankWrBursts::13          163                       # Per bank write bursts (Count)
system.mem_ctrl2.dram.perBankWrBursts::14          162                       # Per bank write bursts (Count)
system.mem_ctrl2.dram.perBankWrBursts::15          178                       # Per bank write bursts (Count)
system.mem_ctrl2.dram.totQLat              2002503793                       # Total ticks spent queuing (Tick)
system.mem_ctrl2.dram.totBusLat              55906920                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl2.dram.totMemAccLat         2207495833                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl2.dram.avgQLat               312695.78                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl2.dram.avgBusLat               8730.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl2.dram.avgMemAccLat          344705.78                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl2.dram.readRowHits                 924                       # Number of row buffer hits during reads (Count)
system.mem_ctrl2.dram.writeRowHits                216                       # Number of row buffer hits during writes (Count)
system.mem_ctrl2.dram.readRowHitRate            14.43                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl2.dram.writeRowHitRate            7.11                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl2.dram.bytesPerActivate::samples         8303                       # Bytes accessed per row activation (Byte)
system.mem_ctrl2.dram.bytesPerActivate::mean    72.787185                       # Bytes accessed per row activation (Byte)
system.mem_ctrl2.dram.bytesPerActivate::gmean    66.614025                       # Bytes accessed per row activation (Byte)
system.mem_ctrl2.dram.bytesPerActivate::stdev    76.756941                       # Bytes accessed per row activation (Byte)
system.mem_ctrl2.dram.bytesPerActivate::0-127         8059     97.06%     97.06% # Bytes accessed per row activation (Byte)
system.mem_ctrl2.dram.bytesPerActivate::128-255          153      1.84%     98.90% # Bytes accessed per row activation (Byte)
system.mem_ctrl2.dram.bytesPerActivate::256-383           13      0.16%     99.06% # Bytes accessed per row activation (Byte)
system.mem_ctrl2.dram.bytesPerActivate::384-511            8      0.10%     99.16% # Bytes accessed per row activation (Byte)
system.mem_ctrl2.dram.bytesPerActivate::512-639           12      0.14%     99.30% # Bytes accessed per row activation (Byte)
system.mem_ctrl2.dram.bytesPerActivate::640-767           14      0.17%     99.47% # Bytes accessed per row activation (Byte)
system.mem_ctrl2.dram.bytesPerActivate::768-895            2      0.02%     99.49% # Bytes accessed per row activation (Byte)
system.mem_ctrl2.dram.bytesPerActivate::896-1023            4      0.05%     99.54% # Bytes accessed per row activation (Byte)
system.mem_ctrl2.dram.bytesPerActivate::1024-1151           38      0.46%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl2.dram.bytesPerActivate::total         8303                       # Bytes accessed per row activation (Byte)
system.mem_ctrl2.dram.dramBytesRead            409856                       # Total bytes read (Byte)
system.mem_ctrl2.dram.dramBytesWritten         194496                       # Total bytes written (Byte)
system.mem_ctrl2.dram.avgRdBW             2678.499775                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl2.dram.avgWrBW             1271.074456                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl2.dram.peakBW                 10996.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl2.dram.busUtil                   35.92                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl2.dram.busUtilRead               24.36                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl2.dram.busUtilWrite              11.56                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl2.dram.pageHitRate               12.07                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl2.dram.power_state.pwrStateResidencyTicks::UNDEFINED    153017000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl2.dram.rank0.actEnergy               0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl2.dram.rank0.preEnergy               0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl2.dram.rank0.readEnergy              0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl2.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl2.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl2.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl2.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl2.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl2.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl2.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl2.dram.rank0.totalEnergy             0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl2.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrl2.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl2.dram.rank0.pwrStateTime::IDLE     59959430                       # Time in different power states (Tick)
system.mem_ctrl2.dram.rank0.pwrStateTime::REF      8190000                       # Time in different power states (Tick)
system.mem_ctrl2.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl2.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl2.dram.rank0.pwrStateTime::ACT     84867570                       # Time in different power states (Tick)
system.mem_ctrl2.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl2.power_state.pwrStateResidencyTicks::UNDEFINED    153017000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq                18370                       # Transaction distribution (Count)
system.membus.transDist::ReadResp               18682                       # Transaction distribution (Count)
system.membus.transDist::WriteReq               12642                       # Transaction distribution (Count)
system.membus.transDist::WriteResp              12640                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          3106                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              2586                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                 85                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                85                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            364                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port          554                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port          344                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.trafficgen.port::system.l2cache.cpu_side_port        61970                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   62868                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port        17728                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port        11008                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.trafficgen.port::system.l2cache.cpu_side_port      1981440                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  2010176                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                             5692                       # Total snoops (Count)
system.membus.snoopTraffic                     198784                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              38196                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.006100                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.078868                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    37966     99.40%     99.40% # Request fanout histogram (Count)
system.membus.snoopFanout::1                      227      0.59%     99.99% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        3      0.01%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                2                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                38196                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    153017000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy            89440961                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy            1520864                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy             941918                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy          104230000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.7                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests            480                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests           13                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops              217                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops          214                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.trafficgen.numSuppressed                     0                       # Number of suppressed packets to non-memory space (Count)
system.trafficgen.numPackets                    31013                       # Number of packets generated (Count)
system.trafficgen.numRetries                    11868                       # Number of retries (Count)
system.trafficgen.retryTicks                 28892669                       # Time spent waiting due to back-pressure (Tick)
system.trafficgen.bytesRead                   1172352                       # Number of bytes read (Byte)
system.trafficgen.bytesWritten                 808960                       # Number of bytes written (Byte)
system.trafficgen.totalReadLatency         5318057798                       # Total latency of read requests (Tick)
system.trafficgen.totalWriteLatency        1179501669                       # Total latency of write requests (Tick)
system.trafficgen.totalReads                    18318                       # Total num of reads (Count)
system.trafficgen.totalWrites                   12640                       # Total num of writes (Count)
system.trafficgen.avgReadLatency         290318.691888                       # Avg latency of read requests ((Tick/Count))
system.trafficgen.avgWriteLatency        93315.005459                       # Avg latency of write requests ((Tick/Count))
system.trafficgen.readBW                 7661580085.872811                       # Read bandwidth ((Byte/Second))
system.trafficgen.writeBW                5286732846.677167                       # Write bandwidth ((Byte/Second))
system.trafficgen.power_state.pwrStateResidencyTicks::UNDEFINED    153017000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
