#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1b5a320 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1b11320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1b19440 .functor NOT 1, L_0x1b920a0, C4<0>, C4<0>, C4<0>;
L_0x1b91e80 .functor XOR 2, L_0x1b91d20, L_0x1b91de0, C4<00>, C4<00>;
L_0x1b91f90 .functor XOR 2, L_0x1b91e80, L_0x1b91ef0, C4<00>, C4<00>;
v0x1b86460_0 .net *"_ivl_10", 1 0, L_0x1b91ef0;  1 drivers
v0x1b86560_0 .net *"_ivl_12", 1 0, L_0x1b91f90;  1 drivers
v0x1b86640_0 .net *"_ivl_2", 1 0, L_0x1b89780;  1 drivers
v0x1b86700_0 .net *"_ivl_4", 1 0, L_0x1b91d20;  1 drivers
v0x1b867e0_0 .net *"_ivl_6", 1 0, L_0x1b91de0;  1 drivers
v0x1b86910_0 .net *"_ivl_8", 1 0, L_0x1b91e80;  1 drivers
v0x1b869f0_0 .net "a", 0 0, v0x1b7faa0_0;  1 drivers
v0x1b86a90_0 .net "b", 0 0, v0x1b7fb40_0;  1 drivers
v0x1b86b30_0 .net "c", 0 0, v0x1b7fbe0_0;  1 drivers
v0x1b86bd0_0 .var "clk", 0 0;
v0x1b86c70_0 .net "d", 0 0, v0x1b7fd20_0;  1 drivers
v0x1b86d10_0 .net "out_pos_dut", 0 0, L_0x1b91ba0;  1 drivers
v0x1b86db0_0 .net "out_pos_ref", 0 0, L_0x1b882e0;  1 drivers
v0x1b86e50_0 .net "out_sop_dut", 0 0, L_0x1b8b240;  1 drivers
v0x1b86ef0_0 .net "out_sop_ref", 0 0, L_0x1b5b830;  1 drivers
v0x1b86f90_0 .var/2u "stats1", 223 0;
v0x1b87030_0 .var/2u "strobe", 0 0;
v0x1b870d0_0 .net "tb_match", 0 0, L_0x1b920a0;  1 drivers
v0x1b871a0_0 .net "tb_mismatch", 0 0, L_0x1b19440;  1 drivers
v0x1b87240_0 .net "wavedrom_enable", 0 0, v0x1b7fff0_0;  1 drivers
v0x1b87310_0 .net "wavedrom_title", 511 0, v0x1b80090_0;  1 drivers
L_0x1b89780 .concat [ 1 1 0 0], L_0x1b882e0, L_0x1b5b830;
L_0x1b91d20 .concat [ 1 1 0 0], L_0x1b882e0, L_0x1b5b830;
L_0x1b91de0 .concat [ 1 1 0 0], L_0x1b91ba0, L_0x1b8b240;
L_0x1b91ef0 .concat [ 1 1 0 0], L_0x1b882e0, L_0x1b5b830;
L_0x1b920a0 .cmp/eeq 2, L_0x1b89780, L_0x1b91f90;
S_0x1b16170 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1b11320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1b19820 .functor AND 1, v0x1b7fbe0_0, v0x1b7fd20_0, C4<1>, C4<1>;
L_0x1b19c00 .functor NOT 1, v0x1b7faa0_0, C4<0>, C4<0>, C4<0>;
L_0x1b19fe0 .functor NOT 1, v0x1b7fb40_0, C4<0>, C4<0>, C4<0>;
L_0x1b1a260 .functor AND 1, L_0x1b19c00, L_0x1b19fe0, C4<1>, C4<1>;
L_0x1b34e20 .functor AND 1, L_0x1b1a260, v0x1b7fbe0_0, C4<1>, C4<1>;
L_0x1b5b830 .functor OR 1, L_0x1b19820, L_0x1b34e20, C4<0>, C4<0>;
L_0x1b87760 .functor NOT 1, v0x1b7fb40_0, C4<0>, C4<0>, C4<0>;
L_0x1b877d0 .functor OR 1, L_0x1b87760, v0x1b7fd20_0, C4<0>, C4<0>;
L_0x1b878e0 .functor AND 1, v0x1b7fbe0_0, L_0x1b877d0, C4<1>, C4<1>;
L_0x1b879a0 .functor NOT 1, v0x1b7faa0_0, C4<0>, C4<0>, C4<0>;
L_0x1b87a70 .functor OR 1, L_0x1b879a0, v0x1b7fb40_0, C4<0>, C4<0>;
L_0x1b87ae0 .functor AND 1, L_0x1b878e0, L_0x1b87a70, C4<1>, C4<1>;
L_0x1b87c60 .functor NOT 1, v0x1b7fb40_0, C4<0>, C4<0>, C4<0>;
L_0x1b87cd0 .functor OR 1, L_0x1b87c60, v0x1b7fd20_0, C4<0>, C4<0>;
L_0x1b87bf0 .functor AND 1, v0x1b7fbe0_0, L_0x1b87cd0, C4<1>, C4<1>;
L_0x1b87e60 .functor NOT 1, v0x1b7faa0_0, C4<0>, C4<0>, C4<0>;
L_0x1b87f60 .functor OR 1, L_0x1b87e60, v0x1b7fd20_0, C4<0>, C4<0>;
L_0x1b88020 .functor AND 1, L_0x1b87bf0, L_0x1b87f60, C4<1>, C4<1>;
L_0x1b881d0 .functor XNOR 1, L_0x1b87ae0, L_0x1b88020, C4<0>, C4<0>;
v0x1b18d70_0 .net *"_ivl_0", 0 0, L_0x1b19820;  1 drivers
v0x1b19170_0 .net *"_ivl_12", 0 0, L_0x1b87760;  1 drivers
v0x1b19550_0 .net *"_ivl_14", 0 0, L_0x1b877d0;  1 drivers
v0x1b19930_0 .net *"_ivl_16", 0 0, L_0x1b878e0;  1 drivers
v0x1b19d10_0 .net *"_ivl_18", 0 0, L_0x1b879a0;  1 drivers
v0x1b1a0f0_0 .net *"_ivl_2", 0 0, L_0x1b19c00;  1 drivers
v0x1b1a370_0 .net *"_ivl_20", 0 0, L_0x1b87a70;  1 drivers
v0x1b7e010_0 .net *"_ivl_24", 0 0, L_0x1b87c60;  1 drivers
v0x1b7e0f0_0 .net *"_ivl_26", 0 0, L_0x1b87cd0;  1 drivers
v0x1b7e1d0_0 .net *"_ivl_28", 0 0, L_0x1b87bf0;  1 drivers
v0x1b7e2b0_0 .net *"_ivl_30", 0 0, L_0x1b87e60;  1 drivers
v0x1b7e390_0 .net *"_ivl_32", 0 0, L_0x1b87f60;  1 drivers
v0x1b7e470_0 .net *"_ivl_36", 0 0, L_0x1b881d0;  1 drivers
L_0x7fd35e7a7018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1b7e530_0 .net *"_ivl_38", 0 0, L_0x7fd35e7a7018;  1 drivers
v0x1b7e610_0 .net *"_ivl_4", 0 0, L_0x1b19fe0;  1 drivers
v0x1b7e6f0_0 .net *"_ivl_6", 0 0, L_0x1b1a260;  1 drivers
v0x1b7e7d0_0 .net *"_ivl_8", 0 0, L_0x1b34e20;  1 drivers
v0x1b7e8b0_0 .net "a", 0 0, v0x1b7faa0_0;  alias, 1 drivers
v0x1b7e970_0 .net "b", 0 0, v0x1b7fb40_0;  alias, 1 drivers
v0x1b7ea30_0 .net "c", 0 0, v0x1b7fbe0_0;  alias, 1 drivers
v0x1b7eaf0_0 .net "d", 0 0, v0x1b7fd20_0;  alias, 1 drivers
v0x1b7ebb0_0 .net "out_pos", 0 0, L_0x1b882e0;  alias, 1 drivers
v0x1b7ec70_0 .net "out_sop", 0 0, L_0x1b5b830;  alias, 1 drivers
v0x1b7ed30_0 .net "pos0", 0 0, L_0x1b87ae0;  1 drivers
v0x1b7edf0_0 .net "pos1", 0 0, L_0x1b88020;  1 drivers
L_0x1b882e0 .functor MUXZ 1, L_0x7fd35e7a7018, L_0x1b87ae0, L_0x1b881d0, C4<>;
S_0x1b7ef70 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1b11320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1b7faa0_0 .var "a", 0 0;
v0x1b7fb40_0 .var "b", 0 0;
v0x1b7fbe0_0 .var "c", 0 0;
v0x1b7fc80_0 .net "clk", 0 0, v0x1b86bd0_0;  1 drivers
v0x1b7fd20_0 .var "d", 0 0;
v0x1b7fe10_0 .var/2u "fail", 0 0;
v0x1b7feb0_0 .var/2u "fail1", 0 0;
v0x1b7ff50_0 .net "tb_match", 0 0, L_0x1b920a0;  alias, 1 drivers
v0x1b7fff0_0 .var "wavedrom_enable", 0 0;
v0x1b80090_0 .var "wavedrom_title", 511 0;
E_0x1b288d0/0 .event negedge, v0x1b7fc80_0;
E_0x1b288d0/1 .event posedge, v0x1b7fc80_0;
E_0x1b288d0 .event/or E_0x1b288d0/0, E_0x1b288d0/1;
S_0x1b7f2a0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1b7ef70;
 .timescale -12 -12;
v0x1b7f4e0_0 .var/2s "i", 31 0;
E_0x1b28770 .event posedge, v0x1b7fc80_0;
S_0x1b7f5e0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1b7ef70;
 .timescale -12 -12;
v0x1b7f7e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1b7f8c0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1b7ef70;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1b80270 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1b11320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1b88490 .functor NOT 1, v0x1b7fb40_0, C4<0>, C4<0>, C4<0>;
L_0x1b88630 .functor AND 1, v0x1b7faa0_0, L_0x1b88490, C4<1>, C4<1>;
L_0x1b88710 .functor NOT 1, v0x1b7fbe0_0, C4<0>, C4<0>, C4<0>;
L_0x1b88890 .functor AND 1, L_0x1b88630, L_0x1b88710, C4<1>, C4<1>;
L_0x1b889d0 .functor NOT 1, v0x1b7fd20_0, C4<0>, C4<0>, C4<0>;
L_0x1b88b50 .functor AND 1, L_0x1b88890, L_0x1b889d0, C4<1>, C4<1>;
L_0x1b88ca0 .functor NOT 1, v0x1b7faa0_0, C4<0>, C4<0>, C4<0>;
L_0x1b88e20 .functor AND 1, L_0x1b88ca0, v0x1b7fb40_0, C4<1>, C4<1>;
L_0x1b88f30 .functor NOT 1, v0x1b7fbe0_0, C4<0>, C4<0>, C4<0>;
L_0x1b88fa0 .functor AND 1, L_0x1b88e20, L_0x1b88f30, C4<1>, C4<1>;
L_0x1b89110 .functor NOT 1, v0x1b7fd20_0, C4<0>, C4<0>, C4<0>;
L_0x1b89180 .functor AND 1, L_0x1b88fa0, L_0x1b89110, C4<1>, C4<1>;
L_0x1b892b0 .functor OR 1, L_0x1b88b50, L_0x1b89180, C4<0>, C4<0>;
L_0x1b893c0 .functor NOT 1, v0x1b7faa0_0, C4<0>, C4<0>, C4<0>;
L_0x1b89240 .functor NOT 1, v0x1b7fb40_0, C4<0>, C4<0>, C4<0>;
L_0x1b894b0 .functor AND 1, L_0x1b893c0, L_0x1b89240, C4<1>, C4<1>;
L_0x1b89650 .functor AND 1, L_0x1b894b0, v0x1b7fbe0_0, C4<1>, C4<1>;
L_0x1b89710 .functor NOT 1, v0x1b7fd20_0, C4<0>, C4<0>, C4<0>;
L_0x1b89820 .functor AND 1, L_0x1b89650, L_0x1b89710, C4<1>, C4<1>;
L_0x1b89930 .functor OR 1, L_0x1b892b0, L_0x1b89820, C4<0>, C4<0>;
L_0x1b89af0 .functor NOT 1, v0x1b7faa0_0, C4<0>, C4<0>, C4<0>;
L_0x1b89b60 .functor NOT 1, v0x1b7fb40_0, C4<0>, C4<0>, C4<0>;
L_0x1b89c90 .functor AND 1, L_0x1b89af0, L_0x1b89b60, C4<1>, C4<1>;
L_0x1b89da0 .functor NOT 1, v0x1b7fbe0_0, C4<0>, C4<0>, C4<0>;
L_0x1b89ee0 .functor AND 1, L_0x1b89c90, L_0x1b89da0, C4<1>, C4<1>;
L_0x1b89ff0 .functor AND 1, L_0x1b89ee0, v0x1b7fd20_0, C4<1>, C4<1>;
L_0x1b8a190 .functor OR 1, L_0x1b89930, L_0x1b89ff0, C4<0>, C4<0>;
L_0x1b8a2a0 .functor NOT 1, v0x1b7faa0_0, C4<0>, C4<0>, C4<0>;
L_0x1b8a400 .functor NOT 1, v0x1b7fb40_0, C4<0>, C4<0>, C4<0>;
L_0x1b8a470 .functor AND 1, L_0x1b8a2a0, L_0x1b8a400, C4<1>, C4<1>;
L_0x1b8a680 .functor AND 1, L_0x1b8a470, v0x1b7fd20_0, C4<1>, C4<1>;
L_0x1b8a740 .functor AND 1, L_0x1b8a680, v0x1b7fd20_0, C4<1>, C4<1>;
L_0x1b8a910 .functor OR 1, L_0x1b8a190, L_0x1b8a740, C4<0>, C4<0>;
L_0x1b8aa20 .functor AND 1, v0x1b7faa0_0, v0x1b7fb40_0, C4<1>, C4<1>;
L_0x1b8abb0 .functor AND 1, L_0x1b8aa20, v0x1b7fbe0_0, C4<1>, C4<1>;
L_0x1b8ac70 .functor NOT 1, v0x1b7fd20_0, C4<0>, C4<0>, C4<0>;
L_0x1b8ae10 .functor AND 1, L_0x1b8abb0, L_0x1b8ac70, C4<1>, C4<1>;
L_0x1b8af20 .functor OR 1, L_0x1b8a910, L_0x1b8ae10, C4<0>, C4<0>;
L_0x1b8ace0 .functor AND 1, v0x1b7faa0_0, v0x1b7fb40_0, C4<1>, C4<1>;
L_0x1b8ad50 .functor AND 1, L_0x1b8ace0, v0x1b7fd20_0, C4<1>, C4<1>;
L_0x1b8b180 .functor AND 1, L_0x1b8ad50, v0x1b7fd20_0, C4<1>, C4<1>;
L_0x1b8b240 .functor OR 1, L_0x1b8af20, L_0x1b8b180, C4<0>, C4<0>;
L_0x1b8b500 .functor NOT 1, v0x1b7faa0_0, C4<0>, C4<0>, C4<0>;
L_0x1b8b570 .functor OR 1, L_0x1b8b500, v0x1b7fb40_0, C4<0>, C4<0>;
L_0x1b8b7a0 .functor OR 1, L_0x1b8b570, v0x1b7fbe0_0, C4<0>, C4<0>;
L_0x1b8b860 .functor OR 1, L_0x1b8b7a0, v0x1b7fd20_0, C4<0>, C4<0>;
L_0x1b8baa0 .functor NOT 1, v0x1b7fb40_0, C4<0>, C4<0>, C4<0>;
L_0x1b8bd20 .functor OR 1, v0x1b7faa0_0, L_0x1b8baa0, C4<0>, C4<0>;
L_0x1b8bf70 .functor OR 1, L_0x1b8bd20, v0x1b7fbe0_0, C4<0>, C4<0>;
L_0x1b8c030 .functor OR 1, L_0x1b8bf70, v0x1b7fd20_0, C4<0>, C4<0>;
L_0x1b8c290 .functor OR 1, v0x1b7faa0_0, v0x1b7fb40_0, C4<0>, C4<0>;
L_0x1b8c510 .functor NOT 1, v0x1b7fbe0_0, C4<0>, C4<0>, C4<0>;
L_0x1b8c730 .functor OR 1, L_0x1b8c290, L_0x1b8c510, C4<0>, C4<0>;
L_0x1b8c840 .functor OR 1, L_0x1b8c730, v0x1b7fd20_0, C4<0>, C4<0>;
L_0x1b8cac0 .functor OR 1, v0x1b7faa0_0, v0x1b7fb40_0, C4<0>, C4<0>;
L_0x1b8cb30 .functor OR 1, L_0x1b8cac0, v0x1b7fbe0_0, C4<0>, C4<0>;
L_0x1b8cfd0 .functor NOT 1, v0x1b7fd20_0, C4<0>, C4<0>, C4<0>;
L_0x1b8d040 .functor OR 1, L_0x1b8cb30, L_0x1b8cfd0, C4<0>, C4<0>;
L_0x1b8d330 .functor OR 1, v0x1b7faa0_0, v0x1b7fb40_0, C4<0>, C4<0>;
L_0x1b8d3a0 .functor NOT 1, v0x1b7fbe0_0, C4<0>, C4<0>, C4<0>;
L_0x1b8d600 .functor OR 1, L_0x1b8d330, L_0x1b8d3a0, C4<0>, C4<0>;
L_0x1b8d710 .functor NOT 1, v0x1b7fd20_0, C4<0>, C4<0>, C4<0>;
L_0x1b8d980 .functor OR 1, L_0x1b8d600, L_0x1b8d710, C4<0>, C4<0>;
L_0x1b8da90 .functor NOT 1, v0x1b7faa0_0, C4<0>, C4<0>, C4<0>;
L_0x1b8dd10 .functor NOT 1, v0x1b7fb40_0, C4<0>, C4<0>, C4<0>;
L_0x1b8dd80 .functor OR 1, L_0x1b8da90, L_0x1b8dd10, C4<0>, C4<0>;
L_0x1b8e0b0 .functor NOT 1, v0x1b7fbe0_0, C4<0>, C4<0>, C4<0>;
L_0x1b8e120 .functor OR 1, L_0x1b8dd80, L_0x1b8e0b0, C4<0>, C4<0>;
L_0x1b8e460 .functor OR 1, L_0x1b8e120, v0x1b7fd20_0, C4<0>, C4<0>;
L_0x1b8e520 .functor NOT 1, v0x1b7faa0_0, C4<0>, C4<0>, C4<0>;
L_0x1b8e7d0 .functor NOT 1, v0x1b7fb40_0, C4<0>, C4<0>, C4<0>;
L_0x1b8e840 .functor OR 1, L_0x1b8e520, L_0x1b8e7d0, C4<0>, C4<0>;
L_0x1b8eba0 .functor OR 1, L_0x1b8e840, v0x1b7fbe0_0, C4<0>, C4<0>;
L_0x1b8ec60 .functor NOT 1, v0x1b7fd20_0, C4<0>, C4<0>, C4<0>;
L_0x1b8ef30 .functor OR 1, L_0x1b8eba0, L_0x1b8ec60, C4<0>, C4<0>;
L_0x1b8f040 .functor NOT 1, v0x1b7faa0_0, C4<0>, C4<0>, C4<0>;
L_0x1b8f320 .functor OR 1, L_0x1b8f040, v0x1b7fb40_0, C4<0>, C4<0>;
L_0x1b8f3e0 .functor NOT 1, v0x1b7fbe0_0, C4<0>, C4<0>, C4<0>;
L_0x1b8f6d0 .functor OR 1, L_0x1b8f320, L_0x1b8f3e0, C4<0>, C4<0>;
L_0x1b8f810 .functor NOT 1, v0x1b7fd20_0, C4<0>, C4<0>, C4<0>;
L_0x1b8fb10 .functor OR 1, L_0x1b8f6d0, L_0x1b8f810, C4<0>, C4<0>;
L_0x1b8fc20 .functor NOT 1, v0x1b7fb40_0, C4<0>, C4<0>, C4<0>;
L_0x1b8ff30 .functor OR 1, v0x1b7faa0_0, L_0x1b8fc20, C4<0>, C4<0>;
L_0x1b8fff0 .functor NOT 1, v0x1b7fbe0_0, C4<0>, C4<0>, C4<0>;
L_0x1b90310 .functor OR 1, L_0x1b8ff30, L_0x1b8fff0, C4<0>, C4<0>;
L_0x1b90450 .functor NOT 1, v0x1b7fd20_0, C4<0>, C4<0>, C4<0>;
L_0x1b90780 .functor OR 1, L_0x1b90310, L_0x1b90450, C4<0>, C4<0>;
L_0x1b90890 .functor AND 1, L_0x1b8b860, L_0x1b8c030, C4<1>, C4<1>;
L_0x1b90c70 .functor AND 1, L_0x1b90890, L_0x1b8c840, C4<1>, C4<1>;
L_0x1b90d80 .functor AND 1, L_0x1b90c70, L_0x1b8d040, C4<1>, C4<1>;
L_0x1b91170 .functor AND 1, L_0x1b90d80, L_0x1b8d980, C4<1>, C4<1>;
L_0x1b91280 .functor AND 1, L_0x1b8e460, L_0x1b8ef30, C4<1>, C4<1>;
L_0x1b91680 .functor AND 1, L_0x1b91280, L_0x1b8fb10, C4<1>, C4<1>;
L_0x1b91790 .functor AND 1, L_0x1b91680, L_0x1b90780, C4<1>, C4<1>;
L_0x1b91ba0 .functor OR 1, L_0x1b91170, L_0x1b91790, C4<0>, C4<0>;
v0x1b80430_0 .net *"_ivl_0", 0 0, L_0x1b88490;  1 drivers
v0x1b80510_0 .net *"_ivl_10", 0 0, L_0x1b88b50;  1 drivers
v0x1b805f0_0 .net *"_ivl_100", 0 0, L_0x1b8c290;  1 drivers
v0x1b806e0_0 .net *"_ivl_102", 0 0, L_0x1b8c510;  1 drivers
v0x1b807c0_0 .net *"_ivl_104", 0 0, L_0x1b8c730;  1 drivers
v0x1b808f0_0 .net *"_ivl_108", 0 0, L_0x1b8cac0;  1 drivers
v0x1b809d0_0 .net *"_ivl_110", 0 0, L_0x1b8cb30;  1 drivers
v0x1b80ab0_0 .net *"_ivl_112", 0 0, L_0x1b8cfd0;  1 drivers
v0x1b80b90_0 .net *"_ivl_116", 0 0, L_0x1b8d330;  1 drivers
v0x1b80d00_0 .net *"_ivl_118", 0 0, L_0x1b8d3a0;  1 drivers
v0x1b80de0_0 .net *"_ivl_12", 0 0, L_0x1b88ca0;  1 drivers
v0x1b80ec0_0 .net *"_ivl_120", 0 0, L_0x1b8d600;  1 drivers
v0x1b80fa0_0 .net *"_ivl_122", 0 0, L_0x1b8d710;  1 drivers
v0x1b81080_0 .net *"_ivl_126", 0 0, L_0x1b8da90;  1 drivers
v0x1b81160_0 .net *"_ivl_128", 0 0, L_0x1b8dd10;  1 drivers
v0x1b81240_0 .net *"_ivl_130", 0 0, L_0x1b8dd80;  1 drivers
v0x1b81320_0 .net *"_ivl_132", 0 0, L_0x1b8e0b0;  1 drivers
v0x1b81510_0 .net *"_ivl_134", 0 0, L_0x1b8e120;  1 drivers
v0x1b815f0_0 .net *"_ivl_138", 0 0, L_0x1b8e520;  1 drivers
v0x1b816d0_0 .net *"_ivl_14", 0 0, L_0x1b88e20;  1 drivers
v0x1b817b0_0 .net *"_ivl_140", 0 0, L_0x1b8e7d0;  1 drivers
v0x1b81890_0 .net *"_ivl_142", 0 0, L_0x1b8e840;  1 drivers
v0x1b81970_0 .net *"_ivl_144", 0 0, L_0x1b8eba0;  1 drivers
v0x1b81a50_0 .net *"_ivl_146", 0 0, L_0x1b8ec60;  1 drivers
v0x1b81b30_0 .net *"_ivl_150", 0 0, L_0x1b8f040;  1 drivers
v0x1b81c10_0 .net *"_ivl_152", 0 0, L_0x1b8f320;  1 drivers
v0x1b81cf0_0 .net *"_ivl_154", 0 0, L_0x1b8f3e0;  1 drivers
v0x1b81dd0_0 .net *"_ivl_156", 0 0, L_0x1b8f6d0;  1 drivers
v0x1b81eb0_0 .net *"_ivl_158", 0 0, L_0x1b8f810;  1 drivers
v0x1b81f90_0 .net *"_ivl_16", 0 0, L_0x1b88f30;  1 drivers
v0x1b82070_0 .net *"_ivl_162", 0 0, L_0x1b8fc20;  1 drivers
v0x1b82150_0 .net *"_ivl_164", 0 0, L_0x1b8ff30;  1 drivers
v0x1b82230_0 .net *"_ivl_166", 0 0, L_0x1b8fff0;  1 drivers
v0x1b82520_0 .net *"_ivl_168", 0 0, L_0x1b90310;  1 drivers
v0x1b82600_0 .net *"_ivl_170", 0 0, L_0x1b90450;  1 drivers
v0x1b826e0_0 .net *"_ivl_174", 0 0, L_0x1b90890;  1 drivers
v0x1b827c0_0 .net *"_ivl_176", 0 0, L_0x1b90c70;  1 drivers
v0x1b828a0_0 .net *"_ivl_178", 0 0, L_0x1b90d80;  1 drivers
v0x1b82980_0 .net *"_ivl_18", 0 0, L_0x1b88fa0;  1 drivers
v0x1b82a60_0 .net *"_ivl_180", 0 0, L_0x1b91170;  1 drivers
v0x1b82b40_0 .net *"_ivl_182", 0 0, L_0x1b91280;  1 drivers
v0x1b82c20_0 .net *"_ivl_184", 0 0, L_0x1b91680;  1 drivers
v0x1b82d00_0 .net *"_ivl_186", 0 0, L_0x1b91790;  1 drivers
v0x1b82de0_0 .net *"_ivl_2", 0 0, L_0x1b88630;  1 drivers
v0x1b82ec0_0 .net *"_ivl_20", 0 0, L_0x1b89110;  1 drivers
v0x1b82fa0_0 .net *"_ivl_22", 0 0, L_0x1b89180;  1 drivers
v0x1b83080_0 .net *"_ivl_24", 0 0, L_0x1b892b0;  1 drivers
v0x1b83160_0 .net *"_ivl_26", 0 0, L_0x1b893c0;  1 drivers
v0x1b83240_0 .net *"_ivl_28", 0 0, L_0x1b89240;  1 drivers
v0x1b83320_0 .net *"_ivl_30", 0 0, L_0x1b894b0;  1 drivers
v0x1b83400_0 .net *"_ivl_32", 0 0, L_0x1b89650;  1 drivers
v0x1b834e0_0 .net *"_ivl_34", 0 0, L_0x1b89710;  1 drivers
v0x1b835c0_0 .net *"_ivl_36", 0 0, L_0x1b89820;  1 drivers
v0x1b836a0_0 .net *"_ivl_38", 0 0, L_0x1b89930;  1 drivers
v0x1b83780_0 .net *"_ivl_4", 0 0, L_0x1b88710;  1 drivers
v0x1b83860_0 .net *"_ivl_40", 0 0, L_0x1b89af0;  1 drivers
v0x1b83940_0 .net *"_ivl_42", 0 0, L_0x1b89b60;  1 drivers
v0x1b83a20_0 .net *"_ivl_44", 0 0, L_0x1b89c90;  1 drivers
v0x1b83b00_0 .net *"_ivl_46", 0 0, L_0x1b89da0;  1 drivers
v0x1b83be0_0 .net *"_ivl_48", 0 0, L_0x1b89ee0;  1 drivers
v0x1b83cc0_0 .net *"_ivl_50", 0 0, L_0x1b89ff0;  1 drivers
v0x1b83da0_0 .net *"_ivl_52", 0 0, L_0x1b8a190;  1 drivers
v0x1b83e80_0 .net *"_ivl_54", 0 0, L_0x1b8a2a0;  1 drivers
v0x1b83f60_0 .net *"_ivl_56", 0 0, L_0x1b8a400;  1 drivers
v0x1b84040_0 .net *"_ivl_58", 0 0, L_0x1b8a470;  1 drivers
v0x1b84530_0 .net *"_ivl_6", 0 0, L_0x1b88890;  1 drivers
v0x1b84610_0 .net *"_ivl_60", 0 0, L_0x1b8a680;  1 drivers
v0x1b846f0_0 .net *"_ivl_62", 0 0, L_0x1b8a740;  1 drivers
v0x1b847d0_0 .net *"_ivl_64", 0 0, L_0x1b8a910;  1 drivers
v0x1b848b0_0 .net *"_ivl_66", 0 0, L_0x1b8aa20;  1 drivers
v0x1b84990_0 .net *"_ivl_68", 0 0, L_0x1b8abb0;  1 drivers
v0x1b84a70_0 .net *"_ivl_70", 0 0, L_0x1b8ac70;  1 drivers
v0x1b84b50_0 .net *"_ivl_72", 0 0, L_0x1b8ae10;  1 drivers
v0x1b84c30_0 .net *"_ivl_74", 0 0, L_0x1b8af20;  1 drivers
v0x1b84d10_0 .net *"_ivl_76", 0 0, L_0x1b8ace0;  1 drivers
v0x1b84df0_0 .net *"_ivl_78", 0 0, L_0x1b8ad50;  1 drivers
v0x1b84ed0_0 .net *"_ivl_8", 0 0, L_0x1b889d0;  1 drivers
v0x1b84fb0_0 .net *"_ivl_80", 0 0, L_0x1b8b180;  1 drivers
v0x1b85090_0 .net *"_ivl_84", 0 0, L_0x1b8b500;  1 drivers
v0x1b85170_0 .net *"_ivl_86", 0 0, L_0x1b8b570;  1 drivers
v0x1b85250_0 .net *"_ivl_88", 0 0, L_0x1b8b7a0;  1 drivers
v0x1b85330_0 .net *"_ivl_92", 0 0, L_0x1b8baa0;  1 drivers
v0x1b85410_0 .net *"_ivl_94", 0 0, L_0x1b8bd20;  1 drivers
v0x1b854f0_0 .net *"_ivl_96", 0 0, L_0x1b8bf70;  1 drivers
v0x1b855d0_0 .net "a", 0 0, v0x1b7faa0_0;  alias, 1 drivers
v0x1b85670_0 .net "b", 0 0, v0x1b7fb40_0;  alias, 1 drivers
v0x1b85760_0 .net "c", 0 0, v0x1b7fbe0_0;  alias, 1 drivers
v0x1b85850_0 .net "d", 0 0, v0x1b7fd20_0;  alias, 1 drivers
v0x1b85940_0 .net "out_pos", 0 0, L_0x1b91ba0;  alias, 1 drivers
v0x1b85a00_0 .net "out_sop", 0 0, L_0x1b8b240;  alias, 1 drivers
v0x1b85ac0_0 .net "w1", 0 0, L_0x1b8b860;  1 drivers
v0x1b85b80_0 .net "w2", 0 0, L_0x1b8c030;  1 drivers
v0x1b85c40_0 .net "w3", 0 0, L_0x1b8c840;  1 drivers
v0x1b85d00_0 .net "w4", 0 0, L_0x1b8d040;  1 drivers
v0x1b85dc0_0 .net "w5", 0 0, L_0x1b8d980;  1 drivers
v0x1b85e80_0 .net "w6", 0 0, L_0x1b8e460;  1 drivers
v0x1b85f40_0 .net "w7", 0 0, L_0x1b8ef30;  1 drivers
v0x1b86000_0 .net "w8", 0 0, L_0x1b8fb10;  1 drivers
v0x1b860c0_0 .net "w9", 0 0, L_0x1b90780;  1 drivers
S_0x1b86240 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1b11320;
 .timescale -12 -12;
E_0x1b0d9f0 .event anyedge, v0x1b87030_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1b87030_0;
    %nor/r;
    %assign/vec4 v0x1b87030_0, 0;
    %wait E_0x1b0d9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1b7ef70;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b7fe10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b7feb0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1b7ef70;
T_4 ;
    %wait E_0x1b288d0;
    %load/vec4 v0x1b7ff50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b7fe10_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1b7ef70;
T_5 ;
    %wait E_0x1b28770;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b7fd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b7fbe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b7fb40_0, 0;
    %assign/vec4 v0x1b7faa0_0, 0;
    %wait E_0x1b28770;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b7fd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b7fbe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b7fb40_0, 0;
    %assign/vec4 v0x1b7faa0_0, 0;
    %wait E_0x1b28770;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b7fd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b7fbe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b7fb40_0, 0;
    %assign/vec4 v0x1b7faa0_0, 0;
    %wait E_0x1b28770;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b7fd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b7fbe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b7fb40_0, 0;
    %assign/vec4 v0x1b7faa0_0, 0;
    %wait E_0x1b28770;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b7fd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b7fbe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b7fb40_0, 0;
    %assign/vec4 v0x1b7faa0_0, 0;
    %wait E_0x1b28770;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b7fd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b7fbe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b7fb40_0, 0;
    %assign/vec4 v0x1b7faa0_0, 0;
    %wait E_0x1b28770;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b7fd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b7fbe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b7fb40_0, 0;
    %assign/vec4 v0x1b7faa0_0, 0;
    %wait E_0x1b28770;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b7fd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b7fbe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b7fb40_0, 0;
    %assign/vec4 v0x1b7faa0_0, 0;
    %wait E_0x1b28770;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b7fd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b7fbe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b7fb40_0, 0;
    %assign/vec4 v0x1b7faa0_0, 0;
    %wait E_0x1b28770;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b7fd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b7fbe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b7fb40_0, 0;
    %assign/vec4 v0x1b7faa0_0, 0;
    %wait E_0x1b28770;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b7fd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b7fbe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b7fb40_0, 0;
    %assign/vec4 v0x1b7faa0_0, 0;
    %wait E_0x1b28770;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b7fd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b7fbe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b7fb40_0, 0;
    %assign/vec4 v0x1b7faa0_0, 0;
    %wait E_0x1b28770;
    %load/vec4 v0x1b7fe10_0;
    %store/vec4 v0x1b7feb0_0, 0, 1;
    %fork t_1, S_0x1b7f2a0;
    %jmp t_0;
    .scope S_0x1b7f2a0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1b7f4e0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1b7f4e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1b28770;
    %load/vec4 v0x1b7f4e0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1b7fd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b7fbe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b7fb40_0, 0;
    %assign/vec4 v0x1b7faa0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b7f4e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1b7f4e0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1b7ef70;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b288d0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1b7fd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b7fbe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b7fb40_0, 0;
    %assign/vec4 v0x1b7faa0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1b7fe10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1b7feb0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1b11320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b86bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b87030_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1b11320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1b86bd0_0;
    %inv;
    %store/vec4 v0x1b86bd0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1b11320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1b7fc80_0, v0x1b871a0_0, v0x1b869f0_0, v0x1b86a90_0, v0x1b86b30_0, v0x1b86c70_0, v0x1b86ef0_0, v0x1b86e50_0, v0x1b86db0_0, v0x1b86d10_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1b11320;
T_9 ;
    %load/vec4 v0x1b86f90_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1b86f90_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b86f90_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1b86f90_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1b86f90_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1b86f90_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1b86f90_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1b86f90_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1b86f90_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1b86f90_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1b11320;
T_10 ;
    %wait E_0x1b288d0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b86f90_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b86f90_0, 4, 32;
    %load/vec4 v0x1b870d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1b86f90_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b86f90_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b86f90_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b86f90_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1b86ef0_0;
    %load/vec4 v0x1b86ef0_0;
    %load/vec4 v0x1b86e50_0;
    %xor;
    %load/vec4 v0x1b86ef0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1b86f90_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b86f90_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1b86f90_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b86f90_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1b86db0_0;
    %load/vec4 v0x1b86db0_0;
    %load/vec4 v0x1b86d10_0;
    %xor;
    %load/vec4 v0x1b86db0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1b86f90_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b86f90_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1b86f90_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b86f90_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can25_depth0/human/ece241_2013_q2/iter0/response9/top_module.sv";
