#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sat Aug 26 21:08:22 2023
# Process ID: 18252
# Current directory: C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/PL_MODEL
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9560 C:\Users\raque\OneDrive\Documentos\master\TFM\Vivado\PL_MODEL\pruebas_RF.xpr
# Log file: C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/PL_MODEL/vivado.log
# Journal file: C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/PL_MODEL\vivado.jou
# Running On: DESKTOP-37DH2T5, OS: Windows, CPU Frequency: 1382 MHz, CPU Physical cores: 4, Host memory: 8303 MB
#-----------------------------------------------------------
start_gui
Sourcing tcl script 'C:/Users/raque/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
open_project C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/PL_MODEL/pruebas_RF.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1604.684 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/PL_MODEL/pruebas_RF.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/PL_MODEL/pruebas_RF.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.4 - zynq_ultra_ps_e_0
Adding component instance block -- xilinx.com:ip:usp_rf_data_converter:2.6 - usp_rf_data_converter_0
INFO: Ultrascale+ RF Data Converter instance: Clock port 'adc0_clk' frequency is set to 307200000
INFO: Ultrascale+ RF Data Converter instance: Clock port 'adc2_clk' frequency is set to 307200000
INFO: Ultrascale+ RF Data Converter instance: Clock port 'dac0_clk' frequency is set to 406250000
INFO: Ultrascale+ RF Data Converter instance: Clock port 'dac1_clk' frequency is set to 406250000
INFO: Ultrascale+ RF Data Converter instance: Clock port 'dac2_clk' frequency is set to 406250000
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps8_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps8_0_99M
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_usp_rf_data_converter_0_307M
Adding component instance block -- xilinx.com:ip:system_ila:1.1 - system_ila_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:system_ila:1.1 - system_ila_1
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_rgbled1
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_switches
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_leds
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_rgbled0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_3
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_4
Adding component instance block -- xilinx.com:ip:system_ila:1.1 - system_ila_2
Adding component instance block -- xilinx.com:user:DAC_generator_16w:1.0 - DAC_generator_16w_0
Successfully read diagram <design_1> from block design file <C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/PL_MODEL/pruebas_RF.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1604.684 ; gain = 0.000
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
create_bd_cell: Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 2706.656 ; gain = 1007.652
endgroup
set_property location {4.5 2094 1340} [get_bd_cells clk_wiz_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.2 util_ds_buf_0
endgroup
set_property location {4.5 1873 1342} [get_bd_cells util_ds_buf_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xpm_cdc_gen:1.0 xpm_cdc_gen_0
endgroup
set_property location {7.5 2555 1357} [get_bd_cells xpm_cdc_gen_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
set_property -dict [list CONFIG.C_BUF_TYPE {BUFG}] [get_bd_cells util_ds_buf_0]
set_property -dict [list CONFIG.PRIM_IN_FREQ.VALUE_SRC USER] [get_bd_cells clk_wiz_0]
set_property -dict [list CONFIG.USE_PHASE_ALIGNMENT {true} CONFIG.USE_DYN_PHASE_SHIFT {false} CONFIG.ENABLE_CLOCK_MONITOR {true} CONFIG.JITTER_SEL {Min_O_Jitter} CONFIG.PRIM_SOURCE {Global_buffer} CONFIG.PRIM_IN_FREQ {500.0} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {406.25} CONFIG.CLKOUT1_MATCHED_ROUTING {true} CONFIG.PRIMITIVE {MMCM} CONFIG.SECONDARY_SOURCE {Single_ended_clock_capable_pin} CONFIG.CLKIN1_JITTER_PS {20.0} CONFIG.CLKOUT1_DRIVES {Buffer} CONFIG.CLKOUT2_DRIVES {Buffer} CONFIG.CLKOUT3_DRIVES {Buffer} CONFIG.CLKOUT4_DRIVES {Buffer} CONFIG.CLKOUT5_DRIVES {Buffer} CONFIG.CLKOUT6_DRIVES {Buffer} CONFIG.CLKOUT7_DRIVES {Buffer} CONFIG.MMCM_DIVCLK_DIVIDE {4} CONFIG.MMCM_BANDWIDTH {HIGH} CONFIG.MMCM_CLKFBOUT_MULT_F {11.375} CONFIG.MMCM_CLKIN1_PERIOD {2.000} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.MMCM_CLKOUT0_DIVIDE_F {3.500} CONFIG.CLKOUT1_JITTER {76.596} CONFIG.CLKOUT1_PHASE_ERROR {76.744}] [get_bd_cells clk_wiz_0]
xpm_cdc_array_single  *****  1
xpm_cdc_single  *****  1
set_property -dict [list CONFIG.CDC_TYPE {xpm_cdc_single} CONFIG.DEST_SYNC_FF {2} CONFIG.INIT_SYNC_FF {true} CONFIG.WIDTH {1}] [get_bd_cells xpm_cdc_gen_0]
xpm_cdc_single  *****  1
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins xpm_cdc_gen_0/dest_clk]
connect_bd_net [get_bd_pins util_ds_buf_0/BUFG_O] [get_bd_pins clk_wiz_0/clk_in1]
connect_bd_net [get_bd_pins xpm_cdc_gen_0/src_clk] [get_bd_pins util_ds_buf_0/BUFG_O]
startgroup
set_property -dict [list CONFIG.DAC0_Multi_Tile_Sync {true} CONFIG.DAC1_Multi_Tile_Sync {true} CONFIG.DAC2_Multi_Tile_Sync {true}] [get_bd_cells usp_rf_data_converter_0]
INFO: Ultrascale+ RF Data Converter instance: Clock port 'adc0_clk' frequency is set to 307200000
INFO: Ultrascale+ RF Data Converter instance: Clock port 'adc2_clk' frequency is set to 307200000
INFO: Ultrascale+ RF Data Converter instance: Clock port 'dac0_clk' frequency is set to 406250000
INFO: Ultrascale+ RF Data Converter instance: Clock port 'dac1_clk' frequency is set to 406250000
INFO: Ultrascale+ RF Data Converter instance: Clock port 'dac2_clk' frequency is set to 406250000
endgroup
connect_bd_net [get_bd_pins xpm_cdc_gen_0/dest_out] [get_bd_pins usp_rf_data_converter_0/user_sysref_dac]
delete_bd_objs [get_bd_nets usp_rf_data_converter_0_clk_dac2]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins usp_rf_data_converter_0/s0_axis_aclk]
connect_bd_net [get_bd_pins usp_rf_data_converter_0/s1_axis_aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins usp_rf_data_converter_0/s2_axis_aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins system_ila_0/clk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins DAC_generator_16w_0/axi_aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins proc_sys_reset_0/slowest_sync_clk]
startgroup
make_bd_pins_external  [get_bd_cells util_ds_buf_0]
make_bd_intf_pins_external  [get_bd_cells util_ds_buf_0]
INFO: [BD 5-409] No interface pins to be made external for /util_ds_buf_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins clk_wiz_0/ref_clk]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Clk_slave {Auto} Clk_xbar {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_FPD} Slave {/clk_wiz_0/s_axi_lite} ddr_seg {Auto} intc_ip {/ps8_0_axi_periph} master_apm {0}}  [get_bd_intf_pins clk_wiz_0/s_axi_lite]
WARNING: [BD 41-1743] Cannot assign slave segment '/clk_wiz_0/s_axi_lite/Reg' into address space '/zynq_ultra_ps_e_0/Data' because no available apertures exist. This assignment will be automatically excluded.
Slave segment '/clk_wiz_0/s_axi_lite/Reg' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xA00A_0000 [ 64K ]>.
endgroup
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins proc_sys_reset_0/dcm_locked]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins proc_sys_reset_0/dcm_locked]'
connect_bd_net [get_bd_pins clk_wiz_0/locked] [get_bd_pins proc_sys_reset_0/dcm_locked]
group_bd_cells hier_ClockSystem [get_bd_cells util_ds_buf_0] [get_bd_cells proc_sys_reset_0] [get_bd_cells clk_wiz_0] [get_bd_cells xpm_cdc_gen_0]
regenerate_bd_layout
startgroup
make_bd_pins_external  [get_bd_pins hier_ClockSystem/xpm_cdc_gen_0/src_in]
endgroup
regenerate_bd_layout -hierarchy [get_bd_cells hier_ClockSystem]
add_files -fileset constrs_1 -norecurse C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/RFSoCoverlay_v2/RFSoCoverlay.srcs/constrs_1/new/RFSoCoverlay.xdc
import_files -fileset constrs_1 C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/RFSoCoverlay_v2/RFSoCoverlay.srcs/constrs_1/new/RFSoCoverlay.xdc
set_property name PL_SYSREF [get_bd_ports src_in_0]
set_property name PL_CLK [get_bd_ports BUFG_I_0]
set_property CONFIG.FREQ_HZ 500000000 [get_bd_ports PL_CLK]
regenerate_bd_layout
regenerate_bd_layout
group_bd_cells hier_DACgeneration [get_bd_cells DAC_generator_16w_0] [get_bd_cells system_ila_0] [get_bd_cells system_ila_1]
regenerate_bd_layout
set_property location {3 1358 301} [get_bd_cells usp_rf_data_converter_0]
regenerate_bd_layout
regenerate_bd_layout
apply_bd_automation -rule xilinx.com:bd_rule:rf_converter_usp -config {ADC0_AXIS_SOURCE "Custom" ADC2_AXIS_SOURCE "Custom" DAC0_AXIS_SOURCE "Custom" DAC1_AXIS_SOURCE "Custom" DAC2_AXIS_SOURCE "Custom" }  [get_bd_cells usp_rf_data_converter_0]
regenerate_bd_layout
regenerate_bd_layout
delete_bd_objs [get_bd_intf_ports dac0_clk]
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /hier_ClockSystem/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-927] Following properties on pin /hier_DACgeneration/DAC_generator_16w_0/axi_aclk have been updated from connected ip, but BD cell '/hier_DACgeneration/DAC_generator_16w_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 406250000 
Please resolve any mismatches by directly setting properties on BD cell </hier_DACgeneration/DAC_generator_16w_0> to completely resolve these warnings.
validate_bd_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 3239.691 ; gain = 0.000
save_bd_design
Wrote  : <C:\Users\raque\OneDrive\Documentos\master\TFM\Vivado\PL_MODEL\pruebas_RF.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/PL_MODEL/pruebas_RF.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/PL_MODEL/pruebas_RF.srcs/sources_1/bd/design_1/ui/bd_520c9c7c.ui> 
Wrote  : <C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/PL_MODEL/pruebas_RF.srcs/sources_1/bd/design_1/ui/bd_f31a9fdd.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF/pruebas_RF.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/PL_MODEL/pruebas_RF.runs/synth_1/design_1_wrapper.dcp
reset_run design_1_usp_rf_data_converter_0_0_synth_1
reset_run design_1_xbar_0_synth_1
reset_run design_1_system_ila_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/PL_MODEL/pruebas_RF.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/PL_MODEL/pruebas_RF.srcs/sources_1/bd/design_1/ui/bd_520c9c7c.ui> 
Wrote  : <C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/PL_MODEL/pruebas_RF.srcs/sources_1/bd/design_1/ui/bd_f31a9fdd.ui> 
VHDL Output written to : c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/PL_MODEL/pruebas_RF.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/PL_MODEL/pruebas_RF.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/PL_MODEL/pruebas_RF.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
Wrote  : <C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/PL_MODEL/pruebas_RF.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/PL_MODEL/pruebas_RF.srcs/sources_1/bd/design_1/ui/bd_520c9c7c.ui> 
Wrote  : <C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/PL_MODEL/pruebas_RF.srcs/sources_1/bd/design_1/ui/bd_f31a9fdd.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block usp_rf_data_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/PL_MODEL/pruebas_RF.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/design_1_system_ila_0_0_ooc.xdc'
Exporting to file c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/PL_MODEL/pruebas_RF.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/hw_handoff/design_1_system_ila_0_0.hwh
Generated Hardware Definition File c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/PL_MODEL/pruebas_RF.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/synth/design_1_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_DACgeneration/system_ila_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/PL_MODEL/pruebas_RF.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1_ooc.xdc'
Exporting to file c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/PL_MODEL/pruebas_RF.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/bd_0/hw_handoff/design_1_system_ila_1_1.hwh
Generated Hardware Definition File c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/PL_MODEL/pruebas_RF.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/bd_0/synth/design_1_system_ila_1_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_DACgeneration/system_ila_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/PL_MODEL/pruebas_RF.gen/sources_1/bd/design_1/ip/design_1_system_ila_2_0/design_1_system_ila_2_0_ooc.xdc'
Exporting to file c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/PL_MODEL/pruebas_RF.gen/sources_1/bd/design_1/ip/design_1_system_ila_2_0/bd_0/hw_handoff/design_1_system_ila_2_0.hwh
Generated Hardware Definition File c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/PL_MODEL/pruebas_RF.gen/sources_1/bd/design_1/ip/design_1_system_ila_2_0/bd_0/synth/design_1_system_ila_2_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_2 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/PL_MODEL/pruebas_RF.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/PL_MODEL/pruebas_RF.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/PL_MODEL/pruebas_RF.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/PL_MODEL/pruebas_RF.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_ClockSystem/util_ds_buf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_ClockSystem/clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_ClockSystem/xpm_cdc_gen_0 .
Exporting to file c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/PL_MODEL/pruebas_RF.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/PL_MODEL/pruebas_RF.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_ds_0, cache-ID = abe85df83cfaa9a0; cache size = 185.928 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_ds_1, cache-ID = abe85df83cfaa9a0; cache size = 185.928 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 234b959e6c7e3fba; cache size = 185.928 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 234b959e6c7e3fba; cache size = 185.928 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_system_ila_1_1, cache-ID = 0561632d6a0f4d0f; cache size = 185.928 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_system_ila_2_0, cache-ID = 875baa6c8640a723; cache size = 185.928 MB.
config_ip_cache: Time (s): cpu = 00:00:18 ; elapsed = 00:00:43 . Memory (MB): peak = 3402.418 ; gain = 23.992
[Sun Aug 27 12:03:32 2023] Launched design_1_usp_rf_data_converter_0_0_synth_1, design_1_xbar_0_synth_1, design_1_system_ila_0_0_synth_1, design_1_clk_wiz_0_0_synth_1, design_1_xpm_cdc_gen_0_0_synth_1, design_1_util_ds_buf_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_usp_rf_data_converter_0_0_synth_1: C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/PL_MODEL/pruebas_RF.runs/design_1_usp_rf_data_converter_0_0_synth_1/runme.log
design_1_xbar_0_synth_1: C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/PL_MODEL/pruebas_RF.runs/design_1_xbar_0_synth_1/runme.log
design_1_system_ila_0_0_synth_1: C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/PL_MODEL/pruebas_RF.runs/design_1_system_ila_0_0_synth_1/runme.log
design_1_clk_wiz_0_0_synth_1: C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/PL_MODEL/pruebas_RF.runs/design_1_clk_wiz_0_0_synth_1/runme.log
design_1_xpm_cdc_gen_0_0_synth_1: C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/PL_MODEL/pruebas_RF.runs/design_1_xpm_cdc_gen_0_0_synth_1/runme.log
design_1_util_ds_buf_0_0_synth_1: C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/PL_MODEL/pruebas_RF.runs/design_1_util_ds_buf_0_0_synth_1/runme.log
synth_1: C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/PL_MODEL/pruebas_RF.runs/synth_1/runme.log
[Sun Aug 27 12:03:33 2023] Launched impl_1...
Run output will be captured here: C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/PL_MODEL/pruebas_RF.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:44 ; elapsed = 00:02:08 . Memory (MB): peak = 3403.348 ; gain = 100.297
write_hw_platform -fixed -include_bit -force -file C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/PL_MODEL/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/PL_MODEL/design_1_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/PL_MODEL/design_1_wrapper.xsa
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2022.1/data/embeddedsw) loading 1 seconds
write_hw_platform: Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 3594.383 ; gain = 167.926
exit
INFO: [Common 17-206] Exiting Vivado at Sun Aug 27 15:56:33 2023...
