/*
** ###################################################################
**     Processors:          MIMX94398AVKE_ca55
**                          MIMX94398AVKE_cm33_core0
**                          MIMX94398AVKE_cm33_core1
**                          MIMX94398AVKE_cm7_core0
**                          MIMX94398AVKE_cm7_core1
**                          MIMX94398AVKJ_ca55
**                          MIMX94398AVKJ_cm33_core0
**                          MIMX94398AVKJ_cm33_core1
**                          MIMX94398AVKJ_cm7_core0
**                          MIMX94398AVKJ_cm7_core1
**                          MIMX94398AVKM_ca55
**                          MIMX94398AVKM_cm33_core0
**                          MIMX94398AVKM_cm33_core1
**                          MIMX94398AVKM_cm7_core0
**                          MIMX94398AVKM_cm7_core1
**                          MIMX94398AVME_ca55
**                          MIMX94398AVME_cm33_core0
**                          MIMX94398AVME_cm33_core1
**                          MIMX94398AVME_cm7_core0
**                          MIMX94398AVME_cm7_core1
**                          MIMX94398AVMJ_ca55
**                          MIMX94398AVMJ_cm33_core0
**                          MIMX94398AVMJ_cm33_core1
**                          MIMX94398AVMJ_cm7_core0
**                          MIMX94398AVMJ_cm7_core1
**                          MIMX94398AVMM_ca55
**                          MIMX94398AVMM_cm33_core0
**                          MIMX94398AVMM_cm33_core1
**                          MIMX94398AVMM_cm7_core0
**                          MIMX94398AVMM_cm7_core1
**                          MIMX94398CVKE_ca55
**                          MIMX94398CVKE_cm33_core0
**                          MIMX94398CVKE_cm33_core1
**                          MIMX94398CVKE_cm7_core0
**                          MIMX94398CVKE_cm7_core1
**                          MIMX94398CVKJ_ca55
**                          MIMX94398CVKJ_cm33_core0
**                          MIMX94398CVKJ_cm33_core1
**                          MIMX94398CVKJ_cm7_core0
**                          MIMX94398CVKJ_cm7_core1
**                          MIMX94398CVKM_ca55
**                          MIMX94398CVKM_cm33_core0
**                          MIMX94398CVKM_cm33_core1
**                          MIMX94398CVKM_cm7_core0
**                          MIMX94398CVKM_cm7_core1
**                          MIMX94398CVME_ca55
**                          MIMX94398CVME_cm33_core0
**                          MIMX94398CVME_cm33_core1
**                          MIMX94398CVME_cm7_core0
**                          MIMX94398CVME_cm7_core1
**                          MIMX94398CVMJ_ca55
**                          MIMX94398CVMJ_cm33_core0
**                          MIMX94398CVMJ_cm33_core1
**                          MIMX94398CVMJ_cm7_core0
**                          MIMX94398CVMJ_cm7_core1
**                          MIMX94398CVMM_ca55
**                          MIMX94398CVMM_cm33_core0
**                          MIMX94398CVMM_cm33_core1
**                          MIMX94398CVMM_cm7_core0
**                          MIMX94398CVMM_cm7_core1
**                          MIMX94398DVKE_ca55
**                          MIMX94398DVKE_cm33_core0
**                          MIMX94398DVKE_cm33_core1
**                          MIMX94398DVKE_cm7_core0
**                          MIMX94398DVKE_cm7_core1
**                          MIMX94398DVKJ_ca55
**                          MIMX94398DVKJ_cm33_core0
**                          MIMX94398DVKJ_cm33_core1
**                          MIMX94398DVKJ_cm7_core0
**                          MIMX94398DVKJ_cm7_core1
**                          MIMX94398DVKM_ca55
**                          MIMX94398DVKM_cm33_core0
**                          MIMX94398DVKM_cm33_core1
**                          MIMX94398DVKM_cm7_core0
**                          MIMX94398DVKM_cm7_core1
**                          MIMX94398DVME_ca55
**                          MIMX94398DVME_cm33_core0
**                          MIMX94398DVME_cm33_core1
**                          MIMX94398DVME_cm7_core0
**                          MIMX94398DVME_cm7_core1
**                          MIMX94398DVMJ_ca55
**                          MIMX94398DVMJ_cm33_core0
**                          MIMX94398DVMJ_cm33_core1
**                          MIMX94398DVMJ_cm7_core0
**                          MIMX94398DVMJ_cm7_core1
**                          MIMX94398DVMM_ca55
**                          MIMX94398DVMM_cm33_core0
**                          MIMX94398DVMM_cm33_core1
**                          MIMX94398DVMM_cm7_core0
**                          MIMX94398DVMM_cm7_core1
**                          MIMX94398XVKE_ca55
**                          MIMX94398XVKE_cm33_core0
**                          MIMX94398XVKE_cm33_core1
**                          MIMX94398XVKE_cm7_core0
**                          MIMX94398XVKE_cm7_core1
**                          MIMX94398XVKJ_ca55
**                          MIMX94398XVKJ_cm33_core0
**                          MIMX94398XVKJ_cm33_core1
**                          MIMX94398XVKJ_cm7_core0
**                          MIMX94398XVKJ_cm7_core1
**                          MIMX94398XVKM_ca55
**                          MIMX94398XVKM_cm33_core0
**                          MIMX94398XVKM_cm33_core1
**                          MIMX94398XVKM_cm7_core0
**                          MIMX94398XVKM_cm7_core1
**                          MIMX94398XVME_ca55
**                          MIMX94398XVME_cm33_core0
**                          MIMX94398XVME_cm33_core1
**                          MIMX94398XVME_cm7_core0
**                          MIMX94398XVME_cm7_core1
**                          MIMX94398XVMJ_ca55
**                          MIMX94398XVMJ_cm33_core0
**                          MIMX94398XVMJ_cm33_core1
**                          MIMX94398XVMJ_cm7_core0
**                          MIMX94398XVMJ_cm7_core1
**                          MIMX94398XVMM_ca55
**                          MIMX94398XVMM_cm33_core0
**                          MIMX94398XVMM_cm33_core1
**                          MIMX94398XVMM_cm7_core0
**                          MIMX94398XVMM_cm7_core1
**
**     Version:             rev. 1.0, 2023-11-01
**     Build:               b250109
**
**     Abstract:
**         CMSIS Peripheral Access Layer for NETC_MAX_CORE
**
**     Copyright 1997-2016 Freescale Semiconductor, Inc.
**     Copyright 2016-2025 NXP
**     SPDX-License-Identifier: BSD-3-Clause
**
**     http:                 www.nxp.com
**     mail:                 support@nxp.com
**
**     Revisions:
**     - rev. 1.0 (2023-11-01)
**         Initial version.
**         core name and core alias name
**         +---------------------------------------------------------------------+
**         | core name  |                  core alias name                       |
**         +---------------------------------------------------------------------+
**         | cm33_core0 | m33, cm33                                              |
**         +---------------------------------------------------------------------+
**         | cm33_core1 | m33_2, cm33_2, cm33_sync, netcmix_cm33                 |
**         +---------------------------------------------------------------------+
**         | cm7_core0  | m7, cm7                                                |
**         +---------------------------------------------------------------------+
**         | cm7_core1  | m7_2, cm7_2                                            |
**         +---------------------------------------------------------------------+
**         | ca55_core0 | a55, ca55, a55_0, ca55_0                               |
**         +---------------------------------------------------------------------+
**         | ca55_core1 | a55, ca55, a55_1, ca55_1                               |
**         +---------------------------------------------------------------------+
**         | ca55_core2 | a55, ca55, a55_2, ca55_2                               |
**         +---------------------------------------------------------------------+
**         | ca55_core3 | a55, ca55, a55_3, ca55_3                               |
**         +---------------------------------------------------------------------+
**
** ###################################################################
*/

/*!
 * @file NETC_MAX_CORE.h
 * @version 1.0
 * @date 2023-11-01
 * @brief CMSIS Peripheral Access Layer for NETC_MAX_CORE
 *
 * CMSIS Peripheral Access Layer for NETC_MAX_CORE
 */

#if !defined(NETC_MAX_CORE_H_)
#define NETC_MAX_CORE_H_                         /**< Symbol preventing repeated inclusion */

#if (defined(CPU_MIMX94398AVKE_ca55) || defined(CPU_MIMX94398AVKJ_ca55) || defined(CPU_MIMX94398AVKM_ca55) || defined(CPU_MIMX94398AVME_ca55) || defined(CPU_MIMX94398AVMJ_ca55) || defined(CPU_MIMX94398AVMM_ca55) || defined(CPU_MIMX94398CVKE_ca55) || defined(CPU_MIMX94398CVKJ_ca55) || defined(CPU_MIMX94398CVKM_ca55) || defined(CPU_MIMX94398CVME_ca55) || defined(CPU_MIMX94398CVMJ_ca55) || defined(CPU_MIMX94398CVMM_ca55) || defined(CPU_MIMX94398DVKE_ca55) || defined(CPU_MIMX94398DVKJ_ca55) || defined(CPU_MIMX94398DVKM_ca55) || defined(CPU_MIMX94398DVME_ca55) || defined(CPU_MIMX94398DVMJ_ca55) || defined(CPU_MIMX94398DVMM_ca55) || defined(CPU_MIMX94398XVKE_ca55) || defined(CPU_MIMX94398XVKJ_ca55) || defined(CPU_MIMX94398XVKM_ca55) || defined(CPU_MIMX94398XVME_ca55) || defined(CPU_MIMX94398XVMJ_ca55) || defined(CPU_MIMX94398XVMM_ca55))
#include "MIMX94398_ca55_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm33_core0) || defined(CPU_MIMX94398AVKJ_cm33_core0) || defined(CPU_MIMX94398AVKM_cm33_core0) || defined(CPU_MIMX94398AVME_cm33_core0) || defined(CPU_MIMX94398AVMJ_cm33_core0) || defined(CPU_MIMX94398AVMM_cm33_core0) || defined(CPU_MIMX94398CVKE_cm33_core0) || defined(CPU_MIMX94398CVKJ_cm33_core0) || defined(CPU_MIMX94398CVKM_cm33_core0) || defined(CPU_MIMX94398CVME_cm33_core0) || defined(CPU_MIMX94398CVMJ_cm33_core0) || defined(CPU_MIMX94398CVMM_cm33_core0) || defined(CPU_MIMX94398DVKE_cm33_core0) || defined(CPU_MIMX94398DVKJ_cm33_core0) || defined(CPU_MIMX94398DVKM_cm33_core0) || defined(CPU_MIMX94398DVME_cm33_core0) || defined(CPU_MIMX94398DVMJ_cm33_core0) || defined(CPU_MIMX94398DVMM_cm33_core0) || defined(CPU_MIMX94398XVKE_cm33_core0) || defined(CPU_MIMX94398XVKJ_cm33_core0) || defined(CPU_MIMX94398XVKM_cm33_core0) || defined(CPU_MIMX94398XVME_cm33_core0) || defined(CPU_MIMX94398XVMJ_cm33_core0) || defined(CPU_MIMX94398XVMM_cm33_core0))
#include "MIMX94398_cm33_core0_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm33_core1) || defined(CPU_MIMX94398AVKJ_cm33_core1) || defined(CPU_MIMX94398AVKM_cm33_core1) || defined(CPU_MIMX94398AVME_cm33_core1) || defined(CPU_MIMX94398AVMJ_cm33_core1) || defined(CPU_MIMX94398AVMM_cm33_core1) || defined(CPU_MIMX94398CVKE_cm33_core1) || defined(CPU_MIMX94398CVKJ_cm33_core1) || defined(CPU_MIMX94398CVKM_cm33_core1) || defined(CPU_MIMX94398CVME_cm33_core1) || defined(CPU_MIMX94398CVMJ_cm33_core1) || defined(CPU_MIMX94398CVMM_cm33_core1) || defined(CPU_MIMX94398DVKE_cm33_core1) || defined(CPU_MIMX94398DVKJ_cm33_core1) || defined(CPU_MIMX94398DVKM_cm33_core1) || defined(CPU_MIMX94398DVME_cm33_core1) || defined(CPU_MIMX94398DVMJ_cm33_core1) || defined(CPU_MIMX94398DVMM_cm33_core1) || defined(CPU_MIMX94398XVKE_cm33_core1) || defined(CPU_MIMX94398XVKJ_cm33_core1) || defined(CPU_MIMX94398XVKM_cm33_core1) || defined(CPU_MIMX94398XVME_cm33_core1) || defined(CPU_MIMX94398XVMJ_cm33_core1) || defined(CPU_MIMX94398XVMM_cm33_core1))
#include "MIMX94398_cm33_core1_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm7_core0) || defined(CPU_MIMX94398AVKJ_cm7_core0) || defined(CPU_MIMX94398AVKM_cm7_core0) || defined(CPU_MIMX94398AVME_cm7_core0) || defined(CPU_MIMX94398AVMJ_cm7_core0) || defined(CPU_MIMX94398AVMM_cm7_core0) || defined(CPU_MIMX94398CVKE_cm7_core0) || defined(CPU_MIMX94398CVKJ_cm7_core0) || defined(CPU_MIMX94398CVKM_cm7_core0) || defined(CPU_MIMX94398CVME_cm7_core0) || defined(CPU_MIMX94398CVMJ_cm7_core0) || defined(CPU_MIMX94398CVMM_cm7_core0) || defined(CPU_MIMX94398DVKE_cm7_core0) || defined(CPU_MIMX94398DVKJ_cm7_core0) || defined(CPU_MIMX94398DVKM_cm7_core0) || defined(CPU_MIMX94398DVME_cm7_core0) || defined(CPU_MIMX94398DVMJ_cm7_core0) || defined(CPU_MIMX94398DVMM_cm7_core0) || defined(CPU_MIMX94398XVKE_cm7_core0) || defined(CPU_MIMX94398XVKJ_cm7_core0) || defined(CPU_MIMX94398XVKM_cm7_core0) || defined(CPU_MIMX94398XVME_cm7_core0) || defined(CPU_MIMX94398XVMJ_cm7_core0) || defined(CPU_MIMX94398XVMM_cm7_core0))
#include "MIMX94398_cm7_core0_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm7_core1) || defined(CPU_MIMX94398AVKJ_cm7_core1) || defined(CPU_MIMX94398AVKM_cm7_core1) || defined(CPU_MIMX94398AVME_cm7_core1) || defined(CPU_MIMX94398AVMJ_cm7_core1) || defined(CPU_MIMX94398AVMM_cm7_core1) || defined(CPU_MIMX94398CVKE_cm7_core1) || defined(CPU_MIMX94398CVKJ_cm7_core1) || defined(CPU_MIMX94398CVKM_cm7_core1) || defined(CPU_MIMX94398CVME_cm7_core1) || defined(CPU_MIMX94398CVMJ_cm7_core1) || defined(CPU_MIMX94398CVMM_cm7_core1) || defined(CPU_MIMX94398DVKE_cm7_core1) || defined(CPU_MIMX94398DVKJ_cm7_core1) || defined(CPU_MIMX94398DVKM_cm7_core1) || defined(CPU_MIMX94398DVME_cm7_core1) || defined(CPU_MIMX94398DVMJ_cm7_core1) || defined(CPU_MIMX94398DVMM_cm7_core1) || defined(CPU_MIMX94398XVKE_cm7_core1) || defined(CPU_MIMX94398XVKJ_cm7_core1) || defined(CPU_MIMX94398XVKM_cm7_core1) || defined(CPU_MIMX94398XVME_cm7_core1) || defined(CPU_MIMX94398XVMJ_cm7_core1) || defined(CPU_MIMX94398XVMM_cm7_core1))
#include "MIMX94398_cm7_core1_COMMON.h"
#else
  #error "No valid CPU defined!"
#endif

/* ----------------------------------------------------------------------------
   -- Device Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup Peripheral_access_layer Device Peripheral Access Layer
 * @{
 */


/*
** Start of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic push
  #else
    #pragma push
    #pragma anon_unions
  #endif
#elif defined(__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=extended
#else
  #error Not supported compiler type
#endif

/* ----------------------------------------------------------------------------
   -- NETC_MAX_CORE Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup NETC_MAX_CORE_Peripheral_Access_Layer NETC_MAX_CORE Peripheral Access Layer
 * @{
 */

/** NETC_MAX_CORE - Register Layout Typedef */
typedef struct {
  __IO uint32_t PRS0;                              /**< Priority Slave Registers, offset: 0x0 */
  __IO uint32_t AMPR0;                             /**< Alternate Master Priority Register, offset: 0x4 */
       uint8_t RESERVED_0[8];
  __IO uint32_t CRS0;                              /**< Control Register, offset: 0x10 */
  __IO uint32_t ASGPCR0;                           /**< Alternate Slave General Purpose Control Register, offset: 0x14 */
       uint8_t RESERVED_1[232];
  __IO uint32_t PRS1;                              /**< Priority Slave Registers, offset: 0x100 */
  __IO uint32_t AMPR1;                             /**< Alternate Master Priority Register, offset: 0x104 */
       uint8_t RESERVED_2[8];
  __IO uint32_t CRS1;                              /**< Control Register, offset: 0x110 */
  __IO uint32_t ASGPCR1;                           /**< Alternate Slave General Purpose Control Register, offset: 0x114 */
       uint8_t RESERVED_3[232];
  __IO uint32_t PRS2;                              /**< Priority Slave Registers, offset: 0x200 */
  __IO uint32_t AMPR2;                             /**< Alternate Master Priority Register, offset: 0x204 */
       uint8_t RESERVED_4[8];
  __IO uint32_t CRS2;                              /**< Control Register, offset: 0x210 */
  __IO uint32_t ASGPCR2;                           /**< Alternate Slave General Purpose Control Register, offset: 0x214 */
       uint8_t RESERVED_5[232];
  __IO uint32_t PRS3;                              /**< Priority Slave Registers, offset: 0x300 */
  __IO uint32_t AMPR3;                             /**< Alternate Master Priority Register, offset: 0x304 */
       uint8_t RESERVED_6[8];
  __IO uint32_t CRS3;                              /**< Control Register, offset: 0x310 */
  __IO uint32_t ASGPCR3;                           /**< Alternate Slave General Purpose Control Register, offset: 0x314 */
       uint8_t RESERVED_7[232];
  __IO uint32_t PRS4;                              /**< Priority Slave Registers, offset: 0x400 */
  __IO uint32_t AMPR4;                             /**< Alternate Master Priority Register, offset: 0x404 */
       uint8_t RESERVED_8[8];
  __IO uint32_t CRS4;                              /**< Control Register, offset: 0x410 */
  __IO uint32_t ASGPCR4;                           /**< Alternate Slave General Purpose Control Register, offset: 0x414 */
       uint8_t RESERVED_9[232];
  __IO uint32_t PRS5;                              /**< Priority Slave Registers, offset: 0x500 */
  __IO uint32_t AMPR5;                             /**< Alternate Master Priority Register, offset: 0x504 */
       uint8_t RESERVED_10[8];
  __IO uint32_t CRS5;                              /**< Control Register, offset: 0x510 */
  __IO uint32_t ASGPCR5;                           /**< Alternate Slave General Purpose Control Register, offset: 0x514 */
       uint8_t RESERVED_11[232];
  __IO uint32_t PRS6;                              /**< Priority Slave Registers, offset: 0x600 */
  __IO uint32_t AMPR6;                             /**< Alternate Master Priority Register, offset: 0x604 */
       uint8_t RESERVED_12[8];
  __IO uint32_t CRS6;                              /**< Control Register, offset: 0x610 */
  __IO uint32_t ASGPCR6;                           /**< Alternate Slave General Purpose Control Register, offset: 0x614 */
       uint8_t RESERVED_13[232];
  __IO uint32_t PRS7;                              /**< Priority Slave Registers, offset: 0x700 */
  __IO uint32_t AMPR7;                             /**< Alternate Master Priority Register, offset: 0x704 */
       uint8_t RESERVED_14[8];
  __IO uint32_t CRS7;                              /**< Control Register, offset: 0x710 */
  __IO uint32_t ASGPCR7;                           /**< Alternate Slave General Purpose Control Register, offset: 0x714 */
       uint8_t RESERVED_15[232];
  __IO uint32_t MGPCR0;                            /**< Master General Purpose Control Register, offset: 0x800 */
       uint8_t RESERVED_16[252];
  __IO uint32_t MGPCR1;                            /**< Master General Purpose Control Register, offset: 0x900 */
       uint8_t RESERVED_17[252];
  __IO uint32_t MGPCR2;                            /**< Master General Purpose Control Register, offset: 0xA00 */
       uint8_t RESERVED_18[252];
  __IO uint32_t MGPCR3;                            /**< Master General Purpose Control Register, offset: 0xB00 */
       uint8_t RESERVED_19[252];
  __IO uint32_t MGPCR4;                            /**< Master General Purpose Control Register, offset: 0xC00 */
       uint8_t RESERVED_20[252];
  __IO uint32_t MGPCR5;                            /**< Master General Purpose Control Register, offset: 0xD00 */
       uint8_t RESERVED_21[252];
  __IO uint32_t MGPCR6;                            /**< Master General Purpose Control Register, offset: 0xE00 */
       uint8_t RESERVED_22[252];
  __IO uint32_t MGPCR7;                            /**< Master General Purpose Control Register, offset: 0xF00 */
} NETC_MAX_CORE_Type;

/* ----------------------------------------------------------------------------
   -- NETC_MAX_CORE Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup NETC_MAX_CORE_Register_Masks NETC_MAX_CORE Register Masks
 * @{
 */

/*! @name PRS0 - Priority Slave Registers */
/*! @{ */

#define NETC_MAX_CORE_PRS0_M0_MASK               (0x7U)
#define NETC_MAX_CORE_PRS0_M0_SHIFT              (0U)
/*! M0 - Master 0 Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or the lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_PRS0_M0(x)                 (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_PRS0_M0_SHIFT)) & NETC_MAX_CORE_PRS0_M0_MASK)

#define NETC_MAX_CORE_PRS0_M1_MASK               (0x70U)
#define NETC_MAX_CORE_PRS0_M1_SHIFT              (4U)
/*! M1 - Master 1 Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_PRS0_M1(x)                 (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_PRS0_M1_SHIFT)) & NETC_MAX_CORE_PRS0_M1_MASK)

#define NETC_MAX_CORE_PRS0_M2_MASK               (0x700U)
#define NETC_MAX_CORE_PRS0_M2_SHIFT              (8U)
/*! M2 - Master 2 Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8the or lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_PRS0_M2(x)                 (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_PRS0_M2_SHIFT)) & NETC_MAX_CORE_PRS0_M2_MASK)

#define NETC_MAX_CORE_PRS0_M3_MASK               (0x7000U)
#define NETC_MAX_CORE_PRS0_M3_SHIFT              (12U)
/*! M3 - Master 3 Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8the or lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_PRS0_M3(x)                 (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_PRS0_M3_SHIFT)) & NETC_MAX_CORE_PRS0_M3_MASK)

#define NETC_MAX_CORE_PRS0_M4_MASK               (0x70000U)
#define NETC_MAX_CORE_PRS0_M4_SHIFT              (16U)
/*! M4 - Master 4 Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_PRS0_M4(x)                 (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_PRS0_M4_SHIFT)) & NETC_MAX_CORE_PRS0_M4_MASK)

#define NETC_MAX_CORE_PRS0_M5_MASK               (0x700000U)
#define NETC_MAX_CORE_PRS0_M5_SHIFT              (20U)
/*! M5 - Master 5 Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_PRS0_M5(x)                 (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_PRS0_M5_SHIFT)) & NETC_MAX_CORE_PRS0_M5_MASK)

#define NETC_MAX_CORE_PRS0_M6_MASK               (0x7000000U)
#define NETC_MAX_CORE_PRS0_M6_SHIFT              (24U)
/*! M6 - Master 6 Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8the or lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_PRS0_M6(x)                 (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_PRS0_M6_SHIFT)) & NETC_MAX_CORE_PRS0_M6_MASK)

#define NETC_MAX_CORE_PRS0_M7_MASK               (0x70000000U)
#define NETC_MAX_CORE_PRS0_M7_SHIFT              (28U)
/*! M7 - Master 7 Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_PRS0_M7(x)                 (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_PRS0_M7_SHIFT)) & NETC_MAX_CORE_PRS0_M7_MASK)
/*! @} */

/*! @name AMPR0 - Alternate Master Priority Register */
/*! @{ */

#define NETC_MAX_CORE_AMPR0_M0_MASK              (0x7U)
#define NETC_MAX_CORE_AMPR0_M0_SHIFT             (0U)
/*! M0 - Master 0 Alternate Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_AMPR0_M0(x)                (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_AMPR0_M0_SHIFT)) & NETC_MAX_CORE_AMPR0_M0_MASK)

#define NETC_MAX_CORE_AMPR0_M1_MASK              (0x70U)
#define NETC_MAX_CORE_AMPR0_M1_SHIFT             (4U)
/*! M1 - Master 1 Alternate Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_AMPR0_M1(x)                (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_AMPR0_M1_SHIFT)) & NETC_MAX_CORE_AMPR0_M1_MASK)

#define NETC_MAX_CORE_AMPR0_M2_MASK              (0x700U)
#define NETC_MAX_CORE_AMPR0_M2_SHIFT             (8U)
/*! M2 - Master 2 Alternate Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or lowthe est priority when accessing the slave port.
 */
#define NETC_MAX_CORE_AMPR0_M2(x)                (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_AMPR0_M2_SHIFT)) & NETC_MAX_CORE_AMPR0_M2_MASK)

#define NETC_MAX_CORE_AMPR0_M3_MASK              (0x7000U)
#define NETC_MAX_CORE_AMPR0_M3_SHIFT             (12U)
/*! M3 - Master 3 Alternate Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_AMPR0_M3(x)                (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_AMPR0_M3_SHIFT)) & NETC_MAX_CORE_AMPR0_M3_MASK)

#define NETC_MAX_CORE_AMPR0_M4_MASK              (0x70000U)
#define NETC_MAX_CORE_AMPR0_M4_SHIFT             (16U)
/*! M4 - Master 4 Alternate Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or the lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_AMPR0_M4(x)                (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_AMPR0_M4_SHIFT)) & NETC_MAX_CORE_AMPR0_M4_MASK)

#define NETC_MAX_CORE_AMPR0_M5_MASK              (0x700000U)
#define NETC_MAX_CORE_AMPR0_M5_SHIFT             (20U)
/*! M5 - Master 5 Alternate Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or the lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_AMPR0_M5(x)                (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_AMPR0_M5_SHIFT)) & NETC_MAX_CORE_AMPR0_M5_MASK)

#define NETC_MAX_CORE_AMPR0_M6_MASK              (0x7000000U)
#define NETC_MAX_CORE_AMPR0_M6_SHIFT             (24U)
/*! M6 - Master 6 Alternate Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or the lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_AMPR0_M6(x)                (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_AMPR0_M6_SHIFT)) & NETC_MAX_CORE_AMPR0_M6_MASK)

#define NETC_MAX_CORE_AMPR0_M7_MASK              (0x70000000U)
#define NETC_MAX_CORE_AMPR0_M7_SHIFT             (28U)
/*! M7 - Master 7 Alternate Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 the lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_AMPR0_M7(x)                (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_AMPR0_M7_SHIFT)) & NETC_MAX_CORE_AMPR0_M7_MASK)
/*! @} */

/*! @name CRS0 - Control Register */
/*! @{ */

#define NETC_MAX_CORE_CRS0_PARK_MASK             (0x7U)
#define NETC_MAX_CORE_CRS0_PARK_SHIFT            (0U)
/*! PARK - Park
 *  0b000..Park on master port M0
 *  0b001..Park on master port M1
 *  0b010..Park on master port M2
 *  0b011..Park on master port M3
 *  0b100..Park on master port M4
 *  0b101..Park on master port M5
 *  0b110..Park on master port M6
 *  0b111..Park on master port M7
 */
#define NETC_MAX_CORE_CRS0_PARK(x)               (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS0_PARK_SHIFT)) & NETC_MAX_CORE_CRS0_PARK_MASK)

#define NETC_MAX_CORE_CRS0_PCTL_MASK             (0x30U)
#define NETC_MAX_CORE_CRS0_PCTL_SHIFT            (4U)
/*! PCTL - Parking Control
 *  0b00..When no master makes a request, the arbiter parks the slave port on the master port defined by the PARK bit field.
 *  0b01..When no master makes a request, the arbiter parks the slave port on the last master to be in control of the slave port.
 *  0b10..Low-power park. When no master makes a request, the slave port is not parked on a master and the arbiter
 *        drives all outputs to a constant safe state.
 *  0b11..Reserved
 */
#define NETC_MAX_CORE_CRS0_PCTL(x)               (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS0_PCTL_SHIFT)) & NETC_MAX_CORE_CRS0_PCTL_MASK)

#define NETC_MAX_CORE_CRS0_ARB_MASK              (0x300U)
#define NETC_MAX_CORE_CRS0_ARB_SHIFT             (8U)
/*! ARB - Arbitration Mode
 *  0b00..Fixed priority
 *  0b01..Round-robin (rotating) priority
 *  0b10..Reserved
 *  0b11..Reserved
 */
#define NETC_MAX_CORE_CRS0_ARB(x)                (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS0_ARB_SHIFT)) & NETC_MAX_CORE_CRS0_ARB_MASK)

#define NETC_MAX_CORE_CRS0_HPE0_MASK             (0x10000U)
#define NETC_MAX_CORE_CRS0_HPE0_SHIFT            (16U)
/*! HPE0 - High Priority Elevation 0
 *  0b0..Master high-priority elevation for master 0. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 0. is enabled on this slave port.
 */
#define NETC_MAX_CORE_CRS0_HPE0(x)               (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS0_HPE0_SHIFT)) & NETC_MAX_CORE_CRS0_HPE0_MASK)

#define NETC_MAX_CORE_CRS0_HPE1_MASK             (0x20000U)
#define NETC_MAX_CORE_CRS0_HPE1_SHIFT            (17U)
/*! HPE1 - High Priority Elevation 1
 *  0b0..Master high-priority elevation for master 1. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 1. is enabled on this slave port.
 */
#define NETC_MAX_CORE_CRS0_HPE1(x)               (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS0_HPE1_SHIFT)) & NETC_MAX_CORE_CRS0_HPE1_MASK)

#define NETC_MAX_CORE_CRS0_HPE2_MASK             (0x40000U)
#define NETC_MAX_CORE_CRS0_HPE2_SHIFT            (18U)
/*! HPE2 - High Priority Elevation 2
 *  0b0..Master high-priority elevation for master 2. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 2. is enabled on this slave port.
 */
#define NETC_MAX_CORE_CRS0_HPE2(x)               (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS0_HPE2_SHIFT)) & NETC_MAX_CORE_CRS0_HPE2_MASK)

#define NETC_MAX_CORE_CRS0_HPE3_MASK             (0x80000U)
#define NETC_MAX_CORE_CRS0_HPE3_SHIFT            (19U)
/*! HPE3 - High Priority Elevation 3
 *  0b0..Master high-priority elevation for master 3. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 3. is enabled on this slave port.
 */
#define NETC_MAX_CORE_CRS0_HPE3(x)               (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS0_HPE3_SHIFT)) & NETC_MAX_CORE_CRS0_HPE3_MASK)

#define NETC_MAX_CORE_CRS0_HPE4_MASK             (0x100000U)
#define NETC_MAX_CORE_CRS0_HPE4_SHIFT            (20U)
/*! HPE4 - High Priority Elevation 4
 *  0b0..Master high-priority elevation for master 4. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 4. is enabled on this slave port.
 */
#define NETC_MAX_CORE_CRS0_HPE4(x)               (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS0_HPE4_SHIFT)) & NETC_MAX_CORE_CRS0_HPE4_MASK)

#define NETC_MAX_CORE_CRS0_HPE5_MASK             (0x200000U)
#define NETC_MAX_CORE_CRS0_HPE5_SHIFT            (21U)
/*! HPE5 - High Priority Elevation 5
 *  0b0..Master high-priority elevation for master 5. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 5. is enabled on this slave port.
 */
#define NETC_MAX_CORE_CRS0_HPE5(x)               (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS0_HPE5_SHIFT)) & NETC_MAX_CORE_CRS0_HPE5_MASK)

#define NETC_MAX_CORE_CRS0_HPE6_MASK             (0x400000U)
#define NETC_MAX_CORE_CRS0_HPE6_SHIFT            (22U)
/*! HPE6 - High Priority Elevation 6
 *  0b0..Master high-priority elevation for master 6. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 6. is enabled on this slave port.
 */
#define NETC_MAX_CORE_CRS0_HPE6(x)               (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS0_HPE6_SHIFT)) & NETC_MAX_CORE_CRS0_HPE6_MASK)

#define NETC_MAX_CORE_CRS0_HPE7_MASK             (0x800000U)
#define NETC_MAX_CORE_CRS0_HPE7_SHIFT            (23U)
/*! HPE7 - High Priority Elevation 7
 *  0b0..Master high-priority elevation for master 7. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 7. is enabled on this slave port.
 */
#define NETC_MAX_CORE_CRS0_HPE7(x)               (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS0_HPE7_SHIFT)) & NETC_MAX_CORE_CRS0_HPE7_MASK)

#define NETC_MAX_CORE_CRS0_HLP_MASK              (0x40000000U)
#define NETC_MAX_CORE_CRS0_HLP_SHIFT             (30U)
/*! HLP - Halt Low Priority
 *  0b0..The low-power mode request has the highest priority for arbitration on this slave port.
 *  0b1..The low-power mode request has the lowest initial priority for arbitration on this slave port.
 */
#define NETC_MAX_CORE_CRS0_HLP(x)                (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS0_HLP_SHIFT)) & NETC_MAX_CORE_CRS0_HLP_MASK)

#define NETC_MAX_CORE_CRS0_RO_MASK               (0x80000000U)
#define NETC_MAX_CORE_CRS0_RO_SHIFT              (31U)
/*! RO - Read Only
 *  0b0..The CRSn and PRSn registers are writeable
 *  0b1..The CRSn and PRSn registers are read-only and cannot be written (attempted writes have no effect on the
 *       registers and result in a bus error response).
 */
#define NETC_MAX_CORE_CRS0_RO(x)                 (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS0_RO_SHIFT)) & NETC_MAX_CORE_CRS0_RO_MASK)
/*! @} */

/*! @name ASGPCR0 - Alternate Slave General Purpose Control Register */
/*! @{ */

#define NETC_MAX_CORE_ASGPCR0_PARK_MASK          (0x7U)
#define NETC_MAX_CORE_ASGPCR0_PARK_SHIFT         (0U)
/*! PARK - Park
 *  0b000..Park on master port M0.
 *  0b001..Park on master port M1.
 *  0b010..Park on master port M2.
 *  0b011..Park on master port M3.
 *  0b100..Park on master port M4.
 *  0b101..Park on master port M5.
 *  0b110..Park on master port M6.
 *  0b111..Park on master port M7.
 */
#define NETC_MAX_CORE_ASGPCR0_PARK(x)            (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR0_PARK_SHIFT)) & NETC_MAX_CORE_ASGPCR0_PARK_MASK)

#define NETC_MAX_CORE_ASGPCR0_PCTL_MASK          (0x30U)
#define NETC_MAX_CORE_ASGPCR0_PCTL_SHIFT         (4U)
/*! PCTL - Parking Control
 *  0b00..When no master makes a request, the arbiter parks the slave port on the master port defined by the PARK bit field.
 *  0b01..When no master makes a request, the arbiter parks the slave port on the last master to be in control of the slave port.
 *  0b10..Low-power park. When no master makes a request, the slave port is not parked on a master and the arbiter
 *        drives all outputs to a constant safe state.
 *  0b11..Reserved
 */
#define NETC_MAX_CORE_ASGPCR0_PCTL(x)            (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR0_PCTL_SHIFT)) & NETC_MAX_CORE_ASGPCR0_PCTL_MASK)

#define NETC_MAX_CORE_ASGPCR0_ARB_MASK           (0x300U)
#define NETC_MAX_CORE_ASGPCR0_ARB_SHIFT          (8U)
/*! ARB - Arbitration Mode
 *  0b00..Fixed priority
 *  0b01..Round-robin (rotating) priority
 *  0b10..Reserved
 *  0b11..Reserved
 */
#define NETC_MAX_CORE_ASGPCR0_ARB(x)             (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR0_ARB_SHIFT)) & NETC_MAX_CORE_ASGPCR0_ARB_MASK)

#define NETC_MAX_CORE_ASGPCR0_HPE0_MASK          (0x10000U)
#define NETC_MAX_CORE_ASGPCR0_HPE0_SHIFT         (16U)
/*! HPE0 - HPE0
 *  0b0..Master high-priority elevation for master 0. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 0. is enabled on this slave port.
 */
#define NETC_MAX_CORE_ASGPCR0_HPE0(x)            (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR0_HPE0_SHIFT)) & NETC_MAX_CORE_ASGPCR0_HPE0_MASK)

#define NETC_MAX_CORE_ASGPCR0_HPE1_MASK          (0x20000U)
#define NETC_MAX_CORE_ASGPCR0_HPE1_SHIFT         (17U)
/*! HPE1 - HPE1
 *  0b0..Master high-priority elevation for master 1. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 1. is enabled on this slave port.
 */
#define NETC_MAX_CORE_ASGPCR0_HPE1(x)            (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR0_HPE1_SHIFT)) & NETC_MAX_CORE_ASGPCR0_HPE1_MASK)

#define NETC_MAX_CORE_ASGPCR0_HPE2_MASK          (0x40000U)
#define NETC_MAX_CORE_ASGPCR0_HPE2_SHIFT         (18U)
/*! HPE2 - HPE2
 *  0b0..Master high-priority elevation for master 2. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 2. is enabled on this slave port.
 */
#define NETC_MAX_CORE_ASGPCR0_HPE2(x)            (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR0_HPE2_SHIFT)) & NETC_MAX_CORE_ASGPCR0_HPE2_MASK)

#define NETC_MAX_CORE_ASGPCR0_HPE3_MASK          (0x80000U)
#define NETC_MAX_CORE_ASGPCR0_HPE3_SHIFT         (19U)
/*! HPE3 - HPE3
 *  0b0..Master high-priority elevation for master 3. is disabled on this slave port.
 *  0b1..The m3_high_priority input is enabled on this slave port.
 */
#define NETC_MAX_CORE_ASGPCR0_HPE3(x)            (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR0_HPE3_SHIFT)) & NETC_MAX_CORE_ASGPCR0_HPE3_MASK)

#define NETC_MAX_CORE_ASGPCR0_HPE4_MASK          (0x100000U)
#define NETC_MAX_CORE_ASGPCR0_HPE4_SHIFT         (20U)
/*! HPE4 - HPE4
 *  0b0..Master high-priority elevation for master 4. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 4. is enabled on this slave port.
 */
#define NETC_MAX_CORE_ASGPCR0_HPE4(x)            (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR0_HPE4_SHIFT)) & NETC_MAX_CORE_ASGPCR0_HPE4_MASK)

#define NETC_MAX_CORE_ASGPCR0_HPE5_MASK          (0x200000U)
#define NETC_MAX_CORE_ASGPCR0_HPE5_SHIFT         (21U)
/*! HPE5 - HPE5
 *  0b0..Master high-priority elevation for master 5. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 5. is enabled on this slave port.
 */
#define NETC_MAX_CORE_ASGPCR0_HPE5(x)            (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR0_HPE5_SHIFT)) & NETC_MAX_CORE_ASGPCR0_HPE5_MASK)

#define NETC_MAX_CORE_ASGPCR0_HPE6_MASK          (0x400000U)
#define NETC_MAX_CORE_ASGPCR0_HPE6_SHIFT         (22U)
/*! HPE6 - HPE6
 *  0b0..Master high-priority elevation for master 6. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 6. is enabled on this slave port.
 */
#define NETC_MAX_CORE_ASGPCR0_HPE6(x)            (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR0_HPE6_SHIFT)) & NETC_MAX_CORE_ASGPCR0_HPE6_MASK)

#define NETC_MAX_CORE_ASGPCR0_HPE7_MASK          (0x800000U)
#define NETC_MAX_CORE_ASGPCR0_HPE7_SHIFT         (23U)
/*! HPE7 - HPE7
 *  0b0..Master high-priority elevation for master 7. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 7. is enabled on this slave port.
 */
#define NETC_MAX_CORE_ASGPCR0_HPE7(x)            (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR0_HPE7_SHIFT)) & NETC_MAX_CORE_ASGPCR0_HPE7_MASK)

#define NETC_MAX_CORE_ASGPCR0_HLP_MASK           (0x40000000U)
#define NETC_MAX_CORE_ASGPCR0_HLP_SHIFT          (30U)
/*! HLP - Halt Low Priority
 *  0b0..The low power mode request has the highest priority for arbitration on this slave port.
 *  0b1..The low power mode request has the lowest initial priority for arbitration on this slave port.
 */
#define NETC_MAX_CORE_ASGPCR0_HLP(x)             (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR0_HLP_SHIFT)) & NETC_MAX_CORE_ASGPCR0_HLP_MASK)
/*! @} */

/*! @name PRS1 - Priority Slave Registers */
/*! @{ */

#define NETC_MAX_CORE_PRS1_M0_MASK               (0x7U)
#define NETC_MAX_CORE_PRS1_M0_SHIFT              (0U)
/*! M0 - Master 0 Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or the lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_PRS1_M0(x)                 (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_PRS1_M0_SHIFT)) & NETC_MAX_CORE_PRS1_M0_MASK)

#define NETC_MAX_CORE_PRS1_M1_MASK               (0x70U)
#define NETC_MAX_CORE_PRS1_M1_SHIFT              (4U)
/*! M1 - Master 1 Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_PRS1_M1(x)                 (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_PRS1_M1_SHIFT)) & NETC_MAX_CORE_PRS1_M1_MASK)

#define NETC_MAX_CORE_PRS1_M2_MASK               (0x700U)
#define NETC_MAX_CORE_PRS1_M2_SHIFT              (8U)
/*! M2 - Master 2 Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8the or lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_PRS1_M2(x)                 (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_PRS1_M2_SHIFT)) & NETC_MAX_CORE_PRS1_M2_MASK)

#define NETC_MAX_CORE_PRS1_M3_MASK               (0x7000U)
#define NETC_MAX_CORE_PRS1_M3_SHIFT              (12U)
/*! M3 - Master 3 Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8the or lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_PRS1_M3(x)                 (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_PRS1_M3_SHIFT)) & NETC_MAX_CORE_PRS1_M3_MASK)

#define NETC_MAX_CORE_PRS1_M4_MASK               (0x70000U)
#define NETC_MAX_CORE_PRS1_M4_SHIFT              (16U)
/*! M4 - Master 4 Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_PRS1_M4(x)                 (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_PRS1_M4_SHIFT)) & NETC_MAX_CORE_PRS1_M4_MASK)

#define NETC_MAX_CORE_PRS1_M5_MASK               (0x700000U)
#define NETC_MAX_CORE_PRS1_M5_SHIFT              (20U)
/*! M5 - Master 5 Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_PRS1_M5(x)                 (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_PRS1_M5_SHIFT)) & NETC_MAX_CORE_PRS1_M5_MASK)

#define NETC_MAX_CORE_PRS1_M6_MASK               (0x7000000U)
#define NETC_MAX_CORE_PRS1_M6_SHIFT              (24U)
/*! M6 - Master 6 Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8the or lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_PRS1_M6(x)                 (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_PRS1_M6_SHIFT)) & NETC_MAX_CORE_PRS1_M6_MASK)

#define NETC_MAX_CORE_PRS1_M7_MASK               (0x70000000U)
#define NETC_MAX_CORE_PRS1_M7_SHIFT              (28U)
/*! M7 - Master 7 Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_PRS1_M7(x)                 (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_PRS1_M7_SHIFT)) & NETC_MAX_CORE_PRS1_M7_MASK)
/*! @} */

/*! @name AMPR1 - Alternate Master Priority Register */
/*! @{ */

#define NETC_MAX_CORE_AMPR1_M0_MASK              (0x7U)
#define NETC_MAX_CORE_AMPR1_M0_SHIFT             (0U)
/*! M0 - Master 0 Alternate Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_AMPR1_M0(x)                (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_AMPR1_M0_SHIFT)) & NETC_MAX_CORE_AMPR1_M0_MASK)

#define NETC_MAX_CORE_AMPR1_M1_MASK              (0x70U)
#define NETC_MAX_CORE_AMPR1_M1_SHIFT             (4U)
/*! M1 - Master 1 Alternate Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_AMPR1_M1(x)                (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_AMPR1_M1_SHIFT)) & NETC_MAX_CORE_AMPR1_M1_MASK)

#define NETC_MAX_CORE_AMPR1_M2_MASK              (0x700U)
#define NETC_MAX_CORE_AMPR1_M2_SHIFT             (8U)
/*! M2 - Master 2 Alternate Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or lowthe est priority when accessing the slave port.
 */
#define NETC_MAX_CORE_AMPR1_M2(x)                (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_AMPR1_M2_SHIFT)) & NETC_MAX_CORE_AMPR1_M2_MASK)

#define NETC_MAX_CORE_AMPR1_M3_MASK              (0x7000U)
#define NETC_MAX_CORE_AMPR1_M3_SHIFT             (12U)
/*! M3 - Master 3 Alternate Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_AMPR1_M3(x)                (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_AMPR1_M3_SHIFT)) & NETC_MAX_CORE_AMPR1_M3_MASK)

#define NETC_MAX_CORE_AMPR1_M4_MASK              (0x70000U)
#define NETC_MAX_CORE_AMPR1_M4_SHIFT             (16U)
/*! M4 - Master 4 Alternate Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or the lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_AMPR1_M4(x)                (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_AMPR1_M4_SHIFT)) & NETC_MAX_CORE_AMPR1_M4_MASK)

#define NETC_MAX_CORE_AMPR1_M5_MASK              (0x700000U)
#define NETC_MAX_CORE_AMPR1_M5_SHIFT             (20U)
/*! M5 - Master 5 Alternate Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or the lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_AMPR1_M5(x)                (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_AMPR1_M5_SHIFT)) & NETC_MAX_CORE_AMPR1_M5_MASK)

#define NETC_MAX_CORE_AMPR1_M6_MASK              (0x7000000U)
#define NETC_MAX_CORE_AMPR1_M6_SHIFT             (24U)
/*! M6 - Master 6 Alternate Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or the lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_AMPR1_M6(x)                (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_AMPR1_M6_SHIFT)) & NETC_MAX_CORE_AMPR1_M6_MASK)

#define NETC_MAX_CORE_AMPR1_M7_MASK              (0x70000000U)
#define NETC_MAX_CORE_AMPR1_M7_SHIFT             (28U)
/*! M7 - Master 7 Alternate Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 the lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_AMPR1_M7(x)                (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_AMPR1_M7_SHIFT)) & NETC_MAX_CORE_AMPR1_M7_MASK)
/*! @} */

/*! @name CRS1 - Control Register */
/*! @{ */

#define NETC_MAX_CORE_CRS1_PARK_MASK             (0x7U)
#define NETC_MAX_CORE_CRS1_PARK_SHIFT            (0U)
/*! PARK - Park
 *  0b000..Park on master port M0
 *  0b001..Park on master port M1
 *  0b010..Park on master port M2
 *  0b011..Park on master port M3
 *  0b100..Park on master port M4
 *  0b101..Park on master port M5
 *  0b110..Park on master port M6
 *  0b111..Park on master port M7
 */
#define NETC_MAX_CORE_CRS1_PARK(x)               (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS1_PARK_SHIFT)) & NETC_MAX_CORE_CRS1_PARK_MASK)

#define NETC_MAX_CORE_CRS1_PCTL_MASK             (0x30U)
#define NETC_MAX_CORE_CRS1_PCTL_SHIFT            (4U)
/*! PCTL - Parking Control
 *  0b00..When no master makes a request, the arbiter parks the slave port on the master port defined by the PARK bit field.
 *  0b01..When no master makes a request, the arbiter parks the slave port on the last master to be in control of the slave port.
 *  0b10..Low-power park. When no master makes a request, the slave port is not parked on a master and the arbiter
 *        drives all outputs to a constant safe state.
 *  0b11..Reserved
 */
#define NETC_MAX_CORE_CRS1_PCTL(x)               (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS1_PCTL_SHIFT)) & NETC_MAX_CORE_CRS1_PCTL_MASK)

#define NETC_MAX_CORE_CRS1_ARB_MASK              (0x300U)
#define NETC_MAX_CORE_CRS1_ARB_SHIFT             (8U)
/*! ARB - Arbitration Mode
 *  0b00..Fixed priority
 *  0b01..Round-robin (rotating) priority
 *  0b10..Reserved
 *  0b11..Reserved
 */
#define NETC_MAX_CORE_CRS1_ARB(x)                (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS1_ARB_SHIFT)) & NETC_MAX_CORE_CRS1_ARB_MASK)

#define NETC_MAX_CORE_CRS1_HPE0_MASK             (0x10000U)
#define NETC_MAX_CORE_CRS1_HPE0_SHIFT            (16U)
/*! HPE0 - High Priority Elevation 0
 *  0b0..Master high-priority elevation for master 0. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 0. is enabled on this slave port.
 */
#define NETC_MAX_CORE_CRS1_HPE0(x)               (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS1_HPE0_SHIFT)) & NETC_MAX_CORE_CRS1_HPE0_MASK)

#define NETC_MAX_CORE_CRS1_HPE1_MASK             (0x20000U)
#define NETC_MAX_CORE_CRS1_HPE1_SHIFT            (17U)
/*! HPE1 - High Priority Elevation 1
 *  0b0..Master high-priority elevation for master 1. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 1. is enabled on this slave port.
 */
#define NETC_MAX_CORE_CRS1_HPE1(x)               (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS1_HPE1_SHIFT)) & NETC_MAX_CORE_CRS1_HPE1_MASK)

#define NETC_MAX_CORE_CRS1_HPE2_MASK             (0x40000U)
#define NETC_MAX_CORE_CRS1_HPE2_SHIFT            (18U)
/*! HPE2 - High Priority Elevation 2
 *  0b0..Master high-priority elevation for master 2. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 2. is enabled on this slave port.
 */
#define NETC_MAX_CORE_CRS1_HPE2(x)               (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS1_HPE2_SHIFT)) & NETC_MAX_CORE_CRS1_HPE2_MASK)

#define NETC_MAX_CORE_CRS1_HPE3_MASK             (0x80000U)
#define NETC_MAX_CORE_CRS1_HPE3_SHIFT            (19U)
/*! HPE3 - High Priority Elevation 3
 *  0b0..Master high-priority elevation for master 3. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 3. is enabled on this slave port.
 */
#define NETC_MAX_CORE_CRS1_HPE3(x)               (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS1_HPE3_SHIFT)) & NETC_MAX_CORE_CRS1_HPE3_MASK)

#define NETC_MAX_CORE_CRS1_HPE4_MASK             (0x100000U)
#define NETC_MAX_CORE_CRS1_HPE4_SHIFT            (20U)
/*! HPE4 - High Priority Elevation 4
 *  0b0..Master high-priority elevation for master 4. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 4. is enabled on this slave port.
 */
#define NETC_MAX_CORE_CRS1_HPE4(x)               (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS1_HPE4_SHIFT)) & NETC_MAX_CORE_CRS1_HPE4_MASK)

#define NETC_MAX_CORE_CRS1_HPE5_MASK             (0x200000U)
#define NETC_MAX_CORE_CRS1_HPE5_SHIFT            (21U)
/*! HPE5 - High Priority Elevation 5
 *  0b0..Master high-priority elevation for master 5. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 5. is enabled on this slave port.
 */
#define NETC_MAX_CORE_CRS1_HPE5(x)               (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS1_HPE5_SHIFT)) & NETC_MAX_CORE_CRS1_HPE5_MASK)

#define NETC_MAX_CORE_CRS1_HPE6_MASK             (0x400000U)
#define NETC_MAX_CORE_CRS1_HPE6_SHIFT            (22U)
/*! HPE6 - High Priority Elevation 6
 *  0b0..Master high-priority elevation for master 6. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 6. is enabled on this slave port.
 */
#define NETC_MAX_CORE_CRS1_HPE6(x)               (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS1_HPE6_SHIFT)) & NETC_MAX_CORE_CRS1_HPE6_MASK)

#define NETC_MAX_CORE_CRS1_HPE7_MASK             (0x800000U)
#define NETC_MAX_CORE_CRS1_HPE7_SHIFT            (23U)
/*! HPE7 - High Priority Elevation 7
 *  0b0..Master high-priority elevation for master 7. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 7. is enabled on this slave port.
 */
#define NETC_MAX_CORE_CRS1_HPE7(x)               (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS1_HPE7_SHIFT)) & NETC_MAX_CORE_CRS1_HPE7_MASK)

#define NETC_MAX_CORE_CRS1_HLP_MASK              (0x40000000U)
#define NETC_MAX_CORE_CRS1_HLP_SHIFT             (30U)
/*! HLP - Halt Low Priority
 *  0b0..The low-power mode request has the highest priority for arbitration on this slave port.
 *  0b1..The low-power mode request has the lowest initial priority for arbitration on this slave port.
 */
#define NETC_MAX_CORE_CRS1_HLP(x)                (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS1_HLP_SHIFT)) & NETC_MAX_CORE_CRS1_HLP_MASK)

#define NETC_MAX_CORE_CRS1_RO_MASK               (0x80000000U)
#define NETC_MAX_CORE_CRS1_RO_SHIFT              (31U)
/*! RO - Read Only
 *  0b0..The CRSn and PRSn registers are writeable
 *  0b1..The CRSn and PRSn registers are read-only and cannot be written (attempted writes have no effect on the
 *       registers and result in a bus error response).
 */
#define NETC_MAX_CORE_CRS1_RO(x)                 (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS1_RO_SHIFT)) & NETC_MAX_CORE_CRS1_RO_MASK)
/*! @} */

/*! @name ASGPCR1 - Alternate Slave General Purpose Control Register */
/*! @{ */

#define NETC_MAX_CORE_ASGPCR1_PARK_MASK          (0x7U)
#define NETC_MAX_CORE_ASGPCR1_PARK_SHIFT         (0U)
/*! PARK - Park
 *  0b000..Park on master port M0.
 *  0b001..Park on master port M1.
 *  0b010..Park on master port M2.
 *  0b011..Park on master port M3.
 *  0b100..Park on master port M4.
 *  0b101..Park on master port M5.
 *  0b110..Park on master port M6.
 *  0b111..Park on master port M7.
 */
#define NETC_MAX_CORE_ASGPCR1_PARK(x)            (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR1_PARK_SHIFT)) & NETC_MAX_CORE_ASGPCR1_PARK_MASK)

#define NETC_MAX_CORE_ASGPCR1_PCTL_MASK          (0x30U)
#define NETC_MAX_CORE_ASGPCR1_PCTL_SHIFT         (4U)
/*! PCTL - Parking Control
 *  0b00..When no master makes a request, the arbiter parks the slave port on the master port defined by the PARK bit field.
 *  0b01..When no master makes a request, the arbiter parks the slave port on the last master to be in control of the slave port.
 *  0b10..Low-power park. When no master makes a request, the slave port is not parked on a master and the arbiter
 *        drives all outputs to a constant safe state.
 *  0b11..Reserved
 */
#define NETC_MAX_CORE_ASGPCR1_PCTL(x)            (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR1_PCTL_SHIFT)) & NETC_MAX_CORE_ASGPCR1_PCTL_MASK)

#define NETC_MAX_CORE_ASGPCR1_ARB_MASK           (0x300U)
#define NETC_MAX_CORE_ASGPCR1_ARB_SHIFT          (8U)
/*! ARB - Arbitration Mode
 *  0b00..Fixed priority
 *  0b01..Round-robin (rotating) priority
 *  0b10..Reserved
 *  0b11..Reserved
 */
#define NETC_MAX_CORE_ASGPCR1_ARB(x)             (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR1_ARB_SHIFT)) & NETC_MAX_CORE_ASGPCR1_ARB_MASK)

#define NETC_MAX_CORE_ASGPCR1_HPE0_MASK          (0x10000U)
#define NETC_MAX_CORE_ASGPCR1_HPE0_SHIFT         (16U)
/*! HPE0 - HPE0
 *  0b0..Master high-priority elevation for master 0. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 0. is enabled on this slave port.
 */
#define NETC_MAX_CORE_ASGPCR1_HPE0(x)            (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR1_HPE0_SHIFT)) & NETC_MAX_CORE_ASGPCR1_HPE0_MASK)

#define NETC_MAX_CORE_ASGPCR1_HPE1_MASK          (0x20000U)
#define NETC_MAX_CORE_ASGPCR1_HPE1_SHIFT         (17U)
/*! HPE1 - HPE1
 *  0b0..Master high-priority elevation for master 1. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 1. is enabled on this slave port.
 */
#define NETC_MAX_CORE_ASGPCR1_HPE1(x)            (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR1_HPE1_SHIFT)) & NETC_MAX_CORE_ASGPCR1_HPE1_MASK)

#define NETC_MAX_CORE_ASGPCR1_HPE2_MASK          (0x40000U)
#define NETC_MAX_CORE_ASGPCR1_HPE2_SHIFT         (18U)
/*! HPE2 - HPE2
 *  0b0..Master high-priority elevation for master 2. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 2. is enabled on this slave port.
 */
#define NETC_MAX_CORE_ASGPCR1_HPE2(x)            (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR1_HPE2_SHIFT)) & NETC_MAX_CORE_ASGPCR1_HPE2_MASK)

#define NETC_MAX_CORE_ASGPCR1_HPE3_MASK          (0x80000U)
#define NETC_MAX_CORE_ASGPCR1_HPE3_SHIFT         (19U)
/*! HPE3 - HPE3
 *  0b0..Master high-priority elevation for master 3. is disabled on this slave port.
 *  0b1..The m3_high_priority input is enabled on this slave port.
 */
#define NETC_MAX_CORE_ASGPCR1_HPE3(x)            (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR1_HPE3_SHIFT)) & NETC_MAX_CORE_ASGPCR1_HPE3_MASK)

#define NETC_MAX_CORE_ASGPCR1_HPE4_MASK          (0x100000U)
#define NETC_MAX_CORE_ASGPCR1_HPE4_SHIFT         (20U)
/*! HPE4 - HPE4
 *  0b0..Master high-priority elevation for master 4. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 4. is enabled on this slave port.
 */
#define NETC_MAX_CORE_ASGPCR1_HPE4(x)            (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR1_HPE4_SHIFT)) & NETC_MAX_CORE_ASGPCR1_HPE4_MASK)

#define NETC_MAX_CORE_ASGPCR1_HPE5_MASK          (0x200000U)
#define NETC_MAX_CORE_ASGPCR1_HPE5_SHIFT         (21U)
/*! HPE5 - HPE5
 *  0b0..Master high-priority elevation for master 5. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 5. is enabled on this slave port.
 */
#define NETC_MAX_CORE_ASGPCR1_HPE5(x)            (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR1_HPE5_SHIFT)) & NETC_MAX_CORE_ASGPCR1_HPE5_MASK)

#define NETC_MAX_CORE_ASGPCR1_HPE6_MASK          (0x400000U)
#define NETC_MAX_CORE_ASGPCR1_HPE6_SHIFT         (22U)
/*! HPE6 - HPE6
 *  0b0..Master high-priority elevation for master 6. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 6. is enabled on this slave port.
 */
#define NETC_MAX_CORE_ASGPCR1_HPE6(x)            (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR1_HPE6_SHIFT)) & NETC_MAX_CORE_ASGPCR1_HPE6_MASK)

#define NETC_MAX_CORE_ASGPCR1_HPE7_MASK          (0x800000U)
#define NETC_MAX_CORE_ASGPCR1_HPE7_SHIFT         (23U)
/*! HPE7 - HPE7
 *  0b0..Master high-priority elevation for master 7. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 7. is enabled on this slave port.
 */
#define NETC_MAX_CORE_ASGPCR1_HPE7(x)            (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR1_HPE7_SHIFT)) & NETC_MAX_CORE_ASGPCR1_HPE7_MASK)

#define NETC_MAX_CORE_ASGPCR1_HLP_MASK           (0x40000000U)
#define NETC_MAX_CORE_ASGPCR1_HLP_SHIFT          (30U)
/*! HLP - Halt Low Priority
 *  0b0..The low power mode request has the highest priority for arbitration on this slave port.
 *  0b1..The low power mode request has the lowest initial priority for arbitration on this slave port.
 */
#define NETC_MAX_CORE_ASGPCR1_HLP(x)             (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR1_HLP_SHIFT)) & NETC_MAX_CORE_ASGPCR1_HLP_MASK)
/*! @} */

/*! @name PRS2 - Priority Slave Registers */
/*! @{ */

#define NETC_MAX_CORE_PRS2_M0_MASK               (0x7U)
#define NETC_MAX_CORE_PRS2_M0_SHIFT              (0U)
/*! M0 - Master 0 Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or the lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_PRS2_M0(x)                 (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_PRS2_M0_SHIFT)) & NETC_MAX_CORE_PRS2_M0_MASK)

#define NETC_MAX_CORE_PRS2_M1_MASK               (0x70U)
#define NETC_MAX_CORE_PRS2_M1_SHIFT              (4U)
/*! M1 - Master 1 Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_PRS2_M1(x)                 (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_PRS2_M1_SHIFT)) & NETC_MAX_CORE_PRS2_M1_MASK)

#define NETC_MAX_CORE_PRS2_M2_MASK               (0x700U)
#define NETC_MAX_CORE_PRS2_M2_SHIFT              (8U)
/*! M2 - Master 2 Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8the or lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_PRS2_M2(x)                 (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_PRS2_M2_SHIFT)) & NETC_MAX_CORE_PRS2_M2_MASK)

#define NETC_MAX_CORE_PRS2_M3_MASK               (0x7000U)
#define NETC_MAX_CORE_PRS2_M3_SHIFT              (12U)
/*! M3 - Master 3 Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8the or lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_PRS2_M3(x)                 (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_PRS2_M3_SHIFT)) & NETC_MAX_CORE_PRS2_M3_MASK)

#define NETC_MAX_CORE_PRS2_M4_MASK               (0x70000U)
#define NETC_MAX_CORE_PRS2_M4_SHIFT              (16U)
/*! M4 - Master 4 Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_PRS2_M4(x)                 (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_PRS2_M4_SHIFT)) & NETC_MAX_CORE_PRS2_M4_MASK)

#define NETC_MAX_CORE_PRS2_M5_MASK               (0x700000U)
#define NETC_MAX_CORE_PRS2_M5_SHIFT              (20U)
/*! M5 - Master 5 Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_PRS2_M5(x)                 (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_PRS2_M5_SHIFT)) & NETC_MAX_CORE_PRS2_M5_MASK)

#define NETC_MAX_CORE_PRS2_M6_MASK               (0x7000000U)
#define NETC_MAX_CORE_PRS2_M6_SHIFT              (24U)
/*! M6 - Master 6 Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8the or lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_PRS2_M6(x)                 (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_PRS2_M6_SHIFT)) & NETC_MAX_CORE_PRS2_M6_MASK)

#define NETC_MAX_CORE_PRS2_M7_MASK               (0x70000000U)
#define NETC_MAX_CORE_PRS2_M7_SHIFT              (28U)
/*! M7 - Master 7 Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_PRS2_M7(x)                 (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_PRS2_M7_SHIFT)) & NETC_MAX_CORE_PRS2_M7_MASK)
/*! @} */

/*! @name AMPR2 - Alternate Master Priority Register */
/*! @{ */

#define NETC_MAX_CORE_AMPR2_M0_MASK              (0x7U)
#define NETC_MAX_CORE_AMPR2_M0_SHIFT             (0U)
/*! M0 - Master 0 Alternate Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_AMPR2_M0(x)                (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_AMPR2_M0_SHIFT)) & NETC_MAX_CORE_AMPR2_M0_MASK)

#define NETC_MAX_CORE_AMPR2_M1_MASK              (0x70U)
#define NETC_MAX_CORE_AMPR2_M1_SHIFT             (4U)
/*! M1 - Master 1 Alternate Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_AMPR2_M1(x)                (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_AMPR2_M1_SHIFT)) & NETC_MAX_CORE_AMPR2_M1_MASK)

#define NETC_MAX_CORE_AMPR2_M2_MASK              (0x700U)
#define NETC_MAX_CORE_AMPR2_M2_SHIFT             (8U)
/*! M2 - Master 2 Alternate Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or lowthe est priority when accessing the slave port.
 */
#define NETC_MAX_CORE_AMPR2_M2(x)                (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_AMPR2_M2_SHIFT)) & NETC_MAX_CORE_AMPR2_M2_MASK)

#define NETC_MAX_CORE_AMPR2_M3_MASK              (0x7000U)
#define NETC_MAX_CORE_AMPR2_M3_SHIFT             (12U)
/*! M3 - Master 3 Alternate Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_AMPR2_M3(x)                (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_AMPR2_M3_SHIFT)) & NETC_MAX_CORE_AMPR2_M3_MASK)

#define NETC_MAX_CORE_AMPR2_M4_MASK              (0x70000U)
#define NETC_MAX_CORE_AMPR2_M4_SHIFT             (16U)
/*! M4 - Master 4 Alternate Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or the lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_AMPR2_M4(x)                (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_AMPR2_M4_SHIFT)) & NETC_MAX_CORE_AMPR2_M4_MASK)

#define NETC_MAX_CORE_AMPR2_M5_MASK              (0x700000U)
#define NETC_MAX_CORE_AMPR2_M5_SHIFT             (20U)
/*! M5 - Master 5 Alternate Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or the lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_AMPR2_M5(x)                (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_AMPR2_M5_SHIFT)) & NETC_MAX_CORE_AMPR2_M5_MASK)

#define NETC_MAX_CORE_AMPR2_M6_MASK              (0x7000000U)
#define NETC_MAX_CORE_AMPR2_M6_SHIFT             (24U)
/*! M6 - Master 6 Alternate Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or the lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_AMPR2_M6(x)                (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_AMPR2_M6_SHIFT)) & NETC_MAX_CORE_AMPR2_M6_MASK)

#define NETC_MAX_CORE_AMPR2_M7_MASK              (0x70000000U)
#define NETC_MAX_CORE_AMPR2_M7_SHIFT             (28U)
/*! M7 - Master 7 Alternate Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 the lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_AMPR2_M7(x)                (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_AMPR2_M7_SHIFT)) & NETC_MAX_CORE_AMPR2_M7_MASK)
/*! @} */

/*! @name CRS2 - Control Register */
/*! @{ */

#define NETC_MAX_CORE_CRS2_PARK_MASK             (0x7U)
#define NETC_MAX_CORE_CRS2_PARK_SHIFT            (0U)
/*! PARK - Park
 *  0b000..Park on master port M0
 *  0b001..Park on master port M1
 *  0b010..Park on master port M2
 *  0b011..Park on master port M3
 *  0b100..Park on master port M4
 *  0b101..Park on master port M5
 *  0b110..Park on master port M6
 *  0b111..Park on master port M7
 */
#define NETC_MAX_CORE_CRS2_PARK(x)               (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS2_PARK_SHIFT)) & NETC_MAX_CORE_CRS2_PARK_MASK)

#define NETC_MAX_CORE_CRS2_PCTL_MASK             (0x30U)
#define NETC_MAX_CORE_CRS2_PCTL_SHIFT            (4U)
/*! PCTL - Parking Control
 *  0b00..When no master makes a request, the arbiter parks the slave port on the master port defined by the PARK bit field.
 *  0b01..When no master makes a request, the arbiter parks the slave port on the last master to be in control of the slave port.
 *  0b10..Low-power park. When no master makes a request, the slave port is not parked on a master and the arbiter
 *        drives all outputs to a constant safe state.
 *  0b11..Reserved
 */
#define NETC_MAX_CORE_CRS2_PCTL(x)               (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS2_PCTL_SHIFT)) & NETC_MAX_CORE_CRS2_PCTL_MASK)

#define NETC_MAX_CORE_CRS2_ARB_MASK              (0x300U)
#define NETC_MAX_CORE_CRS2_ARB_SHIFT             (8U)
/*! ARB - Arbitration Mode
 *  0b00..Fixed priority
 *  0b01..Round-robin (rotating) priority
 *  0b10..Reserved
 *  0b11..Reserved
 */
#define NETC_MAX_CORE_CRS2_ARB(x)                (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS2_ARB_SHIFT)) & NETC_MAX_CORE_CRS2_ARB_MASK)

#define NETC_MAX_CORE_CRS2_HPE0_MASK             (0x10000U)
#define NETC_MAX_CORE_CRS2_HPE0_SHIFT            (16U)
/*! HPE0 - High Priority Elevation 0
 *  0b0..Master high-priority elevation for master 0. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 0. is enabled on this slave port.
 */
#define NETC_MAX_CORE_CRS2_HPE0(x)               (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS2_HPE0_SHIFT)) & NETC_MAX_CORE_CRS2_HPE0_MASK)

#define NETC_MAX_CORE_CRS2_HPE1_MASK             (0x20000U)
#define NETC_MAX_CORE_CRS2_HPE1_SHIFT            (17U)
/*! HPE1 - High Priority Elevation 1
 *  0b0..Master high-priority elevation for master 1. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 1. is enabled on this slave port.
 */
#define NETC_MAX_CORE_CRS2_HPE1(x)               (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS2_HPE1_SHIFT)) & NETC_MAX_CORE_CRS2_HPE1_MASK)

#define NETC_MAX_CORE_CRS2_HPE2_MASK             (0x40000U)
#define NETC_MAX_CORE_CRS2_HPE2_SHIFT            (18U)
/*! HPE2 - High Priority Elevation 2
 *  0b0..Master high-priority elevation for master 2. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 2. is enabled on this slave port.
 */
#define NETC_MAX_CORE_CRS2_HPE2(x)               (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS2_HPE2_SHIFT)) & NETC_MAX_CORE_CRS2_HPE2_MASK)

#define NETC_MAX_CORE_CRS2_HPE3_MASK             (0x80000U)
#define NETC_MAX_CORE_CRS2_HPE3_SHIFT            (19U)
/*! HPE3 - High Priority Elevation 3
 *  0b0..Master high-priority elevation for master 3. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 3. is enabled on this slave port.
 */
#define NETC_MAX_CORE_CRS2_HPE3(x)               (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS2_HPE3_SHIFT)) & NETC_MAX_CORE_CRS2_HPE3_MASK)

#define NETC_MAX_CORE_CRS2_HPE4_MASK             (0x100000U)
#define NETC_MAX_CORE_CRS2_HPE4_SHIFT            (20U)
/*! HPE4 - High Priority Elevation 4
 *  0b0..Master high-priority elevation for master 4. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 4. is enabled on this slave port.
 */
#define NETC_MAX_CORE_CRS2_HPE4(x)               (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS2_HPE4_SHIFT)) & NETC_MAX_CORE_CRS2_HPE4_MASK)

#define NETC_MAX_CORE_CRS2_HPE5_MASK             (0x200000U)
#define NETC_MAX_CORE_CRS2_HPE5_SHIFT            (21U)
/*! HPE5 - High Priority Elevation 5
 *  0b0..Master high-priority elevation for master 5. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 5. is enabled on this slave port.
 */
#define NETC_MAX_CORE_CRS2_HPE5(x)               (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS2_HPE5_SHIFT)) & NETC_MAX_CORE_CRS2_HPE5_MASK)

#define NETC_MAX_CORE_CRS2_HPE6_MASK             (0x400000U)
#define NETC_MAX_CORE_CRS2_HPE6_SHIFT            (22U)
/*! HPE6 - High Priority Elevation 6
 *  0b0..Master high-priority elevation for master 6. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 6. is enabled on this slave port.
 */
#define NETC_MAX_CORE_CRS2_HPE6(x)               (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS2_HPE6_SHIFT)) & NETC_MAX_CORE_CRS2_HPE6_MASK)

#define NETC_MAX_CORE_CRS2_HPE7_MASK             (0x800000U)
#define NETC_MAX_CORE_CRS2_HPE7_SHIFT            (23U)
/*! HPE7 - High Priority Elevation 7
 *  0b0..Master high-priority elevation for master 7. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 7. is enabled on this slave port.
 */
#define NETC_MAX_CORE_CRS2_HPE7(x)               (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS2_HPE7_SHIFT)) & NETC_MAX_CORE_CRS2_HPE7_MASK)

#define NETC_MAX_CORE_CRS2_HLP_MASK              (0x40000000U)
#define NETC_MAX_CORE_CRS2_HLP_SHIFT             (30U)
/*! HLP - Halt Low Priority
 *  0b0..The low-power mode request has the highest priority for arbitration on this slave port.
 *  0b1..The low-power mode request has the lowest initial priority for arbitration on this slave port.
 */
#define NETC_MAX_CORE_CRS2_HLP(x)                (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS2_HLP_SHIFT)) & NETC_MAX_CORE_CRS2_HLP_MASK)

#define NETC_MAX_CORE_CRS2_RO_MASK               (0x80000000U)
#define NETC_MAX_CORE_CRS2_RO_SHIFT              (31U)
/*! RO - Read Only
 *  0b0..The CRSn and PRSn registers are writeable
 *  0b1..The CRSn and PRSn registers are read-only and cannot be written (attempted writes have no effect on the
 *       registers and result in a bus error response).
 */
#define NETC_MAX_CORE_CRS2_RO(x)                 (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS2_RO_SHIFT)) & NETC_MAX_CORE_CRS2_RO_MASK)
/*! @} */

/*! @name ASGPCR2 - Alternate Slave General Purpose Control Register */
/*! @{ */

#define NETC_MAX_CORE_ASGPCR2_PARK_MASK          (0x7U)
#define NETC_MAX_CORE_ASGPCR2_PARK_SHIFT         (0U)
/*! PARK - Park
 *  0b000..Park on master port M0.
 *  0b001..Park on master port M1.
 *  0b010..Park on master port M2.
 *  0b011..Park on master port M3.
 *  0b100..Park on master port M4.
 *  0b101..Park on master port M5.
 *  0b110..Park on master port M6.
 *  0b111..Park on master port M7.
 */
#define NETC_MAX_CORE_ASGPCR2_PARK(x)            (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR2_PARK_SHIFT)) & NETC_MAX_CORE_ASGPCR2_PARK_MASK)

#define NETC_MAX_CORE_ASGPCR2_PCTL_MASK          (0x30U)
#define NETC_MAX_CORE_ASGPCR2_PCTL_SHIFT         (4U)
/*! PCTL - Parking Control
 *  0b00..When no master makes a request, the arbiter parks the slave port on the master port defined by the PARK bit field.
 *  0b01..When no master makes a request, the arbiter parks the slave port on the last master to be in control of the slave port.
 *  0b10..Low-power park. When no master makes a request, the slave port is not parked on a master and the arbiter
 *        drives all outputs to a constant safe state.
 *  0b11..Reserved
 */
#define NETC_MAX_CORE_ASGPCR2_PCTL(x)            (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR2_PCTL_SHIFT)) & NETC_MAX_CORE_ASGPCR2_PCTL_MASK)

#define NETC_MAX_CORE_ASGPCR2_ARB_MASK           (0x300U)
#define NETC_MAX_CORE_ASGPCR2_ARB_SHIFT          (8U)
/*! ARB - Arbitration Mode
 *  0b00..Fixed priority
 *  0b01..Round-robin (rotating) priority
 *  0b10..Reserved
 *  0b11..Reserved
 */
#define NETC_MAX_CORE_ASGPCR2_ARB(x)             (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR2_ARB_SHIFT)) & NETC_MAX_CORE_ASGPCR2_ARB_MASK)

#define NETC_MAX_CORE_ASGPCR2_HPE0_MASK          (0x10000U)
#define NETC_MAX_CORE_ASGPCR2_HPE0_SHIFT         (16U)
/*! HPE0 - HPE0
 *  0b0..Master high-priority elevation for master 0. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 0. is enabled on this slave port.
 */
#define NETC_MAX_CORE_ASGPCR2_HPE0(x)            (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR2_HPE0_SHIFT)) & NETC_MAX_CORE_ASGPCR2_HPE0_MASK)

#define NETC_MAX_CORE_ASGPCR2_HPE1_MASK          (0x20000U)
#define NETC_MAX_CORE_ASGPCR2_HPE1_SHIFT         (17U)
/*! HPE1 - HPE1
 *  0b0..Master high-priority elevation for master 1. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 1. is enabled on this slave port.
 */
#define NETC_MAX_CORE_ASGPCR2_HPE1(x)            (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR2_HPE1_SHIFT)) & NETC_MAX_CORE_ASGPCR2_HPE1_MASK)

#define NETC_MAX_CORE_ASGPCR2_HPE2_MASK          (0x40000U)
#define NETC_MAX_CORE_ASGPCR2_HPE2_SHIFT         (18U)
/*! HPE2 - HPE2
 *  0b0..Master high-priority elevation for master 2. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 2. is enabled on this slave port.
 */
#define NETC_MAX_CORE_ASGPCR2_HPE2(x)            (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR2_HPE2_SHIFT)) & NETC_MAX_CORE_ASGPCR2_HPE2_MASK)

#define NETC_MAX_CORE_ASGPCR2_HPE3_MASK          (0x80000U)
#define NETC_MAX_CORE_ASGPCR2_HPE3_SHIFT         (19U)
/*! HPE3 - HPE3
 *  0b0..Master high-priority elevation for master 3. is disabled on this slave port.
 *  0b1..The m3_high_priority input is enabled on this slave port.
 */
#define NETC_MAX_CORE_ASGPCR2_HPE3(x)            (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR2_HPE3_SHIFT)) & NETC_MAX_CORE_ASGPCR2_HPE3_MASK)

#define NETC_MAX_CORE_ASGPCR2_HPE4_MASK          (0x100000U)
#define NETC_MAX_CORE_ASGPCR2_HPE4_SHIFT         (20U)
/*! HPE4 - HPE4
 *  0b0..Master high-priority elevation for master 4. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 4. is enabled on this slave port.
 */
#define NETC_MAX_CORE_ASGPCR2_HPE4(x)            (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR2_HPE4_SHIFT)) & NETC_MAX_CORE_ASGPCR2_HPE4_MASK)

#define NETC_MAX_CORE_ASGPCR2_HPE5_MASK          (0x200000U)
#define NETC_MAX_CORE_ASGPCR2_HPE5_SHIFT         (21U)
/*! HPE5 - HPE5
 *  0b0..Master high-priority elevation for master 5. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 5. is enabled on this slave port.
 */
#define NETC_MAX_CORE_ASGPCR2_HPE5(x)            (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR2_HPE5_SHIFT)) & NETC_MAX_CORE_ASGPCR2_HPE5_MASK)

#define NETC_MAX_CORE_ASGPCR2_HPE6_MASK          (0x400000U)
#define NETC_MAX_CORE_ASGPCR2_HPE6_SHIFT         (22U)
/*! HPE6 - HPE6
 *  0b0..Master high-priority elevation for master 6. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 6. is enabled on this slave port.
 */
#define NETC_MAX_CORE_ASGPCR2_HPE6(x)            (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR2_HPE6_SHIFT)) & NETC_MAX_CORE_ASGPCR2_HPE6_MASK)

#define NETC_MAX_CORE_ASGPCR2_HPE7_MASK          (0x800000U)
#define NETC_MAX_CORE_ASGPCR2_HPE7_SHIFT         (23U)
/*! HPE7 - HPE7
 *  0b0..Master high-priority elevation for master 7. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 7. is enabled on this slave port.
 */
#define NETC_MAX_CORE_ASGPCR2_HPE7(x)            (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR2_HPE7_SHIFT)) & NETC_MAX_CORE_ASGPCR2_HPE7_MASK)

#define NETC_MAX_CORE_ASGPCR2_HLP_MASK           (0x40000000U)
#define NETC_MAX_CORE_ASGPCR2_HLP_SHIFT          (30U)
/*! HLP - Halt Low Priority
 *  0b0..The low power mode request has the highest priority for arbitration on this slave port.
 *  0b1..The low power mode request has the lowest initial priority for arbitration on this slave port.
 */
#define NETC_MAX_CORE_ASGPCR2_HLP(x)             (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR2_HLP_SHIFT)) & NETC_MAX_CORE_ASGPCR2_HLP_MASK)
/*! @} */

/*! @name PRS3 - Priority Slave Registers */
/*! @{ */

#define NETC_MAX_CORE_PRS3_M0_MASK               (0x7U)
#define NETC_MAX_CORE_PRS3_M0_SHIFT              (0U)
/*! M0 - Master 0 Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or the lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_PRS3_M0(x)                 (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_PRS3_M0_SHIFT)) & NETC_MAX_CORE_PRS3_M0_MASK)

#define NETC_MAX_CORE_PRS3_M1_MASK               (0x70U)
#define NETC_MAX_CORE_PRS3_M1_SHIFT              (4U)
/*! M1 - Master 1 Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_PRS3_M1(x)                 (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_PRS3_M1_SHIFT)) & NETC_MAX_CORE_PRS3_M1_MASK)

#define NETC_MAX_CORE_PRS3_M2_MASK               (0x700U)
#define NETC_MAX_CORE_PRS3_M2_SHIFT              (8U)
/*! M2 - Master 2 Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8the or lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_PRS3_M2(x)                 (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_PRS3_M2_SHIFT)) & NETC_MAX_CORE_PRS3_M2_MASK)

#define NETC_MAX_CORE_PRS3_M3_MASK               (0x7000U)
#define NETC_MAX_CORE_PRS3_M3_SHIFT              (12U)
/*! M3 - Master 3 Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8the or lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_PRS3_M3(x)                 (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_PRS3_M3_SHIFT)) & NETC_MAX_CORE_PRS3_M3_MASK)

#define NETC_MAX_CORE_PRS3_M4_MASK               (0x70000U)
#define NETC_MAX_CORE_PRS3_M4_SHIFT              (16U)
/*! M4 - Master 4 Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_PRS3_M4(x)                 (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_PRS3_M4_SHIFT)) & NETC_MAX_CORE_PRS3_M4_MASK)

#define NETC_MAX_CORE_PRS3_M5_MASK               (0x700000U)
#define NETC_MAX_CORE_PRS3_M5_SHIFT              (20U)
/*! M5 - Master 5 Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_PRS3_M5(x)                 (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_PRS3_M5_SHIFT)) & NETC_MAX_CORE_PRS3_M5_MASK)

#define NETC_MAX_CORE_PRS3_M6_MASK               (0x7000000U)
#define NETC_MAX_CORE_PRS3_M6_SHIFT              (24U)
/*! M6 - Master 6 Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8the or lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_PRS3_M6(x)                 (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_PRS3_M6_SHIFT)) & NETC_MAX_CORE_PRS3_M6_MASK)

#define NETC_MAX_CORE_PRS3_M7_MASK               (0x70000000U)
#define NETC_MAX_CORE_PRS3_M7_SHIFT              (28U)
/*! M7 - Master 7 Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_PRS3_M7(x)                 (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_PRS3_M7_SHIFT)) & NETC_MAX_CORE_PRS3_M7_MASK)
/*! @} */

/*! @name AMPR3 - Alternate Master Priority Register */
/*! @{ */

#define NETC_MAX_CORE_AMPR3_M0_MASK              (0x7U)
#define NETC_MAX_CORE_AMPR3_M0_SHIFT             (0U)
/*! M0 - Master 0 Alternate Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_AMPR3_M0(x)                (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_AMPR3_M0_SHIFT)) & NETC_MAX_CORE_AMPR3_M0_MASK)

#define NETC_MAX_CORE_AMPR3_M1_MASK              (0x70U)
#define NETC_MAX_CORE_AMPR3_M1_SHIFT             (4U)
/*! M1 - Master 1 Alternate Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_AMPR3_M1(x)                (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_AMPR3_M1_SHIFT)) & NETC_MAX_CORE_AMPR3_M1_MASK)

#define NETC_MAX_CORE_AMPR3_M2_MASK              (0x700U)
#define NETC_MAX_CORE_AMPR3_M2_SHIFT             (8U)
/*! M2 - Master 2 Alternate Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or lowthe est priority when accessing the slave port.
 */
#define NETC_MAX_CORE_AMPR3_M2(x)                (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_AMPR3_M2_SHIFT)) & NETC_MAX_CORE_AMPR3_M2_MASK)

#define NETC_MAX_CORE_AMPR3_M3_MASK              (0x7000U)
#define NETC_MAX_CORE_AMPR3_M3_SHIFT             (12U)
/*! M3 - Master 3 Alternate Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_AMPR3_M3(x)                (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_AMPR3_M3_SHIFT)) & NETC_MAX_CORE_AMPR3_M3_MASK)

#define NETC_MAX_CORE_AMPR3_M4_MASK              (0x70000U)
#define NETC_MAX_CORE_AMPR3_M4_SHIFT             (16U)
/*! M4 - Master 4 Alternate Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or the lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_AMPR3_M4(x)                (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_AMPR3_M4_SHIFT)) & NETC_MAX_CORE_AMPR3_M4_MASK)

#define NETC_MAX_CORE_AMPR3_M5_MASK              (0x700000U)
#define NETC_MAX_CORE_AMPR3_M5_SHIFT             (20U)
/*! M5 - Master 5 Alternate Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or the lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_AMPR3_M5(x)                (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_AMPR3_M5_SHIFT)) & NETC_MAX_CORE_AMPR3_M5_MASK)

#define NETC_MAX_CORE_AMPR3_M6_MASK              (0x7000000U)
#define NETC_MAX_CORE_AMPR3_M6_SHIFT             (24U)
/*! M6 - Master 6 Alternate Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or the lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_AMPR3_M6(x)                (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_AMPR3_M6_SHIFT)) & NETC_MAX_CORE_AMPR3_M6_MASK)

#define NETC_MAX_CORE_AMPR3_M7_MASK              (0x70000000U)
#define NETC_MAX_CORE_AMPR3_M7_SHIFT             (28U)
/*! M7 - Master 7 Alternate Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 the lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_AMPR3_M7(x)                (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_AMPR3_M7_SHIFT)) & NETC_MAX_CORE_AMPR3_M7_MASK)
/*! @} */

/*! @name CRS3 - Control Register */
/*! @{ */

#define NETC_MAX_CORE_CRS3_PARK_MASK             (0x7U)
#define NETC_MAX_CORE_CRS3_PARK_SHIFT            (0U)
/*! PARK - Park
 *  0b000..Park on master port M0
 *  0b001..Park on master port M1
 *  0b010..Park on master port M2
 *  0b011..Park on master port M3
 *  0b100..Park on master port M4
 *  0b101..Park on master port M5
 *  0b110..Park on master port M6
 *  0b111..Park on master port M7
 */
#define NETC_MAX_CORE_CRS3_PARK(x)               (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS3_PARK_SHIFT)) & NETC_MAX_CORE_CRS3_PARK_MASK)

#define NETC_MAX_CORE_CRS3_PCTL_MASK             (0x30U)
#define NETC_MAX_CORE_CRS3_PCTL_SHIFT            (4U)
/*! PCTL - Parking Control
 *  0b00..When no master makes a request, the arbiter parks the slave port on the master port defined by the PARK bit field.
 *  0b01..When no master makes a request, the arbiter parks the slave port on the last master to be in control of the slave port.
 *  0b10..Low-power park. When no master makes a request, the slave port is not parked on a master and the arbiter
 *        drives all outputs to a constant safe state.
 *  0b11..Reserved
 */
#define NETC_MAX_CORE_CRS3_PCTL(x)               (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS3_PCTL_SHIFT)) & NETC_MAX_CORE_CRS3_PCTL_MASK)

#define NETC_MAX_CORE_CRS3_ARB_MASK              (0x300U)
#define NETC_MAX_CORE_CRS3_ARB_SHIFT             (8U)
/*! ARB - Arbitration Mode
 *  0b00..Fixed priority
 *  0b01..Round-robin (rotating) priority
 *  0b10..Reserved
 *  0b11..Reserved
 */
#define NETC_MAX_CORE_CRS3_ARB(x)                (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS3_ARB_SHIFT)) & NETC_MAX_CORE_CRS3_ARB_MASK)

#define NETC_MAX_CORE_CRS3_HPE0_MASK             (0x10000U)
#define NETC_MAX_CORE_CRS3_HPE0_SHIFT            (16U)
/*! HPE0 - High Priority Elevation 0
 *  0b0..Master high-priority elevation for master 0. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 0. is enabled on this slave port.
 */
#define NETC_MAX_CORE_CRS3_HPE0(x)               (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS3_HPE0_SHIFT)) & NETC_MAX_CORE_CRS3_HPE0_MASK)

#define NETC_MAX_CORE_CRS3_HPE1_MASK             (0x20000U)
#define NETC_MAX_CORE_CRS3_HPE1_SHIFT            (17U)
/*! HPE1 - High Priority Elevation 1
 *  0b0..Master high-priority elevation for master 1. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 1. is enabled on this slave port.
 */
#define NETC_MAX_CORE_CRS3_HPE1(x)               (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS3_HPE1_SHIFT)) & NETC_MAX_CORE_CRS3_HPE1_MASK)

#define NETC_MAX_CORE_CRS3_HPE2_MASK             (0x40000U)
#define NETC_MAX_CORE_CRS3_HPE2_SHIFT            (18U)
/*! HPE2 - High Priority Elevation 2
 *  0b0..Master high-priority elevation for master 2. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 2. is enabled on this slave port.
 */
#define NETC_MAX_CORE_CRS3_HPE2(x)               (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS3_HPE2_SHIFT)) & NETC_MAX_CORE_CRS3_HPE2_MASK)

#define NETC_MAX_CORE_CRS3_HPE3_MASK             (0x80000U)
#define NETC_MAX_CORE_CRS3_HPE3_SHIFT            (19U)
/*! HPE3 - High Priority Elevation 3
 *  0b0..Master high-priority elevation for master 3. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 3. is enabled on this slave port.
 */
#define NETC_MAX_CORE_CRS3_HPE3(x)               (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS3_HPE3_SHIFT)) & NETC_MAX_CORE_CRS3_HPE3_MASK)

#define NETC_MAX_CORE_CRS3_HPE4_MASK             (0x100000U)
#define NETC_MAX_CORE_CRS3_HPE4_SHIFT            (20U)
/*! HPE4 - High Priority Elevation 4
 *  0b0..Master high-priority elevation for master 4. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 4. is enabled on this slave port.
 */
#define NETC_MAX_CORE_CRS3_HPE4(x)               (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS3_HPE4_SHIFT)) & NETC_MAX_CORE_CRS3_HPE4_MASK)

#define NETC_MAX_CORE_CRS3_HPE5_MASK             (0x200000U)
#define NETC_MAX_CORE_CRS3_HPE5_SHIFT            (21U)
/*! HPE5 - High Priority Elevation 5
 *  0b0..Master high-priority elevation for master 5. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 5. is enabled on this slave port.
 */
#define NETC_MAX_CORE_CRS3_HPE5(x)               (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS3_HPE5_SHIFT)) & NETC_MAX_CORE_CRS3_HPE5_MASK)

#define NETC_MAX_CORE_CRS3_HPE6_MASK             (0x400000U)
#define NETC_MAX_CORE_CRS3_HPE6_SHIFT            (22U)
/*! HPE6 - High Priority Elevation 6
 *  0b0..Master high-priority elevation for master 6. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 6. is enabled on this slave port.
 */
#define NETC_MAX_CORE_CRS3_HPE6(x)               (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS3_HPE6_SHIFT)) & NETC_MAX_CORE_CRS3_HPE6_MASK)

#define NETC_MAX_CORE_CRS3_HPE7_MASK             (0x800000U)
#define NETC_MAX_CORE_CRS3_HPE7_SHIFT            (23U)
/*! HPE7 - High Priority Elevation 7
 *  0b0..Master high-priority elevation for master 7. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 7. is enabled on this slave port.
 */
#define NETC_MAX_CORE_CRS3_HPE7(x)               (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS3_HPE7_SHIFT)) & NETC_MAX_CORE_CRS3_HPE7_MASK)

#define NETC_MAX_CORE_CRS3_HLP_MASK              (0x40000000U)
#define NETC_MAX_CORE_CRS3_HLP_SHIFT             (30U)
/*! HLP - Halt Low Priority
 *  0b0..The low-power mode request has the highest priority for arbitration on this slave port.
 *  0b1..The low-power mode request has the lowest initial priority for arbitration on this slave port.
 */
#define NETC_MAX_CORE_CRS3_HLP(x)                (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS3_HLP_SHIFT)) & NETC_MAX_CORE_CRS3_HLP_MASK)

#define NETC_MAX_CORE_CRS3_RO_MASK               (0x80000000U)
#define NETC_MAX_CORE_CRS3_RO_SHIFT              (31U)
/*! RO - Read Only
 *  0b0..The CRSn and PRSn registers are writeable
 *  0b1..The CRSn and PRSn registers are read-only and cannot be written (attempted writes have no effect on the
 *       registers and result in a bus error response).
 */
#define NETC_MAX_CORE_CRS3_RO(x)                 (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS3_RO_SHIFT)) & NETC_MAX_CORE_CRS3_RO_MASK)
/*! @} */

/*! @name ASGPCR3 - Alternate Slave General Purpose Control Register */
/*! @{ */

#define NETC_MAX_CORE_ASGPCR3_PARK_MASK          (0x7U)
#define NETC_MAX_CORE_ASGPCR3_PARK_SHIFT         (0U)
/*! PARK - Park
 *  0b000..Park on master port M0.
 *  0b001..Park on master port M1.
 *  0b010..Park on master port M2.
 *  0b011..Park on master port M3.
 *  0b100..Park on master port M4.
 *  0b101..Park on master port M5.
 *  0b110..Park on master port M6.
 *  0b111..Park on master port M7.
 */
#define NETC_MAX_CORE_ASGPCR3_PARK(x)            (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR3_PARK_SHIFT)) & NETC_MAX_CORE_ASGPCR3_PARK_MASK)

#define NETC_MAX_CORE_ASGPCR3_PCTL_MASK          (0x30U)
#define NETC_MAX_CORE_ASGPCR3_PCTL_SHIFT         (4U)
/*! PCTL - Parking Control
 *  0b00..When no master makes a request, the arbiter parks the slave port on the master port defined by the PARK bit field.
 *  0b01..When no master makes a request, the arbiter parks the slave port on the last master to be in control of the slave port.
 *  0b10..Low-power park. When no master makes a request, the slave port is not parked on a master and the arbiter
 *        drives all outputs to a constant safe state.
 *  0b11..Reserved
 */
#define NETC_MAX_CORE_ASGPCR3_PCTL(x)            (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR3_PCTL_SHIFT)) & NETC_MAX_CORE_ASGPCR3_PCTL_MASK)

#define NETC_MAX_CORE_ASGPCR3_ARB_MASK           (0x300U)
#define NETC_MAX_CORE_ASGPCR3_ARB_SHIFT          (8U)
/*! ARB - Arbitration Mode
 *  0b00..Fixed priority
 *  0b01..Round-robin (rotating) priority
 *  0b10..Reserved
 *  0b11..Reserved
 */
#define NETC_MAX_CORE_ASGPCR3_ARB(x)             (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR3_ARB_SHIFT)) & NETC_MAX_CORE_ASGPCR3_ARB_MASK)

#define NETC_MAX_CORE_ASGPCR3_HPE0_MASK          (0x10000U)
#define NETC_MAX_CORE_ASGPCR3_HPE0_SHIFT         (16U)
/*! HPE0 - HPE0
 *  0b0..Master high-priority elevation for master 0. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 0. is enabled on this slave port.
 */
#define NETC_MAX_CORE_ASGPCR3_HPE0(x)            (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR3_HPE0_SHIFT)) & NETC_MAX_CORE_ASGPCR3_HPE0_MASK)

#define NETC_MAX_CORE_ASGPCR3_HPE1_MASK          (0x20000U)
#define NETC_MAX_CORE_ASGPCR3_HPE1_SHIFT         (17U)
/*! HPE1 - HPE1
 *  0b0..Master high-priority elevation for master 1. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 1. is enabled on this slave port.
 */
#define NETC_MAX_CORE_ASGPCR3_HPE1(x)            (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR3_HPE1_SHIFT)) & NETC_MAX_CORE_ASGPCR3_HPE1_MASK)

#define NETC_MAX_CORE_ASGPCR3_HPE2_MASK          (0x40000U)
#define NETC_MAX_CORE_ASGPCR3_HPE2_SHIFT         (18U)
/*! HPE2 - HPE2
 *  0b0..Master high-priority elevation for master 2. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 2. is enabled on this slave port.
 */
#define NETC_MAX_CORE_ASGPCR3_HPE2(x)            (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR3_HPE2_SHIFT)) & NETC_MAX_CORE_ASGPCR3_HPE2_MASK)

#define NETC_MAX_CORE_ASGPCR3_HPE3_MASK          (0x80000U)
#define NETC_MAX_CORE_ASGPCR3_HPE3_SHIFT         (19U)
/*! HPE3 - HPE3
 *  0b0..Master high-priority elevation for master 3. is disabled on this slave port.
 *  0b1..The m3_high_priority input is enabled on this slave port.
 */
#define NETC_MAX_CORE_ASGPCR3_HPE3(x)            (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR3_HPE3_SHIFT)) & NETC_MAX_CORE_ASGPCR3_HPE3_MASK)

#define NETC_MAX_CORE_ASGPCR3_HPE4_MASK          (0x100000U)
#define NETC_MAX_CORE_ASGPCR3_HPE4_SHIFT         (20U)
/*! HPE4 - HPE4
 *  0b0..Master high-priority elevation for master 4. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 4. is enabled on this slave port.
 */
#define NETC_MAX_CORE_ASGPCR3_HPE4(x)            (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR3_HPE4_SHIFT)) & NETC_MAX_CORE_ASGPCR3_HPE4_MASK)

#define NETC_MAX_CORE_ASGPCR3_HPE5_MASK          (0x200000U)
#define NETC_MAX_CORE_ASGPCR3_HPE5_SHIFT         (21U)
/*! HPE5 - HPE5
 *  0b0..Master high-priority elevation for master 5. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 5. is enabled on this slave port.
 */
#define NETC_MAX_CORE_ASGPCR3_HPE5(x)            (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR3_HPE5_SHIFT)) & NETC_MAX_CORE_ASGPCR3_HPE5_MASK)

#define NETC_MAX_CORE_ASGPCR3_HPE6_MASK          (0x400000U)
#define NETC_MAX_CORE_ASGPCR3_HPE6_SHIFT         (22U)
/*! HPE6 - HPE6
 *  0b0..Master high-priority elevation for master 6. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 6. is enabled on this slave port.
 */
#define NETC_MAX_CORE_ASGPCR3_HPE6(x)            (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR3_HPE6_SHIFT)) & NETC_MAX_CORE_ASGPCR3_HPE6_MASK)

#define NETC_MAX_CORE_ASGPCR3_HPE7_MASK          (0x800000U)
#define NETC_MAX_CORE_ASGPCR3_HPE7_SHIFT         (23U)
/*! HPE7 - HPE7
 *  0b0..Master high-priority elevation for master 7. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 7. is enabled on this slave port.
 */
#define NETC_MAX_CORE_ASGPCR3_HPE7(x)            (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR3_HPE7_SHIFT)) & NETC_MAX_CORE_ASGPCR3_HPE7_MASK)

#define NETC_MAX_CORE_ASGPCR3_HLP_MASK           (0x40000000U)
#define NETC_MAX_CORE_ASGPCR3_HLP_SHIFT          (30U)
/*! HLP - Halt Low Priority
 *  0b0..The low power mode request has the highest priority for arbitration on this slave port.
 *  0b1..The low power mode request has the lowest initial priority for arbitration on this slave port.
 */
#define NETC_MAX_CORE_ASGPCR3_HLP(x)             (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR3_HLP_SHIFT)) & NETC_MAX_CORE_ASGPCR3_HLP_MASK)
/*! @} */

/*! @name PRS4 - Priority Slave Registers */
/*! @{ */

#define NETC_MAX_CORE_PRS4_M0_MASK               (0x7U)
#define NETC_MAX_CORE_PRS4_M0_SHIFT              (0U)
/*! M0 - Master 0 Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or the lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_PRS4_M0(x)                 (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_PRS4_M0_SHIFT)) & NETC_MAX_CORE_PRS4_M0_MASK)

#define NETC_MAX_CORE_PRS4_M1_MASK               (0x70U)
#define NETC_MAX_CORE_PRS4_M1_SHIFT              (4U)
/*! M1 - Master 1 Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_PRS4_M1(x)                 (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_PRS4_M1_SHIFT)) & NETC_MAX_CORE_PRS4_M1_MASK)

#define NETC_MAX_CORE_PRS4_M2_MASK               (0x700U)
#define NETC_MAX_CORE_PRS4_M2_SHIFT              (8U)
/*! M2 - Master 2 Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8the or lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_PRS4_M2(x)                 (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_PRS4_M2_SHIFT)) & NETC_MAX_CORE_PRS4_M2_MASK)

#define NETC_MAX_CORE_PRS4_M3_MASK               (0x7000U)
#define NETC_MAX_CORE_PRS4_M3_SHIFT              (12U)
/*! M3 - Master 3 Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8the or lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_PRS4_M3(x)                 (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_PRS4_M3_SHIFT)) & NETC_MAX_CORE_PRS4_M3_MASK)

#define NETC_MAX_CORE_PRS4_M4_MASK               (0x70000U)
#define NETC_MAX_CORE_PRS4_M4_SHIFT              (16U)
/*! M4 - Master 4 Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_PRS4_M4(x)                 (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_PRS4_M4_SHIFT)) & NETC_MAX_CORE_PRS4_M4_MASK)

#define NETC_MAX_CORE_PRS4_M5_MASK               (0x700000U)
#define NETC_MAX_CORE_PRS4_M5_SHIFT              (20U)
/*! M5 - Master 5 Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_PRS4_M5(x)                 (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_PRS4_M5_SHIFT)) & NETC_MAX_CORE_PRS4_M5_MASK)

#define NETC_MAX_CORE_PRS4_M6_MASK               (0x7000000U)
#define NETC_MAX_CORE_PRS4_M6_SHIFT              (24U)
/*! M6 - Master 6 Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8the or lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_PRS4_M6(x)                 (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_PRS4_M6_SHIFT)) & NETC_MAX_CORE_PRS4_M6_MASK)

#define NETC_MAX_CORE_PRS4_M7_MASK               (0x70000000U)
#define NETC_MAX_CORE_PRS4_M7_SHIFT              (28U)
/*! M7 - Master 7 Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_PRS4_M7(x)                 (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_PRS4_M7_SHIFT)) & NETC_MAX_CORE_PRS4_M7_MASK)
/*! @} */

/*! @name AMPR4 - Alternate Master Priority Register */
/*! @{ */

#define NETC_MAX_CORE_AMPR4_M0_MASK              (0x7U)
#define NETC_MAX_CORE_AMPR4_M0_SHIFT             (0U)
/*! M0 - Master 0 Alternate Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_AMPR4_M0(x)                (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_AMPR4_M0_SHIFT)) & NETC_MAX_CORE_AMPR4_M0_MASK)

#define NETC_MAX_CORE_AMPR4_M1_MASK              (0x70U)
#define NETC_MAX_CORE_AMPR4_M1_SHIFT             (4U)
/*! M1 - Master 1 Alternate Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_AMPR4_M1(x)                (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_AMPR4_M1_SHIFT)) & NETC_MAX_CORE_AMPR4_M1_MASK)

#define NETC_MAX_CORE_AMPR4_M2_MASK              (0x700U)
#define NETC_MAX_CORE_AMPR4_M2_SHIFT             (8U)
/*! M2 - Master 2 Alternate Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or lowthe est priority when accessing the slave port.
 */
#define NETC_MAX_CORE_AMPR4_M2(x)                (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_AMPR4_M2_SHIFT)) & NETC_MAX_CORE_AMPR4_M2_MASK)

#define NETC_MAX_CORE_AMPR4_M3_MASK              (0x7000U)
#define NETC_MAX_CORE_AMPR4_M3_SHIFT             (12U)
/*! M3 - Master 3 Alternate Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_AMPR4_M3(x)                (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_AMPR4_M3_SHIFT)) & NETC_MAX_CORE_AMPR4_M3_MASK)

#define NETC_MAX_CORE_AMPR4_M4_MASK              (0x70000U)
#define NETC_MAX_CORE_AMPR4_M4_SHIFT             (16U)
/*! M4 - Master 4 Alternate Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or the lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_AMPR4_M4(x)                (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_AMPR4_M4_SHIFT)) & NETC_MAX_CORE_AMPR4_M4_MASK)

#define NETC_MAX_CORE_AMPR4_M5_MASK              (0x700000U)
#define NETC_MAX_CORE_AMPR4_M5_SHIFT             (20U)
/*! M5 - Master 5 Alternate Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or the lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_AMPR4_M5(x)                (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_AMPR4_M5_SHIFT)) & NETC_MAX_CORE_AMPR4_M5_MASK)

#define NETC_MAX_CORE_AMPR4_M6_MASK              (0x7000000U)
#define NETC_MAX_CORE_AMPR4_M6_SHIFT             (24U)
/*! M6 - Master 6 Alternate Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or the lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_AMPR4_M6(x)                (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_AMPR4_M6_SHIFT)) & NETC_MAX_CORE_AMPR4_M6_MASK)

#define NETC_MAX_CORE_AMPR4_M7_MASK              (0x70000000U)
#define NETC_MAX_CORE_AMPR4_M7_SHIFT             (28U)
/*! M7 - Master 7 Alternate Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 the lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_AMPR4_M7(x)                (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_AMPR4_M7_SHIFT)) & NETC_MAX_CORE_AMPR4_M7_MASK)
/*! @} */

/*! @name CRS4 - Control Register */
/*! @{ */

#define NETC_MAX_CORE_CRS4_PARK_MASK             (0x7U)
#define NETC_MAX_CORE_CRS4_PARK_SHIFT            (0U)
/*! PARK - Park
 *  0b000..Park on master port M0
 *  0b001..Park on master port M1
 *  0b010..Park on master port M2
 *  0b011..Park on master port M3
 *  0b100..Park on master port M4
 *  0b101..Park on master port M5
 *  0b110..Park on master port M6
 *  0b111..Park on master port M7
 */
#define NETC_MAX_CORE_CRS4_PARK(x)               (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS4_PARK_SHIFT)) & NETC_MAX_CORE_CRS4_PARK_MASK)

#define NETC_MAX_CORE_CRS4_PCTL_MASK             (0x30U)
#define NETC_MAX_CORE_CRS4_PCTL_SHIFT            (4U)
/*! PCTL - Parking Control
 *  0b00..When no master makes a request, the arbiter parks the slave port on the master port defined by the PARK bit field.
 *  0b01..When no master makes a request, the arbiter parks the slave port on the last master to be in control of the slave port.
 *  0b10..Low-power park. When no master makes a request, the slave port is not parked on a master and the arbiter
 *        drives all outputs to a constant safe state.
 *  0b11..Reserved
 */
#define NETC_MAX_CORE_CRS4_PCTL(x)               (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS4_PCTL_SHIFT)) & NETC_MAX_CORE_CRS4_PCTL_MASK)

#define NETC_MAX_CORE_CRS4_ARB_MASK              (0x300U)
#define NETC_MAX_CORE_CRS4_ARB_SHIFT             (8U)
/*! ARB - Arbitration Mode
 *  0b00..Fixed priority
 *  0b01..Round-robin (rotating) priority
 *  0b10..Reserved
 *  0b11..Reserved
 */
#define NETC_MAX_CORE_CRS4_ARB(x)                (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS4_ARB_SHIFT)) & NETC_MAX_CORE_CRS4_ARB_MASK)

#define NETC_MAX_CORE_CRS4_HPE0_MASK             (0x10000U)
#define NETC_MAX_CORE_CRS4_HPE0_SHIFT            (16U)
/*! HPE0 - High Priority Elevation 0
 *  0b0..Master high-priority elevation for master 0. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 0. is enabled on this slave port.
 */
#define NETC_MAX_CORE_CRS4_HPE0(x)               (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS4_HPE0_SHIFT)) & NETC_MAX_CORE_CRS4_HPE0_MASK)

#define NETC_MAX_CORE_CRS4_HPE1_MASK             (0x20000U)
#define NETC_MAX_CORE_CRS4_HPE1_SHIFT            (17U)
/*! HPE1 - High Priority Elevation 1
 *  0b0..Master high-priority elevation for master 1. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 1. is enabled on this slave port.
 */
#define NETC_MAX_CORE_CRS4_HPE1(x)               (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS4_HPE1_SHIFT)) & NETC_MAX_CORE_CRS4_HPE1_MASK)

#define NETC_MAX_CORE_CRS4_HPE2_MASK             (0x40000U)
#define NETC_MAX_CORE_CRS4_HPE2_SHIFT            (18U)
/*! HPE2 - High Priority Elevation 2
 *  0b0..Master high-priority elevation for master 2. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 2. is enabled on this slave port.
 */
#define NETC_MAX_CORE_CRS4_HPE2(x)               (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS4_HPE2_SHIFT)) & NETC_MAX_CORE_CRS4_HPE2_MASK)

#define NETC_MAX_CORE_CRS4_HPE3_MASK             (0x80000U)
#define NETC_MAX_CORE_CRS4_HPE3_SHIFT            (19U)
/*! HPE3 - High Priority Elevation 3
 *  0b0..Master high-priority elevation for master 3. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 3. is enabled on this slave port.
 */
#define NETC_MAX_CORE_CRS4_HPE3(x)               (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS4_HPE3_SHIFT)) & NETC_MAX_CORE_CRS4_HPE3_MASK)

#define NETC_MAX_CORE_CRS4_HPE4_MASK             (0x100000U)
#define NETC_MAX_CORE_CRS4_HPE4_SHIFT            (20U)
/*! HPE4 - High Priority Elevation 4
 *  0b0..Master high-priority elevation for master 4. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 4. is enabled on this slave port.
 */
#define NETC_MAX_CORE_CRS4_HPE4(x)               (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS4_HPE4_SHIFT)) & NETC_MAX_CORE_CRS4_HPE4_MASK)

#define NETC_MAX_CORE_CRS4_HPE5_MASK             (0x200000U)
#define NETC_MAX_CORE_CRS4_HPE5_SHIFT            (21U)
/*! HPE5 - High Priority Elevation 5
 *  0b0..Master high-priority elevation for master 5. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 5. is enabled on this slave port.
 */
#define NETC_MAX_CORE_CRS4_HPE5(x)               (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS4_HPE5_SHIFT)) & NETC_MAX_CORE_CRS4_HPE5_MASK)

#define NETC_MAX_CORE_CRS4_HPE6_MASK             (0x400000U)
#define NETC_MAX_CORE_CRS4_HPE6_SHIFT            (22U)
/*! HPE6 - High Priority Elevation 6
 *  0b0..Master high-priority elevation for master 6. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 6. is enabled on this slave port.
 */
#define NETC_MAX_CORE_CRS4_HPE6(x)               (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS4_HPE6_SHIFT)) & NETC_MAX_CORE_CRS4_HPE6_MASK)

#define NETC_MAX_CORE_CRS4_HPE7_MASK             (0x800000U)
#define NETC_MAX_CORE_CRS4_HPE7_SHIFT            (23U)
/*! HPE7 - High Priority Elevation 7
 *  0b0..Master high-priority elevation for master 7. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 7. is enabled on this slave port.
 */
#define NETC_MAX_CORE_CRS4_HPE7(x)               (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS4_HPE7_SHIFT)) & NETC_MAX_CORE_CRS4_HPE7_MASK)

#define NETC_MAX_CORE_CRS4_HLP_MASK              (0x40000000U)
#define NETC_MAX_CORE_CRS4_HLP_SHIFT             (30U)
/*! HLP - Halt Low Priority
 *  0b0..The low-power mode request has the highest priority for arbitration on this slave port.
 *  0b1..The low-power mode request has the lowest initial priority for arbitration on this slave port.
 */
#define NETC_MAX_CORE_CRS4_HLP(x)                (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS4_HLP_SHIFT)) & NETC_MAX_CORE_CRS4_HLP_MASK)

#define NETC_MAX_CORE_CRS4_RO_MASK               (0x80000000U)
#define NETC_MAX_CORE_CRS4_RO_SHIFT              (31U)
/*! RO - Read Only
 *  0b0..The CRSn and PRSn registers are writeable
 *  0b1..The CRSn and PRSn registers are read-only and cannot be written (attempted writes have no effect on the
 *       registers and result in a bus error response).
 */
#define NETC_MAX_CORE_CRS4_RO(x)                 (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS4_RO_SHIFT)) & NETC_MAX_CORE_CRS4_RO_MASK)
/*! @} */

/*! @name ASGPCR4 - Alternate Slave General Purpose Control Register */
/*! @{ */

#define NETC_MAX_CORE_ASGPCR4_PARK_MASK          (0x7U)
#define NETC_MAX_CORE_ASGPCR4_PARK_SHIFT         (0U)
/*! PARK - Park
 *  0b000..Park on master port M0.
 *  0b001..Park on master port M1.
 *  0b010..Park on master port M2.
 *  0b011..Park on master port M3.
 *  0b100..Park on master port M4.
 *  0b101..Park on master port M5.
 *  0b110..Park on master port M6.
 *  0b111..Park on master port M7.
 */
#define NETC_MAX_CORE_ASGPCR4_PARK(x)            (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR4_PARK_SHIFT)) & NETC_MAX_CORE_ASGPCR4_PARK_MASK)

#define NETC_MAX_CORE_ASGPCR4_PCTL_MASK          (0x30U)
#define NETC_MAX_CORE_ASGPCR4_PCTL_SHIFT         (4U)
/*! PCTL - Parking Control
 *  0b00..When no master makes a request, the arbiter parks the slave port on the master port defined by the PARK bit field.
 *  0b01..When no master makes a request, the arbiter parks the slave port on the last master to be in control of the slave port.
 *  0b10..Low-power park. When no master makes a request, the slave port is not parked on a master and the arbiter
 *        drives all outputs to a constant safe state.
 *  0b11..Reserved
 */
#define NETC_MAX_CORE_ASGPCR4_PCTL(x)            (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR4_PCTL_SHIFT)) & NETC_MAX_CORE_ASGPCR4_PCTL_MASK)

#define NETC_MAX_CORE_ASGPCR4_ARB_MASK           (0x300U)
#define NETC_MAX_CORE_ASGPCR4_ARB_SHIFT          (8U)
/*! ARB - Arbitration Mode
 *  0b00..Fixed priority
 *  0b01..Round-robin (rotating) priority
 *  0b10..Reserved
 *  0b11..Reserved
 */
#define NETC_MAX_CORE_ASGPCR4_ARB(x)             (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR4_ARB_SHIFT)) & NETC_MAX_CORE_ASGPCR4_ARB_MASK)

#define NETC_MAX_CORE_ASGPCR4_HPE0_MASK          (0x10000U)
#define NETC_MAX_CORE_ASGPCR4_HPE0_SHIFT         (16U)
/*! HPE0 - HPE0
 *  0b0..Master high-priority elevation for master 0. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 0. is enabled on this slave port.
 */
#define NETC_MAX_CORE_ASGPCR4_HPE0(x)            (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR4_HPE0_SHIFT)) & NETC_MAX_CORE_ASGPCR4_HPE0_MASK)

#define NETC_MAX_CORE_ASGPCR4_HPE1_MASK          (0x20000U)
#define NETC_MAX_CORE_ASGPCR4_HPE1_SHIFT         (17U)
/*! HPE1 - HPE1
 *  0b0..Master high-priority elevation for master 1. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 1. is enabled on this slave port.
 */
#define NETC_MAX_CORE_ASGPCR4_HPE1(x)            (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR4_HPE1_SHIFT)) & NETC_MAX_CORE_ASGPCR4_HPE1_MASK)

#define NETC_MAX_CORE_ASGPCR4_HPE2_MASK          (0x40000U)
#define NETC_MAX_CORE_ASGPCR4_HPE2_SHIFT         (18U)
/*! HPE2 - HPE2
 *  0b0..Master high-priority elevation for master 2. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 2. is enabled on this slave port.
 */
#define NETC_MAX_CORE_ASGPCR4_HPE2(x)            (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR4_HPE2_SHIFT)) & NETC_MAX_CORE_ASGPCR4_HPE2_MASK)

#define NETC_MAX_CORE_ASGPCR4_HPE3_MASK          (0x80000U)
#define NETC_MAX_CORE_ASGPCR4_HPE3_SHIFT         (19U)
/*! HPE3 - HPE3
 *  0b0..Master high-priority elevation for master 3. is disabled on this slave port.
 *  0b1..The m3_high_priority input is enabled on this slave port.
 */
#define NETC_MAX_CORE_ASGPCR4_HPE3(x)            (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR4_HPE3_SHIFT)) & NETC_MAX_CORE_ASGPCR4_HPE3_MASK)

#define NETC_MAX_CORE_ASGPCR4_HPE4_MASK          (0x100000U)
#define NETC_MAX_CORE_ASGPCR4_HPE4_SHIFT         (20U)
/*! HPE4 - HPE4
 *  0b0..Master high-priority elevation for master 4. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 4. is enabled on this slave port.
 */
#define NETC_MAX_CORE_ASGPCR4_HPE4(x)            (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR4_HPE4_SHIFT)) & NETC_MAX_CORE_ASGPCR4_HPE4_MASK)

#define NETC_MAX_CORE_ASGPCR4_HPE5_MASK          (0x200000U)
#define NETC_MAX_CORE_ASGPCR4_HPE5_SHIFT         (21U)
/*! HPE5 - HPE5
 *  0b0..Master high-priority elevation for master 5. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 5. is enabled on this slave port.
 */
#define NETC_MAX_CORE_ASGPCR4_HPE5(x)            (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR4_HPE5_SHIFT)) & NETC_MAX_CORE_ASGPCR4_HPE5_MASK)

#define NETC_MAX_CORE_ASGPCR4_HPE6_MASK          (0x400000U)
#define NETC_MAX_CORE_ASGPCR4_HPE6_SHIFT         (22U)
/*! HPE6 - HPE6
 *  0b0..Master high-priority elevation for master 6. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 6. is enabled on this slave port.
 */
#define NETC_MAX_CORE_ASGPCR4_HPE6(x)            (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR4_HPE6_SHIFT)) & NETC_MAX_CORE_ASGPCR4_HPE6_MASK)

#define NETC_MAX_CORE_ASGPCR4_HPE7_MASK          (0x800000U)
#define NETC_MAX_CORE_ASGPCR4_HPE7_SHIFT         (23U)
/*! HPE7 - HPE7
 *  0b0..Master high-priority elevation for master 7. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 7. is enabled on this slave port.
 */
#define NETC_MAX_CORE_ASGPCR4_HPE7(x)            (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR4_HPE7_SHIFT)) & NETC_MAX_CORE_ASGPCR4_HPE7_MASK)

#define NETC_MAX_CORE_ASGPCR4_HLP_MASK           (0x40000000U)
#define NETC_MAX_CORE_ASGPCR4_HLP_SHIFT          (30U)
/*! HLP - Halt Low Priority
 *  0b0..The low power mode request has the highest priority for arbitration on this slave port.
 *  0b1..The low power mode request has the lowest initial priority for arbitration on this slave port.
 */
#define NETC_MAX_CORE_ASGPCR4_HLP(x)             (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR4_HLP_SHIFT)) & NETC_MAX_CORE_ASGPCR4_HLP_MASK)
/*! @} */

/*! @name PRS5 - Priority Slave Registers */
/*! @{ */

#define NETC_MAX_CORE_PRS5_M0_MASK               (0x7U)
#define NETC_MAX_CORE_PRS5_M0_SHIFT              (0U)
/*! M0 - Master 0 Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or the lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_PRS5_M0(x)                 (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_PRS5_M0_SHIFT)) & NETC_MAX_CORE_PRS5_M0_MASK)

#define NETC_MAX_CORE_PRS5_M1_MASK               (0x70U)
#define NETC_MAX_CORE_PRS5_M1_SHIFT              (4U)
/*! M1 - Master 1 Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_PRS5_M1(x)                 (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_PRS5_M1_SHIFT)) & NETC_MAX_CORE_PRS5_M1_MASK)

#define NETC_MAX_CORE_PRS5_M2_MASK               (0x700U)
#define NETC_MAX_CORE_PRS5_M2_SHIFT              (8U)
/*! M2 - Master 2 Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8the or lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_PRS5_M2(x)                 (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_PRS5_M2_SHIFT)) & NETC_MAX_CORE_PRS5_M2_MASK)

#define NETC_MAX_CORE_PRS5_M3_MASK               (0x7000U)
#define NETC_MAX_CORE_PRS5_M3_SHIFT              (12U)
/*! M3 - Master 3 Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8the or lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_PRS5_M3(x)                 (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_PRS5_M3_SHIFT)) & NETC_MAX_CORE_PRS5_M3_MASK)

#define NETC_MAX_CORE_PRS5_M4_MASK               (0x70000U)
#define NETC_MAX_CORE_PRS5_M4_SHIFT              (16U)
/*! M4 - Master 4 Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_PRS5_M4(x)                 (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_PRS5_M4_SHIFT)) & NETC_MAX_CORE_PRS5_M4_MASK)

#define NETC_MAX_CORE_PRS5_M5_MASK               (0x700000U)
#define NETC_MAX_CORE_PRS5_M5_SHIFT              (20U)
/*! M5 - Master 5 Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_PRS5_M5(x)                 (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_PRS5_M5_SHIFT)) & NETC_MAX_CORE_PRS5_M5_MASK)

#define NETC_MAX_CORE_PRS5_M6_MASK               (0x7000000U)
#define NETC_MAX_CORE_PRS5_M6_SHIFT              (24U)
/*! M6 - Master 6 Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8the or lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_PRS5_M6(x)                 (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_PRS5_M6_SHIFT)) & NETC_MAX_CORE_PRS5_M6_MASK)

#define NETC_MAX_CORE_PRS5_M7_MASK               (0x70000000U)
#define NETC_MAX_CORE_PRS5_M7_SHIFT              (28U)
/*! M7 - Master 7 Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_PRS5_M7(x)                 (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_PRS5_M7_SHIFT)) & NETC_MAX_CORE_PRS5_M7_MASK)
/*! @} */

/*! @name AMPR5 - Alternate Master Priority Register */
/*! @{ */

#define NETC_MAX_CORE_AMPR5_M0_MASK              (0x7U)
#define NETC_MAX_CORE_AMPR5_M0_SHIFT             (0U)
/*! M0 - Master 0 Alternate Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_AMPR5_M0(x)                (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_AMPR5_M0_SHIFT)) & NETC_MAX_CORE_AMPR5_M0_MASK)

#define NETC_MAX_CORE_AMPR5_M1_MASK              (0x70U)
#define NETC_MAX_CORE_AMPR5_M1_SHIFT             (4U)
/*! M1 - Master 1 Alternate Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_AMPR5_M1(x)                (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_AMPR5_M1_SHIFT)) & NETC_MAX_CORE_AMPR5_M1_MASK)

#define NETC_MAX_CORE_AMPR5_M2_MASK              (0x700U)
#define NETC_MAX_CORE_AMPR5_M2_SHIFT             (8U)
/*! M2 - Master 2 Alternate Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or lowthe est priority when accessing the slave port.
 */
#define NETC_MAX_CORE_AMPR5_M2(x)                (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_AMPR5_M2_SHIFT)) & NETC_MAX_CORE_AMPR5_M2_MASK)

#define NETC_MAX_CORE_AMPR5_M3_MASK              (0x7000U)
#define NETC_MAX_CORE_AMPR5_M3_SHIFT             (12U)
/*! M3 - Master 3 Alternate Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_AMPR5_M3(x)                (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_AMPR5_M3_SHIFT)) & NETC_MAX_CORE_AMPR5_M3_MASK)

#define NETC_MAX_CORE_AMPR5_M4_MASK              (0x70000U)
#define NETC_MAX_CORE_AMPR5_M4_SHIFT             (16U)
/*! M4 - Master 4 Alternate Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or the lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_AMPR5_M4(x)                (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_AMPR5_M4_SHIFT)) & NETC_MAX_CORE_AMPR5_M4_MASK)

#define NETC_MAX_CORE_AMPR5_M5_MASK              (0x700000U)
#define NETC_MAX_CORE_AMPR5_M5_SHIFT             (20U)
/*! M5 - Master 5 Alternate Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or the lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_AMPR5_M5(x)                (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_AMPR5_M5_SHIFT)) & NETC_MAX_CORE_AMPR5_M5_MASK)

#define NETC_MAX_CORE_AMPR5_M6_MASK              (0x7000000U)
#define NETC_MAX_CORE_AMPR5_M6_SHIFT             (24U)
/*! M6 - Master 6 Alternate Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or the lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_AMPR5_M6(x)                (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_AMPR5_M6_SHIFT)) & NETC_MAX_CORE_AMPR5_M6_MASK)

#define NETC_MAX_CORE_AMPR5_M7_MASK              (0x70000000U)
#define NETC_MAX_CORE_AMPR5_M7_SHIFT             (28U)
/*! M7 - Master 7 Alternate Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 the lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_AMPR5_M7(x)                (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_AMPR5_M7_SHIFT)) & NETC_MAX_CORE_AMPR5_M7_MASK)
/*! @} */

/*! @name CRS5 - Control Register */
/*! @{ */

#define NETC_MAX_CORE_CRS5_PARK_MASK             (0x7U)
#define NETC_MAX_CORE_CRS5_PARK_SHIFT            (0U)
/*! PARK - Park
 *  0b000..Park on master port M0
 *  0b001..Park on master port M1
 *  0b010..Park on master port M2
 *  0b011..Park on master port M3
 *  0b100..Park on master port M4
 *  0b101..Park on master port M5
 *  0b110..Park on master port M6
 *  0b111..Park on master port M7
 */
#define NETC_MAX_CORE_CRS5_PARK(x)               (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS5_PARK_SHIFT)) & NETC_MAX_CORE_CRS5_PARK_MASK)

#define NETC_MAX_CORE_CRS5_PCTL_MASK             (0x30U)
#define NETC_MAX_CORE_CRS5_PCTL_SHIFT            (4U)
/*! PCTL - Parking Control
 *  0b00..When no master makes a request, the arbiter parks the slave port on the master port defined by the PARK bit field.
 *  0b01..When no master makes a request, the arbiter parks the slave port on the last master to be in control of the slave port.
 *  0b10..Low-power park. When no master makes a request, the slave port is not parked on a master and the arbiter
 *        drives all outputs to a constant safe state.
 *  0b11..Reserved
 */
#define NETC_MAX_CORE_CRS5_PCTL(x)               (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS5_PCTL_SHIFT)) & NETC_MAX_CORE_CRS5_PCTL_MASK)

#define NETC_MAX_CORE_CRS5_ARB_MASK              (0x300U)
#define NETC_MAX_CORE_CRS5_ARB_SHIFT             (8U)
/*! ARB - Arbitration Mode
 *  0b00..Fixed priority
 *  0b01..Round-robin (rotating) priority
 *  0b10..Reserved
 *  0b11..Reserved
 */
#define NETC_MAX_CORE_CRS5_ARB(x)                (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS5_ARB_SHIFT)) & NETC_MAX_CORE_CRS5_ARB_MASK)

#define NETC_MAX_CORE_CRS5_HPE0_MASK             (0x10000U)
#define NETC_MAX_CORE_CRS5_HPE0_SHIFT            (16U)
/*! HPE0 - High Priority Elevation 0
 *  0b0..Master high-priority elevation for master 0. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 0. is enabled on this slave port.
 */
#define NETC_MAX_CORE_CRS5_HPE0(x)               (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS5_HPE0_SHIFT)) & NETC_MAX_CORE_CRS5_HPE0_MASK)

#define NETC_MAX_CORE_CRS5_HPE1_MASK             (0x20000U)
#define NETC_MAX_CORE_CRS5_HPE1_SHIFT            (17U)
/*! HPE1 - High Priority Elevation 1
 *  0b0..Master high-priority elevation for master 1. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 1. is enabled on this slave port.
 */
#define NETC_MAX_CORE_CRS5_HPE1(x)               (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS5_HPE1_SHIFT)) & NETC_MAX_CORE_CRS5_HPE1_MASK)

#define NETC_MAX_CORE_CRS5_HPE2_MASK             (0x40000U)
#define NETC_MAX_CORE_CRS5_HPE2_SHIFT            (18U)
/*! HPE2 - High Priority Elevation 2
 *  0b0..Master high-priority elevation for master 2. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 2. is enabled on this slave port.
 */
#define NETC_MAX_CORE_CRS5_HPE2(x)               (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS5_HPE2_SHIFT)) & NETC_MAX_CORE_CRS5_HPE2_MASK)

#define NETC_MAX_CORE_CRS5_HPE3_MASK             (0x80000U)
#define NETC_MAX_CORE_CRS5_HPE3_SHIFT            (19U)
/*! HPE3 - High Priority Elevation 3
 *  0b0..Master high-priority elevation for master 3. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 3. is enabled on this slave port.
 */
#define NETC_MAX_CORE_CRS5_HPE3(x)               (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS5_HPE3_SHIFT)) & NETC_MAX_CORE_CRS5_HPE3_MASK)

#define NETC_MAX_CORE_CRS5_HPE4_MASK             (0x100000U)
#define NETC_MAX_CORE_CRS5_HPE4_SHIFT            (20U)
/*! HPE4 - High Priority Elevation 4
 *  0b0..Master high-priority elevation for master 4. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 4. is enabled on this slave port.
 */
#define NETC_MAX_CORE_CRS5_HPE4(x)               (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS5_HPE4_SHIFT)) & NETC_MAX_CORE_CRS5_HPE4_MASK)

#define NETC_MAX_CORE_CRS5_HPE5_MASK             (0x200000U)
#define NETC_MAX_CORE_CRS5_HPE5_SHIFT            (21U)
/*! HPE5 - High Priority Elevation 5
 *  0b0..Master high-priority elevation for master 5. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 5. is enabled on this slave port.
 */
#define NETC_MAX_CORE_CRS5_HPE5(x)               (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS5_HPE5_SHIFT)) & NETC_MAX_CORE_CRS5_HPE5_MASK)

#define NETC_MAX_CORE_CRS5_HPE6_MASK             (0x400000U)
#define NETC_MAX_CORE_CRS5_HPE6_SHIFT            (22U)
/*! HPE6 - High Priority Elevation 6
 *  0b0..Master high-priority elevation for master 6. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 6. is enabled on this slave port.
 */
#define NETC_MAX_CORE_CRS5_HPE6(x)               (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS5_HPE6_SHIFT)) & NETC_MAX_CORE_CRS5_HPE6_MASK)

#define NETC_MAX_CORE_CRS5_HPE7_MASK             (0x800000U)
#define NETC_MAX_CORE_CRS5_HPE7_SHIFT            (23U)
/*! HPE7 - High Priority Elevation 7
 *  0b0..Master high-priority elevation for master 7. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 7. is enabled on this slave port.
 */
#define NETC_MAX_CORE_CRS5_HPE7(x)               (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS5_HPE7_SHIFT)) & NETC_MAX_CORE_CRS5_HPE7_MASK)

#define NETC_MAX_CORE_CRS5_HLP_MASK              (0x40000000U)
#define NETC_MAX_CORE_CRS5_HLP_SHIFT             (30U)
/*! HLP - Halt Low Priority
 *  0b0..The low-power mode request has the highest priority for arbitration on this slave port.
 *  0b1..The low-power mode request has the lowest initial priority for arbitration on this slave port.
 */
#define NETC_MAX_CORE_CRS5_HLP(x)                (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS5_HLP_SHIFT)) & NETC_MAX_CORE_CRS5_HLP_MASK)

#define NETC_MAX_CORE_CRS5_RO_MASK               (0x80000000U)
#define NETC_MAX_CORE_CRS5_RO_SHIFT              (31U)
/*! RO - Read Only
 *  0b0..The CRSn and PRSn registers are writeable
 *  0b1..The CRSn and PRSn registers are read-only and cannot be written (attempted writes have no effect on the
 *       registers and result in a bus error response).
 */
#define NETC_MAX_CORE_CRS5_RO(x)                 (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS5_RO_SHIFT)) & NETC_MAX_CORE_CRS5_RO_MASK)
/*! @} */

/*! @name ASGPCR5 - Alternate Slave General Purpose Control Register */
/*! @{ */

#define NETC_MAX_CORE_ASGPCR5_PARK_MASK          (0x7U)
#define NETC_MAX_CORE_ASGPCR5_PARK_SHIFT         (0U)
/*! PARK - Park
 *  0b000..Park on master port M0.
 *  0b001..Park on master port M1.
 *  0b010..Park on master port M2.
 *  0b011..Park on master port M3.
 *  0b100..Park on master port M4.
 *  0b101..Park on master port M5.
 *  0b110..Park on master port M6.
 *  0b111..Park on master port M7.
 */
#define NETC_MAX_CORE_ASGPCR5_PARK(x)            (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR5_PARK_SHIFT)) & NETC_MAX_CORE_ASGPCR5_PARK_MASK)

#define NETC_MAX_CORE_ASGPCR5_PCTL_MASK          (0x30U)
#define NETC_MAX_CORE_ASGPCR5_PCTL_SHIFT         (4U)
/*! PCTL - Parking Control
 *  0b00..When no master makes a request, the arbiter parks the slave port on the master port defined by the PARK bit field.
 *  0b01..When no master makes a request, the arbiter parks the slave port on the last master to be in control of the slave port.
 *  0b10..Low-power park. When no master makes a request, the slave port is not parked on a master and the arbiter
 *        drives all outputs to a constant safe state.
 *  0b11..Reserved
 */
#define NETC_MAX_CORE_ASGPCR5_PCTL(x)            (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR5_PCTL_SHIFT)) & NETC_MAX_CORE_ASGPCR5_PCTL_MASK)

#define NETC_MAX_CORE_ASGPCR5_ARB_MASK           (0x300U)
#define NETC_MAX_CORE_ASGPCR5_ARB_SHIFT          (8U)
/*! ARB - Arbitration Mode
 *  0b00..Fixed priority
 *  0b01..Round-robin (rotating) priority
 *  0b10..Reserved
 *  0b11..Reserved
 */
#define NETC_MAX_CORE_ASGPCR5_ARB(x)             (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR5_ARB_SHIFT)) & NETC_MAX_CORE_ASGPCR5_ARB_MASK)

#define NETC_MAX_CORE_ASGPCR5_HPE0_MASK          (0x10000U)
#define NETC_MAX_CORE_ASGPCR5_HPE0_SHIFT         (16U)
/*! HPE0 - HPE0
 *  0b0..Master high-priority elevation for master 0. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 0. is enabled on this slave port.
 */
#define NETC_MAX_CORE_ASGPCR5_HPE0(x)            (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR5_HPE0_SHIFT)) & NETC_MAX_CORE_ASGPCR5_HPE0_MASK)

#define NETC_MAX_CORE_ASGPCR5_HPE1_MASK          (0x20000U)
#define NETC_MAX_CORE_ASGPCR5_HPE1_SHIFT         (17U)
/*! HPE1 - HPE1
 *  0b0..Master high-priority elevation for master 1. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 1. is enabled on this slave port.
 */
#define NETC_MAX_CORE_ASGPCR5_HPE1(x)            (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR5_HPE1_SHIFT)) & NETC_MAX_CORE_ASGPCR5_HPE1_MASK)

#define NETC_MAX_CORE_ASGPCR5_HPE2_MASK          (0x40000U)
#define NETC_MAX_CORE_ASGPCR5_HPE2_SHIFT         (18U)
/*! HPE2 - HPE2
 *  0b0..Master high-priority elevation for master 2. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 2. is enabled on this slave port.
 */
#define NETC_MAX_CORE_ASGPCR5_HPE2(x)            (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR5_HPE2_SHIFT)) & NETC_MAX_CORE_ASGPCR5_HPE2_MASK)

#define NETC_MAX_CORE_ASGPCR5_HPE3_MASK          (0x80000U)
#define NETC_MAX_CORE_ASGPCR5_HPE3_SHIFT         (19U)
/*! HPE3 - HPE3
 *  0b0..Master high-priority elevation for master 3. is disabled on this slave port.
 *  0b1..The m3_high_priority input is enabled on this slave port.
 */
#define NETC_MAX_CORE_ASGPCR5_HPE3(x)            (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR5_HPE3_SHIFT)) & NETC_MAX_CORE_ASGPCR5_HPE3_MASK)

#define NETC_MAX_CORE_ASGPCR5_HPE4_MASK          (0x100000U)
#define NETC_MAX_CORE_ASGPCR5_HPE4_SHIFT         (20U)
/*! HPE4 - HPE4
 *  0b0..Master high-priority elevation for master 4. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 4. is enabled on this slave port.
 */
#define NETC_MAX_CORE_ASGPCR5_HPE4(x)            (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR5_HPE4_SHIFT)) & NETC_MAX_CORE_ASGPCR5_HPE4_MASK)

#define NETC_MAX_CORE_ASGPCR5_HPE5_MASK          (0x200000U)
#define NETC_MAX_CORE_ASGPCR5_HPE5_SHIFT         (21U)
/*! HPE5 - HPE5
 *  0b0..Master high-priority elevation for master 5. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 5. is enabled on this slave port.
 */
#define NETC_MAX_CORE_ASGPCR5_HPE5(x)            (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR5_HPE5_SHIFT)) & NETC_MAX_CORE_ASGPCR5_HPE5_MASK)

#define NETC_MAX_CORE_ASGPCR5_HPE6_MASK          (0x400000U)
#define NETC_MAX_CORE_ASGPCR5_HPE6_SHIFT         (22U)
/*! HPE6 - HPE6
 *  0b0..Master high-priority elevation for master 6. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 6. is enabled on this slave port.
 */
#define NETC_MAX_CORE_ASGPCR5_HPE6(x)            (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR5_HPE6_SHIFT)) & NETC_MAX_CORE_ASGPCR5_HPE6_MASK)

#define NETC_MAX_CORE_ASGPCR5_HPE7_MASK          (0x800000U)
#define NETC_MAX_CORE_ASGPCR5_HPE7_SHIFT         (23U)
/*! HPE7 - HPE7
 *  0b0..Master high-priority elevation for master 7. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 7. is enabled on this slave port.
 */
#define NETC_MAX_CORE_ASGPCR5_HPE7(x)            (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR5_HPE7_SHIFT)) & NETC_MAX_CORE_ASGPCR5_HPE7_MASK)

#define NETC_MAX_CORE_ASGPCR5_HLP_MASK           (0x40000000U)
#define NETC_MAX_CORE_ASGPCR5_HLP_SHIFT          (30U)
/*! HLP - Halt Low Priority
 *  0b0..The low power mode request has the highest priority for arbitration on this slave port.
 *  0b1..The low power mode request has the lowest initial priority for arbitration on this slave port.
 */
#define NETC_MAX_CORE_ASGPCR5_HLP(x)             (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR5_HLP_SHIFT)) & NETC_MAX_CORE_ASGPCR5_HLP_MASK)
/*! @} */

/*! @name PRS6 - Priority Slave Registers */
/*! @{ */

#define NETC_MAX_CORE_PRS6_M0_MASK               (0x7U)
#define NETC_MAX_CORE_PRS6_M0_SHIFT              (0U)
/*! M0 - Master 0 Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or the lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_PRS6_M0(x)                 (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_PRS6_M0_SHIFT)) & NETC_MAX_CORE_PRS6_M0_MASK)

#define NETC_MAX_CORE_PRS6_M1_MASK               (0x70U)
#define NETC_MAX_CORE_PRS6_M1_SHIFT              (4U)
/*! M1 - Master 1 Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_PRS6_M1(x)                 (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_PRS6_M1_SHIFT)) & NETC_MAX_CORE_PRS6_M1_MASK)

#define NETC_MAX_CORE_PRS6_M2_MASK               (0x700U)
#define NETC_MAX_CORE_PRS6_M2_SHIFT              (8U)
/*! M2 - Master 2 Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8the or lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_PRS6_M2(x)                 (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_PRS6_M2_SHIFT)) & NETC_MAX_CORE_PRS6_M2_MASK)

#define NETC_MAX_CORE_PRS6_M3_MASK               (0x7000U)
#define NETC_MAX_CORE_PRS6_M3_SHIFT              (12U)
/*! M3 - Master 3 Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8the or lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_PRS6_M3(x)                 (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_PRS6_M3_SHIFT)) & NETC_MAX_CORE_PRS6_M3_MASK)

#define NETC_MAX_CORE_PRS6_M4_MASK               (0x70000U)
#define NETC_MAX_CORE_PRS6_M4_SHIFT              (16U)
/*! M4 - Master 4 Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_PRS6_M4(x)                 (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_PRS6_M4_SHIFT)) & NETC_MAX_CORE_PRS6_M4_MASK)

#define NETC_MAX_CORE_PRS6_M5_MASK               (0x700000U)
#define NETC_MAX_CORE_PRS6_M5_SHIFT              (20U)
/*! M5 - Master 5 Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_PRS6_M5(x)                 (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_PRS6_M5_SHIFT)) & NETC_MAX_CORE_PRS6_M5_MASK)

#define NETC_MAX_CORE_PRS6_M6_MASK               (0x7000000U)
#define NETC_MAX_CORE_PRS6_M6_SHIFT              (24U)
/*! M6 - Master 6 Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8the or lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_PRS6_M6(x)                 (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_PRS6_M6_SHIFT)) & NETC_MAX_CORE_PRS6_M6_MASK)

#define NETC_MAX_CORE_PRS6_M7_MASK               (0x70000000U)
#define NETC_MAX_CORE_PRS6_M7_SHIFT              (28U)
/*! M7 - Master 7 Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_PRS6_M7(x)                 (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_PRS6_M7_SHIFT)) & NETC_MAX_CORE_PRS6_M7_MASK)
/*! @} */

/*! @name AMPR6 - Alternate Master Priority Register */
/*! @{ */

#define NETC_MAX_CORE_AMPR6_M0_MASK              (0x7U)
#define NETC_MAX_CORE_AMPR6_M0_SHIFT             (0U)
/*! M0 - Master 0 Alternate Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_AMPR6_M0(x)                (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_AMPR6_M0_SHIFT)) & NETC_MAX_CORE_AMPR6_M0_MASK)

#define NETC_MAX_CORE_AMPR6_M1_MASK              (0x70U)
#define NETC_MAX_CORE_AMPR6_M1_SHIFT             (4U)
/*! M1 - Master 1 Alternate Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_AMPR6_M1(x)                (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_AMPR6_M1_SHIFT)) & NETC_MAX_CORE_AMPR6_M1_MASK)

#define NETC_MAX_CORE_AMPR6_M2_MASK              (0x700U)
#define NETC_MAX_CORE_AMPR6_M2_SHIFT             (8U)
/*! M2 - Master 2 Alternate Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or lowthe est priority when accessing the slave port.
 */
#define NETC_MAX_CORE_AMPR6_M2(x)                (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_AMPR6_M2_SHIFT)) & NETC_MAX_CORE_AMPR6_M2_MASK)

#define NETC_MAX_CORE_AMPR6_M3_MASK              (0x7000U)
#define NETC_MAX_CORE_AMPR6_M3_SHIFT             (12U)
/*! M3 - Master 3 Alternate Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_AMPR6_M3(x)                (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_AMPR6_M3_SHIFT)) & NETC_MAX_CORE_AMPR6_M3_MASK)

#define NETC_MAX_CORE_AMPR6_M4_MASK              (0x70000U)
#define NETC_MAX_CORE_AMPR6_M4_SHIFT             (16U)
/*! M4 - Master 4 Alternate Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or the lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_AMPR6_M4(x)                (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_AMPR6_M4_SHIFT)) & NETC_MAX_CORE_AMPR6_M4_MASK)

#define NETC_MAX_CORE_AMPR6_M5_MASK              (0x700000U)
#define NETC_MAX_CORE_AMPR6_M5_SHIFT             (20U)
/*! M5 - Master 5 Alternate Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or the lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_AMPR6_M5(x)                (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_AMPR6_M5_SHIFT)) & NETC_MAX_CORE_AMPR6_M5_MASK)

#define NETC_MAX_CORE_AMPR6_M6_MASK              (0x7000000U)
#define NETC_MAX_CORE_AMPR6_M6_SHIFT             (24U)
/*! M6 - Master 6 Alternate Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or the lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_AMPR6_M6(x)                (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_AMPR6_M6_SHIFT)) & NETC_MAX_CORE_AMPR6_M6_MASK)

#define NETC_MAX_CORE_AMPR6_M7_MASK              (0x70000000U)
#define NETC_MAX_CORE_AMPR6_M7_SHIFT             (28U)
/*! M7 - Master 7 Alternate Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 the lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_AMPR6_M7(x)                (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_AMPR6_M7_SHIFT)) & NETC_MAX_CORE_AMPR6_M7_MASK)
/*! @} */

/*! @name CRS6 - Control Register */
/*! @{ */

#define NETC_MAX_CORE_CRS6_PARK_MASK             (0x7U)
#define NETC_MAX_CORE_CRS6_PARK_SHIFT            (0U)
/*! PARK - Park
 *  0b000..Park on master port M0
 *  0b001..Park on master port M1
 *  0b010..Park on master port M2
 *  0b011..Park on master port M3
 *  0b100..Park on master port M4
 *  0b101..Park on master port M5
 *  0b110..Park on master port M6
 *  0b111..Park on master port M7
 */
#define NETC_MAX_CORE_CRS6_PARK(x)               (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS6_PARK_SHIFT)) & NETC_MAX_CORE_CRS6_PARK_MASK)

#define NETC_MAX_CORE_CRS6_PCTL_MASK             (0x30U)
#define NETC_MAX_CORE_CRS6_PCTL_SHIFT            (4U)
/*! PCTL - Parking Control
 *  0b00..When no master makes a request, the arbiter parks the slave port on the master port defined by the PARK bit field.
 *  0b01..When no master makes a request, the arbiter parks the slave port on the last master to be in control of the slave port.
 *  0b10..Low-power park. When no master makes a request, the slave port is not parked on a master and the arbiter
 *        drives all outputs to a constant safe state.
 *  0b11..Reserved
 */
#define NETC_MAX_CORE_CRS6_PCTL(x)               (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS6_PCTL_SHIFT)) & NETC_MAX_CORE_CRS6_PCTL_MASK)

#define NETC_MAX_CORE_CRS6_ARB_MASK              (0x300U)
#define NETC_MAX_CORE_CRS6_ARB_SHIFT             (8U)
/*! ARB - Arbitration Mode
 *  0b00..Fixed priority
 *  0b01..Round-robin (rotating) priority
 *  0b10..Reserved
 *  0b11..Reserved
 */
#define NETC_MAX_CORE_CRS6_ARB(x)                (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS6_ARB_SHIFT)) & NETC_MAX_CORE_CRS6_ARB_MASK)

#define NETC_MAX_CORE_CRS6_HPE0_MASK             (0x10000U)
#define NETC_MAX_CORE_CRS6_HPE0_SHIFT            (16U)
/*! HPE0 - High Priority Elevation 0
 *  0b0..Master high-priority elevation for master 0. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 0. is enabled on this slave port.
 */
#define NETC_MAX_CORE_CRS6_HPE0(x)               (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS6_HPE0_SHIFT)) & NETC_MAX_CORE_CRS6_HPE0_MASK)

#define NETC_MAX_CORE_CRS6_HPE1_MASK             (0x20000U)
#define NETC_MAX_CORE_CRS6_HPE1_SHIFT            (17U)
/*! HPE1 - High Priority Elevation 1
 *  0b0..Master high-priority elevation for master 1. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 1. is enabled on this slave port.
 */
#define NETC_MAX_CORE_CRS6_HPE1(x)               (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS6_HPE1_SHIFT)) & NETC_MAX_CORE_CRS6_HPE1_MASK)

#define NETC_MAX_CORE_CRS6_HPE2_MASK             (0x40000U)
#define NETC_MAX_CORE_CRS6_HPE2_SHIFT            (18U)
/*! HPE2 - High Priority Elevation 2
 *  0b0..Master high-priority elevation for master 2. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 2. is enabled on this slave port.
 */
#define NETC_MAX_CORE_CRS6_HPE2(x)               (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS6_HPE2_SHIFT)) & NETC_MAX_CORE_CRS6_HPE2_MASK)

#define NETC_MAX_CORE_CRS6_HPE3_MASK             (0x80000U)
#define NETC_MAX_CORE_CRS6_HPE3_SHIFT            (19U)
/*! HPE3 - High Priority Elevation 3
 *  0b0..Master high-priority elevation for master 3. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 3. is enabled on this slave port.
 */
#define NETC_MAX_CORE_CRS6_HPE3(x)               (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS6_HPE3_SHIFT)) & NETC_MAX_CORE_CRS6_HPE3_MASK)

#define NETC_MAX_CORE_CRS6_HPE4_MASK             (0x100000U)
#define NETC_MAX_CORE_CRS6_HPE4_SHIFT            (20U)
/*! HPE4 - High Priority Elevation 4
 *  0b0..Master high-priority elevation for master 4. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 4. is enabled on this slave port.
 */
#define NETC_MAX_CORE_CRS6_HPE4(x)               (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS6_HPE4_SHIFT)) & NETC_MAX_CORE_CRS6_HPE4_MASK)

#define NETC_MAX_CORE_CRS6_HPE5_MASK             (0x200000U)
#define NETC_MAX_CORE_CRS6_HPE5_SHIFT            (21U)
/*! HPE5 - High Priority Elevation 5
 *  0b0..Master high-priority elevation for master 5. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 5. is enabled on this slave port.
 */
#define NETC_MAX_CORE_CRS6_HPE5(x)               (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS6_HPE5_SHIFT)) & NETC_MAX_CORE_CRS6_HPE5_MASK)

#define NETC_MAX_CORE_CRS6_HPE6_MASK             (0x400000U)
#define NETC_MAX_CORE_CRS6_HPE6_SHIFT            (22U)
/*! HPE6 - High Priority Elevation 6
 *  0b0..Master high-priority elevation for master 6. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 6. is enabled on this slave port.
 */
#define NETC_MAX_CORE_CRS6_HPE6(x)               (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS6_HPE6_SHIFT)) & NETC_MAX_CORE_CRS6_HPE6_MASK)

#define NETC_MAX_CORE_CRS6_HPE7_MASK             (0x800000U)
#define NETC_MAX_CORE_CRS6_HPE7_SHIFT            (23U)
/*! HPE7 - High Priority Elevation 7
 *  0b0..Master high-priority elevation for master 7. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 7. is enabled on this slave port.
 */
#define NETC_MAX_CORE_CRS6_HPE7(x)               (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS6_HPE7_SHIFT)) & NETC_MAX_CORE_CRS6_HPE7_MASK)

#define NETC_MAX_CORE_CRS6_HLP_MASK              (0x40000000U)
#define NETC_MAX_CORE_CRS6_HLP_SHIFT             (30U)
/*! HLP - Halt Low Priority
 *  0b0..The low-power mode request has the highest priority for arbitration on this slave port.
 *  0b1..The low-power mode request has the lowest initial priority for arbitration on this slave port.
 */
#define NETC_MAX_CORE_CRS6_HLP(x)                (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS6_HLP_SHIFT)) & NETC_MAX_CORE_CRS6_HLP_MASK)

#define NETC_MAX_CORE_CRS6_RO_MASK               (0x80000000U)
#define NETC_MAX_CORE_CRS6_RO_SHIFT              (31U)
/*! RO - Read Only
 *  0b0..The CRSn and PRSn registers are writeable
 *  0b1..The CRSn and PRSn registers are read-only and cannot be written (attempted writes have no effect on the
 *       registers and result in a bus error response).
 */
#define NETC_MAX_CORE_CRS6_RO(x)                 (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS6_RO_SHIFT)) & NETC_MAX_CORE_CRS6_RO_MASK)
/*! @} */

/*! @name ASGPCR6 - Alternate Slave General Purpose Control Register */
/*! @{ */

#define NETC_MAX_CORE_ASGPCR6_PARK_MASK          (0x7U)
#define NETC_MAX_CORE_ASGPCR6_PARK_SHIFT         (0U)
/*! PARK - Park
 *  0b000..Park on master port M0.
 *  0b001..Park on master port M1.
 *  0b010..Park on master port M2.
 *  0b011..Park on master port M3.
 *  0b100..Park on master port M4.
 *  0b101..Park on master port M5.
 *  0b110..Park on master port M6.
 *  0b111..Park on master port M7.
 */
#define NETC_MAX_CORE_ASGPCR6_PARK(x)            (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR6_PARK_SHIFT)) & NETC_MAX_CORE_ASGPCR6_PARK_MASK)

#define NETC_MAX_CORE_ASGPCR6_PCTL_MASK          (0x30U)
#define NETC_MAX_CORE_ASGPCR6_PCTL_SHIFT         (4U)
/*! PCTL - Parking Control
 *  0b00..When no master makes a request, the arbiter parks the slave port on the master port defined by the PARK bit field.
 *  0b01..When no master makes a request, the arbiter parks the slave port on the last master to be in control of the slave port.
 *  0b10..Low-power park. When no master makes a request, the slave port is not parked on a master and the arbiter
 *        drives all outputs to a constant safe state.
 *  0b11..Reserved
 */
#define NETC_MAX_CORE_ASGPCR6_PCTL(x)            (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR6_PCTL_SHIFT)) & NETC_MAX_CORE_ASGPCR6_PCTL_MASK)

#define NETC_MAX_CORE_ASGPCR6_ARB_MASK           (0x300U)
#define NETC_MAX_CORE_ASGPCR6_ARB_SHIFT          (8U)
/*! ARB - Arbitration Mode
 *  0b00..Fixed priority
 *  0b01..Round-robin (rotating) priority
 *  0b10..Reserved
 *  0b11..Reserved
 */
#define NETC_MAX_CORE_ASGPCR6_ARB(x)             (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR6_ARB_SHIFT)) & NETC_MAX_CORE_ASGPCR6_ARB_MASK)

#define NETC_MAX_CORE_ASGPCR6_HPE0_MASK          (0x10000U)
#define NETC_MAX_CORE_ASGPCR6_HPE0_SHIFT         (16U)
/*! HPE0 - HPE0
 *  0b0..Master high-priority elevation for master 0. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 0. is enabled on this slave port.
 */
#define NETC_MAX_CORE_ASGPCR6_HPE0(x)            (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR6_HPE0_SHIFT)) & NETC_MAX_CORE_ASGPCR6_HPE0_MASK)

#define NETC_MAX_CORE_ASGPCR6_HPE1_MASK          (0x20000U)
#define NETC_MAX_CORE_ASGPCR6_HPE1_SHIFT         (17U)
/*! HPE1 - HPE1
 *  0b0..Master high-priority elevation for master 1. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 1. is enabled on this slave port.
 */
#define NETC_MAX_CORE_ASGPCR6_HPE1(x)            (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR6_HPE1_SHIFT)) & NETC_MAX_CORE_ASGPCR6_HPE1_MASK)

#define NETC_MAX_CORE_ASGPCR6_HPE2_MASK          (0x40000U)
#define NETC_MAX_CORE_ASGPCR6_HPE2_SHIFT         (18U)
/*! HPE2 - HPE2
 *  0b0..Master high-priority elevation for master 2. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 2. is enabled on this slave port.
 */
#define NETC_MAX_CORE_ASGPCR6_HPE2(x)            (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR6_HPE2_SHIFT)) & NETC_MAX_CORE_ASGPCR6_HPE2_MASK)

#define NETC_MAX_CORE_ASGPCR6_HPE3_MASK          (0x80000U)
#define NETC_MAX_CORE_ASGPCR6_HPE3_SHIFT         (19U)
/*! HPE3 - HPE3
 *  0b0..Master high-priority elevation for master 3. is disabled on this slave port.
 *  0b1..The m3_high_priority input is enabled on this slave port.
 */
#define NETC_MAX_CORE_ASGPCR6_HPE3(x)            (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR6_HPE3_SHIFT)) & NETC_MAX_CORE_ASGPCR6_HPE3_MASK)

#define NETC_MAX_CORE_ASGPCR6_HPE4_MASK          (0x100000U)
#define NETC_MAX_CORE_ASGPCR6_HPE4_SHIFT         (20U)
/*! HPE4 - HPE4
 *  0b0..Master high-priority elevation for master 4. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 4. is enabled on this slave port.
 */
#define NETC_MAX_CORE_ASGPCR6_HPE4(x)            (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR6_HPE4_SHIFT)) & NETC_MAX_CORE_ASGPCR6_HPE4_MASK)

#define NETC_MAX_CORE_ASGPCR6_HPE5_MASK          (0x200000U)
#define NETC_MAX_CORE_ASGPCR6_HPE5_SHIFT         (21U)
/*! HPE5 - HPE5
 *  0b0..Master high-priority elevation for master 5. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 5. is enabled on this slave port.
 */
#define NETC_MAX_CORE_ASGPCR6_HPE5(x)            (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR6_HPE5_SHIFT)) & NETC_MAX_CORE_ASGPCR6_HPE5_MASK)

#define NETC_MAX_CORE_ASGPCR6_HPE6_MASK          (0x400000U)
#define NETC_MAX_CORE_ASGPCR6_HPE6_SHIFT         (22U)
/*! HPE6 - HPE6
 *  0b0..Master high-priority elevation for master 6. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 6. is enabled on this slave port.
 */
#define NETC_MAX_CORE_ASGPCR6_HPE6(x)            (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR6_HPE6_SHIFT)) & NETC_MAX_CORE_ASGPCR6_HPE6_MASK)

#define NETC_MAX_CORE_ASGPCR6_HPE7_MASK          (0x800000U)
#define NETC_MAX_CORE_ASGPCR6_HPE7_SHIFT         (23U)
/*! HPE7 - HPE7
 *  0b0..Master high-priority elevation for master 7. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 7. is enabled on this slave port.
 */
#define NETC_MAX_CORE_ASGPCR6_HPE7(x)            (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR6_HPE7_SHIFT)) & NETC_MAX_CORE_ASGPCR6_HPE7_MASK)

#define NETC_MAX_CORE_ASGPCR6_HLP_MASK           (0x40000000U)
#define NETC_MAX_CORE_ASGPCR6_HLP_SHIFT          (30U)
/*! HLP - Halt Low Priority
 *  0b0..The low power mode request has the highest priority for arbitration on this slave port.
 *  0b1..The low power mode request has the lowest initial priority for arbitration on this slave port.
 */
#define NETC_MAX_CORE_ASGPCR6_HLP(x)             (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR6_HLP_SHIFT)) & NETC_MAX_CORE_ASGPCR6_HLP_MASK)
/*! @} */

/*! @name PRS7 - Priority Slave Registers */
/*! @{ */

#define NETC_MAX_CORE_PRS7_M0_MASK               (0x7U)
#define NETC_MAX_CORE_PRS7_M0_SHIFT              (0U)
/*! M0 - Master 0 Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or the lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_PRS7_M0(x)                 (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_PRS7_M0_SHIFT)) & NETC_MAX_CORE_PRS7_M0_MASK)

#define NETC_MAX_CORE_PRS7_M1_MASK               (0x70U)
#define NETC_MAX_CORE_PRS7_M1_SHIFT              (4U)
/*! M1 - Master 1 Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_PRS7_M1(x)                 (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_PRS7_M1_SHIFT)) & NETC_MAX_CORE_PRS7_M1_MASK)

#define NETC_MAX_CORE_PRS7_M2_MASK               (0x700U)
#define NETC_MAX_CORE_PRS7_M2_SHIFT              (8U)
/*! M2 - Master 2 Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8the or lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_PRS7_M2(x)                 (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_PRS7_M2_SHIFT)) & NETC_MAX_CORE_PRS7_M2_MASK)

#define NETC_MAX_CORE_PRS7_M3_MASK               (0x7000U)
#define NETC_MAX_CORE_PRS7_M3_SHIFT              (12U)
/*! M3 - Master 3 Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8the or lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_PRS7_M3(x)                 (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_PRS7_M3_SHIFT)) & NETC_MAX_CORE_PRS7_M3_MASK)

#define NETC_MAX_CORE_PRS7_M4_MASK               (0x70000U)
#define NETC_MAX_CORE_PRS7_M4_SHIFT              (16U)
/*! M4 - Master 4 Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_PRS7_M4(x)                 (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_PRS7_M4_SHIFT)) & NETC_MAX_CORE_PRS7_M4_MASK)

#define NETC_MAX_CORE_PRS7_M5_MASK               (0x700000U)
#define NETC_MAX_CORE_PRS7_M5_SHIFT              (20U)
/*! M5 - Master 5 Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_PRS7_M5(x)                 (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_PRS7_M5_SHIFT)) & NETC_MAX_CORE_PRS7_M5_MASK)

#define NETC_MAX_CORE_PRS7_M6_MASK               (0x7000000U)
#define NETC_MAX_CORE_PRS7_M6_SHIFT              (24U)
/*! M6 - Master 6 Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8the or lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_PRS7_M6(x)                 (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_PRS7_M6_SHIFT)) & NETC_MAX_CORE_PRS7_M6_MASK)

#define NETC_MAX_CORE_PRS7_M7_MASK               (0x70000000U)
#define NETC_MAX_CORE_PRS7_M7_SHIFT              (28U)
/*! M7 - Master 7 Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_PRS7_M7(x)                 (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_PRS7_M7_SHIFT)) & NETC_MAX_CORE_PRS7_M7_MASK)
/*! @} */

/*! @name AMPR7 - Alternate Master Priority Register */
/*! @{ */

#define NETC_MAX_CORE_AMPR7_M0_MASK              (0x7U)
#define NETC_MAX_CORE_AMPR7_M0_SHIFT             (0U)
/*! M0 - Master 0 Alternate Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_AMPR7_M0(x)                (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_AMPR7_M0_SHIFT)) & NETC_MAX_CORE_AMPR7_M0_MASK)

#define NETC_MAX_CORE_AMPR7_M1_MASK              (0x70U)
#define NETC_MAX_CORE_AMPR7_M1_SHIFT             (4U)
/*! M1 - Master 1 Alternate Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_AMPR7_M1(x)                (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_AMPR7_M1_SHIFT)) & NETC_MAX_CORE_AMPR7_M1_MASK)

#define NETC_MAX_CORE_AMPR7_M2_MASK              (0x700U)
#define NETC_MAX_CORE_AMPR7_M2_SHIFT             (8U)
/*! M2 - Master 2 Alternate Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or lowthe est priority when accessing the slave port.
 */
#define NETC_MAX_CORE_AMPR7_M2(x)                (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_AMPR7_M2_SHIFT)) & NETC_MAX_CORE_AMPR7_M2_MASK)

#define NETC_MAX_CORE_AMPR7_M3_MASK              (0x7000U)
#define NETC_MAX_CORE_AMPR7_M3_SHIFT             (12U)
/*! M3 - Master 3 Alternate Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_AMPR7_M3(x)                (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_AMPR7_M3_SHIFT)) & NETC_MAX_CORE_AMPR7_M3_MASK)

#define NETC_MAX_CORE_AMPR7_M4_MASK              (0x70000U)
#define NETC_MAX_CORE_AMPR7_M4_SHIFT             (16U)
/*! M4 - Master 4 Alternate Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or the lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_AMPR7_M4(x)                (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_AMPR7_M4_SHIFT)) & NETC_MAX_CORE_AMPR7_M4_MASK)

#define NETC_MAX_CORE_AMPR7_M5_MASK              (0x700000U)
#define NETC_MAX_CORE_AMPR7_M5_SHIFT             (20U)
/*! M5 - Master 5 Alternate Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or the lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_AMPR7_M5(x)                (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_AMPR7_M5_SHIFT)) & NETC_MAX_CORE_AMPR7_M5_MASK)

#define NETC_MAX_CORE_AMPR7_M6_MASK              (0x7000000U)
#define NETC_MAX_CORE_AMPR7_M6_SHIFT             (24U)
/*! M6 - Master 6 Alternate Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 or the lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_AMPR7_M6(x)                (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_AMPR7_M6_SHIFT)) & NETC_MAX_CORE_AMPR7_M6_MASK)

#define NETC_MAX_CORE_AMPR7_M7_MASK              (0x70000000U)
#define NETC_MAX_CORE_AMPR7_M7_SHIFT             (28U)
/*! M7 - Master 7 Alternate Priority
 *  0b000..This master has level 1 or highest priority when accessing the slave port.
 *  0b001..This master has level 2 priority when accessing the slave port.
 *  0b010..This master has level 3 priority when accessing the slave port.
 *  0b011..This master has level 4 priority when accessing the slave port.
 *  0b100..This master has level 5 priority when accessing the slave port.
 *  0b101..This master has level 6 priority when accessing the slave port.
 *  0b110..This master has level 7 priority when accessing the slave port.
 *  0b111..This master has level 8 the lowest priority when accessing the slave port.
 */
#define NETC_MAX_CORE_AMPR7_M7(x)                (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_AMPR7_M7_SHIFT)) & NETC_MAX_CORE_AMPR7_M7_MASK)
/*! @} */

/*! @name CRS7 - Control Register */
/*! @{ */

#define NETC_MAX_CORE_CRS7_PARK_MASK             (0x7U)
#define NETC_MAX_CORE_CRS7_PARK_SHIFT            (0U)
/*! PARK - Park
 *  0b000..Park on master port M0
 *  0b001..Park on master port M1
 *  0b010..Park on master port M2
 *  0b011..Park on master port M3
 *  0b100..Park on master port M4
 *  0b101..Park on master port M5
 *  0b110..Park on master port M6
 *  0b111..Park on master port M7
 */
#define NETC_MAX_CORE_CRS7_PARK(x)               (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS7_PARK_SHIFT)) & NETC_MAX_CORE_CRS7_PARK_MASK)

#define NETC_MAX_CORE_CRS7_PCTL_MASK             (0x30U)
#define NETC_MAX_CORE_CRS7_PCTL_SHIFT            (4U)
/*! PCTL - Parking Control
 *  0b00..When no master makes a request, the arbiter parks the slave port on the master port defined by the PARK bit field.
 *  0b01..When no master makes a request, the arbiter parks the slave port on the last master to be in control of the slave port.
 *  0b10..Low-power park. When no master makes a request, the slave port is not parked on a master and the arbiter
 *        drives all outputs to a constant safe state.
 *  0b11..Reserved
 */
#define NETC_MAX_CORE_CRS7_PCTL(x)               (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS7_PCTL_SHIFT)) & NETC_MAX_CORE_CRS7_PCTL_MASK)

#define NETC_MAX_CORE_CRS7_ARB_MASK              (0x300U)
#define NETC_MAX_CORE_CRS7_ARB_SHIFT             (8U)
/*! ARB - Arbitration Mode
 *  0b00..Fixed priority
 *  0b01..Round-robin (rotating) priority
 *  0b10..Reserved
 *  0b11..Reserved
 */
#define NETC_MAX_CORE_CRS7_ARB(x)                (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS7_ARB_SHIFT)) & NETC_MAX_CORE_CRS7_ARB_MASK)

#define NETC_MAX_CORE_CRS7_HPE0_MASK             (0x10000U)
#define NETC_MAX_CORE_CRS7_HPE0_SHIFT            (16U)
/*! HPE0 - High Priority Elevation 0
 *  0b0..Master high-priority elevation for master 0. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 0. is enabled on this slave port.
 */
#define NETC_MAX_CORE_CRS7_HPE0(x)               (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS7_HPE0_SHIFT)) & NETC_MAX_CORE_CRS7_HPE0_MASK)

#define NETC_MAX_CORE_CRS7_HPE1_MASK             (0x20000U)
#define NETC_MAX_CORE_CRS7_HPE1_SHIFT            (17U)
/*! HPE1 - High Priority Elevation 1
 *  0b0..Master high-priority elevation for master 1. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 1. is enabled on this slave port.
 */
#define NETC_MAX_CORE_CRS7_HPE1(x)               (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS7_HPE1_SHIFT)) & NETC_MAX_CORE_CRS7_HPE1_MASK)

#define NETC_MAX_CORE_CRS7_HPE2_MASK             (0x40000U)
#define NETC_MAX_CORE_CRS7_HPE2_SHIFT            (18U)
/*! HPE2 - High Priority Elevation 2
 *  0b0..Master high-priority elevation for master 2. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 2. is enabled on this slave port.
 */
#define NETC_MAX_CORE_CRS7_HPE2(x)               (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS7_HPE2_SHIFT)) & NETC_MAX_CORE_CRS7_HPE2_MASK)

#define NETC_MAX_CORE_CRS7_HPE3_MASK             (0x80000U)
#define NETC_MAX_CORE_CRS7_HPE3_SHIFT            (19U)
/*! HPE3 - High Priority Elevation 3
 *  0b0..Master high-priority elevation for master 3. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 3. is enabled on this slave port.
 */
#define NETC_MAX_CORE_CRS7_HPE3(x)               (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS7_HPE3_SHIFT)) & NETC_MAX_CORE_CRS7_HPE3_MASK)

#define NETC_MAX_CORE_CRS7_HPE4_MASK             (0x100000U)
#define NETC_MAX_CORE_CRS7_HPE4_SHIFT            (20U)
/*! HPE4 - High Priority Elevation 4
 *  0b0..Master high-priority elevation for master 4. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 4. is enabled on this slave port.
 */
#define NETC_MAX_CORE_CRS7_HPE4(x)               (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS7_HPE4_SHIFT)) & NETC_MAX_CORE_CRS7_HPE4_MASK)

#define NETC_MAX_CORE_CRS7_HPE5_MASK             (0x200000U)
#define NETC_MAX_CORE_CRS7_HPE5_SHIFT            (21U)
/*! HPE5 - High Priority Elevation 5
 *  0b0..Master high-priority elevation for master 5. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 5. is enabled on this slave port.
 */
#define NETC_MAX_CORE_CRS7_HPE5(x)               (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS7_HPE5_SHIFT)) & NETC_MAX_CORE_CRS7_HPE5_MASK)

#define NETC_MAX_CORE_CRS7_HPE6_MASK             (0x400000U)
#define NETC_MAX_CORE_CRS7_HPE6_SHIFT            (22U)
/*! HPE6 - High Priority Elevation 6
 *  0b0..Master high-priority elevation for master 6. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 6. is enabled on this slave port.
 */
#define NETC_MAX_CORE_CRS7_HPE6(x)               (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS7_HPE6_SHIFT)) & NETC_MAX_CORE_CRS7_HPE6_MASK)

#define NETC_MAX_CORE_CRS7_HPE7_MASK             (0x800000U)
#define NETC_MAX_CORE_CRS7_HPE7_SHIFT            (23U)
/*! HPE7 - High Priority Elevation 7
 *  0b0..Master high-priority elevation for master 7. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 7. is enabled on this slave port.
 */
#define NETC_MAX_CORE_CRS7_HPE7(x)               (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS7_HPE7_SHIFT)) & NETC_MAX_CORE_CRS7_HPE7_MASK)

#define NETC_MAX_CORE_CRS7_HLP_MASK              (0x40000000U)
#define NETC_MAX_CORE_CRS7_HLP_SHIFT             (30U)
/*! HLP - Halt Low Priority
 *  0b0..The low-power mode request has the highest priority for arbitration on this slave port.
 *  0b1..The low-power mode request has the lowest initial priority for arbitration on this slave port.
 */
#define NETC_MAX_CORE_CRS7_HLP(x)                (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS7_HLP_SHIFT)) & NETC_MAX_CORE_CRS7_HLP_MASK)

#define NETC_MAX_CORE_CRS7_RO_MASK               (0x80000000U)
#define NETC_MAX_CORE_CRS7_RO_SHIFT              (31U)
/*! RO - Read Only
 *  0b0..The CRSn and PRSn registers are writeable
 *  0b1..The CRSn and PRSn registers are read-only and cannot be written (attempted writes have no effect on the
 *       registers and result in a bus error response).
 */
#define NETC_MAX_CORE_CRS7_RO(x)                 (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_CRS7_RO_SHIFT)) & NETC_MAX_CORE_CRS7_RO_MASK)
/*! @} */

/*! @name ASGPCR7 - Alternate Slave General Purpose Control Register */
/*! @{ */

#define NETC_MAX_CORE_ASGPCR7_PARK_MASK          (0x7U)
#define NETC_MAX_CORE_ASGPCR7_PARK_SHIFT         (0U)
/*! PARK - Park
 *  0b000..Park on master port M0.
 *  0b001..Park on master port M1.
 *  0b010..Park on master port M2.
 *  0b011..Park on master port M3.
 *  0b100..Park on master port M4.
 *  0b101..Park on master port M5.
 *  0b110..Park on master port M6.
 *  0b111..Park on master port M7.
 */
#define NETC_MAX_CORE_ASGPCR7_PARK(x)            (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR7_PARK_SHIFT)) & NETC_MAX_CORE_ASGPCR7_PARK_MASK)

#define NETC_MAX_CORE_ASGPCR7_PCTL_MASK          (0x30U)
#define NETC_MAX_CORE_ASGPCR7_PCTL_SHIFT         (4U)
/*! PCTL - Parking Control
 *  0b00..When no master makes a request, the arbiter parks the slave port on the master port defined by the PARK bit field.
 *  0b01..When no master makes a request, the arbiter parks the slave port on the last master to be in control of the slave port.
 *  0b10..Low-power park. When no master makes a request, the slave port is not parked on a master and the arbiter
 *        drives all outputs to a constant safe state.
 *  0b11..Reserved
 */
#define NETC_MAX_CORE_ASGPCR7_PCTL(x)            (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR7_PCTL_SHIFT)) & NETC_MAX_CORE_ASGPCR7_PCTL_MASK)

#define NETC_MAX_CORE_ASGPCR7_ARB_MASK           (0x300U)
#define NETC_MAX_CORE_ASGPCR7_ARB_SHIFT          (8U)
/*! ARB - Arbitration Mode
 *  0b00..Fixed priority
 *  0b01..Round-robin (rotating) priority
 *  0b10..Reserved
 *  0b11..Reserved
 */
#define NETC_MAX_CORE_ASGPCR7_ARB(x)             (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR7_ARB_SHIFT)) & NETC_MAX_CORE_ASGPCR7_ARB_MASK)

#define NETC_MAX_CORE_ASGPCR7_HPE0_MASK          (0x10000U)
#define NETC_MAX_CORE_ASGPCR7_HPE0_SHIFT         (16U)
/*! HPE0 - HPE0
 *  0b0..Master high-priority elevation for master 0. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 0. is enabled on this slave port.
 */
#define NETC_MAX_CORE_ASGPCR7_HPE0(x)            (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR7_HPE0_SHIFT)) & NETC_MAX_CORE_ASGPCR7_HPE0_MASK)

#define NETC_MAX_CORE_ASGPCR7_HPE1_MASK          (0x20000U)
#define NETC_MAX_CORE_ASGPCR7_HPE1_SHIFT         (17U)
/*! HPE1 - HPE1
 *  0b0..Master high-priority elevation for master 1. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 1. is enabled on this slave port.
 */
#define NETC_MAX_CORE_ASGPCR7_HPE1(x)            (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR7_HPE1_SHIFT)) & NETC_MAX_CORE_ASGPCR7_HPE1_MASK)

#define NETC_MAX_CORE_ASGPCR7_HPE2_MASK          (0x40000U)
#define NETC_MAX_CORE_ASGPCR7_HPE2_SHIFT         (18U)
/*! HPE2 - HPE2
 *  0b0..Master high-priority elevation for master 2. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 2. is enabled on this slave port.
 */
#define NETC_MAX_CORE_ASGPCR7_HPE2(x)            (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR7_HPE2_SHIFT)) & NETC_MAX_CORE_ASGPCR7_HPE2_MASK)

#define NETC_MAX_CORE_ASGPCR7_HPE3_MASK          (0x80000U)
#define NETC_MAX_CORE_ASGPCR7_HPE3_SHIFT         (19U)
/*! HPE3 - HPE3
 *  0b0..Master high-priority elevation for master 3. is disabled on this slave port.
 *  0b1..The m3_high_priority input is enabled on this slave port.
 */
#define NETC_MAX_CORE_ASGPCR7_HPE3(x)            (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR7_HPE3_SHIFT)) & NETC_MAX_CORE_ASGPCR7_HPE3_MASK)

#define NETC_MAX_CORE_ASGPCR7_HPE4_MASK          (0x100000U)
#define NETC_MAX_CORE_ASGPCR7_HPE4_SHIFT         (20U)
/*! HPE4 - HPE4
 *  0b0..Master high-priority elevation for master 4. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 4. is enabled on this slave port.
 */
#define NETC_MAX_CORE_ASGPCR7_HPE4(x)            (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR7_HPE4_SHIFT)) & NETC_MAX_CORE_ASGPCR7_HPE4_MASK)

#define NETC_MAX_CORE_ASGPCR7_HPE5_MASK          (0x200000U)
#define NETC_MAX_CORE_ASGPCR7_HPE5_SHIFT         (21U)
/*! HPE5 - HPE5
 *  0b0..Master high-priority elevation for master 5. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 5. is enabled on this slave port.
 */
#define NETC_MAX_CORE_ASGPCR7_HPE5(x)            (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR7_HPE5_SHIFT)) & NETC_MAX_CORE_ASGPCR7_HPE5_MASK)

#define NETC_MAX_CORE_ASGPCR7_HPE6_MASK          (0x400000U)
#define NETC_MAX_CORE_ASGPCR7_HPE6_SHIFT         (22U)
/*! HPE6 - HPE6
 *  0b0..Master high-priority elevation for master 6. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 6. is enabled on this slave port.
 */
#define NETC_MAX_CORE_ASGPCR7_HPE6(x)            (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR7_HPE6_SHIFT)) & NETC_MAX_CORE_ASGPCR7_HPE6_MASK)

#define NETC_MAX_CORE_ASGPCR7_HPE7_MASK          (0x800000U)
#define NETC_MAX_CORE_ASGPCR7_HPE7_SHIFT         (23U)
/*! HPE7 - HPE7
 *  0b0..Master high-priority elevation for master 7. is disabled on this slave port.
 *  0b1..Master high-priority elevation for master 7. is enabled on this slave port.
 */
#define NETC_MAX_CORE_ASGPCR7_HPE7(x)            (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR7_HPE7_SHIFT)) & NETC_MAX_CORE_ASGPCR7_HPE7_MASK)

#define NETC_MAX_CORE_ASGPCR7_HLP_MASK           (0x40000000U)
#define NETC_MAX_CORE_ASGPCR7_HLP_SHIFT          (30U)
/*! HLP - Halt Low Priority
 *  0b0..The low power mode request has the highest priority for arbitration on this slave port.
 *  0b1..The low power mode request has the lowest initial priority for arbitration on this slave port.
 */
#define NETC_MAX_CORE_ASGPCR7_HLP(x)             (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_ASGPCR7_HLP_SHIFT)) & NETC_MAX_CORE_ASGPCR7_HLP_MASK)
/*! @} */

/*! @name MGPCR0 - Master General Purpose Control Register */
/*! @{ */

#define NETC_MAX_CORE_MGPCR0_AULB_MASK           (0x7U)
#define NETC_MAX_CORE_MGPCR0_AULB_SHIFT          (0U)
/*! AULB - Arbitrates On Undefined Length Bursts
 *  0b000..No arbitration is allowed during an undefined length burst.
 *  0b001..Arbitration is allowed at any time during an undefined length burst.
 *  0b010..Arbitration is allowed after four beats of an undefined length burst.
 *  0b011..Arbitration is allowed after eight beats of an undefined length burst.
 *  0b100..Arbitration is allowed after 16 beats of an undefined length burst.
 *  0b101..Reserved
 *  0b110..Reserved
 *  0b111..Reserved
 */
#define NETC_MAX_CORE_MGPCR0_AULB(x)             (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_MGPCR0_AULB_SHIFT)) & NETC_MAX_CORE_MGPCR0_AULB_MASK)
/*! @} */

/*! @name MGPCR1 - Master General Purpose Control Register */
/*! @{ */

#define NETC_MAX_CORE_MGPCR1_AULB_MASK           (0x7U)
#define NETC_MAX_CORE_MGPCR1_AULB_SHIFT          (0U)
/*! AULB - Arbitrates On Undefined Length Bursts
 *  0b000..No arbitration is allowed during an undefined length burst.
 *  0b001..Arbitration is allowed at any time during an undefined length burst.
 *  0b010..Arbitration is allowed after four beats of an undefined length burst.
 *  0b011..Arbitration is allowed after eight beats of an undefined length burst.
 *  0b100..Arbitration is allowed after 16 beats of an undefined length burst.
 *  0b101..Reserved
 *  0b110..Reserved
 *  0b111..Reserved
 */
#define NETC_MAX_CORE_MGPCR1_AULB(x)             (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_MGPCR1_AULB_SHIFT)) & NETC_MAX_CORE_MGPCR1_AULB_MASK)
/*! @} */

/*! @name MGPCR2 - Master General Purpose Control Register */
/*! @{ */

#define NETC_MAX_CORE_MGPCR2_AULB_MASK           (0x7U)
#define NETC_MAX_CORE_MGPCR2_AULB_SHIFT          (0U)
/*! AULB - Arbitrates On Undefined Length Bursts
 *  0b000..No arbitration is allowed during an undefined length burst.
 *  0b001..Arbitration is allowed at any time during an undefined length burst.
 *  0b010..Arbitration is allowed after four beats of an undefined length burst.
 *  0b011..Arbitration is allowed after eight beats of an undefined length burst.
 *  0b100..Arbitration is allowed after 16 beats of an undefined length burst.
 *  0b101..Reserved
 *  0b110..Reserved
 *  0b111..Reserved
 */
#define NETC_MAX_CORE_MGPCR2_AULB(x)             (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_MGPCR2_AULB_SHIFT)) & NETC_MAX_CORE_MGPCR2_AULB_MASK)
/*! @} */

/*! @name MGPCR3 - Master General Purpose Control Register */
/*! @{ */

#define NETC_MAX_CORE_MGPCR3_AULB_MASK           (0x7U)
#define NETC_MAX_CORE_MGPCR3_AULB_SHIFT          (0U)
/*! AULB - Arbitrates On Undefined Length Bursts
 *  0b000..No arbitration is allowed during an undefined length burst.
 *  0b001..Arbitration is allowed at any time during an undefined length burst.
 *  0b010..Arbitration is allowed after four beats of an undefined length burst.
 *  0b011..Arbitration is allowed after eight beats of an undefined length burst.
 *  0b100..Arbitration is allowed after 16 beats of an undefined length burst.
 *  0b101..Reserved
 *  0b110..Reserved
 *  0b111..Reserved
 */
#define NETC_MAX_CORE_MGPCR3_AULB(x)             (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_MGPCR3_AULB_SHIFT)) & NETC_MAX_CORE_MGPCR3_AULB_MASK)
/*! @} */

/*! @name MGPCR4 - Master General Purpose Control Register */
/*! @{ */

#define NETC_MAX_CORE_MGPCR4_AULB_MASK           (0x7U)
#define NETC_MAX_CORE_MGPCR4_AULB_SHIFT          (0U)
/*! AULB - Arbitrates On Undefined Length Bursts
 *  0b000..No arbitration is allowed during an undefined length burst.
 *  0b001..Arbitration is allowed at any time during an undefined length burst.
 *  0b010..Arbitration is allowed after four beats of an undefined length burst.
 *  0b011..Arbitration is allowed after eight beats of an undefined length burst.
 *  0b100..Arbitration is allowed after 16 beats of an undefined length burst.
 *  0b101..Reserved
 *  0b110..Reserved
 *  0b111..Reserved
 */
#define NETC_MAX_CORE_MGPCR4_AULB(x)             (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_MGPCR4_AULB_SHIFT)) & NETC_MAX_CORE_MGPCR4_AULB_MASK)
/*! @} */

/*! @name MGPCR5 - Master General Purpose Control Register */
/*! @{ */

#define NETC_MAX_CORE_MGPCR5_AULB_MASK           (0x7U)
#define NETC_MAX_CORE_MGPCR5_AULB_SHIFT          (0U)
/*! AULB - Arbitrates On Undefined Length Bursts
 *  0b000..No arbitration is allowed during an undefined length burst.
 *  0b001..Arbitration is allowed at any time during an undefined length burst.
 *  0b010..Arbitration is allowed after four beats of an undefined length burst.
 *  0b011..Arbitration is allowed after eight beats of an undefined length burst.
 *  0b100..Arbitration is allowed after 16 beats of an undefined length burst.
 *  0b101..Reserved
 *  0b110..Reserved
 *  0b111..Reserved
 */
#define NETC_MAX_CORE_MGPCR5_AULB(x)             (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_MGPCR5_AULB_SHIFT)) & NETC_MAX_CORE_MGPCR5_AULB_MASK)
/*! @} */

/*! @name MGPCR6 - Master General Purpose Control Register */
/*! @{ */

#define NETC_MAX_CORE_MGPCR6_AULB_MASK           (0x7U)
#define NETC_MAX_CORE_MGPCR6_AULB_SHIFT          (0U)
/*! AULB - Arbitrates On Undefined Length Bursts
 *  0b000..No arbitration is allowed during an undefined length burst.
 *  0b001..Arbitration is allowed at any time during an undefined length burst.
 *  0b010..Arbitration is allowed after four beats of an undefined length burst.
 *  0b011..Arbitration is allowed after eight beats of an undefined length burst.
 *  0b100..Arbitration is allowed after 16 beats of an undefined length burst.
 *  0b101..Reserved
 *  0b110..Reserved
 *  0b111..Reserved
 */
#define NETC_MAX_CORE_MGPCR6_AULB(x)             (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_MGPCR6_AULB_SHIFT)) & NETC_MAX_CORE_MGPCR6_AULB_MASK)
/*! @} */

/*! @name MGPCR7 - Master General Purpose Control Register */
/*! @{ */

#define NETC_MAX_CORE_MGPCR7_AULB_MASK           (0x7U)
#define NETC_MAX_CORE_MGPCR7_AULB_SHIFT          (0U)
/*! AULB - Arbitrates On Undefined Length Bursts
 *  0b000..No arbitration is allowed during an undefined length burst.
 *  0b001..Arbitration is allowed at any time during an undefined length burst.
 *  0b010..Arbitration is allowed after four beats of an undefined length burst.
 *  0b011..Arbitration is allowed after eight beats of an undefined length burst.
 *  0b100..Arbitration is allowed after 16 beats of an undefined length burst.
 *  0b101..Reserved
 *  0b110..Reserved
 *  0b111..Reserved
 */
#define NETC_MAX_CORE_MGPCR7_AULB(x)             (((uint32_t)(((uint32_t)(x)) << NETC_MAX_CORE_MGPCR7_AULB_SHIFT)) & NETC_MAX_CORE_MGPCR7_AULB_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group NETC_MAX_CORE_Register_Masks */


/*!
 * @}
 */ /* end of group NETC_MAX_CORE_Peripheral_Access_Layer */


/*
** End of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic pop
  #else
    #pragma pop
  #endif
#elif defined(__GNUC__)
  /* leave anonymous unions enabled */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=default
#else
  #error Not supported compiler type
#endif

/*!
 * @}
 */ /* end of group Peripheral_access_layer */


#endif  /* NETC_MAX_CORE_H_ */

