            Variable             |       Rank      
-------------------------------- | ----------------
         TX_DATA_DEL14           | 0.0313816898776 
         U_CRC8.CRC_OUT          |  0.025560406152 
          insert_error           | 0.0247870664884 
          TX_DATA_REG            | 0.0238552039546 
         TX_DATA_DEL15           | 0.0195495240275 
        U_CRC64.CRC_OUT          | 0.0186070948789 
       U_ACK_CNT.counter         |  0.01670081381  
           DELAY_ACK             | 0.0144220504358 
              TXD                | 0.0136332140811 
       TX_DATA_VALID_REG         | 0.0129629338601 
     U_ACK_CNT.start_count       | 0.0125984727633 
        shift_pause_data         | 0.0118227947352 
         OVERFLOW_DATA           |  0.011585590752 
      U_ACK_CNT.max_count        |  0.010990022246 
  U_byte_count_module.counter    | 0.0108394907164 
         txstatplus_int          | 0.0106139094129 
        length_register          | 0.0105561961986 
            CRC_OUT              | 0.0101675018598 
        U_ACK_CNT.tx_ack         | 0.00971594435038
         TXSTATREGPLUS           | 0.00908583894077
             TX_ACK              | 0.00863651445992
           CRC_32_64             | 0.00843142475339
         store_tx_data           | 0.00809729666312
        final_byte_count         | 0.00797461846773
           load_CRC8             | 0.00792542719991
     shift_pause_valid_del       | 0.00772155167994
         TX_DATA_DEL13           | 0.00771924931195
         TX_DATA_DEL12           | 0.00771924931195
         TX_DATA_DEL11           | 0.00771251439816
         TX_DATA_DEL10           | 0.00770475002486
          TX_DATA_DEL9           | 0.00768455635223
      store_tx_data_valid        | 0.00767441978214
          TX_DATA_DEL8           | 0.00765538608019
      TX_DATA_VALID_DEL12        | 0.00762354862181
      TX_DATA_VALID_DEL13        | 0.00762354862181
      TX_DATA_VALID_DEL11        | 0.00761681370802
      TX_DATA_VALID_DEL10        | 0.00760916310016
          TX_DATA_DEL7           | 0.00759592806217
       TX_DATA_VALID_DEL9        | 0.00758813961745
       TX_DATA_VALID_DEL8        | 0.00755302737264
       store_pause_frame         | 0.00748409508396
       TX_DATA_VALID_DEL7        | 0.00748074295469
          TX_DATA_DEL6           | 0.00746845926228
       TX_DATA_VALID_DEL6        | 0.00733644721613
              TXC                | 0.00731521728425
          TX_DATA_DEL2           | 0.00728130182005
         MAX_FRAME_SIZE          | 0.00726298666673
          TX_DATA_DEL5           | 0.00721113807102
        U_CRC8.data_int          | 0.00718032394223
        U_CRC64.data_del         | 0.00715921499284
       TX_DATA_VALID_DEL5        | 0.00704782584952
          BYTE_COUNTER           | 0.00702325524016
      TX_DATA_VALID_DEL15        | 0.00701017937851
         TXD_PAUSE_DEL2          | 0.00693306571919
          TX_DATA_DEL1           | 0.00684221414298
         U_CRC8.DATA_IN          | 0.00680049841546
        U_CRC64.DATA_IN          | 0.0067608234921 
          TX_DATA_DEL4           | 0.00670084618478
         PAUSEVAL_DEL2           | 0.00669209409027
U_byte_count_module.BYTE_COUNTER | 0.00648880872454
   U_ACK_CNT.start_count_del     | 0.00647744941605
       TX_DATA_VALID_DEL4        | 0.00647057659122
      TX_DATA_VALID_DEL14        | 0.00639534619376
        set_pause_stats          | 0.00629510590083
        U_CRC64.startCRC         | 0.00625317013639
      TX_DATA_VALID_DELAY        | 0.00620845425486
        U_CRC8.start_int         | 0.00614379944799
          store_CRC64            | 0.00612534163215
          tx_data_int            | 0.00604162239363
       TX_DATA_VALID_DEL2        | 0.00601344799384
        U_ACK_CNT.reset          | 0.00598829825763
         TXD_PAUSE_DEL1          | 0.00598829700928
        tx_undderrun_int         | 0.0059467503497 
         U_CRC8.CRC_IN           | 0.00588745209637
         PAUSEVAL_DEL1           | 0.00582604847143
           start_CRC8            | 0.00570245080454
          TX_DATA_DEL3           | 0.00568061822806
           reset_int             | 0.00566858642063
       apply_pause_delay         | 0.00559455766414
          FRAME_START            | 0.00537405109093
       shift_pause_valid         | 0.00536207724654
           append_reg            | 0.00535910508248
       TX_DATA_VALID_DEL3        | 0.00531593423228
         load_final_CRC          | 0.00512360938937
      transmit_pause_frame       | 0.00507381776694
   store_transmit_pause_value    | 0.00504352829937
         U_CRC64.START           | 0.00494822152442
   transmit_pause_frame_del3     | 0.0048109303251 
         U_CRC64.RESET           | 0.00474055526193
         START_CRC8_DEL          | 0.00473424179751
          U_CRC8.START           | 0.00472945411217
        U_CRC64.CRC_REG          | 0.00456915149745
   U_byte_count_module.START     | 0.00448806465053
          read_ifg_int           | 0.00441368249276
        vlan_enabled_int         | 0.00441368249276
        fcs_enabled_int          | 0.00441368249276
       jumbo_enabled_int         | 0.00441368249276
         tx_enabled_int          | 0.00441368249276
          reset_tx_int           | 0.00441368249276
       TX_DATA_VALID_DEL1        | 0.00440176818551
     append_start_pause_del      | 0.0043111698919 
        byte_count_stat          | 0.00430636416842
    U_byte_count_module.CLK      | 0.00425143335576
           U_CRC8.CLK            | 0.00425143335576
        U_ACK_CNT.clock          | 0.00425143335576
          U_CRC64.CLK            | 0.00425143335576
       append_start_pause        | 0.00421864852619
        reset_err_pause          | 0.00421864852619
   transmit_pause_frame_valid    | 0.00421864852619
   U_byte_count_module.RESET     | 0.00421322205619
         OVERFLOW_VALID          | 0.00417059753898
      pause_frame_counter        | 0.00413354356508
   transmit_pause_frame_del2     | 0.00410834949576
         TXC_PAUSE_DEL1          | 0.00409875958946
         TXC_PAUSE_DEL2          | 0.00409875958946
          PAUSEVAL_DEL           | 0.00409397190411
       U_ACK_CNT.tx_start        | 0.00404898291793
          U_CRC8.LOAD            | 0.00401215085125
        U_ACK_CNT.ready          | 0.00395652436309
         byte_count_reg          | 0.00391889343557
         TX_STATS_VALID          | 0.00391454020134
    transmit_pause_frame_del     | 0.00389413571659
        frame_start_del          |  0.003851013018 
        append_end_frame         | 0.00379372780602
          U_CRC8.RESET           | 0.00378144284348
         TXC_PAUSE_DEL0          | 0.00378144284348
         TXD_PAUSE_DEL0          | 0.00378144284348
             RESET               | 0.00377904900081
        FC_TX_PAUSEVALID         | 0.00377904900081
            TX_DATA              | 0.00377904900081
       PAUSE_FRAME_LENGTH        | 0.00377904900081
          TX_UNDERRUN            | 0.00377904900081
         TX_DATA_VALID           | 0.00377904900081
            TX_START             | 0.00377904900081
      U_CRC8.nextCRC32_D8        | 0.00377904900081
        FC_TX_PAUSEDATA          | 0.00377904900081
          TX_IFG_DELAY           | 0.00377904900081
        TX_CFG_REG_VALID         | 0.00377904900081
       FC_TRANS_PAUSEDATA        | 0.00377904900081
          SOURCE_ADDR            | 0.00377904900081
         MIN_FRAME_SIZE          | 0.00377904900081
     U_CRC64.nextCRC32_D64       | 0.00377904900081
       FC_TRANS_PAUSEVAL         | 0.00377904900081
        TX_CFG_REG_VALUE         | 0.00377904900081
             TX_CLK              | 0.00377904900081
