// Seed: 839980427
module module_0 #(
    parameter id_4 = 32'd94,
    parameter id_5 = 32'd39
) (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  defparam id_4.id_5 = {id_5{1'b0}};
  wire id_6;
  generate
    wire id_7;
  endgenerate
endmodule
module module_1 (
    input  tri1 id_0
    , id_5,
    output tri1 id_1,
    input  tri  id_2,
    output wire id_3
);
  wire id_6;
  module_0(
      id_5, id_6, id_6
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_5 = 1;
  module_0(
      id_3, id_1, id_2
  );
endmodule
