<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p941" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_941{left:783px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_941{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_941{left:551px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_941{left:70px;bottom:1079px;letter-spacing:0.16px;}
#t5_941{left:151px;bottom:1079px;letter-spacing:0.21px;word-spacing:-0.01px;}
#t6_941{left:70px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-1.01px;}
#t7_941{left:687px;bottom:1054px;letter-spacing:-0.12px;}
#t8_941{left:716px;bottom:1054px;}
#t9_941{left:732px;bottom:1054px;letter-spacing:-0.15px;word-spacing:-1px;}
#ta_941{left:70px;bottom:1037px;letter-spacing:-0.15px;word-spacing:-1.3px;}
#tb_941{left:70px;bottom:1020px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#tc_941{left:70px;bottom:1004px;letter-spacing:-0.16px;word-spacing:-0.53px;}
#td_941{left:70px;bottom:987px;letter-spacing:-0.23px;word-spacing:-0.38px;}
#te_941{left:70px;bottom:962px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tf_941{left:70px;bottom:946px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tg_941{left:70px;bottom:919px;}
#th_941{left:96px;bottom:923px;letter-spacing:-0.13px;word-spacing:-0.39px;}
#ti_941{left:248px;bottom:923px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tj_941{left:96px;bottom:906px;letter-spacing:-0.14px;word-spacing:-1.02px;}
#tk_941{left:96px;bottom:889px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#tl_941{left:96px;bottom:872px;letter-spacing:-0.13px;word-spacing:-0.44px;}
#tm_941{left:70px;bottom:846px;}
#tn_941{left:96px;bottom:849px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#to_941{left:402px;bottom:849px;letter-spacing:-0.18px;word-spacing:-0.4px;}
#tp_941{left:96px;bottom:833px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tq_941{left:96px;bottom:816px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tr_941{left:96px;bottom:799px;letter-spacing:-0.13px;}
#ts_941{left:128px;bottom:806px;}
#tt_941{left:143px;bottom:799px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tu_941{left:96px;bottom:782px;letter-spacing:-0.15px;}
#tv_941{left:70px;bottom:756px;}
#tw_941{left:96px;bottom:759px;letter-spacing:-0.16px;word-spacing:-0.36px;}
#tx_941{left:444px;bottom:759px;letter-spacing:-0.19px;word-spacing:-0.41px;}
#ty_941{left:96px;bottom:742px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tz_941{left:96px;bottom:726px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t10_941{left:441px;bottom:686px;letter-spacing:-0.13px;}
#t11_941{left:124px;bottom:664px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t12_941{left:124px;bottom:648px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t13_941{left:124px;bottom:631px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t14_941{left:124px;bottom:614px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t15_941{left:662px;bottom:621px;}
#t16_941{left:678px;bottom:614px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#t17_941{left:124px;bottom:597px;letter-spacing:-0.17px;word-spacing:-0.49px;}
#t18_941{left:70px;bottom:551px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t19_941{left:70px;bottom:535px;letter-spacing:-0.15px;word-spacing:-1.33px;}
#t1a_941{left:378px;bottom:541px;}
#t1b_941{left:389px;bottom:535px;letter-spacing:-0.13px;word-spacing:-1.31px;}
#t1c_941{left:550px;bottom:535px;letter-spacing:-0.18px;word-spacing:-1.3px;}
#t1d_941{left:661px;bottom:535px;letter-spacing:-0.14px;word-spacing:-1.3px;}
#t1e_941{left:70px;bottom:518px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1f_941{left:70px;bottom:501px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1g_941{left:70px;bottom:433px;letter-spacing:0.16px;}
#t1h_941{left:151px;bottom:433px;letter-spacing:0.21px;word-spacing:0.03px;}
#t1i_941{left:70px;bottom:408px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1j_941{left:70px;bottom:381px;}
#t1k_941{left:96px;bottom:385px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1l_941{left:96px;bottom:368px;letter-spacing:-0.15px;word-spacing:-0.9px;}
#t1m_941{left:96px;bottom:351px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1n_941{left:96px;bottom:334px;letter-spacing:-0.19px;word-spacing:-0.43px;}
#t1o_941{left:96px;bottom:318px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1p_941{left:96px;bottom:301px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1q_941{left:96px;bottom:284px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1r_941{left:96px;bottom:267px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#t1s_941{left:436px;bottom:227px;letter-spacing:-0.15px;}
#t1t_941{left:124px;bottom:206px;letter-spacing:-0.14px;word-spacing:-1.14px;}
#t1u_941{left:124px;bottom:189px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1v_941{left:70px;bottom:133px;letter-spacing:-0.13px;}
#t1w_941{left:92px;bottom:133px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1x_941{left:92px;bottom:116px;letter-spacing:-0.12px;}

.s1_941{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_941{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_941{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_941{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_941{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s6_941{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s7_941{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s8_941{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s9_941{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts941" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg941Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg941" style="-webkit-user-select: none;"><object width="935" height="1210" data="941/941.svg" type="image/svg+xml" id="pdf941" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_941" class="t s1_941">Vol. 3C </span><span id="t2_941" class="t s1_941">24-3 </span>
<span id="t3_941" class="t s2_941">INTRODUCTION TO VIRTUAL MACHINE EXTENSIONS </span>
<span id="t4_941" class="t s3_941">24.7 </span><span id="t5_941" class="t s3_941">ENABLING AND ENTERING VMX OPERATION </span>
<span id="t6_941" class="t s4_941">Before system software can enter VMX operation, it enables VMX by setting CR4.VMXE[bit </span><span id="t7_941" class="t s4_941">13] </span><span id="t8_941" class="t s4_941">= </span><span id="t9_941" class="t s4_941">1. VMX operation </span>
<span id="ta_941" class="t s4_941">is then entered by executing the VMXON instruction. VMXON causes an invalid-opcode exception (#UD) if executed </span>
<span id="tb_941" class="t s4_941">with CR4.VMXE = 0. Once in VMX operation, it is not possible to clear CR4.VMXE (see Section 24.8). System soft- </span>
<span id="tc_941" class="t s4_941">ware leaves VMX operation by executing the VMXOFF instruction. CR4.VMXE can be cleared outside of VMX opera- </span>
<span id="td_941" class="t s4_941">tion after executing of VMXOFF. </span>
<span id="te_941" class="t s4_941">VMXON is also controlled by the IA32_FEATURE_CONTROL MSR (MSR address 3AH). This MSR is cleared to zero </span>
<span id="tf_941" class="t s4_941">when a logical processor is reset. The relevant bits of the MSR are: </span>
<span id="tg_941" class="t s5_941">• </span><span id="th_941" class="t s6_941">Bit 0 is the lock bit. </span><span id="ti_941" class="t s4_941">If this bit is clear, VMXON causes a general-protection exception. If the lock bit is set, </span>
<span id="tj_941" class="t s4_941">WRMSR to this MSR causes a general-protection exception; the MSR cannot be modified until a power-up reset </span>
<span id="tk_941" class="t s4_941">condition. System BIOS can use this bit to provide a setup option for BIOS to disable support for VMX. To </span>
<span id="tl_941" class="t s4_941">enable VMX support in a platform, BIOS must set bit 1, bit 2, or both (see below), as well as the lock bit. </span>
<span id="tm_941" class="t s5_941">• </span><span id="tn_941" class="t s6_941">Bit 1 enables VMXON in SMX operation. </span><span id="to_941" class="t s4_941">If this bit is clear, execution of VMXON in SMX operation causes a </span>
<span id="tp_941" class="t s4_941">general-protection exception. Attempts to set this bit on logical processors that do not support both VMX </span>
<span id="tq_941" class="t s4_941">operation (see Section 24.6) and SMX operation (see Chapter 7, “Safer Mode Extensions Reference,” in the </span>
<span id="tr_941" class="t s4_941">Intel </span>
<span id="ts_941" class="t s7_941">® </span>
<span id="tt_941" class="t s4_941">64 and IA-32 Architectures Software Developer’s Manual, Volume 2D) cause general-protection </span>
<span id="tu_941" class="t s4_941">exceptions. </span>
<span id="tv_941" class="t s5_941">• </span><span id="tw_941" class="t s6_941">Bit 2 enables VMXON outside SMX operation. </span><span id="tx_941" class="t s4_941">If this bit is clear, execution of VMXON outside SMX </span>
<span id="ty_941" class="t s4_941">operation causes a general-protection exception. Attempts to set this bit on logical processors that do not </span>
<span id="tz_941" class="t s4_941">support VMX operation (see Section 24.6) cause general-protection exceptions. </span>
<span id="t10_941" class="t s8_941">NOTE </span>
<span id="t11_941" class="t s4_941">A logical processor is in SMX operation if GETSEC[SEXIT] has not been executed since the last </span>
<span id="t12_941" class="t s4_941">execution of GETSEC[SENTER]. A logical processor is outside SMX operation if GETSEC[SENTER] </span>
<span id="t13_941" class="t s4_941">has not been executed or if GETSEC[SEXIT] was executed after the last execution of </span>
<span id="t14_941" class="t s4_941">GETSEC[SENTER]. See Chapter 7, “Safer Mode Extensions Reference,” in Intel </span>
<span id="t15_941" class="t s7_941">® </span>
<span id="t16_941" class="t s4_941">64 and IA-32 </span>
<span id="t17_941" class="t s4_941">Architectures Software Developer’s Manual, Volume 2D. </span>
<span id="t18_941" class="t s4_941">Before executing VMXON, software should allocate a naturally aligned 4-KByte region of memory that a logical </span>
<span id="t19_941" class="t s4_941">processor may use to support VMX operation. </span>
<span id="t1a_941" class="t s7_941">1 </span>
<span id="t1b_941" class="t s4_941">This region is called the </span><span id="t1c_941" class="t s6_941">VMXON region</span><span id="t1d_941" class="t s4_941">. The address of the VMXON </span>
<span id="t1e_941" class="t s4_941">region (the VMXON pointer) is provided in an operand to VMXON. Section 25.11.5, “VMXON Region,” details how </span>
<span id="t1f_941" class="t s4_941">software should initialize and access the VMXON region. </span>
<span id="t1g_941" class="t s3_941">24.8 </span><span id="t1h_941" class="t s3_941">RESTRICTIONS ON VMX OPERATION </span>
<span id="t1i_941" class="t s4_941">VMX operation places restrictions on processor operation. These are detailed below: </span>
<span id="t1j_941" class="t s5_941">• </span><span id="t1k_941" class="t s4_941">In VMX operation, processors may fix certain bits in CR0 and CR4 to specific values and not support other </span>
<span id="t1l_941" class="t s4_941">values. VMXON fails if any of these bits contains an unsupported value (see “VMXON—Enter VMX Operation” in </span>
<span id="t1m_941" class="t s4_941">Chapter 31). Any attempt to set one of these bits to an unsupported value while in VMX operation (including </span>
<span id="t1n_941" class="t s4_941">VMX root operation) using any of the CLTS, LMSW, or MOV CR instructions causes a general-protection </span>
<span id="t1o_941" class="t s4_941">exception. VM entry or VM exit cannot set any of these bits to an unsupported value. Software should consult </span>
<span id="t1p_941" class="t s4_941">the VMX capability MSRs IA32_VMX_CR0_FIXED0 and IA32_VMX_CR0_FIXED1 to determine how bits in CR0 </span>
<span id="t1q_941" class="t s4_941">are fixed (see Appendix A.7). For CR4, software should consult the VMX capability MSRs </span>
<span id="t1r_941" class="t s4_941">IA32_VMX_CR4_FIXED0 and IA32_VMX_CR4_FIXED1 (see Appendix A.8). </span>
<span id="t1s_941" class="t s8_941">NOTES </span>
<span id="t1t_941" class="t s4_941">The first processors to support VMX operation require that the following bits be 1 in VMX operation: </span>
<span id="t1u_941" class="t s4_941">CR0.PE, CR0.NE, CR0.PG, and CR4.VMXE. The restrictions on CR0.PE and CR0.PG imply that VMX </span>
<span id="t1v_941" class="t s9_941">1. </span><span id="t1w_941" class="t s9_941">Future processors may require that a different amount of memory be reserved. If so, this fact is reported to software using the </span>
<span id="t1x_941" class="t s9_941">VMX capability-reporting mechanism. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
