# Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


## Theory
 

## Logic Diagram
## Procedure
## Program:
/*![286326641-e542c151-9157-4246-b4da-b95837ac69d3](https://github.com/yogeshwaran72/Experiment--02-Implementation-of-combinational-logic-/assets/153492924/b18c99ea-f249-496a-9726-c61b0a7c0733)

Program to implement the given logic function and to verify its operations in quartus using Verilog programming.
Developed by:praveenkumar R 
RegisterNumber:212223050037  
*/
## RTL realization
![286327396-4bf1eb82-eb86-4bce-b8f2-72bda9658e56](https://github.com/yogeshwaran72/Experiment--02-Implementation-of-combinational-logic-/assets/153492924/f7d02320-8c1e-45f2-aec7-f9ee08414c1c)


## truth table
![286327017-b6e3e85b-3ee2-45e8-8868-077c3c50674b](https://github.com/yogeshwaran72/Experiment--02-Implementation-of-combinational-logic-/assets/153492924/6330d879-1ebb-4099-8d25-0823e25ba322)

## Output:
![293303053-cde1b7f6-f912-4434-a8d2-918bed120b10](https://github.com/yogeshwaran72/Experiment--02-Implementation-of-combinational-logic-/assets/153492924/0bbcc3ef-3321-4af9-8d87-20af7f873c21)

## RTL
## Timing Diagram
## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
