Loading plugins phase: Elapsed time ==> 0s.162ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\sdysart\Documents\UACS\UACS\HighFreqFSK\USBFS_UART01.cydsn\USBFS_UART01.cyprj -d CY8C5888LTI-LP097 -s C:\Users\sdysart\Documents\UACS\UACS\HighFreqFSK\USBFS_UART01.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.917ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.063ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  USBFS_UART01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\sdysart\Documents\UACS\UACS\HighFreqFSK\USBFS_UART01.cydsn\USBFS_UART01.cyprj -dcpsoc3 USBFS_UART01.v -verilog
======================================================================

======================================================================
Compiling:  USBFS_UART01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\sdysart\Documents\UACS\UACS\HighFreqFSK\USBFS_UART01.cydsn\USBFS_UART01.cyprj -dcpsoc3 USBFS_UART01.v -verilog
======================================================================

======================================================================
Compiling:  USBFS_UART01.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\sdysart\Documents\UACS\UACS\HighFreqFSK\USBFS_UART01.cydsn\USBFS_UART01.cyprj -dcpsoc3 -verilog USBFS_UART01.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue May 15 18:37:05 2018


======================================================================
Compiling:  USBFS_UART01.v
Program  :   vpp
Options  :    -yv2 -q10 USBFS_UART01.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue May 15 18:37:05 2018

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'USBFS_UART01.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  USBFS_UART01.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\sdysart\Documents\UACS\UACS\HighFreqFSK\USBFS_UART01.cydsn\USBFS_UART01.cyprj -dcpsoc3 -verilog USBFS_UART01.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue May 15 18:37:06 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\sdysart\Documents\UACS\UACS\HighFreqFSK\USBFS_UART01.cydsn\codegentemp\USBFS_UART01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\sdysart\Documents\UACS\UACS\HighFreqFSK\USBFS_UART01.cydsn\codegentemp\USBFS_UART01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  USBFS_UART01.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\sdysart\Documents\UACS\UACS\HighFreqFSK\USBFS_UART01.cydsn\USBFS_UART01.cyprj -dcpsoc3 -verilog USBFS_UART01.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue May 15 18:37:06 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\sdysart\Documents\UACS\UACS\HighFreqFSK\USBFS_UART01.cydsn\codegentemp\USBFS_UART01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\sdysart\Documents\UACS\UACS\HighFreqFSK\USBFS_UART01.cydsn\codegentemp\USBFS_UART01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\USBUART:dma_complete_0\
	\USBUART:Net_1922\
	\USBUART:dma_complete_1\
	\USBUART:Net_1921\
	\USBUART:dma_complete_2\
	\USBUART:Net_1920\
	\USBUART:dma_complete_3\
	\USBUART:Net_1919\
	\USBUART:dma_complete_4\
	\USBUART:Net_1918\
	\USBUART:dma_complete_5\
	\USBUART:Net_1917\
	\USBUART:dma_complete_6\
	\USBUART:Net_1916\
	\USBUART:dma_complete_7\
	\USBUART:Net_1915\
	\PWM_Modulator:PWMUDB:km_run\
	\PWM_Modulator:PWMUDB:ctrl_cmpmode2_2\
	\PWM_Modulator:PWMUDB:ctrl_cmpmode2_1\
	\PWM_Modulator:PWMUDB:ctrl_cmpmode2_0\
	\PWM_Modulator:PWMUDB:ctrl_cmpmode1_2\
	\PWM_Modulator:PWMUDB:ctrl_cmpmode1_1\
	\PWM_Modulator:PWMUDB:ctrl_cmpmode1_0\
	\PWM_Modulator:PWMUDB:capt_rising\
	\PWM_Modulator:PWMUDB:capt_falling\
	\PWM_Modulator:PWMUDB:trig_rise\
	\PWM_Modulator:PWMUDB:trig_fall\
	\PWM_Modulator:PWMUDB:sc_kill\
	\PWM_Modulator:PWMUDB:min_kill\
	\PWM_Modulator:PWMUDB:km_tc\
	\PWM_Modulator:PWMUDB:db_tc\
	\PWM_Modulator:PWMUDB:dith_sel\
	\PWM_Modulator:PWMUDB:compare2\
	\PWM_Modulator:Net_101\
	Net_117
	Net_118
	\PWM_Modulator:PWMUDB:MODULE_1:b_31\
	\PWM_Modulator:PWMUDB:MODULE_1:b_30\
	\PWM_Modulator:PWMUDB:MODULE_1:b_29\
	\PWM_Modulator:PWMUDB:MODULE_1:b_28\
	\PWM_Modulator:PWMUDB:MODULE_1:b_27\
	\PWM_Modulator:PWMUDB:MODULE_1:b_26\
	\PWM_Modulator:PWMUDB:MODULE_1:b_25\
	\PWM_Modulator:PWMUDB:MODULE_1:b_24\
	\PWM_Modulator:PWMUDB:MODULE_1:b_23\
	\PWM_Modulator:PWMUDB:MODULE_1:b_22\
	\PWM_Modulator:PWMUDB:MODULE_1:b_21\
	\PWM_Modulator:PWMUDB:MODULE_1:b_20\
	\PWM_Modulator:PWMUDB:MODULE_1:b_19\
	\PWM_Modulator:PWMUDB:MODULE_1:b_18\
	\PWM_Modulator:PWMUDB:MODULE_1:b_17\
	\PWM_Modulator:PWMUDB:MODULE_1:b_16\
	\PWM_Modulator:PWMUDB:MODULE_1:b_15\
	\PWM_Modulator:PWMUDB:MODULE_1:b_14\
	\PWM_Modulator:PWMUDB:MODULE_1:b_13\
	\PWM_Modulator:PWMUDB:MODULE_1:b_12\
	\PWM_Modulator:PWMUDB:MODULE_1:b_11\
	\PWM_Modulator:PWMUDB:MODULE_1:b_10\
	\PWM_Modulator:PWMUDB:MODULE_1:b_9\
	\PWM_Modulator:PWMUDB:MODULE_1:b_8\
	\PWM_Modulator:PWMUDB:MODULE_1:b_7\
	\PWM_Modulator:PWMUDB:MODULE_1:b_6\
	\PWM_Modulator:PWMUDB:MODULE_1:b_5\
	\PWM_Modulator:PWMUDB:MODULE_1:b_4\
	\PWM_Modulator:PWMUDB:MODULE_1:b_3\
	\PWM_Modulator:PWMUDB:MODULE_1:b_2\
	\PWM_Modulator:PWMUDB:MODULE_1:b_1\
	\PWM_Modulator:PWMUDB:MODULE_1:b_0\
	\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_119
	Net_116
	\PWM_Modulator:Net_113\
	\PWM_Modulator:Net_107\
	\PWM_Modulator:Net_114\
	\PWM_Switch_Timer:Net_260\
	Net_83
	\PWM_Switch_Timer:TimerUDB:ctrl_ten\
	\PWM_Switch_Timer:TimerUDB:ctrl_cmode_0\
	\PWM_Switch_Timer:TimerUDB:ctrl_tmode_1\
	\PWM_Switch_Timer:TimerUDB:ctrl_tmode_0\
	\PWM_Switch_Timer:TimerUDB:ctrl_ic_1\
	\PWM_Switch_Timer:TimerUDB:ctrl_ic_0\
	Net_88
	\PWM_Switch_Timer:TimerUDB:zeros_3\
	\PWM_Switch_Timer:TimerUDB:zeros_2\
	\PWM_Switch_Timer:Net_102\
	\PWM_Switch_Timer:Net_266\

    Synthesized names
	\PWM_Modulator:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM_Modulator:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM_Modulator:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM_Modulator:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM_Modulator:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM_Modulator:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM_Modulator:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM_Modulator:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM_Modulator:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM_Modulator:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM_Modulator:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM_Modulator:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM_Modulator:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM_Modulator:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM_Modulator:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM_Modulator:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM_Modulator:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM_Modulator:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM_Modulator:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM_Modulator:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM_Modulator:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM_Modulator:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM_Modulator:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM_Modulator:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM_Modulator:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM_Modulator:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM_Modulator:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM_Modulator:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM_Modulator:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM_Modulator:PWMUDB:add_vi_vv_MODGEN_1_2\

Deleted 163 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to \USBUART:tmpOE__Dm_net_0\
Aliasing \USBUART:tmpOE__Dp_net_0\ to \USBUART:tmpOE__Dm_net_0\
Aliasing \LCD:tmpOE__LCDPort_net_6\ to \USBUART:tmpOE__Dm_net_0\
Aliasing \LCD:tmpOE__LCDPort_net_5\ to \USBUART:tmpOE__Dm_net_0\
Aliasing \LCD:tmpOE__LCDPort_net_4\ to \USBUART:tmpOE__Dm_net_0\
Aliasing \LCD:tmpOE__LCDPort_net_3\ to \USBUART:tmpOE__Dm_net_0\
Aliasing \LCD:tmpOE__LCDPort_net_2\ to \USBUART:tmpOE__Dm_net_0\
Aliasing \LCD:tmpOE__LCDPort_net_1\ to \USBUART:tmpOE__Dm_net_0\
Aliasing \LCD:tmpOE__LCDPort_net_0\ to \USBUART:tmpOE__Dm_net_0\
Aliasing \PWM_Modulator:PWMUDB:hwCapture\ to zero
Aliasing \PWM_Modulator:PWMUDB:trig_out\ to \USBUART:tmpOE__Dm_net_0\
Aliasing \PWM_Modulator:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_Modulator:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_Modulator:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_Modulator:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_Modulator:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_Modulator:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_Modulator:PWMUDB:final_kill\ to \USBUART:tmpOE__Dm_net_0\
Aliasing \PWM_Modulator:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_Modulator:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_Modulator:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_Modulator:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_Modulator:PWMUDB:reset\ to zero
Aliasing \PWM_Modulator:PWMUDB:status_6\ to zero
Aliasing \PWM_Modulator:PWMUDB:status_4\ to zero
Aliasing \PWM_Modulator:PWMUDB:cmp2\ to zero
Aliasing \PWM_Modulator:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_Modulator:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_Modulator:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_Modulator:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_Modulator:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_Modulator:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_Modulator:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_Modulator:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_Modulator:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_Modulator:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \PWM_Modulator:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \PWM_Modulator:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \PWM_Modulator:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \PWM_Modulator:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \PWM_Modulator:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \PWM_Modulator:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \PWM_Modulator:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \PWM_Modulator:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \PWM_Modulator:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \PWM_Modulator:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \PWM_Modulator:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \PWM_Modulator:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \PWM_Modulator:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \PWM_Modulator:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \PWM_Modulator:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \PWM_Modulator:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \PWM_Modulator:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \PWM_Modulator:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \PWM_Modulator:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \PWM_Modulator:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \PWM_Modulator:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \PWM_Modulator:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to \USBUART:tmpOE__Dm_net_0\
Aliasing tmpOE__PWM_Out_net_0 to \USBUART:tmpOE__Dm_net_0\
Aliasing Net_16 to zero
Aliasing \PWM_Switch_Timer:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \PWM_Switch_Timer:TimerUDB:trigger_enable\ to \USBUART:tmpOE__Dm_net_0\
Aliasing \PWM_Switch_Timer:TimerUDB:status_6\ to zero
Aliasing \PWM_Switch_Timer:TimerUDB:status_5\ to zero
Aliasing \PWM_Switch_Timer:TimerUDB:status_4\ to zero
Aliasing \PWM_Switch_Timer:TimerUDB:status_0\ to \PWM_Switch_Timer:TimerUDB:tc_i\
Aliasing tmpOE__HighVoltage_net_0 to \USBUART:tmpOE__Dm_net_0\
Aliasing \PWM_Modulator:PWMUDB:min_kill_reg\\D\ to \USBUART:tmpOE__Dm_net_0\
Aliasing \PWM_Modulator:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_Modulator:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_Modulator:PWMUDB:ltch_kill_reg\\D\ to \USBUART:tmpOE__Dm_net_0\
Aliasing \PWM_Modulator:PWMUDB:prevCompare1\\D\ to \PWM_Modulator:PWMUDB:pwm_temp\
Aliasing \PWM_Modulator:PWMUDB:tc_i_reg\\D\ to \PWM_Modulator:PWMUDB:status_2\
Aliasing \PWM_Switch_Timer:TimerUDB:capture_last\\D\ to zero
Aliasing \PWM_Switch_Timer:TimerUDB:hwEnable_reg\\D\ to \PWM_Switch_Timer:TimerUDB:run_mode\
Aliasing \PWM_Switch_Timer:TimerUDB:capture_out_reg_i\\D\ to \PWM_Switch_Timer:TimerUDB:capt_fifo_load_int\
Removing Rhs of wire one[9] = \USBUART:tmpOE__Dm_net_0\[3]
Removing Lhs of wire \USBUART:tmpOE__Dp_net_0\[12] = one[9]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_6\[65] = one[9]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_5\[66] = one[9]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_4\[67] = one[9]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_3\[68] = one[9]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_2\[69] = one[9]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_1\[70] = one[9]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_0\[71] = one[9]
Removing Lhs of wire \PWM_Modulator:PWMUDB:ctrl_enable\[102] = \PWM_Modulator:PWMUDB:control_7\[94]
Removing Lhs of wire \PWM_Modulator:PWMUDB:hwCapture\[112] = zero[4]
Removing Lhs of wire \PWM_Modulator:PWMUDB:hwEnable\[113] = \PWM_Modulator:PWMUDB:control_7\[94]
Removing Lhs of wire \PWM_Modulator:PWMUDB:trig_out\[117] = one[9]
Removing Lhs of wire \PWM_Modulator:PWMUDB:runmode_enable\\R\[119] = zero[4]
Removing Lhs of wire \PWM_Modulator:PWMUDB:runmode_enable\\S\[120] = zero[4]
Removing Lhs of wire \PWM_Modulator:PWMUDB:final_enable\[121] = \PWM_Modulator:PWMUDB:runmode_enable\[118]
Removing Lhs of wire \PWM_Modulator:PWMUDB:ltch_kill_reg\\R\[125] = zero[4]
Removing Lhs of wire \PWM_Modulator:PWMUDB:ltch_kill_reg\\S\[126] = zero[4]
Removing Lhs of wire \PWM_Modulator:PWMUDB:min_kill_reg\\R\[127] = zero[4]
Removing Lhs of wire \PWM_Modulator:PWMUDB:min_kill_reg\\S\[128] = zero[4]
Removing Lhs of wire \PWM_Modulator:PWMUDB:final_kill\[131] = one[9]
Removing Lhs of wire \PWM_Modulator:PWMUDB:add_vi_vv_MODGEN_1_1\[135] = \PWM_Modulator:PWMUDB:MODULE_1:g2:a0:s_1\[375]
Removing Lhs of wire \PWM_Modulator:PWMUDB:add_vi_vv_MODGEN_1_0\[137] = \PWM_Modulator:PWMUDB:MODULE_1:g2:a0:s_0\[376]
Removing Lhs of wire \PWM_Modulator:PWMUDB:dith_count_1\\R\[138] = zero[4]
Removing Lhs of wire \PWM_Modulator:PWMUDB:dith_count_1\\S\[139] = zero[4]
Removing Lhs of wire \PWM_Modulator:PWMUDB:dith_count_0\\R\[140] = zero[4]
Removing Lhs of wire \PWM_Modulator:PWMUDB:dith_count_0\\S\[141] = zero[4]
Removing Lhs of wire \PWM_Modulator:PWMUDB:reset\[144] = zero[4]
Removing Lhs of wire \PWM_Modulator:PWMUDB:status_6\[145] = zero[4]
Removing Rhs of wire \PWM_Modulator:PWMUDB:status_5\[146] = \PWM_Modulator:PWMUDB:final_kill_reg\[160]
Removing Lhs of wire \PWM_Modulator:PWMUDB:status_4\[147] = zero[4]
Removing Rhs of wire \PWM_Modulator:PWMUDB:status_3\[148] = \PWM_Modulator:PWMUDB:fifo_full\[167]
Removing Rhs of wire \PWM_Modulator:PWMUDB:status_1\[150] = \PWM_Modulator:PWMUDB:cmp2_status_reg\[159]
Removing Rhs of wire \PWM_Modulator:PWMUDB:status_0\[151] = \PWM_Modulator:PWMUDB:cmp1_status_reg\[158]
Removing Lhs of wire \PWM_Modulator:PWMUDB:cmp2_status\[156] = zero[4]
Removing Lhs of wire \PWM_Modulator:PWMUDB:cmp2\[157] = zero[4]
Removing Lhs of wire \PWM_Modulator:PWMUDB:cmp1_status_reg\\R\[161] = zero[4]
Removing Lhs of wire \PWM_Modulator:PWMUDB:cmp1_status_reg\\S\[162] = zero[4]
Removing Lhs of wire \PWM_Modulator:PWMUDB:cmp2_status_reg\\R\[163] = zero[4]
Removing Lhs of wire \PWM_Modulator:PWMUDB:cmp2_status_reg\\S\[164] = zero[4]
Removing Lhs of wire \PWM_Modulator:PWMUDB:final_kill_reg\\R\[165] = zero[4]
Removing Lhs of wire \PWM_Modulator:PWMUDB:final_kill_reg\\S\[166] = zero[4]
Removing Lhs of wire \PWM_Modulator:PWMUDB:cs_addr_2\[168] = \PWM_Modulator:PWMUDB:tc_i\[123]
Removing Lhs of wire \PWM_Modulator:PWMUDB:cs_addr_1\[169] = \PWM_Modulator:PWMUDB:runmode_enable\[118]
Removing Lhs of wire \PWM_Modulator:PWMUDB:cs_addr_0\[170] = zero[4]
Removing Lhs of wire \PWM_Modulator:PWMUDB:compare1\[203] = \PWM_Modulator:PWMUDB:cmp1_less\[174]
Removing Lhs of wire \PWM_Modulator:PWMUDB:pwm1_i\[208] = zero[4]
Removing Lhs of wire \PWM_Modulator:PWMUDB:pwm2_i\[210] = zero[4]
Removing Rhs of wire \PWM_Modulator:Net_96\[213] = \PWM_Modulator:PWMUDB:pwm_i_reg\[205]
Removing Lhs of wire \PWM_Modulator:PWMUDB:pwm_temp\[216] = \PWM_Modulator:PWMUDB:cmp1\[154]
Removing Lhs of wire \PWM_Modulator:PWMUDB:MODULE_1:g2:a0:a_23\[257] = zero[4]
Removing Lhs of wire \PWM_Modulator:PWMUDB:MODULE_1:g2:a0:a_22\[258] = zero[4]
Removing Lhs of wire \PWM_Modulator:PWMUDB:MODULE_1:g2:a0:a_21\[259] = zero[4]
Removing Lhs of wire \PWM_Modulator:PWMUDB:MODULE_1:g2:a0:a_20\[260] = zero[4]
Removing Lhs of wire \PWM_Modulator:PWMUDB:MODULE_1:g2:a0:a_19\[261] = zero[4]
Removing Lhs of wire \PWM_Modulator:PWMUDB:MODULE_1:g2:a0:a_18\[262] = zero[4]
Removing Lhs of wire \PWM_Modulator:PWMUDB:MODULE_1:g2:a0:a_17\[263] = zero[4]
Removing Lhs of wire \PWM_Modulator:PWMUDB:MODULE_1:g2:a0:a_16\[264] = zero[4]
Removing Lhs of wire \PWM_Modulator:PWMUDB:MODULE_1:g2:a0:a_15\[265] = zero[4]
Removing Lhs of wire \PWM_Modulator:PWMUDB:MODULE_1:g2:a0:a_14\[266] = zero[4]
Removing Lhs of wire \PWM_Modulator:PWMUDB:MODULE_1:g2:a0:a_13\[267] = zero[4]
Removing Lhs of wire \PWM_Modulator:PWMUDB:MODULE_1:g2:a0:a_12\[268] = zero[4]
Removing Lhs of wire \PWM_Modulator:PWMUDB:MODULE_1:g2:a0:a_11\[269] = zero[4]
Removing Lhs of wire \PWM_Modulator:PWMUDB:MODULE_1:g2:a0:a_10\[270] = zero[4]
Removing Lhs of wire \PWM_Modulator:PWMUDB:MODULE_1:g2:a0:a_9\[271] = zero[4]
Removing Lhs of wire \PWM_Modulator:PWMUDB:MODULE_1:g2:a0:a_8\[272] = zero[4]
Removing Lhs of wire \PWM_Modulator:PWMUDB:MODULE_1:g2:a0:a_7\[273] = zero[4]
Removing Lhs of wire \PWM_Modulator:PWMUDB:MODULE_1:g2:a0:a_6\[274] = zero[4]
Removing Lhs of wire \PWM_Modulator:PWMUDB:MODULE_1:g2:a0:a_5\[275] = zero[4]
Removing Lhs of wire \PWM_Modulator:PWMUDB:MODULE_1:g2:a0:a_4\[276] = zero[4]
Removing Lhs of wire \PWM_Modulator:PWMUDB:MODULE_1:g2:a0:a_3\[277] = zero[4]
Removing Lhs of wire \PWM_Modulator:PWMUDB:MODULE_1:g2:a0:a_2\[278] = zero[4]
Removing Lhs of wire \PWM_Modulator:PWMUDB:MODULE_1:g2:a0:a_1\[279] = \PWM_Modulator:PWMUDB:MODIN1_1\[280]
Removing Lhs of wire \PWM_Modulator:PWMUDB:MODIN1_1\[280] = \PWM_Modulator:PWMUDB:dith_count_1\[134]
Removing Lhs of wire \PWM_Modulator:PWMUDB:MODULE_1:g2:a0:a_0\[281] = \PWM_Modulator:PWMUDB:MODIN1_0\[282]
Removing Lhs of wire \PWM_Modulator:PWMUDB:MODIN1_0\[282] = \PWM_Modulator:PWMUDB:dith_count_0\[136]
Removing Lhs of wire \PWM_Modulator:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[414] = one[9]
Removing Lhs of wire \PWM_Modulator:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[415] = one[9]
Removing Rhs of wire Net_87[416] = \PWM_Modulator:Net_96\[213]
Removing Lhs of wire tmpOE__PWM_Out_net_0[424] = one[9]
Removing Lhs of wire Net_16[431] = zero[4]
Removing Rhs of wire Net_145[435] = \PWM_Switch_Timer:Net_53\[436]
Removing Rhs of wire Net_145[435] = \PWM_Switch_Timer:TimerUDB:tc_reg_i\[468]
Removing Lhs of wire \PWM_Switch_Timer:TimerUDB:ctrl_enable\[450] = \PWM_Switch_Timer:TimerUDB:control_7\[442]
Removing Lhs of wire \PWM_Switch_Timer:TimerUDB:ctrl_cmode_1\[452] = zero[4]
Removing Rhs of wire \PWM_Switch_Timer:TimerUDB:timer_enable\[461] = \PWM_Switch_Timer:TimerUDB:runmode_enable\[473]
Removing Rhs of wire \PWM_Switch_Timer:TimerUDB:run_mode\[462] = \PWM_Switch_Timer:TimerUDB:hwEnable\[463]
Removing Lhs of wire \PWM_Switch_Timer:TimerUDB:run_mode\[462] = \PWM_Switch_Timer:TimerUDB:control_7\[442]
Removing Lhs of wire \PWM_Switch_Timer:TimerUDB:trigger_enable\[465] = one[9]
Removing Lhs of wire \PWM_Switch_Timer:TimerUDB:tc_i\[467] = \PWM_Switch_Timer:TimerUDB:status_tc\[464]
Removing Lhs of wire \PWM_Switch_Timer:TimerUDB:capt_fifo_load_int\[472] = \PWM_Switch_Timer:TimerUDB:capt_fifo_load\[460]
Removing Lhs of wire \PWM_Switch_Timer:TimerUDB:status_6\[475] = zero[4]
Removing Lhs of wire \PWM_Switch_Timer:TimerUDB:status_5\[476] = zero[4]
Removing Lhs of wire \PWM_Switch_Timer:TimerUDB:status_4\[477] = zero[4]
Removing Lhs of wire \PWM_Switch_Timer:TimerUDB:status_0\[478] = \PWM_Switch_Timer:TimerUDB:status_tc\[464]
Removing Lhs of wire \PWM_Switch_Timer:TimerUDB:status_1\[479] = \PWM_Switch_Timer:TimerUDB:capt_fifo_load\[460]
Removing Rhs of wire \PWM_Switch_Timer:TimerUDB:status_2\[480] = \PWM_Switch_Timer:TimerUDB:fifo_full\[481]
Removing Rhs of wire \PWM_Switch_Timer:TimerUDB:status_3\[482] = \PWM_Switch_Timer:TimerUDB:fifo_nempty\[483]
Removing Lhs of wire \PWM_Switch_Timer:TimerUDB:cs_addr_2\[485] = zero[4]
Removing Lhs of wire \PWM_Switch_Timer:TimerUDB:cs_addr_1\[486] = \PWM_Switch_Timer:TimerUDB:trig_reg\[474]
Removing Lhs of wire \PWM_Switch_Timer:TimerUDB:cs_addr_0\[487] = \PWM_Switch_Timer:TimerUDB:per_zero\[466]
Removing Lhs of wire tmpOE__HighVoltage_net_0[572] = one[9]
Removing Lhs of wire \PWM_Modulator:PWMUDB:min_kill_reg\\D\[577] = one[9]
Removing Lhs of wire \PWM_Modulator:PWMUDB:prevCapture\\D\[578] = zero[4]
Removing Lhs of wire \PWM_Modulator:PWMUDB:trig_last\\D\[579] = zero[4]
Removing Lhs of wire \PWM_Modulator:PWMUDB:ltch_kill_reg\\D\[582] = one[9]
Removing Lhs of wire \PWM_Modulator:PWMUDB:prevCompare1\\D\[585] = \PWM_Modulator:PWMUDB:cmp1\[154]
Removing Lhs of wire \PWM_Modulator:PWMUDB:cmp1_status_reg\\D\[586] = \PWM_Modulator:PWMUDB:cmp1_status\[155]
Removing Lhs of wire \PWM_Modulator:PWMUDB:cmp2_status_reg\\D\[587] = zero[4]
Removing Lhs of wire \PWM_Modulator:PWMUDB:pwm_i_reg\\D\[589] = \PWM_Modulator:PWMUDB:pwm_i\[206]
Removing Lhs of wire \PWM_Modulator:PWMUDB:pwm1_i_reg\\D\[590] = zero[4]
Removing Lhs of wire \PWM_Modulator:PWMUDB:pwm2_i_reg\\D\[591] = zero[4]
Removing Lhs of wire \PWM_Modulator:PWMUDB:tc_i_reg\\D\[592] = \PWM_Modulator:PWMUDB:status_2\[149]
Removing Lhs of wire \PWM_Switch_Timer:TimerUDB:capture_last\\D\[593] = zero[4]
Removing Lhs of wire \PWM_Switch_Timer:TimerUDB:tc_reg_i\\D\[594] = \PWM_Switch_Timer:TimerUDB:status_tc\[464]
Removing Lhs of wire \PWM_Switch_Timer:TimerUDB:hwEnable_reg\\D\[595] = \PWM_Switch_Timer:TimerUDB:control_7\[442]
Removing Lhs of wire \PWM_Switch_Timer:TimerUDB:capture_out_reg_i\\D\[596] = \PWM_Switch_Timer:TimerUDB:capt_fifo_load\[460]

------------------------------------------------------
Aliased 0 equations, 117 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Modulator:PWMUDB:cmp1\' (cost = 0):
\PWM_Modulator:PWMUDB:cmp1\ <= (\PWM_Modulator:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_Modulator:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM_Modulator:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_Modulator:PWMUDB:dith_count_1\ and \PWM_Modulator:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_Switch_Timer:TimerUDB:fifo_load_polarized\' (cost = 0):
\PWM_Switch_Timer:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Switch_Timer:TimerUDB:timer_enable\' (cost = 0):
\PWM_Switch_Timer:TimerUDB:timer_enable\ <= (\PWM_Switch_Timer:TimerUDB:control_7\);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM_Modulator:PWMUDB:dith_count_0\ and \PWM_Modulator:PWMUDB:dith_count_1\)
	OR (not \PWM_Modulator:PWMUDB:dith_count_1\ and \PWM_Modulator:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_Modulator:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 28 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_Modulator:PWMUDB:final_capture\ to zero
Aliasing \PWM_Modulator:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_Modulator:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_Modulator:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_Switch_Timer:TimerUDB:capt_fifo_load\ to zero
Aliasing \PWM_Modulator:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \PWM_Modulator:PWMUDB:final_capture\[172] = zero[4]
Removing Lhs of wire \PWM_Modulator:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[385] = zero[4]
Removing Lhs of wire \PWM_Modulator:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[395] = zero[4]
Removing Lhs of wire \PWM_Modulator:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[405] = zero[4]
Removing Lhs of wire \PWM_Switch_Timer:TimerUDB:capt_fifo_load\[460] = zero[4]
Removing Lhs of wire \PWM_Switch_Timer:TimerUDB:trig_reg\[474] = \PWM_Switch_Timer:TimerUDB:control_7\[442]
Removing Lhs of wire \PWM_Modulator:PWMUDB:runmode_enable\\D\[580] = \PWM_Modulator:PWMUDB:control_7\[94]
Removing Lhs of wire \PWM_Modulator:PWMUDB:final_kill_reg\\D\[588] = zero[4]

------------------------------------------------------
Aliased 0 equations, 8 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\sdysart\Documents\UACS\UACS\HighFreqFSK\USBFS_UART01.cydsn\USBFS_UART01.cyprj -dcpsoc3 USBFS_UART01.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.078ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.1.0.3210, Family: PSoC3, Started at: Tuesday, 15 May 2018 18:37:06
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\sdysart\Documents\UACS\UACS\HighFreqFSK\USBFS_UART01.cydsn\USBFS_UART01.cyprj -d CY8C5888LTI-LP097 USBFS_UART01.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.013ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_Modulator:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_Modulator:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_Modulator:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \PWM_Modulator:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Modulator:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Modulator:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Modulator:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Modulator:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Modulator:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Switch_Timer:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Switch_Timer:TimerUDB:capture_out_reg_i\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Analog  Clock 0: Automatic-assigning  clock 'ScBoostClk'. Fanout=0, Signal=ClockBlock_ScBoostClk
    Digital Clock 0: Automatic-assigning  clock 'PWM_Clock'. Fanout=1, Signal=Net_46
    Digital Clock 1: Automatic-assigning  clock 'timer_clock'. Fanout=2, Signal=Net_14
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PWM_Modulator:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: PWM_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_Clock, EnableOut: Constant 1
    UDB Clk/Enable \PWM_Switch_Timer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: timer_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock, EnableOut: Constant 1
    UDB Clk/Enable \PWM_Switch_Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: timer_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 7 pin(s) will be assigned a location by the fitter: \LCD:LCDPort(1)\, \LCD:LCDPort(2)\, \LCD:LCDPort(3)\, \LCD:LCDPort(4)\, \LCD:LCDPort(5)\, \LCD:LCDPort(6)\, HighVoltage(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \USBUART:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dm(0)\__PA ,
            analog_term => \USBUART:Net_597\ ,
            pad => \USBUART:Dm(0)_PAD\ );
        Properties:
        {
            port_location = "PORT(15,7)"
        }

    Pin : Name = \USBUART:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dp(0)\__PA ,
            analog_term => \USBUART:Net_1000\ ,
            pad => \USBUART:Dp(0)_PAD\ );
        Properties:
        {
            port_location = "PORT(15,6)"
        }

    Pin : Name = \LCD:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(0)\__PA ,
            pad => \LCD:LCDPort(0)_PAD\ );
        Properties:
        {
            port_location = "PORT(2,0)"
        }

    Pin : Name = \LCD:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(1)\__PA ,
            pad => \LCD:LCDPort(1)_PAD\ );

    Pin : Name = \LCD:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(2)\__PA ,
            pad => \LCD:LCDPort(2)_PAD\ );

    Pin : Name = \LCD:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(3)\__PA ,
            pad => \LCD:LCDPort(3)_PAD\ );

    Pin : Name = \LCD:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(4)\__PA ,
            pad => \LCD:LCDPort(4)_PAD\ );

    Pin : Name = \LCD:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(5)\__PA ,
            pad => \LCD:LCDPort(5)_PAD\ );

    Pin : Name = \LCD:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(6)\__PA ,
            pad => \LCD:LCDPort(6)_PAD\ );

    Pin : Name = PWM_Out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_Out(0)__PA ,
            pin_input => Net_87 ,
            pad => PWM_Out(0)_PAD );
        Properties:
        {
        }

    Pin : Name = HighVoltage(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HighVoltage(0)__PA ,
            pad => HighVoltage(0)_PAD );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\PWM_Modulator:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Modulator:PWMUDB:runmode_enable\ * 
              \PWM_Modulator:PWMUDB:tc_i\
        );
        Output = \PWM_Modulator:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_Switch_Timer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Switch_Timer:TimerUDB:control_7\ * 
              \PWM_Switch_Timer:TimerUDB:per_zero\
        );
        Output = \PWM_Switch_Timer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\PWM_Modulator:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_46) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Modulator:PWMUDB:control_7\
        );
        Output = \PWM_Modulator:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_Modulator:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_46) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Modulator:PWMUDB:cmp1_less\
        );
        Output = \PWM_Modulator:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_Modulator:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_46) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Modulator:PWMUDB:prevCompare1\ * 
              \PWM_Modulator:PWMUDB:cmp1_less\
        );
        Output = \PWM_Modulator:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_87, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_46) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Modulator:PWMUDB:runmode_enable\ * 
              \PWM_Modulator:PWMUDB:cmp1_less\
        );
        Output = Net_87 (fanout=1)

    MacroCell: Name=Net_145, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_14) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Switch_Timer:TimerUDB:control_7\ * 
              \PWM_Switch_Timer:TimerUDB:per_zero\
        );
        Output = Net_145 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PWM_Modulator:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_46 ,
            cs_addr_2 => \PWM_Modulator:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Modulator:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_Modulator:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_Modulator:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_Modulator:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_Switch_Timer:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_14 ,
            cs_addr_1 => \PWM_Switch_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \PWM_Switch_Timer:TimerUDB:per_zero\ ,
            chain_out => \PWM_Switch_Timer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_Switch_Timer:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\PWM_Switch_Timer:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_14 ,
            cs_addr_1 => \PWM_Switch_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \PWM_Switch_Timer:TimerUDB:per_zero\ ,
            z0_comb => \PWM_Switch_Timer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \PWM_Switch_Timer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \PWM_Switch_Timer:TimerUDB:status_2\ ,
            chain_in => \PWM_Switch_Timer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_Switch_Timer:TimerUDB:sT16:timerdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\PWM_Modulator:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_46 ,
            status_3 => \PWM_Modulator:PWMUDB:status_3\ ,
            status_2 => \PWM_Modulator:PWMUDB:status_2\ ,
            status_0 => \PWM_Modulator:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_Switch_Timer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_14 ,
            status_3 => \PWM_Switch_Timer:TimerUDB:status_3\ ,
            status_2 => \PWM_Switch_Timer:TimerUDB:status_2\ ,
            status_0 => \PWM_Switch_Timer:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM_Modulator:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_46 ,
            control_7 => \PWM_Modulator:PWMUDB:control_7\ ,
            control_6 => \PWM_Modulator:PWMUDB:control_6\ ,
            control_5 => \PWM_Modulator:PWMUDB:control_5\ ,
            control_4 => \PWM_Modulator:PWMUDB:control_4\ ,
            control_3 => \PWM_Modulator:PWMUDB:control_3\ ,
            control_2 => \PWM_Modulator:PWMUDB:control_2\ ,
            control_1 => \PWM_Modulator:PWMUDB:control_1\ ,
            control_0 => \PWM_Modulator:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_Switch_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_14 ,
            control_7 => \PWM_Switch_Timer:TimerUDB:control_7\ ,
            control_6 => \PWM_Switch_Timer:TimerUDB:control_6\ ,
            control_5 => \PWM_Switch_Timer:TimerUDB:control_5\ ,
            control_4 => \PWM_Switch_Timer:TimerUDB:control_4\ ,
            control_3 => \PWM_Switch_Timer:TimerUDB:control_3\ ,
            control_2 => \PWM_Switch_Timer:TimerUDB:control_2\ ,
            control_1 => \PWM_Switch_Timer:TimerUDB:control_1\ ,
            control_0 => \PWM_Switch_Timer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ord_int\
        PORT MAP (
            interrupt => \USBUART:Net_95\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_67 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_halfsec
        PORT MAP (
            interrupt => Net_145 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    2 :    6 :    8 : 25.00 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :   10 :   22 :   32 : 31.25 %
IO                            :   15 :   33 :   48 : 31.25 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :    7 :  185 :  192 :  3.65 %
  Unique P-terms              :    6 :  378 :  384 :  1.56 %
  Total P-terms               :    7 :      :      :        
  Datapath Cells              :    3 :   21 :   24 : 12.50 %
  Status Cells                :    2 :   22 :   24 :  8.33 %
    StatusI Registers         :    2 :      :      :        
  Control Cells               :    2 :   22 :   24 :  8.33 %
    Control Registers         :    2 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.101ms
Tech Mapping phase: Elapsed time ==> 0s.167ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_4@[IOP=(1)][IoId=(4)] : PWM_Out(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \LCD:LCDPort(0)\ (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART:Dp(0)\ (fixed)
USB[0]@[FFB(USB,0)] : \USBUART:USB\
Analog Placement phase: Elapsed time ==> 0s.017ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.316ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.7 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    4 :   44 :   48 :   8.33%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            2.50
                   Pterms :            1.75
               Macrocells :            1.75
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.033ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          3 :       3.00 :       2.33
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Modulator:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_46) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Modulator:PWMUDB:prevCompare1\ * 
              \PWM_Modulator:PWMUDB:cmp1_less\
        );
        Output = \PWM_Modulator:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_Modulator:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_46) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Modulator:PWMUDB:cmp1_less\
        );
        Output = \PWM_Modulator:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_87, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_46) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Modulator:PWMUDB:runmode_enable\ * 
              \PWM_Modulator:PWMUDB:cmp1_less\
        );
        Output = Net_87 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_Modulator:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_46) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Modulator:PWMUDB:control_7\
        );
        Output = \PWM_Modulator:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Modulator:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Modulator:PWMUDB:runmode_enable\ * 
              \PWM_Modulator:PWMUDB:tc_i\
        );
        Output = \PWM_Modulator:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_Modulator:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_46 ,
        cs_addr_2 => \PWM_Modulator:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Modulator:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_Modulator:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_Modulator:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_Modulator:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_Modulator:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_46 ,
        status_3 => \PWM_Modulator:PWMUDB:status_3\ ,
        status_2 => \PWM_Modulator:PWMUDB:status_2\ ,
        status_0 => \PWM_Modulator:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_Modulator:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_46 ,
        control_7 => \PWM_Modulator:PWMUDB:control_7\ ,
        control_6 => \PWM_Modulator:PWMUDB:control_6\ ,
        control_5 => \PWM_Modulator:PWMUDB:control_5\ ,
        control_4 => \PWM_Modulator:PWMUDB:control_4\ ,
        control_3 => \PWM_Modulator:PWMUDB:control_3\ ,
        control_2 => \PWM_Modulator:PWMUDB:control_2\ ,
        control_1 => \PWM_Modulator:PWMUDB:control_1\ ,
        control_0 => \PWM_Modulator:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_145, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_14) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Switch_Timer:TimerUDB:control_7\ * 
              \PWM_Switch_Timer:TimerUDB:per_zero\
        );
        Output = Net_145 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_Switch_Timer:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_14 ,
        cs_addr_1 => \PWM_Switch_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \PWM_Switch_Timer:TimerUDB:per_zero\ ,
        chain_out => \PWM_Switch_Timer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_Switch_Timer:TimerUDB:sT16:timerdp:u1\

UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PWM_Switch_Timer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Switch_Timer:TimerUDB:control_7\ * 
              \PWM_Switch_Timer:TimerUDB:per_zero\
        );
        Output = \PWM_Switch_Timer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_Switch_Timer:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_14 ,
        cs_addr_1 => \PWM_Switch_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \PWM_Switch_Timer:TimerUDB:per_zero\ ,
        z0_comb => \PWM_Switch_Timer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \PWM_Switch_Timer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \PWM_Switch_Timer:TimerUDB:status_2\ ,
        chain_in => \PWM_Switch_Timer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_Switch_Timer:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\PWM_Switch_Timer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_14 ,
        status_3 => \PWM_Switch_Timer:TimerUDB:status_3\ ,
        status_2 => \PWM_Switch_Timer:TimerUDB:status_2\ ,
        status_0 => \PWM_Switch_Timer:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_Switch_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_14 ,
        control_7 => \PWM_Switch_Timer:TimerUDB:control_7\ ,
        control_6 => \PWM_Switch_Timer:TimerUDB:control_6\ ,
        control_5 => \PWM_Switch_Timer:TimerUDB:control_5\ ,
        control_4 => \PWM_Switch_Timer:TimerUDB:control_4\ ,
        control_3 => \PWM_Switch_Timer:TimerUDB:control_3\ ,
        control_2 => \PWM_Switch_Timer:TimerUDB:control_2\ ,
        control_1 => \PWM_Switch_Timer:TimerUDB:control_1\ ,
        control_0 => \PWM_Switch_Timer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =isr_halfsec
        PORT MAP (
            interrupt => Net_145 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(21)] 
    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_67 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(25)] 
    interrupt: Name =\USBUART:ord_int\
        PORT MAP (
            interrupt => \USBUART:Net_95\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = HighVoltage(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HighVoltage(0)__PA ,
        pad => HighVoltage(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=4]: 
Pin : Name = PWM_Out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM_Out(0)__PA ,
        pin_input => Net_87 ,
        pad => PWM_Out(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCD:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(0)\__PA ,
        pad => \LCD:LCDPort(0)_PAD\ );
    Properties:
    {
        port_location = "PORT(2,0)"
    }

[IoId=1]: 
Pin : Name = \LCD:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(1)\__PA ,
        pad => \LCD:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(2)\__PA ,
        pad => \LCD:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(3)\__PA ,
        pad => \LCD:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(4)\__PA ,
        pad => \LCD:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(5)\__PA ,
        pad => \LCD:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(6)\__PA ,
        pad => \LCD:LCDPort(6)_PAD\ );
    Properties:
    {
    }

Port 3 contains the following IO cells:
Port 12 contains the following IO cells:
Port 15 generates interrupt for logical port:
    logicalport: Name =\USBUART:Dp\
        PORT MAP (
            in_clock_en => one ,
            in_reset => zero ,
            out_clock_en => one ,
            out_reset => zero ,
            interrupt => \USBUART:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "c39ef993-d787-4c0c-8ad6-c0c81f866442/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=6]: 
Pin : Name = \USBUART:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dp(0)\__PA ,
        analog_term => \USBUART:Net_1000\ ,
        pad => \USBUART:Dp(0)_PAD\ );
    Properties:
    {
        port_location = "PORT(15,6)"
    }

[IoId=7]: 
Pin : Name = \USBUART:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dm(0)\__PA ,
        analog_term => \USBUART:Net_597\ ,
        pad => \USBUART:Dm(0)_PAD\ );
    Properties:
    {
        port_location = "PORT(15,7)"
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL 32kHz ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            aclk_glb_0 => ClockBlock_ScBoostClk ,
            aclk_0 => ClockBlock_ScBoostClk_local ,
            clk_a_dig_glb_0 => ClockBlock_ScBoostClk_adig ,
            clk_a_dig_0 => ClockBlock_ScBoostClk_adig_local ,
            dclk_glb_0 => Net_46 ,
            dclk_0 => Net_46_local ,
            dclk_glb_1 => Net_14 ,
            dclk_1 => Net_14_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USBUART:USB\
        PORT MAP (
            dp => \USBUART:Net_1000\ ,
            dm => \USBUART:Net_597\ ,
            sof_int => Net_67 ,
            arb_int => \USBUART:Net_1889\ ,
            usb_int => \USBUART:Net_1876\ ,
            ept_int_8 => \USBUART:ep_int_8\ ,
            ept_int_7 => \USBUART:ep_int_7\ ,
            ept_int_6 => \USBUART:ep_int_6\ ,
            ept_int_5 => \USBUART:ep_int_5\ ,
            ept_int_4 => \USBUART:ep_int_4\ ,
            ept_int_3 => \USBUART:ep_int_3\ ,
            ept_int_2 => \USBUART:ep_int_2\ ,
            ept_int_1 => \USBUART:ep_int_1\ ,
            ept_int_0 => \USBUART:ep_int_0\ ,
            ord_int => \USBUART:Net_95\ ,
            dma_req_7 => \USBUART:dma_request_7\ ,
            dma_req_6 => \USBUART:dma_request_6\ ,
            dma_req_5 => \USBUART:dma_request_5\ ,
            dma_req_4 => \USBUART:dma_request_4\ ,
            dma_req_3 => \USBUART:dma_request_3\ ,
            dma_req_2 => \USBUART:dma_request_2\ ,
            dma_req_1 => \USBUART:dma_request_1\ ,
            dma_req_0 => \USBUART:dma_request_0\ ,
            dma_termin => \USBUART:dma_terminate\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                  | 
Port | Pin | Fixed |      Type |       Drive Mode |             Name | Connections
-----+-----+-------+-----------+------------------+------------------+---------------------------
   0 |   0 |       |      NONE |         CMOS_OUT |   HighVoltage(0) | 
-----+-----+-------+-----------+------------------+------------------+---------------------------
   1 |   4 |     * |      NONE |         CMOS_OUT |       PWM_Out(0) | In(Net_87)
-----+-----+-------+-----------+------------------+------------------+---------------------------
   2 |   0 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(1)\ | 
     |   2 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(2)\ | 
     |   3 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(3)\ | 
     |   4 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(4)\ | 
     |   5 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(5)\ | 
     |   6 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(6)\ | 
-----+-----+-------+-----------+------------------+------------------+---------------------------
  15 |   6 |     * |   FALLING |      HI_Z_ANALOG |  \USBUART:Dp(0)\ | Analog(\USBUART:Net_1000\)
     |   7 |     * |      NONE |      HI_Z_ANALOG |  \USBUART:Dm(0)\ | Analog(\USBUART:Net_597\)
-------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.037ms
Digital Placement phase: Elapsed time ==> 1s.034ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "USBFS_UART01_r.vh2" --pcf-path "USBFS_UART01.pco" --des-name "USBFS_UART01" --dsf-path "USBFS_UART01.dsf" --sdc-path "USBFS_UART01.sdc" --lib-path "USBFS_UART01_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.400ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.204ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.039ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in USBFS_UART01_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.282ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.229ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 3s.752ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 3s.752ms
API generation phase: Elapsed time ==> 1s.856ms
Dependency generation phase: Elapsed time ==> 0s.026ms
Cleanup phase: Elapsed time ==> 0s.001ms
