/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.02
Build    : 0.9.36
Hash     : fec1755
Date     : Feb 11 2024
Type     : Engineering
Log Time   : Wed Feb 21 10:43:11 2024 GMT
#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 3
# Timing Graph Levels: 4

#Path 1
Startpoint: P[33].Q[0] (dffre at (32,25) clocked by clk)
Endpoint  : out:P[33].outpad[0] (.output at (1,17) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[33].C[0] (dffre at (32,25))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[33].Q[0] (dffre at (32,25)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:538752 side: (TOP,) (32,25,0)0))                         0.000     1.048
| (CHANX:1102799 L4 length:4 (32,25,0)-> (29,25,0))              0.119     1.167
| (CHANY:1265343 L1 length:1 (28,25,0)-> (28,25,0))              0.061     1.228
| (CHANX:1098483 L4 length:4 (28,24,0)-> (25,24,0))              0.119     1.347
| (CHANY:1253627 L1 length:1 (24,24,0)-> (24,24,0))              0.061     1.408
| (CHANX:1094167 L4 length:4 (24,23,0)-> (21,23,0))              0.119     1.527
| (CHANY:1241911 L1 length:1 (20,23,0)-> (20,23,0))              0.061     1.588
| (CHANX:1089851 L4 length:4 (20,22,0)-> (17,22,0))              0.119     1.707
| (CHANY:1230195 L1 length:1 (16,22,0)-> (16,22,0))              0.061     1.768
| (CHANX:1085535 L4 length:4 (16,21,0)-> (13,21,0))              0.119     1.887
| (CHANY:1218479 L1 length:1 (12,21,0)-> (12,21,0))              0.061     1.948
| (CHANX:1081219 L4 length:4 (12,20,0)-> (9,20,0))               0.119     2.067
| (CHANY:1209691 L1 length:1 (9,20,0)-> (9,20,0))                0.061     2.128
| (CHANX:1076951 L4 length:4 (9,19,0)-> (6,19,0))                0.119     2.246
| (CHANX:1076759 L4 length:4 (6,19,0)-> (3,19,0))                0.119     2.365
| (CHANY:1191991 L4 length:4 (3,19,0)-> (3,16,0))                0.119     2.484
| (CHANX:1068445 L4 length:3 (3,17,0)-> (1,17,0))                0.119     2.603
| (CHANY:1186031 L4 length:4 (1,17,0)-> (1,14,0))                0.119     2.722
| (IPIN:409536 side: (RIGHT,) (1,17,0)0))                        0.101     2.823
| (intra 'io' routing)                                           0.733     3.555
out:P[33].outpad[0] (.output at (1,17))                          0.000     3.555
data arrival time                                                          3.555

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.555
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.555


#Path 2
Startpoint: P[18].Q[0] (dffre at (32,25) clocked by clk)
Endpoint  : out:P[18].outpad[0] (.output at (51,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[18].C[0] (dffre at (32,25))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[18].Q[0] (dffre at (32,25)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:538755 side: (TOP,) (32,25,0)0))                         0.000     1.048
| (CHANX:1102964 L1 length:1 (32,25,0)-> (32,25,0))              0.061     1.109
| (CHANY:1277084 L4 length:4 (32,26,0)-> (32,29,0))              0.119     1.228
| (CHANX:1119280 L1 length:1 (33,29,0)-> (33,29,0))              0.061     1.289
| (CHANY:1280256 L4 length:4 (33,30,0)-> (33,33,0))              0.119     1.408
| (CHANX:1135596 L1 length:1 (34,33,0)-> (34,33,0))              0.061     1.469
| (CHANY:1283428 L4 length:4 (34,34,0)-> (34,37,0))              0.119     1.588
| (CHANX:1151912 L1 length:1 (35,37,0)-> (35,37,0))              0.061     1.649
| (CHANY:1286536 L1 length:1 (35,38,0)-> (35,38,0))              0.061     1.710
| (CHANX:1156100 L4 length:4 (36,38,0)-> (39,38,0))              0.119     1.829
| (CHANY:1298252 L1 length:1 (39,39,0)-> (39,39,0))              0.061     1.890
| (CHANX:1160416 L4 length:4 (40,39,0)-> (43,39,0))              0.119     2.009
| (CHANY:1309968 L1 length:1 (43,40,0)-> (43,40,0))              0.061     2.070
| (CHANX:1164732 L4 length:4 (44,40,0)-> (47,40,0))              0.119     2.188
| (CHANY:1321684 L1 length:1 (47,41,0)-> (47,41,0))              0.061     2.249
| (CHANX:1169048 L4 length:4 (48,41,0)-> (51,41,0))              0.119     2.368
| (CHANX:1169178 L4 length:4 (50,41,0)-> (53,41,0))              0.119     2.487
| (CHANY:1333440 L4 length:3 (51,42,0)-> (51,44,0))              0.119     2.606
| (CHANY:1333522 L1 length:1 (51,44,0)-> (51,44,0))              0.061     2.667
| (IPIN:966365 side: (RIGHT,) (51,44,0)0))                       0.101     2.768
| (intra 'io' routing)                                           0.733     3.501
out:P[18].outpad[0] (.output at (51,44))                        -0.000     3.501
data arrival time                                                          3.501

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.501
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.501


#Path 3
Startpoint: P[17].Q[0] (dffre at (32,25) clocked by clk)
Endpoint  : out:P[17].outpad[0] (.output at (51,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[17].C[0] (dffre at (32,25))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[17].Q[0] (dffre at (32,25)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:538756 side: (TOP,) (32,25,0)0))                         0.000     1.048
| (CHANX:1102966 L1 length:1 (32,25,0)-> (32,25,0))              0.061     1.109
| (CHANY:1277082 L4 length:4 (32,26,0)-> (32,29,0))              0.119     1.228
| (CHANX:1119282 L1 length:1 (33,29,0)-> (33,29,0))              0.061     1.289
| (CHANY:1280254 L4 length:4 (33,30,0)-> (33,33,0))              0.119     1.408
| (CHANX:1135598 L1 length:1 (34,33,0)-> (34,33,0))              0.061     1.469
| (CHANY:1283426 L4 length:4 (34,34,0)-> (34,37,0))              0.119     1.588
| (CHANX:1151914 L1 length:1 (35,37,0)-> (35,37,0))              0.061     1.649
| (CHANY:1286598 L4 length:4 (35,38,0)-> (35,41,0))              0.119     1.768
| (CHANX:1168294 L4 length:4 (36,41,0)-> (39,41,0))              0.119     1.887
| (CHANY:1298442 L1 length:1 (39,42,0)-> (39,42,0))              0.061     1.948
| (CHANX:1172610 L4 length:4 (40,42,0)-> (43,42,0))              0.119     2.067
| (CHANY:1304344 L1 length:1 (41,43,0)-> (41,43,0))              0.061     2.128
| (CHANX:1176788 L4 length:4 (42,43,0)-> (45,43,0))              0.119     2.246
| (CHANX:1176976 L4 length:4 (45,43,0)-> (48,43,0))              0.119     2.365
| (CHANY:1324800 L1 length:1 (48,44,0)-> (48,44,0))              0.061     2.426
| (CHANX:1181292 L4 length:4 (49,44,0)-> (52,44,0))              0.119     2.545
| (CHANX:1181398 L1 length:1 (51,44,0)-> (51,44,0))              0.061     2.606
| (CHANY:1333525 L1 length:1 (51,44,0)-> (51,44,0))              0.061     2.667
| (IPIN:966366 side: (RIGHT,) (51,44,0)0))                       0.101     2.768
| (intra 'io' routing)                                           0.733     3.501
out:P[17].outpad[0] (.output at (51,44))                        -0.000     3.501
data arrival time                                                          3.501

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.501
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.501


#Path 4
Startpoint: P[32].Q[0] (dffre at (32,25) clocked by clk)
Endpoint  : out:P[32].outpad[0] (.output at (1,17) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[32].C[0] (dffre at (32,25))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[32].Q[0] (dffre at (32,25)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:538753 side: (TOP,) (32,25,0)0))                         0.000     1.048
| (CHANX:1102801 L4 length:4 (32,25,0)-> (29,25,0))              0.119     1.167
| (CHANY:1265341 L1 length:1 (28,25,0)-> (28,25,0))              0.061     1.228
| (CHANX:1098485 L4 length:4 (28,24,0)-> (25,24,0))              0.119     1.347
| (CHANY:1253625 L1 length:1 (24,24,0)-> (24,24,0))              0.061     1.408
| (CHANX:1094169 L4 length:4 (24,23,0)-> (21,23,0))              0.119     1.527
| (CHANY:1241909 L1 length:1 (20,23,0)-> (20,23,0))              0.061     1.588
| (CHANX:1089853 L4 length:4 (20,22,0)-> (17,22,0))              0.119     1.707
| (CHANX:1089735 L4 length:4 (18,22,0)-> (15,22,0))              0.119     1.826
| (CHANY:1224231 L4 length:4 (14,22,0)-> (14,19,0))              0.119     1.945
| (CHANY:1224199 L1 length:1 (14,19,0)-> (14,19,0))              0.061     2.006
| (CHANX:1073195 L4 length:4 (14,18,0)-> (11,18,0))              0.119     2.124
| (CHANY:1212483 L1 length:1 (10,18,0)-> (10,18,0))              0.061     2.185
| (CHANX:1068879 L4 length:4 (10,17,0)-> (7,17,0))               0.119     2.304
| (CHANY:1200767 L1 length:1 (6,17,0)-> (6,17,0))                0.061     2.365
| (CHANX:1064563 L4 length:4 (6,16,0)-> (3,16,0))                0.119     2.484
| (CHANX:1064335 L4 length:4 (4,16,0)-> (1,16,0))                0.119     2.603
| (CHANY:1186188 L1 length:1 (1,17,0)-> (1,17,0))                0.061     2.664
| (IPIN:409550 side: (RIGHT,) (1,17,0)0))                        0.101     2.765
| (intra 'io' routing)                                           0.733     3.498
out:P[32].outpad[0] (.output at (1,17))                         -0.000     3.498
data arrival time                                                          3.498

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.498
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.498


#Path 5
Startpoint: P[37].Q[0] (dffre at (32,25) clocked by clk)
Endpoint  : out:P[37].outpad[0] (.output at (1,19) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[37].C[0] (dffre at (32,25))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[37].Q[0] (dffre at (32,25)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:538768 side: (RIGHT,) (32,25,0)0))                       0.000     1.048
| (CHANY:1276823 L4 length:4 (32,25,0)-> (32,22,0))              0.119     1.167
| (CHANX:1094677 L4 length:4 (32,23,0)-> (29,23,0))              0.119     1.286
| (CHANX:1094481 L4 length:4 (29,23,0)-> (26,23,0))              0.119     1.405
| (CHANY:1256477 L1 length:1 (25,23,0)-> (25,23,0))              0.061     1.466
| (CHANX:1090165 L4 length:4 (25,22,0)-> (22,22,0))              0.119     1.585
| (CHANX:1089969 L4 length:4 (22,22,0)-> (19,22,0))              0.119     1.704
| (CHANY:1236029 L1 length:1 (18,22,0)-> (18,22,0))              0.061     1.765
| (CHANX:1085653 L4 length:4 (18,21,0)-> (15,21,0))              0.119     1.884
| (CHANX:1085457 L4 length:4 (15,21,0)-> (12,21,0))              0.119     2.003
| (CHANY:1215581 L1 length:1 (11,21,0)-> (11,21,0))              0.061     2.064
| (CHANX:1081141 L4 length:4 (11,20,0)-> (8,20,0))               0.119     2.182
| (CHANY:1203865 L1 length:1 (7,20,0)-> (7,20,0))                0.061     2.243
| (CHANX:1076825 L4 length:4 (7,19,0)-> (4,19,0))                0.119     2.362
| (CHANY:1192149 L1 length:1 (3,19,0)-> (3,19,0))                0.061     2.423
| (CHANX:1072541 L4 length:3 (3,18,0)-> (1,18,0))                0.119     2.542
| (CHANY:1186374 L4 length:4 (1,19,0)-> (1,22,0))                0.119     2.661
| (IPIN:441792 side: (RIGHT,) (1,19,0)0))                        0.101     2.762
| (intra 'io' routing)                                           0.733     3.495
out:P[37].outpad[0] (.output at (1,19))                         -0.000     3.495
data arrival time                                                          3.495

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.495
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.495


#Path 6
Startpoint: P[0].Q[0] (dffre at (32,25) clocked by clk)
Endpoint  : out:P[0].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[0].C[0] (dffre at (32,25))                                     0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[0].Q[0] (dffre at (32,25)) [clock-to-output]                   0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:538771 side: (RIGHT,) (32,25,0)0))                       0.000     1.048
| (CHANY:1277004 L4 length:4 (32,25,0)-> (32,28,0))              0.119     1.167
| (CHANY:1277176 L1 length:1 (32,28,0)-> (32,28,0))              0.061     1.228
| (CHANX:1115252 L4 length:4 (33,28,0)-> (36,28,0))              0.119     1.347
| (CHANX:1115440 L4 length:4 (36,28,0)-> (39,28,0))              0.119     1.466
| (CHANY:1297632 L1 length:1 (39,29,0)-> (39,29,0))              0.061     1.527
| (CHANX:1119756 L4 length:4 (40,29,0)-> (43,29,0))              0.119     1.646
| (CHANX:1119928 L1 length:1 (43,29,0)-> (43,29,0))              0.061     1.707
| (CHANY:1309368 L4 length:4 (43,30,0)-> (43,33,0))              0.119     1.826
| (CHANY:1309564 L4 length:4 (43,33,0)-> (43,36,0))              0.119     1.945
| (CHANX:1148432 L1 length:1 (44,36,0)-> (44,36,0))              0.061     2.006
| (CHANY:1312736 L4 length:4 (44,37,0)-> (44,40,0))              0.119     2.124
| (CHANX:1164748 L1 length:1 (45,40,0)-> (45,40,0))              0.061     2.185
| (CHANY:1315908 L4 length:4 (45,41,0)-> (45,44,0))              0.119     2.304
| (CHANY:1316064 L1 length:1 (45,44,0)-> (45,44,0))              0.061     2.365
| (CHANX:1181100 L4 length:4 (46,44,0)-> (49,44,0))              0.119     2.484
| (CHANX:1181272 L1 length:1 (49,44,0)-> (49,44,0))              0.061     2.545
| (CHANY:1327703 L1 length:1 (49,44,0)-> (49,44,0))              0.061     2.606
| (IPIN:960607 side: (RIGHT,) (49,44,0)0))                       0.101     2.707
| (intra 'io' routing)                                           0.733     3.440
out:P[0].outpad[0] (.output at (49,44))                         -0.000     3.440
data arrival time                                                          3.440

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.440
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.440


#Path 7
Startpoint: P[34].Q[0] (dffre at (32,25) clocked by clk)
Endpoint  : out:P[34].outpad[0] (.output at (1,18) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[34].C[0] (dffre at (32,25))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[34].Q[0] (dffre at (32,25)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:538750 side: (TOP,) (32,25,0)0))                         0.000     1.048
| (CHANX:1102795 L4 length:4 (32,25,0)-> (29,25,0))              0.119     1.167
| (CHANY:1265347 L1 length:1 (28,25,0)-> (28,25,0))              0.061     1.228
| (CHANX:1098479 L4 length:4 (28,24,0)-> (25,24,0))              0.119     1.347
| (CHANY:1253631 L1 length:1 (24,24,0)-> (24,24,0))              0.061     1.408
| (CHANX:1094163 L4 length:4 (24,23,0)-> (21,23,0))              0.119     1.527
| (CHANY:1241915 L1 length:1 (20,23,0)-> (20,23,0))              0.061     1.588
| (CHANX:1089847 L4 length:4 (20,22,0)-> (17,22,0))              0.119     1.707
| (CHANY:1230199 L1 length:1 (16,22,0)-> (16,22,0))              0.061     1.768
| (CHANX:1085531 L4 length:4 (16,21,0)-> (13,21,0))              0.119     1.887
| (CHANY:1218483 L1 length:1 (12,21,0)-> (12,21,0))              0.061     1.948
| (CHANX:1081215 L4 length:4 (12,20,0)-> (9,20,0))               0.119     2.067
| (CHANY:1206767 L1 length:1 (8,20,0)-> (8,20,0))                0.061     2.128
| (CHANX:1076899 L4 length:4 (8,19,0)-> (5,19,0))                0.119     2.246
| (CHANX:1076859 L1 length:1 (5,19,0)-> (5,19,0))                0.061     2.307
| (CHANY:1194899 L4 length:4 (4,19,0)-> (4,16,0))                0.119     2.426
| (CHANX:1068399 L4 length:4 (4,17,0)-> (1,17,0))                0.119     2.545
| (CHANY:1186252 L1 length:1 (1,18,0)-> (1,18,0))                0.061     2.606
| (IPIN:428194 side: (RIGHT,) (1,18,0)0))                        0.101     2.707
| (intra 'io' routing)                                           0.733     3.440
out:P[34].outpad[0] (.output at (1,18))                         -0.000     3.440
data arrival time                                                          3.440

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.440
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.440


#Path 8
Startpoint: P[36].Q[0] (dffre at (32,25) clocked by clk)
Endpoint  : out:P[36].outpad[0] (.output at (1,19) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[36].C[0] (dffre at (32,25))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[36].Q[0] (dffre at (32,25)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:538767 side: (RIGHT,) (32,25,0)0))                       0.000     1.048
| (CHANY:1276821 L4 length:4 (32,25,0)-> (32,22,0))              0.119     1.167
| (CHANX:1094671 L4 length:4 (32,23,0)-> (29,23,0))              0.119     1.286
| (CHANY:1265215 L1 length:1 (28,23,0)-> (28,23,0))              0.061     1.347
| (CHANX:1090355 L4 length:4 (28,22,0)-> (25,22,0))              0.119     1.466
| (CHANX:1090155 L4 length:4 (25,22,0)-> (22,22,0))              0.119     1.585
| (CHANY:1244771 L1 length:1 (21,22,0)-> (21,22,0))              0.061     1.646
| (CHANX:1085839 L4 length:4 (21,21,0)-> (18,21,0))              0.119     1.765
| (CHANY:1233055 L1 length:1 (17,21,0)-> (17,21,0))              0.061     1.826
| (CHANX:1081523 L4 length:4 (17,20,0)-> (14,20,0))              0.119     1.945
| (CHANX:1081323 L4 length:4 (14,20,0)-> (11,20,0))              0.119     2.064
| (CHANY:1212611 L1 length:1 (10,20,0)-> (10,20,0))              0.061     2.124
| (CHANX:1077007 L4 length:4 (10,19,0)-> (7,19,0))               0.119     2.243
| (CHANY:1200895 L1 length:1 (6,19,0)-> (6,19,0))                0.061     2.304
| (CHANX:1072691 L4 length:4 (6,18,0)-> (3,18,0))                0.119     2.423
| (CHANX:1072463 L4 length:4 (4,18,0)-> (1,18,0))                0.119     2.542
| (CHANY:1186316 L1 length:1 (1,19,0)-> (1,19,0))                0.061     2.603
| (IPIN:441806 side: (RIGHT,) (1,19,0)0))                        0.101     2.704
| (intra 'io' routing)                                           0.733     3.437
out:P[36].outpad[0] (.output at (1,19))                         -0.000     3.437
data arrival time                                                          3.437

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.437
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.437


#Path 9
Startpoint: P[11].Q[0] (dffre at (32,25) clocked by clk)
Endpoint  : out:P[11].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[11].C[0] (dffre at (32,25))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[11].Q[0] (dffre at (32,25)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:538765 side: (RIGHT,) (32,25,0)0))                       0.000     1.048
| (CHANY:1277008 L4 length:4 (32,25,0)-> (32,28,0))              0.119     1.167
| (CHANY:1277188 L1 length:1 (32,28,0)-> (32,28,0))              0.061     1.228
| (CHANX:1115240 L4 length:4 (33,28,0)-> (36,28,0))              0.119     1.347
| (CHANY:1288904 L4 length:4 (36,29,0)-> (36,32,0))              0.119     1.466
| (CHANX:1131748 L1 length:1 (37,32,0)-> (37,32,0))              0.061     1.527
| (CHANY:1292076 L4 length:4 (37,33,0)-> (37,36,0))              0.119     1.646
| (CHANY:1292248 L1 length:1 (37,36,0)-> (37,36,0))              0.061     1.707
| (CHANX:1148084 L4 length:4 (38,36,0)-> (41,36,0))              0.119     1.826
| (CHANX:1148272 L4 length:4 (41,36,0)-> (44,36,0))              0.119     1.945
| (CHANY:1309796 L1 length:1 (43,37,0)-> (43,37,0))              0.061     2.006
| (CHANX:1152520 L4 length:4 (44,37,0)-> (47,37,0))              0.119     2.124
| (CHANY:1321512 L4 length:4 (47,38,0)-> (47,41,0))              0.119     2.243
| (CHANX:1169028 L1 length:1 (48,41,0)-> (48,41,0))              0.061     2.304
| (CHANY:1324684 L4 length:3 (48,42,0)-> (48,44,0))              0.119     2.423
| (CHANX:1177206 L1 length:1 (49,43,0)-> (49,43,0))              0.061     2.484
| (CHANY:1327738 L4 length:1 (49,44,0)-> (49,44,0))              0.119     2.603
| (IPIN:960596 side: (RIGHT,) (49,44,0)0))                       0.101     2.704
| (intra 'io' routing)                                           0.733     3.437
out:P[11].outpad[0] (.output at (49,44))                        -0.000     3.437
data arrival time                                                          3.437

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.437
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.437


#Path 10
Startpoint: P[16].Q[0] (dffre at (32,25) clocked by clk)
Endpoint  : out:P[16].outpad[0] (.output at (51,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[16].C[0] (dffre at (32,25))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[16].Q[0] (dffre at (32,25)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:538758 side: (TOP,) (32,25,0)0))                         0.000     1.048
| (CHANX:1102970 L1 length:1 (32,25,0)-> (32,25,0))              0.061     1.109
| (CHANY:1277078 L4 length:4 (32,26,0)-> (32,29,0))              0.119     1.228
| (CHANX:1119286 L1 length:1 (33,29,0)-> (33,29,0))              0.061     1.289
| (CHANY:1280250 L4 length:4 (33,30,0)-> (33,33,0))              0.119     1.408
| (CHANX:1135602 L1 length:1 (34,33,0)-> (34,33,0))              0.061     1.469
| (CHANY:1283422 L4 length:4 (34,34,0)-> (34,37,0))              0.119     1.588
| (CHANY:1283566 L1 length:1 (34,37,0)-> (34,37,0))              0.061     1.649
| (CHANX:1151966 L4 length:4 (35,37,0)-> (38,37,0))              0.119     1.768
| (CHANY:1295282 L1 length:1 (38,38,0)-> (38,38,0))              0.061     1.829
| (CHANX:1156282 L4 length:4 (39,38,0)-> (42,38,0))              0.119     1.948
| (CHANY:1306998 L1 length:1 (42,39,0)-> (42,39,0))              0.061     2.009
| (CHANX:1160598 L4 length:4 (43,39,0)-> (46,39,0))              0.119     2.128
| (CHANX:1160790 L4 length:4 (46,39,0)-> (49,39,0))              0.119     2.246
| (CHANY:1324566 L4 length:4 (48,40,0)-> (48,43,0))              0.119     2.365
| (CHANX:1165042 L4 length:4 (49,40,0)-> (52,40,0))              0.119     2.484
| (CHANY:1333354 L4 length:4 (51,41,0)-> (51,44,0))              0.119     2.603
| (IPIN:966367 side: (RIGHT,) (51,44,0)0))                       0.101     2.704
| (intra 'io' routing)                                           0.733     3.437
out:P[16].outpad[0] (.output at (51,44))                        -0.000     3.437
data arrival time                                                          3.437

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.437
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.437


#Path 11
Startpoint: P[15].Q[0] (dffre at (32,25) clocked by clk)
Endpoint  : out:P[15].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[15].C[0] (dffre at (32,25))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[15].Q[0] (dffre at (32,25)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:538759 side: (TOP,) (32,25,0)0))                         0.000     1.048
| (CHANX:1102972 L1 length:1 (32,25,0)-> (32,25,0))              0.061     1.109
| (CHANY:1277076 L4 length:4 (32,26,0)-> (32,29,0))              0.119     1.228
| (CHANX:1119288 L1 length:1 (33,29,0)-> (33,29,0))              0.061     1.289
| (CHANY:1280248 L4 length:4 (33,30,0)-> (33,33,0))              0.119     1.408
| (CHANX:1135604 L1 length:1 (34,33,0)-> (34,33,0))              0.061     1.469
| (CHANY:1283420 L4 length:4 (34,34,0)-> (34,37,0))              0.119     1.588
| (CHANX:1151920 L1 length:1 (35,37,0)-> (35,37,0))              0.061     1.649
| (CHANY:1286592 L4 length:4 (35,38,0)-> (35,41,0))              0.119     1.768
| (CHANY:1286740 L1 length:1 (35,41,0)-> (35,41,0))              0.061     1.829
| (CHANX:1168280 L4 length:4 (36,41,0)-> (39,41,0))              0.119     1.948
| (CHANX:1168476 L4 length:4 (39,41,0)-> (42,41,0))              0.119     2.067
| (CHANY:1307188 L1 length:1 (42,42,0)-> (42,42,0))              0.061     2.128
| (CHANX:1172792 L4 length:4 (43,42,0)-> (46,42,0))              0.119     2.246
| (CHANY:1318904 L1 length:1 (46,43,0)-> (46,43,0))              0.061     2.307
| (CHANX:1177108 L4 length:4 (47,43,0)-> (50,43,0))              0.119     2.426
| (CHANY:1327728 L4 length:1 (49,44,0)-> (49,44,0))              0.119     2.545
| (IPIN:960592 side: (RIGHT,) (49,44,0)0))                       0.101     2.646
| (intra 'io' routing)                                           0.733     3.379
out:P[15].outpad[0] (.output at (49,44))                        -0.000     3.379
data arrival time                                                          3.379

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.379
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.379


#Path 12
Startpoint: P[14].Q[0] (dffre at (32,25) clocked by clk)
Endpoint  : out:P[14].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[14].C[0] (dffre at (32,25))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[14].Q[0] (dffre at (32,25)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:538761 side: (RIGHT,) (32,25,0)0))                       0.000     1.048
| (CHANY:1277000 L4 length:4 (32,25,0)-> (32,28,0))              0.119     1.167
| (CHANY:1277164 L1 length:1 (32,28,0)-> (32,28,0))              0.061     1.228
| (CHANX:1115264 L4 length:4 (33,28,0)-> (36,28,0))              0.119     1.347
| (CHANY:1288880 L1 length:1 (36,29,0)-> (36,29,0))              0.061     1.408
| (CHANX:1119580 L4 length:4 (37,29,0)-> (40,29,0))              0.119     1.527
| (CHANX:1119718 L4 length:4 (39,29,0)-> (42,29,0))              0.119     1.646
| (CHANX:1119878 L1 length:1 (42,29,0)-> (42,29,0))              0.061     1.707
| (CHANY:1306442 L4 length:4 (42,30,0)-> (42,33,0))              0.119     1.826
| (CHANX:1136194 L1 length:1 (43,33,0)-> (43,33,0))              0.061     1.887
| (CHANY:1309614 L4 length:4 (43,34,0)-> (43,37,0))              0.119     2.006
| (CHANX:1148446 L1 length:1 (44,36,0)-> (44,36,0))              0.061     2.067
| (CHANY:1312722 L4 length:4 (44,37,0)-> (44,40,0))              0.119     2.185
| (CHANX:1164762 L1 length:1 (45,40,0)-> (45,40,0))              0.061     2.246
| (CHANY:1315894 L4 length:4 (45,41,0)-> (45,44,0))              0.119     2.365
| (CHANX:1177046 L4 length:4 (46,43,0)-> (49,43,0))              0.119     2.484
| (CHANY:1327706 L1 length:1 (49,44,0)-> (49,44,0))              0.061     2.545
| (IPIN:960593 side: (RIGHT,) (49,44,0)0))                       0.101     2.646
| (intra 'io' routing)                                           0.733     3.379
out:P[14].outpad[0] (.output at (49,44))                        -0.000     3.379
data arrival time                                                          3.379

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.379
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.379


#Path 13
Startpoint: P[13].Q[0] (dffre at (32,25) clocked by clk)
Endpoint  : out:P[13].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[13].C[0] (dffre at (32,25))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[13].Q[0] (dffre at (32,25)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:538762 side: (RIGHT,) (32,25,0)0))                       0.000     1.048
| (CHANY:1277002 L4 length:4 (32,25,0)-> (32,28,0))              0.119     1.167
| (CHANY:1277170 L1 length:1 (32,28,0)-> (32,28,0))              0.061     1.228
| (CHANX:1115258 L4 length:4 (33,28,0)-> (36,28,0))              0.119     1.347
| (CHANY:1288886 L1 length:1 (36,29,0)-> (36,29,0))              0.061     1.408
| (CHANX:1119574 L4 length:4 (37,29,0)-> (40,29,0))              0.119     1.527
| (CHANX:1119766 L4 length:4 (40,29,0)-> (43,29,0))              0.119     1.646
| (CHANY:1306454 L4 length:4 (42,30,0)-> (42,33,0))              0.119     1.765
| (CHANX:1136182 L1 length:1 (43,33,0)-> (43,33,0))              0.061     1.826
| (CHANY:1309626 L4 length:4 (43,34,0)-> (43,37,0))              0.119     1.945
| (CHANX:1152498 L1 length:1 (44,37,0)-> (44,37,0))              0.061     2.006
| (CHANY:1312798 L4 length:4 (44,38,0)-> (44,41,0))              0.119     2.124
| (CHANX:1164750 L1 length:1 (45,40,0)-> (45,40,0))              0.061     2.185
| (CHANY:1315906 L4 length:4 (45,41,0)-> (45,44,0))              0.119     2.304
| (CHANY:1315992 L1 length:1 (45,43,0)-> (45,43,0))              0.061     2.365
| (CHANX:1177044 L4 length:4 (46,43,0)-> (49,43,0))              0.119     2.484
| (CHANY:1327708 L1 length:1 (49,44,0)-> (49,44,0))              0.061     2.545
| (IPIN:960594 side: (RIGHT,) (49,44,0)0))                       0.101     2.646
| (intra 'io' routing)                                           0.733     3.379
out:P[13].outpad[0] (.output at (49,44))                        -0.000     3.379
data arrival time                                                          3.379

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.379
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.379


#Path 14
Startpoint: P[35].Q[0] (dffre at (32,25) clocked by clk)
Endpoint  : out:P[35].outpad[0] (.output at (1,18) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[35].C[0] (dffre at (32,25))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[35].Q[0] (dffre at (32,25)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:538749 side: (TOP,) (32,25,0)0))                         0.000     1.048
| (CHANX:1102793 L4 length:4 (32,25,0)-> (29,25,0))              0.119     1.167
| (CHANY:1265349 L1 length:1 (28,25,0)-> (28,25,0))              0.061     1.228
| (CHANX:1098477 L4 length:4 (28,24,0)-> (25,24,0))              0.119     1.347
| (CHANY:1253633 L1 length:1 (24,24,0)-> (24,24,0))              0.061     1.408
| (CHANX:1094161 L4 length:4 (24,23,0)-> (21,23,0))              0.119     1.527
| (CHANY:1241917 L1 length:1 (20,23,0)-> (20,23,0))              0.061     1.588
| (CHANX:1089845 L4 length:4 (20,22,0)-> (17,22,0))              0.119     1.707
| (CHANY:1230201 L1 length:1 (16,22,0)-> (16,22,0))              0.061     1.768
| (CHANX:1085529 L4 length:4 (16,21,0)-> (13,21,0))              0.119     1.887
| (CHANY:1218485 L1 length:1 (12,21,0)-> (12,21,0))              0.061     1.948
| (CHANX:1081213 L4 length:4 (12,20,0)-> (9,20,0))               0.119     2.067
| (CHANY:1206769 L1 length:1 (8,20,0)-> (8,20,0))                0.061     2.128
| (CHANX:1076897 L4 length:4 (8,19,0)-> (5,19,0))                0.119     2.246
| (CHANY:1197973 L1 length:1 (5,19,0)-> (5,19,0))                0.061     2.307
| (CHANX:1072637 L4 length:4 (5,18,0)-> (2,18,0))                0.119     2.426
| (CHANY:1186257 L1 length:1 (1,18,0)-> (1,18,0))                0.061     2.487
| (IPIN:428180 side: (RIGHT,) (1,18,0)0))                        0.101     2.588
| (intra 'io' routing)                                           0.733     3.321
out:P[35].outpad[0] (.output at (1,18))                         -0.000     3.321
data arrival time                                                          3.321

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.321
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.321


#Path 15
Startpoint: P[12].Q[0] (dffre at (32,25) clocked by clk)
Endpoint  : out:P[12].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[12].C[0] (dffre at (32,25))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[12].Q[0] (dffre at (32,25)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:538764 side: (RIGHT,) (32,25,0)0))                       0.000     1.048
| (CHANY:1277006 L4 length:4 (32,25,0)-> (32,28,0))              0.119     1.167
| (CHANX:1115230 L1 length:1 (33,28,0)-> (33,28,0))              0.061     1.228
| (CHANY:1280178 L4 length:4 (33,29,0)-> (33,32,0))              0.119     1.347
| (CHANX:1123432 L4 length:4 (34,30,0)-> (37,30,0))              0.119     1.466
| (CHANY:1291944 L4 length:4 (37,31,0)-> (37,34,0))              0.119     1.585
| (CHANX:1139940 L1 length:1 (38,34,0)-> (38,34,0))              0.061     1.646
| (CHANY:1295116 L4 length:4 (38,35,0)-> (38,38,0))              0.119     1.765
| (CHANY:1295288 L1 length:1 (38,38,0)-> (38,38,0))              0.061     1.826
| (CHANX:1156276 L4 length:4 (39,38,0)-> (42,38,0))              0.119     1.945
| (CHANY:1307004 L1 length:1 (42,39,0)-> (42,39,0))              0.061     2.006
| (CHANX:1160592 L4 length:4 (43,39,0)-> (46,39,0))              0.119     2.124
| (CHANY:1315812 L1 length:1 (45,40,0)-> (45,40,0))              0.061     2.185
| (CHANX:1164840 L4 length:4 (46,40,0)-> (49,40,0))              0.119     2.304
| (CHANY:1327528 L4 length:4 (49,41,0)-> (49,44,0))              0.119     2.423
| (IPIN:960595 side: (RIGHT,) (49,44,0)0))                       0.101     2.524
| (intra 'io' routing)                                           0.733     3.257
out:P[12].outpad[0] (.output at (49,44))                        -0.000     3.257
data arrival time                                                          3.257

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.257
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.257


#Path 16
Startpoint: P[8].Q[0] (dffre at (42,41) clocked by clk)
Endpoint  : out:P[8].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[8].C[0] (dffre at (42,41))                                     0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[8].Q[0] (dffre at (42,41)) [clock-to-output]                   0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:786704 side: (RIGHT,) (42,41,0)0))                       0.000     1.048
| (CHANY:1307130 L1 length:1 (42,41,0)-> (42,41,0))              0.061     1.109
| (CHANX:1168722 L4 length:4 (43,41,0)-> (46,41,0))              0.119     1.228
| (CHANY:1315946 L4 length:3 (45,42,0)-> (45,44,0))              0.119     1.347
| (CHANY:1316048 L1 length:1 (45,44,0)-> (45,44,0))              0.061     1.408
| (CHANX:1181116 L4 length:4 (46,44,0)-> (49,44,0))              0.119     1.527
| (CHANX:1181256 L1 length:1 (49,44,0)-> (49,44,0))              0.061     1.588
| (CHANY:1327751 L4 length:1 (49,44,0)-> (49,44,0))              0.119     1.707
| (IPIN:960599 side: (RIGHT,) (49,44,0)0))                       0.101     1.808
| (intra 'io' routing)                                           0.733     2.540
out:P[8].outpad[0] (.output at (49,44))                          0.000     2.540
data arrival time                                                          2.540

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.540
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.540


#Path 17
Startpoint: A[17].inpad[0] (.input at (1,4) clocked by clk)
Endpoint  : mul2[1].a[7] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
A[17].inpad[0] (.input at (1,4))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (OPIN:212327 side: (RIGHT,) (1,4,0)0))                            0.000     0.894
| (CHANY:1185374 L1 length:1 (1,4,0)-> (1,4,0))                     0.061     0.955
| (CHANX:1015726 L4 length:4 (2,4,0)-> (5,4,0))                     0.119     1.074
| (CHANY:1197090 L1 length:1 (5,5,0)-> (5,5,0))                     0.061     1.135
| (CHANX:1020042 L4 length:4 (6,5,0)-> (9,5,0))                     0.119     1.254
| (CHANY:1205874 L1 length:1 (8,6,0)-> (8,6,0))                     0.061     1.315
| (CHANX:1024314 L4 length:4 (9,6,0)-> (12,6,0))                    0.119     1.434
| (CHANY:1217590 L1 length:1 (12,7,0)-> (12,7,0))                   0.061     1.495
| (CHANX:1028630 L4 length:4 (13,7,0)-> (16,7,0))                   0.119     1.614
| (CHANX:1028756 L4 length:4 (15,7,0)-> (18,7,0))                   0.119     1.733
| (CHANY:1232240 L4 length:4 (17,8,0)-> (17,11,0))                  0.119     1.852
| (CHANX:1045180 L1 length:1 (18,11,0)-> (18,11,0))                 0.061     1.913
| (CHANY:1235412 L4 length:4 (18,12,0)-> (18,15,0))                 0.119     2.031
| (CHANX:1061496 L1 length:1 (19,15,0)-> (19,15,0))                 0.061     2.092
| (CHANY:1238584 L4 length:4 (19,16,0)-> (19,19,0))                 0.119     2.211
| (CHANX:1069722 L4 length:4 (20,17,0)-> (23,17,0))                 0.119     2.330
| (CHANY:1250326 L1 length:1 (23,18,0)-> (23,18,0))                 0.061     2.391
| (CHANX:1074038 L4 length:4 (24,18,0)-> (27,18,0))                 0.119     2.510
| (CHANY:1262042 L1 length:1 (27,19,0)-> (27,19,0))                 0.061     2.571
| (CHANX:1078354 L4 length:4 (28,19,0)-> (31,19,0))                 0.119     2.690
| (CHANY:1273758 L1 length:1 (31,20,0)-> (31,20,0))                 0.061     2.751
| (CHANX:1082670 L4 length:4 (32,20,0)-> (35,20,0))                 0.119     2.870
| (CHANX:1082780 L1 length:1 (34,20,0)-> (34,20,0))                 0.061     2.931
| (CHANY:1282580 L4 length:4 (34,21,0)-> (34,24,0))                 0.119     3.050
| (CHANX:1099096 L1 length:1 (35,24,0)-> (35,24,0))                 0.061     3.111
| (CHANY:1285752 L4 length:4 (35,25,0)-> (35,28,0))                 0.119     3.230
| (IPIN:555593 side: (RIGHT,) (35,27,0)0))                          0.101     3.330
| (intra 'dsp' routing)                                             0.000     3.330
mul2[1].a[7] (RS_DSP_MULT_REGIN at (35,26))                        -0.000     3.330
data arrival time                                                             3.330

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.074     0.820
data required time                                                            0.820
-----------------------------------------------------------------------------------
data required time                                                            0.820
data arrival time                                                            -3.330
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.510


#Path 18
Startpoint: A[15].inpad[0] (.input at (1,3) clocked by clk)
Endpoint  : mul2[1].a[5] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
A[15].inpad[0] (.input at (1,3))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (OPIN:198715 side: (RIGHT,) (1,3,0)0))                            0.000     0.894
| (CHANY:1185326 L4 length:4 (1,3,0)-> (1,6,0))                     0.119     1.013
| (CHANX:1023838 L1 length:1 (2,6,0)-> (2,6,0))                     0.061     1.074
| (CHANY:1188498 L4 length:4 (2,7,0)-> (2,10,0))                    0.119     1.193
| (CHANX:1032040 L4 length:4 (3,8,0)-> (6,8,0))                     0.119     1.312
| (CHANY:1200264 L4 length:4 (6,9,0)-> (6,12,0))                    0.119     1.431
| (CHANX:1048548 L1 length:1 (7,12,0)-> (7,12,0))                   0.061     1.492
| (CHANY:1203436 L4 length:4 (7,13,0)-> (7,16,0))                   0.119     1.611
| (CHANY:1203608 L1 length:1 (7,16,0)-> (7,16,0))                   0.061     1.672
| (CHANX:1064884 L4 length:4 (8,16,0)-> (11,16,0))                  0.119     1.791
| (CHANY:1215324 L1 length:1 (11,17,0)-> (11,17,0))                 0.061     1.852
| (CHANX:1069200 L4 length:4 (12,17,0)-> (15,17,0))                 0.119     1.970
| (CHANY:1227040 L1 length:1 (15,18,0)-> (15,18,0))                 0.061     2.031
| (CHANX:1073516 L4 length:4 (16,18,0)-> (19,18,0))                 0.119     2.150
| (CHANY:1238756 L1 length:1 (19,19,0)-> (19,19,0))                 0.061     2.211
| (CHANX:1077832 L4 length:4 (20,19,0)-> (23,19,0))                 0.119     2.330
| (CHANY:1250472 L4 length:4 (23,20,0)-> (23,23,0))                 0.119     2.449
| (CHANY:1250636 L1 length:1 (23,23,0)-> (23,23,0))                 0.061     2.510
| (CHANX:1094368 L4 length:4 (24,23,0)-> (27,23,0))                 0.119     2.629
| (CHANY:1262352 L1 length:1 (27,24,0)-> (27,24,0))                 0.061     2.690
| (CHANX:1098684 L4 length:4 (28,24,0)-> (31,24,0))                 0.119     2.809
| (CHANX:1098824 L1 length:1 (31,24,0)-> (31,24,0))                 0.061     2.870
| (CHANY:1274056 L1 length:1 (31,25,0)-> (31,25,0))                 0.061     2.931
| (CHANX:1103012 L4 length:4 (32,25,0)-> (35,25,0))                 0.119     3.050
| (CHANX:1103168 L1 length:1 (35,25,0)-> (35,25,0))                 0.061     3.111
| (CHANY:1285808 L4 length:4 (35,26,0)-> (35,29,0))                 0.119     3.230
| (IPIN:555584 side: (RIGHT,) (35,27,0)0))                          0.101     3.330
| (intra 'dsp' routing)                                             0.000     3.330
mul2[1].a[5] (RS_DSP_MULT_REGIN at (35,26))                        -0.000     3.330
data arrival time                                                             3.330

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.074     0.820
data required time                                                            0.820
-----------------------------------------------------------------------------------
data required time                                                            0.820
data arrival time                                                            -3.330
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.510


#Path 19
Startpoint: P[2].Q[0] (dffre at (42,41) clocked by clk)
Endpoint  : out:P[2].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[2].C[0] (dffre at (42,41))                                     0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[2].Q[0] (dffre at (42,41)) [clock-to-output]                   0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:786687 side: (TOP,) (42,41,0)0))                         0.000     1.048
| (CHANX:1168625 L1 length:1 (42,41,0)-> (42,41,0))              0.061     1.109
| (CHANY:1304270 L1 length:1 (41,42,0)-> (41,42,0))              0.061     1.170
| (CHANX:1172734 L4 length:4 (42,42,0)-> (45,42,0))              0.119     1.289
| (CHANY:1315986 L1 length:1 (45,43,0)-> (45,43,0))              0.061     1.350
| (CHANX:1177050 L4 length:4 (46,43,0)-> (49,43,0))              0.119     1.469
| (CHANX:1177184 L4 length:4 (48,43,0)-> (51,43,0))              0.119     1.588
| (CHANY:1327698 L1 length:1 (49,44,0)-> (49,44,0))              0.061     1.649
| (IPIN:960605 side: (RIGHT,) (49,44,0)0))                       0.101     1.750
| (intra 'io' routing)                                           0.733     2.482
out:P[2].outpad[0] (.output at (49,44))                          0.000     2.482
data arrival time                                                          2.482

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.482
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.482


#Path 20
Startpoint: P[1].Q[0] (dffre at (42,41) clocked by clk)
Endpoint  : out:P[1].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[1].C[0] (dffre at (42,41))                                     0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[1].Q[0] (dffre at (42,41)) [clock-to-output]                   0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:786699 side: (RIGHT,) (42,41,0)0))                       0.000     1.048
| (CHANY:1307120 L1 length:1 (42,41,0)-> (42,41,0))              0.061     1.109
| (CHANX:1168732 L4 length:4 (43,41,0)-> (46,41,0))              0.119     1.228
| (CHANY:1315912 L1 length:1 (45,42,0)-> (45,42,0))              0.061     1.289
| (CHANX:1172996 L4 length:4 (46,42,0)-> (49,42,0))              0.119     1.408
| (CHANY:1324736 L1 length:1 (48,43,0)-> (48,43,0))              0.061     1.469
| (CHANX:1177228 L4 length:4 (49,43,0)-> (52,43,0))              0.119     1.588
| (CHANY:1327700 L1 length:1 (49,44,0)-> (49,44,0))              0.061     1.649
| (IPIN:960606 side: (RIGHT,) (49,44,0)0))                       0.101     1.750
| (intra 'io' routing)                                           0.733     2.482
out:P[1].outpad[0] (.output at (49,44))                          0.000     2.482
data arrival time                                                          2.482

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.482
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.482


#Path 21
Startpoint: P[7].Q[0] (dffre at (42,41) clocked by clk)
Endpoint  : out:P[7].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[7].C[0] (dffre at (42,41))                                     0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[7].Q[0] (dffre at (42,41)) [clock-to-output]                   0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:786705 side: (RIGHT,) (42,41,0)0))                       0.000     1.048
| (CHANY:1307164 L4 length:4 (42,41,0)-> (42,44,0))              0.119     1.167
| (CHANX:1172806 L4 length:4 (43,42,0)-> (46,42,0))              0.119     1.286
| (CHANY:1318890 L1 length:1 (46,43,0)-> (46,43,0))              0.061     1.347
| (CHANX:1177122 L4 length:4 (47,43,0)-> (50,43,0))              0.119     1.466
| (CHANX:1177208 L1 length:1 (49,43,0)-> (49,43,0))              0.061     1.527
| (CHANY:1327736 L4 length:1 (49,44,0)-> (49,44,0))              0.119     1.646
| (IPIN:960600 side: (RIGHT,) (49,44,0)0))                       0.101     1.747
| (intra 'io' routing)                                           0.733     2.479
out:P[7].outpad[0] (.output at (49,44))                          0.000     2.479
data arrival time                                                          2.479

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.479
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.479


#Path 22
Startpoint: P[9].Q[0] (dffre at (42,41) clocked by clk)
Endpoint  : out:P[9].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[9].C[0] (dffre at (42,41))                                     0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[9].Q[0] (dffre at (42,41)) [clock-to-output]                   0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:786695 side: (RIGHT,) (42,41,0)0))                       0.000     1.048
| (CHANY:1307112 L1 length:1 (42,41,0)-> (42,41,0))              0.061     1.109
| (CHANX:1168740 L4 length:4 (43,41,0)-> (46,41,0))              0.119     1.228
| (CHANX:1168896 L1 length:1 (46,41,0)-> (46,41,0))              0.061     1.289
| (CHANY:1318864 L4 length:3 (46,42,0)-> (46,44,0))              0.119     1.408
| (CHANX:1181184 L4 length:4 (47,44,0)-> (50,44,0))              0.119     1.527
| (CHANY:1327667 L4 length:2 (49,44,0)-> (49,43,0))              0.119     1.646
| (IPIN:960598 side: (RIGHT,) (49,44,0)0))                       0.101     1.747
| (intra 'io' routing)                                           0.733     2.479
out:P[9].outpad[0] (.output at (49,44))                          0.000     2.479
data arrival time                                                          2.479

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.479
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.479


#Path 23
Startpoint: P[10].Q[0] (dffre at (42,41) clocked by clk)
Endpoint  : out:P[10].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[10].C[0] (dffre at (42,41))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[10].Q[0] (dffre at (42,41)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:786696 side: (RIGHT,) (42,41,0)0))                       0.000     1.048
| (CHANY:1307146 L4 length:4 (42,41,0)-> (42,44,0))              0.119     1.167
| (CHANY:1307248 L1 length:1 (42,43,0)-> (42,43,0))              0.061     1.228
| (CHANX:1176860 L4 length:4 (43,43,0)-> (46,43,0))              0.119     1.347
| (CHANY:1316040 L1 length:1 (45,44,0)-> (45,44,0))              0.061     1.408
| (CHANX:1181124 L4 length:4 (46,44,0)-> (49,44,0))              0.119     1.527
| (CHANY:1327599 L4 length:3 (49,44,0)-> (49,42,0))              0.119     1.646
| (IPIN:960597 side: (RIGHT,) (49,44,0)0))                       0.101     1.747
| (intra 'io' routing)                                           0.733     2.479
out:P[10].outpad[0] (.output at (49,44))                         0.000     2.479
data arrival time                                                          2.479

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.479
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.479


#Path 24
Startpoint: A[16].inpad[0] (.input at (1,3) clocked by clk)
Endpoint  : mul2[1].a[6] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
A[16].inpad[0] (.input at (1,3))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (OPIN:198704 side: (RIGHT,) (1,3,0)0))                            0.000     0.894
| (CHANY:1185336 L4 length:4 (1,3,0)-> (1,6,0))                     0.119     1.013
| (CHANX:1019804 L4 length:4 (2,5,0)-> (5,5,0))                     0.119     1.132
| (CHANY:1197140 L1 length:1 (5,6,0)-> (5,6,0))                     0.061     1.193
| (CHANX:1024120 L4 length:4 (6,6,0)-> (9,6,0))                     0.119     1.312
| (CHANX:1024316 L4 length:4 (9,6,0)-> (12,6,0))                    0.119     1.431
| (CHANY:1217588 L1 length:1 (12,7,0)-> (12,7,0))                   0.061     1.492
| (CHANX:1028632 L4 length:4 (13,7,0)-> (16,7,0))                   0.119     1.611
| (CHANX:1028762 L4 length:4 (15,7,0)-> (18,7,0))                   0.119     1.730
| (CHANY:1232258 L4 length:4 (17,8,0)-> (17,11,0))                  0.119     1.849
| (CHANX:1045162 L1 length:1 (18,11,0)-> (18,11,0))                 0.061     1.910
| (CHANY:1235430 L4 length:4 (18,12,0)-> (18,15,0))                 0.119     2.028
| (CHANX:1061542 L4 length:4 (19,15,0)-> (22,15,0))                 0.119     2.147
| (CHANY:1247274 L1 length:1 (22,16,0)-> (22,16,0))                 0.061     2.208
| (CHANX:1065858 L4 length:4 (23,16,0)-> (26,16,0))                 0.119     2.327
| (CHANY:1258990 L1 length:1 (26,17,0)-> (26,17,0))                 0.061     2.388
| (CHANX:1070174 L4 length:4 (27,17,0)-> (30,17,0))                 0.119     2.507
| (CHANY:1270706 L1 length:1 (30,18,0)-> (30,18,0))                 0.061     2.568
| (CHANX:1074490 L4 length:4 (31,18,0)-> (34,18,0))                 0.119     2.687
| (CHANY:1279554 L4 length:4 (33,19,0)-> (33,22,0))                 0.119     2.806
| (CHANX:1086842 L1 length:1 (34,21,0)-> (34,21,0))                 0.061     2.867
| (CHANY:1282646 L4 length:4 (34,22,0)-> (34,25,0))                 0.119     2.986
| (CHANY:1282772 L4 length:4 (34,24,0)-> (34,27,0))                 0.119     3.105
| (CHANX:1111288 L1 length:1 (35,27,0)-> (35,27,0))                 0.061     3.166
| (IPIN:555556 side: (TOP,) (35,27,0)0))                            0.101     3.266
| (intra 'dsp' routing)                                             0.000     3.266
mul2[1].a[6] (RS_DSP_MULT_REGIN at (35,26))                        -0.000     3.266
data arrival time                                                             3.266

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.074     0.820
data required time                                                            0.820
-----------------------------------------------------------------------------------
data required time                                                            0.820
data arrival time                                                            -3.266
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.446


#Path 25
Startpoint: P[4].Q[0] (dffre at (42,41) clocked by clk)
Endpoint  : out:P[4].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[4].C[0] (dffre at (42,41))                                     0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[4].Q[0] (dffre at (42,41)) [clock-to-output]                   0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:786690 side: (TOP,) (42,41,0)0))                         0.000     1.048
| (CHANX:1168678 L4 length:4 (42,41,0)-> (45,41,0))              0.119     1.167
| (CHANY:1310116 L1 length:1 (43,42,0)-> (43,42,0))              0.061     1.228
| (CHANX:1172840 L4 length:4 (44,42,0)-> (47,42,0))              0.119     1.347
| (CHANY:1315978 L1 length:1 (45,43,0)-> (45,43,0))              0.061     1.408
| (CHANX:1177058 L4 length:4 (46,43,0)-> (49,43,0))              0.119     1.527
| (CHANY:1327694 L1 length:1 (49,44,0)-> (49,44,0))              0.061     1.588
| (IPIN:960603 side: (RIGHT,) (49,44,0)0))                       0.101     1.689
| (intra 'io' routing)                                           0.733     2.421
out:P[4].outpad[0] (.output at (49,44))                          0.000     2.421
data arrival time                                                          2.421

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.421
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.421


#Path 26
Startpoint: P[3].Q[0] (dffre at (42,41) clocked by clk)
Endpoint  : out:P[3].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[3].C[0] (dffre at (42,41))                                     0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[3].Q[0] (dffre at (42,41)) [clock-to-output]                   0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:786689 side: (TOP,) (42,41,0)0))                         0.000     1.048
| (CHANX:1168660 L4 length:4 (42,41,0)-> (45,41,0))              0.119     1.167
| (CHANY:1315932 L1 length:1 (45,42,0)-> (45,42,0))              0.061     1.228
| (CHANX:1172976 L4 length:4 (46,42,0)-> (49,42,0))              0.119     1.347
| (CHANY:1321826 L1 length:1 (47,43,0)-> (47,43,0))              0.061     1.408
| (CHANX:1177162 L4 length:4 (48,43,0)-> (51,43,0))              0.119     1.527
| (CHANY:1327696 L1 length:1 (49,44,0)-> (49,44,0))              0.061     1.588
| (IPIN:960604 side: (RIGHT,) (49,44,0)0))                       0.101     1.689
| (intra 'io' routing)                                           0.733     2.421
out:P[3].outpad[0] (.output at (49,44))                          0.000     2.421
data arrival time                                                          2.421

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.421
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.421


#Path 27
Startpoint: P[6].Q[0] (dffre at (42,41) clocked by clk)
Endpoint  : out:P[6].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[6].C[0] (dffre at (42,41))                                     0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[6].Q[0] (dffre at (42,41)) [clock-to-output]                   0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:786684 side: (TOP,) (42,41,0)0))                         0.000     1.048
| (CHANX:1168666 L4 length:4 (42,41,0)-> (45,41,0))              0.119     1.167
| (CHANX:1168866 L4 length:4 (45,41,0)-> (48,41,0))              0.119     1.286
| (CHANY:1318840 L1 length:1 (46,42,0)-> (46,42,0))              0.061     1.347
| (CHANX:1173044 L4 length:4 (47,42,0)-> (50,42,0))              0.119     1.466
| (CHANY:1327664 L4 length:2 (49,43,0)-> (49,44,0))              0.119     1.585
| (IPIN:960601 side: (RIGHT,) (49,44,0)0))                       0.101     1.686
| (intra 'io' routing)                                           0.733     2.418
out:P[6].outpad[0] (.output at (49,44))                          0.000     2.418
data arrival time                                                          2.418

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.418
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.418


#Path 28
Startpoint: A[14].inpad[0] (.input at (1,2) clocked by clk)
Endpoint  : mul2[1].a[4] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
A[14].inpad[0] (.input at (1,2))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (OPIN:180065 side: (RIGHT,) (1,2,0)0))                            0.000     0.894
| (CHANY:1185234 L1 length:1 (1,2,0)-> (1,2,0))                     0.061     0.955
| (CHANX:1007610 L4 length:4 (2,2,0)-> (5,2,0))                     0.119     1.074
| (CHANY:1194082 L4 length:4 (4,3,0)-> (4,6,0))                     0.119     1.193
| (CHANX:1024010 L1 length:1 (5,6,0)-> (5,6,0))                     0.061     1.254
| (CHANY:1197254 L4 length:4 (5,7,0)-> (5,10,0))                    0.119     1.373
| (CHANX:1040390 L4 length:4 (6,10,0)-> (9,10,0))                   0.119     1.492
| (CHANY:1209098 L1 length:1 (9,11,0)-> (9,11,0))                   0.061     1.553
| (CHANX:1044706 L4 length:4 (10,11,0)-> (13,11,0))                 0.119     1.672
| (CHANY:1220814 L1 length:1 (13,12,0)-> (13,12,0))                 0.061     1.733
| (CHANX:1049022 L4 length:4 (14,12,0)-> (17,12,0))                 0.119     1.852
| (CHANY:1232530 L1 length:1 (17,13,0)-> (17,13,0))                 0.061     1.913
| (CHANX:1053338 L4 length:4 (18,13,0)-> (21,13,0))                 0.119     2.031
| (CHANY:1244246 L1 length:1 (21,14,0)-> (21,14,0))                 0.061     2.092
| (CHANX:1057654 L4 length:4 (22,14,0)-> (25,14,0))                 0.119     2.211
| (CHANY:1255962 L1 length:1 (25,15,0)-> (25,15,0))                 0.061     2.272
| (CHANX:1061970 L4 length:4 (26,15,0)-> (29,15,0))                 0.119     2.391
| (CHANY:1267678 L1 length:1 (29,16,0)-> (29,16,0))                 0.061     2.452
| (CHANX:1066286 L4 length:4 (30,16,0)-> (33,16,0))                 0.119     2.571
| (CHANX:1066462 L1 length:1 (33,16,0)-> (33,16,0))                 0.061     2.632
| (CHANY:1279410 L4 length:4 (33,17,0)-> (33,20,0))                 0.119     2.751
| (CHANY:1279594 L4 length:4 (33,20,0)-> (33,23,0))                 0.119     2.870
| (CHANX:1094978 L1 length:1 (34,23,0)-> (34,23,0))                 0.061     2.931
| (CHANY:1282766 L4 length:4 (34,24,0)-> (34,27,0))                 0.119     3.050
| (CHANX:1111294 L1 length:1 (35,27,0)-> (35,27,0))                 0.061     3.111
| (IPIN:555559 side: (TOP,) (35,27,0)0))                            0.101     3.211
| (intra 'dsp' routing)                                             0.000     3.211
mul2[1].a[4] (RS_DSP_MULT_REGIN at (35,26))                        -0.000     3.211
data arrival time                                                             3.211

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.074     0.820
data required time                                                            0.820
-----------------------------------------------------------------------------------
data required time                                                            0.820
data arrival time                                                            -3.211
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.391


#Path 29
Startpoint: A[18].inpad[0] (.input at (1,4) clocked by clk)
Endpoint  : mul2[1].a[8] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
A[18].inpad[0] (.input at (1,4))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (OPIN:212316 side: (RIGHT,) (1,4,0)0))                            0.000     0.894
| (CHANY:1185352 L1 length:1 (1,4,0)-> (1,4,0))                     0.061     0.955
| (CHANX:1015748 L4 length:4 (2,4,0)-> (5,4,0))                     0.119     1.074
| (CHANY:1197068 L1 length:1 (5,5,0)-> (5,5,0))                     0.061     1.135
| (CHANX:1020064 L4 length:4 (6,5,0)-> (9,5,0))                     0.119     1.254
| (CHANY:1208784 L1 length:1 (9,6,0)-> (9,6,0))                     0.061     1.315
| (CHANX:1024380 L4 length:4 (10,6,0)-> (13,6,0))                   0.119     1.434
| (CHANY:1220500 L1 length:1 (13,7,0)-> (13,7,0))                   0.061     1.495
| (CHANX:1028696 L4 length:4 (14,7,0)-> (17,7,0))                   0.119     1.614
| (CHANX:1028892 L4 length:4 (17,7,0)-> (20,7,0))                   0.119     1.733
| (CHANY:1240948 L1 length:1 (20,8,0)-> (20,8,0))                   0.061     1.794
| (CHANX:1033208 L4 length:4 (21,8,0)-> (24,8,0))                   0.119     1.913
| (CHANY:1252664 L1 length:1 (24,9,0)-> (24,9,0))                   0.061     1.974
| (CHANX:1037524 L4 length:4 (25,9,0)-> (28,9,0))                   0.119     2.092
| (CHANY:1261488 L4 length:4 (27,10,0)-> (27,13,0))                 0.119     2.211
| (CHANX:1053948 L1 length:1 (28,13,0)-> (28,13,0))                 0.061     2.272
| (CHANY:1264660 L4 length:4 (28,14,0)-> (28,17,0))                 0.119     2.391
| (CHANX:1066224 L4 length:4 (29,16,0)-> (32,16,0))                 0.119     2.510
| (CHANX:1066404 L1 length:1 (32,16,0)-> (32,16,0))                 0.061     2.571
| (CHANY:1276492 L4 length:4 (32,17,0)-> (32,20,0))                 0.119     2.690
| (CHANX:1082720 L1 length:1 (33,20,0)-> (33,20,0))                 0.061     2.751
| (CHANY:1279664 L4 length:4 (33,21,0)-> (33,24,0))                 0.119     2.870
| (CHANX:1099036 L1 length:1 (34,24,0)-> (34,24,0))                 0.061     2.931
| (CHANY:1282836 L4 length:4 (34,25,0)-> (34,28,0))                 0.119     3.050
| (CHANX:1115352 L1 length:1 (35,28,0)-> (35,28,0))                 0.061     3.111
| (IPIN:555610 side: (TOP,) (35,28,0)0))                            0.101     3.211
| (intra 'dsp' routing)                                             0.000     3.211
mul2[1].a[8] (RS_DSP_MULT_REGIN at (35,26))                        -0.000     3.211
data arrival time                                                             3.211

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.074     0.820
data required time                                                            0.820
-----------------------------------------------------------------------------------
data required time                                                            0.820
data arrival time                                                            -3.211
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.391


#Path 30
Startpoint: B[3].inpad[0] (.input at (1,7) clocked by clk)
Endpoint  : mul2[1].b[12] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
B[3].inpad[0] (.input at (1,7))                                     0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (OPIN:258195 side: (RIGHT,) (1,7,0)0))                            0.000     0.894
| (CHANY:1185566 L1 length:1 (1,7,0)-> (1,7,0))                     0.061     0.955
| (CHANX:1027918 L4 length:4 (2,7,0)-> (5,7,0))                     0.119     1.074
| (CHANY:1197282 L1 length:1 (5,8,0)-> (5,8,0))                     0.061     1.135
| (CHANX:1032234 L4 length:4 (6,8,0)-> (9,8,0))                     0.119     1.254
| (CHANY:1208998 L1 length:1 (9,9,0)-> (9,9,0))                     0.061     1.315
| (CHANX:1036550 L1 length:1 (10,9,0)-> (10,9,0))                   0.061     1.376
| (CHANY:1211978 L4 length:4 (10,10,0)-> (10,13,0))                 0.119     1.495
| (CHANX:1052866 L1 length:1 (11,13,0)-> (11,13,0))                 0.061     1.556
| (CHANY:1215150 L4 length:4 (11,14,0)-> (11,17,0))                 0.119     1.675
| (CHANY:1215326 L1 length:1 (11,17,0)-> (11,17,0))                 0.061     1.736
| (CHANX:1069198 L4 length:4 (12,17,0)-> (15,17,0))                 0.119     1.855
| (CHANY:1227042 L1 length:1 (15,18,0)-> (15,18,0))                 0.061     1.916
| (CHANX:1073514 L4 length:4 (16,18,0)-> (19,18,0))                 0.119     2.034
| (CHANY:1238758 L1 length:1 (19,19,0)-> (19,19,0))                 0.061     2.095
| (CHANX:1077830 L1 length:1 (20,19,0)-> (20,19,0))                 0.061     2.156
| (CHANY:1241738 L4 length:4 (20,20,0)-> (20,23,0))                 0.119     2.275
| (CHANY:1241906 L1 length:1 (20,23,0)-> (20,23,0))                 0.061     2.336
| (CHANX:1094170 L4 length:4 (21,23,0)-> (24,23,0))                 0.119     2.455
| (CHANY:1253622 L1 length:1 (24,24,0)-> (24,24,0))                 0.061     2.516
| (CHANX:1098486 L4 length:4 (25,24,0)-> (28,24,0))                 0.119     2.635
| (CHANY:1265338 L1 length:1 (28,25,0)-> (28,25,0))                 0.061     2.696
| (CHANX:1102802 L4 length:4 (29,25,0)-> (32,25,0))                 0.119     2.815
| (CHANX:1102986 L4 length:4 (32,25,0)-> (35,25,0))                 0.119     2.934
| (CHANX:1103154 L1 length:1 (35,25,0)-> (35,25,0))                 0.061     2.995
| (CHANY:1285822 L4 length:4 (35,26,0)-> (35,29,0))                 0.119     3.114
| (IPIN:555643 side: (RIGHT,) (35,28,0)0))                          0.101     3.214
| (intra 'dsp' routing)                                             0.000     3.214
mul2[1].b[12] (RS_DSP_MULT_REGIN at (35,26))                       -0.000     3.214
data arrival time                                                             3.214

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.070     0.825
data required time                                                            0.825
-----------------------------------------------------------------------------------
data required time                                                            0.825
data arrival time                                                            -3.214
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.389


#Path 31
Startpoint: P[5].Q[0] (dffre at (42,41) clocked by clk)
Endpoint  : out:P[5].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[5].C[0] (dffre at (42,41))                                     0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[5].Q[0] (dffre at (42,41)) [clock-to-output]                   0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:786683 side: (TOP,) (42,41,0)0))                         0.000     1.048
| (CHANX:1168648 L4 length:4 (42,41,0)-> (45,41,0))              0.119     1.167
| (CHANY:1315944 L4 length:3 (45,42,0)-> (45,44,0))              0.119     1.286
| (CHANY:1315976 L1 length:1 (45,43,0)-> (45,43,0))              0.061     1.347
| (CHANX:1177060 L4 length:4 (46,43,0)-> (49,43,0))              0.119     1.466
| (CHANY:1327692 L1 length:1 (49,44,0)-> (49,44,0))              0.061     1.527
| (IPIN:960602 side: (RIGHT,) (49,44,0)0))                       0.101     1.628
| (intra 'io' routing)                                           0.733     2.360
out:P[5].outpad[0] (.output at (49,44))                          0.000     2.360
data arrival time                                                          2.360

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.360
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.360


#Path 32
Startpoint: A[19].inpad[0] (.input at (1,5) clocked by clk)
Endpoint  : mul2[1].a[9] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
A[19].inpad[0] (.input at (1,5))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (OPIN:225939 side: (RIGHT,) (1,5,0)0))                            0.000     0.894
| (CHANY:1185454 L4 length:4 (1,5,0)-> (1,8,0))                     0.119     1.013
| (CHANX:1031966 L1 length:1 (2,8,0)-> (2,8,0))                     0.061     1.074
| (CHANY:1188626 L4 length:4 (2,9,0)-> (2,12,0))                    0.119     1.193
| (CHANX:1048282 L1 length:1 (3,12,0)-> (3,12,0))                   0.061     1.254
| (CHANY:1191798 L4 length:4 (3,13,0)-> (3,16,0))                   0.119     1.373
| (CHANX:1064598 L1 length:1 (4,16,0)-> (4,16,0))                   0.061     1.434
| (CHANY:1194970 L4 length:4 (4,17,0)-> (4,20,0))                   0.119     1.553
| (CHANX:1076898 L4 length:4 (5,19,0)-> (8,19,0))                   0.119     1.672
| (CHANY:1206766 L1 length:1 (8,20,0)-> (8,20,0))                   0.061     1.733
| (CHANX:1081214 L4 length:4 (9,20,0)-> (12,20,0))                  0.119     1.852
| (CHANY:1218482 L1 length:1 (12,21,0)-> (12,21,0))                 0.061     1.913
| (CHANX:1085530 L4 length:4 (13,21,0)-> (16,21,0))                 0.119     2.031
| (CHANX:1085730 L4 length:4 (16,21,0)-> (19,21,0))                 0.119     2.150
| (CHANY:1238926 L1 length:1 (19,22,0)-> (19,22,0))                 0.061     2.211
| (CHANX:1090046 L4 length:4 (20,22,0)-> (23,22,0))                 0.119     2.330
| (CHANY:1250642 L1 length:1 (23,23,0)-> (23,23,0))                 0.061     2.391
| (CHANX:1094362 L4 length:4 (24,23,0)-> (27,23,0))                 0.119     2.510
| (CHANY:1262358 L1 length:1 (27,24,0)-> (27,24,0))                 0.061     2.571
| (CHANX:1098678 L4 length:4 (28,24,0)-> (31,24,0))                 0.119     2.690
| (CHANY:1274074 L1 length:1 (31,25,0)-> (31,25,0))                 0.061     2.751
| (CHANX:1102994 L4 length:4 (32,25,0)-> (35,25,0))                 0.119     2.870
| (CHANY:1282890 L4 length:4 (34,26,0)-> (34,29,0))                 0.119     2.989
| (CHANX:1115346 L1 length:1 (35,28,0)-> (35,28,0))                 0.061     3.050
| (IPIN:555623 side: (TOP,) (35,28,0)0))                            0.101     3.150
| (intra 'dsp' routing)                                             0.000     3.150
mul2[1].a[9] (RS_DSP_MULT_REGIN at (35,26))                        -0.000     3.150
data arrival time                                                             3.150

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.074     0.820
data required time                                                            0.820
-----------------------------------------------------------------------------------
data required time                                                            0.820
data arrival time                                                            -3.150
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.330


#Path 33
Startpoint: B[1].inpad[0] (.input at (1,6) clocked by clk)
Endpoint  : mul2[1].b[10] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
B[1].inpad[0] (.input at (1,6))                                     0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (OPIN:244583 side: (RIGHT,) (1,6,0)0))                            0.000     0.894
| (CHANY:1185534 L4 length:4 (1,6,0)-> (1,9,0))                     0.119     1.013
| (CHANX:1031950 L1 length:1 (2,8,0)-> (2,8,0))                     0.061     1.074
| (CHANY:1188642 L4 length:4 (2,9,0)-> (2,12,0))                    0.119     1.193
| (CHANX:1048266 L1 length:1 (3,12,0)-> (3,12,0))                   0.061     1.254
| (CHANY:1191814 L4 length:4 (3,13,0)-> (3,16,0))                   0.119     1.373
| (CHANX:1064646 L4 length:4 (4,16,0)-> (7,16,0))                   0.119     1.492
| (CHANY:1203658 L1 length:1 (7,17,0)-> (7,17,0))                   0.061     1.553
| (CHANX:1068962 L4 length:4 (8,17,0)-> (11,17,0))                  0.119     1.672
| (CHANY:1215374 L1 length:1 (11,18,0)-> (11,18,0))                 0.061     1.733
| (CHANX:1073278 L4 length:4 (12,18,0)-> (15,18,0))                 0.119     1.852
| (CHANY:1227090 L1 length:1 (15,19,0)-> (15,19,0))                 0.061     1.913
| (CHANX:1077594 L4 length:4 (16,19,0)-> (19,19,0))                 0.119     2.031
| (CHANX:1077794 L4 length:4 (19,19,0)-> (22,19,0))                 0.119     2.150
| (CHANY:1247534 L1 length:1 (22,20,0)-> (22,20,0))                 0.061     2.211
| (CHANX:1082110 L4 length:4 (23,20,0)-> (26,20,0))                 0.119     2.330
| (CHANY:1259250 L1 length:1 (26,21,0)-> (26,21,0))                 0.061     2.391
| (CHANX:1086426 L4 length:4 (27,21,0)-> (30,21,0))                 0.119     2.510
| (CHANY:1270966 L1 length:1 (30,22,0)-> (30,22,0))                 0.061     2.571
| (CHANX:1090742 L4 length:4 (31,22,0)-> (34,22,0))                 0.119     2.690
| (CHANX:1090934 L4 length:4 (34,22,0)-> (37,22,0))                 0.119     2.809
| (CHANY:1285620 L4 length:4 (35,23,0)-> (35,26,0))                 0.119     2.928
| (CHANY:1285742 L4 length:4 (35,25,0)-> (35,28,0))                 0.119     3.047
| (IPIN:555644 side: (RIGHT,) (35,28,0)0))                          0.101     3.147
| (intra 'dsp' routing)                                             0.000     3.147
mul2[1].b[10] (RS_DSP_MULT_REGIN at (35,26))                       -0.000     3.147
data arrival time                                                             3.147

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.070     0.825
data required time                                                            0.825
-----------------------------------------------------------------------------------
data required time                                                            0.825
data arrival time                                                            -3.147
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.322


#Path 34
Startpoint: B[5].inpad[0] (.input at (1,8) clocked by clk)
Endpoint  : mul2[1].b[14] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
B[5].inpad[0] (.input at (1,8))                                     0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (OPIN:271807 side: (RIGHT,) (1,8,0)0))                            0.000     0.894
| (CHANY:1185630 L1 length:1 (1,8,0)-> (1,8,0))                     0.061     0.955
| (CHANX:1031982 L4 length:4 (2,8,0)-> (5,8,0))                     0.119     1.074
| (CHANY:1197346 L1 length:1 (5,9,0)-> (5,9,0))                     0.061     1.135
| (CHANX:1036298 L4 length:4 (6,9,0)-> (9,9,0))                     0.119     1.254
| (CHANY:1209062 L1 length:1 (9,10,0)-> (9,10,0))                   0.061     1.315
| (CHANX:1040614 L1 length:1 (10,10,0)-> (10,10,0))                 0.061     1.376
| (CHANY:1212042 L4 length:4 (10,11,0)-> (10,14,0))                 0.119     1.495
| (CHANX:1056930 L1 length:1 (11,14,0)-> (11,14,0))                 0.061     1.556
| (CHANY:1215214 L4 length:4 (11,15,0)-> (11,18,0))                 0.119     1.675
| (CHANX:1073246 L1 length:1 (12,18,0)-> (12,18,0))                 0.061     1.736
| (CHANY:1218386 L4 length:4 (12,19,0)-> (12,22,0))                 0.119     1.855
| (CHANX:1085514 L4 length:4 (13,21,0)-> (16,21,0))                 0.119     1.974
| (CHANY:1227282 L1 length:1 (15,22,0)-> (15,22,0))                 0.061     2.034
| (CHANX:1089786 L4 length:4 (16,22,0)-> (19,22,0))                 0.119     2.153
| (CHANY:1238998 L1 length:1 (19,23,0)-> (19,23,0))                 0.061     2.214
| (CHANX:1094102 L4 length:4 (20,23,0)-> (23,23,0))                 0.119     2.333
| (CHANY:1250714 L1 length:1 (23,24,0)-> (23,24,0))                 0.061     2.394
| (CHANX:1098418 L4 length:4 (24,24,0)-> (27,24,0))                 0.119     2.513
| (CHANY:1262430 L1 length:1 (27,25,0)-> (27,25,0))                 0.061     2.574
| (CHANX:1102734 L4 length:4 (28,25,0)-> (31,25,0))                 0.119     2.693
| (CHANX:1102910 L1 length:1 (31,25,0)-> (31,25,0))                 0.061     2.754
| (CHANY:1274162 L4 length:4 (31,26,0)-> (31,29,0))                 0.119     2.873
| (CHANX:1115178 L4 length:4 (32,28,0)-> (35,28,0))                 0.119     2.992
| (IPIN:555617 side: (TOP,) (35,28,0)0))                            0.101     3.092
| (intra 'dsp' routing)                                             0.000     3.092
mul2[1].b[14] (RS_DSP_MULT_REGIN at (35,26))                       -0.000     3.092
data arrival time                                                             3.092

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.070     0.825
data required time                                                            0.825
-----------------------------------------------------------------------------------
data required time                                                            0.825
data arrival time                                                            -3.092
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.268


#Path 35
Startpoint: B[2].inpad[0] (.input at (1,6) clocked by clk)
Endpoint  : mul2[1].b[11] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
B[2].inpad[0] (.input at (1,6))                                     0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (OPIN:244572 side: (RIGHT,) (1,6,0)0))                            0.000     0.894
| (CHANY:1185528 L4 length:4 (1,6,0)-> (1,9,0))                     0.119     1.013
| (CHANX:1031996 L4 length:4 (2,8,0)-> (5,8,0))                     0.119     1.132
| (CHANY:1197332 L1 length:1 (5,9,0)-> (5,9,0))                     0.061     1.193
| (CHANX:1036312 L4 length:4 (6,9,0)-> (9,9,0))                     0.119     1.312
| (CHANY:1209048 L1 length:1 (9,10,0)-> (9,10,0))                   0.061     1.373
| (CHANX:1040628 L4 length:4 (10,10,0)-> (13,10,0))                 0.119     1.492
| (CHANY:1220764 L1 length:1 (13,11,0)-> (13,11,0))                 0.061     1.553
| (CHANX:1044944 L4 length:4 (14,11,0)-> (17,11,0))                 0.119     1.672
| (CHANY:1232480 L1 length:1 (17,12,0)-> (17,12,0))                 0.061     1.733
| (CHANX:1049260 L4 length:4 (18,12,0)-> (21,12,0))                 0.119     1.852
| (CHANY:1244196 L1 length:1 (21,13,0)-> (21,13,0))                 0.061     1.913
| (CHANX:1053576 L4 length:4 (22,13,0)-> (25,13,0))                 0.119     2.031
| (CHANY:1255912 L4 length:4 (25,14,0)-> (25,17,0))                 0.119     2.150
| (CHANX:1070084 L1 length:1 (26,17,0)-> (26,17,0))                 0.061     2.211
| (CHANY:1259084 L4 length:4 (26,18,0)-> (26,21,0))                 0.119     2.330
| (CHANX:1082328 L1 length:1 (27,20,0)-> (27,20,0))                 0.061     2.391
| (CHANY:1262200 L4 length:4 (27,21,0)-> (27,24,0))                 0.119     2.510
| (CHANX:1094620 L4 length:4 (28,23,0)-> (31,23,0))                 0.119     2.629
| (CHANY:1274004 L1 length:1 (31,24,0)-> (31,24,0))                 0.061     2.690
| (CHANX:1098936 L4 length:4 (32,24,0)-> (35,24,0))                 0.119     2.809
| (CHANY:1282844 L4 length:4 (34,25,0)-> (34,28,0))                 0.119     2.928
| (CHANX:1115344 L1 length:1 (35,28,0)-> (35,28,0))                 0.061     2.989
| (IPIN:555622 side: (TOP,) (35,28,0)0))                            0.101     3.089
| (intra 'dsp' routing)                                             0.000     3.089
mul2[1].b[11] (RS_DSP_MULT_REGIN at (35,26))                       -0.000     3.089
data arrival time                                                             3.089

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.070     0.825
data required time                                                            0.825
-----------------------------------------------------------------------------------
data required time                                                            0.825
data arrival time                                                            -3.089
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.265


#Path 36
Startpoint: B[0].inpad[0] (.input at (1,5) clocked by clk)
Endpoint  : mul2[1].b[9] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
B[0].inpad[0] (.input at (1,5))                                     0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (OPIN:225928 side: (RIGHT,) (1,5,0)0))                            0.000     0.894
| (CHANY:1185448 L4 length:4 (1,5,0)-> (1,8,0))                     0.119     1.013
| (CHANX:1031972 L1 length:1 (2,8,0)-> (2,8,0))                     0.061     1.074
| (CHANY:1188620 L4 length:4 (2,9,0)-> (2,12,0))                    0.119     1.193
| (CHANX:1048288 L1 length:1 (3,12,0)-> (3,12,0))                   0.061     1.254
| (CHANY:1191792 L4 length:4 (3,13,0)-> (3,16,0))                   0.119     1.373
| (CHANX:1064604 L1 length:1 (4,16,0)-> (4,16,0))                   0.061     1.434
| (CHANY:1194964 L4 length:4 (4,17,0)-> (4,20,0))                   0.119     1.553
| (CHANX:1076880 L4 length:4 (5,19,0)-> (8,19,0))                   0.119     1.672
| (CHANY:1206784 L1 length:1 (8,20,0)-> (8,20,0))                   0.061     1.733
| (CHANX:1081196 L4 length:4 (9,20,0)-> (12,20,0))                  0.119     1.852
| (CHANY:1218500 L1 length:1 (12,21,0)-> (12,21,0))                 0.061     1.913
| (CHANX:1085512 L4 length:4 (13,21,0)-> (16,21,0))                 0.119     2.031
| (CHANY:1230216 L4 length:4 (16,22,0)-> (16,25,0))                 0.119     2.150
| (CHANY:1230380 L1 length:1 (16,25,0)-> (16,25,0))                 0.061     2.211
| (CHANX:1102048 L4 length:4 (17,25,0)-> (20,25,0))                 0.119     2.330
| (CHANY:1242096 L1 length:1 (20,26,0)-> (20,26,0))                 0.061     2.391
| (CHANX:1106364 L4 length:4 (21,26,0)-> (24,26,0))                 0.119     2.510
| (CHANY:1253812 L1 length:1 (24,27,0)-> (24,27,0))                 0.061     2.571
| (CHANX:1110680 L4 length:4 (25,27,0)-> (28,27,0))                 0.119     2.690
| (CHANX:1110876 L4 length:4 (28,27,0)-> (31,27,0))                 0.119     2.809
| (CHANY:1274260 L1 length:1 (31,28,0)-> (31,28,0))                 0.061     2.870
| (CHANX:1115192 L4 length:4 (32,28,0)-> (35,28,0))                 0.119     2.989
| (IPIN:555621 side: (TOP,) (35,28,0)0))                            0.101     3.089
| (intra 'dsp' routing)                                             0.000     3.089
mul2[1].b[9] (RS_DSP_MULT_REGIN at (35,26))                        -0.000     3.089
data arrival time                                                             3.089

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.070     0.825
data required time                                                            0.825
-----------------------------------------------------------------------------------
data required time                                                            0.825
data arrival time                                                            -3.089
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.265


#Path 37
Startpoint: B[4].inpad[0] (.input at (1,7) clocked by clk)
Endpoint  : mul2[1].b[13] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
B[4].inpad[0] (.input at (1,7))                                     0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (OPIN:258184 side: (RIGHT,) (1,7,0)0))                            0.000     0.894
| (CHANY:1185544 L1 length:1 (1,7,0)-> (1,7,0))                     0.061     0.955
| (CHANX:1027940 L4 length:4 (2,7,0)-> (5,7,0))                     0.119     1.074
| (CHANY:1197260 L1 length:1 (5,8,0)-> (5,8,0))                     0.061     1.135
| (CHANX:1032256 L4 length:4 (6,8,0)-> (9,8,0))                     0.119     1.254
| (CHANY:1208976 L1 length:1 (9,9,0)-> (9,9,0))                     0.061     1.315
| (CHANX:1036572 L4 length:4 (10,9,0)-> (13,9,0))                   0.119     1.434
| (CHANY:1220692 L1 length:1 (13,10,0)-> (13,10,0))                 0.061     1.495
| (CHANX:1040888 L4 length:4 (14,10,0)-> (17,10,0))                 0.119     1.614
| (CHANY:1232408 L1 length:1 (17,11,0)-> (17,11,0))                 0.061     1.675
| (CHANX:1045204 L4 length:4 (18,11,0)-> (21,11,0))                 0.119     1.794
| (CHANY:1244124 L1 length:1 (21,12,0)-> (21,12,0))                 0.061     1.855
| (CHANX:1049520 L4 length:4 (22,12,0)-> (25,12,0))                 0.119     1.974
| (CHANY:1255840 L1 length:1 (25,13,0)-> (25,13,0))                 0.061     2.034
| (CHANX:1053836 L4 length:4 (26,13,0)-> (29,13,0))                 0.119     2.153
| (CHANY:1267556 L1 length:1 (29,14,0)-> (29,14,0))                 0.061     2.214
| (CHANX:1058152 L4 length:4 (30,14,0)-> (33,14,0))                 0.119     2.333
| (CHANY:1279272 L4 length:4 (33,15,0)-> (33,18,0))                 0.119     2.452
| (CHANX:1074660 L1 length:1 (34,18,0)-> (34,18,0))                 0.061     2.513
| (CHANY:1282444 L4 length:4 (34,19,0)-> (34,22,0))                 0.119     2.632
| (CHANX:1086904 L1 length:1 (35,21,0)-> (35,21,0))                 0.061     2.693
| (CHANY:1285560 L4 length:4 (35,22,0)-> (35,25,0))                 0.119     2.812
| (CHANY:1285756 L4 length:4 (35,25,0)-> (35,28,0))                 0.119     2.931
| (IPIN:555648 side: (RIGHT,) (35,28,0)0))                          0.101     3.031
| (intra 'dsp' routing)                                             0.000     3.031
mul2[1].b[13] (RS_DSP_MULT_REGIN at (35,26))                       -0.000     3.031
data arrival time                                                             3.031

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.070     0.825
data required time                                                            0.825
-----------------------------------------------------------------------------------
data required time                                                            0.825
data arrival time                                                            -3.031
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.207


#Path 38
Startpoint: B[9].inpad[0] (.input at (1,10) clocked by clk)
Endpoint  : mul2[1].b[0] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
B[9].inpad[0] (.input at (1,10))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (OPIN:304063 side: (RIGHT,) (1,10,0)0))                           0.000     0.894
| (CHANY:1185774 L4 length:4 (1,10,0)-> (1,13,0))                   0.119     1.013
| (CHANX:1052286 L1 length:1 (2,13,0)-> (2,13,0))                   0.061     1.074
| (CHANY:1188946 L4 length:4 (2,14,0)-> (2,17,0))                   0.119     1.193
| (CHANX:1068602 L1 length:1 (3,17,0)-> (3,17,0))                   0.061     1.254
| (CHANY:1192118 L4 length:4 (3,18,0)-> (3,21,0))                   0.119     1.373
| (CHANX:1080886 L4 length:4 (4,20,0)-> (7,20,0))                   0.119     1.492
| (CHANX:1081012 L4 length:4 (6,20,0)-> (9,20,0))                   0.119     1.611
| (CHANY:1209756 L1 length:1 (9,21,0)-> (9,21,0))                   0.061     1.672
| (CHANX:1085328 L4 length:4 (10,21,0)-> (13,21,0))                 0.119     1.791
| (CHANY:1221472 L1 length:1 (13,22,0)-> (13,22,0))                 0.061     1.852
| (CHANX:1089644 L4 length:4 (14,22,0)-> (17,22,0))                 0.119     1.970
| (CHANY:1233188 L1 length:1 (17,23,0)-> (17,23,0))                 0.061     2.031
| (CHANX:1093960 L4 length:4 (18,23,0)-> (21,23,0))                 0.119     2.150
| (CHANY:1241964 L1 length:1 (20,24,0)-> (20,24,0))                 0.061     2.211
| (CHANX:1098240 L4 length:4 (21,24,0)-> (24,24,0))                 0.119     2.330
| (CHANY:1253680 L1 length:1 (24,25,0)-> (24,25,0))                 0.061     2.391
| (CHANX:1102556 L4 length:4 (25,25,0)-> (28,25,0))                 0.119     2.510
| (CHANY:1265396 L1 length:1 (28,26,0)-> (28,26,0))                 0.061     2.571
| (CHANX:1106872 L4 length:4 (29,26,0)-> (32,26,0))                 0.119     2.690
| (CHANX:1107068 L4 length:4 (32,26,0)-> (35,26,0))                 0.119     2.809
| (CHANY:1285627 L4 length:4 (35,26,0)-> (35,23,0))                 0.119     2.928
| (IPIN:555503 side: (RIGHT,) (35,26,0)0))                          0.101     3.028
| (intra 'dsp' routing)                                             0.000     3.028
mul2[1].b[0] (RS_DSP_MULT_REGIN at (35,26))                        -0.000     3.028
data arrival time                                                             3.028

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.070     0.825
data required time                                                            0.825
-----------------------------------------------------------------------------------
data required time                                                            0.825
data arrival time                                                            -3.028
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.204


#Path 39
Startpoint: B[6].inpad[0] (.input at (1,8) clocked by clk)
Endpoint  : mul2[1].b[15] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
B[6].inpad[0] (.input at (1,8))                                     0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (OPIN:271796 side: (RIGHT,) (1,8,0)0))                            0.000     0.894
| (CHANY:1185608 L1 length:1 (1,8,0)-> (1,8,0))                     0.061     0.955
| (CHANX:1032004 L4 length:4 (2,8,0)-> (5,8,0))                     0.119     1.074
| (CHANY:1197324 L1 length:1 (5,9,0)-> (5,9,0))                     0.061     1.135
| (CHANX:1036320 L4 length:4 (6,9,0)-> (9,9,0))                     0.119     1.254
| (CHANY:1209040 L1 length:1 (9,10,0)-> (9,10,0))                   0.061     1.315
| (CHANX:1040636 L4 length:4 (10,10,0)-> (13,10,0))                 0.119     1.434
| (CHANY:1220756 L1 length:1 (13,11,0)-> (13,11,0))                 0.061     1.495
| (CHANX:1044952 L4 length:4 (14,11,0)-> (17,11,0))                 0.119     1.614
| (CHANX:1045148 L4 length:4 (17,11,0)-> (20,11,0))                 0.119     1.733
| (CHANY:1241204 L1 length:1 (20,12,0)-> (20,12,0))                 0.061     1.794
| (CHANX:1049464 L4 length:4 (21,12,0)-> (24,12,0))                 0.119     1.913
| (CHANY:1252920 L1 length:1 (24,13,0)-> (24,13,0))                 0.061     1.974
| (CHANX:1053780 L4 length:4 (25,13,0)-> (28,13,0))                 0.119     2.092
| (CHANY:1261744 L4 length:4 (27,14,0)-> (27,17,0))                 0.119     2.211
| (CHANX:1070204 L1 length:1 (28,17,0)-> (28,17,0))                 0.061     2.272
| (CHANY:1264916 L4 length:4 (28,18,0)-> (28,21,0))                 0.119     2.391
| (CHANX:1086520 L1 length:1 (29,21,0)-> (29,21,0))                 0.061     2.452
| (CHANY:1268088 L4 length:4 (29,22,0)-> (29,25,0))                 0.119     2.571
| (CHANX:1098812 L4 length:4 (30,24,0)-> (33,24,0))                 0.119     2.690
| (CHANY:1274118 L4 length:4 (31,25,0)-> (31,28,0))                 0.119     2.809
| (CHANX:1115206 L4 length:4 (32,28,0)-> (35,28,0))                 0.119     2.928
| (IPIN:555609 side: (TOP,) (35,28,0)0))                            0.101     3.028
| (intra 'dsp' routing)                                             0.000     3.028
mul2[1].b[15] (RS_DSP_MULT_REGIN at (35,26))                       -0.000     3.028
data arrival time                                                             3.028

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.070     0.825
data required time                                                            0.825
-----------------------------------------------------------------------------------
data required time                                                            0.825
data arrival time                                                            -3.028
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.204


#Path 40
Startpoint: B[16].inpad[0] (.input at (1,14) clocked by clk)
Endpoint  : mul2[1].b[7] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
B[16].inpad[0] (.input at (1,14))                                   0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (OPIN:363543 side: (RIGHT,) (1,14,0)0))                           0.000     0.894
| (CHANY:1186030 L4 length:4 (1,14,0)-> (1,17,0))                   0.119     1.013
| (CHANY:1186206 L1 length:1 (1,17,0)-> (1,17,0))                   0.061     1.074
| (CHANX:1068558 L4 length:4 (2,17,0)-> (5,17,0))                   0.119     1.193
| (CHANY:1197922 L1 length:1 (5,18,0)-> (5,18,0))                   0.061     1.254
| (CHANX:1072874 L4 length:4 (6,18,0)-> (9,18,0))                   0.119     1.373
| (CHANY:1209638 L1 length:1 (9,19,0)-> (9,19,0))                   0.061     1.434
| (CHANX:1077190 L1 length:1 (10,19,0)-> (10,19,0))                 0.061     1.495
| (CHANY:1212618 L4 length:4 (10,20,0)-> (10,23,0))                 0.119     1.614
| (CHANY:1212720 L1 length:1 (10,22,0)-> (10,22,0))                 0.061     1.675
| (CHANX:1089468 L4 length:4 (11,22,0)-> (14,22,0))                 0.119     1.794
| (CHANY:1224436 L1 length:1 (14,23,0)-> (14,23,0))                 0.061     1.855
| (CHANX:1093784 L4 length:4 (15,23,0)-> (18,23,0))                 0.119     1.974
| (CHANX:1093980 L4 length:4 (18,23,0)-> (21,23,0))                 0.119     2.092
| (CHANY:1244884 L1 length:1 (21,24,0)-> (21,24,0))                 0.061     2.153
| (CHANX:1098296 L4 length:4 (22,24,0)-> (25,24,0))                 0.119     2.272
| (CHANX:1098426 L4 length:4 (24,24,0)-> (27,24,0))                 0.119     2.391
| (CHANX:1098626 L4 length:4 (27,24,0)-> (30,24,0))                 0.119     2.510
| (CHANY:1268250 L1 length:1 (29,25,0)-> (29,25,0))                 0.061     2.571
| (CHANX:1102866 L4 length:4 (30,25,0)-> (33,25,0))                 0.119     2.690
| (CHANX:1102984 L4 length:4 (32,25,0)-> (35,25,0))                 0.119     2.809
| (CHANY:1285800 L4 length:4 (35,26,0)-> (35,29,0))                 0.119     2.928
| (IPIN:555592 side: (RIGHT,) (35,27,0)0))                          0.101     3.028
| (intra 'dsp' routing)                                             0.000     3.028
mul2[1].b[7] (RS_DSP_MULT_REGIN at (35,26))                        -0.000     3.028
data arrival time                                                             3.028

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.070     0.825
data required time                                                            0.825
-----------------------------------------------------------------------------------
data required time                                                            0.825
data arrival time                                                            -3.028
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.204


#Path 41
Startpoint: B[11].inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : mul2[1].b[2] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
B[11].inpad[0] (.input at (1,11))                                   0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (OPIN:317675 side: (RIGHT,) (1,11,0)0))                           0.000     0.894
| (CHANY:1185822 L1 length:1 (1,11,0)-> (1,11,0))                   0.061     0.955
| (CHANX:1044174 L4 length:4 (2,11,0)-> (5,11,0))                   0.119     1.074
| (CHANY:1194622 L1 length:1 (4,12,0)-> (4,12,0))                   0.061     1.135
| (CHANX:1048430 L4 length:4 (5,12,0)-> (8,12,0))                   0.119     1.254
| (CHANY:1206338 L1 length:1 (8,13,0)-> (8,13,0))                   0.061     1.315
| (CHANX:1052746 L4 length:4 (9,13,0)-> (12,13,0))                  0.119     1.434
| (CHANY:1215122 L1 length:1 (11,14,0)-> (11,14,0))                 0.061     1.495
| (CHANX:1057018 L4 length:4 (12,14,0)-> (15,14,0))                 0.119     1.614
| (CHANY:1226838 L1 length:1 (15,15,0)-> (15,15,0))                 0.061     1.675
| (CHANX:1061334 L4 length:4 (16,15,0)-> (19,15,0))                 0.119     1.794
| (CHANY:1238554 L1 length:1 (19,16,0)-> (19,16,0))                 0.061     1.855
| (CHANX:1065650 L4 length:4 (20,16,0)-> (23,16,0))                 0.119     1.974
| (CHANY:1250270 L1 length:1 (23,17,0)-> (23,17,0))                 0.061     2.034
| (CHANX:1069966 L4 length:4 (24,17,0)-> (27,17,0))                 0.119     2.153
| (CHANY:1261986 L1 length:1 (27,18,0)-> (27,18,0))                 0.061     2.214
| (CHANX:1074282 L4 length:4 (28,18,0)-> (31,18,0))                 0.119     2.333
| (CHANX:1074384 L1 length:1 (30,18,0)-> (30,18,0))                 0.061     2.394
| (CHANY:1270816 L4 length:4 (30,19,0)-> (30,22,0))                 0.119     2.513
| (CHANX:1090700 L1 length:1 (31,22,0)-> (31,22,0))                 0.061     2.574
| (CHANY:1273988 L4 length:4 (31,23,0)-> (31,26,0))                 0.119     2.693
| (CHANY:1274144 L1 length:1 (31,26,0)-> (31,26,0))                 0.061     2.754
| (CHANX:1107052 L4 length:4 (32,26,0)-> (35,26,0))                 0.119     2.873
| (IPIN:555475 side: (TOP,) (35,26,0)0))                            0.101     2.974
| (intra 'dsp' routing)                                             0.000     2.974
mul2[1].b[2] (RS_DSP_MULT_REGIN at (35,26))                        -0.000     2.974
data arrival time                                                             2.974

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.070     0.825
data required time                                                            0.825
-----------------------------------------------------------------------------------
data required time                                                            0.825
data arrival time                                                            -2.974
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.149


#Path 42
Startpoint: B[10].inpad[0] (.input at (1,10) clocked by clk)
Endpoint  : mul2[1].b[1] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
B[10].inpad[0] (.input at (1,10))                                   0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (OPIN:304052 side: (RIGHT,) (1,10,0)0))                           0.000     0.894
| (CHANY:1185768 L4 length:4 (1,10,0)-> (1,13,0))                   0.119     1.013
| (CHANX:1052292 L1 length:1 (2,13,0)-> (2,13,0))                   0.061     1.074
| (CHANY:1188940 L4 length:4 (2,14,0)-> (2,17,0))                   0.119     1.193
| (CHANY:1189112 L1 length:1 (2,17,0)-> (2,17,0))                   0.061     1.254
| (CHANX:1068628 L4 length:4 (3,17,0)-> (6,17,0))                   0.119     1.373
| (CHANX:1068816 L4 length:4 (6,17,0)-> (9,17,0))                   0.119     1.492
| (CHANY:1209568 L1 length:1 (9,18,0)-> (9,18,0))                   0.061     1.553
| (CHANX:1073132 L4 length:4 (10,18,0)-> (13,18,0))                 0.119     1.672
| (CHANY:1218360 L1 length:1 (12,19,0)-> (12,19,0))                 0.061     1.733
| (CHANX:1077396 L4 length:4 (13,19,0)-> (16,19,0))                 0.119     1.852
| (CHANY:1230076 L1 length:1 (16,20,0)-> (16,20,0))                 0.061     1.913
| (CHANX:1081712 L4 length:4 (17,20,0)-> (20,20,0))                 0.119     2.031
| (CHANY:1241792 L1 length:1 (20,21,0)-> (20,21,0))                 0.061     2.092
| (CHANX:1086028 L4 length:4 (21,21,0)-> (24,21,0))                 0.119     2.211
| (CHANY:1253508 L1 length:1 (24,22,0)-> (24,22,0))                 0.061     2.272
| (CHANX:1090344 L4 length:4 (25,22,0)-> (28,22,0))                 0.119     2.391
| (CHANY:1265224 L4 length:4 (28,23,0)-> (28,26,0))                 0.119     2.510
| (CHANY:1265322 L1 length:1 (28,25,0)-> (28,25,0))                 0.061     2.571
| (CHANX:1102818 L4 length:4 (29,25,0)-> (32,25,0))                 0.119     2.690
| (CHANY:1277038 L1 length:1 (32,26,0)-> (32,26,0))                 0.061     2.751
| (CHANX:1107134 L4 length:4 (33,26,0)-> (36,26,0))                 0.119     2.870
| (IPIN:555486 side: (TOP,) (35,26,0)0))                            0.101     2.970
| (intra 'dsp' routing)                                             0.000     2.970
mul2[1].b[1] (RS_DSP_MULT_REGIN at (35,26))                        -0.000     2.970
data arrival time                                                             2.970

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.070     0.825
data required time                                                            0.825
-----------------------------------------------------------------------------------
data required time                                                            0.825
data arrival time                                                            -2.970
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.146


#Path 43
Startpoint: B[7].inpad[0] (.input at (1,9) clocked by clk)
Endpoint  : mul2[1].b[16] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
B[7].inpad[0] (.input at (1,9))                                     0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (OPIN:290451 side: (RIGHT,) (1,9,0)0))                            0.000     0.894
| (CHANY:1185694 L1 length:1 (1,9,0)-> (1,9,0))                     0.061     0.955
| (CHANX:1036046 L4 length:4 (2,9,0)-> (5,9,0))                     0.119     1.074
| (CHANY:1197410 L1 length:1 (5,10,0)-> (5,10,0))                   0.061     1.135
| (CHANX:1040362 L4 length:4 (6,10,0)-> (9,10,0))                   0.119     1.254
| (CHANY:1206194 L1 length:1 (8,11,0)-> (8,11,0))                   0.061     1.315
| (CHANX:1044634 L4 length:4 (9,11,0)-> (12,11,0))                  0.119     1.434
| (CHANY:1215042 L4 length:4 (11,12,0)-> (11,15,0))                 0.119     1.553
| (CHANX:1061034 L1 length:1 (12,15,0)-> (12,15,0))                 0.061     1.614
| (CHANY:1218214 L4 length:4 (12,16,0)-> (12,19,0))                 0.119     1.733
| (CHANX:1077414 L4 length:4 (13,19,0)-> (16,19,0))                 0.119     1.852
| (CHANY:1230058 L1 length:1 (16,20,0)-> (16,20,0))                 0.061     1.913
| (CHANX:1081730 L4 length:4 (17,20,0)-> (20,20,0))                 0.119     2.031
| (CHANY:1241774 L1 length:1 (20,21,0)-> (20,21,0))                 0.061     2.092
| (CHANX:1086046 L4 length:4 (21,21,0)-> (24,21,0))                 0.119     2.211
| (CHANY:1253490 L1 length:1 (24,22,0)-> (24,22,0))                 0.061     2.272
| (CHANX:1090362 L4 length:4 (25,22,0)-> (28,22,0))                 0.119     2.391
| (CHANX:1090562 L4 length:4 (28,22,0)-> (31,22,0))                 0.119     2.510
| (CHANY:1273934 L1 length:1 (31,23,0)-> (31,23,0))                 0.061     2.571
| (CHANX:1094878 L4 length:4 (32,23,0)-> (35,23,0))                 0.119     2.690
| (CHANX:1095022 L1 length:1 (35,23,0)-> (35,23,0))                 0.061     2.751
| (CHANY:1285698 L4 length:4 (35,24,0)-> (35,27,0))                 0.119     2.870
| (IPIN:555590 side: (RIGHT,) (35,27,0)0))                          0.101     2.970
| (intra 'dsp' routing)                                             0.000     2.970
mul2[1].b[16] (RS_DSP_MULT_REGIN at (35,26))                       -0.000     2.970
data arrival time                                                             2.970

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.070     0.825
data required time                                                            0.825
-----------------------------------------------------------------------------------
data required time                                                            0.825
data arrival time                                                            -2.970
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.146


#Path 44
Startpoint: B[12].inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : mul2[1].b[3] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
B[12].inpad[0] (.input at (1,11))                                   0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (OPIN:317664 side: (RIGHT,) (1,11,0)0))                           0.000     0.894
| (CHANY:1185800 L1 length:1 (1,11,0)-> (1,11,0))                   0.061     0.955
| (CHANX:1044196 L4 length:4 (2,11,0)-> (5,11,0))                   0.119     1.074
| (CHANY:1194624 L1 length:1 (4,12,0)-> (4,12,0))                   0.061     1.135
| (CHANX:1048428 L4 length:4 (5,12,0)-> (8,12,0))                   0.119     1.254
| (CHANY:1206340 L1 length:1 (8,13,0)-> (8,13,0))                   0.061     1.315
| (CHANX:1052744 L4 length:4 (9,13,0)-> (12,13,0))                  0.119     1.434
| (CHANY:1218056 L4 length:4 (12,14,0)-> (12,17,0))                 0.119     1.553
| (CHANY:1218220 L1 length:1 (12,17,0)-> (12,17,0))                 0.061     1.614
| (CHANX:1069280 L4 length:4 (13,17,0)-> (16,17,0))                 0.119     1.733
| (CHANY:1227028 L1 length:1 (15,18,0)-> (15,18,0))                 0.061     1.794
| (CHANX:1073528 L4 length:4 (16,18,0)-> (19,18,0))                 0.119     1.913
| (CHANY:1238744 L1 length:1 (19,19,0)-> (19,19,0))                 0.061     1.974
| (CHANX:1077844 L4 length:4 (20,19,0)-> (23,19,0))                 0.119     2.092
| (CHANY:1250460 L1 length:1 (23,20,0)-> (23,20,0))                 0.061     2.153
| (CHANX:1082160 L4 length:4 (24,20,0)-> (27,20,0))                 0.119     2.272
| (CHANY:1262176 L1 length:1 (27,21,0)-> (27,21,0))                 0.061     2.333
| (CHANX:1086476 L4 length:4 (28,21,0)-> (31,21,0))                 0.119     2.452
| (CHANY:1273892 L1 length:1 (31,22,0)-> (31,22,0))                 0.061     2.513
| (CHANX:1090792 L4 length:4 (32,22,0)-> (35,22,0))                 0.119     2.632
| (CHANY:1285608 L4 length:4 (35,23,0)-> (35,26,0))                 0.119     2.751
| (CHANX:1107051 L4 length:4 (35,26,0)-> (32,26,0))                 0.119     2.870
| (IPIN:555484 side: (TOP,) (35,26,0)0))                            0.101     2.970
| (intra 'dsp' routing)                                             0.000     2.970
mul2[1].b[3] (RS_DSP_MULT_REGIN at (35,26))                        -0.000     2.970
data arrival time                                                             2.970

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.070     0.825
data required time                                                            0.825
-----------------------------------------------------------------------------------
data required time                                                            0.825
data arrival time                                                            -2.970
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.146


#Path 45
Startpoint: B[14].inpad[0] (.input at (1,12) clocked by clk)
Endpoint  : mul2[1].b[5] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
B[14].inpad[0] (.input at (1,12))                                   0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (OPIN:336308 side: (RIGHT,) (1,12,0)0))                           0.000     0.894
| (CHANY:1185864 L1 length:1 (1,12,0)-> (1,12,0))                   0.061     0.955
| (CHANX:1048260 L4 length:4 (2,12,0)-> (5,12,0))                   0.119     1.074
| (CHANY:1197580 L1 length:1 (5,13,0)-> (5,13,0))                   0.061     1.135
| (CHANX:1052576 L4 length:4 (6,13,0)-> (9,13,0))                   0.119     1.254
| (CHANY:1209296 L1 length:1 (9,14,0)-> (9,14,0))                   0.061     1.315
| (CHANX:1056892 L4 length:4 (10,14,0)-> (13,14,0))                 0.119     1.434
| (CHANY:1221012 L1 length:1 (13,15,0)-> (13,15,0))                 0.061     1.495
| (CHANX:1061208 L4 length:4 (14,15,0)-> (17,15,0))                 0.119     1.614
| (CHANX:1061404 L4 length:4 (17,15,0)-> (20,15,0))                 0.119     1.733
| (CHANY:1241460 L1 length:1 (20,16,0)-> (20,16,0))                 0.061     1.794
| (CHANX:1065720 L4 length:4 (21,16,0)-> (24,16,0))                 0.119     1.913
| (CHANY:1253176 L1 length:1 (24,17,0)-> (24,17,0))                 0.061     1.974
| (CHANX:1070036 L4 length:4 (25,17,0)-> (28,17,0))                 0.119     2.092
| (CHANY:1264892 L1 length:1 (28,18,0)-> (28,18,0))                 0.061     2.153
| (CHANX:1074352 L4 length:4 (29,18,0)-> (32,18,0))                 0.119     2.272
| (CHANY:1276608 L1 length:1 (32,19,0)-> (32,19,0))                 0.061     2.333
| (CHANX:1078668 L4 length:4 (33,19,0)-> (36,19,0))                 0.119     2.452
| (CHANX:1078708 L1 length:1 (34,19,0)-> (34,19,0))                 0.061     2.513
| (CHANY:1282524 L4 length:4 (34,20,0)-> (34,23,0))                 0.119     2.632
| (CHANX:1095024 L1 length:1 (35,23,0)-> (35,23,0))                 0.061     2.693
| (CHANY:1285696 L4 length:4 (35,24,0)-> (35,27,0))                 0.119     2.812
| (IPIN:555578 side: (RIGHT,) (35,27,0)0))                          0.101     2.913
| (intra 'dsp' routing)                                             0.000     2.913
mul2[1].b[5] (RS_DSP_MULT_REGIN at (35,26))                        -0.000     2.913
data arrival time                                                             2.913

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.070     0.825
data required time                                                            0.825
-----------------------------------------------------------------------------------
data required time                                                            0.825
data arrival time                                                            -2.913
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.088


#Path 46
Startpoint: B[8].inpad[0] (.input at (1,9) clocked by clk)
Endpoint  : mul2[1].b[17] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
B[8].inpad[0] (.input at (1,9))                                     0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (OPIN:290440 side: (RIGHT,) (1,9,0)0))                            0.000     0.894
| (CHANY:1185672 L1 length:1 (1,9,0)-> (1,9,0))                     0.061     0.955
| (CHANX:1036068 L4 length:4 (2,9,0)-> (5,9,0))                     0.119     1.074
| (CHANY:1197388 L1 length:1 (5,10,0)-> (5,10,0))                   0.061     1.135
| (CHANX:1040384 L4 length:4 (6,10,0)-> (9,10,0))                   0.119     1.254
| (CHANY:1209104 L1 length:1 (9,11,0)-> (9,11,0))                   0.061     1.315
| (CHANX:1044700 L4 length:4 (10,11,0)-> (13,11,0))                 0.119     1.434
| (CHANY:1220820 L1 length:1 (13,12,0)-> (13,12,0))                 0.061     1.495
| (CHANX:1049016 L4 length:4 (14,12,0)-> (17,12,0))                 0.119     1.614
| (CHANY:1232536 L1 length:1 (17,13,0)-> (17,13,0))                 0.061     1.675
| (CHANX:1053332 L4 length:4 (18,13,0)-> (21,13,0))                 0.119     1.794
| (CHANX:1053520 L4 length:4 (21,13,0)-> (24,13,0))                 0.119     1.913
| (CHANY:1252992 L1 length:1 (24,14,0)-> (24,14,0))                 0.061     1.974
| (CHANX:1057836 L4 length:4 (25,14,0)-> (28,14,0))                 0.119     2.092
| (CHANY:1264708 L1 length:1 (28,15,0)-> (28,15,0))                 0.061     2.153
| (CHANX:1062152 L4 length:4 (29,15,0)-> (32,15,0))                 0.119     2.272
| (CHANY:1276424 L4 length:4 (32,16,0)-> (32,19,0))                 0.119     2.391
| (CHANX:1078660 L1 length:1 (33,19,0)-> (33,19,0))                 0.061     2.452
| (CHANY:1279596 L4 length:4 (33,20,0)-> (33,23,0))                 0.119     2.571
| (CHANX:1094976 L1 length:1 (34,23,0)-> (34,23,0))                 0.061     2.632
| (CHANY:1282768 L4 length:4 (34,24,0)-> (34,27,0))                 0.119     2.751
| (CHANX:1111292 L1 length:1 (35,27,0)-> (35,27,0))                 0.061     2.812
| (IPIN:555558 side: (TOP,) (35,27,0)0))                            0.101     2.913
| (intra 'dsp' routing)                                             0.000     2.913
mul2[1].b[17] (RS_DSP_MULT_REGIN at (35,26))                       -0.000     2.913
data arrival time                                                             2.913

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.070     0.825
data required time                                                            0.825
-----------------------------------------------------------------------------------
data required time                                                            0.825
data arrival time                                                            -2.913
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.088


#Path 47
Startpoint: B[17].inpad[0] (.input at (1,14) clocked by clk)
Endpoint  : mul2[1].b[8] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
B[17].inpad[0] (.input at (1,14))                                   0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (OPIN:363532 side: (RIGHT,) (1,14,0)0))                           0.000     0.894
| (CHANY:1186040 L4 length:4 (1,14,0)-> (1,17,0))                   0.119     1.013
| (CHANX:1064508 L4 length:4 (2,16,0)-> (5,16,0))                   0.119     1.132
| (CHANY:1197844 L1 length:1 (5,17,0)-> (5,17,0))                   0.061     1.193
| (CHANX:1068824 L4 length:4 (6,17,0)-> (9,17,0))                   0.119     1.312
| (CHANY:1209560 L1 length:1 (9,18,0)-> (9,18,0))                   0.061     1.373
| (CHANX:1073140 L4 length:4 (10,18,0)-> (13,18,0))                 0.119     1.492
| (CHANY:1221276 L1 length:1 (13,19,0)-> (13,19,0))                 0.061     1.553
| (CHANX:1077456 L4 length:4 (14,19,0)-> (17,19,0))                 0.119     1.672
| (CHANY:1232992 L1 length:1 (17,20,0)-> (17,20,0))                 0.061     1.733
| (CHANX:1081772 L4 length:4 (18,20,0)-> (21,20,0))                 0.119     1.852
| (CHANY:1244708 L1 length:1 (21,21,0)-> (21,21,0))                 0.061     1.913
| (CHANX:1086088 L4 length:4 (22,21,0)-> (25,21,0))                 0.119     2.031
| (CHANY:1250570 L1 length:1 (23,22,0)-> (23,22,0))                 0.061     2.092
| (CHANX:1090306 L4 length:4 (24,22,0)-> (27,22,0))                 0.119     2.211
| (CHANY:1262286 L1 length:1 (27,23,0)-> (27,23,0))                 0.061     2.272
| (CHANX:1094622 L4 length:4 (28,23,0)-> (31,23,0))                 0.119     2.391
| (CHANY:1274002 L1 length:1 (31,24,0)-> (31,24,0))                 0.061     2.452
| (CHANX:1098938 L4 length:4 (32,24,0)-> (35,24,0))                 0.119     2.571
| (CHANY:1282850 L4 length:4 (34,25,0)-> (34,28,0))                 0.119     2.690
| (CHANX:1115338 L1 length:1 (35,28,0)-> (35,28,0))                 0.061     2.751
| (IPIN:555603 side: (TOP,) (35,28,0)0))                            0.101     2.852
| (intra 'dsp' routing)                                             0.000     2.852
mul2[1].b[8] (RS_DSP_MULT_REGIN at (35,26))                        -0.000     2.852
data arrival time                                                             2.852

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.070     0.825
data required time                                                            0.825
-----------------------------------------------------------------------------------
data required time                                                            0.825
data arrival time                                                            -2.852
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.027


#Path 48
Startpoint: B[13].inpad[0] (.input at (1,12) clocked by clk)
Endpoint  : mul2[1].b[4] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
B[13].inpad[0] (.input at (1,12))                                   0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (OPIN:336319 side: (RIGHT,) (1,12,0)0))                           0.000     0.894
| (CHANY:1185886 L1 length:1 (1,12,0)-> (1,12,0))                   0.061     0.955
| (CHANX:1048238 L4 length:4 (2,12,0)-> (5,12,0))                   0.119     1.074
| (CHANY:1197602 L1 length:1 (5,13,0)-> (5,13,0))                   0.061     1.135
| (CHANX:1052554 L4 length:4 (6,13,0)-> (9,13,0))                   0.119     1.254
| (CHANY:1206386 L1 length:1 (8,14,0)-> (8,14,0))                   0.061     1.315
| (CHANX:1056826 L4 length:4 (9,14,0)-> (12,14,0))                  0.119     1.434
| (CHANY:1218102 L1 length:1 (12,15,0)-> (12,15,0))                 0.061     1.495
| (CHANX:1061142 L4 length:4 (13,15,0)-> (16,15,0))                 0.119     1.614
| (CHANY:1229818 L1 length:1 (16,16,0)-> (16,16,0))                 0.061     1.675
| (CHANX:1065458 L4 length:4 (17,16,0)-> (20,16,0))                 0.119     1.794
| (CHANY:1241534 L1 length:1 (20,17,0)-> (20,17,0))                 0.061     1.855
| (CHANX:1069774 L4 length:4 (21,17,0)-> (24,17,0))                 0.119     1.974
| (CHANY:1253250 L1 length:1 (24,18,0)-> (24,18,0))                 0.061     2.034
| (CHANX:1074090 L4 length:4 (25,18,0)-> (28,18,0))                 0.119     2.153
| (CHANY:1262034 L1 length:1 (27,19,0)-> (27,19,0))                 0.061     2.214
| (CHANX:1078362 L4 length:4 (28,19,0)-> (31,19,0))                 0.119     2.333
| (CHANY:1270882 L4 length:4 (30,20,0)-> (30,23,0))                 0.119     2.452
| (CHANX:1094762 L1 length:1 (31,23,0)-> (31,23,0))                 0.061     2.513
| (CHANY:1274054 L4 length:4 (31,24,0)-> (31,27,0))                 0.119     2.632
| (CHANX:1111142 L4 length:4 (32,27,0)-> (35,27,0))                 0.119     2.751
| (IPIN:555555 side: (TOP,) (35,27,0)0))                            0.101     2.852
| (intra 'dsp' routing)                                             0.000     2.852
mul2[1].b[4] (RS_DSP_MULT_REGIN at (35,26))                        -0.000     2.852
data arrival time                                                             2.852

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.070     0.825
data required time                                                            0.825
-----------------------------------------------------------------------------------
data required time                                                            0.825
data arrival time                                                            -2.852
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.027


#Path 49
Startpoint: B[15].inpad[0] (.input at (1,13) clocked by clk)
Endpoint  : mul2[1].b[6] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
B[15].inpad[0] (.input at (1,13))                                   0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (OPIN:349925 side: (RIGHT,) (1,13,0)0))                           0.000     0.894
| (CHANY:1185970 L4 length:4 (1,13,0)-> (1,16,0))                   0.119     1.013
| (CHANX:1064474 L1 length:1 (2,16,0)-> (2,16,0))                   0.061     1.074
| (CHANY:1189142 L4 length:4 (2,17,0)-> (2,20,0))                   0.119     1.193
| (CHANX:1072692 L4 length:4 (3,18,0)-> (6,18,0))                   0.119     1.312
| (CHANX:1072880 L4 length:4 (6,18,0)-> (9,18,0))                   0.119     1.431
| (CHANY:1209632 L1 length:1 (9,19,0)-> (9,19,0))                   0.061     1.492
| (CHANX:1077196 L4 length:4 (10,19,0)-> (13,19,0))                 0.119     1.611
| (CHANY:1221348 L1 length:1 (13,20,0)-> (13,20,0))                 0.061     1.672
| (CHANX:1081512 L4 length:4 (14,20,0)-> (17,20,0))                 0.119     1.791
| (CHANY:1233064 L4 length:4 (17,21,0)-> (17,24,0))                 0.119     1.910
| (CHANY:1233228 L1 length:1 (17,24,0)-> (17,24,0))                 0.061     1.970
| (CHANX:1098048 L4 length:4 (18,24,0)-> (21,24,0))                 0.119     2.089
| (CHANY:1244944 L1 length:1 (21,25,0)-> (21,25,0))                 0.061     2.150
| (CHANX:1102364 L4 length:4 (22,25,0)-> (25,25,0))                 0.119     2.269
| (CHANY:1256660 L1 length:1 (25,26,0)-> (25,26,0))                 0.061     2.330
| (CHANX:1106680 L4 length:4 (26,26,0)-> (29,26,0))                 0.119     2.449
| (CHANX:1106876 L4 length:4 (29,26,0)-> (32,26,0))                 0.119     2.568
| (CHANY:1277108 L1 length:1 (32,27,0)-> (32,27,0))                 0.061     2.629
| (CHANX:1111192 L4 length:4 (33,27,0)-> (36,27,0))                 0.119     2.748
| (IPIN:555550 side: (TOP,) (35,27,0)0))                            0.101     2.849
| (intra 'dsp' routing)                                             0.000     2.849
mul2[1].b[6] (RS_DSP_MULT_REGIN at (35,26))                        -0.000     2.849
data arrival time                                                             2.849

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.070     0.825
data required time                                                            0.825
-----------------------------------------------------------------------------------
data required time                                                            0.825
data arrival time                                                            -2.849
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.024


#Path 50
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[0].R[0] (dffre at (32,25) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input at (51,44))                               0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                       0.000     0.894
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))              0.119     1.013
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))              0.119     1.132
| (CHANY:1321765 L1 length:1 (47,42,0)-> (47,42,0))              0.061     1.193
| (CHANX:1168781 L4 length:4 (47,41,0)-> (44,41,0))              0.119     1.312
| (CHANY:1310049 L1 length:1 (43,41,0)-> (43,41,0))              0.061     1.373
| (CHANX:1164465 L4 length:4 (43,40,0)-> (40,40,0))              0.119     1.492
| (CHANY:1298333 L1 length:1 (39,40,0)-> (39,40,0))              0.061     1.553
| (CHANX:1160149 L4 length:4 (39,39,0)-> (36,39,0))              0.119     1.672
| (CHANY:1289361 L4 length:4 (36,39,0)-> (36,36,0))              0.119     1.791
| (CHANX:1143873 L1 length:1 (36,35,0)-> (36,35,0))              0.061     1.852
| (CHANY:1286189 L4 length:4 (35,35,0)-> (35,32,0))              0.119     1.970
| (CHANX:1127557 L1 length:1 (35,31,0)-> (35,31,0))              0.061     2.031
| (CHANY:1283017 L4 length:4 (34,31,0)-> (34,28,0))              0.119     2.150
| (CHANX:1111049 L4 length:4 (34,27,0)-> (31,27,0))              0.119     2.269
| (CHANX:1111145 L1 length:1 (33,27,0)-> (33,27,0))              0.061     2.330
| (CHANY:1276965 L4 length:4 (32,27,0)-> (32,24,0))              0.119     2.449
| (IPIN:538830 side: (RIGHT,) (32,25,0)0))                       0.101     2.550
| (intra 'clb' routing)                                          0.085     2.635
P[0].R[0] (dffre at (32,25))                                     0.000     2.635
data arrival time                                                          2.635

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[0].C[0] (dffre at (32,25))                                     0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -2.635
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.772


#Path 51
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[15].R[0] (dffre at (32,25) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input at (51,44))                               0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                       0.000     0.894
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))              0.119     1.013
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))              0.119     1.132
| (CHANY:1321765 L1 length:1 (47,42,0)-> (47,42,0))              0.061     1.193
| (CHANX:1168781 L4 length:4 (47,41,0)-> (44,41,0))              0.119     1.312
| (CHANY:1310049 L1 length:1 (43,41,0)-> (43,41,0))              0.061     1.373
| (CHANX:1164465 L4 length:4 (43,40,0)-> (40,40,0))              0.119     1.492
| (CHANY:1298333 L1 length:1 (39,40,0)-> (39,40,0))              0.061     1.553
| (CHANX:1160149 L4 length:4 (39,39,0)-> (36,39,0))              0.119     1.672
| (CHANY:1289361 L4 length:4 (36,39,0)-> (36,36,0))              0.119     1.791
| (CHANX:1143873 L1 length:1 (36,35,0)-> (36,35,0))              0.061     1.852
| (CHANY:1286189 L4 length:4 (35,35,0)-> (35,32,0))              0.119     1.970
| (CHANX:1127557 L1 length:1 (35,31,0)-> (35,31,0))              0.061     2.031
| (CHANY:1283017 L4 length:4 (34,31,0)-> (34,28,0))              0.119     2.150
| (CHANX:1111049 L4 length:4 (34,27,0)-> (31,27,0))              0.119     2.269
| (CHANX:1111145 L1 length:1 (33,27,0)-> (33,27,0))              0.061     2.330
| (CHANY:1276965 L4 length:4 (32,27,0)-> (32,24,0))              0.119     2.449
| (IPIN:538830 side: (RIGHT,) (32,25,0)0))                       0.101     2.550
| (intra 'clb' routing)                                          0.085     2.635
P[15].R[0] (dffre at (32,25))                                    0.000     2.635
data arrival time                                                          2.635

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[15].C[0] (dffre at (32,25))                                    0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -2.635
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.772


#Path 52
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[35].R[0] (dffre at (32,25) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input at (51,44))                               0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                       0.000     0.894
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))              0.119     1.013
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))              0.119     1.132
| (CHANY:1321765 L1 length:1 (47,42,0)-> (47,42,0))              0.061     1.193
| (CHANX:1168781 L4 length:4 (47,41,0)-> (44,41,0))              0.119     1.312
| (CHANY:1310049 L1 length:1 (43,41,0)-> (43,41,0))              0.061     1.373
| (CHANX:1164465 L4 length:4 (43,40,0)-> (40,40,0))              0.119     1.492
| (CHANY:1298333 L1 length:1 (39,40,0)-> (39,40,0))              0.061     1.553
| (CHANX:1160149 L4 length:4 (39,39,0)-> (36,39,0))              0.119     1.672
| (CHANY:1289361 L4 length:4 (36,39,0)-> (36,36,0))              0.119     1.791
| (CHANX:1143873 L1 length:1 (36,35,0)-> (36,35,0))              0.061     1.852
| (CHANY:1286189 L4 length:4 (35,35,0)-> (35,32,0))              0.119     1.970
| (CHANX:1127557 L1 length:1 (35,31,0)-> (35,31,0))              0.061     2.031
| (CHANY:1283017 L4 length:4 (34,31,0)-> (34,28,0))              0.119     2.150
| (CHANX:1111049 L4 length:4 (34,27,0)-> (31,27,0))              0.119     2.269
| (CHANX:1111145 L1 length:1 (33,27,0)-> (33,27,0))              0.061     2.330
| (CHANY:1276965 L4 length:4 (32,27,0)-> (32,24,0))              0.119     2.449
| (IPIN:538830 side: (RIGHT,) (32,25,0)0))                       0.101     2.550
| (intra 'clb' routing)                                          0.085     2.635
P[35].R[0] (dffre at (32,25))                                    0.000     2.635
data arrival time                                                          2.635

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[35].C[0] (dffre at (32,25))                                    0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -2.635
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.772


#Path 53
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[36].R[0] (dffre at (32,25) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input at (51,44))                               0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                       0.000     0.894
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))              0.119     1.013
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))              0.119     1.132
| (CHANY:1321765 L1 length:1 (47,42,0)-> (47,42,0))              0.061     1.193
| (CHANX:1168781 L4 length:4 (47,41,0)-> (44,41,0))              0.119     1.312
| (CHANY:1310049 L1 length:1 (43,41,0)-> (43,41,0))              0.061     1.373
| (CHANX:1164465 L4 length:4 (43,40,0)-> (40,40,0))              0.119     1.492
| (CHANY:1298333 L1 length:1 (39,40,0)-> (39,40,0))              0.061     1.553
| (CHANX:1160149 L4 length:4 (39,39,0)-> (36,39,0))              0.119     1.672
| (CHANY:1289361 L4 length:4 (36,39,0)-> (36,36,0))              0.119     1.791
| (CHANX:1143873 L1 length:1 (36,35,0)-> (36,35,0))              0.061     1.852
| (CHANY:1286189 L4 length:4 (35,35,0)-> (35,32,0))              0.119     1.970
| (CHANX:1127557 L1 length:1 (35,31,0)-> (35,31,0))              0.061     2.031
| (CHANY:1283017 L4 length:4 (34,31,0)-> (34,28,0))              0.119     2.150
| (CHANX:1111049 L4 length:4 (34,27,0)-> (31,27,0))              0.119     2.269
| (CHANX:1111145 L1 length:1 (33,27,0)-> (33,27,0))              0.061     2.330
| (CHANY:1276965 L4 length:4 (32,27,0)-> (32,24,0))              0.119     2.449
| (IPIN:538830 side: (RIGHT,) (32,25,0)0))                       0.101     2.550
| (intra 'clb' routing)                                          0.085     2.635
P[36].R[0] (dffre at (32,25))                                    0.000     2.635
data arrival time                                                          2.635

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[36].C[0] (dffre at (32,25))                                    0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -2.635
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.772


#Path 54
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[37].R[0] (dffre at (32,25) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input at (51,44))                               0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                       0.000     0.894
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))              0.119     1.013
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))              0.119     1.132
| (CHANY:1321765 L1 length:1 (47,42,0)-> (47,42,0))              0.061     1.193
| (CHANX:1168781 L4 length:4 (47,41,0)-> (44,41,0))              0.119     1.312
| (CHANY:1310049 L1 length:1 (43,41,0)-> (43,41,0))              0.061     1.373
| (CHANX:1164465 L4 length:4 (43,40,0)-> (40,40,0))              0.119     1.492
| (CHANY:1298333 L1 length:1 (39,40,0)-> (39,40,0))              0.061     1.553
| (CHANX:1160149 L4 length:4 (39,39,0)-> (36,39,0))              0.119     1.672
| (CHANY:1289361 L4 length:4 (36,39,0)-> (36,36,0))              0.119     1.791
| (CHANX:1143873 L1 length:1 (36,35,0)-> (36,35,0))              0.061     1.852
| (CHANY:1286189 L4 length:4 (35,35,0)-> (35,32,0))              0.119     1.970
| (CHANX:1127557 L1 length:1 (35,31,0)-> (35,31,0))              0.061     2.031
| (CHANY:1283017 L4 length:4 (34,31,0)-> (34,28,0))              0.119     2.150
| (CHANX:1111049 L4 length:4 (34,27,0)-> (31,27,0))              0.119     2.269
| (CHANX:1111145 L1 length:1 (33,27,0)-> (33,27,0))              0.061     2.330
| (CHANY:1276965 L4 length:4 (32,27,0)-> (32,24,0))              0.119     2.449
| (IPIN:538830 side: (RIGHT,) (32,25,0)0))                       0.101     2.550
| (intra 'clb' routing)                                          0.085     2.635
P[37].R[0] (dffre at (32,25))                                    0.000     2.635
data arrival time                                                          2.635

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[37].C[0] (dffre at (32,25))                                    0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -2.635
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.772


#Path 55
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[32].R[0] (dffre at (32,25) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input at (51,44))                               0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                       0.000     0.894
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))              0.119     1.013
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))              0.119     1.132
| (CHANY:1321765 L1 length:1 (47,42,0)-> (47,42,0))              0.061     1.193
| (CHANX:1168781 L4 length:4 (47,41,0)-> (44,41,0))              0.119     1.312
| (CHANY:1310049 L1 length:1 (43,41,0)-> (43,41,0))              0.061     1.373
| (CHANX:1164465 L4 length:4 (43,40,0)-> (40,40,0))              0.119     1.492
| (CHANY:1298333 L1 length:1 (39,40,0)-> (39,40,0))              0.061     1.553
| (CHANX:1160149 L4 length:4 (39,39,0)-> (36,39,0))              0.119     1.672
| (CHANY:1289361 L4 length:4 (36,39,0)-> (36,36,0))              0.119     1.791
| (CHANX:1143873 L1 length:1 (36,35,0)-> (36,35,0))              0.061     1.852
| (CHANY:1286189 L4 length:4 (35,35,0)-> (35,32,0))              0.119     1.970
| (CHANX:1127557 L1 length:1 (35,31,0)-> (35,31,0))              0.061     2.031
| (CHANY:1283017 L4 length:4 (34,31,0)-> (34,28,0))              0.119     2.150
| (CHANX:1111049 L4 length:4 (34,27,0)-> (31,27,0))              0.119     2.269
| (CHANX:1111145 L1 length:1 (33,27,0)-> (33,27,0))              0.061     2.330
| (CHANY:1276965 L4 length:4 (32,27,0)-> (32,24,0))              0.119     2.449
| (IPIN:538830 side: (RIGHT,) (32,25,0)0))                       0.101     2.550
| (intra 'clb' routing)                                          0.085     2.635
P[32].R[0] (dffre at (32,25))                                    0.000     2.635
data arrival time                                                          2.635

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[32].C[0] (dffre at (32,25))                                    0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -2.635
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.772


#Path 56
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[18].R[0] (dffre at (32,25) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input at (51,44))                               0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                       0.000     0.894
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))              0.119     1.013
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))              0.119     1.132
| (CHANY:1321765 L1 length:1 (47,42,0)-> (47,42,0))              0.061     1.193
| (CHANX:1168781 L4 length:4 (47,41,0)-> (44,41,0))              0.119     1.312
| (CHANY:1310049 L1 length:1 (43,41,0)-> (43,41,0))              0.061     1.373
| (CHANX:1164465 L4 length:4 (43,40,0)-> (40,40,0))              0.119     1.492
| (CHANY:1298333 L1 length:1 (39,40,0)-> (39,40,0))              0.061     1.553
| (CHANX:1160149 L4 length:4 (39,39,0)-> (36,39,0))              0.119     1.672
| (CHANY:1289361 L4 length:4 (36,39,0)-> (36,36,0))              0.119     1.791
| (CHANX:1143873 L1 length:1 (36,35,0)-> (36,35,0))              0.061     1.852
| (CHANY:1286189 L4 length:4 (35,35,0)-> (35,32,0))              0.119     1.970
| (CHANX:1127557 L1 length:1 (35,31,0)-> (35,31,0))              0.061     2.031
| (CHANY:1283017 L4 length:4 (34,31,0)-> (34,28,0))              0.119     2.150
| (CHANX:1111049 L4 length:4 (34,27,0)-> (31,27,0))              0.119     2.269
| (CHANX:1111145 L1 length:1 (33,27,0)-> (33,27,0))              0.061     2.330
| (CHANY:1276965 L4 length:4 (32,27,0)-> (32,24,0))              0.119     2.449
| (IPIN:538830 side: (RIGHT,) (32,25,0)0))                       0.101     2.550
| (intra 'clb' routing)                                          0.085     2.635
P[18].R[0] (dffre at (32,25))                                    0.000     2.635
data arrival time                                                          2.635

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[18].C[0] (dffre at (32,25))                                    0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -2.635
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.772


#Path 57
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[17].R[0] (dffre at (32,25) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input at (51,44))                               0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                       0.000     0.894
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))              0.119     1.013
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))              0.119     1.132
| (CHANY:1321765 L1 length:1 (47,42,0)-> (47,42,0))              0.061     1.193
| (CHANX:1168781 L4 length:4 (47,41,0)-> (44,41,0))              0.119     1.312
| (CHANY:1310049 L1 length:1 (43,41,0)-> (43,41,0))              0.061     1.373
| (CHANX:1164465 L4 length:4 (43,40,0)-> (40,40,0))              0.119     1.492
| (CHANY:1298333 L1 length:1 (39,40,0)-> (39,40,0))              0.061     1.553
| (CHANX:1160149 L4 length:4 (39,39,0)-> (36,39,0))              0.119     1.672
| (CHANY:1289361 L4 length:4 (36,39,0)-> (36,36,0))              0.119     1.791
| (CHANX:1143873 L1 length:1 (36,35,0)-> (36,35,0))              0.061     1.852
| (CHANY:1286189 L4 length:4 (35,35,0)-> (35,32,0))              0.119     1.970
| (CHANX:1127557 L1 length:1 (35,31,0)-> (35,31,0))              0.061     2.031
| (CHANY:1283017 L4 length:4 (34,31,0)-> (34,28,0))              0.119     2.150
| (CHANX:1111049 L4 length:4 (34,27,0)-> (31,27,0))              0.119     2.269
| (CHANX:1111145 L1 length:1 (33,27,0)-> (33,27,0))              0.061     2.330
| (CHANY:1276965 L4 length:4 (32,27,0)-> (32,24,0))              0.119     2.449
| (IPIN:538830 side: (RIGHT,) (32,25,0)0))                       0.101     2.550
| (intra 'clb' routing)                                          0.085     2.635
P[17].R[0] (dffre at (32,25))                                    0.000     2.635
data arrival time                                                          2.635

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[17].C[0] (dffre at (32,25))                                    0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -2.635
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.772


#Path 58
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[16].R[0] (dffre at (32,25) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input at (51,44))                               0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                       0.000     0.894
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))              0.119     1.013
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))              0.119     1.132
| (CHANY:1321765 L1 length:1 (47,42,0)-> (47,42,0))              0.061     1.193
| (CHANX:1168781 L4 length:4 (47,41,0)-> (44,41,0))              0.119     1.312
| (CHANY:1310049 L1 length:1 (43,41,0)-> (43,41,0))              0.061     1.373
| (CHANX:1164465 L4 length:4 (43,40,0)-> (40,40,0))              0.119     1.492
| (CHANY:1298333 L1 length:1 (39,40,0)-> (39,40,0))              0.061     1.553
| (CHANX:1160149 L4 length:4 (39,39,0)-> (36,39,0))              0.119     1.672
| (CHANY:1289361 L4 length:4 (36,39,0)-> (36,36,0))              0.119     1.791
| (CHANX:1143873 L1 length:1 (36,35,0)-> (36,35,0))              0.061     1.852
| (CHANY:1286189 L4 length:4 (35,35,0)-> (35,32,0))              0.119     1.970
| (CHANX:1127557 L1 length:1 (35,31,0)-> (35,31,0))              0.061     2.031
| (CHANY:1283017 L4 length:4 (34,31,0)-> (34,28,0))              0.119     2.150
| (CHANX:1111049 L4 length:4 (34,27,0)-> (31,27,0))              0.119     2.269
| (CHANX:1111145 L1 length:1 (33,27,0)-> (33,27,0))              0.061     2.330
| (CHANY:1276965 L4 length:4 (32,27,0)-> (32,24,0))              0.119     2.449
| (IPIN:538830 side: (RIGHT,) (32,25,0)0))                       0.101     2.550
| (intra 'clb' routing)                                          0.085     2.635
P[16].R[0] (dffre at (32,25))                                    0.000     2.635
data arrival time                                                          2.635

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[16].C[0] (dffre at (32,25))                                    0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -2.635
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.772


#Path 59
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[34].R[0] (dffre at (32,25) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input at (51,44))                               0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                       0.000     0.894
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))              0.119     1.013
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))              0.119     1.132
| (CHANY:1321765 L1 length:1 (47,42,0)-> (47,42,0))              0.061     1.193
| (CHANX:1168781 L4 length:4 (47,41,0)-> (44,41,0))              0.119     1.312
| (CHANY:1310049 L1 length:1 (43,41,0)-> (43,41,0))              0.061     1.373
| (CHANX:1164465 L4 length:4 (43,40,0)-> (40,40,0))              0.119     1.492
| (CHANY:1298333 L1 length:1 (39,40,0)-> (39,40,0))              0.061     1.553
| (CHANX:1160149 L4 length:4 (39,39,0)-> (36,39,0))              0.119     1.672
| (CHANY:1289361 L4 length:4 (36,39,0)-> (36,36,0))              0.119     1.791
| (CHANX:1143873 L1 length:1 (36,35,0)-> (36,35,0))              0.061     1.852
| (CHANY:1286189 L4 length:4 (35,35,0)-> (35,32,0))              0.119     1.970
| (CHANX:1127557 L1 length:1 (35,31,0)-> (35,31,0))              0.061     2.031
| (CHANY:1283017 L4 length:4 (34,31,0)-> (34,28,0))              0.119     2.150
| (CHANX:1111049 L4 length:4 (34,27,0)-> (31,27,0))              0.119     2.269
| (CHANX:1111145 L1 length:1 (33,27,0)-> (33,27,0))              0.061     2.330
| (CHANY:1276965 L4 length:4 (32,27,0)-> (32,24,0))              0.119     2.449
| (IPIN:538830 side: (RIGHT,) (32,25,0)0))                       0.101     2.550
| (intra 'clb' routing)                                          0.085     2.635
P[34].R[0] (dffre at (32,25))                                    0.000     2.635
data arrival time                                                          2.635

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[34].C[0] (dffre at (32,25))                                    0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -2.635
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.772


#Path 60
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[14].R[0] (dffre at (32,25) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input at (51,44))                               0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                       0.000     0.894
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))              0.119     1.013
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))              0.119     1.132
| (CHANY:1321765 L1 length:1 (47,42,0)-> (47,42,0))              0.061     1.193
| (CHANX:1168781 L4 length:4 (47,41,0)-> (44,41,0))              0.119     1.312
| (CHANY:1310049 L1 length:1 (43,41,0)-> (43,41,0))              0.061     1.373
| (CHANX:1164465 L4 length:4 (43,40,0)-> (40,40,0))              0.119     1.492
| (CHANY:1298333 L1 length:1 (39,40,0)-> (39,40,0))              0.061     1.553
| (CHANX:1160149 L4 length:4 (39,39,0)-> (36,39,0))              0.119     1.672
| (CHANY:1289361 L4 length:4 (36,39,0)-> (36,36,0))              0.119     1.791
| (CHANX:1143873 L1 length:1 (36,35,0)-> (36,35,0))              0.061     1.852
| (CHANY:1286189 L4 length:4 (35,35,0)-> (35,32,0))              0.119     1.970
| (CHANX:1127557 L1 length:1 (35,31,0)-> (35,31,0))              0.061     2.031
| (CHANY:1283017 L4 length:4 (34,31,0)-> (34,28,0))              0.119     2.150
| (CHANX:1111049 L4 length:4 (34,27,0)-> (31,27,0))              0.119     2.269
| (CHANX:1111145 L1 length:1 (33,27,0)-> (33,27,0))              0.061     2.330
| (CHANY:1276965 L4 length:4 (32,27,0)-> (32,24,0))              0.119     2.449
| (IPIN:538830 side: (RIGHT,) (32,25,0)0))                       0.101     2.550
| (intra 'clb' routing)                                          0.085     2.635
P[14].R[0] (dffre at (32,25))                                    0.000     2.635
data arrival time                                                          2.635

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[14].C[0] (dffre at (32,25))                                    0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -2.635
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.772


#Path 61
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[13].R[0] (dffre at (32,25) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input at (51,44))                               0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                       0.000     0.894
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))              0.119     1.013
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))              0.119     1.132
| (CHANY:1321765 L1 length:1 (47,42,0)-> (47,42,0))              0.061     1.193
| (CHANX:1168781 L4 length:4 (47,41,0)-> (44,41,0))              0.119     1.312
| (CHANY:1310049 L1 length:1 (43,41,0)-> (43,41,0))              0.061     1.373
| (CHANX:1164465 L4 length:4 (43,40,0)-> (40,40,0))              0.119     1.492
| (CHANY:1298333 L1 length:1 (39,40,0)-> (39,40,0))              0.061     1.553
| (CHANX:1160149 L4 length:4 (39,39,0)-> (36,39,0))              0.119     1.672
| (CHANY:1289361 L4 length:4 (36,39,0)-> (36,36,0))              0.119     1.791
| (CHANX:1143873 L1 length:1 (36,35,0)-> (36,35,0))              0.061     1.852
| (CHANY:1286189 L4 length:4 (35,35,0)-> (35,32,0))              0.119     1.970
| (CHANX:1127557 L1 length:1 (35,31,0)-> (35,31,0))              0.061     2.031
| (CHANY:1283017 L4 length:4 (34,31,0)-> (34,28,0))              0.119     2.150
| (CHANX:1111049 L4 length:4 (34,27,0)-> (31,27,0))              0.119     2.269
| (CHANX:1111145 L1 length:1 (33,27,0)-> (33,27,0))              0.061     2.330
| (CHANY:1276965 L4 length:4 (32,27,0)-> (32,24,0))              0.119     2.449
| (IPIN:538830 side: (RIGHT,) (32,25,0)0))                       0.101     2.550
| (intra 'clb' routing)                                          0.085     2.635
P[13].R[0] (dffre at (32,25))                                    0.000     2.635
data arrival time                                                          2.635

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[13].C[0] (dffre at (32,25))                                    0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -2.635
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.772


#Path 62
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[12].R[0] (dffre at (32,25) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input at (51,44))                               0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                       0.000     0.894
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))              0.119     1.013
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))              0.119     1.132
| (CHANY:1321765 L1 length:1 (47,42,0)-> (47,42,0))              0.061     1.193
| (CHANX:1168781 L4 length:4 (47,41,0)-> (44,41,0))              0.119     1.312
| (CHANY:1310049 L1 length:1 (43,41,0)-> (43,41,0))              0.061     1.373
| (CHANX:1164465 L4 length:4 (43,40,0)-> (40,40,0))              0.119     1.492
| (CHANY:1298333 L1 length:1 (39,40,0)-> (39,40,0))              0.061     1.553
| (CHANX:1160149 L4 length:4 (39,39,0)-> (36,39,0))              0.119     1.672
| (CHANY:1289361 L4 length:4 (36,39,0)-> (36,36,0))              0.119     1.791
| (CHANX:1143873 L1 length:1 (36,35,0)-> (36,35,0))              0.061     1.852
| (CHANY:1286189 L4 length:4 (35,35,0)-> (35,32,0))              0.119     1.970
| (CHANX:1127557 L1 length:1 (35,31,0)-> (35,31,0))              0.061     2.031
| (CHANY:1283017 L4 length:4 (34,31,0)-> (34,28,0))              0.119     2.150
| (CHANX:1111049 L4 length:4 (34,27,0)-> (31,27,0))              0.119     2.269
| (CHANX:1111145 L1 length:1 (33,27,0)-> (33,27,0))              0.061     2.330
| (CHANY:1276965 L4 length:4 (32,27,0)-> (32,24,0))              0.119     2.449
| (IPIN:538830 side: (RIGHT,) (32,25,0)0))                       0.101     2.550
| (intra 'clb' routing)                                          0.085     2.635
P[12].R[0] (dffre at (32,25))                                    0.000     2.635
data arrival time                                                          2.635

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[12].C[0] (dffre at (32,25))                                    0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -2.635
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.772


#Path 63
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[11].R[0] (dffre at (32,25) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input at (51,44))                               0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                       0.000     0.894
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))              0.119     1.013
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))              0.119     1.132
| (CHANY:1321765 L1 length:1 (47,42,0)-> (47,42,0))              0.061     1.193
| (CHANX:1168781 L4 length:4 (47,41,0)-> (44,41,0))              0.119     1.312
| (CHANY:1310049 L1 length:1 (43,41,0)-> (43,41,0))              0.061     1.373
| (CHANX:1164465 L4 length:4 (43,40,0)-> (40,40,0))              0.119     1.492
| (CHANY:1298333 L1 length:1 (39,40,0)-> (39,40,0))              0.061     1.553
| (CHANX:1160149 L4 length:4 (39,39,0)-> (36,39,0))              0.119     1.672
| (CHANY:1289361 L4 length:4 (36,39,0)-> (36,36,0))              0.119     1.791
| (CHANX:1143873 L1 length:1 (36,35,0)-> (36,35,0))              0.061     1.852
| (CHANY:1286189 L4 length:4 (35,35,0)-> (35,32,0))              0.119     1.970
| (CHANX:1127557 L1 length:1 (35,31,0)-> (35,31,0))              0.061     2.031
| (CHANY:1283017 L4 length:4 (34,31,0)-> (34,28,0))              0.119     2.150
| (CHANX:1111049 L4 length:4 (34,27,0)-> (31,27,0))              0.119     2.269
| (CHANX:1111145 L1 length:1 (33,27,0)-> (33,27,0))              0.061     2.330
| (CHANY:1276965 L4 length:4 (32,27,0)-> (32,24,0))              0.119     2.449
| (IPIN:538830 side: (RIGHT,) (32,25,0)0))                       0.101     2.550
| (intra 'clb' routing)                                          0.085     2.635
P[11].R[0] (dffre at (32,25))                                    0.000     2.635
data arrival time                                                          2.635

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[11].C[0] (dffre at (32,25))                                    0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -2.635
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.772


#Path 64
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[33].R[0] (dffre at (32,25) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input at (51,44))                               0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                       0.000     0.894
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))              0.119     1.013
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))              0.119     1.132
| (CHANY:1321765 L1 length:1 (47,42,0)-> (47,42,0))              0.061     1.193
| (CHANX:1168781 L4 length:4 (47,41,0)-> (44,41,0))              0.119     1.312
| (CHANY:1310049 L1 length:1 (43,41,0)-> (43,41,0))              0.061     1.373
| (CHANX:1164465 L4 length:4 (43,40,0)-> (40,40,0))              0.119     1.492
| (CHANY:1298333 L1 length:1 (39,40,0)-> (39,40,0))              0.061     1.553
| (CHANX:1160149 L4 length:4 (39,39,0)-> (36,39,0))              0.119     1.672
| (CHANY:1289361 L4 length:4 (36,39,0)-> (36,36,0))              0.119     1.791
| (CHANX:1143873 L1 length:1 (36,35,0)-> (36,35,0))              0.061     1.852
| (CHANY:1286189 L4 length:4 (35,35,0)-> (35,32,0))              0.119     1.970
| (CHANX:1127557 L1 length:1 (35,31,0)-> (35,31,0))              0.061     2.031
| (CHANY:1283017 L4 length:4 (34,31,0)-> (34,28,0))              0.119     2.150
| (CHANX:1111049 L4 length:4 (34,27,0)-> (31,27,0))              0.119     2.269
| (CHANX:1111145 L1 length:1 (33,27,0)-> (33,27,0))              0.061     2.330
| (CHANY:1276965 L4 length:4 (32,27,0)-> (32,24,0))              0.119     2.449
| (IPIN:538830 side: (RIGHT,) (32,25,0)0))                       0.101     2.550
| (intra 'clb' routing)                                          0.085     2.635
P[33].R[0] (dffre at (32,25))                                    0.000     2.635
data arrival time                                                          2.635

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[33].C[0] (dffre at (32,25))                                    0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -2.635
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.772


#Path 65
Startpoint: A[11].inpad[0] (.input at (48,44) clocked by clk)
Endpoint  : mul2[1].a[1] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
A[11].inpad[0] (.input at (48,44))                                  0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (OPIN:957574 side: (RIGHT,) (48,44,0)0))                          0.000     0.894
| (CHANY:1324781 L1 length:1 (48,44,0)-> (48,44,0))                 0.061     0.955
| (CHANX:1176997 L4 length:4 (48,43,0)-> (45,43,0))                 0.119     1.074
| (CHANY:1313065 L1 length:1 (44,43,0)-> (44,43,0))                 0.061     1.135
| (CHANX:1172809 L1 length:1 (44,42,0)-> (44,42,0))                 0.061     1.196
| (CHANY:1309957 L4 length:4 (43,42,0)-> (43,39,0))                 0.119     1.315
| (CHANX:1156493 L1 length:1 (43,38,0)-> (43,38,0))                 0.061     1.376
| (CHANY:1306785 L4 length:4 (42,38,0)-> (42,35,0))                 0.119     1.495
| (CHANX:1140177 L1 length:1 (42,34,0)-> (42,34,0))                 0.061     1.556
| (CHANY:1303613 L4 length:4 (41,34,0)-> (41,31,0))                 0.119     1.675
| (CHANX:1123861 L1 length:1 (41,30,0)-> (41,30,0))                 0.061     1.736
| (CHANY:1300441 L4 length:4 (40,30,0)-> (40,27,0))                 0.119     1.855
| (CHANX:1111453 L4 length:4 (40,27,0)-> (37,27,0))                 0.119     1.974
| (CHANY:1288753 L1 length:1 (36,27,0)-> (36,27,0))                 0.061     2.034
| (CHANX:1107346 L1 length:1 (37,26,0)-> (37,26,0))                 0.061     2.095
| (CHANY:1291601 L1 length:1 (37,26,0)-> (37,26,0))                 0.061     2.156
| (CHANX:1103137 L4 length:4 (37,25,0)-> (34,25,0))                 0.119     2.275
| (CHANY:1285778 L1 length:1 (35,26,0)-> (35,26,0))                 0.061     2.336
| (IPIN:555504 side: (RIGHT,) (35,26,0)0))                          0.101     2.437
| (intra 'dsp' routing)                                             0.000     2.437
mul2[1].a[1] (RS_DSP_MULT_REGIN at (35,26))                        -0.000     2.437
data arrival time                                                             2.437

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.074     0.820
data required time                                                            0.820
-----------------------------------------------------------------------------------
data required time                                                            0.820
data arrival time                                                            -2.437
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.617


#Path 66
Startpoint: A[6].inpad[0] (.input at (48,44) clocked by clk)
Endpoint  : mul2[1].a[16] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
A[6].inpad[0] (.input at (48,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (OPIN:957579 side: (RIGHT,) (48,44,0)0))                          0.000     0.894
| (CHANY:1324791 L1 length:1 (48,44,0)-> (48,44,0))                 0.061     0.955
| (CHANX:1176987 L4 length:4 (48,43,0)-> (45,43,0))                 0.119     1.074
| (CHANY:1313075 L1 length:1 (44,43,0)-> (44,43,0))                 0.061     1.135
| (CHANX:1172671 L4 length:4 (44,42,0)-> (41,42,0))                 0.119     1.254
| (CHANY:1301359 L1 length:1 (40,42,0)-> (40,42,0))                 0.061     1.315
| (CHANX:1168355 L4 length:4 (40,41,0)-> (37,41,0))                 0.119     1.434
| (CHANX:1168377 L1 length:1 (38,41,0)-> (38,41,0))                 0.061     1.495
| (CHANY:1292405 L4 length:4 (37,41,0)-> (37,38,0))                 0.119     1.614
| (CHANX:1152061 L1 length:1 (37,37,0)-> (37,37,0))                 0.061     1.675
| (CHANY:1289233 L4 length:4 (36,37,0)-> (36,34,0))                 0.119     1.794
| (CHANX:1135745 L1 length:1 (36,33,0)-> (36,33,0))                 0.061     1.855
| (CHANY:1286061 L4 length:4 (35,33,0)-> (35,30,0))                 0.119     1.974
| (CHANX:1119429 L1 length:1 (35,29,0)-> (35,29,0))                 0.061     2.034
| (CHANY:1282889 L4 length:4 (34,29,0)-> (34,26,0))                 0.119     2.153
| (CHANX:1115336 L1 length:1 (35,28,0)-> (35,28,0))                 0.061     2.214
| (CHANY:1285767 L4 length:4 (35,28,0)-> (35,25,0))                 0.119     2.333
| (IPIN:555588 side: (RIGHT,) (35,27,0)0))                          0.101     2.434
| (intra 'dsp' routing)                                             0.000     2.434
mul2[1].a[16] (RS_DSP_MULT_REGIN at (35,26))                       -0.000     2.434
data arrival time                                                             2.434

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.074     0.820
data required time                                                            0.820
-----------------------------------------------------------------------------------
data required time                                                            0.820
data arrival time                                                            -2.434
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.614


#Path 67
Startpoint: A[0].inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : mul2[1].a[10] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
A[0].inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (OPIN:966221 side: (RIGHT,) (51,44,0)0))                          0.000     0.894
| (CHANY:1333531 L1 length:1 (51,44,0)-> (51,44,0))                 0.061     0.955
| (CHANX:1177175 L4 length:4 (51,43,0)-> (48,43,0))                 0.119     1.074
| (CHANY:1321815 L1 length:1 (47,43,0)-> (47,43,0))                 0.061     1.135
| (CHANX:1172859 L4 length:4 (47,42,0)-> (44,42,0))                 0.119     1.254
| (CHANY:1310099 L1 length:1 (43,42,0)-> (43,42,0))                 0.061     1.315
| (CHANX:1168543 L4 length:4 (43,41,0)-> (40,41,0))                 0.119     1.434
| (CHANX:1168495 L1 length:1 (40,41,0)-> (40,41,0))                 0.061     1.495
| (CHANY:1298239 L4 length:4 (39,41,0)-> (39,38,0))                 0.119     1.614
| (CHANX:1152179 L1 length:1 (39,37,0)-> (39,37,0))                 0.061     1.675
| (CHANY:1295067 L4 length:4 (38,37,0)-> (38,34,0))                 0.119     1.794
| (CHANX:1135863 L1 length:1 (38,33,0)-> (38,33,0))                 0.061     1.855
| (CHANY:1291895 L4 length:4 (37,33,0)-> (37,30,0))                 0.119     1.974
| (CHANY:1291703 L4 length:4 (37,30,0)-> (37,27,0))                 0.119     2.092
| (CHANX:1115317 L4 length:4 (37,28,0)-> (34,28,0))                 0.119     2.211
| (CHANY:1285743 L4 length:4 (35,28,0)-> (35,25,0))                 0.119     2.330
| (IPIN:555641 side: (RIGHT,) (35,28,0)0))                          0.101     2.431
| (intra 'dsp' routing)                                             0.000     2.431
mul2[1].a[10] (RS_DSP_MULT_REGIN at (35,26))                        0.000     2.431
data arrival time                                                             2.431

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.074     0.820
data required time                                                            0.820
-----------------------------------------------------------------------------------
data required time                                                            0.820
data arrival time                                                            -2.431
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.611


#Path 68
Startpoint: mul2[1].z[6] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Endpoint  : P[6].D[0] (dffre at (42,41) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN' Tcq_max)                           0.151     1.045
mul2[1].z[6] (RS_DSP_MULT_REGIN at (35,26)) [clock-to-output]       0.000     1.045
| (intra 'dsp' routing)                                             0.000     1.045
| (OPIN:555400 side: (TOP,) (35,26,0)0))                            0.000     1.045
| (CHANX:1107220 L1 length:1 (35,26,0)-> (35,26,0))                 0.061     1.106
| (CHANY:1285884 L4 length:4 (35,27,0)-> (35,30,0))                 0.119     1.225
| (CHANX:1123536 L1 length:1 (36,30,0)-> (36,30,0))                 0.061     1.286
| (CHANY:1289056 L4 length:4 (36,31,0)-> (36,34,0))                 0.119     1.405
| (CHANX:1135796 L1 length:1 (37,33,0)-> (37,33,0))                 0.061     1.466
| (CHANY:1292156 L4 length:4 (37,34,0)-> (37,37,0))                 0.119     1.585
| (CHANX:1152112 L1 length:1 (38,37,0)-> (38,37,0))                 0.061     1.646
| (CHANY:1295328 L4 length:4 (38,38,0)-> (38,41,0))                 0.119     1.765
| (CHANY:1295410 L1 length:1 (38,40,0)-> (38,40,0))                 0.061     1.826
| (CHANX:1164410 L4 length:4 (39,40,0)-> (42,40,0))                 0.119     1.945
| (CHANY:1307126 L1 length:1 (42,41,0)-> (42,41,0))                 0.061     2.006
| (IPIN:786745 side: (RIGHT,) (42,41,0)0))                          0.101     2.106
| (intra 'clb' routing)                                             0.282     2.388
P[6].D[0] (dffre at (42,41))                                       -0.000     2.388
data arrival time                                                             2.388

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'clb' routing)                                             0.000     0.894
P[6].C[0] (dffre at (42,41))                                        0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.032     0.863
data required time                                                            0.863
-----------------------------------------------------------------------------------
data required time                                                            0.863
data arrival time                                                            -2.388
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.526


#Path 69
Startpoint: mul2[1].z[4] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Endpoint  : P[4].D[0] (dffre at (42,41) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN' Tcq_max)                           0.151     1.045
mul2[1].z[4] (RS_DSP_MULT_REGIN at (35,26)) [clock-to-output]       0.000     1.045
| (intra 'dsp' routing)                                             0.000     1.045
| (OPIN:555398 side: (TOP,) (35,26,0)0))                            0.000     1.045
| (CHANX:1107216 L1 length:1 (35,26,0)-> (35,26,0))                 0.061     1.106
| (CHANY:1285888 L4 length:4 (35,27,0)-> (35,30,0))                 0.119     1.225
| (CHANX:1123532 L1 length:1 (36,30,0)-> (36,30,0))                 0.061     1.286
| (CHANY:1289060 L4 length:4 (36,31,0)-> (36,34,0))                 0.119     1.405
| (CHANX:1135808 L1 length:1 (37,33,0)-> (37,33,0))                 0.061     1.466
| (CHANY:1292144 L4 length:4 (37,34,0)-> (37,37,0))                 0.119     1.585
| (CHANX:1148068 L1 length:1 (38,36,0)-> (38,36,0))                 0.061     1.646
| (CHANY:1295244 L4 length:4 (38,37,0)-> (38,40,0))                 0.119     1.765
| (CHANY:1295416 L1 length:1 (38,40,0)-> (38,40,0))                 0.061     1.826
| (CHANX:1164404 L4 length:4 (39,40,0)-> (42,40,0))                 0.119     1.945
| (CHANY:1307132 L1 length:1 (42,41,0)-> (42,41,0))                 0.061     2.006
| (IPIN:786748 side: (RIGHT,) (42,41,0)0))                          0.101     2.106
| (intra 'clb' routing)                                             0.282     2.388
P[4].D[0] (dffre at (42,41))                                       -0.000     2.388
data arrival time                                                             2.388

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'clb' routing)                                             0.000     0.894
P[4].C[0] (dffre at (42,41))                                        0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.032     0.863
data required time                                                            0.863
-----------------------------------------------------------------------------------
data required time                                                            0.863
data arrival time                                                            -2.388
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.526


#Path 70
Startpoint: mul2[1].z[1] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Endpoint  : P[1].D[0] (dffre at (42,41) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN' Tcq_max)                           0.151     1.045
mul2[1].z[1] (RS_DSP_MULT_REGIN at (35,26)) [clock-to-output]       0.000     1.045
| (intra 'dsp' routing)                                             0.000     1.045
| (OPIN:555395 side: (TOP,) (35,26,0)0))                            0.000     1.045
| (CHANX:1107210 L1 length:1 (35,26,0)-> (35,26,0))                 0.061     1.106
| (CHANY:1285894 L4 length:4 (35,27,0)-> (35,30,0))                 0.119     1.225
| (CHANX:1119494 L1 length:1 (36,29,0)-> (36,29,0))                 0.061     1.286
| (CHANY:1288970 L4 length:4 (36,30,0)-> (36,33,0))                 0.119     1.405
| (CHANX:1131730 L1 length:1 (37,32,0)-> (37,32,0))                 0.061     1.466
| (CHANY:1292094 L4 length:4 (37,33,0)-> (37,36,0))                 0.119     1.585
| (CHANX:1148046 L1 length:1 (38,36,0)-> (38,36,0))                 0.061     1.646
| (CHANY:1295266 L4 length:4 (38,37,0)-> (38,40,0))                 0.119     1.765
| (CHANY:1295418 L1 length:1 (38,40,0)-> (38,40,0))                 0.061     1.826
| (CHANX:1164402 L4 length:4 (39,40,0)-> (42,40,0))                 0.119     1.945
| (CHANY:1307134 L1 length:1 (42,41,0)-> (42,41,0))                 0.061     2.006
| (CHANX:1168641 L1 length:1 (42,41,0)-> (42,41,0))                 0.061     2.067
| (IPIN:786722 side: (TOP,) (42,41,0)0))                            0.101     2.167
| (intra 'clb' routing)                                             0.221     2.388
P[1].D[0] (dffre at (42,41))                                        0.000     2.388
data arrival time                                                             2.388

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'clb' routing)                                             0.000     0.894
P[1].C[0] (dffre at (42,41))                                        0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.032     0.863
data required time                                                            0.863
-----------------------------------------------------------------------------------
data required time                                                            0.863
data arrival time                                                            -2.388
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.525


#Path 71
Startpoint: mul2[1].z[7] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Endpoint  : P[7].D[0] (dffre at (42,41) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN' Tcq_max)                           0.151     1.045
mul2[1].z[7] (RS_DSP_MULT_REGIN at (35,26)) [clock-to-output]       0.000     1.045
| (intra 'dsp' routing)                                             0.000     1.045
| (OPIN:555401 side: (TOP,) (35,26,0)0))                            0.000     1.045
| (CHANX:1107222 L1 length:1 (35,26,0)-> (35,26,0))                 0.061     1.106
| (CHANY:1285882 L4 length:4 (35,27,0)-> (35,30,0))                 0.119     1.225
| (CHANX:1123538 L1 length:1 (36,30,0)-> (36,30,0))                 0.061     1.286
| (CHANY:1289054 L4 length:4 (36,31,0)-> (36,34,0))                 0.119     1.405
| (CHANX:1135790 L1 length:1 (37,33,0)-> (37,33,0))                 0.061     1.466
| (CHANY:1292162 L4 length:4 (37,34,0)-> (37,37,0))                 0.119     1.585
| (CHANX:1152106 L1 length:1 (38,37,0)-> (38,37,0))                 0.061     1.646
| (CHANY:1295334 L4 length:4 (38,38,0)-> (38,41,0))                 0.119     1.765
| (CHANX:1168486 L4 length:4 (39,41,0)-> (42,41,0))                 0.119     1.884
| (CHANY:1306981 L4 length:4 (42,41,0)-> (42,38,0))                 0.119     2.003
| (IPIN:786738 side: (RIGHT,) (42,41,0)0))                          0.101     2.103
| (intra 'clb' routing)                                             0.282     2.385
P[7].D[0] (dffre at (42,41))                                        0.000     2.385
data arrival time                                                             2.385

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'clb' routing)                                             0.000     0.894
P[7].C[0] (dffre at (42,41))                                        0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.032     0.863
data required time                                                            0.863
-----------------------------------------------------------------------------------
data required time                                                            0.863
data arrival time                                                            -2.385
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.523


#Path 72
Startpoint: A[10].inpad[0] (.input at (48,44) clocked by clk)
Endpoint  : mul2[1].a[0] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
A[10].inpad[0] (.input at (48,44))                                  0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (OPIN:957575 side: (RIGHT,) (48,44,0)0))                          0.000     0.894
| (CHANY:1324783 L1 length:1 (48,44,0)-> (48,44,0))                 0.061     0.955
| (CHANX:1176995 L4 length:4 (48,43,0)-> (45,43,0))                 0.119     1.074
| (CHANY:1313067 L1 length:1 (44,43,0)-> (44,43,0))                 0.061     1.135
| (CHANX:1172679 L4 length:4 (44,42,0)-> (41,42,0))                 0.119     1.254
| (CHANY:1304295 L1 length:1 (41,42,0)-> (41,42,0))                 0.061     1.315
| (CHANX:1168395 L4 length:4 (41,41,0)-> (38,41,0))                 0.119     1.434
| (CHANX:1168371 L1 length:1 (38,41,0)-> (38,41,0))                 0.061     1.495
| (CHANY:1292411 L4 length:4 (37,41,0)-> (37,38,0))                 0.119     1.614
| (CHANX:1152055 L1 length:1 (37,37,0)-> (37,37,0))                 0.061     1.675
| (CHANY:1289239 L4 length:4 (36,37,0)-> (36,34,0))                 0.119     1.794
| (CHANX:1135739 L1 length:1 (36,33,0)-> (36,33,0))                 0.061     1.855
| (CHANY:1286067 L4 length:4 (35,33,0)-> (35,30,0))                 0.119     1.974
| (CHANX:1119423 L1 length:1 (35,29,0)-> (35,29,0))                 0.061     2.034
| (CHANY:1282895 L4 length:4 (34,29,0)-> (34,26,0))                 0.119     2.153
| (CHANX:1107230 L1 length:1 (35,26,0)-> (35,26,0))                 0.061     2.214
| (IPIN:555483 side: (TOP,) (35,26,0)0))                            0.101     2.315
| (intra 'dsp' routing)                                             0.000     2.315
mul2[1].a[0] (RS_DSP_MULT_REGIN at (35,26))                        -0.000     2.315
data arrival time                                                             2.315

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.074     0.820
data required time                                                            0.820
-----------------------------------------------------------------------------------
data required time                                                            0.820
data arrival time                                                            -2.315
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.495


#Path 73
Startpoint: A[12].inpad[0] (.input at (48,44) clocked by clk)
Endpoint  : mul2[1].a[2] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
A[12].inpad[0] (.input at (48,44))                                  0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (OPIN:957573 side: (RIGHT,) (48,44,0)0))                          0.000     0.894
| (CHANY:1324779 L1 length:1 (48,44,0)-> (48,44,0))                 0.061     0.955
| (CHANX:1176999 L4 length:4 (48,43,0)-> (45,43,0))                 0.119     1.074
| (CHANY:1312935 L4 length:4 (44,43,0)-> (44,40,0))                 0.119     1.193
| (CHANX:1160619 L1 length:1 (44,39,0)-> (44,39,0))                 0.061     1.254
| (CHANY:1309763 L4 length:4 (43,39,0)-> (43,36,0))                 0.119     1.373
| (CHANX:1144303 L1 length:1 (43,35,0)-> (43,35,0))                 0.061     1.434
| (CHANY:1306591 L4 length:4 (42,35,0)-> (42,32,0))                 0.119     1.553
| (CHANX:1127987 L1 length:1 (42,31,0)-> (42,31,0))                 0.061     1.614
| (CHANY:1303419 L4 length:4 (41,31,0)-> (41,28,0))                 0.119     1.733
| (CHANX:1119649 L4 length:4 (41,29,0)-> (38,29,0))                 0.119     1.852
| (CHANY:1291789 L1 length:1 (37,29,0)-> (37,29,0))                 0.061     1.913
| (CHANX:1115333 L4 length:4 (37,28,0)-> (34,28,0))                 0.119     2.031
| (CHANX:1115421 L1 length:1 (36,28,0)-> (36,28,0))                 0.061     2.092
| (CHANY:1285745 L4 length:4 (35,28,0)-> (35,25,0))                 0.119     2.211
| (IPIN:555517 side: (RIGHT,) (35,26,0)0))                          0.101     2.312
| (intra 'dsp' routing)                                             0.000     2.312
mul2[1].a[2] (RS_DSP_MULT_REGIN at (35,26))                         0.000     2.312
data arrival time                                                             2.312

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.074     0.820
data required time                                                            0.820
-----------------------------------------------------------------------------------
data required time                                                            0.820
data arrival time                                                            -2.312
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.492


#Path 74
Startpoint: A[1].inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : mul2[1].a[11] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
A[1].inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (OPIN:966220 side: (RIGHT,) (51,44,0)0))                          0.000     0.894
| (CHANY:1333365 L4 length:4 (51,44,0)-> (51,41,0))                 0.119     1.013
| (CHANX:1165149 L1 length:1 (51,40,0)-> (51,40,0))                 0.061     1.074
| (CHANY:1330193 L4 length:4 (50,40,0)-> (50,37,0))                 0.119     1.193
| (CHANX:1148833 L1 length:1 (50,36,0)-> (50,36,0))                 0.061     1.254
| (CHANY:1327021 L4 length:4 (49,36,0)-> (49,33,0))                 0.119     1.373
| (CHANY:1327001 L1 length:1 (49,33,0)-> (49,33,0))                 0.061     1.434
| (CHANX:1132345 L4 length:4 (49,32,0)-> (46,32,0))                 0.119     1.553
| (CHANY:1315285 L1 length:1 (45,32,0)-> (45,32,0))                 0.061     1.614
| (CHANX:1128029 L4 length:4 (45,31,0)-> (42,31,0))                 0.119     1.733
| (CHANY:1303569 L1 length:1 (41,31,0)-> (41,31,0))                 0.061     1.794
| (CHANX:1123713 L4 length:4 (41,30,0)-> (38,30,0))                 0.119     1.913
| (CHANX:1123669 L1 length:1 (38,30,0)-> (38,30,0))                 0.061     1.974
| (CHANY:1291705 L4 length:4 (37,30,0)-> (37,27,0))                 0.119     2.092
| (CHANX:1115323 L4 length:4 (37,28,0)-> (34,28,0))                 0.119     2.211
| (IPIN:555616 side: (TOP,) (35,28,0)0))                            0.101     2.312
| (intra 'dsp' routing)                                             0.000     2.312
mul2[1].a[11] (RS_DSP_MULT_REGIN at (35,26))                        0.000     2.312
data arrival time                                                             2.312

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.074     0.820
data required time                                                            0.820
-----------------------------------------------------------------------------------
data required time                                                            0.820
data arrival time                                                            -2.312
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.492


#Path 75
Startpoint: A[9].inpad[0] (.input at (48,44) clocked by clk)
Endpoint  : mul2[1].a[19] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
A[9].inpad[0] (.input at (48,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (OPIN:957576 side: (RIGHT,) (48,44,0)0))                          0.000     0.894
| (CHANY:1324647 L4 length:4 (48,44,0)-> (48,41,0))                 0.119     1.013
| (CHANX:1164939 L1 length:1 (48,40,0)-> (48,40,0))                 0.061     1.074
| (CHANY:1321475 L4 length:4 (47,40,0)-> (47,37,0))                 0.119     1.193
| (CHANX:1148623 L1 length:1 (47,36,0)-> (47,36,0))                 0.061     1.254
| (CHANY:1318303 L4 length:4 (46,36,0)-> (46,33,0))                 0.119     1.373
| (CHANX:1132307 L1 length:1 (46,32,0)-> (46,32,0))                 0.061     1.434
| (CHANY:1315131 L4 length:4 (45,32,0)-> (45,29,0))                 0.119     1.553
| (CHANX:1119907 L4 length:4 (45,29,0)-> (42,29,0))                 0.119     1.672
| (CHANY:1306363 L1 length:1 (42,29,0)-> (42,29,0))                 0.061     1.733
| (CHANX:1115639 L4 length:4 (42,28,0)-> (39,28,0))                 0.119     1.852
| (CHANY:1297399 L4 length:4 (39,28,0)-> (39,25,0))                 0.119     1.970
| (CHANX:1103255 L4 length:4 (39,25,0)-> (36,25,0))                 0.119     2.089
| (CHANY:1285812 L4 length:4 (35,26,0)-> (35,29,0))                 0.119     2.208
| (IPIN:555576 side: (RIGHT,) (35,27,0)0))                          0.101     2.309
| (intra 'dsp' routing)                                             0.000     2.309
mul2[1].a[19] (RS_DSP_MULT_REGIN at (35,26))                        0.000     2.309
data arrival time                                                             2.309

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.074     0.820
data required time                                                            0.820
-----------------------------------------------------------------------------------
data required time                                                            0.820
data arrival time                                                            -2.309
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.489


#Path 76
Startpoint: mul2[1].z[10] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Endpoint  : P[10].D[0] (dffre at (42,41) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN' Tcq_max)                           0.151     1.045
mul2[1].z[10] (RS_DSP_MULT_REGIN at (35,26)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                             0.000     1.045
| (OPIN:555404 side: (TOP,) (35,26,0)0))                            0.000     1.045
| (CHANX:1107228 L1 length:1 (35,26,0)-> (35,26,0))                 0.061     1.106
| (CHANY:1285876 L4 length:4 (35,27,0)-> (35,30,0))                 0.119     1.225
| (CHANX:1123544 L1 length:1 (36,30,0)-> (36,30,0))                 0.061     1.286
| (CHANY:1289048 L4 length:4 (36,31,0)-> (36,34,0))                 0.119     1.405
| (CHANX:1139860 L1 length:1 (37,34,0)-> (37,34,0))                 0.061     1.466
| (CHANY:1292220 L4 length:4 (37,35,0)-> (37,38,0))                 0.119     1.585
| (CHANX:1156176 L1 length:1 (38,38,0)-> (38,38,0))                 0.061     1.646
| (CHANY:1295392 L4 length:4 (38,39,0)-> (38,42,0))                 0.119     1.765
| (CHANY:1295474 L1 length:1 (38,41,0)-> (38,41,0))                 0.061     1.826
| (CHANX:1168474 L4 length:4 (39,41,0)-> (42,41,0))                 0.119     1.945
| (IPIN:786725 side: (TOP,) (42,41,0)0))                            0.101     2.045
| (intra 'clb' routing)                                             0.282     2.328
P[10].D[0] (dffre at (42,41))                                       0.000     2.328
data arrival time                                                             2.328

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'clb' routing)                                             0.000     0.894
P[10].C[0] (dffre at (42,41))                                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.032     0.863
data required time                                                            0.863
-----------------------------------------------------------------------------------
data required time                                                            0.863
data arrival time                                                            -2.328
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.465


#Path 77
Startpoint: mul2[1].z[2] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Endpoint  : P[2].D[0] (dffre at (42,41) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN' Tcq_max)                           0.151     1.045
mul2[1].z[2] (RS_DSP_MULT_REGIN at (35,26)) [clock-to-output]       0.000     1.045
| (intra 'dsp' routing)                                             0.000     1.045
| (OPIN:555396 side: (TOP,) (35,26,0)0))                            0.000     1.045
| (CHANX:1107212 L1 length:1 (35,26,0)-> (35,26,0))                 0.061     1.106
| (CHANY:1285892 L4 length:4 (35,27,0)-> (35,30,0))                 0.119     1.225
| (CHANX:1119488 L1 length:1 (36,29,0)-> (36,29,0))                 0.061     1.286
| (CHANY:1288976 L4 length:4 (36,30,0)-> (36,33,0))                 0.119     1.405
| (CHANX:1135804 L1 length:1 (37,33,0)-> (37,33,0))                 0.061     1.466
| (CHANY:1292148 L4 length:4 (37,34,0)-> (37,37,0))                 0.119     1.585
| (CHANX:1152120 L1 length:1 (38,37,0)-> (38,37,0))                 0.061     1.646
| (CHANY:1295320 L4 length:4 (38,38,0)-> (38,41,0))                 0.119     1.765
| (CHANX:1164412 L4 length:4 (39,40,0)-> (42,40,0))                 0.119     1.884
| (CHANY:1307124 L1 length:1 (42,41,0)-> (42,41,0))                 0.061     1.945
| (CHANX:1168631 L1 length:1 (42,41,0)-> (42,41,0))                 0.061     2.006
| (IPIN:786733 side: (TOP,) (42,41,0)0))                            0.101     2.106
| (intra 'clb' routing)                                             0.221     2.327
P[2].D[0] (dffre at (42,41))                                       -0.000     2.327
data arrival time                                                             2.327

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'clb' routing)                                             0.000     0.894
P[2].C[0] (dffre at (42,41))                                        0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.032     0.863
data required time                                                            0.863
-----------------------------------------------------------------------------------
data required time                                                            0.863
data arrival time                                                            -2.327
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.464


#Path 78
Startpoint: A[7].inpad[0] (.input at (48,44) clocked by clk)
Endpoint  : mul2[1].a[17] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
A[7].inpad[0] (.input at (48,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (OPIN:957578 side: (RIGHT,) (48,44,0)0))                          0.000     0.894
| (CHANY:1324789 L1 length:1 (48,44,0)-> (48,44,0))                 0.061     0.955
| (CHANX:1176989 L4 length:4 (48,43,0)-> (45,43,0))                 0.119     1.074
| (CHANY:1313073 L1 length:1 (44,43,0)-> (44,43,0))                 0.061     1.135
| (CHANX:1172673 L4 length:4 (44,42,0)-> (41,42,0))                 0.119     1.254
| (CHANY:1304277 L1 length:1 (41,42,0)-> (41,42,0))                 0.061     1.315
| (CHANX:1168413 L4 length:4 (41,41,0)-> (38,41,0))                 0.119     1.434
| (CHANX:1168361 L1 length:1 (38,41,0)-> (38,41,0))                 0.061     1.495
| (CHANY:1292421 L4 length:4 (37,41,0)-> (37,38,0))                 0.119     1.614
| (CHANX:1152045 L1 length:1 (37,37,0)-> (37,37,0))                 0.061     1.675
| (CHANY:1289249 L4 length:4 (36,37,0)-> (36,34,0))                 0.119     1.794
| (CHANX:1135729 L1 length:1 (36,33,0)-> (36,33,0))                 0.061     1.855
| (CHANY:1286077 L4 length:4 (35,33,0)-> (35,30,0))                 0.119     1.974
| (CHANY:1285959 L4 length:4 (35,31,0)-> (35,28,0))                 0.119     2.092
| (CHANX:1111275 L1 length:1 (35,27,0)-> (35,27,0))                 0.061     2.153
| (IPIN:555549 side: (TOP,) (35,27,0)0))                            0.101     2.254
| (intra 'dsp' routing)                                             0.000     2.254
mul2[1].a[17] (RS_DSP_MULT_REGIN at (35,26))                        0.000     2.254
data arrival time                                                             2.254

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.074     0.820
data required time                                                            0.820
-----------------------------------------------------------------------------------
data required time                                                            0.820
data arrival time                                                            -2.254
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.434


#Path 79
Startpoint: A[4].inpad[0] (.input at (48,44) clocked by clk)
Endpoint  : mul2[1].a[14] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
A[4].inpad[0] (.input at (48,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (OPIN:957581 side: (RIGHT,) (48,44,0)0))                          0.000     0.894
| (CHANY:1324795 L1 length:1 (48,44,0)-> (48,44,0))                 0.061     0.955
| (CHANX:1176983 L4 length:4 (48,43,0)-> (45,43,0))                 0.119     1.074
| (CHANY:1313079 L1 length:1 (44,43,0)-> (44,43,0))                 0.061     1.135
| (CHANX:1172667 L4 length:4 (44,42,0)-> (41,42,0))                 0.119     1.254
| (CHANY:1304131 L4 length:4 (41,42,0)-> (41,39,0))                 0.119     1.373
| (CHANX:1156367 L1 length:1 (41,38,0)-> (41,38,0))                 0.061     1.434
| (CHANY:1300959 L4 length:4 (40,38,0)-> (40,35,0))                 0.119     1.553
| (CHANX:1140051 L1 length:1 (40,34,0)-> (40,34,0))                 0.061     1.614
| (CHANY:1297787 L4 length:4 (39,34,0)-> (39,31,0))                 0.119     1.733
| (CHANX:1123735 L1 length:1 (39,30,0)-> (39,30,0))                 0.061     1.794
| (CHANY:1294615 L4 length:4 (38,30,0)-> (38,27,0))                 0.119     1.913
| (CHANX:1115381 L4 length:4 (38,28,0)-> (35,28,0))                 0.119     2.031
| (CHANX:1115247 L4 length:4 (36,28,0)-> (33,28,0))                 0.119     2.150
| (IPIN:555615 side: (TOP,) (35,28,0)0))                            0.101     2.251
| (intra 'dsp' routing)                                             0.000     2.251
mul2[1].a[14] (RS_DSP_MULT_REGIN at (35,26))                        0.000     2.251
data arrival time                                                             2.251

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.074     0.820
data required time                                                            0.820
-----------------------------------------------------------------------------------
data required time                                                            0.820
data arrival time                                                            -2.251
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.431


#Path 80
Startpoint: mul2[1].z[3] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Endpoint  : P[3].D[0] (dffre at (42,41) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN' Tcq_max)                           0.151     1.045
mul2[1].z[3] (RS_DSP_MULT_REGIN at (35,26)) [clock-to-output]       0.000     1.045
| (intra 'dsp' routing)                                             0.000     1.045
| (OPIN:555397 side: (TOP,) (35,26,0)0))                            0.000     1.045
| (CHANX:1107214 L1 length:1 (35,26,0)-> (35,26,0))                 0.061     1.106
| (CHANY:1285890 L4 length:4 (35,27,0)-> (35,30,0))                 0.119     1.225
| (CHANX:1123530 L1 length:1 (36,30,0)-> (36,30,0))                 0.061     1.286
| (CHANY:1289062 L4 length:4 (36,31,0)-> (36,34,0))                 0.119     1.405
| (CHANX:1139910 L4 length:4 (37,34,0)-> (40,34,0))                 0.119     1.524
| (CHANX:1140070 L1 length:1 (40,34,0)-> (40,34,0))                 0.061     1.585
| (CHANY:1300938 L4 length:4 (40,35,0)-> (40,38,0))                 0.119     1.704
| (CHANX:1152306 L1 length:1 (41,37,0)-> (41,37,0))                 0.061     1.765
| (CHANY:1304062 L4 length:4 (41,38,0)-> (41,41,0))                 0.119     1.884
| (CHANX:1168622 L1 length:1 (42,41,0)-> (42,41,0))                 0.061     1.945
| (IPIN:786729 side: (TOP,) (42,41,0)0))                            0.101     2.045
| (intra 'clb' routing)                                             0.221     2.266
P[3].D[0] (dffre at (42,41))                                        0.000     2.266
data arrival time                                                             2.266

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'clb' routing)                                             0.000     0.894
P[3].C[0] (dffre at (42,41))                                        0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.032     0.863
data required time                                                            0.863
-----------------------------------------------------------------------------------
data required time                                                            0.863
data arrival time                                                            -2.266
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.403


#Path 81
Startpoint: A[8].inpad[0] (.input at (48,44) clocked by clk)
Endpoint  : mul2[1].a[18] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
A[8].inpad[0] (.input at (48,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (OPIN:957577 side: (RIGHT,) (48,44,0)0))                          0.000     0.894
| (CHANY:1324787 L1 length:1 (48,44,0)-> (48,44,0))                 0.061     0.955
| (CHANX:1176991 L4 length:4 (48,43,0)-> (45,43,0))                 0.119     1.074
| (CHANY:1313071 L1 length:1 (44,43,0)-> (44,43,0))                 0.061     1.135
| (CHANX:1172675 L4 length:4 (44,42,0)-> (41,42,0))                 0.119     1.254
| (CHANY:1304283 L1 length:1 (41,42,0)-> (41,42,0))                 0.061     1.315
| (CHANX:1168407 L4 length:4 (41,41,0)-> (38,41,0))                 0.119     1.434
| (CHANY:1295319 L4 length:4 (38,41,0)-> (38,38,0))                 0.119     1.553
| (CHANX:1152123 L1 length:1 (38,37,0)-> (38,37,0))                 0.061     1.614
| (CHANY:1292147 L4 length:4 (37,37,0)-> (37,34,0))                 0.119     1.733
| (CHANX:1135807 L1 length:1 (37,33,0)-> (37,33,0))                 0.061     1.794
| (CHANY:1288975 L4 length:4 (36,33,0)-> (36,30,0))                 0.119     1.913
| (CHANX:1119491 L1 length:1 (36,29,0)-> (36,29,0))                 0.061     1.974
| (CHANY:1285803 L4 length:4 (35,29,0)-> (35,26,0))                 0.119     2.092
| (IPIN:555581 side: (RIGHT,) (35,27,0)0))                          0.101     2.193
| (intra 'dsp' routing)                                             0.000     2.193
mul2[1].a[18] (RS_DSP_MULT_REGIN at (35,26))                        0.000     2.193
data arrival time                                                             2.193

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.074     0.820
data required time                                                            0.820
-----------------------------------------------------------------------------------
data required time                                                            0.820
data arrival time                                                            -2.193
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.373


#Path 82
Startpoint: A[3].inpad[0] (.input at (48,44) clocked by clk)
Endpoint  : mul2[1].a[13] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
A[3].inpad[0] (.input at (48,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (OPIN:957582 side: (RIGHT,) (48,44,0)0))                          0.000     0.894
| (CHANY:1324797 L1 length:1 (48,44,0)-> (48,44,0))                 0.061     0.955
| (CHANX:1176981 L4 length:4 (48,43,0)-> (45,43,0))                 0.119     1.074
| (CHANY:1313081 L1 length:1 (44,43,0)-> (44,43,0))                 0.061     1.135
| (CHANX:1172665 L4 length:4 (44,42,0)-> (41,42,0))                 0.119     1.254
| (CHANY:1301365 L1 length:1 (40,42,0)-> (40,42,0))                 0.061     1.315
| (CHANX:1168349 L4 length:4 (40,41,0)-> (37,41,0))                 0.119     1.434
| (CHANY:1295335 L4 length:4 (38,41,0)-> (38,38,0))                 0.119     1.553
| (CHANX:1152107 L1 length:1 (38,37,0)-> (38,37,0))                 0.061     1.614
| (CHANY:1292163 L4 length:4 (37,37,0)-> (37,34,0))                 0.119     1.733
| (CHANX:1135791 L1 length:1 (37,33,0)-> (37,33,0))                 0.061     1.794
| (CHANY:1288991 L4 length:4 (36,33,0)-> (36,30,0))                 0.119     1.913
| (CHANX:1119475 L1 length:1 (36,29,0)-> (36,29,0))                 0.061     1.974
| (CHANY:1285819 L4 length:4 (35,29,0)-> (35,26,0))                 0.119     2.092
| (IPIN:555642 side: (RIGHT,) (35,28,0)0))                          0.101     2.193
| (intra 'dsp' routing)                                             0.000     2.193
mul2[1].a[13] (RS_DSP_MULT_REGIN at (35,26))                        0.000     2.193
data arrival time                                                             2.193

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.074     0.820
data required time                                                            0.820
-----------------------------------------------------------------------------------
data required time                                                            0.820
data arrival time                                                            -2.193
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.373


#Path 83
Startpoint: A[2].inpad[0] (.input at (48,44) clocked by clk)
Endpoint  : mul2[1].a[12] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
A[2].inpad[0] (.input at (48,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (OPIN:957583 side: (RIGHT,) (48,44,0)0))                          0.000     0.894
| (CHANY:1324799 L1 length:1 (48,44,0)-> (48,44,0))                 0.061     0.955
| (CHANX:1176979 L4 length:4 (48,43,0)-> (45,43,0))                 0.119     1.074
| (CHANY:1313083 L1 length:1 (44,43,0)-> (44,43,0))                 0.061     1.135
| (CHANX:1172663 L4 length:4 (44,42,0)-> (41,42,0))                 0.119     1.254
| (CHANY:1301367 L1 length:1 (40,42,0)-> (40,42,0))                 0.061     1.315
| (CHANX:1168347 L4 length:4 (40,41,0)-> (37,41,0))                 0.119     1.434
| (CHANY:1292419 L4 length:4 (37,41,0)-> (37,38,0))                 0.119     1.553
| (CHANX:1152047 L1 length:1 (37,37,0)-> (37,37,0))                 0.061     1.614
| (CHANY:1289247 L4 length:4 (36,37,0)-> (36,34,0))                 0.119     1.733
| (CHANX:1135731 L1 length:1 (36,33,0)-> (36,33,0))                 0.061     1.794
| (CHANY:1286075 L4 length:4 (35,33,0)-> (35,30,0))                 0.119     1.913
| (CHANY:1285953 L4 length:4 (35,31,0)-> (35,28,0))                 0.119     2.031
| (CHANX:1115349 L1 length:1 (35,28,0)-> (35,28,0))                 0.061     2.092
| (IPIN:555624 side: (TOP,) (35,28,0)0))                            0.101     2.193
| (intra 'dsp' routing)                                             0.000     2.193
mul2[1].a[12] (RS_DSP_MULT_REGIN at (35,26))                        0.000     2.193
data arrival time                                                             2.193

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.074     0.820
data required time                                                            0.820
-----------------------------------------------------------------------------------
data required time                                                            0.820
data arrival time                                                            -2.193
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.373


#Path 84
Startpoint: A[5].inpad[0] (.input at (48,44) clocked by clk)
Endpoint  : mul2[1].a[15] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
A[5].inpad[0] (.input at (48,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (OPIN:957580 side: (RIGHT,) (48,44,0)0))                          0.000     0.894
| (CHANY:1324621 L4 length:4 (48,44,0)-> (48,41,0))                 0.119     1.013
| (CHANX:1164965 L1 length:1 (48,40,0)-> (48,40,0))                 0.061     1.074
| (CHANY:1321449 L4 length:4 (47,40,0)-> (47,37,0))                 0.119     1.193
| (CHANX:1148457 L4 length:4 (47,36,0)-> (44,36,0))                 0.119     1.312
| (CHANY:1309733 L1 length:1 (43,36,0)-> (43,36,0))                 0.061     1.373
| (CHANX:1144141 L4 length:4 (43,35,0)-> (40,35,0))                 0.119     1.492
| (CHANX:1144121 L1 length:1 (40,35,0)-> (40,35,0))                 0.061     1.553
| (CHANY:1297845 L4 length:4 (39,35,0)-> (39,32,0))                 0.119     1.672
| (CHANX:1127805 L1 length:1 (39,31,0)-> (39,31,0))                 0.061     1.733
| (CHANY:1294673 L4 length:4 (38,31,0)-> (38,28,0))                 0.119     1.852
| (CHANY:1294723 L1 length:1 (38,29,0)-> (38,29,0))                 0.061     1.913
| (CHANX:1115375 L4 length:4 (38,28,0)-> (35,28,0))                 0.119     2.031
| (CHANX:1115359 L1 length:1 (35,28,0)-> (35,28,0))                 0.061     2.092
| (IPIN:555613 side: (TOP,) (35,28,0)0))                            0.101     2.193
| (intra 'dsp' routing)                                             0.000     2.193
mul2[1].a[15] (RS_DSP_MULT_REGIN at (35,26))                        0.000     2.193
data arrival time                                                             2.193

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.074     0.820
data required time                                                            0.820
-----------------------------------------------------------------------------------
data required time                                                            0.820
data arrival time                                                            -2.193
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.373


#Path 85
Startpoint: A[13].inpad[0] (.input at (48,44) clocked by clk)
Endpoint  : mul2[1].a[3] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
A[13].inpad[0] (.input at (48,44))                                  0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (OPIN:957572 side: (RIGHT,) (48,44,0)0))                          0.000     0.894
| (CHANY:1324617 L4 length:4 (48,44,0)-> (48,41,0))                 0.119     1.013
| (CHANX:1164777 L4 length:4 (48,40,0)-> (45,40,0))                 0.119     1.132
| (CHANX:1164749 L1 length:1 (45,40,0)-> (45,40,0))                 0.061     1.193
| (CHANY:1312737 L4 length:4 (44,40,0)-> (44,37,0))                 0.119     1.312
| (CHANX:1152501 L1 length:1 (44,37,0)-> (44,37,0))                 0.061     1.373
| (CHANY:1309625 L4 length:4 (43,37,0)-> (43,34,0))                 0.119     1.492
| (CHANX:1136185 L1 length:1 (43,33,0)-> (43,33,0))                 0.061     1.553
| (CHANY:1306453 L4 length:4 (42,33,0)-> (42,30,0))                 0.119     1.672
| (CHANX:1123761 L4 length:4 (42,30,0)-> (39,30,0))                 0.119     1.791
| (CHANX:1123749 L1 length:1 (39,30,0)-> (39,30,0))                 0.061     1.852
| (CHANY:1294601 L4 length:4 (38,30,0)-> (38,27,0))                 0.119     1.970
| (CHANX:1107241 L4 length:4 (38,26,0)-> (35,26,0))                 0.119     2.089
| (IPIN:555491 side: (TOP,) (35,26,0)0))                            0.101     2.190
| (intra 'dsp' routing)                                             0.000     2.190
mul2[1].a[3] (RS_DSP_MULT_REGIN at (35,26))                         0.000     2.190
data arrival time                                                             2.190

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.074     0.820
data required time                                                            0.820
-----------------------------------------------------------------------------------
data required time                                                            0.820
data arrival time                                                            -2.190
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.370


#Path 86
Startpoint: mul2[1].z[9] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Endpoint  : P[9].D[0] (dffre at (42,41) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN' Tcq_max)                           0.151     1.045
mul2[1].z[9] (RS_DSP_MULT_REGIN at (35,26)) [clock-to-output]       0.000     1.045
| (intra 'dsp' routing)                                             0.000     1.045
| (OPIN:555403 side: (TOP,) (35,26,0)0))                            0.000     1.045
| (CHANX:1107226 L1 length:1 (35,26,0)-> (35,26,0))                 0.061     1.106
| (CHANY:1285878 L4 length:4 (35,27,0)-> (35,30,0))                 0.119     1.225
| (CHANX:1123542 L1 length:1 (36,30,0)-> (36,30,0))                 0.061     1.286
| (CHANY:1289050 L4 length:4 (36,31,0)-> (36,34,0))                 0.119     1.405
| (CHANX:1135842 L4 length:4 (37,33,0)-> (40,33,0))                 0.119     1.524
| (CHANX:1135994 L1 length:1 (40,33,0)-> (40,33,0))                 0.061     1.585
| (CHANY:1300886 L4 length:4 (40,34,0)-> (40,37,0))                 0.119     1.704
| (CHANX:1152310 L1 length:1 (41,37,0)-> (41,37,0))                 0.061     1.765
| (CHANY:1304058 L4 length:4 (41,38,0)-> (41,41,0))                 0.119     1.884
| (CHANX:1168626 L1 length:1 (42,41,0)-> (42,41,0))                 0.061     1.945
| (IPIN:786715 side: (TOP,) (42,41,0)0))                            0.101     2.045
| (intra 'clb' routing)                                             0.184     2.230
P[9].D[0] (dffre at (42,41))                                        0.000     2.230
data arrival time                                                             2.230

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'clb' routing)                                             0.000     0.894
P[9].C[0] (dffre at (42,41))                                        0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.032     0.863
data required time                                                            0.863
-----------------------------------------------------------------------------------
data required time                                                            0.863
data arrival time                                                            -2.230
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.367


#Path 87
Startpoint: mul2[1].z[5] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Endpoint  : P[5].D[0] (dffre at (42,41) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN' Tcq_max)                           0.151     1.045
mul2[1].z[5] (RS_DSP_MULT_REGIN at (35,26)) [clock-to-output]       0.000     1.045
| (intra 'dsp' routing)                                             0.000     1.045
| (OPIN:555399 side: (TOP,) (35,26,0)0))                            0.000     1.045
| (CHANX:1107218 L1 length:1 (35,26,0)-> (35,26,0))                 0.061     1.106
| (CHANY:1285886 L4 length:4 (35,27,0)-> (35,30,0))                 0.119     1.225
| (CHANX:1123534 L1 length:1 (36,30,0)-> (36,30,0))                 0.061     1.286
| (CHANY:1289058 L4 length:4 (36,31,0)-> (36,34,0))                 0.119     1.405
| (CHANX:1135802 L1 length:1 (37,33,0)-> (37,33,0))                 0.061     1.466
| (CHANY:1292150 L4 length:4 (37,34,0)-> (37,37,0))                 0.119     1.585
| (CHANX:1152118 L1 length:1 (38,37,0)-> (38,37,0))                 0.061     1.646
| (CHANY:1295322 L4 length:4 (38,38,0)-> (38,41,0))                 0.119     1.765
| (CHANX:1164418 L4 length:4 (39,40,0)-> (42,40,0))                 0.119     1.884
| (CHANY:1307118 L1 length:1 (42,41,0)-> (42,41,0))                 0.061     1.945
| (IPIN:786757 side: (RIGHT,) (42,41,0)0))                          0.101     2.045
| (intra 'clb' routing)                                             0.184     2.230
P[5].D[0] (dffre at (42,41))                                       -0.000     2.230
data arrival time                                                             2.230

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'clb' routing)                                             0.000     0.894
P[5].C[0] (dffre at (42,41))                                        0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.032     0.863
data required time                                                            0.863
-----------------------------------------------------------------------------------
data required time                                                            0.863
data arrival time                                                            -2.230
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.367


#Path 88
Startpoint: mul2[1].z[8] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Endpoint  : P[8].D[0] (dffre at (42,41) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN' Tcq_max)                           0.151     1.045
mul2[1].z[8] (RS_DSP_MULT_REGIN at (35,26)) [clock-to-output]       0.000     1.045
| (intra 'dsp' routing)                                             0.000     1.045
| (OPIN:555402 side: (TOP,) (35,26,0)0))                            0.000     1.045
| (CHANX:1107240 L4 length:4 (35,26,0)-> (38,26,0))                 0.119     1.164
| (CHANY:1294600 L4 length:4 (38,27,0)-> (38,30,0))                 0.119     1.283
| (CHANX:1123748 L1 length:1 (39,30,0)-> (39,30,0))                 0.061     1.344
| (CHANY:1297772 L4 length:4 (39,31,0)-> (39,34,0))                 0.119     1.463
| (CHANX:1135992 L1 length:1 (40,33,0)-> (40,33,0))                 0.061     1.524
| (CHANY:1300888 L4 length:4 (40,34,0)-> (40,37,0))                 0.119     1.643
| (CHANX:1152308 L1 length:1 (41,37,0)-> (41,37,0))                 0.061     1.704
| (CHANY:1304060 L4 length:4 (41,38,0)-> (41,41,0))                 0.119     1.823
| (CHANX:1168624 L1 length:1 (42,41,0)-> (42,41,0))                 0.061     1.884
| (IPIN:786714 side: (TOP,) (42,41,0)0))                            0.101     1.985
| (intra 'clb' routing)                                             0.184     2.169
P[8].D[0] (dffre at (42,41))                                        0.000     2.169
data arrival time                                                             2.169

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'clb' routing)                                             0.000     0.894
P[8].C[0] (dffre at (42,41))                                        0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.032     0.863
data required time                                                            0.863
-----------------------------------------------------------------------------------
data required time                                                            0.863
data arrival time                                                            -2.169
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.306


#Path 89
Startpoint: mul2[1].z[20] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Endpoint  : P[33].D[0] (dffre at (32,25) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN' Tcq_max)                           0.151     1.045
mul2[1].z[20] (RS_DSP_MULT_REGIN at (35,26)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                             0.000     1.045
| (OPIN:555414 side: (RIGHT,) (35,26,0)0))                          0.000     1.045
| (CHANY:1285784 L1 length:1 (35,26,0)-> (35,26,0))                 0.061     1.106
| (CHANX:1107227 L1 length:1 (35,26,0)-> (35,26,0))                 0.061     1.167
| (CHANY:1282707 L4 length:4 (34,26,0)-> (34,23,0))                 0.119     1.286
| (CHANX:1098857 L4 length:4 (34,24,0)-> (31,24,0))                 0.119     1.405
| (CHANY:1276970 L1 length:1 (32,25,0)-> (32,25,0))                 0.061     1.466
| (CHANX:1102957 L1 length:1 (32,25,0)-> (32,25,0))                 0.061     1.527
| (IPIN:538778 side: (TOP,) (32,25,0)0))                            0.101     1.628
| (intra 'clb' routing)                                             0.303     1.931
P[33].D[0] (dffre at (32,25))                                       0.000     1.931
data arrival time                                                             1.931

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'clb' routing)                                             0.000     0.894
P[33].C[0] (dffre at (32,25))                                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.032     0.863
data required time                                                            0.863
-----------------------------------------------------------------------------------
data required time                                                            0.863
data arrival time                                                            -1.931
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.068


#Path 90
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[1].R[0] (dffre at (42,41) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input at (51,44))                               0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                       0.000     0.894
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))              0.119     1.013
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))              0.119     1.132
| (CHANY:1321765 L1 length:1 (47,42,0)-> (47,42,0))              0.061     1.193
| (CHANX:1168781 L4 length:4 (47,41,0)-> (44,41,0))              0.119     1.312
| (CHANY:1310049 L1 length:1 (43,41,0)-> (43,41,0))              0.061     1.373
| (CHANX:1164465 L4 length:4 (43,40,0)-> (40,40,0))              0.119     1.492
| (CHANY:1301316 L1 length:1 (40,41,0)-> (40,41,0))              0.061     1.553
| (CHANX:1168584 L4 length:4 (41,41,0)-> (44,41,0))              0.119     1.672
| (IPIN:786735 side: (TOP,) (42,41,0)0))                         0.101     1.772
| (intra 'clb' routing)                                          0.085     1.858
P[1].R[0] (dffre at (42,41))                                     0.000     1.858
data arrival time                                                          1.858

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[1].C[0] (dffre at (42,41))                                     0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.858
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.995


#Path 91
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[2].R[0] (dffre at (42,41) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input at (51,44))                               0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                       0.000     0.894
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))              0.119     1.013
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))              0.119     1.132
| (CHANY:1321765 L1 length:1 (47,42,0)-> (47,42,0))              0.061     1.193
| (CHANX:1168781 L4 length:4 (47,41,0)-> (44,41,0))              0.119     1.312
| (CHANY:1310049 L1 length:1 (43,41,0)-> (43,41,0))              0.061     1.373
| (CHANX:1164465 L4 length:4 (43,40,0)-> (40,40,0))              0.119     1.492
| (CHANY:1301316 L1 length:1 (40,41,0)-> (40,41,0))              0.061     1.553
| (CHANX:1168584 L4 length:4 (41,41,0)-> (44,41,0))              0.119     1.672
| (IPIN:786735 side: (TOP,) (42,41,0)0))                         0.101     1.772
| (intra 'clb' routing)                                          0.085     1.858
P[2].R[0] (dffre at (42,41))                                     0.000     1.858
data arrival time                                                          1.858

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[2].C[0] (dffre at (42,41))                                     0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.858
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.995


#Path 92
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[3].R[0] (dffre at (42,41) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input at (51,44))                               0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                       0.000     0.894
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))              0.119     1.013
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))              0.119     1.132
| (CHANY:1321765 L1 length:1 (47,42,0)-> (47,42,0))              0.061     1.193
| (CHANX:1168781 L4 length:4 (47,41,0)-> (44,41,0))              0.119     1.312
| (CHANY:1310049 L1 length:1 (43,41,0)-> (43,41,0))              0.061     1.373
| (CHANX:1164465 L4 length:4 (43,40,0)-> (40,40,0))              0.119     1.492
| (CHANY:1301316 L1 length:1 (40,41,0)-> (40,41,0))              0.061     1.553
| (CHANX:1168584 L4 length:4 (41,41,0)-> (44,41,0))              0.119     1.672
| (IPIN:786735 side: (TOP,) (42,41,0)0))                         0.101     1.772
| (intra 'clb' routing)                                          0.085     1.858
P[3].R[0] (dffre at (42,41))                                     0.000     1.858
data arrival time                                                          1.858

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[3].C[0] (dffre at (42,41))                                     0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.858
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.995


#Path 93
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[10].R[0] (dffre at (42,41) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input at (51,44))                               0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                       0.000     0.894
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))              0.119     1.013
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))              0.119     1.132
| (CHANY:1321765 L1 length:1 (47,42,0)-> (47,42,0))              0.061     1.193
| (CHANX:1168781 L4 length:4 (47,41,0)-> (44,41,0))              0.119     1.312
| (CHANY:1310049 L1 length:1 (43,41,0)-> (43,41,0))              0.061     1.373
| (CHANX:1164465 L4 length:4 (43,40,0)-> (40,40,0))              0.119     1.492
| (CHANY:1301316 L1 length:1 (40,41,0)-> (40,41,0))              0.061     1.553
| (CHANX:1168584 L4 length:4 (41,41,0)-> (44,41,0))              0.119     1.672
| (IPIN:786735 side: (TOP,) (42,41,0)0))                         0.101     1.772
| (intra 'clb' routing)                                          0.085     1.858
P[10].R[0] (dffre at (42,41))                                    0.000     1.858
data arrival time                                                          1.858

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[10].C[0] (dffre at (42,41))                                    0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.858
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.995


#Path 94
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[9].R[0] (dffre at (42,41) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input at (51,44))                               0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                       0.000     0.894
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))              0.119     1.013
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))              0.119     1.132
| (CHANY:1321765 L1 length:1 (47,42,0)-> (47,42,0))              0.061     1.193
| (CHANX:1168781 L4 length:4 (47,41,0)-> (44,41,0))              0.119     1.312
| (CHANY:1310049 L1 length:1 (43,41,0)-> (43,41,0))              0.061     1.373
| (CHANX:1164465 L4 length:4 (43,40,0)-> (40,40,0))              0.119     1.492
| (CHANY:1301316 L1 length:1 (40,41,0)-> (40,41,0))              0.061     1.553
| (CHANX:1168584 L4 length:4 (41,41,0)-> (44,41,0))              0.119     1.672
| (IPIN:786735 side: (TOP,) (42,41,0)0))                         0.101     1.772
| (intra 'clb' routing)                                          0.085     1.858
P[9].R[0] (dffre at (42,41))                                     0.000     1.858
data arrival time                                                          1.858

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[9].C[0] (dffre at (42,41))                                     0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.858
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.995


#Path 95
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[8].R[0] (dffre at (42,41) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input at (51,44))                               0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                       0.000     0.894
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))              0.119     1.013
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))              0.119     1.132
| (CHANY:1321765 L1 length:1 (47,42,0)-> (47,42,0))              0.061     1.193
| (CHANX:1168781 L4 length:4 (47,41,0)-> (44,41,0))              0.119     1.312
| (CHANY:1310049 L1 length:1 (43,41,0)-> (43,41,0))              0.061     1.373
| (CHANX:1164465 L4 length:4 (43,40,0)-> (40,40,0))              0.119     1.492
| (CHANY:1301316 L1 length:1 (40,41,0)-> (40,41,0))              0.061     1.553
| (CHANX:1168584 L4 length:4 (41,41,0)-> (44,41,0))              0.119     1.672
| (IPIN:786735 side: (TOP,) (42,41,0)0))                         0.101     1.772
| (intra 'clb' routing)                                          0.085     1.858
P[8].R[0] (dffre at (42,41))                                     0.000     1.858
data arrival time                                                          1.858

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[8].C[0] (dffre at (42,41))                                     0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.858
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.995


#Path 96
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[7].R[0] (dffre at (42,41) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input at (51,44))                               0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                       0.000     0.894
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))              0.119     1.013
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))              0.119     1.132
| (CHANY:1321765 L1 length:1 (47,42,0)-> (47,42,0))              0.061     1.193
| (CHANX:1168781 L4 length:4 (47,41,0)-> (44,41,0))              0.119     1.312
| (CHANY:1310049 L1 length:1 (43,41,0)-> (43,41,0))              0.061     1.373
| (CHANX:1164465 L4 length:4 (43,40,0)-> (40,40,0))              0.119     1.492
| (CHANY:1301316 L1 length:1 (40,41,0)-> (40,41,0))              0.061     1.553
| (CHANX:1168584 L4 length:4 (41,41,0)-> (44,41,0))              0.119     1.672
| (IPIN:786735 side: (TOP,) (42,41,0)0))                         0.101     1.772
| (intra 'clb' routing)                                          0.085     1.858
P[7].R[0] (dffre at (42,41))                                     0.000     1.858
data arrival time                                                          1.858

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[7].C[0] (dffre at (42,41))                                     0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.858
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.995


#Path 97
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[6].R[0] (dffre at (42,41) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input at (51,44))                               0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                       0.000     0.894
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))              0.119     1.013
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))              0.119     1.132
| (CHANY:1321765 L1 length:1 (47,42,0)-> (47,42,0))              0.061     1.193
| (CHANX:1168781 L4 length:4 (47,41,0)-> (44,41,0))              0.119     1.312
| (CHANY:1310049 L1 length:1 (43,41,0)-> (43,41,0))              0.061     1.373
| (CHANX:1164465 L4 length:4 (43,40,0)-> (40,40,0))              0.119     1.492
| (CHANY:1301316 L1 length:1 (40,41,0)-> (40,41,0))              0.061     1.553
| (CHANX:1168584 L4 length:4 (41,41,0)-> (44,41,0))              0.119     1.672
| (IPIN:786735 side: (TOP,) (42,41,0)0))                         0.101     1.772
| (intra 'clb' routing)                                          0.085     1.858
P[6].R[0] (dffre at (42,41))                                     0.000     1.858
data arrival time                                                          1.858

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[6].C[0] (dffre at (42,41))                                     0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.858
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.995


#Path 98
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[5].R[0] (dffre at (42,41) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input at (51,44))                               0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                       0.000     0.894
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))              0.119     1.013
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))              0.119     1.132
| (CHANY:1321765 L1 length:1 (47,42,0)-> (47,42,0))              0.061     1.193
| (CHANX:1168781 L4 length:4 (47,41,0)-> (44,41,0))              0.119     1.312
| (CHANY:1310049 L1 length:1 (43,41,0)-> (43,41,0))              0.061     1.373
| (CHANX:1164465 L4 length:4 (43,40,0)-> (40,40,0))              0.119     1.492
| (CHANY:1301316 L1 length:1 (40,41,0)-> (40,41,0))              0.061     1.553
| (CHANX:1168584 L4 length:4 (41,41,0)-> (44,41,0))              0.119     1.672
| (IPIN:786735 side: (TOP,) (42,41,0)0))                         0.101     1.772
| (intra 'clb' routing)                                          0.085     1.858
P[5].R[0] (dffre at (42,41))                                     0.000     1.858
data arrival time                                                          1.858

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[5].C[0] (dffre at (42,41))                                     0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.858
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.995


#Path 99
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[4].R[0] (dffre at (42,41) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input at (51,44))                               0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                       0.000     0.894
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))              0.119     1.013
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))              0.119     1.132
| (CHANY:1321765 L1 length:1 (47,42,0)-> (47,42,0))              0.061     1.193
| (CHANX:1168781 L4 length:4 (47,41,0)-> (44,41,0))              0.119     1.312
| (CHANY:1310049 L1 length:1 (43,41,0)-> (43,41,0))              0.061     1.373
| (CHANX:1164465 L4 length:4 (43,40,0)-> (40,40,0))              0.119     1.492
| (CHANY:1301316 L1 length:1 (40,41,0)-> (40,41,0))              0.061     1.553
| (CHANX:1168584 L4 length:4 (41,41,0)-> (44,41,0))              0.119     1.672
| (IPIN:786735 side: (TOP,) (42,41,0)0))                         0.101     1.772
| (intra 'clb' routing)                                          0.085     1.858
P[4].R[0] (dffre at (42,41))                                     0.000     1.858
data arrival time                                                          1.858

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[4].C[0] (dffre at (42,41))                                     0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.858
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.995


#Path 100
Startpoint: mul2[1].z[13] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Endpoint  : P[13].D[0] (dffre at (32,25) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN' Tcq_max)                           0.151     1.045
mul2[1].z[13] (RS_DSP_MULT_REGIN at (35,26)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                             0.000     1.045
| (OPIN:555407 side: (RIGHT,) (35,26,0)0))                          0.000     1.045
| (CHANY:1285771 L1 length:1 (35,26,0)-> (35,26,0))                 0.061     1.106
| (CHANX:1103015 L4 length:4 (35,25,0)-> (32,25,0))                 0.119     1.225
| (CHANY:1279909 L1 length:1 (33,25,0)-> (33,25,0))                 0.061     1.286
| (CHANX:1098797 L4 length:4 (33,24,0)-> (30,24,0))                 0.119     1.405
| (CHANY:1276980 L1 length:1 (32,25,0)-> (32,25,0))                 0.061     1.466
| (IPIN:538810 side: (RIGHT,) (32,25,0)0))                          0.101     1.567
| (intra 'clb' routing)                                             0.282     1.849
P[13].D[0] (dffre at (32,25))                                       0.000     1.849
data arrival time                                                             1.849

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'clb' routing)                                             0.000     0.894
P[13].C[0] (dffre at (32,25))                                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.032     0.863
data required time                                                            0.863
-----------------------------------------------------------------------------------
data required time                                                            0.863
data arrival time                                                            -1.849
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -0.986


#End of timing report
