/* Generated by Yosys 0.62 (git sha1 7326bb7d6641500ecb285c291a54a662cb1e76cf, g++ 14.3.0-16 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/home/conda/feedstock_root/build_artifacts/yosys_1770212898249/work=/usr/local/src/conda/yosys-0.62 -fdebug-prefix-map=/home/dp665/.conda/envs/synth-research=/usr/local/src/conda-prefix -fPIC -O3) */

module hijk_flat(OUT, IN, CLK, RESET_N);
  output OUT;
  reg OUT;
  input IN;
  wire IN;
  input CLK;
  wire CLK;
  input RESET_N;
  wire RESET_N;
  wire _0_;
  wire _1_;
  reg REG_D1_R;
  always @(posedge CLK)
    REG_D1_R <= _0_;
  always @(posedge CLK)
    OUT <= _1_;
  assign _1_ = RESET_N ? REG_D1_R : 1'h0;
  assign _0_ = RESET_N ? IN : 1'h0;
endmodule
