# UART
specification given in file name UART
verilog HDL code is given for the uart in (.v) format
timing constraints is applied to RTL for target device xc7z020clg484 -1(zedboard) in vivado
for different zed board contraints will change. don't add this contraint file if you are using other vendor tools.
