Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu May  2 20:39:49 2024
| Host         : DESKTOP-1NKR81U running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file controlador_timing_summary_routed.rpt -pb controlador_timing_summary_routed.pb -rpx controlador_timing_summary_routed.rpx -warn_on_violation
| Design       : controlador
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  19          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.722        0.000                      0                  116        0.185        0.000                      0                  116        4.500        0.000                       0                    54  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.722        0.000                      0                  116        0.185        0.000                      0                  116        4.500        0.000                       0                    54  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.722ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.722ns  (required time - arrival time)
  Source:                 Inst_CPU/divclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_CPU/retardo_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.788ns  (logic 1.188ns (24.810%)  route 3.600ns (75.190%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.626     5.147    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X65Y56         FDRE                                         r  Inst_CPU/divclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y56         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  Inst_CPU/divclk_reg[0]/Q
                         net (fo=5, routed)           1.151     6.754    Inst_CPU/divclk_reg_n_0_[0]
    SLICE_X65Y53         LUT3 (Prop_lut3_I2_O)        0.152     6.906 f  Inst_CPU/divclk[10]_i_9/O
                         net (fo=1, routed)           0.266     7.171    Inst_CPU/divclk[10]_i_9_n_0
    SLICE_X65Y53         LUT5 (Prop_lut5_I4_O)        0.332     7.503 r  Inst_CPU/divclk[10]_i_4/O
                         net (fo=13, routed)          0.676     8.180    Inst_CPU/divclk[10]_i_4_n_0
    SLICE_X61Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.304 r  Inst_CPU/retardo[15]_i_1/O
                         net (fo=17, routed)          0.749     9.053    Inst_CPU/retardo
    SLICE_X61Y55         LUT3 (Prop_lut3_I0_O)        0.124     9.177 r  Inst_CPU/retardo[13]_i_1/O
                         net (fo=12, routed)          0.759     9.935    Inst_CPU/retardo[13]_i_1_n_0
    SLICE_X62Y55         FDRE                                         r  Inst_CPU/retardo_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.509    14.850    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X62Y55         FDRE                                         r  Inst_CPU/retardo_reg[10]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X62Y55         FDRE (Setup_fdre_C_R)       -0.429    14.658    Inst_CPU/retardo_reg[10]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -9.935    
  -------------------------------------------------------------------
                         slack                                  4.722    

Slack (MET) :             4.722ns  (required time - arrival time)
  Source:                 Inst_CPU/divclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_CPU/retardo_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.788ns  (logic 1.188ns (24.810%)  route 3.600ns (75.190%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.626     5.147    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X65Y56         FDRE                                         r  Inst_CPU/divclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y56         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  Inst_CPU/divclk_reg[0]/Q
                         net (fo=5, routed)           1.151     6.754    Inst_CPU/divclk_reg_n_0_[0]
    SLICE_X65Y53         LUT3 (Prop_lut3_I2_O)        0.152     6.906 f  Inst_CPU/divclk[10]_i_9/O
                         net (fo=1, routed)           0.266     7.171    Inst_CPU/divclk[10]_i_9_n_0
    SLICE_X65Y53         LUT5 (Prop_lut5_I4_O)        0.332     7.503 r  Inst_CPU/divclk[10]_i_4/O
                         net (fo=13, routed)          0.676     8.180    Inst_CPU/divclk[10]_i_4_n_0
    SLICE_X61Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.304 r  Inst_CPU/retardo[15]_i_1/O
                         net (fo=17, routed)          0.749     9.053    Inst_CPU/retardo
    SLICE_X61Y55         LUT3 (Prop_lut3_I0_O)        0.124     9.177 r  Inst_CPU/retardo[13]_i_1/O
                         net (fo=12, routed)          0.759     9.935    Inst_CPU/retardo[13]_i_1_n_0
    SLICE_X62Y55         FDRE                                         r  Inst_CPU/retardo_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.509    14.850    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X62Y55         FDRE                                         r  Inst_CPU/retardo_reg[11]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X62Y55         FDRE (Setup_fdre_C_R)       -0.429    14.658    Inst_CPU/retardo_reg[11]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -9.935    
  -------------------------------------------------------------------
                         slack                                  4.722    

Slack (MET) :             4.722ns  (required time - arrival time)
  Source:                 Inst_CPU/divclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_CPU/retardo_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.788ns  (logic 1.188ns (24.810%)  route 3.600ns (75.190%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.626     5.147    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X65Y56         FDRE                                         r  Inst_CPU/divclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y56         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  Inst_CPU/divclk_reg[0]/Q
                         net (fo=5, routed)           1.151     6.754    Inst_CPU/divclk_reg_n_0_[0]
    SLICE_X65Y53         LUT3 (Prop_lut3_I2_O)        0.152     6.906 f  Inst_CPU/divclk[10]_i_9/O
                         net (fo=1, routed)           0.266     7.171    Inst_CPU/divclk[10]_i_9_n_0
    SLICE_X65Y53         LUT5 (Prop_lut5_I4_O)        0.332     7.503 r  Inst_CPU/divclk[10]_i_4/O
                         net (fo=13, routed)          0.676     8.180    Inst_CPU/divclk[10]_i_4_n_0
    SLICE_X61Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.304 r  Inst_CPU/retardo[15]_i_1/O
                         net (fo=17, routed)          0.749     9.053    Inst_CPU/retardo
    SLICE_X61Y55         LUT3 (Prop_lut3_I0_O)        0.124     9.177 r  Inst_CPU/retardo[13]_i_1/O
                         net (fo=12, routed)          0.759     9.935    Inst_CPU/retardo[13]_i_1_n_0
    SLICE_X62Y55         FDRE                                         r  Inst_CPU/retardo_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.509    14.850    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X62Y55         FDRE                                         r  Inst_CPU/retardo_reg[12]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X62Y55         FDRE (Setup_fdre_C_R)       -0.429    14.658    Inst_CPU/retardo_reg[12]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -9.935    
  -------------------------------------------------------------------
                         slack                                  4.722    

Slack (MET) :             4.722ns  (required time - arrival time)
  Source:                 Inst_CPU/divclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_CPU/retardo_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.788ns  (logic 1.188ns (24.810%)  route 3.600ns (75.190%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.626     5.147    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X65Y56         FDRE                                         r  Inst_CPU/divclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y56         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  Inst_CPU/divclk_reg[0]/Q
                         net (fo=5, routed)           1.151     6.754    Inst_CPU/divclk_reg_n_0_[0]
    SLICE_X65Y53         LUT3 (Prop_lut3_I2_O)        0.152     6.906 f  Inst_CPU/divclk[10]_i_9/O
                         net (fo=1, routed)           0.266     7.171    Inst_CPU/divclk[10]_i_9_n_0
    SLICE_X65Y53         LUT5 (Prop_lut5_I4_O)        0.332     7.503 r  Inst_CPU/divclk[10]_i_4/O
                         net (fo=13, routed)          0.676     8.180    Inst_CPU/divclk[10]_i_4_n_0
    SLICE_X61Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.304 r  Inst_CPU/retardo[15]_i_1/O
                         net (fo=17, routed)          0.749     9.053    Inst_CPU/retardo
    SLICE_X61Y55         LUT3 (Prop_lut3_I0_O)        0.124     9.177 r  Inst_CPU/retardo[13]_i_1/O
                         net (fo=12, routed)          0.759     9.935    Inst_CPU/retardo[13]_i_1_n_0
    SLICE_X62Y55         FDRE                                         r  Inst_CPU/retardo_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.509    14.850    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X62Y55         FDRE                                         r  Inst_CPU/retardo_reg[9]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X62Y55         FDRE (Setup_fdre_C_R)       -0.429    14.658    Inst_CPU/retardo_reg[9]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -9.935    
  -------------------------------------------------------------------
                         slack                                  4.722    

Slack (MET) :             4.771ns  (required time - arrival time)
  Source:                 Inst_CPU/divclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_CPU/retardo_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.739ns  (logic 1.188ns (25.067%)  route 3.551ns (74.933%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.626     5.147    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X65Y56         FDRE                                         r  Inst_CPU/divclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y56         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  Inst_CPU/divclk_reg[0]/Q
                         net (fo=5, routed)           1.151     6.754    Inst_CPU/divclk_reg_n_0_[0]
    SLICE_X65Y53         LUT3 (Prop_lut3_I2_O)        0.152     6.906 f  Inst_CPU/divclk[10]_i_9/O
                         net (fo=1, routed)           0.266     7.171    Inst_CPU/divclk[10]_i_9_n_0
    SLICE_X65Y53         LUT5 (Prop_lut5_I4_O)        0.332     7.503 r  Inst_CPU/divclk[10]_i_4/O
                         net (fo=13, routed)          0.676     8.180    Inst_CPU/divclk[10]_i_4_n_0
    SLICE_X61Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.304 r  Inst_CPU/retardo[15]_i_1/O
                         net (fo=17, routed)          0.749     9.053    Inst_CPU/retardo
    SLICE_X61Y55         LUT3 (Prop_lut3_I0_O)        0.124     9.177 r  Inst_CPU/retardo[13]_i_1/O
                         net (fo=12, routed)          0.710     9.886    Inst_CPU/retardo[13]_i_1_n_0
    SLICE_X62Y53         FDRE                                         r  Inst_CPU/retardo_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.509    14.850    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X62Y53         FDRE                                         r  Inst_CPU/retardo_reg[2]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X62Y53         FDRE (Setup_fdre_C_R)       -0.429    14.658    Inst_CPU/retardo_reg[2]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -9.886    
  -------------------------------------------------------------------
                         slack                                  4.771    

Slack (MET) :             4.771ns  (required time - arrival time)
  Source:                 Inst_CPU/divclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_CPU/retardo_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.739ns  (logic 1.188ns (25.067%)  route 3.551ns (74.933%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.626     5.147    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X65Y56         FDRE                                         r  Inst_CPU/divclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y56         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  Inst_CPU/divclk_reg[0]/Q
                         net (fo=5, routed)           1.151     6.754    Inst_CPU/divclk_reg_n_0_[0]
    SLICE_X65Y53         LUT3 (Prop_lut3_I2_O)        0.152     6.906 f  Inst_CPU/divclk[10]_i_9/O
                         net (fo=1, routed)           0.266     7.171    Inst_CPU/divclk[10]_i_9_n_0
    SLICE_X65Y53         LUT5 (Prop_lut5_I4_O)        0.332     7.503 r  Inst_CPU/divclk[10]_i_4/O
                         net (fo=13, routed)          0.676     8.180    Inst_CPU/divclk[10]_i_4_n_0
    SLICE_X61Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.304 r  Inst_CPU/retardo[15]_i_1/O
                         net (fo=17, routed)          0.749     9.053    Inst_CPU/retardo
    SLICE_X61Y55         LUT3 (Prop_lut3_I0_O)        0.124     9.177 r  Inst_CPU/retardo[13]_i_1/O
                         net (fo=12, routed)          0.710     9.886    Inst_CPU/retardo[13]_i_1_n_0
    SLICE_X62Y53         FDRE                                         r  Inst_CPU/retardo_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.509    14.850    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X62Y53         FDRE                                         r  Inst_CPU/retardo_reg[3]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X62Y53         FDRE (Setup_fdre_C_R)       -0.429    14.658    Inst_CPU/retardo_reg[3]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -9.886    
  -------------------------------------------------------------------
                         slack                                  4.771    

Slack (MET) :             4.771ns  (required time - arrival time)
  Source:                 Inst_CPU/divclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_CPU/retardo_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.739ns  (logic 1.188ns (25.067%)  route 3.551ns (74.933%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.626     5.147    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X65Y56         FDRE                                         r  Inst_CPU/divclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y56         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  Inst_CPU/divclk_reg[0]/Q
                         net (fo=5, routed)           1.151     6.754    Inst_CPU/divclk_reg_n_0_[0]
    SLICE_X65Y53         LUT3 (Prop_lut3_I2_O)        0.152     6.906 f  Inst_CPU/divclk[10]_i_9/O
                         net (fo=1, routed)           0.266     7.171    Inst_CPU/divclk[10]_i_9_n_0
    SLICE_X65Y53         LUT5 (Prop_lut5_I4_O)        0.332     7.503 r  Inst_CPU/divclk[10]_i_4/O
                         net (fo=13, routed)          0.676     8.180    Inst_CPU/divclk[10]_i_4_n_0
    SLICE_X61Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.304 r  Inst_CPU/retardo[15]_i_1/O
                         net (fo=17, routed)          0.749     9.053    Inst_CPU/retardo
    SLICE_X61Y55         LUT3 (Prop_lut3_I0_O)        0.124     9.177 r  Inst_CPU/retardo[13]_i_1/O
                         net (fo=12, routed)          0.710     9.886    Inst_CPU/retardo[13]_i_1_n_0
    SLICE_X62Y53         FDRE                                         r  Inst_CPU/retardo_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.509    14.850    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X62Y53         FDRE                                         r  Inst_CPU/retardo_reg[4]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X62Y53         FDRE (Setup_fdre_C_R)       -0.429    14.658    Inst_CPU/retardo_reg[4]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -9.886    
  -------------------------------------------------------------------
                         slack                                  4.771    

Slack (MET) :             4.915ns  (required time - arrival time)
  Source:                 Inst_CPU/divclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_CPU/retardo_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.595ns  (logic 1.188ns (25.853%)  route 3.407ns (74.147%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.626     5.147    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X65Y56         FDRE                                         r  Inst_CPU/divclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y56         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  Inst_CPU/divclk_reg[0]/Q
                         net (fo=5, routed)           1.151     6.754    Inst_CPU/divclk_reg_n_0_[0]
    SLICE_X65Y53         LUT3 (Prop_lut3_I2_O)        0.152     6.906 f  Inst_CPU/divclk[10]_i_9/O
                         net (fo=1, routed)           0.266     7.171    Inst_CPU/divclk[10]_i_9_n_0
    SLICE_X65Y53         LUT5 (Prop_lut5_I4_O)        0.332     7.503 r  Inst_CPU/divclk[10]_i_4/O
                         net (fo=13, routed)          0.676     8.180    Inst_CPU/divclk[10]_i_4_n_0
    SLICE_X61Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.304 r  Inst_CPU/retardo[15]_i_1/O
                         net (fo=17, routed)          0.749     9.053    Inst_CPU/retardo
    SLICE_X61Y55         LUT3 (Prop_lut3_I0_O)        0.124     9.177 r  Inst_CPU/retardo[13]_i_1/O
                         net (fo=12, routed)          0.566     9.742    Inst_CPU/retardo[13]_i_1_n_0
    SLICE_X62Y54         FDRE                                         r  Inst_CPU/retardo_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.509    14.850    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X62Y54         FDRE                                         r  Inst_CPU/retardo_reg[5]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X62Y54         FDRE (Setup_fdre_C_R)       -0.429    14.658    Inst_CPU/retardo_reg[5]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -9.742    
  -------------------------------------------------------------------
                         slack                                  4.915    

Slack (MET) :             4.915ns  (required time - arrival time)
  Source:                 Inst_CPU/divclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_CPU/retardo_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.595ns  (logic 1.188ns (25.853%)  route 3.407ns (74.147%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.626     5.147    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X65Y56         FDRE                                         r  Inst_CPU/divclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y56         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  Inst_CPU/divclk_reg[0]/Q
                         net (fo=5, routed)           1.151     6.754    Inst_CPU/divclk_reg_n_0_[0]
    SLICE_X65Y53         LUT3 (Prop_lut3_I2_O)        0.152     6.906 f  Inst_CPU/divclk[10]_i_9/O
                         net (fo=1, routed)           0.266     7.171    Inst_CPU/divclk[10]_i_9_n_0
    SLICE_X65Y53         LUT5 (Prop_lut5_I4_O)        0.332     7.503 r  Inst_CPU/divclk[10]_i_4/O
                         net (fo=13, routed)          0.676     8.180    Inst_CPU/divclk[10]_i_4_n_0
    SLICE_X61Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.304 r  Inst_CPU/retardo[15]_i_1/O
                         net (fo=17, routed)          0.749     9.053    Inst_CPU/retardo
    SLICE_X61Y55         LUT3 (Prop_lut3_I0_O)        0.124     9.177 r  Inst_CPU/retardo[13]_i_1/O
                         net (fo=12, routed)          0.566     9.742    Inst_CPU/retardo[13]_i_1_n_0
    SLICE_X62Y54         FDRE                                         r  Inst_CPU/retardo_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.509    14.850    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X62Y54         FDRE                                         r  Inst_CPU/retardo_reg[6]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X62Y54         FDRE (Setup_fdre_C_R)       -0.429    14.658    Inst_CPU/retardo_reg[6]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -9.742    
  -------------------------------------------------------------------
                         slack                                  4.915    

Slack (MET) :             4.915ns  (required time - arrival time)
  Source:                 Inst_CPU/divclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_CPU/retardo_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.595ns  (logic 1.188ns (25.853%)  route 3.407ns (74.147%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.626     5.147    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X65Y56         FDRE                                         r  Inst_CPU/divclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y56         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  Inst_CPU/divclk_reg[0]/Q
                         net (fo=5, routed)           1.151     6.754    Inst_CPU/divclk_reg_n_0_[0]
    SLICE_X65Y53         LUT3 (Prop_lut3_I2_O)        0.152     6.906 f  Inst_CPU/divclk[10]_i_9/O
                         net (fo=1, routed)           0.266     7.171    Inst_CPU/divclk[10]_i_9_n_0
    SLICE_X65Y53         LUT5 (Prop_lut5_I4_O)        0.332     7.503 r  Inst_CPU/divclk[10]_i_4/O
                         net (fo=13, routed)          0.676     8.180    Inst_CPU/divclk[10]_i_4_n_0
    SLICE_X61Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.304 r  Inst_CPU/retardo[15]_i_1/O
                         net (fo=17, routed)          0.749     9.053    Inst_CPU/retardo
    SLICE_X61Y55         LUT3 (Prop_lut3_I0_O)        0.124     9.177 r  Inst_CPU/retardo[13]_i_1/O
                         net (fo=12, routed)          0.566     9.742    Inst_CPU/retardo[13]_i_1_n_0
    SLICE_X62Y54         FDRE                                         r  Inst_CPU/retardo_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.509    14.850    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X62Y54         FDRE                                         r  Inst_CPU/retardo_reg[7]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X62Y54         FDRE (Setup_fdre_C_R)       -0.429    14.658    Inst_CPU/retardo_reg[7]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -9.742    
  -------------------------------------------------------------------
                         slack                                  4.915    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Inst_CPU/pcnext_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_CPU/pcnext_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.187%)  route 0.104ns (35.813%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.592     1.475    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X59Y55         FDRE                                         r  Inst_CPU/pcnext_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y55         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  Inst_CPU/pcnext_reg[6]/Q
                         net (fo=5, routed)           0.104     1.720    Inst_CPU/pcnext_reg_n_0_[6]
    SLICE_X58Y55         LUT5 (Prop_lut5_I3_O)        0.045     1.765 r  Inst_CPU/pcnext[7]_i_1/O
                         net (fo=1, routed)           0.000     1.765    Inst_CPU/pcnext[7]
    SLICE_X58Y55         FDRE                                         r  Inst_CPU/pcnext_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.861     1.989    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X58Y55         FDRE                                         r  Inst_CPU/pcnext_reg[7]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X58Y55         FDRE (Hold_fdre_C_D)         0.092     1.580    Inst_CPU/pcnext_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 Inst_CPU/pcnext_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_ROM/data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.563%)  route 0.121ns (39.437%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.592     1.475    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X58Y54         FDRE                                         r  Inst_CPU/pcnext_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  Inst_CPU/pcnext_reg[0]/Q
                         net (fo=10, routed)          0.121     1.737    Inst_CPU/pcnext_reg_n_0_[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I1_O)        0.045     1.782 r  Inst_CPU/data[1]_i_1/O
                         net (fo=1, routed)           0.000     1.782    Inst_ROM/data_reg[1]_1
    SLICE_X59Y54         FDRE                                         r  Inst_ROM/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.861     1.989    Inst_ROM/clk100Mhz_IBUF_BUFG
    SLICE_X59Y54         FDRE                                         r  Inst_ROM/data_reg[1]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X59Y54         FDRE (Hold_fdre_C_D)         0.091     1.579    Inst_ROM/data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 Inst_ROM/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_CPU/pcnext_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.953%)  route 0.159ns (46.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.592     1.475    Inst_ROM/clk100Mhz_IBUF_BUFG
    SLICE_X59Y56         FDRE                                         r  Inst_ROM/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y56         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  Inst_ROM/data_reg[0]/Q
                         net (fo=10, routed)          0.159     1.775    Inst_CPU/inst_data[0]
    SLICE_X60Y55         LUT6 (Prop_lut6_I3_O)        0.045     1.820 r  Inst_CPU/pcnext[3]_i_1/O
                         net (fo=1, routed)           0.000     1.820    Inst_CPU/pcnext[3]
    SLICE_X60Y55         FDRE                                         r  Inst_CPU/pcnext_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.861     1.989    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X60Y55         FDRE                                         r  Inst_CPU/pcnext_reg[3]/C
                         clock pessimism             -0.498     1.491    
    SLICE_X60Y55         FDRE (Hold_fdre_C_D)         0.121     1.612    Inst_CPU/pcnext_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 Inst_CPU/pcnext_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_ROM/data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.910%)  route 0.160ns (53.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.592     1.475    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X59Y55         FDRE                                         r  Inst_CPU/pcnext_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y55         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  Inst_CPU/pcnext_reg[1]/Q
                         net (fo=11, routed)          0.160     1.776    Inst_ROM/data_reg[7]_0[0]
    SLICE_X59Y54         FDRE                                         r  Inst_ROM/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.861     1.989    Inst_ROM/clk100Mhz_IBUF_BUFG
    SLICE_X59Y54         FDRE                                         r  Inst_ROM/data_reg[7]/C
                         clock pessimism             -0.498     1.491    
    SLICE_X59Y54         FDRE (Hold_fdre_C_D)         0.070     1.561    Inst_ROM/data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 Inst_ROM/data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_CPU/pcnext_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.531%)  route 0.137ns (42.469%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.592     1.475    Inst_ROM/clk100Mhz_IBUF_BUFG
    SLICE_X59Y54         FDRE                                         r  Inst_ROM/data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  Inst_ROM/data_reg[5]/Q
                         net (fo=11, routed)          0.137     1.754    Inst_CPU/inst_data[2]
    SLICE_X59Y55         LUT6 (Prop_lut6_I5_O)        0.045     1.799 r  Inst_CPU/pcnext[9]_i_2/O
                         net (fo=1, routed)           0.000     1.799    Inst_CPU/pcnext[9]
    SLICE_X59Y55         FDRE                                         r  Inst_CPU/pcnext_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.861     1.989    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X59Y55         FDRE                                         r  Inst_CPU/pcnext_reg[9]/C
                         clock pessimism             -0.498     1.491    
    SLICE_X59Y55         FDRE (Hold_fdre_C_D)         0.092     1.583    Inst_CPU/pcnext_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 Inst_CPU/pcnext_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_CPU/pcnext_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.189ns (51.510%)  route 0.178ns (48.490%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.592     1.475    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X59Y55         FDRE                                         r  Inst_CPU/pcnext_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y55         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  Inst_CPU/pcnext_reg[1]/Q
                         net (fo=11, routed)          0.178     1.794    Inst_CPU/pcnext_reg[1]_0[0]
    SLICE_X60Y54         LUT4 (Prop_lut4_I0_O)        0.048     1.842 r  Inst_CPU/pcnext[2]_i_1/O
                         net (fo=1, routed)           0.000     1.842    Inst_CPU/pcnext[2]
    SLICE_X60Y54         FDRE                                         r  Inst_CPU/pcnext_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.861     1.989    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X60Y54         FDRE                                         r  Inst_CPU/pcnext_reg[2]/C
                         clock pessimism             -0.498     1.491    
    SLICE_X60Y54         FDRE (Hold_fdre_C_D)         0.133     1.624    Inst_CPU/pcnext_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 Inst_CPU/i2c_conta_bits_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_CPU/i2c_conta_bits_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.213ns (58.952%)  route 0.148ns (41.048%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.593     1.476    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X64Y56         FDRE                                         r  Inst_CPU/i2c_conta_bits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  Inst_CPU/i2c_conta_bits_reg[0]/Q
                         net (fo=5, routed)           0.148     1.789    Inst_CPU/i2c_conta_bits_reg_n_0_[0]
    SLICE_X63Y56         LUT5 (Prop_lut5_I2_O)        0.049     1.838 r  Inst_CPU/i2c_conta_bits[3]_i_2/O
                         net (fo=1, routed)           0.000     1.838    Inst_CPU/i2c_conta_bits[3]_i_2_n_0
    SLICE_X63Y56         FDRE                                         r  Inst_CPU/i2c_conta_bits_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.863     1.991    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X63Y56         FDRE                                         r  Inst_CPU/i2c_conta_bits_reg[3]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X63Y56         FDRE (Hold_fdre_C_D)         0.107     1.599    Inst_CPU/i2c_conta_bits_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 Inst_CPU/retardo_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_CPU/retardo_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.268ns (76.800%)  route 0.081ns (23.200%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.593     1.476    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X62Y53         FDRE                                         r  Inst_CPU/retardo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  Inst_CPU/retardo_reg[3]/Q
                         net (fo=3, routed)           0.081     1.698    Inst_CPU/retardo_reg_n_0_[3]
    SLICE_X62Y53         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.825 r  Inst_CPU/minusOp_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           0.000     1.825    Inst_CPU/minusOp_inferred__1/i__carry_n_4
    SLICE_X62Y53         FDRE                                         r  Inst_CPU/retardo_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.863     1.991    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X62Y53         FDRE                                         r  Inst_CPU/retardo_reg[4]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X62Y53         FDRE (Hold_fdre_C_D)         0.105     1.581    Inst_CPU/retardo_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 Inst_CPU/retardo_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_CPU/retardo_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.268ns (76.800%)  route 0.081ns (23.200%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.593     1.476    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X62Y54         FDRE                                         r  Inst_CPU/retardo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  Inst_CPU/retardo_reg[7]/Q
                         net (fo=3, routed)           0.081     1.698    Inst_CPU/retardo_reg_n_0_[7]
    SLICE_X62Y54         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.825 r  Inst_CPU/minusOp_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.000     1.825    Inst_CPU/minusOp_inferred__1/i__carry__0_n_4
    SLICE_X62Y54         FDRE                                         r  Inst_CPU/retardo_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.863     1.991    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X62Y54         FDRE                                         r  Inst_CPU/retardo_reg[8]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X62Y54         FDRE (Hold_fdre_C_D)         0.105     1.581    Inst_CPU/retardo_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 Inst_CPU/retardo_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_CPU/retardo_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.268ns (76.574%)  route 0.082ns (23.426%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.593     1.476    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X62Y55         FDRE                                         r  Inst_CPU/retardo_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  Inst_CPU/retardo_reg[11]/Q
                         net (fo=3, routed)           0.082     1.699    Inst_CPU/retardo_reg_n_0_[11]
    SLICE_X62Y55         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.826 r  Inst_CPU/minusOp_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.000     1.826    Inst_CPU/minusOp_inferred__1/i__carry__1_n_4
    SLICE_X62Y55         FDRE                                         r  Inst_CPU/retardo_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.863     1.991    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X62Y55         FDRE                                         r  Inst_CPU/retardo_reg[12]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X62Y55         FDRE (Hold_fdre_C_D)         0.105     1.581    Inst_CPU/retardo_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.245    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100Mhz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk100Mhz_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y52   Inst_CPU/FSM_sequential_estado_s_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y52   Inst_CPU/FSM_sequential_estado_s_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y52   Inst_CPU/FSM_sequential_estado_s_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y53   Inst_CPU/brinca_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y56   Inst_CPU/divclk_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y55   Inst_CPU/divclk_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y55   Inst_CPU/divclk_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y53   Inst_CPU/divclk_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y53   Inst_CPU/divclk_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y52   Inst_CPU/FSM_sequential_estado_s_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y52   Inst_CPU/FSM_sequential_estado_s_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y52   Inst_CPU/FSM_sequential_estado_s_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y52   Inst_CPU/FSM_sequential_estado_s_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y52   Inst_CPU/FSM_sequential_estado_s_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y52   Inst_CPU/FSM_sequential_estado_s_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y53   Inst_CPU/brinca_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y53   Inst_CPU/brinca_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y56   Inst_CPU/divclk_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y56   Inst_CPU/divclk_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y52   Inst_CPU/FSM_sequential_estado_s_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y52   Inst_CPU/FSM_sequential_estado_s_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y52   Inst_CPU/FSM_sequential_estado_s_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y52   Inst_CPU/FSM_sequential_estado_s_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y52   Inst_CPU/FSM_sequential_estado_s_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y52   Inst_CPU/FSM_sequential_estado_s_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y53   Inst_CPU/brinca_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y53   Inst_CPU/brinca_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y56   Inst_CPU/divclk_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y56   Inst_CPU/divclk_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_CPU/i2c_sda_t_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_sda
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.798ns  (logic 3.987ns (58.654%)  route 2.811ns (41.346%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.625     5.146    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X63Y57         FDSE                                         r  Inst_CPU/i2c_sda_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDSE (Prop_fdse_C_Q)         0.456     5.602 f  Inst_CPU/i2c_sda_t_reg/Q
                         net (fo=1, routed)           2.811     8.413    Inst_sda_obuf/T
    L2                   OBUFT (TriStatE_obuft_T_O)
                                                      3.531    11.944 r  Inst_sda_obuf/OBUFT/O
                         net (fo=1, unset)            0.000    11.944    i2c_sda
    L2                                                                r  i2c_sda (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_CPU/i2c_scl_t_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_scl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.567ns  (logic 3.976ns (60.552%)  route 2.590ns (39.448%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.625     5.146    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X62Y57         FDSE                                         r  Inst_CPU/i2c_scl_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDSE (Prop_fdse_C_Q)         0.456     5.602 f  Inst_CPU/i2c_scl_t_reg/Q
                         net (fo=1, routed)           2.590     8.192    Inst_scl_obuf/T
    J1                   OBUFT (TriStatE_obuft_T_O)
                                                      3.520    11.713 r  Inst_scl_obuf/OBUFT/O
                         net (fo=1, unset)            0.000    11.713    i2c_scl
    J1                                                                r  i2c_scl (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_CPU/i2c_scl_t_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_scl
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.956ns  (logic 0.965ns (49.325%)  route 0.991ns (50.675%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.592     1.475    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X62Y57         FDSE                                         r  Inst_CPU/i2c_scl_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDSE (Prop_fdse_C_Q)         0.141     1.616 r  Inst_CPU/i2c_scl_t_reg/Q
                         net (fo=1, routed)           0.991     2.608    Inst_scl_obuf/T
    J1                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.432 r  Inst_scl_obuf/OBUFT/O
                         net (fo=1, unset)            0.000     3.432    i2c_scl
    J1                                                                r  i2c_scl (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_CPU/i2c_sda_t_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_sda
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 0.965ns (46.625%)  route 1.105ns (53.375%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.592     1.475    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X63Y57         FDSE                                         r  Inst_CPU/i2c_sda_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDSE (Prop_fdse_C_Q)         0.141     1.616 r  Inst_CPU/i2c_sda_t_reg/Q
                         net (fo=1, routed)           1.105     2.721    Inst_sda_obuf/T
    L2                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.545 r  Inst_sda_obuf/OBUFT/O
                         net (fo=1, unset)            0.000     3.545    i2c_sda
    L2                                                                r  i2c_sda (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            Inst_CPU/brinca_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.317ns  (logic 1.833ns (25.055%)  route 5.484ns (74.945%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           4.224     5.685    Inst_ROM/sw_IBUF[1]
    SLICE_X60Y48         LUT6 (Prop_lut6_I3_O)        0.124     5.809 r  Inst_ROM/brinca_i_4/O
                         net (fo=1, routed)           0.954     6.763    Inst_ROM/brinca_i_4_n_0
    SLICE_X60Y52         LUT6 (Prop_lut6_I1_O)        0.124     6.887 f  Inst_ROM/brinca_i_2/O
                         net (fo=1, routed)           0.306     7.193    Inst_CPU/brinca_reg_2
    SLICE_X60Y53         LUT6 (Prop_lut6_I0_O)        0.124     7.317 r  Inst_CPU/brinca_i_1/O
                         net (fo=1, routed)           0.000     7.317    Inst_CPU/brinca_i_1_n_0
    SLICE_X60Y53         FDRE                                         r  Inst_CPU/brinca_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.508     4.849    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X60Y53         FDRE                                         r  Inst_CPU/brinca_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_CPU/FSM_sequential_estado_s_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.357ns  (logic 1.441ns (26.906%)  route 3.915ns (73.094%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=3, routed)           3.915     5.357    Inst_CPU/AR[0]
    SLICE_X60Y52         FDCE                                         f  Inst_CPU/FSM_sequential_estado_s_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.509     4.850    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X60Y52         FDCE                                         r  Inst_CPU/FSM_sequential_estado_s_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_CPU/FSM_sequential_estado_s_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.357ns  (logic 1.441ns (26.906%)  route 3.915ns (73.094%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=3, routed)           3.915     5.357    Inst_CPU/AR[0]
    SLICE_X60Y52         FDCE                                         f  Inst_CPU/FSM_sequential_estado_s_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.509     4.850    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X60Y52         FDCE                                         r  Inst_CPU/FSM_sequential_estado_s_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_CPU/FSM_sequential_estado_s_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.357ns  (logic 1.441ns (26.906%)  route 3.915ns (73.094%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=3, routed)           3.915     5.357    Inst_CPU/AR[0]
    SLICE_X60Y52         FDCE                                         f  Inst_CPU/FSM_sequential_estado_s_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.509     4.850    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X60Y52         FDCE                                         r  Inst_CPU/FSM_sequential_estado_s_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            Inst_CPU/brinca_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.203ns  (logic 0.358ns (29.790%)  route 0.844ns (70.210%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[14]_inst/O
                         net (fo=1, routed)           0.420     0.643    Inst_ROM/sw_IBUF[2]
    SLICE_X60Y48         LUT6 (Prop_lut6_I1_O)        0.045     0.688 r  Inst_ROM/brinca_i_4/O
                         net (fo=1, routed)           0.314     1.003    Inst_ROM/brinca_i_4_n_0
    SLICE_X60Y52         LUT6 (Prop_lut6_I1_O)        0.045     1.048 f  Inst_ROM/brinca_i_2/O
                         net (fo=1, routed)           0.110     1.158    Inst_CPU/brinca_reg_2
    SLICE_X60Y53         LUT6 (Prop_lut6_I0_O)        0.045     1.203 r  Inst_CPU/brinca_i_1/O
                         net (fo=1, routed)           0.000     1.203    Inst_CPU/brinca_i_1_n_0
    SLICE_X60Y53         FDRE                                         r  Inst_CPU/brinca_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.861     1.989    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X60Y53         FDRE                                         r  Inst_CPU/brinca_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_CPU/FSM_sequential_estado_s_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.014ns  (logic 0.210ns (10.404%)  route 1.804ns (89.596%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=3, routed)           1.804     2.014    Inst_CPU/AR[0]
    SLICE_X60Y52         FDCE                                         f  Inst_CPU/FSM_sequential_estado_s_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.863     1.990    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X60Y52         FDCE                                         r  Inst_CPU/FSM_sequential_estado_s_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_CPU/FSM_sequential_estado_s_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.014ns  (logic 0.210ns (10.404%)  route 1.804ns (89.596%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=3, routed)           1.804     2.014    Inst_CPU/AR[0]
    SLICE_X60Y52         FDCE                                         f  Inst_CPU/FSM_sequential_estado_s_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.863     1.990    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X60Y52         FDCE                                         r  Inst_CPU/FSM_sequential_estado_s_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_CPU/FSM_sequential_estado_s_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.014ns  (logic 0.210ns (10.404%)  route 1.804ns (89.596%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=3, routed)           1.804     2.014    Inst_CPU/AR[0]
    SLICE_X60Y52         FDCE                                         f  Inst_CPU/FSM_sequential_estado_s_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.863     1.990    Inst_CPU/clk100Mhz_IBUF_BUFG
    SLICE_X60Y52         FDCE                                         r  Inst_CPU/FSM_sequential_estado_s_reg[2]/C





