

================================================================
== Vitis HLS Report for 'Invert_Color'
================================================================
* Date:           Wed Feb 23 10:47:13 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        Invert_Color
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.034 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_13_1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     30|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     47|    -|
|Register         |        -|    -|       5|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       5|     77|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |out_data_TDATA_int_regslice       |       xor|   0|  0|  24|          24|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  30|          27|           6|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  20|          4|    1|          4|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |in_data_TDATA_blk_n      |   9|          2|    1|          2|
    |out_data_TDATA_blk_n     |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  47|         10|    4|         10|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  5|   0|    5|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+--------------+-------------------+--------------+
|    RTL Ports    | Dir | Bits|   Protocol   |   Source Object   |    C Type    |
+-----------------+-----+-----+--------------+-------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_none|       Invert_Color|  return value|
|ap_rst_n         |   in|    1|  ap_ctrl_none|       Invert_Color|  return value|
|in_data_TDATA    |   in|   24|          axis|   in_data_V_data_V|       pointer|
|in_data_TVALID   |   in|    1|          axis|   in_data_V_last_V|       pointer|
|in_data_TREADY   |  out|    1|          axis|   in_data_V_last_V|       pointer|
|in_data_TLAST    |   in|    1|          axis|   in_data_V_last_V|       pointer|
|in_data_TKEEP    |   in|    3|          axis|   in_data_V_keep_V|       pointer|
|in_data_TSTRB    |   in|    3|          axis|   in_data_V_strb_V|       pointer|
|in_data_TUSER    |   in|    1|          axis|   in_data_V_user_V|       pointer|
|out_data_TDATA   |  out|   24|          axis|  out_data_V_data_V|       pointer|
|out_data_TVALID  |  out|    1|          axis|  out_data_V_last_V|       pointer|
|out_data_TREADY  |   in|    1|          axis|  out_data_V_last_V|       pointer|
|out_data_TLAST   |  out|    1|          axis|  out_data_V_last_V|       pointer|
|out_data_TKEEP   |  out|    3|          axis|  out_data_V_keep_V|       pointer|
|out_data_TSTRB   |  out|    3|          axis|  out_data_V_strb_V|       pointer|
|out_data_TUSER   |  out|    1|          axis|  out_data_V_user_V|       pointer|
+-----------------+-----+-----+--------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 5 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %in_data_V_data_V, i3 %in_data_V_keep_V, i3 %in_data_V_strb_V, i1 %in_data_V_user_V, i1 %in_data_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %in_data_V_data_V"   --->   Operation 8 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %in_data_V_keep_V"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %in_data_V_strb_V"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_data_V_user_V"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_data_V_last_V"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %out_data_V_data_V, i3 %out_data_V_keep_V, i3 %out_data_V_strb_V, i1 %out_data_V_user_V, i1 %out_data_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %out_data_V_data_V"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %out_data_V_keep_V"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %out_data_V_strb_V"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_data_V_user_V"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_data_V_last_V"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.03>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty = read i32 @_ssdm_op_Read.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A, i24 %in_data_V_data_V, i3 %in_data_V_keep_V, i3 %in_data_V_strb_V, i1 %in_data_V_user_V, i1 %in_data_V_last_V"   --->   Operation 20 'read' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%p_data_V = extractvalue i32 %empty"   --->   Operation 21 'extractvalue' 'p_data_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_i2_keep = extractvalue i32 %empty"   --->   Operation 22 'extractvalue' 'tmp_i2_keep' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_i2_strb = extractvalue i32 %empty"   --->   Operation 23 'extractvalue' 'tmp_i2_strb' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_i2_user = extractvalue i32 %empty"   --->   Operation 24 'extractvalue' 'tmp_i2_user' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%p_last_V = extractvalue i32 %empty"   --->   Operation 25 'extractvalue' 'p_last_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.03ns) (out node of the LUT)   --->   "%r = xor i24 %p_data_V, i24 16777215"   --->   Operation 26 'xor' 'r' <Predicate = true> <Delay = 1.03> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A, i24 %out_data_V_data_V, i3 %out_data_V_keep_V, i3 %out_data_V_strb_V, i1 %out_data_V_user_V, i1 %out_data_V_last_V, i24 %r, i3 %tmp_i2_keep, i3 %tmp_i2_strb, i1 %tmp_i2_user, i1 %p_last_V"   --->   Operation 27 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %p_last_V, void, void" [Invert_Color/invert.cpp:13]   --->   Operation 28 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 29 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4"   --->   Operation 30 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A, i24 %out_data_V_data_V, i3 %out_data_V_keep_V, i3 %out_data_V_strb_V, i1 %out_data_V_user_V, i1 %out_data_V_last_V, i24 %r, i3 %tmp_i2_keep, i3 %tmp_i2_strb, i1 %tmp_i2_user, i1 %p_last_V"   --->   Operation 31 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%ret_ln18 = ret" [Invert_Color/invert.cpp:18]   --->   Operation 32 'ret' 'ret_ln18' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ in_data_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_data_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_data_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_data_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_data_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_data_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_data_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_data_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_data_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_data_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0 (spectopmodule) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
br_ln0            (br           ) [ 00000]
empty             (read         ) [ 00000]
p_data_V          (extractvalue ) [ 00000]
tmp_i2_keep       (extractvalue ) [ 00110]
tmp_i2_strb       (extractvalue ) [ 00110]
tmp_i2_user       (extractvalue ) [ 00110]
p_last_V          (extractvalue ) [ 00110]
r                 (xor          ) [ 00110]
br_ln13           (br           ) [ 00000]
specpipeline_ln0  (specpipeline ) [ 00000]
specloopname_ln0  (specloopname ) [ 00000]
write_ln304       (write        ) [ 00000]
ret_ln18          (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_data_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_data_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_data_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_data_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_data_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_data_V_data_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_data_V_keep_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_data_V_strb_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_data_V_user_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="out_data_V_last_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="empty_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="24" slack="0"/>
<pin id="59" dir="0" index="2" bw="3" slack="0"/>
<pin id="60" dir="0" index="3" bw="3" slack="0"/>
<pin id="61" dir="0" index="4" bw="1" slack="0"/>
<pin id="62" dir="0" index="5" bw="1" slack="0"/>
<pin id="63" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_write_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="24" slack="0"/>
<pin id="73" dir="0" index="2" bw="3" slack="0"/>
<pin id="74" dir="0" index="3" bw="3" slack="0"/>
<pin id="75" dir="0" index="4" bw="1" slack="0"/>
<pin id="76" dir="0" index="5" bw="1" slack="0"/>
<pin id="77" dir="0" index="6" bw="24" slack="0"/>
<pin id="78" dir="0" index="7" bw="3" slack="0"/>
<pin id="79" dir="0" index="8" bw="3" slack="0"/>
<pin id="80" dir="0" index="9" bw="1" slack="0"/>
<pin id="81" dir="0" index="10" bw="1" slack="0"/>
<pin id="82" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="p_data_V_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="0"/>
<pin id="91" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_data_V/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="tmp_i2_keep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="0"/>
<pin id="95" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_i2_keep/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="tmp_i2_strb_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_i2_strb/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="tmp_i2_user_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_i2_user/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="p_last_V_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_last_V/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="r_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="24" slack="0"/>
<pin id="115" dir="0" index="1" bw="24" slack="0"/>
<pin id="116" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="120" class="1005" name="tmp_i2_keep_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="3" slack="1"/>
<pin id="122" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i2_keep "/>
</bind>
</comp>

<comp id="125" class="1005" name="tmp_i2_strb_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="3" slack="1"/>
<pin id="127" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i2_strb "/>
</bind>
</comp>

<comp id="130" class="1005" name="tmp_i2_user_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="1"/>
<pin id="132" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i2_user "/>
</bind>
</comp>

<comp id="135" class="1005" name="p_last_V_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="1"/>
<pin id="137" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_last_V "/>
</bind>
</comp>

<comp id="140" class="1005" name="r_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="24" slack="1"/>
<pin id="142" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="64"><net_src comp="40" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="2" pin="0"/><net_sink comp="56" pin=2"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="56" pin=3"/></net>

<net id="68"><net_src comp="6" pin="0"/><net_sink comp="56" pin=4"/></net>

<net id="69"><net_src comp="8" pin="0"/><net_sink comp="56" pin=5"/></net>

<net id="83"><net_src comp="44" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="84"><net_src comp="10" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="85"><net_src comp="12" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="86"><net_src comp="14" pin="0"/><net_sink comp="70" pin=3"/></net>

<net id="87"><net_src comp="16" pin="0"/><net_sink comp="70" pin=4"/></net>

<net id="88"><net_src comp="18" pin="0"/><net_sink comp="70" pin=5"/></net>

<net id="92"><net_src comp="56" pin="6"/><net_sink comp="89" pin=0"/></net>

<net id="96"><net_src comp="56" pin="6"/><net_sink comp="93" pin=0"/></net>

<net id="97"><net_src comp="93" pin="1"/><net_sink comp="70" pin=7"/></net>

<net id="101"><net_src comp="56" pin="6"/><net_sink comp="98" pin=0"/></net>

<net id="102"><net_src comp="98" pin="1"/><net_sink comp="70" pin=8"/></net>

<net id="106"><net_src comp="56" pin="6"/><net_sink comp="103" pin=0"/></net>

<net id="107"><net_src comp="103" pin="1"/><net_sink comp="70" pin=9"/></net>

<net id="111"><net_src comp="56" pin="6"/><net_sink comp="108" pin=0"/></net>

<net id="112"><net_src comp="108" pin="1"/><net_sink comp="70" pin=10"/></net>

<net id="117"><net_src comp="89" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="42" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="119"><net_src comp="113" pin="2"/><net_sink comp="70" pin=6"/></net>

<net id="123"><net_src comp="93" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="124"><net_src comp="120" pin="1"/><net_sink comp="70" pin=7"/></net>

<net id="128"><net_src comp="98" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="129"><net_src comp="125" pin="1"/><net_sink comp="70" pin=8"/></net>

<net id="133"><net_src comp="103" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="70" pin=9"/></net>

<net id="138"><net_src comp="108" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="70" pin=10"/></net>

<net id="143"><net_src comp="113" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="70" pin=6"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_data_V_data_V | {3 }
	Port: out_data_V_keep_V | {3 }
	Port: out_data_V_strb_V | {3 }
	Port: out_data_V_user_V | {3 }
	Port: out_data_V_last_V | {3 }
 - Input state : 
	Port: Invert_Color : in_data_V_data_V | {2 }
	Port: Invert_Color : in_data_V_keep_V | {2 }
	Port: Invert_Color : in_data_V_strb_V | {2 }
	Port: Invert_Color : in_data_V_user_V | {2 }
	Port: Invert_Color : in_data_V_last_V | {2 }
  - Chain level:
	State 1
	State 2
		r : 1
		write_ln304 : 1
		br_ln13 : 1
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|    xor   |      r_fu_113      |    0    |    24   |
|----------|--------------------|---------|---------|
|   read   |  empty_read_fu_56  |    0    |    0    |
|----------|--------------------|---------|---------|
|   write  |   grp_write_fu_70  |    0    |    0    |
|----------|--------------------|---------|---------|
|          |   p_data_V_fu_89   |    0    |    0    |
|          |  tmp_i2_keep_fu_93 |    0    |    0    |
|extractvalue|  tmp_i2_strb_fu_98 |    0    |    0    |
|          | tmp_i2_user_fu_103 |    0    |    0    |
|          |   p_last_V_fu_108  |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |    24   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  p_last_V_reg_135 |    1   |
|     r_reg_140     |   24   |
|tmp_i2_keep_reg_120|    3   |
|tmp_i2_strb_reg_125|    3   |
|tmp_i2_user_reg_130|    1   |
+-------------------+--------+
|       Total       |   32   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_70 |  p6  |   2  |  24  |   48   ||    9    |
| grp_write_fu_70 |  p7  |   2  |   3  |    6   ||    9    |
| grp_write_fu_70 |  p8  |   2  |   3  |    6   ||    9    |
| grp_write_fu_70 |  p9  |   2  |   1  |    2   ||    9    |
| grp_write_fu_70 |  p10 |   2  |   1  |    2   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   64   ||   7.94  ||    45   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   24   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |   45   |
|  Register |    -   |   32   |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   32   |   69   |
+-----------+--------+--------+--------+
