

Microchip MPLAB XC8 Assembler V2.45 build 20230818022343 
                                                                                               Sun Mar 24 10:04:53 2024

Microchip MPLAB XC8 C Compiler v2.45 (Free license) build 20230818022343 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intcode,global,reloc=2,class=CODE,delta=1
     9                           	psect	intcode_body,global,reloc=2,class=CODE,delta=1
    10                           	psect	smallconst,global,reloc=2,class=SMALLCONST,delta=1,noexec
    11                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    12                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    13                           	psect	temp,global,ovrld,common,class=COMRAM,space=1,delta=1
    14                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    15   000000                     
    16                           ; Generated 23/03/2023 GMT
    17                           ; 
    18                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    19                           ; All rights reserved.
    20                           ; 
    21                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    22                           ; 
    23                           ; Redistribution and use in source and binary forms, with or without modification, are
    24                           ; permitted provided that the following conditions are met:
    25                           ; 
    26                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    27                           ;        conditions and the following disclaimer.
    28                           ; 
    29                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    30                           ;        of conditions and the following disclaimer in the documentation and/or other
    31                           ;        materials provided with the distribution. Publication is not required when
    32                           ;        this file is used in an embedded application.
    33                           ; 
    34                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    35                           ;        software without specific prior written permission.
    36                           ; 
    37                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    38                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    39                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    40                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    41                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    42                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    43                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    44                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    45                           ; 
    46                           ; 
    47                           ; Code-generator required, PIC18F4550 Definitions
    48                           ; 
    49                           ; SFR Addresses
    50   000000                     _PR2	set	4043
    51   000000                     _TMR2	set	4044
    52   000000                     _INTCONbits	set	4082
    53   000000                     _T2CONbits	set	4042
    54   000000                     _LATBbits	set	3978
    55   000000                     _TRISBbits	set	3987
    56   000000                     _ADCON1bits	set	4033
    57   000000                     _T2CON	set	4042
    58   000000                     _PIE1bits	set	3997
    59   000000                     _PIR1bits	set	3998
    60                           
    61                           ; #config settings
    62                           
    63                           	psect	cinit
    64   00085C                     __pcinit:
    65                           	callstack 0
    66   00085C                     start_initialization:
    67                           	callstack 0
    68   00085C                     __initialization:
    69                           	callstack 0
    70   00085C                     end_of_initialization:
    71                           	callstack 0
    72   00085C                     __end_of__initialization:
    73                           	callstack 0
    74   00085C  9002               	bcf	int$flags,0,c	;clear compiler interrupt flag (level 1)
    75   00085E  9202               	bcf	int$flags,1,c	;clear compiler interrupt flag (level 2)
    76   000860  0100               	movlb	0
    77   000862  EF1B  F004         	goto	_main	;jump to C main() function
    78                           
    79                           	psect	cstackCOMRAM
    80   000001                     __pcstackCOMRAM:
    81                           	callstack 0
    82   000001                     ??_INT_TMR2:
    83                           
    84                           ; 1 bytes @ 0x0
    85   000001                     	ds	1
    86   000002                     
    87                           ; 1 bytes @ 0x1
    88 ;;
    89 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    90 ;;
    91 ;; *************** function _main *****************
    92 ;; Defined at:
    93 ;;		line 19 in file "timer_2.c"
    94 ;; Parameters:    Size  Location     Type
    95 ;;		None
    96 ;; Auto vars:     Size  Location     Type
    97 ;;		None
    98 ;; Return value:  Size  Location     Type
    99 ;;                  1    wreg      void 
   100 ;; Registers used:
   101 ;;		wreg, status,2
   102 ;; Tracked objects:
   103 ;;		On entry : 0/0
   104 ;;		On exit  : 0/0
   105 ;;		Unchanged: 0/0
   106 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   107 ;;      Params:         0       0       0       0       0       0       0       0       0
   108 ;;      Locals:         0       0       0       0       0       0       0       0       0
   109 ;;      Temps:          0       0       0       0       0       0       0       0       0
   110 ;;      Totals:         0       0       0       0       0       0       0       0       0
   111 ;;Total ram usage:        0 bytes
   112 ;; Hardware stack levels required when called: 1
   113 ;; This function calls:
   114 ;;		Nothing
   115 ;; This function is called by:
   116 ;;		Startup code after reset
   117 ;; This function uses a non-reentrant model
   118 ;;
   119                           
   120                           	psect	text0
   121   000836                     __ptext0:
   122                           	callstack 0
   123   000836                     _main:
   124                           	callstack 30
   125   000836                     
   126                           ;timer_2.c: 20:     ADCON1bits.PCFG = 0x0F;
   127   000836  0E0F               	movlw	15
   128   000838  12C1               	iorwf	193,f,c	;volatile
   129   00083A                     
   130                           ;timer_2.c: 21:     TRISBbits.RB0 = 0;
   131   00083A  9093               	bcf	147,0,c	;volatile
   132   00083C                     
   133                           ;timer_2.c: 22:     LATBbits.LB0 = 1;
   134   00083C  808A               	bsf	138,0,c	;volatile
   135                           
   136                           ;timer_2.c: 24:     T2CON = 0x7B;
   137   00083E  0E7B               	movlw	123
   138   000840  6ECA               	movwf	202,c	;volatile
   139   000842                     
   140                           ;timer_2.c: 25:     T2CONbits.TMR2ON = 1;
   141   000842  84CA               	bsf	202,2,c	;volatile
   142   000844                     
   143                           ;timer_2.c: 26:     PIE1bits.TMR2IE = 1;
   144   000844  829D               	bsf	157,1,c	;volatile
   145   000846                     
   146                           ;timer_2.c: 27:     PIR1bits.TMR2IF = 0;
   147   000846  929E               	bcf	158,1,c	;volatile
   148   000848                     
   149                           ;timer_2.c: 28:     INTCONbits.PEIE = 1;
   150   000848  8CF2               	bsf	242,6,c	;volatile
   151   00084A                     
   152                           ;timer_2.c: 29:     INTCONbits.GIE = 1;
   153   00084A  8EF2               	bsf	242,7,c	;volatile
   154                           
   155                           ;timer_2.c: 30:     TMR2 = 0;
   156   00084C  0E00               	movlw	0
   157   00084E  6ECC               	movwf	204,c	;volatile
   158                           
   159                           ;timer_2.c: 31:     PR2 = 22;
   160   000850  0E16               	movlw	22
   161   000852  6ECB               	movwf	203,c	;volatile
   162   000854                     l25:
   163   000854  EF2A  F004         	goto	l25
   164   000858  EF07  F000         	goto	start
   165   00085C                     __end_of_main:
   166                           	callstack 0
   167                           
   168 ;; *************** function _INT_TMR2 *****************
   169 ;; Defined at:
   170 ;;		line 38 in file "timer_2.c"
   171 ;; Parameters:    Size  Location     Type
   172 ;;		None
   173 ;; Auto vars:     Size  Location     Type
   174 ;;		None
   175 ;; Return value:  Size  Location     Type
   176 ;;                  1    wreg      void 
   177 ;; Registers used:
   178 ;;		wreg, status,2, status,0
   179 ;; Tracked objects:
   180 ;;		On entry : 0/0
   181 ;;		On exit  : 0/0
   182 ;;		Unchanged: 0/0
   183 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   184 ;;      Params:         0       0       0       0       0       0       0       0       0
   185 ;;      Locals:         0       0       0       0       0       0       0       0       0
   186 ;;      Temps:          1       0       0       0       0       0       0       0       0
   187 ;;      Totals:         1       0       0       0       0       0       0       0       0
   188 ;;Total ram usage:        1 bytes
   189 ;; Hardware stack levels used: 1
   190 ;; This function calls:
   191 ;;		Nothing
   192 ;; This function is called by:
   193 ;;		Interrupt level 2
   194 ;; This function uses a non-reentrant model
   195 ;;
   196                           
   197                           	psect	intcode
   198   000008                     __pintcode:
   199                           	callstack 0
   200   000008                     _INT_TMR2:
   201                           	callstack 30
   202                           
   203                           ;incstack = 0
   204   000008  8202               	bsf	int$flags,1,c	;set compiler interrupt flag (level 2)
   205   00000A  ED01  F004         	call	int_func,f	;refresh shadow registers
   206                           
   207                           	psect	intcode_body
   208   000802                     __pintcode_body:
   209                           	callstack 30
   210   000802                     int_func:
   211                           	callstack 30
   212   000802  0006               	pop		; remove dummy address from shadow register refresh
   213   000804                     
   214                           ;timer_2.c: 39:     if (PIR1bits.TMR2IF == 1) {
   215   000804  A29E               	btfss	158,1,c	;volatile
   216   000806  EF07  F004         	goto	i2u1_41
   217   00080A  EF09  F004         	goto	i2u1_40
   218   00080E                     i2u1_41:
   219   00080E  EF19  F004         	goto	i2l34
   220   000812                     i2u1_40:
   221   000812                     
   222                           ;timer_2.c: 40:         LATBbits.LB0 = !LATBbits.LB0;
   223   000812  A08A               	btfss	138,0,c	;volatile
   224   000814  EF0E  F004         	goto	i2u2_41
   225   000818  EF12  F004         	goto	i2u2_40
   226   00081C                     i2u2_41:
   227   00081C  6A01               	clrf	??_INT_TMR2^0,c
   228   00081E  2A01               	incf	??_INT_TMR2^0,f,c
   229   000820  EF13  F004         	goto	i2u3_48
   230   000824                     i2u2_40:
   231   000824  6A01               	clrf	??_INT_TMR2^0,c
   232   000826                     i2u3_48:
   233   000826  508A               	movf	138,w,c	;volatile
   234   000828  1801               	xorwf	??_INT_TMR2^0,w,c
   235   00082A  0BFE               	andlw	-2
   236   00082C  1801               	xorwf	??_INT_TMR2^0,w,c
   237   00082E  6E8A               	movwf	138,c	;volatile
   238   000830                     
   239                           ;timer_2.c: 41:         PIR1bits.TMR2IF = 0;
   240   000830  929E               	bcf	158,1,c	;volatile
   241   000832                     i2l34:
   242   000832  9202               	bcf	int$flags,1,c	;clear compiler interrupt flag (level 2)
   243   000834  0011               	retfie		f
   244   000836                     __end_of_INT_TMR2:
   245                           	callstack 0
   246                           
   247                           	psect	smallconst
   248   000800                     __psmallconst:
   249                           	callstack 0
   250   000800  00                 	db	0
   251   000801  00                 	db	0	; dummy byte at the end
   252   000000                     
   253                           	psect	rparam
   254   000000                     
   255                           	psect	temp
   256   000002                     btemp:
   257                           	callstack 0
   258   000002                     	ds	1
   259   000000                     int$flags	set	btemp
   260   000000                     wtemp8	set	btemp+1
   261   000000                     ttemp5	set	btemp+1
   262   000000                     ttemp6	set	btemp+4
   263   000000                     ttemp7	set	btemp+8
   264                           
   265                           	psect	config
   266                           
   267                           ;Config register CONFIG1L @ 0x300000
   268                           ;	PLL Prescaler Selection bits
   269                           ;	PLLDIV = 2, Divide by 2 (8 MHz oscillator input)
   270                           ;	System Clock Postscaler Selection bits
   271                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   272                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   273                           ;	USBDIV = 2, USB clock source comes from the 96 MHz PLL divided by 2
   274   300000                     	org	3145728
   275   300000  21                 	db	33
   276                           
   277                           ;Config register CONFIG1H @ 0x300001
   278                           ;	Oscillator Selection bits
   279                           ;	FOSC = HSPLL_HS, HS oscillator, PLL enabled (HSPLL)
   280                           ;	Fail-Safe Clock Monitor Enable bit
   281                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   282                           ;	Internal/External Oscillator Switchover bit
   283                           ;	IESO = OFF, Oscillator Switchover mode disabled
   284   300001                     	org	3145729
   285   300001  0E                 	db	14
   286                           
   287                           ;Config register CONFIG2L @ 0x300002
   288                           ;	Power-up Timer Enable bit
   289                           ;	PWRT = OFF, PWRT disabled
   290                           ;	Brown-out Reset Enable bits
   291                           ;	BOR = OFF, Brown-out Reset disabled in hardware and software
   292                           ;	Brown-out Reset Voltage bits
   293                           ;	BORV = 3, Minimum setting 2.05V
   294                           ;	USB Voltage Regulator Enable bit
   295                           ;	VREGEN = OFF, USB voltage regulator disabled
   296   300002                     	org	3145730
   297   300002  19                 	db	25
   298                           
   299                           ;Config register CONFIG2H @ 0x300003
   300                           ;	Watchdog Timer Enable bit
   301                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   302                           ;	Watchdog Timer Postscale Select bits
   303                           ;	WDTPS = 32768, 1:32768
   304   300003                     	org	3145731
   305   300003  1E                 	db	30
   306                           
   307                           ; Padding undefined space
   308   300004                     	org	3145732
   309   300004  FF                 	db	255
   310                           
   311                           ;Config register CONFIG3H @ 0x300005
   312                           ;	CCP2 MUX bit
   313                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   314                           ;	PORTB A/D Enable bit
   315                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   316                           ;	Low-Power Timer 1 Oscillator Enable bit
   317                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   318                           ;	MCLR Pin Enable bit
   319                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   320   300005                     	org	3145733
   321   300005  81                 	db	129
   322                           
   323                           ;Config register CONFIG4L @ 0x300006
   324                           ;	Stack Full/Underflow Reset Enable bit
   325                           ;	STVREN = ON, Stack full/underflow will cause Reset
   326                           ;	Single-Supply ICSP Enable bit
   327                           ;	LVP = OFF, Single-Supply ICSP disabled
   328                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   329                           ;	ICPRT = OFF, ICPORT disabled
   330                           ;	Extended Instruction Set Enable bit
   331                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   332                           ;	Background Debugger Enable bit
   333                           ;	DEBUG = 0x1, unprogrammed default
   334   300006                     	org	3145734
   335   300006  81                 	db	129
   336                           
   337                           ; Padding undefined space
   338   300007                     	org	3145735
   339   300007  FF                 	db	255
   340                           
   341                           ;Config register CONFIG5L @ 0x300008
   342                           ;	Code Protection bit
   343                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   344                           ;	Code Protection bit
   345                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   346                           ;	Code Protection bit
   347                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   348                           ;	Code Protection bit
   349                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   350   300008                     	org	3145736
   351   300008  0F                 	db	15
   352                           
   353                           ;Config register CONFIG5H @ 0x300009
   354                           ;	Boot Block Code Protection bit
   355                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   356                           ;	Data EEPROM Code Protection bit
   357                           ;	CPD = OFF, Data EEPROM is not code-protected
   358   300009                     	org	3145737
   359   300009  C0                 	db	192
   360                           
   361                           ;Config register CONFIG6L @ 0x30000A
   362                           ;	Write Protection bit
   363                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   364                           ;	Write Protection bit
   365                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   366                           ;	Write Protection bit
   367                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   368                           ;	Write Protection bit
   369                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   370   30000A                     	org	3145738
   371   30000A  0F                 	db	15
   372                           
   373                           ;Config register CONFIG6H @ 0x30000B
   374                           ;	Configuration Register Write Protection bit
   375                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   376                           ;	Boot Block Write Protection bit
   377                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   378                           ;	Data EEPROM Write Protection bit
   379                           ;	WRTD = OFF, Data EEPROM is not write-protected
   380   30000B                     	org	3145739
   381   30000B  E0                 	db	224
   382                           
   383                           ;Config register CONFIG7L @ 0x30000C
   384                           ;	Table Read Protection bit
   385                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   386                           ;	Table Read Protection bit
   387                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   388                           ;	Table Read Protection bit
   389                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   390                           ;	Table Read Protection bit
   391                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   392   30000C                     	org	3145740
   393   30000C  0F                 	db	15
   394                           
   395                           ;Config register CONFIG7H @ 0x30000D
   396                           ;	Boot Block Table Read Protection bit
   397                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   398   30000D                     	org	3145741
   399   30000D  40                 	db	64
   400                           tosu	equ	0xFFF
   401                           tosh	equ	0xFFE
   402                           tosl	equ	0xFFD
   403                           stkptr	equ	0xFFC
   404                           pclatu	equ	0xFFB
   405                           pclath	equ	0xFFA
   406                           pcl	equ	0xFF9
   407                           tblptru	equ	0xFF8
   408                           tblptrh	equ	0xFF7
   409                           tblptrl	equ	0xFF6
   410                           tablat	equ	0xFF5
   411                           prodh	equ	0xFF4
   412                           prodl	equ	0xFF3
   413                           indf0	equ	0xFEF
   414                           postinc0	equ	0xFEE
   415                           postdec0	equ	0xFED
   416                           preinc0	equ	0xFEC
   417                           plusw0	equ	0xFEB
   418                           fsr0h	equ	0xFEA
   419                           fsr0l	equ	0xFE9
   420                           wreg	equ	0xFE8
   421                           indf1	equ	0xFE7
   422                           postinc1	equ	0xFE6
   423                           postdec1	equ	0xFE5
   424                           preinc1	equ	0xFE4
   425                           plusw1	equ	0xFE3
   426                           fsr1h	equ	0xFE2
   427                           fsr1l	equ	0xFE1
   428                           bsr	equ	0xFE0
   429                           indf2	equ	0xFDF
   430                           postinc2	equ	0xFDE
   431                           postdec2	equ	0xFDD
   432                           preinc2	equ	0xFDC
   433                           plusw2	equ	0xFDB
   434                           fsr2h	equ	0xFDA
   435                           fsr2l	equ	0xFD9
   436                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           94      1       1
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _INT_TMR2 in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _INT_TMR2 in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _INT_TMR2 in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _INT_TMR2 in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _INT_TMR2 in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _INT_TMR2 in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _INT_TMR2 in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _INT_TMR2 in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _INT_TMR2 in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (1) _INT_TMR2                                             1     1      0       0
                                              0 COMRAM     1     1      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 _INT_TMR2 (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5E      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5E      1       1       1        1.1%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBIGSFRhhh         D      0       0      20        0.0%
BITBIGSFRhhlh       25      0       0      21        0.0%
BITBIGSFRhl          8      0       0      22        0.0%
BITBIGSFRlhh        22      0       0      23        0.0%
BITBIGSFRlhl         9      0       0      24        0.0%
BITBIGSFRllh         8      0       0      25        0.0%
BITBIGSFRlll        2A      0       0      26        0.0%
ABS                  0      0       0      27        0.0%
BIGRAM             7FF      0       0      28        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.45 build 20230818022343 
Symbol Table                                                                                   Sun Mar 24 10:04:53 2024

                     l25 0854                       l26 0854                      l710 0836  
                    l720 0846                      l712 083A                      l722 0848  
                    l714 083C                      l724 084A                      l716 0842  
                    l718 0844                      _PR2 0FCB                     i2l34 0832  
                   _TMR2 0FCC                     _main 0836                     btemp 0002  
                   start 000E             ___param_bank 0000                    ?_main 0001  
                  _T2CON 0FCA         __end_of_INT_TMR2 0836                    i2l730 0830  
                  i2l726 0804                    i2l728 0812                    ttemp5 0003  
                  ttemp6 0006                    ttemp7 000A                    wtemp8 0003  
        __initialization 085C             __end_of_main 085C                   ??_main 0002  
          __activetblptr 0000                   i2u1_40 0812                   i2u1_41 080E  
                 i2u2_40 0824                   i2u2_41 081C                   i2u3_48 0826  
                 isa$std 0001             __mediumconst 0000               __accesstop 0060  
__end_of__initialization 085C            ___rparam_used 0001                ?_INT_TMR2 0001  
         __pcstackCOMRAM 0001               ??_INT_TMR2 0001                  __Hparam 0000  
                __Lparam 0000             __psmallconst 0800                  __pcinit 085C  
                __ramtop 0800                  __ptext0 0836                _T2CONbits 0FCA  
         __pintcode_body 0802     end_of_initialization 085C                  int_func 0802  
              _TRISBbits 0F93      start_initialization 085C                __pintcode 0008  
            __smallconst 0800                 _LATBbits 0F8A                 _PIE1bits 0F9D  
               _INT_TMR2 0008                 _PIR1bits 0F9E               _ADCON1bits 0FC1  
               __Hrparam 0000                 __Lrparam 0000                 isa$xinst 0000  
               int$flags 0002               _INTCONbits 0FF2                 intlevel2 0000  
