Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Nov 17 19:49:52 2021
| Host         : DESKTOP-LEJH40V running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file DIS_timing_summary_routed.rpt -pb DIS_timing_summary_routed.pb -rpx DIS_timing_summary_routed.rpx -warn_on_violation
| Design       : DIS
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: f1/cnt_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: f1/cnt_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: f1/cnt_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: f1/cnt_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: f1/cnt_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: f1/cnt_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: f1/cnt_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: f1/cnt_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: f1/cnt_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: f1/cnt_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: f1/cnt_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: f1/cnt_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: f1/cnt_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: f1/cnt_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: f1/cnt_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: f1/cnt_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: f1/cnt_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: f1/cnt_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: f1/cnt_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: f1/cnt_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: f1/cnt_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: f1/cnt_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: f1/cnt_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: f1/cnt_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: f1/cnt_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: f1/cnt_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: f1/cnt_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: f1/cnt_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: f1/cnt_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: f1/cnt_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: f1/cnt_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: f1/cnt_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.942        0.000                      0                   32        0.274        0.000                      0                   32        4.500        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.942        0.000                      0                   32        0.274        0.000                      0                   32        4.500        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.942ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.274ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.942ns  (required time - arrival time)
  Source:                 f1/cnt_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.007ns  (logic 0.828ns (20.666%)  route 3.179ns (79.334%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.721     5.324    f1/clk
    SLICE_X3Y87          FDCE                                         r  f1/cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDCE (Prop_fdce_C_Q)         0.456     5.780 r  f1/cnt_reg[31]/Q
                         net (fo=2, routed)           0.670     6.450    f1/cnt_reg_n_0_[31]
    SLICE_X3Y87          LUT4 (Prop_lut4_I2_O)        0.124     6.574 r  f1/cnt[31]_i_9/O
                         net (fo=1, routed)           0.636     7.210    f1/cnt[31]_i_9_n_0
    SLICE_X3Y86          LUT5 (Prop_lut5_I4_O)        0.124     7.334 r  f1/cnt[31]_i_4/O
                         net (fo=32, routed)          1.872     9.206    f1/cnt[31]_i_4_n_0
    SLICE_X4Y82          LUT5 (Prop_lut5_I1_O)        0.124     9.330 r  f1/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     9.330    f1/cnt[7]
    SLICE_X4Y82          FDCE                                         r  f1/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.595    15.018    f1/clk
    SLICE_X4Y82          FDCE                                         r  f1/cnt_reg[7]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X4Y82          FDCE (Setup_fdce_C_D)        0.031    15.272    f1/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         15.272    
                         arrival time                          -9.330    
  -------------------------------------------------------------------
                         slack                                  5.942    

Slack (MET) :             5.943ns  (required time - arrival time)
  Source:                 f1/cnt_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.004ns  (logic 0.828ns (20.679%)  route 3.176ns (79.321%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.721     5.324    f1/clk
    SLICE_X3Y87          FDCE                                         r  f1/cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDCE (Prop_fdce_C_Q)         0.456     5.780 r  f1/cnt_reg[31]/Q
                         net (fo=2, routed)           0.670     6.450    f1/cnt_reg_n_0_[31]
    SLICE_X3Y87          LUT4 (Prop_lut4_I2_O)        0.124     6.574 r  f1/cnt[31]_i_9/O
                         net (fo=1, routed)           0.636     7.210    f1/cnt[31]_i_9_n_0
    SLICE_X3Y86          LUT5 (Prop_lut5_I4_O)        0.124     7.334 r  f1/cnt[31]_i_4/O
                         net (fo=32, routed)          1.870     9.204    f1/cnt[31]_i_4_n_0
    SLICE_X4Y82          LUT5 (Prop_lut5_I1_O)        0.124     9.328 r  f1/cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     9.328    f1/cnt[12]
    SLICE_X4Y82          FDCE                                         r  f1/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.595    15.018    f1/clk
    SLICE_X4Y82          FDCE                                         r  f1/cnt_reg[12]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X4Y82          FDCE (Setup_fdce_C_D)        0.029    15.270    f1/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         15.270    
                         arrival time                          -9.328    
  -------------------------------------------------------------------
                         slack                                  5.943    

Slack (MET) :             6.011ns  (required time - arrival time)
  Source:                 f1/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/cnt_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.888ns  (logic 2.424ns (62.338%)  route 1.464ns (37.662%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.714     5.317    f1/clk
    SLICE_X3Y81          FDCE                                         r  f1/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDCE (Prop_fdce_C_Q)         0.456     5.773 r  f1/cnt_reg[1]/Q
                         net (fo=2, routed)           0.674     6.447    f1/cnt_reg_n_0_[1]
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.084 r  f1/cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.084    f1/cnt_reg[4]_i_2_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.201 r  f1/cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.201    f1/cnt_reg[8]_i_2_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.318 r  f1/cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.318    f1/cnt_reg[12]_i_2_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.435 r  f1/cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.435    f1/cnt_reg[16]_i_2_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.552 r  f1/cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.552    f1/cnt_reg[20]_i_2_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.669 r  f1/cnt_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.669    f1/cnt_reg[24]_i_2_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.786 r  f1/cnt_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.786    f1/cnt_reg[28]_i_2_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.109 r  f1/cnt_reg[31]_i_7/O[1]
                         net (fo=1, routed)           0.411     8.520    f1/cnt_reg[31]_i_7_n_6
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.306     8.826 r  f1/cnt[30]_i_1/O
                         net (fo=1, routed)           0.379     9.205    f1/cnt[30]
    SLICE_X3Y87          FDCE                                         r  f1/cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.601    15.024    f1/clk
    SLICE_X3Y87          FDCE                                         r  f1/cnt_reg[30]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X3Y87          FDCE (Setup_fdce_C_D)       -0.047    15.216    f1/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         15.216    
                         arrival time                          -9.205    
  -------------------------------------------------------------------
                         slack                                  6.011    

Slack (MET) :             6.174ns  (required time - arrival time)
  Source:                 f1/cnt_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.776ns  (logic 0.828ns (21.929%)  route 2.948ns (78.071%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.721     5.324    f1/clk
    SLICE_X3Y87          FDCE                                         r  f1/cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDCE (Prop_fdce_C_Q)         0.456     5.780 r  f1/cnt_reg[31]/Q
                         net (fo=2, routed)           0.670     6.450    f1/cnt_reg_n_0_[31]
    SLICE_X3Y87          LUT4 (Prop_lut4_I2_O)        0.124     6.574 r  f1/cnt[31]_i_9/O
                         net (fo=1, routed)           0.636     7.210    f1/cnt[31]_i_9_n_0
    SLICE_X3Y86          LUT5 (Prop_lut5_I4_O)        0.124     7.334 r  f1/cnt[31]_i_4/O
                         net (fo=32, routed)          1.642     8.976    f1/cnt[31]_i_4_n_0
    SLICE_X4Y83          LUT5 (Prop_lut5_I1_O)        0.124     9.100 r  f1/cnt[14]_i_1/O
                         net (fo=1, routed)           0.000     9.100    f1/cnt[14]
    SLICE_X4Y83          FDCE                                         r  f1/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.596    15.019    f1/clk
    SLICE_X4Y83          FDCE                                         r  f1/cnt_reg[14]/C
                         clock pessimism              0.259    15.278    
                         clock uncertainty           -0.035    15.242    
    SLICE_X4Y83          FDCE (Setup_fdce_C_D)        0.031    15.273    f1/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         15.273    
                         arrival time                          -9.100    
  -------------------------------------------------------------------
                         slack                                  6.174    

Slack (MET) :             6.176ns  (required time - arrival time)
  Source:                 f1/cnt_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.772ns  (logic 0.828ns (21.952%)  route 2.944ns (78.048%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.721     5.324    f1/clk
    SLICE_X3Y87          FDCE                                         r  f1/cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDCE (Prop_fdce_C_Q)         0.456     5.780 r  f1/cnt_reg[31]/Q
                         net (fo=2, routed)           0.670     6.450    f1/cnt_reg_n_0_[31]
    SLICE_X3Y87          LUT4 (Prop_lut4_I2_O)        0.124     6.574 r  f1/cnt[31]_i_9/O
                         net (fo=1, routed)           0.636     7.210    f1/cnt[31]_i_9_n_0
    SLICE_X3Y86          LUT5 (Prop_lut5_I4_O)        0.124     7.334 r  f1/cnt[31]_i_4/O
                         net (fo=32, routed)          1.638     8.972    f1/cnt[31]_i_4_n_0
    SLICE_X4Y83          LUT5 (Prop_lut5_I1_O)        0.124     9.096 r  f1/cnt[13]_i_1/O
                         net (fo=1, routed)           0.000     9.096    f1/cnt[13]
    SLICE_X4Y83          FDCE                                         r  f1/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.596    15.019    f1/clk
    SLICE_X4Y83          FDCE                                         r  f1/cnt_reg[13]/C
                         clock pessimism              0.259    15.278    
                         clock uncertainty           -0.035    15.242    
    SLICE_X4Y83          FDCE (Setup_fdce_C_D)        0.029    15.271    f1/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         15.271    
                         arrival time                          -9.096    
  -------------------------------------------------------------------
                         slack                                  6.176    

Slack (MET) :             6.265ns  (required time - arrival time)
  Source:                 f1/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/cnt_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.693ns  (logic 2.300ns (62.278%)  route 1.393ns (37.722%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.714     5.317    f1/clk
    SLICE_X3Y81          FDCE                                         r  f1/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDCE (Prop_fdce_C_Q)         0.456     5.773 r  f1/cnt_reg[1]/Q
                         net (fo=2, routed)           0.674     6.447    f1/cnt_reg_n_0_[1]
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.084 r  f1/cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.084    f1/cnt_reg[4]_i_2_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.201 r  f1/cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.201    f1/cnt_reg[8]_i_2_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.318 r  f1/cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.318    f1/cnt_reg[12]_i_2_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.435 r  f1/cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.435    f1/cnt_reg[16]_i_2_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.552 r  f1/cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.552    f1/cnt_reg[20]_i_2_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.669 r  f1/cnt_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.669    f1/cnt_reg[24]_i_2_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.984 r  f1/cnt_reg[28]_i_2/O[3]
                         net (fo=1, routed)           0.719     8.703    f1/cnt_reg[28]_i_2_n_4
    SLICE_X4Y86          LUT5 (Prop_lut5_I4_O)        0.307     9.010 r  f1/cnt[28]_i_1/O
                         net (fo=1, routed)           0.000     9.010    f1/cnt[28]
    SLICE_X4Y86          FDCE                                         r  f1/cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.598    15.021    f1/clk
    SLICE_X4Y86          FDCE                                         r  f1/cnt_reg[28]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X4Y86          FDCE (Setup_fdce_C_D)        0.031    15.275    f1/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         15.275    
                         arrival time                          -9.010    
  -------------------------------------------------------------------
                         slack                                  6.265    

Slack (MET) :             6.289ns  (required time - arrival time)
  Source:                 f1/cnt_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.675ns  (logic 0.828ns (22.528%)  route 2.847ns (77.472%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.721     5.324    f1/clk
    SLICE_X3Y87          FDCE                                         r  f1/cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDCE (Prop_fdce_C_Q)         0.456     5.780 r  f1/cnt_reg[31]/Q
                         net (fo=2, routed)           0.670     6.450    f1/cnt_reg_n_0_[31]
    SLICE_X3Y87          LUT4 (Prop_lut4_I2_O)        0.124     6.574 r  f1/cnt[31]_i_9/O
                         net (fo=1, routed)           0.636     7.210    f1/cnt[31]_i_9_n_0
    SLICE_X3Y86          LUT5 (Prop_lut5_I4_O)        0.124     7.334 r  f1/cnt[31]_i_4/O
                         net (fo=32, routed)          1.541     8.875    f1/cnt[31]_i_4_n_0
    SLICE_X3Y81          LUT5 (Prop_lut5_I1_O)        0.124     8.999 r  f1/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     8.999    f1/cnt[3]
    SLICE_X3Y81          FDCE                                         r  f1/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.595    15.018    f1/clk
    SLICE_X3Y81          FDCE                                         r  f1/cnt_reg[3]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X3Y81          FDCE (Setup_fdce_C_D)        0.031    15.288    f1/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         15.288    
                         arrival time                          -8.999    
  -------------------------------------------------------------------
                         slack                                  6.289    

Slack (MET) :             6.307ns  (required time - arrival time)
  Source:                 f1/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/cnt_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.669ns  (logic 2.309ns (62.936%)  route 1.360ns (37.064%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.714     5.317    f1/clk
    SLICE_X3Y81          FDCE                                         r  f1/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDCE (Prop_fdce_C_Q)         0.456     5.773 r  f1/cnt_reg[1]/Q
                         net (fo=2, routed)           0.674     6.447    f1/cnt_reg_n_0_[1]
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.084 r  f1/cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.084    f1/cnt_reg[4]_i_2_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.201 r  f1/cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.201    f1/cnt_reg[8]_i_2_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.318 r  f1/cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.318    f1/cnt_reg[12]_i_2_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.435 r  f1/cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.435    f1/cnt_reg[16]_i_2_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.552 r  f1/cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.552    f1/cnt_reg[20]_i_2_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.669 r  f1/cnt_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.669    f1/cnt_reg[24]_i_2_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.786 r  f1/cnt_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.786    f1/cnt_reg[28]_i_2_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.005 r  f1/cnt_reg[31]_i_7/O[0]
                         net (fo=1, routed)           0.685     8.690    f1/cnt_reg[31]_i_7_n_7
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.295     8.985 r  f1/cnt[29]_i_1/O
                         net (fo=1, routed)           0.000     8.985    f1/cnt[29]
    SLICE_X3Y87          FDCE                                         r  f1/cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.601    15.024    f1/clk
    SLICE_X3Y87          FDCE                                         r  f1/cnt_reg[29]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X3Y87          FDCE (Setup_fdce_C_D)        0.029    15.292    f1/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         15.292    
                         arrival time                          -8.985    
  -------------------------------------------------------------------
                         slack                                  6.307    

Slack (MET) :             6.313ns  (required time - arrival time)
  Source:                 f1/cnt_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.632ns  (logic 0.828ns (22.797%)  route 2.804ns (77.203%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.721     5.324    f1/clk
    SLICE_X3Y87          FDCE                                         r  f1/cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDCE (Prop_fdce_C_Q)         0.456     5.780 r  f1/cnt_reg[31]/Q
                         net (fo=2, routed)           0.670     6.450    f1/cnt_reg_n_0_[31]
    SLICE_X3Y87          LUT4 (Prop_lut4_I2_O)        0.124     6.574 r  f1/cnt[31]_i_9/O
                         net (fo=1, routed)           0.636     7.210    f1/cnt[31]_i_9_n_0
    SLICE_X3Y86          LUT5 (Prop_lut5_I4_O)        0.124     7.334 r  f1/cnt[31]_i_4/O
                         net (fo=32, routed)          1.498     8.832    f1/cnt[31]_i_4_n_0
    SLICE_X4Y81          LUT5 (Prop_lut5_I1_O)        0.124     8.956 r  f1/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     8.956    f1/cnt[4]
    SLICE_X4Y81          FDCE                                         r  f1/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.593    15.016    f1/clk
    SLICE_X4Y81          FDCE                                         r  f1/cnt_reg[4]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X4Y81          FDCE (Setup_fdce_C_D)        0.029    15.268    f1/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         15.268    
                         arrival time                          -8.956    
  -------------------------------------------------------------------
                         slack                                  6.313    

Slack (MET) :             6.326ns  (required time - arrival time)
  Source:                 f1/cnt_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.621ns  (logic 0.828ns (22.867%)  route 2.793ns (77.133%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.721     5.324    f1/clk
    SLICE_X3Y87          FDCE                                         r  f1/cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDCE (Prop_fdce_C_Q)         0.456     5.780 r  f1/cnt_reg[31]/Q
                         net (fo=2, routed)           0.670     6.450    f1/cnt_reg_n_0_[31]
    SLICE_X3Y87          LUT4 (Prop_lut4_I2_O)        0.124     6.574 r  f1/cnt[31]_i_9/O
                         net (fo=1, routed)           0.636     7.210    f1/cnt[31]_i_9_n_0
    SLICE_X3Y86          LUT5 (Prop_lut5_I4_O)        0.124     7.334 r  f1/cnt[31]_i_4/O
                         net (fo=32, routed)          1.487     8.821    f1/cnt[31]_i_4_n_0
    SLICE_X4Y81          LUT5 (Prop_lut5_I1_O)        0.124     8.945 r  f1/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     8.945    f1/cnt[5]
    SLICE_X4Y81          FDCE                                         r  f1/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.593    15.016    f1/clk
    SLICE_X4Y81          FDCE                                         r  f1/cnt_reg[5]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X4Y81          FDCE (Setup_fdce_C_D)        0.031    15.270    f1/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         15.270    
                         arrival time                          -8.945    
  -------------------------------------------------------------------
                         slack                                  6.326    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 f1/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.931%)  route 0.179ns (49.069%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.596     1.515    f1/clk
    SLICE_X3Y80          FDCE                                         r  f1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDCE (Prop_fdce_C_Q)         0.141     1.656 f  f1/cnt_reg[0]/Q
                         net (fo=3, routed)           0.179     1.836    f1/cnt_reg_n_0_[0]
    SLICE_X3Y80          LUT1 (Prop_lut1_I0_O)        0.045     1.881 r  f1/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.881    f1/cnt[0]
    SLICE_X3Y80          FDCE                                         r  f1/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.867     2.032    f1/clk
    SLICE_X3Y80          FDCE                                         r  f1/cnt_reg[0]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X3Y80          FDCE (Hold_fdce_C_D)         0.091     1.606    f1/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 f1/cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.231ns (46.698%)  route 0.264ns (53.302%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.600     1.519    f1/clk
    SLICE_X3Y84          FDCE                                         r  f1/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  f1/cnt_reg[17]/Q
                         net (fo=2, routed)           0.124     1.784    f1/cnt_reg_n_0_[17]
    SLICE_X3Y84          LUT5 (Prop_lut5_I3_O)        0.045     1.829 r  f1/cnt[31]_i_3/O
                         net (fo=32, routed)          0.140     1.969    f1/cnt[31]_i_3_n_0
    SLICE_X3Y84          LUT5 (Prop_lut5_I0_O)        0.045     2.014 r  f1/cnt[19]_i_1/O
                         net (fo=1, routed)           0.000     2.014    f1/cnt[19]
    SLICE_X3Y84          FDCE                                         r  f1/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.871     2.036    f1/clk
    SLICE_X3Y84          FDCE                                         r  f1/cnt_reg[19]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X3Y84          FDCE (Hold_fdce_C_D)         0.092     1.611    f1/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 f1/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.231ns (45.432%)  route 0.277ns (54.568%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.598     1.517    f1/clk
    SLICE_X3Y82          FDCE                                         r  f1/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDCE (Prop_fdce_C_Q)         0.141     1.658 f  f1/cnt_reg[10]/Q
                         net (fo=2, routed)           0.123     1.782    f1/cnt_reg_n_0_[10]
    SLICE_X3Y82          LUT5 (Prop_lut5_I1_O)        0.045     1.827 r  f1/cnt[31]_i_6/O
                         net (fo=32, routed)          0.154     1.981    f1/cnt[31]_i_6_n_0
    SLICE_X3Y82          LUT5 (Prop_lut5_I3_O)        0.045     2.026 r  f1/cnt[10]_i_1/O
                         net (fo=1, routed)           0.000     2.026    f1/cnt[10]
    SLICE_X3Y82          FDCE                                         r  f1/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.869     2.034    f1/clk
    SLICE_X3Y82          FDCE                                         r  f1/cnt_reg[10]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X3Y82          FDCE (Hold_fdce_C_D)         0.092     1.609    f1/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 f1/cnt_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/cnt_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.231ns (41.570%)  route 0.325ns (58.430%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.599     1.518    f1/clk
    SLICE_X4Y86          FDCE                                         r  f1/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  f1/cnt_reg[27]/Q
                         net (fo=2, routed)           0.173     1.832    f1/cnt_reg_n_0_[27]
    SLICE_X3Y86          LUT5 (Prop_lut5_I1_O)        0.045     1.877 r  f1/cnt[31]_i_4/O
                         net (fo=32, routed)          0.152     2.029    f1/cnt[31]_i_4_n_0
    SLICE_X3Y86          LUT5 (Prop_lut5_I1_O)        0.045     2.074 r  f1/cnt[26]_i_1/O
                         net (fo=1, routed)           0.000     2.074    f1/cnt[26]
    SLICE_X3Y86          FDCE                                         r  f1/cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.872     2.037    f1/clk
    SLICE_X3Y86          FDCE                                         r  f1/cnt_reg[26]/C
                         clock pessimism             -0.479     1.557    
    SLICE_X3Y86          FDCE (Hold_fdce_C_D)         0.092     1.649    f1/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 f1/cnt_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/cnt_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.231ns (40.387%)  route 0.341ns (59.613%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.600     1.519    f1/clk
    SLICE_X3Y86          FDCE                                         r  f1/cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  f1/cnt_reg[24]/Q
                         net (fo=2, routed)           0.148     1.809    f1/cnt_reg_n_0_[24]
    SLICE_X3Y86          LUT5 (Prop_lut5_I2_O)        0.045     1.854 r  f1/cnt[31]_i_4/O
                         net (fo=32, routed)          0.193     2.046    f1/cnt[31]_i_4_n_0
    SLICE_X4Y86          LUT5 (Prop_lut5_I1_O)        0.045     2.091 r  f1/cnt[28]_i_1/O
                         net (fo=1, routed)           0.000     2.091    f1/cnt[28]
    SLICE_X4Y86          FDCE                                         r  f1/cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.869     2.034    f1/clk
    SLICE_X4Y86          FDCE                                         r  f1/cnt_reg[28]/C
                         clock pessimism             -0.479     1.554    
    SLICE_X4Y86          FDCE (Hold_fdce_C_D)         0.092     1.646    f1/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 f1/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.231ns (40.439%)  route 0.340ns (59.561%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.598     1.517    f1/clk
    SLICE_X3Y82          FDCE                                         r  f1/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDCE (Prop_fdce_C_Q)         0.141     1.658 f  f1/cnt_reg[10]/Q
                         net (fo=2, routed)           0.123     1.782    f1/cnt_reg_n_0_[10]
    SLICE_X3Y82          LUT5 (Prop_lut5_I1_O)        0.045     1.827 r  f1/cnt[31]_i_6/O
                         net (fo=32, routed)          0.217     2.044    f1/cnt[31]_i_6_n_0
    SLICE_X4Y82          LUT5 (Prop_lut5_I3_O)        0.045     2.089 r  f1/cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     2.089    f1/cnt[12]
    SLICE_X4Y82          FDCE                                         r  f1/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.866     2.031    f1/clk
    SLICE_X4Y82          FDCE                                         r  f1/cnt_reg[12]/C
                         clock pessimism             -0.479     1.551    
    SLICE_X4Y82          FDCE (Hold_fdce_C_D)         0.091     1.642    f1/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 f1/cnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.361ns (66.987%)  route 0.178ns (33.013%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.599     1.518    f1/clk
    SLICE_X3Y83          FDCE                                         r  f1/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  f1/cnt_reg[16]/Q
                         net (fo=2, routed)           0.064     1.724    f1/cnt_reg_n_0_[16]
    SLICE_X2Y83          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.833 r  f1/cnt_reg[16]_i_2/O[3]
                         net (fo=1, routed)           0.114     1.946    f1/cnt_reg[16]_i_2_n_4
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.111     2.057 r  f1/cnt[16]_i_1/O
                         net (fo=1, routed)           0.000     2.057    f1/cnt[16]
    SLICE_X3Y83          FDCE                                         r  f1/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.870     2.035    f1/clk
    SLICE_X3Y83          FDCE                                         r  f1/cnt_reg[16]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X3Y83          FDCE (Hold_fdce_C_D)         0.092     1.610    f1/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 f1/cnt_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/cnt_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.231ns (40.317%)  route 0.342ns (59.683%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.600     1.519    f1/clk
    SLICE_X3Y86          FDCE                                         r  f1/cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  f1/cnt_reg[24]/Q
                         net (fo=2, routed)           0.148     1.809    f1/cnt_reg_n_0_[24]
    SLICE_X3Y86          LUT5 (Prop_lut5_I2_O)        0.045     1.854 r  f1/cnt[31]_i_4/O
                         net (fo=32, routed)          0.194     2.047    f1/cnt[31]_i_4_n_0
    SLICE_X4Y86          LUT5 (Prop_lut5_I1_O)        0.045     2.092 r  f1/cnt[27]_i_1/O
                         net (fo=1, routed)           0.000     2.092    f1/cnt[27]
    SLICE_X4Y86          FDCE                                         r  f1/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.869     2.034    f1/clk
    SLICE_X4Y86          FDCE                                         r  f1/cnt_reg[27]/C
                         clock pessimism             -0.479     1.554    
    SLICE_X4Y86          FDCE (Hold_fdce_C_D)         0.091     1.645    f1/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 f1/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.231ns (39.049%)  route 0.361ns (60.951%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.597     1.516    f1/clk
    SLICE_X3Y81          FDCE                                         r  f1/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDCE (Prop_fdce_C_Q)         0.141     1.657 f  f1/cnt_reg[1]/Q
                         net (fo=2, routed)           0.148     1.806    f1/cnt_reg_n_0_[1]
    SLICE_X3Y81          LUT5 (Prop_lut5_I3_O)        0.045     1.851 r  f1/cnt[31]_i_5/O
                         net (fo=32, routed)          0.212     2.063    f1/cnt[31]_i_5_n_0
    SLICE_X4Y81          LUT5 (Prop_lut5_I2_O)        0.045     2.108 r  f1/cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     2.108    f1/cnt[6]
    SLICE_X4Y81          FDCE                                         r  f1/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.865     2.030    f1/clk
    SLICE_X4Y81          FDCE                                         r  f1/cnt_reg[6]/C
                         clock pessimism             -0.479     1.550    
    SLICE_X4Y81          FDCE (Hold_fdce_C_D)         0.092     1.642    f1/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 f1/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.231ns (40.217%)  route 0.343ns (59.783%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.597     1.516    f1/clk
    SLICE_X3Y81          FDCE                                         r  f1/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDCE (Prop_fdce_C_Q)         0.141     1.657 f  f1/cnt_reg[1]/Q
                         net (fo=2, routed)           0.148     1.806    f1/cnt_reg_n_0_[1]
    SLICE_X3Y81          LUT5 (Prop_lut5_I3_O)        0.045     1.851 r  f1/cnt[31]_i_5/O
                         net (fo=32, routed)          0.195     2.046    f1/cnt[31]_i_5_n_0
    SLICE_X3Y81          LUT5 (Prop_lut5_I2_O)        0.045     2.091 r  f1/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     2.091    f1/cnt[3]
    SLICE_X3Y81          FDCE                                         r  f1/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.868     2.033    f1/clk
    SLICE_X3Y81          FDCE                                         r  f1/cnt_reg[3]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X3Y81          FDCE (Hold_fdce_C_D)         0.092     1.608    f1/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.482    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y80     f1/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y82     f1/cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y82     f1/cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y82     f1/cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y83     f1/cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y83     f1/cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y83     f1/cnt_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y83     f1/cnt_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y84     f1/cnt_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y80     f1/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y82     f1/cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y82     f1/cnt_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y82     f1/cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y82     f1/cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y82     f1/cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y82     f1/cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y82     f1/cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y83     f1/cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y83     f1/cnt_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y83     f1/cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y83     f1/cnt_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     f1/cnt_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     f1/cnt_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     f1/cnt_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     f1/cnt_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     f1/cnt_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     f1/cnt_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     f1/cnt_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y80     f1/cnt_reg[0]/C



