/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/

/*
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/

HEADER
{
	VERSION = 1;
	TIME_UNIT = ns;
	DATA_OFFSET = 0.0;
	DATA_DURATION = 1000.0;
	SIMULATION_TIME = 0.0;
	GRID_PHASE = 0.0;
	GRID_PERIOD = 0.0;
	GRID_DUTY_CYCLE = 50;
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|ExponentA")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 7;
	LSB_INDEX = 0;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|ExponentA[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "FP_16bit_Adder_vlg_vec_tst|ExponentA";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|ExponentA[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "FP_16bit_Adder_vlg_vec_tst|ExponentA";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|ExponentA[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "FP_16bit_Adder_vlg_vec_tst|ExponentA";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|ExponentA[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "FP_16bit_Adder_vlg_vec_tst|ExponentA";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|ExponentA[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "FP_16bit_Adder_vlg_vec_tst|ExponentA";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|ExponentA[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "FP_16bit_Adder_vlg_vec_tst|ExponentA";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|ExponentA[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "FP_16bit_Adder_vlg_vec_tst|ExponentA";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|ExponentB")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 7;
	LSB_INDEX = 0;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|ExponentB[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "FP_16bit_Adder_vlg_vec_tst|ExponentB";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|ExponentB[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "FP_16bit_Adder_vlg_vec_tst|ExponentB";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|ExponentB[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "FP_16bit_Adder_vlg_vec_tst|ExponentB";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|ExponentB[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "FP_16bit_Adder_vlg_vec_tst|ExponentB";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|ExponentB[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "FP_16bit_Adder_vlg_vec_tst|ExponentB";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|ExponentB[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "FP_16bit_Adder_vlg_vec_tst|ExponentB";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|ExponentB[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "FP_16bit_Adder_vlg_vec_tst|ExponentB";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|GCLOCK")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|GRESET")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|MantissaA")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 8;
	LSB_INDEX = 0;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|MantissaA[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "FP_16bit_Adder_vlg_vec_tst|MantissaA";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|MantissaA[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "FP_16bit_Adder_vlg_vec_tst|MantissaA";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|MantissaA[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "FP_16bit_Adder_vlg_vec_tst|MantissaA";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|MantissaA[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "FP_16bit_Adder_vlg_vec_tst|MantissaA";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|MantissaA[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "FP_16bit_Adder_vlg_vec_tst|MantissaA";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|MantissaA[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "FP_16bit_Adder_vlg_vec_tst|MantissaA";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|MantissaA[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "FP_16bit_Adder_vlg_vec_tst|MantissaA";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|MantissaA[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "FP_16bit_Adder_vlg_vec_tst|MantissaA";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|MantissaB")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 8;
	LSB_INDEX = 0;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|MantissaB[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "FP_16bit_Adder_vlg_vec_tst|MantissaB";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|MantissaB[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "FP_16bit_Adder_vlg_vec_tst|MantissaB";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|MantissaB[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "FP_16bit_Adder_vlg_vec_tst|MantissaB";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|MantissaB[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "FP_16bit_Adder_vlg_vec_tst|MantissaB";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|MantissaB[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "FP_16bit_Adder_vlg_vec_tst|MantissaB";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|MantissaB[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "FP_16bit_Adder_vlg_vec_tst|MantissaB";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|MantissaB[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "FP_16bit_Adder_vlg_vec_tst|MantissaB";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|MantissaB[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "FP_16bit_Adder_vlg_vec_tst|MantissaB";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|signA")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|signB")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|ExponentOut[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|ExponentOut[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|ExponentOut[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|ExponentOut[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|ExponentOut[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|ExponentOut[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|ExponentOut[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|MantissaOut[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|MantissaOut[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|MantissaOut[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|MantissaOut[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|MantissaOut[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|MantissaOut[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|MantissaOut[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|MantissaOut[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|OVERFLOW")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|S0")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|S1")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|S2")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|S3")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|S4")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|S5")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|S6")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|S7")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|S8")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|S9")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|S10")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|S11")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|SignOut")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|sampler")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|gnd")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|vcc")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|unknown")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|devclrn")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|devpor")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|devoe")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst7|Add0~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~34_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~36_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~40_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~42_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~44_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~50_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~52_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~56_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~22_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~26_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~28_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~32_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~34_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~36_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~38_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~40_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~42_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~50_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~58_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add1~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add0~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add1~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add0~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add0~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add1~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add0~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add0~9")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add0~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add0~11")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add0~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst26|slaveLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan0~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan0~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Equal0~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst|masterLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst|masterLatch|int_q~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst|masterLatch|int_q~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst|masterLatch|int_q~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst11|mux2|int_t1~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst2|enableMux|f~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst12|mux2|int_t1~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst2|enableMux|f~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst2|masterLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst3|enableMux|f~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst13|mux2|int_t1~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst3|enableMux|f~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst3|masterLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst5|enableMux|f~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst19|mux2|int_t1~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst5|enableMux|f~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst5|masterLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst22|enableMux|f~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst18|mux2|int_t1~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst22|enableMux|f~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst22|masterLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst21|enableMux|f~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst17|mux2|int_t1~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst21|enableMux|f~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst21|masterLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst24|enableMux|f~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst23|mux2|int_t1~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst24|enableMux|f~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst24|masterLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst26|enableMux|f~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst28|mux2|int_t1~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst26|enableMux|f~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst26|masterLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst22|slaveLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst21|slaveLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst26|slaveLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst27|slaveLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst27|slaveLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst5|slaveLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst|slaveLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst|inst5|slaveLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst|inst3|slaveLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst16|int_q[2]~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|adder_inst|GEN_FA:9:FA|Sum~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|adder_inst|GEN_FA:8:FA|Sum~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|adder_inst|GEN_FA:7:FA|Sum~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|adder_inst|GEN_FA:6:FA|Sum~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|adder_inst|GEN_FA:5:FA|Sum~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|adder_inst|GEN_FA:4:FA|Sum~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|adder_inst|GEN_FA:2:FA|Sum~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|adder_inst|GEN_FA:1:FA|Sum~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst1|masterLatch|int_q~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst22|masterLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst22|masterLatch|int_q~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst22|masterLatch|int_q~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst21|masterLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst21|masterLatch|int_q~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst21|masterLatch|int_q~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst20|masterLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst20|masterLatch|int_q~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst20|masterLatch|int_q~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst7|masterLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst7|masterLatch|int_q~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst7|masterLatch|int_q~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst26|masterLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst27|masterLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst27|masterLatch|int_q~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst27|masterLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst7|enableMux|f~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst7|enableMux|f~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst7|masterLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst20|enableMux|f~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst20|enableMux|f~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst20|masterLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst21|enableMux|f~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst21|enableMux|f~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst21|masterLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst5|enableMux|f~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst5|enableMux|f~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst5|masterLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst|masterLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst|masterLatch|int_q~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst|inst5|masterLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst|inst5|masterLatch|int_q~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst|inst3|masterLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst|inst3|masterLatch|int_q~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|ExponentA[6]~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|ExponentB[4]~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|ExponentA[3]~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|ExponentA[2]~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|ExponentB[1]~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|MantissaA[3]~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|MantissaA[2]~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|MantissaB[2]~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|MantissaA[1]~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|MantissaB[1]~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|MantissaA[0]~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|MantissaB[0]~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|GCLOCK~inputclkctrl_outclk")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_B[5]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_B[1]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_B[0]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_A[7]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|OVERFLOW~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|SignOut~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|S0~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|S1~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|S2~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|S3~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|S4~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|S5~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|S6~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|S7~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|S8~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|S9~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|S10~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|S11~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|ExponentOut[6]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|ExponentOut[5]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|ExponentOut[4]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|ExponentOut[3]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|ExponentOut[2]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|ExponentOut[1]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|ExponentOut[0]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|MantissaOut[7]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|MantissaOut[6]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|MantissaOut[5]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|MantissaOut[4]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|MantissaOut[3]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|MantissaOut[2]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|MantissaOut[1]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|MantissaOut[0]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|GRESET~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|GCLOCK~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|ExponentB[6]~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|ExponentB[5]~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|ExponentB[3]~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|ExponentB[0]~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add1~1")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add1~3")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add1~5")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add1~7")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add1~9")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add1~11")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add1~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S0|slaveLatch|int_q~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S0|slaveLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S0|slaveLatch|int_q~0clkctrl_outclk")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add1~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|ExponentA[5]~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|ExponentA[4]~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|ExponentA[0]~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add0~1")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add0~3")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add0~5")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add0~7")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add0~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add1~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~1")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~3")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~5")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~7")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~9")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~11")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~13")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~15")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~17")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~19")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~21")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~23")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~25")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~27")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~29")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~31")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~33")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~35")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~37")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~39")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~41")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~43")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~45")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~47")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~48_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~46_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~49")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~51")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~53")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~55")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~57")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~59")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~61")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~62_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~38_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~32_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~30_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~28_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~26_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~24_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~22_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~1")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~3")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~5")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~7")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~9")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~11")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~13")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~15")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~17")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~19")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~21")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~23")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~25")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~27")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~29")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~31")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~33")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~35")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~37")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~39")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~41")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~43")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~45")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~47")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~48_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~46_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~44_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan0~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~49")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~51")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~52_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~54_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~53")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~54_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~55")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~56_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan0~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~60_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~58_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~57")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~59")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~60_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan0~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~30_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan0~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~24_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan0~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan0~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan0~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan0~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S11|masterLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S11|masterLatch|int_q~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S11|slaveLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|signA~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|signB~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst|masterLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst|slaveLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add1~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Equal0~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Equal0~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Equal0~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Equal0~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S3|masterLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S3|slaveLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~61")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~62_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst|inst1|masterLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst|inst1|masterLatch|int_q~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst|inst1|slaveLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst16|int_q[2]~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst16|int_q[3]~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst12|A_eq_B~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst|inst7|masterLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst|inst7|masterLatch|int_q~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst|inst7|masterLatch|int_q~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst|inst7|slaveLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S1|masterLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~1_cout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~3_cout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~5_cout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~7_cout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~9_cout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~11_cout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~13_cout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~15_cout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~17_cout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~19_cout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~21_cout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~23_cout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~25_cout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~27_cout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~29_cout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~31_cout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~33_cout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~35_cout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~37_cout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~39_cout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~41_cout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~43_cout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~45_cout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~47_cout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~49_cout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~51_cout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~53_cout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~55_cout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~57_cout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~59_cout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~61_cout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~62_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S2|masterLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S2|masterLatch|int_q~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S2|slaveLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_gt_B~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S1|masterLatch|int_q~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S1|slaveLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S4|masterLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S4|masterLatch|int_q~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S4|slaveLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst16|int_q[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst16|int_q[1]~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst12|A_eq_B~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst12|A_eq_B~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S6|masterLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S5|masterLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S5|slaveLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S6|masterLatch|int_q~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S6|slaveLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst|comb~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst1|masterLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst1|masterLatch|int_q~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst1|slaveLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|MantissaB[7]~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst7|enableMux|f~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|MantissaA[7]~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst1|enableMux|f~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst1|enableMux|f~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst1|masterLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst1|slaveLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst9~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst2|enableMux|f~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst2|enableMux|f~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst2|masterLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst2|slaveLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|MantissaB[6]~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|MantissaA[6]~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst2|masterLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst2|masterLatch|int_q~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst2|masterLatch|int_q~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst2|slaveLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|MantissaB[5]~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst3|enableMux|f~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst3|enableMux|f~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst3|masterLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst3|slaveLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_A[8]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|MantissaA[5]~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst3|masterLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst3|masterLatch|int_q~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst3|masterLatch|int_q~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst3|slaveLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|MantissaB[4]~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|MantissaA[4]~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst5|masterLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst5|masterLatch|int_q~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst5|masterLatch|int_q~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst5|slaveLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|MantissaB[3]~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst22|enableMux|f~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst22|enableMux|f~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst22|masterLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst22|slaveLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst21|slaveLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst20|slaveLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst20|slaveLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst7|slaveLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst7|slaveLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst24|masterLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst24|slaveLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_B[2]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst24|masterLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst24|masterLatch|int_q~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst24|slaveLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst26|masterLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst26|masterLatch|int_q~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst26|slaveLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_A[0]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|adder_inst|GEN_FA:0:FA|Cout~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|adder_inst|GEN_FA:1:FA|Cout~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|adder_inst|GEN_FA:2:FA|Cout~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|adder_inst|GEN_FA:3:FA|Cout~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|adder_inst|GEN_FA:4:FA|Cout~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|adder_inst|GEN_FA:5:FA|Cout~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|adder_inst|GEN_FA:6:FA|Cout~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|adder_inst|GEN_FA:7:FA|Cout~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|adder_inst|GEN_FA:8:FA|Cout~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|adder_inst|GEN_FA:9:FA|Cout~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|adder_inst|GEN_FA:10:FA|Cout~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|adder_inst|GEN_FA:11:FA|Cout~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|Cout~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst31|SignOut~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_Sextra|masterLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_Sextra|slaveLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S7|masterLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S7|slaveLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S8|masterLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst|slaveLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst31|SignOut~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S9|masterLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S9|masterLatch|int_q~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S9|slaveLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S10|masterLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S10|masterLatch|int_q~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S10|slaveLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst|shiftL~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst|enableMux|f~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|adder_inst|GEN_FA:10:FA|Sum~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst27|masterLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst1|enableMux|f~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst1|enableMux|f~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst1|masterLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst1|slaveLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|adder_inst|GEN_FA:11:FA|Sum~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst33~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst33~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S8|masterLatch|int_q~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S8|slaveLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst7|enableMux|f~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst7|process_0~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst7|enableMux|f~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst7|process_0~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst7|enableMux|f~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst7|enableMux|f~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst7|masterLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst7|slaveLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst7|Add0~1_cout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst7|Add0~3")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst7|Add0~5")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst7|Add0~7")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst7|Add0~9")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst7|Add0~11")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst7|Add0~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst7|enableMux|f~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst2|enableMux|f~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst2|enableMux|f~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst2|masterLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst2|slaveLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst7|Add0~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst4|enableMux|f~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst4|enableMux|f~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst4|masterLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst4|slaveLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst7|Add0~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst6|enableMux|f~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst6|enableMux|f~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst6|masterLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst6|slaveLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst7|Add0~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst1|enableMux|f~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst1|enableMux|f~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst1|masterLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst1|slaveLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|ExponentB[2]~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst3|enableMux|f~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst3|enableMux|f~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst3|masterLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst3|slaveLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|ExponentA[1]~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst7|Add0~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst5|enableMux|f~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst5|enableMux|f~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst5|masterLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst5|slaveLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst2|slaveLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst3|slaveLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst22|slaveLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|adder_inst|GEN_FA:3:FA|Sum~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst7|enableMux|f~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst24|slaveLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst15|mux2|int_t1~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst7|enableMux|f~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst7|masterLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst7|slaveLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst16|mux2|int_t1~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst20|enableMux|f~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst20|enableMux|f~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst20|masterLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst20|slaveLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst10|Add0~1")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst10|Add0~3")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst10|Add0~5")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst10|Add0~7")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst10|Add0~9")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst10|Add0~11")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst10|Add0~13")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst10|Add0~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst10|Add0~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst10|Add0~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst10|Add0~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst5|slaveLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst10|Add0~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst10|Add0~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst21|slaveLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst10|Add0~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst27|masterLatch|int_q~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|adder_inst|GEN_FA:0:FA|Sum~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst27|masterLatch|int_q~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst27|masterLatch|int_q~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst27|slaveLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst10|mantissa_out[5]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst10|mantissa_out[5]~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst10|Add0~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst16|int_q[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst16|int_q[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst16|int_q[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst16|int_q[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_B[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_B[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_B[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_B[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_B[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_B[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_B[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_B[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_B[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_B[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_B[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_B[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_A[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_A[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_A[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_A[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_A[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_A[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_A[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_A[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_A[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_A[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_A[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_A[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|Result[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|Result[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|Result[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|Result[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|Result[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|Result[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|Result[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|Result[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|Result[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|Result[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|Result[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|Result[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|ExponentA[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|ExponentA[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|ExponentA[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|ExponentA[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|ExponentA[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|ExponentA[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|ExponentA[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|ExponentB[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|ExponentB[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|ExponentB[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|ExponentB[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|ExponentB[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|ExponentB[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|ExponentB[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|GCLOCK")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|GRESET")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 940.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|MantissaA[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|MantissaA[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|MantissaA[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|MantissaA[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|MantissaA[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|MantissaA[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|MantissaA[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|MantissaA[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|MantissaB[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|MantissaB[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|MantissaB[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|MantissaB[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|MantissaB[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|MantissaB[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|MantissaB[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|MantissaB[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|signA")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|signB")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|ExponentOut[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 100.0;
		LEVEL 1 FOR 900.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|ExponentOut[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 100.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|ExponentOut[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 100.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|ExponentOut[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 100.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|ExponentOut[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 100.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 820.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|ExponentOut[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 100.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 820.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|ExponentOut[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 100.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 820.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|MantissaOut[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 280.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 660.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|MantissaOut[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 660.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|MantissaOut[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 280.0;
		LEVEL 1 FOR 700.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|MantissaOut[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 280.0;
		LEVEL 1 FOR 700.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|MantissaOut[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 280.0;
		LEVEL 1 FOR 700.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|MantissaOut[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 280.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 660.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|MantissaOut[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|MantissaOut[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|OVERFLOW")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|S0")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 940.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|S1")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|S2")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|S3")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|S4")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 820.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|S5")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 780.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|S6")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|S7")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|S8")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|S9")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|S10")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 280.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 660.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|S11")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|SignOut")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|sampler")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|gnd")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|vcc")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|unknown")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|devclrn")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|devpor")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|devoe")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst7|Add0~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 100.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 820.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~34_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~36_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~40_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~42_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~44_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~50_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~52_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~56_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~22_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~26_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~28_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~32_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~34_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~36_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~38_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~40_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~42_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~50_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~58_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add1~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add0~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add1~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add0~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add0~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add1~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add0~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add0~9")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add0~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add0~11")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add0~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst26|slaveLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan0~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan0~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Equal0~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst|masterLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 60.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 660.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst|masterLatch|int_q~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 660.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst|masterLatch|int_q~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 260.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst|masterLatch|int_q~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 40.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 680.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst11|mux2|int_t1~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 280.0;
		LEVEL 1 FOR 700.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst2|enableMux|f~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 280.0;
		LEVEL 1 FOR 700.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst12|mux2|int_t1~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 280.0;
		LEVEL 1 FOR 700.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst2|enableMux|f~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 740.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst2|masterLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 40.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 720.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst3|enableMux|f~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 740.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst13|mux2|int_t1~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 280.0;
		LEVEL 1 FOR 700.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst3|enableMux|f~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 740.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst3|masterLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 40.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 720.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst5|enableMux|f~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 280.0;
		LEVEL 1 FOR 700.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst19|mux2|int_t1~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 280.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 660.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst5|enableMux|f~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 740.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst5|masterLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 40.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 720.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst22|enableMux|f~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 660.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst18|mux2|int_t1~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst22|enableMux|f~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst22|masterLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 40.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 680.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst21|enableMux|f~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 280.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 660.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst17|mux2|int_t1~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst21|enableMux|f~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst21|masterLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 40.0;
		LEVEL 1 FOR 960.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst24|enableMux|f~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 280.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 660.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst23|mux2|int_t1~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst24|enableMux|f~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst24|masterLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 40.0;
		LEVEL 1 FOR 960.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst26|enableMux|f~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 280.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 660.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst28|mux2|int_t1~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst26|enableMux|f~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst26|masterLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 40.0;
		LEVEL 1 FOR 960.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst22|slaveLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 900.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst21|slaveLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst26|slaveLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst27|slaveLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst27|slaveLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst5|slaveLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst|slaveLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 860.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst|inst5|slaveLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 60.0;
		LEVEL 0 FOR 940.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst|inst3|slaveLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 60.0;
		LEVEL 1 FOR 940.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst16|int_q[2]~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 260.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|adder_inst|GEN_FA:9:FA|Sum~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 780.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|adder_inst|GEN_FA:8:FA|Sum~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 780.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|adder_inst|GEN_FA:7:FA|Sum~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 780.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|adder_inst|GEN_FA:6:FA|Sum~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 780.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|adder_inst|GEN_FA:5:FA|Sum~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|adder_inst|GEN_FA:4:FA|Sum~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|adder_inst|GEN_FA:2:FA|Sum~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|adder_inst|GEN_FA:1:FA|Sum~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst1|masterLatch|int_q~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst22|masterLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst22|masterLatch|int_q~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst22|masterLatch|int_q~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 920.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst21|masterLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst21|masterLatch|int_q~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst21|masterLatch|int_q~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 40.0;
		LEVEL 1 FOR 960.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst20|masterLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst20|masterLatch|int_q~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst20|masterLatch|int_q~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 40.0;
		LEVEL 1 FOR 960.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst7|masterLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst7|masterLatch|int_q~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst7|masterLatch|int_q~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 40.0;
		LEVEL 1 FOR 960.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst26|masterLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 40.0;
		LEVEL 1 FOR 960.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst27|masterLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst27|masterLatch|int_q~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 40.0;
		LEVEL 1 FOR 960.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst27|masterLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 40.0;
		LEVEL 1 FOR 960.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst7|enableMux|f~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst7|enableMux|f~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst7|masterLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 40.0;
		LEVEL 1 FOR 960.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst20|enableMux|f~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst20|enableMux|f~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst20|masterLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 40.0;
		LEVEL 1 FOR 960.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst21|enableMux|f~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst21|enableMux|f~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst21|masterLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 40.0;
		LEVEL 1 FOR 960.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst5|enableMux|f~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst5|enableMux|f~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst5|masterLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 40.0;
		LEVEL 1 FOR 960.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst|masterLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst|masterLatch|int_q~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 880.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst|inst5|masterLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst|inst5|masterLatch|int_q~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 40.0;
		LEVEL 0 FOR 960.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst|inst3|masterLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst|inst3|masterLatch|int_q~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 40.0;
		LEVEL 1 FOR 960.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|ExponentA[6]~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|ExponentB[4]~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|ExponentA[3]~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|ExponentA[2]~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|ExponentB[1]~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|MantissaA[3]~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|MantissaA[2]~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|MantissaB[2]~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|MantissaA[1]~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|MantissaB[1]~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|MantissaA[0]~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|MantissaB[0]~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|GCLOCK~inputclkctrl_outclk")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_B[5]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_B[1]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_B[0]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_A[7]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|OVERFLOW~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|SignOut~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|S0~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 940.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|S1~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|S2~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|S3~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|S4~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 820.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|S5~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 780.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|S6~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|S7~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|S8~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|S9~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|S10~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 280.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 660.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|S11~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|ExponentOut[6]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 100.0;
		LEVEL 1 FOR 900.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|ExponentOut[5]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 100.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|ExponentOut[4]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 100.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|ExponentOut[3]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 100.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|ExponentOut[2]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 100.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 820.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|ExponentOut[1]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 100.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 820.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|ExponentOut[0]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 100.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 820.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|MantissaOut[7]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 280.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 660.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|MantissaOut[6]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 660.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|MantissaOut[5]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 280.0;
		LEVEL 1 FOR 700.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|MantissaOut[4]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 280.0;
		LEVEL 1 FOR 700.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|MantissaOut[3]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 280.0;
		LEVEL 1 FOR 700.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|MantissaOut[2]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 280.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 660.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|MantissaOut[1]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|MantissaOut[0]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|GRESET~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 940.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|GCLOCK~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|ExponentB[6]~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|ExponentB[5]~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|ExponentB[3]~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|ExponentB[0]~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add1~1")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add1~3")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add1~5")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add1~7")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add1~9")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add1~11")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add1~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S0|slaveLatch|int_q~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S0|slaveLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 940.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S0|slaveLatch|int_q~0clkctrl_outclk")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 940.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add1~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|ExponentA[5]~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|ExponentA[4]~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|ExponentA[0]~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add0~1")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add0~3")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add0~5")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add0~7")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add0~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add1~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~1")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~3")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~5")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~7")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~9")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~11")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~13")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~15")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~17")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~19")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~21")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~23")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~25")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~27")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~29")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~31")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~33")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~35")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~37")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~39")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~41")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~43")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~45")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~47")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~48_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~46_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~49")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~51")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~53")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~55")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~57")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~59")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~61")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~62_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~38_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~32_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~30_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~28_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~26_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~24_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~22_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~1")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~3")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~5")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~7")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~9")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~11")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~13")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~15")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~17")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~19")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~21")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~23")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~25")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~27")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~29")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~31")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~33")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~35")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~37")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~39")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~41")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~43")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~45")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~47")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~48_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~46_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~44_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan0~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~49")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~51")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~52_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~54_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~53")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~54_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~55")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~56_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan0~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~60_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~58_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~57")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~59")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~60_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan0~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~30_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan0~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~24_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan0~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan0~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan0~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan0~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S11|masterLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S11|masterLatch|int_q~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 40.0;
		LEVEL 1 FOR 960.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S11|slaveLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|signA~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|signB~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst|masterLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 920.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst|slaveLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 900.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add1~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Equal0~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Equal0~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Equal0~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Equal0~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S3|masterLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 40.0;
		LEVEL 1 FOR 960.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S3|slaveLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~61")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~62_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst|inst1|masterLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst|inst1|masterLatch|int_q~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 40.0;
		LEVEL 1 FOR 960.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst|inst1|slaveLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 60.0;
		LEVEL 1 FOR 940.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst16|int_q[2]~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 260.0;
		LEVEL 1 FOR 740.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst16|int_q[3]~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst12|A_eq_B~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 60.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst|inst7|masterLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst|inst7|masterLatch|int_q~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst|inst7|masterLatch|int_q~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 40.0;
		LEVEL 1 FOR 960.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst|inst7|slaveLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 60.0;
		LEVEL 1 FOR 940.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S1|masterLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 940.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~1_cout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~3_cout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~5_cout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~7_cout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~9_cout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~11_cout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~13_cout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~15_cout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~17_cout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~19_cout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~21_cout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~23_cout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~25_cout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~27_cout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~29_cout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~31_cout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~33_cout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~35_cout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~37_cout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~39_cout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~41_cout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~43_cout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~45_cout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~47_cout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~49_cout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~51_cout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~53_cout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~55_cout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~57_cout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~59_cout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~61_cout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~62_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S2|masterLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S2|masterLatch|int_q~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 920.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S2|slaveLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 900.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_gt_B~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S1|masterLatch|int_q~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 40.0;
		LEVEL 1 FOR 960.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S1|slaveLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S4|masterLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 860.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S4|masterLatch|int_q~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 840.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S4|slaveLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 820.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst16|int_q[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 740.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst16|int_q[1]~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst12|A_eq_B~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 60.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 820.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst12|A_eq_B~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 60.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 820.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S6|masterLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 140.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 820.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S5|masterLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 40.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 800.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S5|slaveLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 780.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S6|masterLatch|int_q~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S6|slaveLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst|comb~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 780.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst1|masterLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst1|masterLatch|int_q~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 40.0;
		LEVEL 1 FOR 960.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst1|slaveLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|MantissaB[7]~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst7|enableMux|f~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 820.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|MantissaA[7]~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst1|enableMux|f~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst1|enableMux|f~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 860.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst1|masterLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 840.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst1|slaveLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 820.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst9~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 900.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst2|enableMux|f~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 820.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst2|enableMux|f~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 900.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst2|masterLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 40.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 880.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst2|slaveLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 860.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|MantissaB[6]~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|MantissaA[6]~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst2|masterLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst2|masterLatch|int_q~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst2|masterLatch|int_q~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 40.0;
		LEVEL 1 FOR 960.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst2|slaveLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|MantissaB[5]~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst3|enableMux|f~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 820.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst3|enableMux|f~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 860.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst3|masterLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 40.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 840.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst3|slaveLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 820.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_A[8]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 820.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|MantissaA[5]~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst3|masterLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst3|masterLatch|int_q~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst3|masterLatch|int_q~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 40.0;
		LEVEL 1 FOR 960.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst3|slaveLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|MantissaB[4]~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|MantissaA[4]~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst5|masterLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst5|masterLatch|int_q~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst5|masterLatch|int_q~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 920.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst5|slaveLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 900.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|MantissaB[3]~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst22|enableMux|f~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst22|enableMux|f~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst22|masterLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 40.0;
		LEVEL 1 FOR 960.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst22|slaveLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst21|slaveLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst20|slaveLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst20|slaveLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst7|slaveLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst7|slaveLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst24|masterLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 40.0;
		LEVEL 1 FOR 960.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst24|slaveLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_B[2]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst24|masterLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst24|masterLatch|int_q~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 40.0;
		LEVEL 1 FOR 960.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst24|slaveLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst26|masterLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst26|masterLatch|int_q~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 40.0;
		LEVEL 1 FOR 960.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst26|slaveLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_A[0]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|adder_inst|GEN_FA:0:FA|Cout~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|adder_inst|GEN_FA:1:FA|Cout~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|adder_inst|GEN_FA:2:FA|Cout~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|adder_inst|GEN_FA:3:FA|Cout~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|adder_inst|GEN_FA:4:FA|Cout~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|adder_inst|GEN_FA:5:FA|Cout~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|adder_inst|GEN_FA:6:FA|Cout~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|adder_inst|GEN_FA:7:FA|Cout~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|adder_inst|GEN_FA:8:FA|Cout~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|adder_inst|GEN_FA:9:FA|Cout~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|adder_inst|GEN_FA:10:FA|Cout~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|adder_inst|GEN_FA:11:FA|Cout~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|Cout~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20.0;
		LEVEL X FOR 40.0;
		LEVEL 0 FOR 940.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst31|SignOut~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_Sextra|masterLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 40.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 760.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_Sextra|slaveLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 740.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S7|masterLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 40.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 720.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S7|slaveLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 700.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S8|masterLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst|slaveLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 280.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 660.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst31|SignOut~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S9|masterLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 700.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S9|masterLatch|int_q~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 40.0;
		LEVEL 1 FOR 960.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S9|slaveLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S10|masterLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S10|masterLatch|int_q~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 40.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 680.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S10|slaveLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 280.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 660.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst|shiftL~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 280.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 660.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst|enableMux|f~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 280.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 660.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|adder_inst|GEN_FA:10:FA|Sum~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst27|masterLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 660.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst1|enableMux|f~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 280.0;
		LEVEL 1 FOR 700.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst1|enableMux|f~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 280.0;
		LEVEL 1 FOR 700.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst1|masterLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 40.0;
		LEVEL 1 FOR 280.0;
		LEVEL 0 FOR 680.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst1|slaveLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 660.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|adder_inst|GEN_FA:11:FA|Sum~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 780.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst33~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20.0;
		LEVEL X FOR 40.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 740.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst33~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 60.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 740.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S8|masterLatch|int_q~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S8|slaveLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst7|enableMux|f~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst7|process_0~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 820.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst7|enableMux|f~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 820.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst7|process_0~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 820.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst7|enableMux|f~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 60.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 860.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst7|enableMux|f~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 60.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 860.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst7|masterLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 80.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 840.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst7|slaveLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 100.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 820.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst7|Add0~1_cout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 100.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 820.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst7|Add0~3")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 100.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 820.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst7|Add0~5")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 100.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 820.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst7|Add0~7")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 100.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 820.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst7|Add0~9")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 100.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 820.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst7|Add0~11")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 100.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 820.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst7|Add0~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 100.0;
		LEVEL 1 FOR 900.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst7|enableMux|f~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 900.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst2|enableMux|f~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 60.0;
		LEVEL 1 FOR 940.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst2|enableMux|f~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 60.0;
		LEVEL 1 FOR 940.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst2|masterLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 80.0;
		LEVEL 0 FOR 920.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst2|slaveLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 100.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst7|Add0~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 100.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst4|enableMux|f~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 60.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst4|enableMux|f~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 60.0;
		LEVEL 0 FOR 940.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst4|masterLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 80.0;
		LEVEL 1 FOR 920.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst4|slaveLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 100.0;
		LEVEL 1 FOR 900.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst7|Add0~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 100.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst6|enableMux|f~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 60.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst6|enableMux|f~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 60.0;
		LEVEL 0 FOR 940.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst6|masterLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 80.0;
		LEVEL 1 FOR 920.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst6|slaveLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 100.0;
		LEVEL 1 FOR 900.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst7|Add0~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 100.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst1|enableMux|f~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 60.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst1|enableMux|f~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 60.0;
		LEVEL 0 FOR 940.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst1|masterLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 80.0;
		LEVEL 1 FOR 920.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst1|slaveLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 100.0;
		LEVEL 1 FOR 900.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|ExponentB[2]~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst3|enableMux|f~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 60.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 860.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst3|enableMux|f~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 60.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 860.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst3|masterLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 840.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst3|slaveLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 100.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 820.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|ExponentA[1]~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst7|Add0~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 100.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 820.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst5|enableMux|f~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 60.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 860.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst5|enableMux|f~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 60.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 860.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst5|masterLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 840.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst5|slaveLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 100.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 820.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst2|slaveLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 280.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst3|slaveLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 280.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst22|slaveLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 280.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 660.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|adder_inst|GEN_FA:3:FA|Sum~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst7|enableMux|f~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 280.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 660.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst24|slaveLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst15|mux2|int_t1~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst7|enableMux|f~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst7|masterLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 40.0;
		LEVEL 1 FOR 960.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst7|slaveLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst16|mux2|int_t1~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst20|enableMux|f~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 280.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 660.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst20|enableMux|f~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst20|masterLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 40.0;
		LEVEL 1 FOR 960.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst20|slaveLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst10|Add0~1")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst10|Add0~3")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst10|Add0~5")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst10|Add0~7")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst10|Add0~9")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst10|Add0~11")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst10|Add0~13")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst10|Add0~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 280.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 660.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst10|Add0~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 660.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst10|Add0~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 280.0;
		LEVEL 1 FOR 700.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst10|Add0~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 280.0;
		LEVEL 1 FOR 700.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst5|slaveLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 280.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst10|Add0~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 280.0;
		LEVEL 1 FOR 700.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst10|Add0~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 280.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 660.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst21|slaveLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst10|Add0~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst27|masterLatch|int_q~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|adder_inst|GEN_FA:0:FA|Sum~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst27|masterLatch|int_q~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst27|masterLatch|int_q~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 40.0;
		LEVEL 1 FOR 960.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst27|slaveLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst10|mantissa_out[5]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst10|mantissa_out[5]~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst10|Add0~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 1 FOR 980.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst16|int_q[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst16|int_q[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 700.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst16|int_q[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 140.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst16|int_q[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 140.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 700.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_B[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 220.0;
		LEVEL 1 FOR 780.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_B[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_B[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_B[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_B[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 220.0;
		LEVEL 1 FOR 780.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_B[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 220.0;
		LEVEL 1 FOR 780.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_B[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_B[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_B[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_B[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_B[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_B[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_A[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_A[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_A[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 220.0;
		LEVEL 1 FOR 780.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_A[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 220.0;
		LEVEL 1 FOR 780.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_A[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_A[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_A[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_A[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_A[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_A[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_A[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_A[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|Result[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20.0;
		LEVEL X FOR 40.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 740.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|Result[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20.0;
		LEVEL X FOR 40.0;
		LEVEL 0 FOR 940.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|Result[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20.0;
		LEVEL X FOR 40.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 740.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|Result[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20.0;
		LEVEL X FOR 40.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 740.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|Result[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20.0;
		LEVEL X FOR 40.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 740.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|Result[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20.0;
		LEVEL X FOR 40.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 740.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|Result[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20.0;
		LEVEL X FOR 40.0;
		LEVEL 0 FOR 940.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|Result[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20.0;
		LEVEL X FOR 40.0;
		LEVEL 0 FOR 940.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|Result[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20.0;
		LEVEL X FOR 40.0;
		LEVEL 0 FOR 940.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|Result[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20.0;
		LEVEL X FOR 40.0;
		LEVEL 0 FOR 940.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|Result[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20.0;
		LEVEL X FOR 40.0;
		LEVEL 0 FOR 940.0;
	}
}

TRANSITION_LIST("FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|Result[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|ExponentA";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 0;
	TREE_LEVEL = 0;
	CHILDREN = 1, 2, 3, 4, 5, 6, 7;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|ExponentA[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|ExponentA[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|ExponentA[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 3;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|ExponentA[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 4;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|ExponentA[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 5;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|ExponentA[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 6;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|ExponentA[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 7;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|ExponentB";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 8;
	TREE_LEVEL = 0;
	CHILDREN = 9, 10, 11, 12, 13, 14, 15;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|ExponentB[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 9;
	TREE_LEVEL = 1;
	PARENT = 8;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|ExponentB[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 10;
	TREE_LEVEL = 1;
	PARENT = 8;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|ExponentB[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 11;
	TREE_LEVEL = 1;
	PARENT = 8;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|ExponentB[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 12;
	TREE_LEVEL = 1;
	PARENT = 8;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|ExponentB[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 13;
	TREE_LEVEL = 1;
	PARENT = 8;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|ExponentB[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 14;
	TREE_LEVEL = 1;
	PARENT = 8;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|ExponentB[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 15;
	TREE_LEVEL = 1;
	PARENT = 8;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|GCLOCK";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 16;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|GRESET";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 17;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|MantissaA";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 18;
	TREE_LEVEL = 0;
	CHILDREN = 19, 20, 21, 22, 23, 24, 25, 26;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|MantissaA[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 19;
	TREE_LEVEL = 1;
	PARENT = 18;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|MantissaA[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 20;
	TREE_LEVEL = 1;
	PARENT = 18;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|MantissaA[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 21;
	TREE_LEVEL = 1;
	PARENT = 18;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|MantissaA[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 22;
	TREE_LEVEL = 1;
	PARENT = 18;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|MantissaA[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 23;
	TREE_LEVEL = 1;
	PARENT = 18;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|MantissaA[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 24;
	TREE_LEVEL = 1;
	PARENT = 18;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|MantissaA[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 25;
	TREE_LEVEL = 1;
	PARENT = 18;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|MantissaA[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 26;
	TREE_LEVEL = 1;
	PARENT = 18;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|MantissaB";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 27;
	TREE_LEVEL = 0;
	CHILDREN = 28, 29, 30, 31, 32, 33, 34, 35;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|MantissaB[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 28;
	TREE_LEVEL = 1;
	PARENT = 27;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|MantissaB[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 29;
	TREE_LEVEL = 1;
	PARENT = 27;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|MantissaB[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 30;
	TREE_LEVEL = 1;
	PARENT = 27;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|MantissaB[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 31;
	TREE_LEVEL = 1;
	PARENT = 27;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|MantissaB[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 32;
	TREE_LEVEL = 1;
	PARENT = 27;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|MantissaB[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 33;
	TREE_LEVEL = 1;
	PARENT = 27;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|MantissaB[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 34;
	TREE_LEVEL = 1;
	PARENT = 27;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|MantissaB[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 35;
	TREE_LEVEL = 1;
	PARENT = 27;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|signA";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 36;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|signB";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 37;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|ExponentOut[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 38;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|ExponentOut[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 39;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|ExponentOut[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 40;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|ExponentOut[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 41;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|ExponentOut[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 42;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|ExponentOut[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 43;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|ExponentOut[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 44;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|MantissaOut[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 45;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|MantissaOut[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 46;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|MantissaOut[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 47;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|MantissaOut[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 48;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|MantissaOut[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 49;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|MantissaOut[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 50;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|MantissaOut[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 51;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|MantissaOut[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 52;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|OVERFLOW";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 53;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|S0";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 54;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|S1";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 55;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|S2";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 56;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|S3";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 57;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|S4";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 58;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|S5";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 59;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|S6";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 60;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|S7";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 61;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|S8";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 62;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|S9";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 63;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|S10";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 64;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|S11";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 65;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|SignOut";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 66;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|sampler";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 67;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|gnd";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 68;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|vcc";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 69;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|unknown";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 70;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|devclrn";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 71;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|devpor";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 72;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|devoe";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 73;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst7|Add0~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 74;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 75;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 76;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 77;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 78;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 79;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 80;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 81;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 82;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~34_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 83;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~36_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 84;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~40_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 85;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~42_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 86;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~44_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 87;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~50_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 88;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~52_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 89;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~56_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 90;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 91;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 92;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 93;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 94;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 95;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 96;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 97;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~22_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 98;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~26_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 99;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~28_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 100;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~32_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 101;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~34_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 102;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~36_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 103;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~38_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 104;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~40_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 105;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~42_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 106;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~50_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 107;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~58_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 108;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add1~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 109;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add0~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 110;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add1~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 111;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add0~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 112;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add0~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 113;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add1~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 114;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add0~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 115;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add0~9";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 116;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add0~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 117;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add0~11";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 118;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add0~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 119;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst26|slaveLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 120;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan0~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 121;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan0~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 122;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Equal0~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 123;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst|masterLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 124;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst|masterLatch|int_q~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 125;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst|masterLatch|int_q~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 126;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst|masterLatch|int_q~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 127;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst11|mux2|int_t1~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 128;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst2|enableMux|f~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 129;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst12|mux2|int_t1~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 130;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst2|enableMux|f~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 131;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst2|masterLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 132;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst3|enableMux|f~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 133;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst13|mux2|int_t1~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 134;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst3|enableMux|f~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 135;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst3|masterLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 136;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst5|enableMux|f~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 137;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst19|mux2|int_t1~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 138;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst5|enableMux|f~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 139;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst5|masterLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 140;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst22|enableMux|f~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 141;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst18|mux2|int_t1~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 142;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst22|enableMux|f~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 143;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst22|masterLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 144;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst21|enableMux|f~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 145;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst17|mux2|int_t1~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 146;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst21|enableMux|f~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 147;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst21|masterLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 148;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst24|enableMux|f~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 149;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst23|mux2|int_t1~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 150;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst24|enableMux|f~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 151;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst24|masterLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 152;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst26|enableMux|f~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 153;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst28|mux2|int_t1~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 154;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst26|enableMux|f~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 155;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst26|masterLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 156;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 157;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst22|slaveLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 158;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst21|slaveLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 159;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst26|slaveLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 160;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst27|slaveLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 161;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst27|slaveLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 162;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst5|slaveLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 163;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst|slaveLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 164;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst|inst5|slaveLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 165;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst|inst3|slaveLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 166;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst16|int_q[2]~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 167;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|adder_inst|GEN_FA:9:FA|Sum~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 168;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|adder_inst|GEN_FA:8:FA|Sum~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 169;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|adder_inst|GEN_FA:7:FA|Sum~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 170;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|adder_inst|GEN_FA:6:FA|Sum~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 171;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|adder_inst|GEN_FA:5:FA|Sum~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 172;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|adder_inst|GEN_FA:4:FA|Sum~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 173;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|adder_inst|GEN_FA:2:FA|Sum~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 174;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|adder_inst|GEN_FA:1:FA|Sum~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 175;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst1|masterLatch|int_q~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 176;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst22|masterLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 177;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst22|masterLatch|int_q~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 178;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst22|masterLatch|int_q~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 179;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst21|masterLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 180;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst21|masterLatch|int_q~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 181;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst21|masterLatch|int_q~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 182;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst20|masterLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 183;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst20|masterLatch|int_q~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 184;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst20|masterLatch|int_q~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 185;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst7|masterLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 186;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst7|masterLatch|int_q~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 187;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst7|masterLatch|int_q~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 188;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst26|masterLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 189;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst27|masterLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 190;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst27|masterLatch|int_q~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 191;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst27|masterLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 192;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst7|enableMux|f~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 193;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst7|enableMux|f~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 194;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst7|masterLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 195;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst20|enableMux|f~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 196;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst20|enableMux|f~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 197;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst20|masterLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 198;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst21|enableMux|f~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 199;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst21|enableMux|f~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 200;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst21|masterLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 201;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst5|enableMux|f~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 202;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst5|enableMux|f~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 203;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst5|masterLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 204;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst|masterLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 205;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst|masterLatch|int_q~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 206;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst|inst5|masterLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 207;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst|inst5|masterLatch|int_q~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 208;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst|inst3|masterLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 209;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst|inst3|masterLatch|int_q~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 210;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|ExponentA[6]~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 211;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|ExponentB[4]~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 212;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|ExponentA[3]~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 213;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|ExponentA[2]~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 214;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|ExponentB[1]~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 215;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|MantissaA[3]~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 216;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|MantissaA[2]~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 217;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|MantissaB[2]~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 218;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|MantissaA[1]~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 219;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|MantissaB[1]~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 220;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|MantissaA[0]~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 221;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|MantissaB[0]~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 222;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|GCLOCK~inputclkctrl_outclk";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 223;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_B[5]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 224;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_B[1]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 225;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_B[0]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 226;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_A[7]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 227;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|OVERFLOW~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 228;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|SignOut~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 229;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|S0~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 230;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|S1~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 231;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|S2~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 232;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|S3~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 233;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|S4~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 234;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|S5~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 235;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|S6~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 236;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|S7~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 237;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|S8~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 238;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|S9~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 239;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|S10~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 240;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|S11~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 241;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|ExponentOut[6]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 242;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|ExponentOut[5]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 243;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|ExponentOut[4]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 244;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|ExponentOut[3]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 245;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|ExponentOut[2]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 246;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|ExponentOut[1]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 247;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|ExponentOut[0]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 248;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|MantissaOut[7]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 249;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|MantissaOut[6]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 250;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|MantissaOut[5]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 251;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|MantissaOut[4]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 252;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|MantissaOut[3]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 253;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|MantissaOut[2]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 254;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|MantissaOut[1]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 255;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|MantissaOut[0]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 256;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|GRESET~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 257;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|GCLOCK~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 258;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|ExponentB[6]~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 259;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|ExponentB[5]~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 260;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|ExponentB[3]~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 261;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|ExponentB[0]~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 262;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add1~1";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 263;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add1~3";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 264;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add1~5";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 265;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add1~7";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 266;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add1~9";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 267;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add1~11";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 268;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add1~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 269;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S0|slaveLatch|int_q~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 270;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S0|slaveLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 271;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S0|slaveLatch|int_q~0clkctrl_outclk";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 272;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add1~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 273;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|ExponentA[5]~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 274;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|ExponentA[4]~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 275;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|ExponentA[0]~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 276;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add0~1";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 277;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add0~3";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 278;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add0~5";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 279;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add0~7";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 280;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add0~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 281;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add1~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 282;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~1";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 283;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~3";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 284;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~5";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 285;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~7";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 286;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~9";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 287;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~11";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 288;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~13";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 289;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~15";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 290;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~17";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 291;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~19";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 292;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~21";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 293;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~23";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 294;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~25";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 295;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~27";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 296;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~29";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 297;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~31";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 298;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~33";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 299;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~35";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 300;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~37";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 301;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~39";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 302;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~41";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 303;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~43";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 304;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~45";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 305;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~47";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 306;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~48_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 307;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~46_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 308;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~49";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 309;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~51";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 310;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~53";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 311;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~55";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 312;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~57";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 313;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~59";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 314;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~61";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 315;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~62_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 316;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~38_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 317;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~32_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 318;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~30_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 319;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~28_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 320;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~26_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 321;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~24_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 322;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~22_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 323;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 324;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 325;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 326;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~1";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 327;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~3";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 328;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~5";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 329;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~7";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 330;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~9";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 331;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~11";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 332;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~13";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 333;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~15";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 334;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~17";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 335;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~19";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 336;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~21";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 337;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~23";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 338;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~25";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 339;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~27";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 340;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~29";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 341;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~31";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 342;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~33";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 343;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~35";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 344;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~37";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 345;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~39";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 346;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~41";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 347;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~43";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 348;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~45";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 349;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~47";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 350;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~48_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 351;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~46_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 352;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~44_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 353;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan0~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 354;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 355;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~49";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 356;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~51";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 357;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~52_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 358;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~54_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 359;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~53";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 360;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~54_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 361;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~55";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 362;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~56_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 363;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan0~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 364;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~60_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 365;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add2~58_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 366;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~57";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 367;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~59";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 368;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~60_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 369;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan0~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 370;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~30_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 371;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan0~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 372;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 373;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~24_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 374;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 375;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan0~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 376;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 377;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan0~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 378;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan0~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 379;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan0~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 380;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S11|masterLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 381;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S11|masterLatch|int_q~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 382;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S11|slaveLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 383;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|signA~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 384;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|signB~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 385;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst|masterLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 386;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst|slaveLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 387;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add1~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 388;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Equal0~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 389;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Equal0~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 390;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Equal0~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 391;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Equal0~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 392;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S3|masterLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 393;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S3|slaveLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 394;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~61";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 395;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|Add3~62_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 396;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst|inst1|masterLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 397;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst|inst1|masterLatch|int_q~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 398;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst|inst1|slaveLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 399;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst16|int_q[2]~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 400;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst16|int_q[3]~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 401;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst12|A_eq_B~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 402;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst|inst7|masterLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 403;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst|inst7|masterLatch|int_q~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 404;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst|inst7|masterLatch|int_q~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 405;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst|inst7|slaveLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 406;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S1|masterLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 407;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~1_cout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 408;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~3_cout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 409;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~5_cout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 410;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~7_cout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 411;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~9_cout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 412;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~11_cout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 413;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~13_cout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 414;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~15_cout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 415;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~17_cout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 416;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~19_cout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 417;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~21_cout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 418;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~23_cout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 419;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~25_cout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 420;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~27_cout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 421;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~29_cout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 422;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~31_cout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 423;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~33_cout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 424;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~35_cout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 425;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~37_cout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 426;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~39_cout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 427;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~41_cout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 428;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~43_cout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 429;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~45_cout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 430;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~47_cout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 431;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~49_cout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 432;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~51_cout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 433;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~53_cout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 434;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~55_cout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 435;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~57_cout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 436;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~59_cout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 437;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~61_cout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 438;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|LessThan1~62_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 439;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S2|masterLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 440;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S2|masterLatch|int_q~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 441;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S2|slaveLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 442;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_gt_B~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 443;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S1|masterLatch|int_q~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 444;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S1|slaveLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 445;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S4|masterLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 446;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S4|masterLatch|int_q~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 447;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S4|slaveLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 448;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst16|int_q[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 449;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst16|int_q[1]~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 450;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst12|A_eq_B~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 451;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst12|A_eq_B~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 452;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S6|masterLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 453;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S5|masterLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 454;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S5|slaveLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 455;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S6|masterLatch|int_q~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 456;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S6|slaveLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 457;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst|comb~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 458;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst1|masterLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 459;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst1|masterLatch|int_q~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 460;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst1|slaveLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 461;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|MantissaB[7]~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 462;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst7|enableMux|f~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 463;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|MantissaA[7]~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 464;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst1|enableMux|f~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 465;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst1|enableMux|f~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 466;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst1|masterLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 467;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst1|slaveLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 468;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst9~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 469;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst2|enableMux|f~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 470;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst2|enableMux|f~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 471;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst2|masterLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 472;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst2|slaveLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 473;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|MantissaB[6]~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 474;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|MantissaA[6]~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 475;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst2|masterLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 476;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst2|masterLatch|int_q~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 477;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst2|masterLatch|int_q~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 478;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst2|slaveLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 479;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|MantissaB[5]~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 480;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst3|enableMux|f~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 481;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst3|enableMux|f~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 482;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst3|masterLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 483;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst3|slaveLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 484;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_A[8]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 485;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|MantissaA[5]~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 486;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst3|masterLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 487;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst3|masterLatch|int_q~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 488;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst3|masterLatch|int_q~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 489;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst3|slaveLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 490;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|MantissaB[4]~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 491;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|MantissaA[4]~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 492;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst5|masterLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 493;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst5|masterLatch|int_q~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 494;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst5|masterLatch|int_q~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 495;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst5|slaveLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 496;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|MantissaB[3]~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 497;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst22|enableMux|f~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 498;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst22|enableMux|f~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 499;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst22|masterLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 500;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst22|slaveLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 501;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst21|slaveLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 502;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst20|slaveLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 503;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst20|slaveLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 504;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst7|slaveLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 505;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst7|slaveLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 506;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst24|masterLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 507;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst25|inst24|slaveLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 508;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_B[2]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 509;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst24|masterLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 510;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst24|masterLatch|int_q~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 511;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst24|slaveLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 512;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst26|masterLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 513;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst26|masterLatch|int_q~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 514;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst19|inst26|slaveLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 515;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_A[0]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 516;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|adder_inst|GEN_FA:0:FA|Cout~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 517;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|adder_inst|GEN_FA:1:FA|Cout~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 518;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|adder_inst|GEN_FA:2:FA|Cout~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 519;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|adder_inst|GEN_FA:3:FA|Cout~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 520;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|adder_inst|GEN_FA:4:FA|Cout~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 521;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|adder_inst|GEN_FA:5:FA|Cout~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 522;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|adder_inst|GEN_FA:6:FA|Cout~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 523;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|adder_inst|GEN_FA:7:FA|Cout~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 524;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|adder_inst|GEN_FA:8:FA|Cout~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 525;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|adder_inst|GEN_FA:9:FA|Cout~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 526;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|adder_inst|GEN_FA:10:FA|Cout~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 527;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|adder_inst|GEN_FA:11:FA|Cout~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 528;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|Cout~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 529;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst31|SignOut~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 530;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_Sextra|masterLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 531;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_Sextra|slaveLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 532;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S7|masterLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 533;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S7|slaveLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 534;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S8|masterLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 535;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst|slaveLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 536;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst31|SignOut~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 537;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S9|masterLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 538;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S9|masterLatch|int_q~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 539;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S9|slaveLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 540;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S10|masterLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 541;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S10|masterLatch|int_q~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 542;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S10|slaveLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 543;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst|shiftL~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 544;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst|enableMux|f~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 545;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|adder_inst|GEN_FA:10:FA|Sum~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 546;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst27|masterLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 547;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst1|enableMux|f~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 548;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst1|enableMux|f~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 549;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst1|masterLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 550;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst1|slaveLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 551;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|adder_inst|GEN_FA:11:FA|Sum~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 552;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst33~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 553;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst33~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 554;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S8|masterLatch|int_q~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 555;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst|dff_S8|slaveLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 556;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst7|enableMux|f~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 557;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst7|process_0~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 558;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst7|enableMux|f~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 559;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst7|process_0~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 560;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst7|enableMux|f~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 561;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst7|enableMux|f~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 562;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst7|masterLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 563;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst7|slaveLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 564;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst7|Add0~1_cout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 565;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst7|Add0~3";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 566;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst7|Add0~5";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 567;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst7|Add0~7";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 568;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst7|Add0~9";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 569;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst7|Add0~11";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 570;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst7|Add0~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 571;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst7|enableMux|f~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 572;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst2|enableMux|f~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 573;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst2|enableMux|f~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 574;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst2|masterLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 575;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst2|slaveLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 576;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst7|Add0~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 577;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst4|enableMux|f~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 578;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst4|enableMux|f~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 579;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst4|masterLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 580;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst4|slaveLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 581;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst7|Add0~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 582;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst6|enableMux|f~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 583;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst6|enableMux|f~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 584;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst6|masterLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 585;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst6|slaveLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 586;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst7|Add0~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 587;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst1|enableMux|f~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 588;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst1|enableMux|f~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 589;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst1|masterLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 590;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst1|slaveLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 591;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|ExponentB[2]~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 592;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst3|enableMux|f~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 593;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst3|enableMux|f~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 594;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst3|masterLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 595;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst3|slaveLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 596;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|ExponentA[1]~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 597;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst7|Add0~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 598;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst5|enableMux|f~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 599;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst5|enableMux|f~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 600;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst5|masterLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 601;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst2|inst11|inst5|slaveLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 602;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst2|slaveLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 603;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst3|slaveLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 604;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst22|slaveLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 605;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|adder_inst|GEN_FA:3:FA|Sum~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 606;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst7|enableMux|f~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 607;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst24|slaveLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 608;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst15|mux2|int_t1~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 609;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst7|enableMux|f~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 610;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst7|masterLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 611;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst7|slaveLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 612;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst16|mux2|int_t1~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 613;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst20|enableMux|f~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 614;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst20|enableMux|f~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 615;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst20|masterLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 616;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst20|slaveLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 617;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst10|Add0~1";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 618;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst10|Add0~3";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 619;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst10|Add0~5";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 620;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst10|Add0~7";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 621;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst10|Add0~9";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 622;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst10|Add0~11";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 623;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst10|Add0~13";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 624;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst10|Add0~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 625;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst10|Add0~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 626;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst10|Add0~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 627;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst10|Add0~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 628;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst5|slaveLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 629;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst10|Add0~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 630;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst10|Add0~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 631;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst21|slaveLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 632;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst10|Add0~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 633;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst27|masterLatch|int_q~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 634;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|adder_inst|GEN_FA:0:FA|Sum~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 635;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst27|masterLatch|int_q~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 636;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst27|masterLatch|int_q~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 637;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst20|inst27|slaveLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 638;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst10|mantissa_out[5]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 639;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst10|mantissa_out[5]~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 640;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst10|Add0~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 641;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 642;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 643;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 644;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 645;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 646;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 647;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 648;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 649;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 650;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 651;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 652;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 653;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 654;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 655;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 656;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 657;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 658;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 659;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 660;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 661;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 662;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 663;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 664;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 665;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 666;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 667;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 668;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 669;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 670;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 671;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 672;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|abs_diff[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 673;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 674;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 675;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 676;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 677;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 678;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 679;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 680;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 681;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 682;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 683;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 684;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 685;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 686;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 687;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 688;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 689;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 690;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 691;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 692;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 693;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 694;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 695;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 696;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 697;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 698;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 699;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 700;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 701;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 702;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 703;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 704;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|B_dec[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 705;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 706;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 707;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 708;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 709;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 710;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 711;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 712;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 713;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 714;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 715;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 716;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 717;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 718;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 719;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 720;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 721;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 722;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 723;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 724;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 725;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 726;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 727;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 728;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 729;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 730;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 731;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 732;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 733;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 734;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 735;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 736;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst30|A_dec[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 737;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst16|int_q[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 738;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst16|int_q[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 739;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst16|int_q[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 740;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst16|int_q[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 741;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_B[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 742;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_B[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 743;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_B[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 744;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_B[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 745;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_B[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 746;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_B[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 747;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_B[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 748;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_B[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 749;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_B[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 750;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_B[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 751;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_B[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 752;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_B[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 753;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_A[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 754;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_A[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 755;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_A[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 756;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_A[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 757;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_A[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 758;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_A[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 759;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_A[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 760;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_A[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 761;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_A[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 762;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_A[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 763;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_A[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 764;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|stored_A[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 765;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|Result[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 766;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|Result[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 767;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|Result[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 768;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|Result[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 769;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|Result[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 770;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|Result[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 771;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|Result[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 772;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|Result[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 773;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|Result[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 774;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|Result[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 775;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|Result[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 776;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "FP_16bit_Adder_vlg_vec_tst|i1|inst14|inst32|Result[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 777;
	TREE_LEVEL = 0;
}
;
