// Seed: 1473544056
module module_0;
  wire id_2;
  wire id_3;
  wire id_4;
  always @(negedge 1 >> 1) id_1 <= #id_1 1'h0;
endmodule
module module_1 (
    output tri  id_0,
    input  wand id_1,
    input  wire id_2
);
  wire id_4;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = id_2 ? id_3 == id_2 : id_4 ? id_4 : id_3;
  assign id_1 = 1;
  module_0 modCall_1 ();
endmodule
