[INFO]: Run Directory: /openlane/designs/picorv32a/runs/RUN_2024.08.05_19.48.42
[WARNING]: SYNTH_MAX_FANOUT is now deprecated; use MAX_FANOUT_CONSTRAINT instead.
[INFO]: Saving runtime environment...
[INFO]: Preparing LEF files for the nom corner...
[INFO]: Preparing LEF files for the min corner...
[INFO]: Preparing LEF files for the max corner...
[WARNING]: PNR_SDC_FILE is not set. It is recommended to write a custom SDC file for the design. Defaulting to BASE_SDC_FILE
[WARNING]: SIGNOFF_SDC_FILE is not set. It is recommended to write a custom SDC file for the design. Defaulting to BASE_SDC_FILE
[INFO]: Running Synthesis (log: designs/picorv32a/runs/RUN_2024.08.05_19.48.42/logs/synthesis/1-synthesis.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/picorv32a/runs/RUN_2024.08.05_19.48.42/logs/synthesis/2-sta.log)...
[INFO]: Running Initial Floorplanning (log: designs/picorv32a/runs/RUN_2024.08.05_19.48.42/logs/floorplan/3-initial_fp.log)...
[INFO]: Floorplanned with width 681.72 and height 680.0.
[INFO]: Running IO Placement (log: designs/picorv32a/runs/RUN_2024.08.05_19.48.42/logs/floorplan/4-io.log)...
[INFO]: Running Tap/Decap Insertion (log: designs/picorv32a/runs/RUN_2024.08.05_19.48.42/logs/floorplan/5-tap.log)...
[INFO]: Power planning with power {VPWR} and ground {VGND}...
[INFO]: Generating PDN (log: designs/picorv32a/runs/RUN_2024.08.05_19.48.42/logs/floorplan/6-pdn.log)...
[INFO]: Running Initial Floorplanning (log: designs/picorv32a/runs/RUN_2024.08.05_19.48.42/logs/floorplan/7-initial_fp.log)...
[INFO]: Floorplanned with width 681.72 and height 680.0.
[INFO]: Running IO Placement (log: designs/picorv32a/runs/RUN_2024.08.05_19.48.42/logs/floorplan/8-io.log)...
[INFO]: Running Tap/Decap Insertion (log: designs/picorv32a/runs/RUN_2024.08.05_19.48.42/logs/floorplan/9-tap.log)...
[INFO]: Power planning with power {VPWR} and ground {VGND}...
[INFO]: Generating PDN (log: designs/picorv32a/runs/RUN_2024.08.05_19.48.42/logs/floorplan/10-pdn.log)...
[INFO]: Running Global Placement (skip_io) (log: designs/picorv32a/runs/RUN_2024.08.05_19.48.42/logs/placement/10-global_skip_io.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/picorv32a/runs/RUN_2024.08.05_19.48.42/logs/placement/12-gpl_sta.log)...
[INFO]: Running IO Placement (log: designs/picorv32a/runs/RUN_2024.08.05_19.48.42/logs/placement/13-io.log)...
[INFO]: Running Global Placement (log: designs/picorv32a/runs/RUN_2024.08.05_19.48.42/logs/placement/13-global.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/picorv32a/runs/RUN_2024.08.05_19.48.42/logs/placement/15-gpl_sta.log)...
[INFO]: Running Placement Resizer Design Optimizations (log: designs/picorv32a/runs/RUN_2024.08.05_19.48.42/logs/placement/16-resizer.log)...
[INFO]: Running Detailed Placement (log: designs/picorv32a/runs/RUN_2024.08.05_19.48.42/logs/placement/17-detailed.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/picorv32a/runs/RUN_2024.08.05_19.48.42/logs/placement/18-dpl_sta.log)...
[INFO]: Running Clock Tree Synthesis (log: designs/picorv32a/runs/RUN_2024.08.05_19.48.42/logs/cts/19-cts.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/picorv32a/runs/RUN_2024.08.05_19.48.42/logs/cts/20-cts_sta.log)...
[INFO]: Power planning with power {VPWR} and ground {VGND}...
[INFO]: Generating PDN (log: designs/picorv32a/runs/RUN_2024.08.05_19.48.42/logs/floorplan/21-pdn.log)...
[INFO]: Running Global Routing Resizer Design Optimizations (log: designs/picorv32a/runs/RUN_2024.08.05_19.48.42/logs/routing/22-resizer_design.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/picorv32a/runs/RUN_2024.08.05_19.48.42/logs/routing/23-rsz_design_sta.log)...
[INFO]: Running Global Routing Resizer Timing Optimizations (log: designs/picorv32a/runs/RUN_2024.08.05_19.48.42/logs/routing/24-resizer_timing.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/picorv32a/runs/RUN_2024.08.05_19.48.42/logs/routing/25-rsz_timing_sta.log)...
[INFO]: Running Global Routing (log: designs/picorv32a/runs/RUN_2024.08.05_19.48.42/logs/routing/26-global.log)...
[INFO]: Writing Verilog (log: designs/picorv32a/runs/RUN_2024.08.05_19.48.42/logs/routing/26-global_write_netlist.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/picorv32a/runs/RUN_2024.08.05_19.48.42/logs/routing/28-grt_sta.log)...
[INFO]: Running Fill Insertion (log: designs/picorv32a/runs/RUN_2024.08.05_19.48.42/logs/routing/29-fill.log)...
[INFO]: Running Detailed Routing (log: designs/picorv32a/runs/RUN_2024.08.05_19.48.42/logs/routing/30-detailed.log)...
[INFO]: No Magic DRC violations after detailed routing.
[INFO]: Checking Wire Lengths (log: designs/picorv32a/runs/RUN_2024.08.05_19.48.42/logs/routing/31-wire_lengths.log)...
[ERROR]: write_powered_verilog missing required -output_def
[ERROR]: write_powered_verilog missing required -output_def
[ERROR]: -output_nl is required for write_powered_verilog.
[INFO]: Running Magic to generate various views...
[INFO]: Streaming out GDSII with Magic (log: designs/picorv32a/runs/RUN_2024.08.05_19.48.42/logs/signoff/32-gdsii.log)...
[INFO]: Generating MAGLEF views...
[INFO]: Generating lef with Magic (/openlane/designs/picorv32a/runs/RUN_2024.08.05_19.48.42/logs/signoff/32-lef.log)...
[INFO]: Running Magic Spice Export from LEF (log: designs/picorv32a/runs/RUN_2024.08.05_19.48.42/logs/signoff/33-spice.log)...
[INFO]: Running Magic DRC (log: designs/picorv32a/runs/RUN_2024.08.05_19.48.42/logs/signoff/34-drc.log)...
[INFO]: Converting Magic DRC database to various tool-readable formats...
[INFO]: No Magic DRC violations after GDS streaming out.
[INFO]: Writing Powered Verilog (logs: designs/picorv32a/runs/RUN_2024.08.05_19.48.42/logs/signoff/35-write_powered_def.log, designs/picorv32a/runs/RUN_2024.08.05_19.48.42/logs/signoff/35-write_powered_verilog.log)...
[INFO]: Writing Verilog (log: designs/picorv32a/runs/RUN_2024.08.05_19.48.42/logs/signoff/35-write_powered_verilog.log)...
[INFO]: Running LVS (log: designs/picorv32a/runs/RUN_2024.08.05_19.48.42/logs/signoff/37-lvs.lef.log)...
[INFO]: Running OpenROAD Antenna Rule Checker (log: designs/picorv32a/runs/RUN_2024.08.05_19.48.42/logs/signoff/38-arc.log)...
