

================================================================
== Vitis HLS Report for 'AXIvideo2MultiPixStream_Pipeline_loop_width'
================================================================
* Date:           Thu Jul 18 12:04:21 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.558 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  |                    Pipeline                   |
    |   min   |   max   |    min    |    max    | min |  max |                      Type                     |
    +---------+---------+-----------+-----------+-----+------+-----------------------------------------------+
    |        2|     3842|  20.000 ns|  38.420 us|    1|  3841|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+----------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- loop_width  |        0|     3840|         2|          1|          1|  0 ~ 3840|       yes|
        +--------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     34|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    103|    -|
|Register         |        -|    -|      42|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      42|    137|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |j_4_fu_209_p2                     |         +|   0|  0|  12|          12|           1|
    |ap_block_state1_pp0_stage0_iter0  |       and|   0|  0|   1|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   1|           1|           1|
    |ap_condition_248                  |       and|   0|  0|   1|           1|           1|
    |ap_condition_251                  |       and|   0|  0|   1|           1|           1|
    |ap_condition_256                  |       and|   0|  0|   1|           1|           1|
    |ap_predicate_op36_read_state1     |       and|   0|  0|   1|           1|           1|
    |icmp_ln3105_fu_203_p2             |      icmp|   0|  0|  12|          12|          12|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   1|           1|           1|
    |or_ln3109_fu_215_p2               |        or|   0|  0|   1|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  34|          33|          23|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_done_int                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_phi_mux_eol_phi_fu_166_p4  |  13|          3|    1|          3|
    |ap_phi_mux_sof_phi_fu_177_p4  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_3          |   9|          2|   12|         24|
    |axi_data_fu_92                |   9|          2|   24|         48|
    |axi_last_fu_96                |   9|          2|    1|          2|
    |eol_reg_163                   |   9|          2|    1|          2|
    |j_fu_88                       |   9|          2|   12|         24|
    |s_axis_video2_TDATA_blk_n     |   9|          2|    1|          2|
    |srcLayer2_blk_n               |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 103|         23|   56|        113|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |axi_data_fu_92           |  24|   0|   24|          0|
    |axi_last_fu_96           |   1|   0|    1|          0|
    |eol_reg_163              |   1|   0|    1|          0|
    |icmp_ln3105_reg_299      |   1|   0|    1|          0|
    |j_fu_88                  |  12|   0|   12|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  42|   0|   42|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+---------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+--------------------------+-----+-----+------------+---------------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  AXIvideo2MultiPixStream_Pipeline_loop_width|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  AXIvideo2MultiPixStream_Pipeline_loop_width|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  AXIvideo2MultiPixStream_Pipeline_loop_width|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  AXIvideo2MultiPixStream_Pipeline_loop_width|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  AXIvideo2MultiPixStream_Pipeline_loop_width|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  AXIvideo2MultiPixStream_Pipeline_loop_width|  return value|
|s_axis_video2_TVALID      |   in|    1|        axis|                       s_axis_video2_V_data_V|       pointer|
|s_axis_video2_TDATA       |   in|   24|        axis|                       s_axis_video2_V_data_V|       pointer|
|srcLayer2_din             |  out|   24|     ap_fifo|                                    srcLayer2|       pointer|
|srcLayer2_num_data_valid  |   in|    3|     ap_fifo|                                    srcLayer2|       pointer|
|srcLayer2_fifo_cap        |   in|    3|     ap_fifo|                                    srcLayer2|       pointer|
|srcLayer2_full_n          |   in|    1|     ap_fifo|                                    srcLayer2|       pointer|
|srcLayer2_write           |  out|    1|     ap_fifo|                                    srcLayer2|       pointer|
|sof_10                    |   in|    1|     ap_none|                                       sof_10|        scalar|
|axi_last_21               |   in|    1|     ap_none|                                  axi_last_21|        scalar|
|axi_data_17               |   in|   24|     ap_none|                                  axi_data_17|        scalar|
|cols                      |   in|   12|     ap_none|                                         cols|        scalar|
|s_axis_video2_TREADY      |  out|    1|        axis|                       s_axis_video2_V_dest_V|       pointer|
|s_axis_video2_TDEST       |   in|    1|        axis|                       s_axis_video2_V_dest_V|       pointer|
|s_axis_video2_TKEEP       |   in|    3|        axis|                       s_axis_video2_V_keep_V|       pointer|
|s_axis_video2_TSTRB       |   in|    3|        axis|                       s_axis_video2_V_strb_V|       pointer|
|s_axis_video2_TUSER       |   in|    1|        axis|                       s_axis_video2_V_user_V|       pointer|
|s_axis_video2_TLAST       |   in|    1|        axis|                       s_axis_video2_V_last_V|       pointer|
|s_axis_video2_TID         |   in|    1|        axis|                         s_axis_video2_V_id_V|       pointer|
|eol_out                   |  out|    1|      ap_vld|                                      eol_out|       pointer|
|eol_out_ap_vld            |  out|    1|      ap_vld|                                      eol_out|       pointer|
|axi_data_18_out           |  out|   24|      ap_vld|                              axi_data_18_out|       pointer|
|axi_data_18_out_ap_vld    |  out|    1|      ap_vld|                              axi_data_18_out|       pointer|
+--------------------------+-----+-----+------------+---------------------------------------------+--------------+

