<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<HTML><HEAD>
<TITLE>Fitter Messages</TITLE>

<link rel="stylesheet" type="text/css" href="css/reset.css">
<link rel="stylesheet" type="text/css" href="css/base.css">
<link rel="stylesheet" type="text/css" href="css/jquery-ui.css">
<link rel="stylesheet" type="text/css" href="css/jquery.layout-latest.css">
<link rel="stylesheet" type="text/css" href="css/override.css">

<script type="text/javascript" src="js/jquery.min.js"></script>
<script type="text/javascript" src="js/jquery-ui.min.js"></script>
<script type="text/javascript" src="js/jquery.layout-latest.js"></script>


</HEAD>

<BODY>
<div class="messages"><ul><li class="info_message">Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected</li><li class="info_message">Info (119006): Selected device 5CSXFC6D6F31C8ES for design &quot;SoCKit_top&quot;</li><li class="info_message">Info (21077): Low junction temperature is 0 degrees C</li><li class="info_message">Info (21077): High junction temperature is 85 degrees C</li><li class="warning_message">Warning (21300): LOCKED port on the PLL is not properly connected on instance &quot;ik_swift_hps:u0|ik_swift_hps_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll&quot;. The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.</li><li class="info_message">Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance</li><li class="warning_message">Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details</li><li class="info_message">Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.</li><li class="critical_warning_message">Critical Warning (169085): No exact pin location assignment(s) for 73 pins of 289 total pins<ul><li class="info_message">Info (169086): Pin memory_mem_a[0] not assigned to an exact location on the device</li><li class="info_message">Info (169086): Pin memory_mem_a[1] not assigned to an exact location on the device</li><li class="info_message">Info (169086): Pin memory_mem_a[2] not assigned to an exact location on the device</li><li class="info_message">Info (169086): Pin memory_mem_a[3] not assigned to an exact location on the device</li><li class="info_message">Info (169086): Pin memory_mem_a[4] not assigned to an exact location on the device</li><li class="info_message">Info (169086): Pin memory_mem_a[5] not assigned to an exact location on the device</li><li class="info_message">Info (169086): Pin memory_mem_a[6] not assigned to an exact location on the device</li><li class="info_message">Info (169086): Pin memory_mem_a[7] not assigned to an exact location on the device</li><li class="info_message">Info (169086): Pin memory_mem_a[8] not assigned to an exact location on the device</li><li class="info_message">Info (169086): Pin memory_mem_a[9] not assigned to an exact location on the device</li><li class="info_message">Info (169086): Pin memory_mem_a[10] not assigned to an exact location on the device</li><li class="info_message">Info (169086): Pin memory_mem_a[11] not assigned to an exact location on the device</li><li class="info_message">Info (169086): Pin memory_mem_a[12] not assigned to an exact location on the device</li><li class="info_message">Info (169086): Pin memory_mem_a[13] not assigned to an exact location on the device</li><li class="info_message">Info (169086): Pin memory_mem_a[14] not assigned to an exact location on the device</li><li class="info_message">Info (169086): Pin memory_mem_ba[0] not assigned to an exact location on the device</li><li class="info_message">Info (169086): Pin memory_mem_ba[1] not assigned to an exact location on the device</li><li class="info_message">Info (169086): Pin memory_mem_ba[2] not assigned to an exact location on the device</li><li class="info_message">Info (169086): Pin memory_mem_ck not assigned to an exact location on the device</li><li class="info_message">Info (169086): Pin memory_mem_ck_n not assigned to an exact location on the device</li><li class="info_message">Info (169086): Pin memory_mem_cke not assigned to an exact location on the device</li><li class="info_message">Info (169086): Pin memory_mem_cs_n not assigned to an exact location on the device</li><li class="info_message">Info (169086): Pin memory_mem_ras_n not assigned to an exact location on the device</li><li class="info_message">Info (169086): Pin memory_mem_cas_n not assigned to an exact location on the device</li><li class="info_message">Info (169086): Pin memory_mem_we_n not assigned to an exact location on the device</li><li class="info_message">Info (169086): Pin memory_mem_reset_n not assigned to an exact location on the device</li><li class="info_message">Info (169086): Pin memory_mem_odt not assigned to an exact location on the device</li><li class="info_message">Info (169086): Pin memory_mem_dm[0] not assigned to an exact location on the device</li><li class="info_message">Info (169086): Pin memory_mem_dm[1] not assigned to an exact location on the device</li><li class="info_message">Info (169086): Pin memory_mem_dm[2] not assigned to an exact location on the device</li><li class="info_message">Info (169086): Pin memory_mem_dm[3] not assigned to an exact location on the device</li><li class="info_message">Info (169086): Pin memory_mem_dq[0] not assigned to an exact location on the device</li><li class="info_message">Info (169086): Pin memory_mem_dq[1] not assigned to an exact location on the device</li><li class="info_message">Info (169086): Pin memory_mem_dq[2] not assigned to an exact location on the device</li><li class="info_message">Info (169086): Pin memory_mem_dq[3] not assigned to an exact location on the device</li><li class="info_message">Info (169086): Pin memory_mem_dq[4] not assigned to an exact location on the device</li><li class="info_message">Info (169086): Pin memory_mem_dq[5] not assigned to an exact location on the device</li><li class="info_message">Info (169086): Pin memory_mem_dq[6] not assigned to an exact location on the device</li><li class="info_message">Info (169086): Pin memory_mem_dq[7] not assigned to an exact location on the device</li><li class="info_message">Info (169086): Pin memory_mem_dq[8] not assigned to an exact location on the device</li><li class="info_message">Info (169086): Pin memory_mem_dq[9] not assigned to an exact location on the device</li><li class="info_message">Info (169086): Pin memory_mem_dq[10] not assigned to an exact location on the device</li><li class="info_message">Info (169086): Pin memory_mem_dq[11] not assigned to an exact location on the device</li><li class="info_message">Info (169086): Pin memory_mem_dq[12] not assigned to an exact location on the device</li><li class="info_message">Info (169086): Pin memory_mem_dq[13] not assigned to an exact location on the device</li><li class="info_message">Info (169086): Pin memory_mem_dq[14] not assigned to an exact location on the device</li><li class="info_message">Info (169086): Pin memory_mem_dq[15] not assigned to an exact location on the device</li><li class="info_message">Info (169086): Pin memory_mem_dq[16] not assigned to an exact location on the device</li><li class="info_message">Info (169086): Pin memory_mem_dq[17] not assigned to an exact location on the device</li><li class="info_message">Info (169086): Pin memory_mem_dq[18] not assigned to an exact location on the device</li><li class="info_message">Info (169086): Pin memory_mem_dq[19] not assigned to an exact location on the device</li><li class="info_message">Info (169086): Pin memory_mem_dq[20] not assigned to an exact location on the device</li><li class="info_message">Info (169086): Pin memory_mem_dq[21] not assigned to an exact location on the device</li><li class="info_message">Info (169086): Pin memory_mem_dq[22] not assigned to an exact location on the device</li><li class="info_message">Info (169086): Pin memory_mem_dq[23] not assigned to an exact location on the device</li><li class="info_message">Info (169086): Pin memory_mem_dq[24] not assigned to an exact location on the device</li><li class="info_message">Info (169086): Pin memory_mem_dq[25] not assigned to an exact location on the device</li><li class="info_message">Info (169086): Pin memory_mem_dq[26] not assigned to an exact location on the device</li><li class="info_message">Info (169086): Pin memory_mem_dq[27] not assigned to an exact location on the device</li><li class="info_message">Info (169086): Pin memory_mem_dq[28] not assigned to an exact location on the device</li><li class="info_message">Info (169086): Pin memory_mem_dq[29] not assigned to an exact location on the device</li><li class="info_message">Info (169086): Pin memory_mem_dq[30] not assigned to an exact location on the device</li><li class="info_message">Info (169086): Pin memory_mem_dq[31] not assigned to an exact location on the device</li><li class="info_message">Info (169086): Pin memory_mem_dqs[0] not assigned to an exact location on the device</li><li class="info_message">Info (169086): Pin memory_mem_dqs[1] not assigned to an exact location on the device</li><li class="info_message">Info (169086): Pin memory_mem_dqs[2] not assigned to an exact location on the device</li><li class="info_message">Info (169086): Pin memory_mem_dqs[3] not assigned to an exact location on the device</li><li class="info_message">Info (169086): Pin memory_mem_dqs_n[0] not assigned to an exact location on the device</li><li class="info_message">Info (169086): Pin memory_mem_dqs_n[1] not assigned to an exact location on the device</li><li class="info_message">Info (169086): Pin memory_mem_dqs_n[2] not assigned to an exact location on the device</li><li class="info_message">Info (169086): Pin memory_mem_dqs_n[3] not assigned to an exact location on the device</li><li class="info_message">Info (169086): Pin hps_io_hps_io_gpio_inst_GPIO00 not assigned to an exact location on the device</li><li class="info_message">Info (169086): Pin memory_oct_rzqin not assigned to an exact location on the device</li></ul></li><li class="critical_warning_message">Critical Warning (174073): No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins<ul><li class="info_message">Info (174074): RUP, RDN, or RZQ pin memory_oct_rzqin not assigned to an exact location on the device</li></ul></li><li class="warning_message">Warning (205009): Dummy RLC values generated in IBIS model files for device 5CSXFC6 with package FBGA and pin count 896</li><li class="info_message">Info (184020): Starting Fitter periphery placement operations</li><li class="warning_message">Warning (205009): Dummy RLC values generated in IBIS model files for device 5CSXFC6 with package FBGA and pin count 896</li><li class="info_message">Info (11191): Automatically promoted 6 clocks (6 global)<ul><li class="info_message">Info (11162): ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0 with 3 fanout uses global clock CLKCTRL_G12</li><li class="info_message">Info (11162): ik_swift_hps:u0|ik_swift_hps_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 31765 fanout uses global clock CLKCTRL_G5</li><li class="info_message">Info (11162): altera_internal_jtag~TCKUTAPCLKENA0 with 296 fanout uses global clock CLKCTRL_G2<ul><li class="info_message">Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays</li></ul></li><li class="info_message">Info (11162): ik_swift_hps:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~CLKENA0 with 251 fanout uses global clock CLKCTRL_G3<ul><li class="info_message">Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays</li></ul></li><li class="info_message">Info (11162): ik_swift_hps:u0|ik_swift_hps_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~CLKENA0 with 207 fanout uses global clock CLKCTRL_G0<ul><li class="info_message">Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays</li></ul></li><li class="info_message">Info (11162): OSC_50_B4A~inputCLKENA0 with 24 fanout uses global clock CLKCTRL_G6</li></ul></li><li class="warning_message">Warning (205009): Dummy RLC values generated in IBIS model files for device 5CSXFC6 with package FBGA and pin count 896</li><li class="info_message">Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:22</li><li class="info_message">Info (332164): Evaluating HDL-embedded SDC commands<ul><li class="info_message">Info (332165): Entity altera_avalon_st_clock_crosser<ul><li class="info_message">Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]</li><li class="info_message">Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]</li><li class="info_message">Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]</li><li class="info_message">Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]</li><li class="info_message">Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]</li><li class="info_message">Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]</li><li class="info_message">Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]</li><li class="info_message">Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]</li></ul></li><li class="info_message">Info (332165): Entity altera_std_synchronizer<ul><li class="info_message">Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]</li></ul></li><li class="info_message">Info (332165): Entity sld_jtag_hub<ul><li class="info_message">Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   </li><li class="info_message">Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }</li><li class="info_message">Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}</li></ul></li></ul></li><li class="info_message">Info (332104): Reading SDC File: &apos;ik_swift_hps/synthesis/submodules/altera_reset_controller.sdc&apos;</li><li class="info_message">Info (332104): Reading SDC File: &apos;ik_swift_hps/synthesis/submodules/altera_avalon_st_jtag_interface.sdc&apos;</li><li class="info_message">Info (332104): Reading SDC File: &apos;ik_swift_hps/synthesis/submodules/hps_sdram_p0.sdc&apos;</li><li class="info_message">Info (332151): Clock uncertainty is not calculated until you update the timing netlist.</li><li class="warning_message">Warning (332174): Ignored filter at hps_sdram_p0.sdc(527): *:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|* could not be matched with a clock or keeper or register or port or pin or cell or partition</li><li class="warning_message">Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(527): Argument &lt;from&gt; is not an object ID<ul><li class="info_message">Info (332050): set_false_path -from ${prefix}|*s0|* -to [get_clocks $local_pll_write_clk]</li></ul></li><li class="warning_message">Warning (332174): Ignored filter at hps_sdram_p0.sdc(528): *:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] could not be matched with a clock or keeper or register or port or pin or cell or partition</li><li class="warning_message">Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(528): Argument &lt;to&gt; is not an object ID<ul><li class="info_message">Info (332050): set_false_path -from [get_clocks $local_pll_write_clk] -to ${prefix}|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*]</li></ul></li><li class="warning_message">Warning (332060): Node: OSC_50_B4A was determined to be a clock but was found without an associated clock assignment.</li><li class="warning_message">Warning (332060): Node: hps_io_hps_io_usb1_inst_CLK was determined to be a clock but was found without an associated clock assignment.</li><li class="warning_message">Warning (332060): Node: hps_io_hps_io_i2c1_inst_SCL was determined to be a clock but was found without an associated clock assignment.</li><li class="info_message">Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.<ul><li class="info_message">Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout</li><li class="info_message">Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout</li><li class="info_message">Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout</li><li class="info_message">Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout</li><li class="info_message">Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout</li><li class="info_message">Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout</li><li class="info_message">Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout</li><li class="info_message">Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout</li><li class="info_message">Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout</li><li class="info_message">Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout</li><li class="info_message">Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout</li><li class="info_message">Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout</li><li class="info_message">Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout</li><li class="info_message">Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout</li><li class="info_message">Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout</li><li class="info_message">Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout</li><li class="info_message">Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout</li></ul></li><li class="info_message">Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.</li><li class="info_message">Info (332152): The following assignments are ignored by the derive_clock_uncertainty command</li><li class="warning_message">Warning (332056): PLL cross checking found inconsistent PLL clock settings:<ul><li class="warning_message">Warning (332056): Node: u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000</li></ul></li><li class="info_message">Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command<ul><li class="info_message">Info (332172): Setup clock transfer from memory_mem_dqs[0]_IN (Rise) to memory_mem_dqs[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080</li><li class="info_message">Info (332172): Setup clock transfer from memory_mem_dqs[0]_IN (Rise) to memory_mem_dqs[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080</li><li class="info_message">Info (332172): Setup clock transfer from memory_mem_dqs[1]_IN (Rise) to memory_mem_dqs[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080</li><li class="info_message">Info (332172): Setup clock transfer from memory_mem_dqs[1]_IN (Rise) to memory_mem_dqs[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080</li><li class="info_message">Info (332172): Setup clock transfer from memory_mem_dqs[2]_IN (Rise) to memory_mem_dqs[2]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080</li><li class="info_message">Info (332172): Setup clock transfer from memory_mem_dqs[2]_IN (Rise) to memory_mem_dqs[2]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080</li><li class="info_message">Info (332172): Setup clock transfer from memory_mem_dqs[3]_IN (Rise) to memory_mem_dqs[3]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080</li><li class="info_message">Info (332172): Setup clock transfer from memory_mem_dqs[3]_IN (Rise) to memory_mem_dqs[3]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190</li><li class="info_message">Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190</li><li class="info_message">Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190</li><li class="info_message">Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190</li><li class="info_message">Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190</li><li class="info_message">Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190</li><li class="info_message">Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190</li><li class="info_message">Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130</li><li class="info_message">Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190</li><li class="info_message">Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190</li><li class="info_message">Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190</li><li class="info_message">Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190</li><li class="info_message">Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li></ul></li><li class="info_message">Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements</li><li class="info_message">Info (332111): Found 18 clocks<ul><li class="info_message">Info (332111):   Period   Clock Name</li><li class="info_message">Info (332111): ======== ============</li><li class="info_message">Info (332111):   33.333 altera_reserved_tck</li><li class="info_message">Info (332111):    2.500 ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk</li><li class="info_message">Info (332111):    2.500 ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk</li><li class="info_message">Info (332111):    2.500 memory_mem_ck</li><li class="info_message">Info (332111):    2.500 memory_mem_ck_n</li><li class="info_message">Info (332111):    2.500 memory_mem_dqs[0]_IN</li><li class="info_message">Info (332111):    2.500 memory_mem_dqs[0]_OUT</li><li class="info_message">Info (332111):    2.500 memory_mem_dqs[1]_IN</li><li class="info_message">Info (332111):    2.500 memory_mem_dqs[1]_OUT</li><li class="info_message">Info (332111):    2.500 memory_mem_dqs[2]_IN</li><li class="info_message">Info (332111):    2.500 memory_mem_dqs[2]_OUT</li><li class="info_message">Info (332111):    2.500 memory_mem_dqs[3]_IN</li><li class="info_message">Info (332111):    2.500 memory_mem_dqs[3]_OUT</li><li class="info_message">Info (332111):    2.500 memory_mem_dqs_n[0]_OUT</li><li class="info_message">Info (332111):    2.500 memory_mem_dqs_n[1]_OUT</li><li class="info_message">Info (332111):    2.500 memory_mem_dqs_n[2]_OUT</li><li class="info_message">Info (332111):    2.500 memory_mem_dqs_n[3]_OUT</li><li class="info_message">Info (332111):    2.500 u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock</li></ul></li><li class="info_message">Info (176233): Starting register packing</li><li class="info_message">Info (176235): Finished register packing<ul><li class="extra_info_message">Extra Info (176218): Packed 8 registers into blocks of type EC</li><li class="extra_info_message">Extra Info (176218): Packed 4694 registers into blocks of type DSP block</li><li class="extra_info_message">Extra Info (176220): Created 440 register duplicates</li></ul></li><li class="warning_message">Warning (15705): Ignored locations or region assignments to the following nodes<ul><li class="warning_message">Warning (15706): Node &quot;DDR3_A[0]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;DDR3_A[10]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;DDR3_A[11]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;DDR3_A[12]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;DDR3_A[13]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;DDR3_A[14]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;DDR3_A[1]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;DDR3_A[2]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;DDR3_A[3]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;DDR3_A[4]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;DDR3_A[5]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;DDR3_A[6]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;DDR3_A[7]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;DDR3_A[8]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;DDR3_A[9]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;DDR3_BA[0]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;DDR3_BA[1]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;DDR3_BA[2]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;DDR3_CAS_n&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;DDR3_CKE&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;DDR3_CK_n&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;DDR3_CK_p&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;DDR3_CS_n&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;DDR3_DM[0]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;DDR3_DM[1]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;DDR3_DM[2]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;DDR3_DM[3]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;DDR3_DQS_n[0]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;DDR3_DQS_n[1]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;DDR3_DQS_n[2]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;DDR3_DQS_n[3]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;DDR3_DQS_p[0]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;DDR3_DQS_p[1]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;DDR3_DQS_p[2]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;DDR3_DQS_p[3]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;DDR3_DQ[0]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;DDR3_DQ[10]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;DDR3_DQ[11]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;DDR3_DQ[12]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;DDR3_DQ[13]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;DDR3_DQ[14]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;DDR3_DQ[15]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;DDR3_DQ[16]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;DDR3_DQ[17]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;DDR3_DQ[18]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;DDR3_DQ[19]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;DDR3_DQ[1]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;DDR3_DQ[20]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;DDR3_DQ[21]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;DDR3_DQ[22]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;DDR3_DQ[23]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;DDR3_DQ[24]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;DDR3_DQ[25]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;DDR3_DQ[26]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;DDR3_DQ[27]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;DDR3_DQ[28]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;DDR3_DQ[29]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;DDR3_DQ[2]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;DDR3_DQ[30]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;DDR3_DQ[31]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;DDR3_DQ[3]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;DDR3_DQ[4]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;DDR3_DQ[5]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;DDR3_DQ[6]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;DDR3_DQ[7]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;DDR3_DQ[8]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;DDR3_DQ[9]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;DDR3_ODT&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;DDR3_RAS_n&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;DDR3_RESET_n&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;DDR3_RZQ&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;DDR3_WE_n&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_GXB_RX_p[0]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_GXB_RX_p[1]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_GXB_RX_p[2]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_GXB_RX_p[3]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_GXB_RX_p[4]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_GXB_RX_p[5]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_GXB_RX_p[6]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_GXB_RX_p[7]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_GXB_TX_p[0]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_GXB_TX_p[1]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_GXB_TX_p[2]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_GXB_TX_p[3]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_GXB_TX_p[4]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_GXB_TX_p[5]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_GXB_TX_p[6]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_GXB_TX_p[7]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_REF_CLK_p&quot; is assigned to location or region, but does not exist in design</li></ul></li><li class="info_message">Info (11798): Fitter preparation operations ending: elapsed time is 00:02:08</li><li class="info_message">Info (170189): Fitter placement preparation operations beginning</li><li class="info_message">Info (170190): Fitter placement preparation operations ending: elapsed time is 00:01:00</li><li class="info_message">Info (170191): Fitter placement operations beginning</li><li class="info_message">Info (170137): Fitter placement was successful</li><li class="info_message">Info (170192): Fitter placement operations ending: elapsed time is 00:24:32</li><li class="info_message">Info (170193): Fitter routing operations beginning</li><li class="info_message">Info (170195): Router estimated average interconnect usage is 30% of the available device resources<ul><li class="info_message">Info (170196): Router estimated peak interconnect usage is 60% of the available device resources in the region that extends from location X45_Y11 to location X55_Y22</li></ul></li><li class="info_message">Info (170194): Fitter routing operations ending: elapsed time is 00:18:28</li><li class="info_message">Info (11888): Total time spent on timing analysis during the Fitter is 41.62 seconds.</li><li class="info_message">Info (334003): Started post-fitting delay annotation</li><li class="warning_message">Warning (334000): Timing characteristics of device 5CSXFC6D6F31C8ES are preliminary</li><li class="info_message">Info (334004): Delay annotation completed successfully</li><li class="info_message">Info (334003): Started post-fitting delay annotation</li><li class="warning_message">Warning (334000): Timing characteristics of device 5CSXFC6D6F31C8ES are preliminary</li><li class="info_message">Info (334004): Delay annotation completed successfully</li><li class="info_message">Info (11801): Fitter post-fit operations ending: elapsed time is 00:06:40</li><li class="warning_message">Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.</li><li class="warning_message">Warning (169064): Following 90 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results<ul><li class="info_message">Info (169065): Pin AUD_ADCLRCK has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin AUD_BCLK has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin AUD_DACLRCK has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin AUD_I2C_SDAT has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin HSMC_D[0] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin HSMC_D[1] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin HSMC_D[2] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin HSMC_D[3] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin HSMC_RX_n[0] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin HSMC_RX_n[1] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin HSMC_RX_n[2] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin HSMC_RX_n[3] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin HSMC_RX_n[4] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin HSMC_RX_n[5] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin HSMC_RX_n[6] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin HSMC_RX_n[7] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin HSMC_RX_n[8] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin HSMC_RX_n[9] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin HSMC_RX_n[10] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin HSMC_RX_n[11] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin HSMC_RX_n[12] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin HSMC_RX_n[13] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin HSMC_RX_n[14] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin HSMC_RX_n[15] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin HSMC_RX_n[16] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin HSMC_RX_p[0] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin HSMC_RX_p[1] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin HSMC_RX_p[2] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin HSMC_RX_p[3] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin HSMC_RX_p[4] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin HSMC_RX_p[5] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin HSMC_RX_p[6] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin HSMC_RX_p[7] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin HSMC_RX_p[8] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin HSMC_RX_p[9] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin HSMC_RX_p[10] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin HSMC_RX_p[11] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin HSMC_RX_p[12] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin HSMC_RX_p[13] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin HSMC_RX_p[14] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin HSMC_RX_p[15] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin HSMC_RX_p[16] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin HSMC_SDA has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin HSMC_TX_n[0] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin HSMC_TX_n[1] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin HSMC_TX_n[2] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin HSMC_TX_n[3] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin HSMC_TX_n[4] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin HSMC_TX_n[5] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin HSMC_TX_n[6] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin HSMC_TX_n[7] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin HSMC_TX_n[8] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin HSMC_TX_n[9] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin HSMC_TX_n[10] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin HSMC_TX_n[11] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin HSMC_TX_n[12] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin HSMC_TX_n[13] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin HSMC_TX_n[14] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin HSMC_TX_n[15] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin HSMC_TX_n[16] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin HSMC_TX_p[0] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin HSMC_TX_p[1] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin HSMC_TX_p[2] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin HSMC_TX_p[3] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin HSMC_TX_p[4] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin HSMC_TX_p[5] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin HSMC_TX_p[6] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin HSMC_TX_p[7] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin HSMC_TX_p[8] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin HSMC_TX_p[9] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin HSMC_TX_p[10] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin HSMC_TX_p[11] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin HSMC_TX_p[12] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin HSMC_TX_p[13] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin HSMC_TX_p[14] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin HSMC_TX_p[15] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin HSMC_TX_p[16] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin SI5338_SCL has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin SI5338_SDA has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin USB_B2_DATA[0] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin USB_B2_DATA[1] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin USB_B2_DATA[2] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin USB_B2_DATA[3] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin USB_B2_DATA[4] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin USB_B2_DATA[5] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin USB_B2_DATA[6] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin USB_B2_DATA[7] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin USB_SCL has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin USB_SDA has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin hps_io_hps_io_gpio_inst_GPIO00 has a permanently disabled output enable</li></ul></li><li class="info_message">Info (169186): Following groups of pins have the same dynamic on-chip termination control<ul><li class="info_message">Info (169185): Following pins have the same dynamic on-chip termination control: ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct<ul><li class="info_message">Info (169066): Type bi-directional pin memory_mem_dq[1] uses the SSTL-15 Class I I/O standard</li></ul></li><li class="info_message">Info (169185): Following pins have the same dynamic on-chip termination control: ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct<ul><li class="info_message">Info (169066): Type bi-directional pin memory_mem_dq[17] uses the SSTL-15 Class I I/O standard</li></ul></li><li class="info_message">Info (169185): Following pins have the same dynamic on-chip termination control: ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc<ul><li class="info_message">Info (169066): Type bi-directional pin memory_mem_dqs[1] uses the Differential 1.5-V SSTL Class I I/O standard</li></ul></li><li class="info_message">Info (169185): Following pins have the same dynamic on-chip termination control: ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct<ul><li class="info_message">Info (169066): Type bi-directional pin memory_mem_dq[8] uses the SSTL-15 Class I I/O standard</li></ul></li><li class="info_message">Info (169185): Following pins have the same dynamic on-chip termination control: ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct<ul><li class="info_message">Info (169066): Type bi-directional pin memory_mem_dq[24] uses the SSTL-15 Class I I/O standard</li></ul></li><li class="info_message">Info (169185): Following pins have the same dynamic on-chip termination control: ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct<ul><li class="info_message">Info (169066): Type bi-directional pin memory_mem_dq[7] uses the SSTL-15 Class I I/O standard</li></ul></li><li class="info_message">Info (169185): Following pins have the same dynamic on-chip termination control: ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct<ul><li class="info_message">Info (169066): Type bi-directional pin memory_mem_dq[15] uses the SSTL-15 Class I I/O standard</li></ul></li><li class="info_message">Info (169185): Following pins have the same dynamic on-chip termination control: ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct<ul><li class="info_message">Info (169066): Type bi-directional pin memory_mem_dq[23] uses the SSTL-15 Class I I/O standard</li></ul></li><li class="info_message">Info (169185): Following pins have the same dynamic on-chip termination control: ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct<ul><li class="info_message">Info (169066): Type bi-directional pin memory_mem_dq[31] uses the SSTL-15 Class I I/O standard</li></ul></li><li class="info_message">Info (169185): Following pins have the same dynamic on-chip termination control: ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar<ul><li class="info_message">Info (169066): Type bi-directional pin memory_mem_dqs_n[3] uses the Differential 1.5-V SSTL Class I I/O standard</li></ul></li><li class="info_message">Info (169185): Following pins have the same dynamic on-chip termination control: ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct<ul><li class="info_message">Info (169066): Type bi-directional pin memory_mem_dq[6] uses the SSTL-15 Class I I/O standard</li></ul></li><li class="info_message">Info (169185): Following pins have the same dynamic on-chip termination control: ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct<ul><li class="info_message">Info (169066): Type bi-directional pin memory_mem_dq[14] uses the SSTL-15 Class I I/O standard</li></ul></li><li class="info_message">Info (169185): Following pins have the same dynamic on-chip termination control: ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct<ul><li class="info_message">Info (169066): Type bi-directional pin memory_mem_dq[22] uses the SSTL-15 Class I I/O standard</li></ul></li><li class="info_message">Info (169185): Following pins have the same dynamic on-chip termination control: ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct<ul><li class="info_message">Info (169066): Type bi-directional pin memory_mem_dq[30] uses the SSTL-15 Class I I/O standard</li></ul></li><li class="info_message">Info (169185): Following pins have the same dynamic on-chip termination control: ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar<ul><li class="info_message">Info (169066): Type bi-directional pin memory_mem_dqs_n[2] uses the Differential 1.5-V SSTL Class I I/O standard</li></ul></li><li class="info_message">Info (169185): Following pins have the same dynamic on-chip termination control: ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct<ul><li class="info_message">Info (169066): Type bi-directional pin memory_mem_dq[5] uses the SSTL-15 Class I I/O standard</li></ul></li><li class="info_message">Info (169185): Following pins have the same dynamic on-chip termination control: ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct<ul><li class="info_message">Info (169066): Type bi-directional pin memory_mem_dq[13] uses the SSTL-15 Class I I/O standard</li></ul></li><li class="info_message">Info (169185): Following pins have the same dynamic on-chip termination control: ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct<ul><li class="info_message">Info (169066): Type bi-directional pin memory_mem_dq[21] uses the SSTL-15 Class I I/O standard</li></ul></li><li class="info_message">Info (169185): Following pins have the same dynamic on-chip termination control: ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct<ul><li class="info_message">Info (169066): Type bi-directional pin memory_mem_dq[29] uses the SSTL-15 Class I I/O standard</li></ul></li><li class="info_message">Info (169185): Following pins have the same dynamic on-chip termination control: ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar<ul><li class="info_message">Info (169066): Type bi-directional pin memory_mem_dqs_n[1] uses the Differential 1.5-V SSTL Class I I/O standard</li></ul></li><li class="info_message">Info (169185): Following pins have the same dynamic on-chip termination control: ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct<ul><li class="info_message">Info (169066): Type bi-directional pin memory_mem_dq[4] uses the SSTL-15 Class I I/O standard</li></ul></li><li class="info_message">Info (169185): Following pins have the same dynamic on-chip termination control: ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct<ul><li class="info_message">Info (169066): Type bi-directional pin memory_mem_dq[12] uses the SSTL-15 Class I I/O standard</li></ul></li><li class="info_message">Info (169185): Following pins have the same dynamic on-chip termination control: ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct<ul><li class="info_message">Info (169066): Type bi-directional pin memory_mem_dq[20] uses the SSTL-15 Class I I/O standard</li></ul></li><li class="info_message">Info (169185): Following pins have the same dynamic on-chip termination control: ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct<ul><li class="info_message">Info (169066): Type bi-directional pin memory_mem_dq[28] uses the SSTL-15 Class I I/O standard</li></ul></li><li class="info_message">Info (169185): Following pins have the same dynamic on-chip termination control: ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar<ul><li class="info_message">Info (169066): Type bi-directional pin memory_mem_dqs_n[0] uses the Differential 1.5-V SSTL Class I I/O standard</li></ul></li><li class="info_message">Info (169185): Following pins have the same dynamic on-chip termination control: ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct<ul><li class="info_message">Info (169066): Type bi-directional pin memory_mem_dq[3] uses the SSTL-15 Class I I/O standard</li></ul></li><li class="info_message">Info (169185): Following pins have the same dynamic on-chip termination control: ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct<ul><li class="info_message">Info (169066): Type bi-directional pin memory_mem_dq[11] uses the SSTL-15 Class I I/O standard</li></ul></li><li class="info_message">Info (169185): Following pins have the same dynamic on-chip termination control: ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct<ul><li class="info_message">Info (169066): Type bi-directional pin memory_mem_dq[19] uses the SSTL-15 Class I I/O standard</li></ul></li><li class="info_message">Info (169185): Following pins have the same dynamic on-chip termination control: ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct<ul><li class="info_message">Info (169066): Type bi-directional pin memory_mem_dq[27] uses the SSTL-15 Class I I/O standard</li></ul></li><li class="info_message">Info (169185): Following pins have the same dynamic on-chip termination control: ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc<ul><li class="info_message">Info (169066): Type bi-directional pin memory_mem_dqs[3] uses the Differential 1.5-V SSTL Class I I/O standard</li></ul></li><li class="info_message">Info (169185): Following pins have the same dynamic on-chip termination control: ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct<ul><li class="info_message">Info (169066): Type bi-directional pin memory_mem_dq[2] uses the SSTL-15 Class I I/O standard</li></ul></li><li class="info_message">Info (169185): Following pins have the same dynamic on-chip termination control: ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct<ul><li class="info_message">Info (169066): Type bi-directional pin memory_mem_dq[10] uses the SSTL-15 Class I I/O standard</li></ul></li><li class="info_message">Info (169185): Following pins have the same dynamic on-chip termination control: ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct<ul><li class="info_message">Info (169066): Type bi-directional pin memory_mem_dq[18] uses the SSTL-15 Class I I/O standard</li></ul></li><li class="info_message">Info (169185): Following pins have the same dynamic on-chip termination control: ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct<ul><li class="info_message">Info (169066): Type bi-directional pin memory_mem_dq[26] uses the SSTL-15 Class I I/O standard</li></ul></li><li class="info_message">Info (169185): Following pins have the same dynamic on-chip termination control: ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc<ul><li class="info_message">Info (169066): Type bi-directional pin memory_mem_dqs[2] uses the Differential 1.5-V SSTL Class I I/O standard</li></ul></li><li class="info_message">Info (169185): Following pins have the same dynamic on-chip termination control: ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct<ul><li class="info_message">Info (169066): Type bi-directional pin memory_mem_dq[9] uses the SSTL-15 Class I I/O standard</li></ul></li><li class="info_message">Info (169185): Following pins have the same dynamic on-chip termination control: ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct<ul><li class="info_message">Info (169066): Type bi-directional pin memory_mem_dq[25] uses the SSTL-15 Class I I/O standard</li></ul></li><li class="info_message">Info (169185): Following pins have the same dynamic on-chip termination control: ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct<ul><li class="info_message">Info (169066): Type bi-directional pin memory_mem_dq[0] uses the SSTL-15 Class I I/O standard</li></ul></li><li class="info_message">Info (169185): Following pins have the same dynamic on-chip termination control: ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct<ul><li class="info_message">Info (169066): Type bi-directional pin memory_mem_dq[16] uses the SSTL-15 Class I I/O standard</li></ul></li><li class="info_message">Info (169185): Following pins have the same dynamic on-chip termination control: ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc<ul><li class="info_message">Info (169066): Type bi-directional pin memory_mem_dqs[0] uses the Differential 1.5-V SSTL Class I I/O standard</li></ul></li></ul></li><li class="info_message">Info: Quartus II 32-bit Fitter was successful. 0 errors, 110 warnings<ul><li class="info_message">Info: Peak virtual memory: 2047 megabytes</li><li class="info_message">Info: Processing ended: Mon May 12 23:04:01 2014</li><li class="info_message">Info: Elapsed time: 00:57:02</li><li class="info_message">Info: Total CPU time (on all processors): 01:30:02</li></ul></li></ul></div>

<noscript>JavaScript must be enabled to view the report.</noscript>
</BODY>
</HTML>
