--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml Frame.twx Frame.ncd -o Frame.twr Frame.pcf -ucf
frame_con.ucf

Design file:              Frame.ncd
Physical constraint file: Frame.pcf
Device,package,speed:     xc7k160t,ffg676,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 234003 paths analyzed, 1425 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.232ns.
--------------------------------------------------------------------------------

Paths for end point M8/GPIOf0_0 (SLICE_X72Y56.AX), 433 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.384ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M2/SW_OK_4 (FF)
  Destination:          M8/GPIOf0_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.496ns (Levels of Logic = 6)
  Clock Path Skew:      -0.085ns (0.657 - 0.742)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M2/SW_OK_4 to M8/GPIOf0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y59.BQ      Tcko                  0.308   SW_OK<4>
                                                       M2/SW_OK_4
    SLICE_X100Y59.A5     net (fanout=73)       0.487   SW_OK<4>
    SLICE_X100Y59.A      Tilo                  0.053   Bi<13>
                                                       M10/Mxor_Bo_9_xo<0>1
    SLICE_X97Y58.D6      net (fanout=2)        0.489   M10/Bo<9>
    SLICE_X97Y58.D       Tilo                  0.053   Ai<4>
                                                       M10/ADD_32/XLXI_12/A1/XLXI_3
    SLICE_X96Y59.B4      net (fanout=3)        0.646   M10/ADD_32/XLXI_12/XLXN_18
    SLICE_X96Y59.B       Tilo                  0.053   Bi<7>
                                                       M10/ADD_32/XLXI_12/XLXI_5/XLXI_25
    SLICE_X96Y60.B2      net (fanout=2)        0.560   M10/ADD_32/XLXN_34
    SLICE_X96Y60.B       Tilo                  0.053   M10/ADD_32/XLXN_3
                                                       M10/ADD_32/XLXI_2/XLXI_25
    SLICE_X91Y62.C6      net (fanout=1)        0.389   M10/ADD_32/XLXN_3
    SLICE_X91Y62.C       Tilo                  0.053   M10/ADD_32/XLXN_50
                                                       M10/ADD_32/XLXI_4
    SLICE_X84Y55.A6      net (fanout=8)        0.626   M10/ADD_32/XLXN_50
    SLICE_X84Y55.A       Tilo                  0.053   Co
                                                       M10/ADD_32/XLXI_3
    SLICE_X72Y56.AX      net (fanout=3)        0.669   Co
    SLICE_X72Y56.CLK     Tdick                 0.004   M8/GPIOf0<4>
                                                       M8/GPIOf0_0
    -------------------------------------------------  ---------------------------
    Total                                      4.496ns (0.630ns logic, 3.866ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.406ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M2/SW_OK_4 (FF)
  Destination:          M8/GPIOf0_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.474ns (Levels of Logic = 6)
  Clock Path Skew:      -0.085ns (0.657 - 0.742)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M2/SW_OK_4 to M8/GPIOf0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y59.BQ      Tcko                  0.308   SW_OK<4>
                                                       M2/SW_OK_4
    SLICE_X99Y59.A4      net (fanout=73)       0.485   SW_OK<4>
    SLICE_X99Y59.A       Tilo                  0.053   M10/ADD_32/XLXI_13/XLXN_15
                                                       M10/Mxor_Bo_10_xo<0>1
    SLICE_X99Y59.B5      net (fanout=2)        0.205   M10/Bo<10>
    SLICE_X99Y59.B       Tilo                  0.053   M10/ADD_32/XLXI_13/XLXN_15
                                                       M10/ADD_32/XLXI_12/A2/XLXI_1
    SLICE_X96Y59.B2      net (fanout=6)        0.910   M10/ADD_32/XLXI_12/XLXN_17
    SLICE_X96Y59.B       Tilo                  0.053   Bi<7>
                                                       M10/ADD_32/XLXI_12/XLXI_5/XLXI_25
    SLICE_X96Y60.B2      net (fanout=2)        0.560   M10/ADD_32/XLXN_34
    SLICE_X96Y60.B       Tilo                  0.053   M10/ADD_32/XLXN_3
                                                       M10/ADD_32/XLXI_2/XLXI_25
    SLICE_X91Y62.C6      net (fanout=1)        0.389   M10/ADD_32/XLXN_3
    SLICE_X91Y62.C       Tilo                  0.053   M10/ADD_32/XLXN_50
                                                       M10/ADD_32/XLXI_4
    SLICE_X84Y55.A6      net (fanout=8)        0.626   M10/ADD_32/XLXN_50
    SLICE_X84Y55.A       Tilo                  0.053   Co
                                                       M10/ADD_32/XLXI_3
    SLICE_X72Y56.AX      net (fanout=3)        0.669   Co
    SLICE_X72Y56.CLK     Tdick                 0.004   M8/GPIOf0<4>
                                                       M8/GPIOf0_0
    -------------------------------------------------  ---------------------------
    Total                                      4.474ns (0.630ns logic, 3.844ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M2/SW_OK_4 (FF)
  Destination:          M8/GPIOf0_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.431ns (Levels of Logic = 6)
  Clock Path Skew:      -0.085ns (0.657 - 0.742)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M2/SW_OK_4 to M8/GPIOf0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y59.BQ      Tcko                  0.308   SW_OK<4>
                                                       M2/SW_OK_4
    SLICE_X97Y64.C6      net (fanout=73)       0.767   SW_OK<4>
    SLICE_X97Y64.C       Tilo                  0.053   M10/ADD_32/XLXI_8/XLXN_19
                                                       M10/Mxor_Bo_25_xo<0>1
    SLICE_X97Y64.D4      net (fanout=2)        0.317   M10/Bo<25>
    SLICE_X97Y64.D       Tilo                  0.053   M10/ADD_32/XLXI_8/XLXN_19
                                                       M10/ADD_32/XLXI_8/A1/XLXI_1
    SLICE_X95Y65.C5      net (fanout=6)        0.347   M10/ADD_32/XLXI_8/XLXN_19
    SLICE_X95Y65.C       Tilo                  0.053   M10/ADD_32/XLXN_42
                                                       M10/ADD_32/XLXI_8/XLXI_5/XLXI_10
    SLICE_X95Y65.D4      net (fanout=1)        0.306   M10/ADD_32/XLXI_8/XLXI_5/XLXN_24
    SLICE_X95Y65.D       Tilo                  0.053   M10/ADD_32/XLXN_42
                                                       M10/ADD_32/XLXI_8/XLXI_5/XLXI_25
    SLICE_X92Y62.B3      net (fanout=2)        0.637   M10/ADD_32/XLXN_42
    SLICE_X92Y62.B       Tilo                  0.053   M10/ADD_32/XLXN_4
                                                       M10/ADD_32/XLXI_1/XLXI_25
    SLICE_X84Y55.A5      net (fanout=1)        0.758   M10/ADD_32/XLXN_4
    SLICE_X84Y55.A       Tilo                  0.053   Co
                                                       M10/ADD_32/XLXI_3
    SLICE_X72Y56.AX      net (fanout=3)        0.669   Co
    SLICE_X72Y56.CLK     Tdick                 0.004   M8/GPIOf0<4>
                                                       M8/GPIOf0_0
    -------------------------------------------------  ---------------------------
    Total                                      4.431ns (0.630ns logic, 3.801ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------

Paths for end point M6/GPIOf0_0 (SLICE_X86Y56.AX), 433 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M2/SW_OK_4 (FF)
  Destination:          M6/GPIOf0_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.260ns (Levels of Logic = 6)
  Clock Path Skew:      -0.031ns (0.711 - 0.742)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M2/SW_OK_4 to M6/GPIOf0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y59.BQ      Tcko                  0.308   SW_OK<4>
                                                       M2/SW_OK_4
    SLICE_X100Y59.A5     net (fanout=73)       0.487   SW_OK<4>
    SLICE_X100Y59.A      Tilo                  0.053   Bi<13>
                                                       M10/Mxor_Bo_9_xo<0>1
    SLICE_X97Y58.D6      net (fanout=2)        0.489   M10/Bo<9>
    SLICE_X97Y58.D       Tilo                  0.053   Ai<4>
                                                       M10/ADD_32/XLXI_12/A1/XLXI_3
    SLICE_X96Y59.B4      net (fanout=3)        0.646   M10/ADD_32/XLXI_12/XLXN_18
    SLICE_X96Y59.B       Tilo                  0.053   Bi<7>
                                                       M10/ADD_32/XLXI_12/XLXI_5/XLXI_25
    SLICE_X96Y60.B2      net (fanout=2)        0.560   M10/ADD_32/XLXN_34
    SLICE_X96Y60.B       Tilo                  0.053   M10/ADD_32/XLXN_3
                                                       M10/ADD_32/XLXI_2/XLXI_25
    SLICE_X91Y62.C6      net (fanout=1)        0.389   M10/ADD_32/XLXN_3
    SLICE_X91Y62.C       Tilo                  0.053   M10/ADD_32/XLXN_50
                                                       M10/ADD_32/XLXI_4
    SLICE_X84Y55.A6      net (fanout=8)        0.626   M10/ADD_32/XLXN_50
    SLICE_X84Y55.A       Tilo                  0.053   Co
                                                       M10/ADD_32/XLXI_3
    SLICE_X86Y56.AX      net (fanout=3)        0.433   Co
    SLICE_X86Y56.CLK     Tdick                 0.004   M6/GPIOf0<4>
                                                       M6/GPIOf0_0
    -------------------------------------------------  ---------------------------
    Total                                      4.260ns (0.630ns logic, 3.630ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.696ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M2/SW_OK_4 (FF)
  Destination:          M6/GPIOf0_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.238ns (Levels of Logic = 6)
  Clock Path Skew:      -0.031ns (0.711 - 0.742)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M2/SW_OK_4 to M6/GPIOf0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y59.BQ      Tcko                  0.308   SW_OK<4>
                                                       M2/SW_OK_4
    SLICE_X99Y59.A4      net (fanout=73)       0.485   SW_OK<4>
    SLICE_X99Y59.A       Tilo                  0.053   M10/ADD_32/XLXI_13/XLXN_15
                                                       M10/Mxor_Bo_10_xo<0>1
    SLICE_X99Y59.B5      net (fanout=2)        0.205   M10/Bo<10>
    SLICE_X99Y59.B       Tilo                  0.053   M10/ADD_32/XLXI_13/XLXN_15
                                                       M10/ADD_32/XLXI_12/A2/XLXI_1
    SLICE_X96Y59.B2      net (fanout=6)        0.910   M10/ADD_32/XLXI_12/XLXN_17
    SLICE_X96Y59.B       Tilo                  0.053   Bi<7>
                                                       M10/ADD_32/XLXI_12/XLXI_5/XLXI_25
    SLICE_X96Y60.B2      net (fanout=2)        0.560   M10/ADD_32/XLXN_34
    SLICE_X96Y60.B       Tilo                  0.053   M10/ADD_32/XLXN_3
                                                       M10/ADD_32/XLXI_2/XLXI_25
    SLICE_X91Y62.C6      net (fanout=1)        0.389   M10/ADD_32/XLXN_3
    SLICE_X91Y62.C       Tilo                  0.053   M10/ADD_32/XLXN_50
                                                       M10/ADD_32/XLXI_4
    SLICE_X84Y55.A6      net (fanout=8)        0.626   M10/ADD_32/XLXN_50
    SLICE_X84Y55.A       Tilo                  0.053   Co
                                                       M10/ADD_32/XLXI_3
    SLICE_X86Y56.AX      net (fanout=3)        0.433   Co
    SLICE_X86Y56.CLK     Tdick                 0.004   M6/GPIOf0<4>
                                                       M6/GPIOf0_0
    -------------------------------------------------  ---------------------------
    Total                                      4.238ns (0.630ns logic, 3.608ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.739ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M2/SW_OK_4 (FF)
  Destination:          M6/GPIOf0_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.195ns (Levels of Logic = 6)
  Clock Path Skew:      -0.031ns (0.711 - 0.742)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M2/SW_OK_4 to M6/GPIOf0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y59.BQ      Tcko                  0.308   SW_OK<4>
                                                       M2/SW_OK_4
    SLICE_X97Y64.C6      net (fanout=73)       0.767   SW_OK<4>
    SLICE_X97Y64.C       Tilo                  0.053   M10/ADD_32/XLXI_8/XLXN_19
                                                       M10/Mxor_Bo_25_xo<0>1
    SLICE_X97Y64.D4      net (fanout=2)        0.317   M10/Bo<25>
    SLICE_X97Y64.D       Tilo                  0.053   M10/ADD_32/XLXI_8/XLXN_19
                                                       M10/ADD_32/XLXI_8/A1/XLXI_1
    SLICE_X95Y65.C5      net (fanout=6)        0.347   M10/ADD_32/XLXI_8/XLXN_19
    SLICE_X95Y65.C       Tilo                  0.053   M10/ADD_32/XLXN_42
                                                       M10/ADD_32/XLXI_8/XLXI_5/XLXI_10
    SLICE_X95Y65.D4      net (fanout=1)        0.306   M10/ADD_32/XLXI_8/XLXI_5/XLXN_24
    SLICE_X95Y65.D       Tilo                  0.053   M10/ADD_32/XLXN_42
                                                       M10/ADD_32/XLXI_8/XLXI_5/XLXI_25
    SLICE_X92Y62.B3      net (fanout=2)        0.637   M10/ADD_32/XLXN_42
    SLICE_X92Y62.B       Tilo                  0.053   M10/ADD_32/XLXN_4
                                                       M10/ADD_32/XLXI_1/XLXI_25
    SLICE_X84Y55.A5      net (fanout=1)        0.758   M10/ADD_32/XLXN_4
    SLICE_X84Y55.A       Tilo                  0.053   Co
                                                       M10/ADD_32/XLXI_3
    SLICE_X86Y56.AX      net (fanout=3)        0.433   Co
    SLICE_X86Y56.CLK     Tdick                 0.004   M6/GPIOf0<4>
                                                       M6/GPIOf0_0
    -------------------------------------------------  ---------------------------
    Total                                      4.195ns (0.630ns logic, 3.565ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------

Paths for end point M3/XLXI_4/buffer_4 (SLICE_X84Y74.A4), 10204 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.821ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M2/SW_OK_4 (FF)
  Destination:          M3/XLXI_4/buffer_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.098ns (Levels of Logic = 19)
  Clock Path Skew:      -0.046ns (0.696 - 0.742)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M2/SW_OK_4 to M3/XLXI_4/buffer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y59.BQ      Tcko                  0.308   SW_OK<4>
                                                       M2/SW_OK_4
    SLICE_X100Y59.A5     net (fanout=73)       0.487   SW_OK<4>
    SLICE_X100Y59.A      Tilo                  0.053   Bi<13>
                                                       M10/Mxor_Bo_9_xo<0>1
    SLICE_X97Y58.D6      net (fanout=2)        0.489   M10/Bo<9>
    SLICE_X97Y58.D       Tilo                  0.053   Ai<4>
                                                       M10/ADD_32/XLXI_12/A1/XLXI_3
    SLICE_X96Y59.B4      net (fanout=3)        0.646   M10/ADD_32/XLXI_12/XLXN_18
    SLICE_X96Y59.B       Tilo                  0.053   Bi<7>
                                                       M10/ADD_32/XLXI_12/XLXI_5/XLXI_25
    SLICE_X96Y60.B2      net (fanout=2)        0.560   M10/ADD_32/XLXN_34
    SLICE_X96Y60.B       Tilo                  0.053   M10/ADD_32/XLXN_3
                                                       M10/ADD_32/XLXI_2/XLXI_25
    SLICE_X91Y62.C6      net (fanout=1)        0.389   M10/ADD_32/XLXN_3
    SLICE_X91Y62.C       Tilo                  0.053   M10/ADD_32/XLXN_50
                                                       M10/ADD_32/XLXI_4
    SLICE_X91Y62.B6      net (fanout=8)        0.171   M10/ADD_32/XLXN_50
    SLICE_X91Y62.B       Tilo                  0.053   M10/ADD_32/XLXN_50
                                                       M10/ADD_32/XLXI_1/XLXI_6
    SLICE_X93Y68.A6      net (fanout=1)        0.547   M10/ADD_32/XLXI_1/XLXN_26
    SLICE_X93Y68.A       Tilo                  0.053   M10/MUX1/XLXI_2/M2/XLXN_56
                                                       M10/ADD_32/XLXI_1/XLXI_24
    SLICE_X93Y68.B5      net (fanout=4)        0.216   M10/ADD_32/XLXN_46
    SLICE_X93Y68.B       Tilo                  0.053   M10/MUX1/XLXI_2/M2/XLXN_56
                                                       M10/ADD_32/XLXI_7/XLXI_5/XLXI_6
    SLICE_X91Y68.C6      net (fanout=1)        0.460   M10/ADD_32/XLXI_7/XLXI_5/XLXN_26
    SLICE_X91Y68.C       Tilo                  0.053   M10/Sum<31>
                                                       M10/ADD_32/XLXI_7/XLXI_5/XLXI_24
    SLICE_X91Y68.D4      net (fanout=1)        0.306   M10/ADD_32/XLXI_7/XLXN_22
    SLICE_X91Y68.D       Tilo                  0.053   M10/Sum<31>
                                                       M10/ADD_32/XLXI_7/A3/XLXI_2
    SLICE_X88Y68.C5      net (fanout=2)        0.335   M10/Sum<31>
    SLICE_X88Y68.C       Tilo                  0.053   M10/MUX1/XLXI_4/M2/XLXN_40
                                                       M10/MUX1/XLXI_4/M2/XLXI_29
    SLICE_X88Y68.B6      net (fanout=1)        0.136   M10/MUX1/XLXI_4/M2/XLXN_40
    SLICE_X88Y68.B       Tilo                  0.053   M10/MUX1/XLXI_4/M2/XLXN_40
                                                       M10/MUX1/XLXI_4/M2/XLXI_31
    SLICE_X89Y69.A6      net (fanout=1)        0.386   M10/MUX1/XLXI_4/o2<3>
    SLICE_X89Y69.A       Tilo                  0.053   M5/disp_data<31>
                                                       M5/MUX1_DispData/XLXI_4/M2/XLXI_29
    SLICE_X89Y69.B5      net (fanout=1)        0.194   M5/MUX1_DispData/XLXI_4/M2/XLXN_40
    SLICE_X89Y69.B       Tilo                  0.053   M5/disp_data<31>
                                                       M5/MUX1_DispData/XLXI_4/M2/XLXI_31
    SLICE_X84Y73.B6      net (fanout=1)        0.417   M5/MUX1_DispData/XLXI_4/o2<3>
    SLICE_X84Y73.B       Tilo                  0.053   M3/XLXI_1/HTS0/MSEG/XLXN_19
                                                       M5/MUX1_DispData/XLXI_4/XLXI_28
    SLICE_X85Y72.A1      net (fanout=15)       0.632   Disp_num<31>
    SLICE_X85Y72.A       Tilo                  0.053   M3/XLXN_15<2>
                                                       M3/XLXI_1/HTS0/MSEG/A20
    SLICE_X85Y73.D1      net (fanout=2)        0.576   M3/XLXI_1/HTS0/MSEG/XLXN_17
    SLICE_X85Y73.D       Tilo                  0.053   M3/XLXI_1/HTS0/MSEG/XLXN_32
                                                       M3/XLXI_1/HTS0/MSEG/do
    SLICE_X84Y74.B1      net (fanout=1)        0.562   M3/XLXI_1/HTS0/MSEG/XLXN_32
    SLICE_X84Y74.B       Tilo                  0.053   M3/XLXI_4/buffer<4>
                                                       M3/XLXI_3/Mmux_o451
    SLICE_X84Y74.A4      net (fanout=1)        0.309   M3/XLXN_9<4>
    SLICE_X84Y74.CLK     Tas                   0.018   M3/XLXI_4/buffer<4>
                                                       M3/XLXI_4/buffer_4_rstpot
                                                       M3/XLXI_4/buffer_4
    -------------------------------------------------  ---------------------------
    Total                                      9.098ns (1.280ns logic, 7.818ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.843ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M2/SW_OK_4 (FF)
  Destination:          M3/XLXI_4/buffer_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.076ns (Levels of Logic = 19)
  Clock Path Skew:      -0.046ns (0.696 - 0.742)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M2/SW_OK_4 to M3/XLXI_4/buffer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y59.BQ      Tcko                  0.308   SW_OK<4>
                                                       M2/SW_OK_4
    SLICE_X99Y59.A4      net (fanout=73)       0.485   SW_OK<4>
    SLICE_X99Y59.A       Tilo                  0.053   M10/ADD_32/XLXI_13/XLXN_15
                                                       M10/Mxor_Bo_10_xo<0>1
    SLICE_X99Y59.B5      net (fanout=2)        0.205   M10/Bo<10>
    SLICE_X99Y59.B       Tilo                  0.053   M10/ADD_32/XLXI_13/XLXN_15
                                                       M10/ADD_32/XLXI_12/A2/XLXI_1
    SLICE_X96Y59.B2      net (fanout=6)        0.910   M10/ADD_32/XLXI_12/XLXN_17
    SLICE_X96Y59.B       Tilo                  0.053   Bi<7>
                                                       M10/ADD_32/XLXI_12/XLXI_5/XLXI_25
    SLICE_X96Y60.B2      net (fanout=2)        0.560   M10/ADD_32/XLXN_34
    SLICE_X96Y60.B       Tilo                  0.053   M10/ADD_32/XLXN_3
                                                       M10/ADD_32/XLXI_2/XLXI_25
    SLICE_X91Y62.C6      net (fanout=1)        0.389   M10/ADD_32/XLXN_3
    SLICE_X91Y62.C       Tilo                  0.053   M10/ADD_32/XLXN_50
                                                       M10/ADD_32/XLXI_4
    SLICE_X91Y62.B6      net (fanout=8)        0.171   M10/ADD_32/XLXN_50
    SLICE_X91Y62.B       Tilo                  0.053   M10/ADD_32/XLXN_50
                                                       M10/ADD_32/XLXI_1/XLXI_6
    SLICE_X93Y68.A6      net (fanout=1)        0.547   M10/ADD_32/XLXI_1/XLXN_26
    SLICE_X93Y68.A       Tilo                  0.053   M10/MUX1/XLXI_2/M2/XLXN_56
                                                       M10/ADD_32/XLXI_1/XLXI_24
    SLICE_X93Y68.B5      net (fanout=4)        0.216   M10/ADD_32/XLXN_46
    SLICE_X93Y68.B       Tilo                  0.053   M10/MUX1/XLXI_2/M2/XLXN_56
                                                       M10/ADD_32/XLXI_7/XLXI_5/XLXI_6
    SLICE_X91Y68.C6      net (fanout=1)        0.460   M10/ADD_32/XLXI_7/XLXI_5/XLXN_26
    SLICE_X91Y68.C       Tilo                  0.053   M10/Sum<31>
                                                       M10/ADD_32/XLXI_7/XLXI_5/XLXI_24
    SLICE_X91Y68.D4      net (fanout=1)        0.306   M10/ADD_32/XLXI_7/XLXN_22
    SLICE_X91Y68.D       Tilo                  0.053   M10/Sum<31>
                                                       M10/ADD_32/XLXI_7/A3/XLXI_2
    SLICE_X88Y68.C5      net (fanout=2)        0.335   M10/Sum<31>
    SLICE_X88Y68.C       Tilo                  0.053   M10/MUX1/XLXI_4/M2/XLXN_40
                                                       M10/MUX1/XLXI_4/M2/XLXI_29
    SLICE_X88Y68.B6      net (fanout=1)        0.136   M10/MUX1/XLXI_4/M2/XLXN_40
    SLICE_X88Y68.B       Tilo                  0.053   M10/MUX1/XLXI_4/M2/XLXN_40
                                                       M10/MUX1/XLXI_4/M2/XLXI_31
    SLICE_X89Y69.A6      net (fanout=1)        0.386   M10/MUX1/XLXI_4/o2<3>
    SLICE_X89Y69.A       Tilo                  0.053   M5/disp_data<31>
                                                       M5/MUX1_DispData/XLXI_4/M2/XLXI_29
    SLICE_X89Y69.B5      net (fanout=1)        0.194   M5/MUX1_DispData/XLXI_4/M2/XLXN_40
    SLICE_X89Y69.B       Tilo                  0.053   M5/disp_data<31>
                                                       M5/MUX1_DispData/XLXI_4/M2/XLXI_31
    SLICE_X84Y73.B6      net (fanout=1)        0.417   M5/MUX1_DispData/XLXI_4/o2<3>
    SLICE_X84Y73.B       Tilo                  0.053   M3/XLXI_1/HTS0/MSEG/XLXN_19
                                                       M5/MUX1_DispData/XLXI_4/XLXI_28
    SLICE_X85Y72.A1      net (fanout=15)       0.632   Disp_num<31>
    SLICE_X85Y72.A       Tilo                  0.053   M3/XLXN_15<2>
                                                       M3/XLXI_1/HTS0/MSEG/A20
    SLICE_X85Y73.D1      net (fanout=2)        0.576   M3/XLXI_1/HTS0/MSEG/XLXN_17
    SLICE_X85Y73.D       Tilo                  0.053   M3/XLXI_1/HTS0/MSEG/XLXN_32
                                                       M3/XLXI_1/HTS0/MSEG/do
    SLICE_X84Y74.B1      net (fanout=1)        0.562   M3/XLXI_1/HTS0/MSEG/XLXN_32
    SLICE_X84Y74.B       Tilo                  0.053   M3/XLXI_4/buffer<4>
                                                       M3/XLXI_3/Mmux_o451
    SLICE_X84Y74.A4      net (fanout=1)        0.309   M3/XLXN_9<4>
    SLICE_X84Y74.CLK     Tas                   0.018   M3/XLXI_4/buffer<4>
                                                       M3/XLXI_4/buffer_4_rstpot
                                                       M3/XLXI_4/buffer_4
    -------------------------------------------------  ---------------------------
    Total                                      9.076ns (1.280ns logic, 7.796ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.895ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M2/SW_OK_4 (FF)
  Destination:          M3/XLXI_4/buffer_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.024ns (Levels of Logic = 20)
  Clock Path Skew:      -0.046ns (0.696 - 0.742)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M2/SW_OK_4 to M3/XLXI_4/buffer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y59.BQ      Tcko                  0.308   SW_OK<4>
                                                       M2/SW_OK_4
    SLICE_X99Y59.A4      net (fanout=73)       0.485   SW_OK<4>
    SLICE_X99Y59.A       Tilo                  0.053   M10/ADD_32/XLXI_13/XLXN_15
                                                       M10/Mxor_Bo_10_xo<0>1
    SLICE_X99Y59.B5      net (fanout=2)        0.205   M10/Bo<10>
    SLICE_X99Y59.B       Tilo                  0.053   M10/ADD_32/XLXI_13/XLXN_15
                                                       M10/ADD_32/XLXI_12/A2/XLXI_1
    SLICE_X96Y59.A3      net (fanout=6)        0.603   M10/ADD_32/XLXI_12/XLXN_17
    SLICE_X96Y59.A       Tilo                  0.053   Bi<7>
                                                       M10/ADD_32/XLXI_12/XLXI_5/XLXI_10
    SLICE_X96Y59.B5      net (fanout=1)        0.202   M10/ADD_32/XLXI_12/XLXI_5/XLXN_24
    SLICE_X96Y59.B       Tilo                  0.053   Bi<7>
                                                       M10/ADD_32/XLXI_12/XLXI_5/XLXI_25
    SLICE_X96Y60.B2      net (fanout=2)        0.560   M10/ADD_32/XLXN_34
    SLICE_X96Y60.B       Tilo                  0.053   M10/ADD_32/XLXN_3
                                                       M10/ADD_32/XLXI_2/XLXI_25
    SLICE_X91Y62.C6      net (fanout=1)        0.389   M10/ADD_32/XLXN_3
    SLICE_X91Y62.C       Tilo                  0.053   M10/ADD_32/XLXN_50
                                                       M10/ADD_32/XLXI_4
    SLICE_X91Y62.B6      net (fanout=8)        0.171   M10/ADD_32/XLXN_50
    SLICE_X91Y62.B       Tilo                  0.053   M10/ADD_32/XLXN_50
                                                       M10/ADD_32/XLXI_1/XLXI_6
    SLICE_X93Y68.A6      net (fanout=1)        0.547   M10/ADD_32/XLXI_1/XLXN_26
    SLICE_X93Y68.A       Tilo                  0.053   M10/MUX1/XLXI_2/M2/XLXN_56
                                                       M10/ADD_32/XLXI_1/XLXI_24
    SLICE_X93Y68.B5      net (fanout=4)        0.216   M10/ADD_32/XLXN_46
    SLICE_X93Y68.B       Tilo                  0.053   M10/MUX1/XLXI_2/M2/XLXN_56
                                                       M10/ADD_32/XLXI_7/XLXI_5/XLXI_6
    SLICE_X91Y68.C6      net (fanout=1)        0.460   M10/ADD_32/XLXI_7/XLXI_5/XLXN_26
    SLICE_X91Y68.C       Tilo                  0.053   M10/Sum<31>
                                                       M10/ADD_32/XLXI_7/XLXI_5/XLXI_24
    SLICE_X91Y68.D4      net (fanout=1)        0.306   M10/ADD_32/XLXI_7/XLXN_22
    SLICE_X91Y68.D       Tilo                  0.053   M10/Sum<31>
                                                       M10/ADD_32/XLXI_7/A3/XLXI_2
    SLICE_X88Y68.C5      net (fanout=2)        0.335   M10/Sum<31>
    SLICE_X88Y68.C       Tilo                  0.053   M10/MUX1/XLXI_4/M2/XLXN_40
                                                       M10/MUX1/XLXI_4/M2/XLXI_29
    SLICE_X88Y68.B6      net (fanout=1)        0.136   M10/MUX1/XLXI_4/M2/XLXN_40
    SLICE_X88Y68.B       Tilo                  0.053   M10/MUX1/XLXI_4/M2/XLXN_40
                                                       M10/MUX1/XLXI_4/M2/XLXI_31
    SLICE_X89Y69.A6      net (fanout=1)        0.386   M10/MUX1/XLXI_4/o2<3>
    SLICE_X89Y69.A       Tilo                  0.053   M5/disp_data<31>
                                                       M5/MUX1_DispData/XLXI_4/M2/XLXI_29
    SLICE_X89Y69.B5      net (fanout=1)        0.194   M5/MUX1_DispData/XLXI_4/M2/XLXN_40
    SLICE_X89Y69.B       Tilo                  0.053   M5/disp_data<31>
                                                       M5/MUX1_DispData/XLXI_4/M2/XLXI_31
    SLICE_X84Y73.B6      net (fanout=1)        0.417   M5/MUX1_DispData/XLXI_4/o2<3>
    SLICE_X84Y73.B       Tilo                  0.053   M3/XLXI_1/HTS0/MSEG/XLXN_19
                                                       M5/MUX1_DispData/XLXI_4/XLXI_28
    SLICE_X85Y72.A1      net (fanout=15)       0.632   Disp_num<31>
    SLICE_X85Y72.A       Tilo                  0.053   M3/XLXN_15<2>
                                                       M3/XLXI_1/HTS0/MSEG/A20
    SLICE_X85Y73.D1      net (fanout=2)        0.576   M3/XLXI_1/HTS0/MSEG/XLXN_17
    SLICE_X85Y73.D       Tilo                  0.053   M3/XLXI_1/HTS0/MSEG/XLXN_32
                                                       M3/XLXI_1/HTS0/MSEG/do
    SLICE_X84Y74.B1      net (fanout=1)        0.562   M3/XLXI_1/HTS0/MSEG/XLXN_32
    SLICE_X84Y74.B       Tilo                  0.053   M3/XLXI_4/buffer<4>
                                                       M3/XLXI_3/Mmux_o451
    SLICE_X84Y74.A4      net (fanout=1)        0.309   M3/XLXN_9<4>
    SLICE_X84Y74.CLK     Tas                   0.018   M3/XLXI_4/buffer<4>
                                                       M3/XLXI_4/buffer_4_rstpot
                                                       M3/XLXI_4/buffer_4
    -------------------------------------------------  ---------------------------
    Total                                      9.024ns (1.333ns logic, 7.691ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point M6/LED_P2S/shift_count_2 (SLICE_X28Y72.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.158ns (requirement - (clock path skew + uncertainty - data path))
  Source:               M6/LED_P2S/shift_count_3 (FF)
  Destination:          M6/LED_P2S/shift_count_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.169ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: M6/LED_P2S/shift_count_3 to M6/LED_P2S/shift_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y72.CQ      Tcko                  0.100   M6/LED_P2S/shift_count<3>
                                                       M6/LED_P2S/shift_count_3
    SLICE_X28Y72.A6      net (fanout=6)        0.101   M6/LED_P2S/shift_count<3>
    SLICE_X28Y72.CLK     Tah         (-Th)     0.032   M6/LED_P2S/shift_count<1>
                                                       M6/LED_P2S/shift_count_2_dpot
                                                       M6/LED_P2S/shift_count_2
    -------------------------------------------------  ---------------------------
    Total                                      0.169ns (0.068ns logic, 0.101ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

Paths for end point M4/Ai_11 (SLICE_X101Y58.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.158ns (requirement - (clock path skew + uncertainty - data path))
  Source:               M4/Ai_9 (FF)
  Destination:          M4/Ai_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.169ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: M4/Ai_9 to M4/Ai_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y58.CQ     Tcko                  0.100   Ai<9>
                                                       M4/Ai_9
    SLICE_X101Y58.A6     net (fanout=10)       0.101   Ai<9>
    SLICE_X101Y58.CLK    Tah         (-Th)     0.032   Ai<11>
                                                       M4/Mmux_Ai[31]_Ai[31]_mux_48_OUT3
                                                       M4/Ai_11
    -------------------------------------------------  ---------------------------
    Total                                      0.169ns (0.068ns logic, 0.101ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

Paths for end point M3/XLXI_4/buffer_6 (SLICE_X84Y71.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.168ns (requirement - (clock path skew + uncertainty - data path))
  Source:               M3/XLXI_4/buffer_7 (FF)
  Destination:          M3/XLXI_4/buffer_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.181ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.067 - 0.054)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: M3/XLXI_4/buffer_7 to M3/XLXI_4/buffer_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y72.BQ      Tcko                  0.100   M3/XLXI_4/buffer<7>
                                                       M3/XLXI_4/buffer_7
    SLICE_X84Y71.C6      net (fanout=2)        0.114   M3/XLXI_4/buffer<7>
    SLICE_X84Y71.CLK     Tah         (-Th)     0.033   M3/XLXI_4/buffer<6>
                                                       M3/XLXI_4/buffer_6_rstpot
                                                       M3/XLXI_4/buffer_6
    -------------------------------------------------  ---------------------------
    Total                                      0.181ns (0.067ns logic, 0.114ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.400ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.600ns (625.000MHz) (Tbcper_I(Fmax))
  Physical resource: clk_100mhz_BUFGP/BUFG/I0
  Logical resource: clk_100mhz_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: clk_100mhz_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: M1/clkdiv<3>/SR
  Logical resource: M1/clkdiv_0/SR
  Location pin: SLICE_X62Y66.SR
  Clock network: rst
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: M1/clkdiv<3>/SR
  Logical resource: M1/clkdiv_1/SR
  Location pin: SLICE_X62Y66.SR
  Clock network: rst
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    9.179|    1.499|    4.616|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 234003 paths, 0 nets, and 4613 connections

Design statistics:
   Minimum period:   9.232ns{1}   (Maximum frequency: 108.319MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec 01 10:20:07 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5104 MB



