// Seed: 4112048444
module module_0 (
    input wand id_0,
    input wor id_1,
    input wire id_2,
    inout tri id_3,
    input tri1 id_4,
    input supply1 id_5,
    output tri1 id_6,
    input wire id_7,
    input wand id_8,
    output wire id_9,
    output tri0 id_10,
    output supply1 id_11,
    input supply0 id_12,
    input supply1 id_13,
    output tri0 id_14,
    input tri0 id_15,
    input tri1 id_16,
    input tri0 id_17,
    input supply0 id_18,
    input wire id_19,
    input supply1 id_20,
    output tri id_21,
    output tri id_22,
    output supply0 id_23,
    output uwire id_24,
    input uwire id_25,
    input uwire id_26,
    input wor id_27,
    input wor id_28,
    output uwire id_29
);
  generate
    wire id_31;
  endgenerate
endmodule
module module_1 (
    input tri1 id_0,
    input tri0 id_1,
    input wire id_2,
    output supply0 id_3,
    output wire id_4,
    input wor id_5,
    input supply0 id_6,
    input supply1 id_7,
    output wor id_8,
    inout supply0 id_9,
    input tri1 id_10,
    output wand id_11,
    input supply1 id_12,
    output tri1 id_13,
    output wor id_14,
    output supply1 id_15,
    output supply0 id_16,
    input tri0 id_17,
    input tri0 id_18,
    input tri id_19,
    input supply1 id_20,
    input wor id_21,
    output tri id_22,
    input uwire id_23,
    output tri0 id_24,
    input wand id_25
);
  wire id_27;
  module_0 modCall_1 (
      id_20,
      id_0,
      id_25,
      id_9,
      id_12,
      id_19,
      id_16,
      id_19,
      id_10,
      id_13,
      id_9,
      id_22,
      id_17,
      id_2,
      id_8,
      id_2,
      id_25,
      id_0,
      id_20,
      id_18,
      id_0,
      id_13,
      id_4,
      id_11,
      id_8,
      id_19,
      id_9,
      id_25,
      id_23,
      id_3
  );
  assign modCall_1.id_23 = 0;
endmodule
