<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lab9_experiment1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="DCM_50M.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="DCM_50M.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="lab6_experimen3.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="lab6_experimen3.vhf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="lab9_experiment1.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="lab9_experiment1.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="lab9_experiment1.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="lab9_experiment1.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="lab9_experiment1.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="lab9_experiment1.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="lab9_experiment1.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="lab9_experiment1.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="lab9_experiment1.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="lab9_experiment1.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="lab9_experiment1.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="lab9_experiment1.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="lab9_experiment1.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="lab9_experiment1.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lab9_experiment1.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="lab9_experiment1.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="lab9_experiment1.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="lab9_experiment1.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="lab9_experiment1.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="lab9_experiment1.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="lab9_experiment1.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="lab9_experiment1.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="lab9_experiment1.vhf"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="lab9_experiment1.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="lab9_experiment1.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="lab9_experiment1_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="lab9_experiment1_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="lab9_experiment1_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="lab9_experiment1_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="lab9_experiment1_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="lab9_experiment1_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab9_experiment1_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab9_experiment1_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="lab9_experiment1_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="lab9_experiment1_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab9_experiment1_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="lab9_experiment1_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="lab9_experiment1_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="lab9_experiment1_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lab9_experiment1_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab9_experiment1_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1523549845" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1523549845">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1523549848" xil_pn:in_ck="-3441193413413253191" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-770010175155926655" xil_pn:start_ts="1523549845">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="lab6_experimen3.vhf"/>
      <outfile xil_pn:name="lab9_experiment1.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1523549848" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="2561138253255942225" xil_pn:start_ts="1523549848">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1523549848" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1523549848">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1523549848" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="3691463990252306303" xil_pn:start_ts="1523549848">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1523549848" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1523549848">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1523549848" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="4720881779981677467" xil_pn:start_ts="1523549848">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1523549859" xil_pn:in_ck="-4653434581530311395" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="5954626239626624743" xil_pn:start_ts="1523549848">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="lab9_experiment1.jhd"/>
      <outfile xil_pn:name="lab9_experiment1.lso"/>
      <outfile xil_pn:name="lab9_experiment1.ngc"/>
      <outfile xil_pn:name="lab9_experiment1.ngr"/>
      <outfile xil_pn:name="lab9_experiment1.prj"/>
      <outfile xil_pn:name="lab9_experiment1.stx"/>
      <outfile xil_pn:name="lab9_experiment1.syr"/>
      <outfile xil_pn:name="lab9_experiment1.xst"/>
      <outfile xil_pn:name="lab9_experiment1_vhdl.prj"/>
      <outfile xil_pn:name="lab9_experiment1_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1523549859" xil_pn:in_ck="5126929870594561477" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="2387004254872077435" xil_pn:start_ts="1523549859">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1523549865" xil_pn:in_ck="-343808761238006844" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="3280453404208294974" xil_pn:start_ts="1523549859">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="lab9_experiment1.bld"/>
      <outfile xil_pn:name="lab9_experiment1.ngd"/>
      <outfile xil_pn:name="lab9_experiment1_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1523549870" xil_pn:in_ck="-4466661993179591099" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1303429204059397298" xil_pn:start_ts="1523549865">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="lab9_experiment1.pcf"/>
      <outfile xil_pn:name="lab9_experiment1_map.map"/>
      <outfile xil_pn:name="lab9_experiment1_map.mrp"/>
      <outfile xil_pn:name="lab9_experiment1_map.ncd"/>
      <outfile xil_pn:name="lab9_experiment1_map.ngm"/>
      <outfile xil_pn:name="lab9_experiment1_map.xrpt"/>
      <outfile xil_pn:name="lab9_experiment1_summary.xml"/>
      <outfile xil_pn:name="lab9_experiment1_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1523549884" xil_pn:in_ck="978953102650866782" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-4078461964484670437" xil_pn:start_ts="1523549870">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="lab9_experiment1.ncd"/>
      <outfile xil_pn:name="lab9_experiment1.pad"/>
      <outfile xil_pn:name="lab9_experiment1.par"/>
      <outfile xil_pn:name="lab9_experiment1.ptwx"/>
      <outfile xil_pn:name="lab9_experiment1.unroutes"/>
      <outfile xil_pn:name="lab9_experiment1.xpi"/>
      <outfile xil_pn:name="lab9_experiment1_pad.csv"/>
      <outfile xil_pn:name="lab9_experiment1_pad.txt"/>
      <outfile xil_pn:name="lab9_experiment1_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1523549893" xil_pn:in_ck="5126929870594553852" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1523549884">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="lab9_experiment1.bgn"/>
      <outfile xil_pn:name="lab9_experiment1.bit"/>
      <outfile xil_pn:name="lab9_experiment1.drc"/>
      <outfile xil_pn:name="lab9_experiment1.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1523385910" xil_pn:in_ck="5126929870594540998" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="2182533642587968765" xil_pn:start_ts="1523385908">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1523549884" xil_pn:in_ck="4794386485532533697" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1523549881">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="lab9_experiment1.twr"/>
      <outfile xil_pn:name="lab9_experiment1.twx"/>
    </transform>
  </transforms>

</generated_project>
