// Seed: 12172660
module module_0;
  assign id_1 = id_1;
  assign id_1 = id_1 == id_1;
  wire id_4;
  assign id_2[1'h0] = id_1;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    output wor id_2,
    input wire id_3,
    output wire id_4,
    output wire id_5,
    output supply1 id_6,
    output wor id_7,
    input supply1 id_8,
    input wand id_9,
    output wor id_10,
    input wor id_11,
    output uwire id_12,
    output supply1 id_13,
    input tri1 id_14,
    output wor id_15,
    output wire id_16,
    input tri0 id_17,
    input supply0 id_18
);
  id_20(
      .id_0(1), .id_1(1'b0), .id_2(id_13), .id_3(1 & 1), .id_4(1), .id_5(id_9), .id_6(id_18)
  ); module_0();
endmodule
