
;; Function smp_prepare_boot_cpu (smp_prepare_boot_cpu)[0:1413] (unlikely executed)

;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 4 (  1.3)
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 4 (  1.3)
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 4 (  1.3)

In insn 20, replacing
 (mem/s/f/j:SI (reg/f:SI 144) [0 <variable>.idle+0 S4 A32])
 with (mem/s/f/j:SI (plus:SI (reg:SI 143)
            (const_int 52 [0x34])) [0 <variable>.idle+0 S4 A32])
Changed insn 20
deferring rescan insn with uid = 20.
deferring rescan insn with uid = 20.


try_optimize_cfg iteration 1

deferring deletion of insn with uid = 18.
deferring deletion of insn with uid = 17.
deferring deletion of insn with uid = 16.
deferring deletion of insn with uid = 14.
deferring deletion of insn with uid = 8.
deferring deletion of insn with uid = 5.
Deleted 6 trivially dead insns

Number of successful forward propagations: 1



smp_prepare_boot_cpu

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 13[sp]
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r11={1d,2u} r12={1d} r13={1d,5u,2d} r14={1d,1u} r25={1d,2u} r26={1d,1u} r133={1d} r134={1d} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,3u} r139={1d,2u} r140={1d,1u} r141={1d,1u} r142={1d} r143={1d,2u} r144={1d} r145={1d} r146={1d} r147={1d,1u} 
;;    total ref usage 51{25d,24u,2e} in 10{10 regular + 0 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 5, 7
0[0,1] 1[1,1] 2[2,1] 3[3,1] 11[4,1] 12[5,1] 13[6,1] 14[7,1] 25[8,1] 26[9,1] 133[10,1] 134[11,1] 135[12,1] 136[13,1] 137[14,1] 138[15,1] 139[16,1] 140[17,1] 141[18,1] 142[19,1] 143[20,1] 144[21,1] 145[22,1] 146[23,1] 147[24,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147
;; live  kill	
;; rd  in  	(10)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9
;; rd  gen 	(15)
10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24
;; rd  kill	(15)
10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 2 7 2 arch/arm/kernel/smp.c:358 (set (reg/f:SI 136)
        (symbol_ref:SI ("cpu_data") [flags 0xc0] <var_decl 0x11431540 cpu_data>)) 167 {*arm_movsi_insn} (nil))

(insn 7 6 9 2 arch/arm/kernel/smp.c:358 (set (reg/v:SI 135 [ __ptr ])
        (asm_operands:SI ("") ("=r") 0 [
                (reg/f:SI 136)
            ]
             [
                (asm_input:SI ("0") 0)
            ] 8535393)) -1 (nil))

(insn 9 7 10 2 arch/arm/kernel/smp.c:358 (set (reg/f:SI 137)
        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10c98e40 __per_cpu_offset>)) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 arch/arm/kernel/smp.c:358 (set (reg:SI 139)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 11 10 12 2 arch/arm/kernel/smp.c:358 (set (reg:SI 138)
        (and:SI (reg:SI 139)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg/f:SI 13 sp)
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 12 11 13 2 arch/arm/kernel/smp.c:358 (set (reg:SI 140 [ <variable>.cpu ])
        (mem/s/j:SI (plus:SI (reg:SI 138)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 13 12 15 2 arch/arm/kernel/smp.c:358 (set (reg:SI 141)
        (mem/s/j:SI (plus:SI (mult:SI (reg:SI 140 [ <variable>.cpu ])
                    (const_int 4 [0x4]))
                (reg/f:SI 137)) [0 __per_cpu_offset S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 15 13 19 2 arch/arm/kernel/smp.c:358 (set (reg:SI 143)
        (plus:SI (reg/v:SI 135 [ __ptr ])
            (reg:SI 141))) 4 {*arm_addsi3} (nil))

(insn 19 15 20 2 arch/arm/kernel/smp.c:358 (set (reg/f:SI 147 [ <variable>.task ])
        (mem/s/f/j:SI (plus:SI (reg:SI 138)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 20 19 0 2 arch/arm/kernel/smp.c:358 (set (mem/s/f/j:SI (plus:SI (reg:SI 143)
                (const_int 52 [0x34])) [0 <variable>.idle+0 S4 A32])
        (reg/f:SI 147 [ <variable>.task ])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(25)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 5.
deleting insn with uid = 8.
deleting insn with uid = 14.
deleting insn with uid = 16.
deleting insn with uid = 17.
deleting insn with uid = 18.
verify found no changes in insn with uid = 20.
ending the processing of deferred insns

;; Function set_smp_cross_call (set_smp_cross_call)[0:1415] (unlikely executed)

;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 4 (  1.3)


try_optimize_cfg iteration 1


Number of successful forward propagations: 0



set_smp_cross_call

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r11={1d,2u} r12={1d} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r133={1d,1u} r134={1d,1u} 
;;    total ref usage 23{12d,11u,0e} in 3{3 regular + 0 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 5, 7
0[0,1] 1[1,1] 2[2,1] 3[3,1] 11[4,1] 12[5,1] 13[6,1] 14[7,1] 25[8,1] 26[9,1] 133[10,1] 134[11,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133 134
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 133 134
;; live  kill	
;; rd  in  	(10)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9
;; rd  gen 	(2)
10, 11
;; rd  kill	(2)
10, 11

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/kernel/smp.c:398 (set (reg/v/f:SI 133 [ fn ])
        (reg:SI 0 r0 [ fn ])) 167 {*arm_movsi_insn} (nil))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 arch/arm/kernel/smp.c:399 (set (reg/f:SI 134)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 7 6 0 2 arch/arm/kernel/smp.c:399 (set (mem/f/c/i:SI (reg/f:SI 134) [0 smp_cross_call+0 S4 A32])
        (reg/v/f:SI 133 [ fn ])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(12)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function arch_send_call_function_ipi_mask (arch_send_call_function_ipi_mask)[0:1416]

;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 4 (  1.3)
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 4 (  1.3)


try_optimize_cfg iteration 1

deferring deletion of insn with uid = 8.
deferring deletion of insn with uid = 2.
Deleted 2 trivially dead insns

Number of successful forward propagations: 0



arch_send_call_function_ipi_mask

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 13[sp] 14[lr]
;;  ref usage 	r0={3d,3u} r1={3d,1u} r2={2d} r3={2d} r11={1d,2u} r12={2d} r13={1d,3u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d,2u} r26={1d,1u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r133={1d} r134={1d,1u} r135={1d,1u} 
;;    total ref usage 147{132d,15u,0e} in 4{3 regular + 1 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 11, 12, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128
0[0,3] 1[3,3] 2[6,2] 3[8,2] 11[10,1] 12[11,2] 13[13,1] 14[14,2] 15[16,1] 16[17,1] 17[18,1] 18[19,1] 19[20,1] 20[21,1] 21[22,1] 22[23,1] 23[24,1] 24[25,1] 25[26,1] 26[27,1] 27[28,1] 28[29,1] 29[30,1] 30[31,1] 31[32,1] 32[33,1] 33[34,1] 34[35,1] 35[36,1] 36[37,1] 37[38,1] 38[39,1] 39[40,1] 40[41,1] 41[42,1] 42[43,1] 43[44,1] 44[45,1] 45[46,1] 46[47,1] 47[48,1] 48[49,1] 49[50,1] 50[51,1] 51[52,1] 52[53,1] 53[54,1] 54[55,1] 55[56,1] 56[57,1] 57[58,1] 58[59,1] 59[60,1] 60[61,1] 61[62,1] 62[63,1] 63[64,1] 64[65,1] 65[66,1] 66[67,1] 67[68,1] 68[69,1] 69[70,1] 70[71,1] 71[72,1] 72[73,1] 73[74,1] 74[75,1] 75[76,1] 76[77,1] 77[78,1] 78[79,1] 79[80,1] 80[81,1] 81[82,1] 82[83,1] 83[84,1] 84[85,1] 85[86,1] 86[87,1] 87[88,1] 88[89,1] 89[90,1] 90[91,1] 91[92,1] 92[93,1] 93[94,1] 94[95,1] 95[96,1] 96[97,1] 97[98,1] 98[99,1] 99[100,1] 100[101,1] 101[102,1] 102[103,1] 103[104,1] 104[105,1] 105[106,1] 106[107,1] 107[108,1] 108[109,1] 109[110,1] 110[111,1] 111[112,1] 112[113,1] 113[114,1] 114[115,1] 115[116,1] 116[117,1] 117[118,1] 118[119,1] 119[120,1] 120[121,1] 121[122,1] 122[123,1] 123[124,1] 124[125,1] 125[126,1] 126[127,1] 127[128,1] 133[129,1] 134[130,1] 135[131,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 134 135
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 133 134 135
;; live  kill	 14 [lr]
;; rd  in  	(10)
2, 5, 7, 9, 10, 12, 13, 15, 26, 27
;; rd  gen 	(3)
129, 130, 131
;; rd  kill	(5)
14, 15, 129, 130, 131

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 arch/arm/kernel/smp.c:404 (set (reg/f:SI 134)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 7 6 9 2 arch/arm/kernel/smp.c:404 (set (reg/f:SI 135 [ smp_cross_call ])
        (mem/f/c/i:SI (reg/f:SI 134) [0 smp_cross_call+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 9 7 10 2 arch/arm/kernel/smp.c:404 (set (reg:SI 1 r1)
        (const_int 4 [0x4])) 167 {*arm_movsi_insn} (nil))

(call_insn 10 9 0 2 arch/arm/kernel/smp.c:404 (parallel [
            (call (mem:SI (reg/f:SI 135 [ smp_cross_call ]) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 244 {*call_reg_armv5} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(12)
2, 5, 7, 9, 10, 12, 13, 26, 27, 129, 130, 131


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 2.
deleting insn with uid = 8.
ending the processing of deferred insns

;; Function arch_send_call_function_single_ipi (arch_send_call_function_single_ipi)[0:1417]

;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 4 (  1.3)
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 4 (  1.3)

In insn 11, replacing
 (plus:SI (reg:SI 138)
        (reg/f:SI 139))
 with (plus:SI (reg:SI 138)
        (symbol_ref:SI ("cpu_bit_bitmap") [flags 0xc0] <var_decl 0x10c81a20 cpu_bit_bitmap>))
Changes to insn 11 not recognized
 Setting REG_EQUAL note


try_optimize_cfg iteration 1

deferring deletion of insn with uid = 6.
Deleted 1 trivially dead insns

Number of successful forward propagations: 0



arch_send_call_function_single_ipi

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 13[sp] 14[lr]
;;  ref usage 	r0={3d,2u} r1={3d,1u} r2={2d} r3={2d} r11={1d,2u} r12={2d} r13={1d,3u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d,2u} r26={1d,1u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r133={1d,1u} r134={1d} r135={1d,3u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} 
;;    total ref usage 168{142d,26u,0e} in 15{14 regular + 1 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 11, 12, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128
0[0,3] 1[3,3] 2[6,2] 3[8,2] 11[10,1] 12[11,2] 13[13,1] 14[14,2] 15[16,1] 16[17,1] 17[18,1] 18[19,1] 19[20,1] 20[21,1] 21[22,1] 22[23,1] 23[24,1] 24[25,1] 25[26,1] 26[27,1] 27[28,1] 28[29,1] 29[30,1] 30[31,1] 31[32,1] 32[33,1] 33[34,1] 34[35,1] 35[36,1] 36[37,1] 37[38,1] 38[39,1] 39[40,1] 40[41,1] 41[42,1] 42[43,1] 43[44,1] 44[45,1] 45[46,1] 46[47,1] 47[48,1] 48[49,1] 49[50,1] 50[51,1] 51[52,1] 52[53,1] 53[54,1] 54[55,1] 55[56,1] 56[57,1] 57[58,1] 58[59,1] 59[60,1] 60[61,1] 61[62,1] 62[63,1] 63[64,1] 64[65,1] 65[66,1] 66[67,1] 67[68,1] 68[69,1] 69[70,1] 70[71,1] 71[72,1] 72[73,1] 73[74,1] 74[75,1] 75[76,1] 76[77,1] 77[78,1] 78[79,1] 79[80,1] 80[81,1] 81[82,1] 82[83,1] 83[84,1] 84[85,1] 85[86,1] 86[87,1] 87[88,1] 88[89,1] 89[90,1] 90[91,1] 91[92,1] 92[93,1] 93[94,1] 94[95,1] 95[96,1] 96[97,1] 97[98,1] 98[99,1] 99[100,1] 100[101,1] 101[102,1] 102[103,1] 103[104,1] 104[105,1] 105[106,1] 106[107,1] 107[108,1] 108[109,1] 109[110,1] 110[111,1] 111[112,1] 112[113,1] 113[114,1] 114[115,1] 115[116,1] 116[117,1] 117[118,1] 118[119,1] 119[120,1] 120[121,1] 121[122,1] 122[123,1] 123[124,1] 124[125,1] 125[126,1] 126[127,1] 127[128,1] 133[129,1] 134[130,1] 135[131,1] 136[132,1] 137[133,1] 138[134,1] 139[135,1] 140[136,1] 141[137,1] 142[138,1] 143[139,1] 144[140,1] 145[141,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 134 135 136 137 138 139 140 141 142 143 144 145
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 133 134 135 136 137 138 139 140 141 142 143 144 145
;; live  kill	 14 [lr]
;; rd  in  	(10)
2, 5, 7, 9, 10, 12, 13, 15, 26, 27
;; rd  gen 	(13)
129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141
;; rd  kill	(15)
14, 15, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/kernel/smp.c:408 (set (reg/v:SI 135 [ cpu ])
        (reg:SI 0 r0 [ cpu ])) 167 {*arm_movsi_insn} (nil))

(note 3 2 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 3 8 2 include/linux/cpumask.h:738 (set (reg:SI 136)
        (and:SI (reg/v:SI 135 [ cpu ])
            (const_int 31 [0x1f]))) 67 {*arm_andsi3_insn} (nil))

(insn 8 7 9 2 include/linux/cpumask.h:738 (set (reg:SI 137)
        (plus:SI (reg:SI 136)
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 9 8 10 2 include/linux/cpumask.h:738 (set (reg:SI 138)
        (ashift:SI (reg:SI 137)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 10 9 11 2 include/linux/cpumask.h:738 (set (reg/f:SI 139)
        (symbol_ref:SI ("cpu_bit_bitmap") [flags 0xc0] <var_decl 0x10c81a20 cpu_bit_bitmap>)) 167 {*arm_movsi_insn} (nil))

(insn 11 10 12 2 include/linux/cpumask.h:738 (set (reg/v/f:SI 133 [ p ])
        (plus:SI (reg:SI 138)
            (reg/f:SI 139))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (plus:SI (reg:SI 138)
            (symbol_ref:SI ("cpu_bit_bitmap") [flags 0xc0] <var_decl 0x10c81a20 cpu_bit_bitmap>))
        (nil)))

(insn 12 11 13 2 arch/arm/kernel/smp.c:409 (set (reg/f:SI 140)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 13 12 14 2 arch/arm/kernel/smp.c:409 (set (reg:SI 141)
        (lshiftrt:SI (reg/v:SI 135 [ cpu ])
            (const_int 5 [0x5]))) 117 {*arm_shiftsi3} (nil))

(insn 14 13 15 2 arch/arm/kernel/smp.c:409 (set (reg:SI 142)
        (ashift:SI (reg:SI 141)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 15 14 16 2 arch/arm/kernel/smp.c:409 (set (reg:SI 143)
        (neg:SI (reg:SI 142))) 127 {*arm_negsi2} (nil))

(insn 16 15 17 2 arch/arm/kernel/smp.c:409 (set (reg:SI 144)
        (plus:SI (reg/v/f:SI 133 [ p ])
            (reg:SI 143))) 4 {*arm_addsi3} (nil))

(insn 17 16 18 2 arch/arm/kernel/smp.c:409 (set (reg/f:SI 145 [ smp_cross_call ])
        (mem/f/c/i:SI (reg/f:SI 140) [0 smp_cross_call+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 18 17 19 2 arch/arm/kernel/smp.c:409 (set (reg:SI 0 r0)
        (reg:SI 144)) 167 {*arm_movsi_insn} (nil))

(insn 19 18 20 2 arch/arm/kernel/smp.c:409 (set (reg:SI 1 r1)
        (const_int 5 [0x5])) 167 {*arm_movsi_insn} (nil))

(call_insn 20 19 0 2 arch/arm/kernel/smp.c:409 (parallel [
            (call (mem:SI (reg/f:SI 145 [ smp_cross_call ]) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 244 {*call_reg_armv5} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(22)
2, 5, 7, 9, 10, 12, 13, 26, 27, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 6.
ending the processing of deferred insns

;; Function smp_irq_stat_cpu (smp_irq_stat_cpu)[0:1419]

;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 4 (  1.3)
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 4 (  1.3)
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 4 (  1.3)

In insn 11, replacing
 (plus:SI (reg/f:SI 140)
        (reg:SI 144))
 with (plus:SI (reg:SI 144)
        (symbol_ref:SI ("irq_stat") [flags 0xc0] <var_decl 0x10ffef00 irq_stat>))
Changes to insn 11 not recognized
 Setting REG_EQUAL note

In insn 13, replacing
 (mem/s/j:SI (reg/f:SI 146) [0 <variable>.ipi_irqs+4 S4 A32])
 with (mem/s/j:SI (plus:SI (reg:SI 145)
            (const_int 8 [0x8])) [0 <variable>.ipi_irqs+4 S4 A32])
Changed insn 13
deferring rescan insn with uid = 13.
deferring rescan insn with uid = 13.

In insn 15, replacing
 (reg/f:SI 140)
 with (symbol_ref:SI ("irq_stat") [flags 0xc0] <var_decl 0x10ffef00 irq_stat>)
Changes to insn 15 not profitable

In insn 16, replacing
 (reg:SI 143)
 with (const_int 8 [0x8])
Changes to insn 16 not profitable

In insn 18, replacing
 (plus:SI (reg/f:SI 140)
        (reg:SI 151))
 with (plus:SI (reg:SI 151)
        (symbol_ref:SI ("irq_stat") [flags 0xc0] <var_decl 0x10ffef00 irq_stat>))
Changes to insn 18 not recognized
 Setting REG_EQUAL note

In insn 20, replacing
 (mem/s/j:SI (reg/f:SI 153) [0 <variable>.ipi_irqs+0 S4 A64])
 with (mem/s/j:SI (plus:SI (reg:SI 152)
            (const_int 8 [0x8])) [0 <variable>.ipi_irqs+0 S4 A64])
Changed insn 20
deferring rescan insn with uid = 20.
deferring rescan insn with uid = 20.

In insn 23, replacing
 (reg/f:SI 140)
 with (symbol_ref:SI ("irq_stat") [flags 0xc0] <var_decl 0x10ffef00 irq_stat>)
Changes to insn 23 not profitable

In insn 26, replacing
 (reg:SI 143)
 with (const_int 8 [0x8])
Changes to insn 26 not profitable

In insn 28, replacing
 (plus:SI (reg/f:SI 140)
        (reg:SI 160))
 with (plus:SI (reg:SI 160)
        (symbol_ref:SI ("irq_stat") [flags 0xc0] <var_decl 0x10ffef00 irq_stat>))
Changes to insn 28 not recognized
 Setting REG_EQUAL note

In insn 30, replacing
 (mem/s/j:SI (reg/f:SI 162) [0 <variable>.ipi_irqs+8 S4 A64])
 with (mem/s/j:SI (plus:SI (reg:SI 161)
            (const_int 8 [0x8])) [0 <variable>.ipi_irqs+8 S4 A64])
Changed insn 30
deferring rescan insn with uid = 30.
deferring rescan insn with uid = 30.

In insn 33, replacing
 (reg/f:SI 140)
 with (symbol_ref:SI ("irq_stat") [flags 0xc0] <var_decl 0x10ffef00 irq_stat>)
Changes to insn 33 not profitable

In insn 41, replacing
 (reg/f:SI 140)
 with (symbol_ref:SI ("irq_stat") [flags 0xc0] <var_decl 0x10ffef00 irq_stat>)
Changes to insn 41 not profitable

In insn 44, replacing
 (reg:SI 143)
 with (const_int 8 [0x8])
Changes to insn 44 not profitable

In insn 46, replacing
 (plus:SI (reg/f:SI 140)
        (reg:SI 176))
 with (plus:SI (reg:SI 176)
        (symbol_ref:SI ("irq_stat") [flags 0xc0] <var_decl 0x10ffef00 irq_stat>))
Changes to insn 46 not recognized
 Setting REG_EQUAL note

In insn 48, replacing
 (mem/s/j:SI (reg/f:SI 178) [0 <variable>.ipi_irqs+16 S4 A64])
 with (mem/s/j:SI (plus:SI (reg:SI 177)
            (const_int 8 [0x8])) [0 <variable>.ipi_irqs+16 S4 A64])
Changed insn 48
deferring rescan insn with uid = 48.
deferring rescan insn with uid = 48.

In insn 51, replacing
 (reg/f:SI 140)
 with (symbol_ref:SI ("irq_stat") [flags 0xc0] <var_decl 0x10ffef00 irq_stat>)
Changes to insn 51 not profitable

In insn 59, replacing
 (reg/f:SI 140)
 with (symbol_ref:SI ("irq_stat") [flags 0xc0] <var_decl 0x10ffef00 irq_stat>)
Changes to insn 59 not profitable

In insn 64, replacing
 (mem/s/j:SI (reg/f:SI 193) [0 <variable>.local_timer_irqs+0 S4 A32])
 with (mem/s/j:SI (plus:SI (reg:SI 152)
            (const_int 4 [0x4])) [0 <variable>.local_timer_irqs+0 S4 A32])
Changed insn 64
deferring rescan insn with uid = 64.
deferring rescan insn with uid = 64.


try_optimize_cfg iteration 1

deferring deletion of insn with uid = 83.
deferring deletion of insn with uid = 82.
deferring deletion of insn with uid = 81.
deferring deletion of insn with uid = 63.
deferring deletion of insn with uid = 62.
deferring deletion of insn with uid = 61.
deferring deletion of insn with uid = 60.
deferring deletion of insn with uid = 59.
deferring deletion of insn with uid = 54.
deferring deletion of insn with uid = 53.
deferring deletion of insn with uid = 52.
deferring deletion of insn with uid = 51.
deferring deletion of insn with uid = 47.
deferring deletion of insn with uid = 44.
deferring deletion of insn with uid = 41.
deferring deletion of insn with uid = 36.
deferring deletion of insn with uid = 35.
deferring deletion of insn with uid = 34.
deferring deletion of insn with uid = 33.
deferring deletion of insn with uid = 29.
deferring deletion of insn with uid = 26.
deferring deletion of insn with uid = 23.
deferring deletion of insn with uid = 19.
deferring deletion of insn with uid = 16.
deferring deletion of insn with uid = 15.
deferring deletion of insn with uid = 12.
deferring deletion of insn with uid = 9.
Deleted 27 trivially dead insns

Number of successful forward propagations: 5



smp_irq_stat_cpu

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 24[cc]
;;  ref usage 	r0={2d,3u} r1={2d,2u} r2={1d} r3={1d} r11={1d,2u} r12={1d} r13={1d,2u} r14={1d,1u} r24={6d} r25={1d,2u} r26={1d,1u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r139={1d,4u} r140={1d,10u} r141={1d,1u} r142={1d,1u} r143={1d,3u} r144={1d,1u} r145={1d,2u} r146={1d} r147={1d,1u} r148={1d,1u} r149={1d} r150={1d} r151={1d,4u} r152={1d,9u} r153={1d} r154={1d,1u} r155={1d,1u} r156={1d} r157={1d,1u} r158={1d,1u} r159={1d} r160={1d,1u} r161={1d,2u} r162={1d} r163={1d,1u} r164={1d,1u} r165={1d} r166={1d} r167={1d} r168={1d} r169={1d,1u} r170={1d,1u} r171={1d,1u} r172={1d} r173={1d,1u} r174={1d,1u} r175={1d} r176={1d,1u} r177={1d,2u} r178={1d} r179={1d,1u} r180={1d,1u} r181={1d} r182={1d} r183={1d} r184={1d} r185={1d,1u} r186={1d,1u} r187={1d,1u} r188={1d,5u} r189={1d} r190={1d} r191={1d} r192={1d} r193={1d} r194={1d,1u} r195={1d,1u} r196={1d} r197={1d} r198={1d} 
;;    total ref usage 167{83d,84u,0e} in 41{41 regular + 0 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 7, 9, 10, 11, 12, 13, 14, 15
0[0,2] 1[2,2] 2[4,1] 3[5,1] 11[6,1] 12[7,1] 13[8,1] 14[9,1] 24[10,6] 25[16,1] 26[17,1] 133[18,1] 134[19,1] 135[20,1] 136[21,1] 137[22,1] 139[23,1] 140[24,1] 141[25,1] 142[26,1] 143[27,1] 144[28,1] 145[29,1] 146[30,1] 147[31,1] 148[32,1] 149[33,1] 150[34,1] 151[35,1] 152[36,1] 153[37,1] 154[38,1] 155[39,1] 156[40,1] 157[41,1] 158[42,1] 159[43,1] 160[44,1] 161[45,1] 162[46,1] 163[47,1] 164[48,1] 165[49,1] 166[50,1] 167[51,1] 168[52,1] 169[53,1] 170[54,1] 171[55,1] 172[56,1] 173[57,1] 174[58,1] 175[59,1] 176[60,1] 177[61,1] 178[62,1] 179[63,1] 180[64,1] 181[65,1] 182[66,1] 183[67,1] 184[68,1] 185[69,1] 186[70,1] 187[71,1] 188[72,1] 189[73,1] 190[74,1] 191[75,1] 192[76,1] 193[77,1] 194[78,1] 195[79,1] 196[80,1] 197[81,1] 198[82,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 24 [cc] 133 134 135 136 137 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 133 134 135 136 137 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198
;; live  kill	 24 [cc]
;; rd  in  	(10)
1, 3, 4, 5, 6, 7, 8, 9, 16, 17
;; rd  gen 	(67)
0, 2, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82
;; rd  kill	(75)
0, 1, 2, 3, 10, 11, 12, 13, 14, 15, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/kernel/smp.c:438 (set (reg/v:SI 139 [ cpu ])
        (reg:SI 0 r0 [ cpu ])) 167 {*arm_movsi_insn} (nil))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 arch/arm/kernel/smp.c:443 (set (reg/f:SI 140)
        (symbol_ref:SI ("irq_stat") [flags 0xc0] <var_decl 0x10ffef00 irq_stat>)) 167 {*arm_movsi_insn} (nil))

(insn 7 6 8 2 arch/arm/kernel/smp.c:443 (set (reg:SI 141)
        (ashift:SI (reg/v:SI 139 [ cpu ])
            (const_int 3 [0x3]))) 117 {*arm_shiftsi3} (nil))

(insn 8 7 10 2 arch/arm/kernel/smp.c:443 (set (reg:SI 142)
        (plus:SI (reg:SI 141)
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 10 8 11 2 arch/arm/kernel/smp.c:443 (set (reg:SI 144)
        (ashift:SI (reg:SI 142)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 11 10 13 2 arch/arm/kernel/smp.c:443 (set (reg:SI 145)
        (plus:SI (reg/f:SI 140)
            (reg:SI 144))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (plus:SI (reg:SI 144)
            (symbol_ref:SI ("irq_stat") [flags 0xc0] <var_decl 0x10ffef00 irq_stat>))
        (nil)))

(insn 13 11 14 2 arch/arm/kernel/smp.c:443 (set (reg:SI 148 [ <variable>.ipi_irqs+4 ])
        (mem/s/j:SI (plus:SI (reg:SI 145)
                (const_int 8 [0x8])) [0 <variable>.ipi_irqs+4 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 14 13 17 2 arch/arm/kernel/smp.c:443 (set (reg:DI 147 [ <variable>.ipi_irqs+4 ])
        (zero_extend:DI (reg:SI 148 [ <variable>.ipi_irqs+4 ]))) 138 {*arm_zero_extendsidi2} (nil))

(insn 17 14 18 2 arch/arm/kernel/smp.c:443 (set (reg:SI 151)
        (ashift:SI (reg/v:SI 139 [ cpu ])
            (const_int 5 [0x5]))) 117 {*arm_shiftsi3} (nil))

(insn 18 17 20 2 arch/arm/kernel/smp.c:443 (set (reg:SI 152)
        (plus:SI (reg/f:SI 140)
            (reg:SI 151))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (plus:SI (reg:SI 151)
            (symbol_ref:SI ("irq_stat") [flags 0xc0] <var_decl 0x10ffef00 irq_stat>))
        (nil)))

(insn 20 18 21 2 arch/arm/kernel/smp.c:443 (set (reg:SI 155 [ <variable>.ipi_irqs ])
        (mem/s/j:SI (plus:SI (reg:SI 152)
                (const_int 8 [0x8])) [0 <variable>.ipi_irqs+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 21 20 22 2 arch/arm/kernel/smp.c:443 (set (reg:DI 154 [ <variable>.ipi_irqs ])
        (zero_extend:DI (reg:SI 155 [ <variable>.ipi_irqs ]))) 138 {*arm_zero_extendsidi2} (nil))

(insn 22 21 24 2 arch/arm/kernel/smp.c:443 (parallel [
            (set (reg/v:DI 136 [ sum.577 ])
                (plus:DI (reg:DI 147 [ <variable>.ipi_irqs+4 ])
                    (reg:DI 154 [ <variable>.ipi_irqs ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (nil))

(insn 24 22 25 2 arch/arm/kernel/smp.c:443 (set (reg:SI 157)
        (ashift:SI (reg/v:SI 139 [ cpu ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 25 24 27 2 arch/arm/kernel/smp.c:443 (set (reg:SI 158)
        (plus:SI (reg:SI 157)
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 27 25 28 2 arch/arm/kernel/smp.c:443 (set (reg:SI 160)
        (ashift:SI (reg:SI 158)
            (const_int 3 [0x3]))) 117 {*arm_shiftsi3} (nil))

(insn 28 27 30 2 arch/arm/kernel/smp.c:443 (set (reg:SI 161)
        (plus:SI (reg/f:SI 140)
            (reg:SI 160))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (plus:SI (reg:SI 160)
            (symbol_ref:SI ("irq_stat") [flags 0xc0] <var_decl 0x10ffef00 irq_stat>))
        (nil)))

(insn 30 28 31 2 arch/arm/kernel/smp.c:443 (set (reg:SI 164 [ <variable>.ipi_irqs+8 ])
        (mem/s/j:SI (plus:SI (reg:SI 161)
                (const_int 8 [0x8])) [0 <variable>.ipi_irqs+8 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 31 30 32 2 arch/arm/kernel/smp.c:443 (set (reg:DI 163 [ <variable>.ipi_irqs+8 ])
        (zero_extend:DI (reg:SI 164 [ <variable>.ipi_irqs+8 ]))) 138 {*arm_zero_extendsidi2} (nil))

(insn 32 31 37 2 arch/arm/kernel/smp.c:443 (parallel [
            (set (reg/v:DI 135 [ sum.580 ])
                (plus:DI (reg/v:DI 136 [ sum.577 ])
                    (reg:DI 163 [ <variable>.ipi_irqs+8 ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (nil))

(insn 37 32 38 2 arch/arm/kernel/smp.c:443 (set (reg/f:SI 169)
        (plus:SI (reg:SI 152)
            (const_int 12 [0xc]))) 4 {*arm_addsi3} (nil))

(insn 38 37 39 2 arch/arm/kernel/smp.c:443 (set (reg:SI 171 [ <variable>.ipi_irqs+12 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 169)
                (const_int 8 [0x8])) [0 <variable>.ipi_irqs+12 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 39 38 40 2 arch/arm/kernel/smp.c:443 (set (reg:DI 170 [ <variable>.ipi_irqs+12 ])
        (zero_extend:DI (reg:SI 171 [ <variable>.ipi_irqs+12 ]))) 138 {*arm_zero_extendsidi2} (nil))

(insn 40 39 42 2 arch/arm/kernel/smp.c:443 (parallel [
            (set (reg/v:DI 134 [ sum.583 ])
                (plus:DI (reg/v:DI 135 [ sum.580 ])
                    (reg:DI 170 [ <variable>.ipi_irqs+12 ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (nil))

(insn 42 40 43 2 arch/arm/kernel/smp.c:443 (set (reg:SI 173)
        (ashift:SI (reg/v:SI 139 [ cpu ])
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (nil))

(insn 43 42 45 2 arch/arm/kernel/smp.c:443 (set (reg:SI 174)
        (plus:SI (reg:SI 173)
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 45 43 46 2 arch/arm/kernel/smp.c:443 (set (reg:SI 176)
        (ashift:SI (reg:SI 174)
            (const_int 4 [0x4]))) 117 {*arm_shiftsi3} (nil))

(insn 46 45 48 2 arch/arm/kernel/smp.c:443 (set (reg:SI 177)
        (plus:SI (reg/f:SI 140)
            (reg:SI 176))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (plus:SI (reg:SI 176)
            (symbol_ref:SI ("irq_stat") [flags 0xc0] <var_decl 0x10ffef00 irq_stat>))
        (nil)))

(insn 48 46 49 2 arch/arm/kernel/smp.c:443 (set (reg:SI 180 [ <variable>.ipi_irqs+16 ])
        (mem/s/j:SI (plus:SI (reg:SI 177)
                (const_int 8 [0x8])) [0 <variable>.ipi_irqs+16 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 49 48 50 2 arch/arm/kernel/smp.c:443 (set (reg:DI 179 [ <variable>.ipi_irqs+16 ])
        (zero_extend:DI (reg:SI 180 [ <variable>.ipi_irqs+16 ]))) 138 {*arm_zero_extendsidi2} (nil))

(insn 50 49 55 2 arch/arm/kernel/smp.c:443 (parallel [
            (set (reg/v:DI 133 [ sum.586 ])
                (plus:DI (reg/v:DI 134 [ sum.583 ])
                    (reg:DI 179 [ <variable>.ipi_irqs+16 ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (nil))

(insn 55 50 56 2 arch/arm/kernel/smp.c:443 (set (reg/f:SI 185)
        (plus:SI (reg:SI 152)
            (const_int 20 [0x14]))) 4 {*arm_addsi3} (nil))

(insn 56 55 57 2 arch/arm/kernel/smp.c:443 (set (reg:SI 187 [ <variable>.ipi_irqs+20 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 185)
                (const_int 8 [0x8])) [0 <variable>.ipi_irqs+20 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 57 56 58 2 arch/arm/kernel/smp.c:443 (set (reg:DI 186 [ <variable>.ipi_irqs+20 ])
        (zero_extend:DI (reg:SI 187 [ <variable>.ipi_irqs+20 ]))) 138 {*arm_zero_extendsidi2} (nil))

(insn 58 57 64 2 arch/arm/kernel/smp.c:443 (parallel [
            (set (reg/v:DI 137 [ sum ])
                (plus:DI (reg/v:DI 133 [ sum.586 ])
                    (reg:DI 186 [ <variable>.ipi_irqs+20 ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (nil))

(insn 64 58 65 2 arch/arm/kernel/smp.c:450 (set (reg:SI 195 [ <variable>.local_timer_irqs ])
        (mem/s/j:SI (plus:SI (reg:SI 152)
                (const_int 4 [0x4])) [0 <variable>.local_timer_irqs+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 65 64 66 2 arch/arm/kernel/smp.c:450 (set (reg:DI 194 [ <variable>.local_timer_irqs ])
        (zero_extend:DI (reg:SI 195 [ <variable>.local_timer_irqs ]))) 138 {*arm_zero_extendsidi2} (nil))

(insn 66 65 84 2 arch/arm/kernel/smp.c:450 (parallel [
            (set (reg:DI 188)
                (plus:DI (reg/v:DI 137 [ sum ])
                    (reg:DI 194 [ <variable>.local_timer_irqs ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (nil))

(insn 84 66 85 2 arch/arm/kernel/smp.c:450 (set (reg:SI 0 r0)
        (subreg:SI (reg:DI 188) 0)) 167 {*arm_movsi_insn} (nil))

(insn 85 84 77 2 arch/arm/kernel/smp.c:450 (set (reg:SI 1 r1 [+4 ])
        (subreg:SI (reg:DI 188) 4)) 167 {*arm_movsi_insn} (nil))

(insn 77 85 0 2 arch/arm/kernel/smp.c:450 (use (reg/i:DI 0 r0)) -1 (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(75)
0, 2, 4, 5, 6, 7, 8, 9, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 9.
deleting insn with uid = 12.
deleting insn with uid = 15.
deleting insn with uid = 16.
deleting insn with uid = 19.
deleting insn with uid = 23.
deleting insn with uid = 26.
deleting insn with uid = 29.
deleting insn with uid = 33.
deleting insn with uid = 34.
deleting insn with uid = 35.
deleting insn with uid = 36.
deleting insn with uid = 41.
deleting insn with uid = 44.
deleting insn with uid = 47.
deleting insn with uid = 51.
deleting insn with uid = 52.
deleting insn with uid = 53.
deleting insn with uid = 54.
deleting insn with uid = 59.
deleting insn with uid = 60.
deleting insn with uid = 61.
deleting insn with uid = 62.
deleting insn with uid = 63.
deleting insn with uid = 81.
deleting insn with uid = 82.
deleting insn with uid = 83.
verify found no changes in insn with uid = 13.
verify found no changes in insn with uid = 20.
verify found no changes in insn with uid = 30.
verify found no changes in insn with uid = 48.
verify found no changes in insn with uid = 64.
ending the processing of deferred insns

;; Function smp_timer_broadcast (smp_timer_broadcast)[0:1423]

;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 4 (  1.3)
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 4 (  1.3)


try_optimize_cfg iteration 1

deferring deletion of insn with uid = 8.
deferring deletion of insn with uid = 2.
Deleted 2 trivially dead insns

Number of successful forward propagations: 0



smp_timer_broadcast

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 13[sp] 14[lr]
;;  ref usage 	r0={3d,3u} r1={3d,1u} r2={2d} r3={2d} r11={1d,2u} r12={2d} r13={1d,3u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d,2u} r26={1d,1u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r133={1d} r134={1d,1u} r135={1d,1u} 
;;    total ref usage 147{132d,15u,0e} in 4{3 regular + 1 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 11, 12, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128
0[0,3] 1[3,3] 2[6,2] 3[8,2] 11[10,1] 12[11,2] 13[13,1] 14[14,2] 15[16,1] 16[17,1] 17[18,1] 18[19,1] 19[20,1] 20[21,1] 21[22,1] 22[23,1] 23[24,1] 24[25,1] 25[26,1] 26[27,1] 27[28,1] 28[29,1] 29[30,1] 30[31,1] 31[32,1] 32[33,1] 33[34,1] 34[35,1] 35[36,1] 36[37,1] 37[38,1] 38[39,1] 39[40,1] 40[41,1] 41[42,1] 42[43,1] 43[44,1] 44[45,1] 45[46,1] 46[47,1] 47[48,1] 48[49,1] 49[50,1] 50[51,1] 51[52,1] 52[53,1] 53[54,1] 54[55,1] 55[56,1] 56[57,1] 57[58,1] 58[59,1] 59[60,1] 60[61,1] 61[62,1] 62[63,1] 63[64,1] 64[65,1] 65[66,1] 66[67,1] 67[68,1] 68[69,1] 69[70,1] 70[71,1] 71[72,1] 72[73,1] 73[74,1] 74[75,1] 75[76,1] 76[77,1] 77[78,1] 78[79,1] 79[80,1] 80[81,1] 81[82,1] 82[83,1] 83[84,1] 84[85,1] 85[86,1] 86[87,1] 87[88,1] 88[89,1] 89[90,1] 90[91,1] 91[92,1] 92[93,1] 93[94,1] 94[95,1] 95[96,1] 96[97,1] 97[98,1] 98[99,1] 99[100,1] 100[101,1] 101[102,1] 102[103,1] 103[104,1] 104[105,1] 105[106,1] 106[107,1] 107[108,1] 108[109,1] 109[110,1] 110[111,1] 111[112,1] 112[113,1] 113[114,1] 114[115,1] 115[116,1] 116[117,1] 117[118,1] 118[119,1] 119[120,1] 120[121,1] 121[122,1] 122[123,1] 123[124,1] 124[125,1] 125[126,1] 126[127,1] 127[128,1] 133[129,1] 134[130,1] 135[131,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 134 135
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 133 134 135
;; live  kill	 14 [lr]
;; rd  in  	(10)
2, 5, 7, 9, 10, 12, 13, 15, 26, 27
;; rd  gen 	(3)
129, 130, 131
;; rd  kill	(5)
14, 15, 129, 130, 131

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 arch/arm/kernel/smp.c:495 (set (reg/f:SI 134)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 7 6 9 2 arch/arm/kernel/smp.c:495 (set (reg/f:SI 135 [ smp_cross_call ])
        (mem/f/c/i:SI (reg/f:SI 134) [0 smp_cross_call+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 9 7 10 2 arch/arm/kernel/smp.c:495 (set (reg:SI 1 r1)
        (const_int 2 [0x2])) 167 {*arm_movsi_insn} (nil))

(call_insn 10 9 0 2 arch/arm/kernel/smp.c:495 (parallel [
            (call (mem:SI (reg/f:SI 135 [ smp_cross_call ]) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 244 {*call_reg_armv5} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(12)
2, 5, 7, 9, 10, 12, 13, 26, 27, 129, 130, 131


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 2.
deleting insn with uid = 8.
ending the processing of deferred insns

;; Function broadcast_timer_set_mode (broadcast_timer_set_mode)[0:1424]

;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 4 (  1.3)


try_optimize_cfg iteration 1


Number of successful forward propagations: 0



broadcast_timer_set_mode

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r11={1d,2u} r12={1d} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} 
;;    total ref usage 18{10d,8u,0e} in 0{0 regular + 0 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 5, 7
0[0,1] 1[1,1] 2[2,1] 3[3,1] 11[4,1] 12[5,1] 13[6,1] 14[7,1] 25[8,1] 26[9,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(10)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9
;; rd  gen 	(0)

;; rd  kill	(0)


;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 4 5 0 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(10)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function smp_send_reschedule (smp_send_reschedule)[0:1432]

;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 4 (  1.3)
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 4 (  1.3)

In insn 11, replacing
 (plus:SI (reg:SI 138)
        (reg/f:SI 139))
 with (plus:SI (reg:SI 138)
        (symbol_ref:SI ("cpu_bit_bitmap") [flags 0xc0] <var_decl 0x10c81a20 cpu_bit_bitmap>))
Changes to insn 11 not recognized
 Setting REG_EQUAL note


try_optimize_cfg iteration 1

deferring deletion of insn with uid = 6.
Deleted 1 trivially dead insns

Number of successful forward propagations: 0



smp_send_reschedule

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 13[sp] 14[lr]
;;  ref usage 	r0={3d,2u} r1={3d,1u} r2={2d} r3={2d} r11={1d,2u} r12={2d} r13={1d,3u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d,2u} r26={1d,1u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r133={1d,1u} r134={1d} r135={1d,3u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} 
;;    total ref usage 168{142d,26u,0e} in 15{14 regular + 1 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 11, 12, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128
0[0,3] 1[3,3] 2[6,2] 3[8,2] 11[10,1] 12[11,2] 13[13,1] 14[14,2] 15[16,1] 16[17,1] 17[18,1] 18[19,1] 19[20,1] 20[21,1] 21[22,1] 22[23,1] 23[24,1] 24[25,1] 25[26,1] 26[27,1] 27[28,1] 28[29,1] 29[30,1] 30[31,1] 31[32,1] 32[33,1] 33[34,1] 34[35,1] 35[36,1] 36[37,1] 37[38,1] 38[39,1] 39[40,1] 40[41,1] 41[42,1] 42[43,1] 43[44,1] 44[45,1] 45[46,1] 46[47,1] 47[48,1] 48[49,1] 49[50,1] 50[51,1] 51[52,1] 52[53,1] 53[54,1] 54[55,1] 55[56,1] 56[57,1] 57[58,1] 58[59,1] 59[60,1] 60[61,1] 61[62,1] 62[63,1] 63[64,1] 64[65,1] 65[66,1] 66[67,1] 67[68,1] 68[69,1] 69[70,1] 70[71,1] 71[72,1] 72[73,1] 73[74,1] 74[75,1] 75[76,1] 76[77,1] 77[78,1] 78[79,1] 79[80,1] 80[81,1] 81[82,1] 82[83,1] 83[84,1] 84[85,1] 85[86,1] 86[87,1] 87[88,1] 88[89,1] 89[90,1] 90[91,1] 91[92,1] 92[93,1] 93[94,1] 94[95,1] 95[96,1] 96[97,1] 97[98,1] 98[99,1] 99[100,1] 100[101,1] 101[102,1] 102[103,1] 103[104,1] 104[105,1] 105[106,1] 106[107,1] 107[108,1] 108[109,1] 109[110,1] 110[111,1] 111[112,1] 112[113,1] 113[114,1] 114[115,1] 115[116,1] 116[117,1] 117[118,1] 118[119,1] 119[120,1] 120[121,1] 121[122,1] 122[123,1] 123[124,1] 124[125,1] 125[126,1] 126[127,1] 127[128,1] 133[129,1] 134[130,1] 135[131,1] 136[132,1] 137[133,1] 138[134,1] 139[135,1] 140[136,1] 141[137,1] 142[138,1] 143[139,1] 144[140,1] 145[141,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 134 135 136 137 138 139 140 141 142 143 144 145
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 133 134 135 136 137 138 139 140 141 142 143 144 145
;; live  kill	 14 [lr]
;; rd  in  	(10)
2, 5, 7, 9, 10, 12, 13, 15, 26, 27
;; rd  gen 	(13)
129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141
;; rd  kill	(15)
14, 15, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/kernel/smp.c:673 (set (reg/v:SI 135 [ cpu ])
        (reg:SI 0 r0 [ cpu ])) 167 {*arm_movsi_insn} (nil))

(note 3 2 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 3 8 2 include/linux/cpumask.h:738 (set (reg:SI 136)
        (and:SI (reg/v:SI 135 [ cpu ])
            (const_int 31 [0x1f]))) 67 {*arm_andsi3_insn} (nil))

(insn 8 7 9 2 include/linux/cpumask.h:738 (set (reg:SI 137)
        (plus:SI (reg:SI 136)
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 9 8 10 2 include/linux/cpumask.h:738 (set (reg:SI 138)
        (ashift:SI (reg:SI 137)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 10 9 11 2 include/linux/cpumask.h:738 (set (reg/f:SI 139)
        (symbol_ref:SI ("cpu_bit_bitmap") [flags 0xc0] <var_decl 0x10c81a20 cpu_bit_bitmap>)) 167 {*arm_movsi_insn} (nil))

(insn 11 10 12 2 include/linux/cpumask.h:738 (set (reg/v/f:SI 133 [ p ])
        (plus:SI (reg:SI 138)
            (reg/f:SI 139))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (plus:SI (reg:SI 138)
            (symbol_ref:SI ("cpu_bit_bitmap") [flags 0xc0] <var_decl 0x10c81a20 cpu_bit_bitmap>))
        (nil)))

(insn 12 11 13 2 arch/arm/kernel/smp.c:674 (set (reg/f:SI 140)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 13 12 14 2 arch/arm/kernel/smp.c:674 (set (reg:SI 141)
        (lshiftrt:SI (reg/v:SI 135 [ cpu ])
            (const_int 5 [0x5]))) 117 {*arm_shiftsi3} (nil))

(insn 14 13 15 2 arch/arm/kernel/smp.c:674 (set (reg:SI 142)
        (ashift:SI (reg:SI 141)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 15 14 16 2 arch/arm/kernel/smp.c:674 (set (reg:SI 143)
        (neg:SI (reg:SI 142))) 127 {*arm_negsi2} (nil))

(insn 16 15 17 2 arch/arm/kernel/smp.c:674 (set (reg:SI 144)
        (plus:SI (reg/v/f:SI 133 [ p ])
            (reg:SI 143))) 4 {*arm_addsi3} (nil))

(insn 17 16 18 2 arch/arm/kernel/smp.c:674 (set (reg/f:SI 145 [ smp_cross_call ])
        (mem/f/c/i:SI (reg/f:SI 140) [0 smp_cross_call+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 18 17 19 2 arch/arm/kernel/smp.c:674 (set (reg:SI 0 r0)
        (reg:SI 144)) 167 {*arm_movsi_insn} (nil))

(insn 19 18 20 2 arch/arm/kernel/smp.c:674 (set (reg:SI 1 r1)
        (const_int 3 [0x3])) 167 {*arm_movsi_insn} (nil))

(call_insn 20 19 0 2 arch/arm/kernel/smp.c:674 (parallel [
            (call (mem:SI (reg/f:SI 145 [ smp_cross_call ]) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 244 {*call_reg_armv5} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(22)
2, 5, 7, 9, 10, 12, 13, 26, 27, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 6.
ending the processing of deferred insns

;; Function setup_profiling_timer (setup_profiling_timer)[0:1434]

;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 4 (  1.3)

In insn 10, replacing
 (reg:SI 133 [ <result> ])
 with (const_int -22 [0xffffffffffffffea])
Changes to insn 10 not profitable


try_optimize_cfg iteration 1


Number of successful forward propagations: 0



setup_profiling_timer

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r3={1d} r11={1d,2u} r12={1d} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r133={1d,1u} 
;;    total ref usage 23{12d,11u,0e} in 3{3 regular + 0 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 6, 8
0[0,2] 1[2,1] 2[3,1] 3[4,1] 11[5,1] 12[6,1] 13[7,1] 14[8,1] 25[9,1] 26[10,1] 133[11,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 133
;; live  kill	
;; rd  in  	(10)
1, 2, 3, 4, 5, 6, 7, 8, 9, 10
;; rd  gen 	(2)
0, 11
;; rd  kill	(3)
0, 1, 11

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 10 2 arch/arm/kernel/smp.c:703 (set (reg:SI 133 [ <result> ])
        (const_int -22 [0xffffffffffffffea])) 167 {*arm_movsi_insn} (nil))

(insn 10 6 16 2 arch/arm/kernel/smp.c:703 (set (reg/i:SI 0 r0)
        (reg:SI 133 [ <result> ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int -22 [0xffffffffffffffea])
        (nil)))

(insn 16 10 0 2 arch/arm/kernel/smp.c:703 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(11)
0, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function smp_send_stop (smp_send_stop)[0:1433]

;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10
;;
;; Loop 1
;;  header 6, latch 5
;;  depth 1, outer 0
;;  nodes: 6 5 7
;; 2 succs { 3 4 }
;; 3 succs { 4 }
;; 4 succs { 6 }
;; 5 succs { 6 }
;; 6 succs { 7 8 }
;; 7 succs { 5 8 }
;; 8 succs { 9 10 }
;; 9 succs { 10 }
;; 10 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 11 n_edges 14 count 19 (  1.7)
df_worklist_dataflow_doublequeue:n_basic_blocks 11 n_edges 14 count 22 (    2)
df_worklist_dataflow_doublequeue:n_basic_blocks 11 n_edges 14 count 23 (  2.1)

In insn 65, replacing
 (reg/f:SI 155)
 with (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x115aa400>)
Changes to insn 65 not profitable


try_optimize_cfg iteration 1

deferring deletion of insn with uid = 27.
deferring deletion of insn with uid = 20.
deferring deletion of insn with uid = 18.
Deleted 3 trivially dead insns

Number of successful forward propagations: 0



smp_send_stop

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={15d,10u} r1={10d,2u} r2={8d} r3={8d} r11={1d,10u} r12={8d} r13={1d,19u,1d} r14={8d,1u} r15={7d} r16={7d} r17={7d} r18={7d} r19={7d} r20={7d} r21={7d} r22={7d} r23={7d} r24={11d,4u} r25={1d,12u,4d} r26={1d,9u} r27={7d} r28={7d} r29={7d} r30={7d} r31={7d} r32={7d} r33={7d} r34={7d} r35={7d} r36={7d} r37={7d} r38={7d} r39={7d} r40={7d} r41={7d} r42={7d} r43={7d} r44={7d} r45={7d} r46={7d} r47={7d} r48={7d} r49={7d} r50={7d} r51={7d} r52={7d} r53={7d} r54={7d} r55={7d} r56={7d} r57={7d} r58={7d} r59={7d} r60={7d} r61={7d} r62={7d} r63={7d} r64={7d} r65={7d} r66={7d} r67={7d} r68={7d} r69={7d} r70={7d} r71={7d} r72={7d} r73={7d} r74={7d} r75={7d} r76={7d} r77={7d} r78={7d} r79={7d} r80={7d} r81={7d} r82={7d} r83={7d} r84={7d} r85={7d} r86={7d} r87={7d} r88={7d} r89={7d} r90={7d} r91={7d} r92={7d} r93={7d} r94={7d} r95={7d} r96={7d} r97={7d} r98={7d} r99={7d} r100={7d} r101={7d} r102={7d} r103={7d} r104={7d} r105={7d} r106={7d} r107={7d} r108={7d} r109={7d} r110={7d} r111={7d} r112={7d} r113={7d} r114={7d} r115={7d} r116={7d} r117={7d} r118={7d} r119={7d} r120={7d} r121={7d} r122={7d} r123={7d} r124={7d} r125={7d} r126={7d} r127={7d} r134={1d,1u} r135={1d,1u} r136={1d} r137={1d} r138={1d,1u} r139={2d,2u} r140={1d,4u} r141={1d,4u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} 
;;    total ref usage 963{865d,93u,5e} in 45{38 regular + 7 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 42, 43, 44, 45, 46, 47, 48, 49, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841
0[0,15] 1[15,10] 2[25,8] 3[33,8] 11[41,1] 12[42,8] 13[50,1] 14[51,8] 15[59,7] 16[66,7] 17[73,7] 18[80,7] 19[87,7] 20[94,7] 21[101,7] 22[108,7] 23[115,7] 24[122,11] 25[133,1] 26[134,1] 27[135,7] 28[142,7] 29[149,7] 30[156,7] 31[163,7] 32[170,7] 33[177,7] 34[184,7] 35[191,7] 36[198,7] 37[205,7] 38[212,7] 39[219,7] 40[226,7] 41[233,7] 42[240,7] 43[247,7] 44[254,7] 45[261,7] 46[268,7] 47[275,7] 48[282,7] 49[289,7] 50[296,7] 51[303,7] 52[310,7] 53[317,7] 54[324,7] 55[331,7] 56[338,7] 57[345,7] 58[352,7] 59[359,7] 60[366,7] 61[373,7] 62[380,7] 63[387,7] 64[394,7] 65[401,7] 66[408,7] 67[415,7] 68[422,7] 69[429,7] 70[436,7] 71[443,7] 72[450,7] 73[457,7] 74[464,7] 75[471,7] 76[478,7] 77[485,7] 78[492,7] 79[499,7] 80[506,7] 81[513,7] 82[520,7] 83[527,7] 84[534,7] 85[541,7] 86[548,7] 87[555,7] 88[562,7] 89[569,7] 90[576,7] 91[583,7] 92[590,7] 93[597,7] 94[604,7] 95[611,7] 96[618,7] 97[625,7] 98[632,7] 99[639,7] 100[646,7] 101[653,7] 102[660,7] 103[667,7] 104[674,7] 105[681,7] 106[688,7] 107[695,7] 108[702,7] 109[709,7] 110[716,7] 111[723,7] 112[730,7] 113[737,7] 114[744,7] 115[751,7] 116[758,7] 117[765,7] 118[772,7] 119[779,7] 120[786,7] 121[793,7] 122[800,7] 123[807,7] 124[814,7] 125[821,7] 126[828,7] 127[835,7] 134[842,1] 135[843,1] 136[844,1] 137[845,1] 138[846,1] 139[847,2] 140[849,1] 141[850,1] 142[851,1] 143[852,1] 144[853,1] 145[854,1] 146[855,1] 147[856,1] 148[857,1] 149[858,1] 150[859,1] 151[860,1] 152[861,1] 153[862,1] 154[863,1] 155[864,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 138 141 142 143 144
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 24 [cc] 138 141 142 143 144
;; live  kill	 14 [lr]
;; rd  in  	(10)
14, 24, 32, 40, 41, 49, 50, 58, 133, 134
;; rd  gen 	(7)
12, 131, 846, 850, 851, 852, 853
;; rd  kill	(39)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 51, 52, 53, 54, 55, 56, 57, 58, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 846, 850, 851, 852, 853

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 arch/arm/kernel/smp.c:681 (set (reg/f:SI 142)
        (symbol_ref:SI ("cpu_online_mask") [flags 0xc0] <var_decl 0x10c5bf60 cpu_online_mask>)) 167 {*arm_movsi_insn} (nil))

(insn 7 6 8 2 arch/arm/kernel/smp.c:681 (set (reg/f:SI 141 [ cpu_online_mask.449 ])
        (mem/u/f/c/i:SI (reg/f:SI 142) [0 cpu_online_mask+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 8 7 9 2 include/asm-generic/bitops/arch_hweight.h:8 (set (reg:SI 144 [ <variable>.bits ])
        (mem/s/j:SI (reg/f:SI 141 [ cpu_online_mask.449 ]) [0 <variable>.bits+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 9 8 10 2 include/asm-generic/bitops/arch_hweight.h:8 (set (reg:SI 143)
        (and:SI (reg:SI 144 [ <variable>.bits ])
            (const_int 3 [0x3]))) 67 {*arm_andsi3_insn} (nil))

(insn 10 9 11 2 include/asm-generic/bitops/arch_hweight.h:8 (set (reg:SI 0 r0)
        (reg:SI 143)) 167 {*arm_movsi_insn} (nil))

(call_insn 11 10 12 2 include/asm-generic/bitops/arch_hweight.h:8 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__sw_hweight32") [flags 0x41] <function_decl 0x5118aa00 __sw_hweight32>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 12 11 13 2 include/asm-generic/bitops/arch_hweight.h:8 (set (reg:SI 138 [ D.26722 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 13 12 14 2 arch/arm/kernel/smp.c:681 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 138 [ D.26722 ])
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 14 13 15 2 arch/arm/kernel/smp.c:681 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 32)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 4752 [0x1290])
        (nil)))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; rd  out 	(15)
12, 24, 32, 40, 41, 49, 50, 131, 133, 134, 846, 850, 851, 852, 853


;; Succ edge  3 [52.5%]  (fallthru)
;; Succ edge  4 [47.5%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u13(11){ }u14(13){ }u15(25){ }u16(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 136 137 140 145 146 147 148 149 150
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; live  gen 	 0 [r0] 1 [r1] 136 137 140 145 146 147 148 149 150
;; live  kill	 14 [lr]
;; rd  in  	(15)
12, 24, 32, 40, 41, 49, 50, 131, 133, 134, 846, 850, 851, 852, 853
;; rd  gen 	(9)
844, 845, 849, 854, 855, 856, 857, 858, 859
;; rd  kill	(17)
51, 52, 53, 54, 55, 56, 57, 58, 844, 845, 849, 854, 855, 856, 857, 858, 859

;; Pred edge  2 [52.5%]  (fallthru)
(note 15 14 16 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 16 15 17 3 arch/arm/kernel/smp.c:682 (set (reg:SI 145)
        (mem/s:SI (reg/f:SI 141 [ cpu_online_mask.449 ]) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 17 16 19 3 arch/arm/kernel/smp.c:682 (set (mem/s/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 mask+0 S4 A32])
        (reg:SI 145)) 167 {*arm_movsi_insn} (nil))

(insn 19 17 21 3 arch/arm/kernel/smp.c:683 (set (reg/f:SI 140 [ mask.450 ])
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -4 [0xfffffffffffffffc]))) 4 {*arm_addsi3} (nil))

(insn 21 19 22 3 include/linux/cpumask.h:848 (set (reg:SI 147)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 22 21 23 3 include/linux/cpumask.h:848 (set (reg:SI 146)
        (and:SI (reg:SI 147)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg/f:SI 13 sp)
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 23 22 24 3 include/linux/cpumask.h:848 (set (reg:SI 0 r0)
        (mem/s/j:SI (plus:SI (reg:SI 146)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 24 23 25 3 include/linux/cpumask.h:848 (set (reg:SI 1 r1)
        (reg/f:SI 140 [ mask.450 ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -4 [0xfffffffffffffffc]))
        (nil)))

(call_insn 25 24 26 3 include/linux/cpumask.h:848 (parallel [
            (call (mem:SI (symbol_ref:SI ("_clear_bit") [flags 0x41] <function_decl 0x109c0580 _clear_bit>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 26 25 28 3 arch/arm/kernel/smp.c:685 (set (reg/f:SI 148)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 28 26 29 3 arch/arm/kernel/smp.c:685 (set (reg/f:SI 150 [ smp_cross_call ])
        (mem/f/c/i:SI (reg/f:SI 148) [0 smp_cross_call+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 29 28 30 3 arch/arm/kernel/smp.c:685 (set (reg:SI 0 r0)
        (reg/f:SI 140 [ mask.450 ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -4 [0xfffffffffffffffc]))
        (nil)))

(insn 30 29 31 3 arch/arm/kernel/smp.c:685 (set (reg:SI 1 r1)
        (const_int 6 [0x6])) 167 {*arm_movsi_insn} (nil))

(call_insn 31 30 32 3 arch/arm/kernel/smp.c:685 (parallel [
            (call (mem:SI (reg/f:SI 150 [ smp_cross_call ]) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 244 {*call_reg_armv5} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; rd  out 	(24)
12, 24, 32, 40, 41, 49, 50, 131, 133, 134, 844, 845, 846, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u42(11){ }u43(13){ }u44(25){ }u45(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 139
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; live  gen 	 139
;; live  kill	
;; rd  in  	(24)
12, 24, 32, 40, 41, 49, 50, 131, 133, 134, 844, 845, 846, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859
;; rd  gen 	(1)
848
;; rd  kill	(2)
847, 848

;; Pred edge  2 [47.5%] 
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 32 31 33 4 34 "" [1 uses])

(note 33 32 34 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 34 33 51 4 arch/arm/kernel/smp.c:685 (set (reg/v:SI 139 [ timeout ])
        (const_int 1000000 [0xf4240])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 4 -> ( 6)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141
;; rd  out 	(25)
12, 24, 32, 40, 41, 49, 50, 131, 133, 134, 844, 845, 846, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859


;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 7) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u46(11){ }u47(13){ }u48(25){ }u49(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 139
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141
;; live  gen 	 0 [r0] 139
;; live  kill	 14 [lr]
;; rd  in  	(29)
5, 24, 32, 40, 41, 49, 50, 125, 133, 134, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861
;; rd  gen 	(1)
847
;; rd  kill	(10)
51, 52, 53, 54, 55, 56, 57, 58, 847, 848

;; Pred edge  7 [95.5%] 
(code_label 51 34 37 5 37 "" [1 uses])

(note 37 51 38 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 38 37 39 5 arch/arm/kernel/smp.c:690 discrim 2 (set (reg/v:SI 139 [ timeout ])
        (plus:SI (reg/v:SI 139 [ timeout ])
            (const_int -1 [0xffffffffffffffff]))) 4 {*arm_addsi3} (nil))

(insn 39 38 40 5 arch/arm/kernel/smp.c:691 (set (reg:SI 0 r0)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(call_insn 40 39 41 5 arch/arm/kernel/smp.c:691 (parallel [
            (call (mem:SI (symbol_ref:SI ("__udelay") [flags 0x41] <function_decl 0x10e39780 __udelay>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 5 -> ( 6)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141
;; rd  out 	(28)
5, 24, 32, 40, 41, 49, 50, 125, 133, 134, 843, 844, 845, 846, 847, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861


;; Succ edge  6 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 4 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u53(11){ }u54(13){ }u55(25){ }u56(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 135 151 152
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141
;; live  gen 	 0 [r0] 24 [cc] 135 151 152
;; live  kill	 14 [lr]
;; rd  in  	(31)
5, 12, 24, 32, 40, 41, 49, 50, 125, 131, 133, 134, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861
;; rd  gen 	(5)
5, 126, 843, 860, 861
;; rd  kill	(37)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 51, 52, 53, 54, 55, 56, 57, 58, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 843, 860, 861

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  5 [100.0%]  (fallthru,dfs_back)
(code_label 41 40 42 6 35 "" [0 uses])

(note 42 41 43 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 43 42 44 6 include/asm-generic/bitops/arch_hweight.h:8 (set (reg:SI 152 [ <variable>.bits ])
        (mem/s/j:SI (reg/f:SI 141 [ cpu_online_mask.449 ]) [0 <variable>.bits+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 44 43 45 6 include/asm-generic/bitops/arch_hweight.h:8 (set (reg:SI 151)
        (and:SI (reg:SI 152 [ <variable>.bits ])
            (const_int 3 [0x3]))) 67 {*arm_andsi3_insn} (nil))

(insn 45 44 46 6 include/asm-generic/bitops/arch_hweight.h:8 (set (reg:SI 0 r0)
        (reg:SI 151)) 167 {*arm_movsi_insn} (nil))

(call_insn 46 45 47 6 include/asm-generic/bitops/arch_hweight.h:8 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__sw_hweight32") [flags 0x41] <function_decl 0x5118aa00 __sw_hweight32>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 47 46 48 6 include/asm-generic/bitops/arch_hweight.h:8 (set (reg:SI 135 [ D.26850 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 48 47 49 6 arch/arm/kernel/smp.c:690 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 135 [ D.26850 ])
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 49 48 50 6 arch/arm/kernel/smp.c:690 discrim 1 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 54)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 450 [0x1c2])
        (nil)))
;; End of basic block 6 -> ( 7 8)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141
;; rd  out 	(29)
5, 24, 32, 40, 41, 49, 50, 126, 133, 134, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861


;; Succ edge  7 [95.5%]  (fallthru)
;; Succ edge  8 [4.5%] 

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u65(11){ }u66(13){ }u67(25){ }u68(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(29)
5, 24, 32, 40, 41, 49, 50, 126, 133, 134, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861
;; rd  gen 	(1)
125
;; rd  kill	(11)
122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132

;; Pred edge  6 [95.5%]  (fallthru)
(note 50 49 52 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 52 50 53 7 arch/arm/kernel/smp.c:690 discrim 2 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 139 [ timeout ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 53 52 54 7 arch/arm/kernel/smp.c:690 discrim 2 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 51)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
        (nil)))
;; End of basic block 7 -> ( 5 8)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141
;; rd  out 	(29)
5, 24, 32, 40, 41, 49, 50, 125, 133, 134, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861


;; Succ edge  5 [95.5%] 
;; Succ edge  8 [4.5%]  (fallthru)

;; Start of basic block ( 6 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u71(11){ }u72(13){ }u73(25){ }u74(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134 153 154
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; live  gen 	 0 [r0] 24 [cc] 134 153 154
;; live  kill	 14 [lr]
;; rd  in  	(30)
5, 24, 32, 40, 41, 49, 50, 125, 126, 133, 134, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861
;; rd  gen 	(5)
3, 123, 842, 862, 863
;; rd  kill	(37)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 51, 52, 53, 54, 55, 56, 57, 58, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 842, 862, 863

;; Pred edge  6 [4.5%] 
;; Pred edge  7 [4.5%]  (fallthru)
(code_label 54 53 55 8 36 "" [1 uses])

(note 55 54 56 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 56 55 57 8 include/asm-generic/bitops/arch_hweight.h:8 (set (reg:SI 154 [ <variable>.bits ])
        (mem/s/j:SI (reg/f:SI 141 [ cpu_online_mask.449 ]) [0 <variable>.bits+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 57 56 58 8 include/asm-generic/bitops/arch_hweight.h:8 (set (reg:SI 153)
        (and:SI (reg:SI 154 [ <variable>.bits ])
            (const_int 3 [0x3]))) 67 {*arm_andsi3_insn} (nil))

(insn 58 57 59 8 include/asm-generic/bitops/arch_hweight.h:8 (set (reg:SI 0 r0)
        (reg:SI 153)) 167 {*arm_movsi_insn} (nil))

(call_insn 59 58 60 8 include/asm-generic/bitops/arch_hweight.h:8 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__sw_hweight32") [flags 0x41] <function_decl 0x5118aa00 __sw_hweight32>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 60 59 61 8 include/asm-generic/bitops/arch_hweight.h:8 (set (reg:SI 134 [ D.26969 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 61 60 62 8 arch/arm/kernel/smp.c:693 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 134 [ D.26969 ])
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 62 61 63 8 arch/arm/kernel/smp.c:693 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 72)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 8 -> ( 9 10)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(32)
3, 24, 32, 40, 41, 49, 50, 123, 133, 134, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863


;; Succ edge  9 [0.0%]  (fallthru)
;; Succ edge  10 [100.0%] 

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u83(11){ }u84(13){ }u85(25){ }u86(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 155
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 155
;; live  kill	 14 [lr]
;; rd  in  	(32)
3, 24, 32, 40, 41, 49, 50, 123, 133, 134, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863
;; rd  gen 	(2)
1, 864
;; rd  kill	(24)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 51, 52, 53, 54, 55, 56, 57, 58, 864

;; Pred edge  8 [0.0%]  (fallthru)
(note 63 62 64 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 64 63 65 9 arch/arm/kernel/smp.c:694 (set (reg/f:SI 155)
        (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x115aa400>)) 167 {*arm_movsi_insn} (nil))

(insn 65 64 66 9 arch/arm/kernel/smp.c:694 (set (reg:SI 0 r0)
        (reg/f:SI 155)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x115aa400>)
        (nil)))

(call_insn 66 65 72 9 arch/arm/kernel/smp.c:694 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 9 -> ( 10)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(33)
1, 24, 32, 40, 41, 49, 50, 123, 133, 134, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864


;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 9 8) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u90(11){ }u91(13){ }u92(25){ }u93(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(34)
1, 3, 24, 32, 40, 41, 49, 50, 123, 133, 134, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864
;; rd  gen 	(0)

;; rd  kill	(0)


;; Pred edge  9 [100.0%]  (fallthru)
;; Pred edge  8 [100.0%] 
(code_label 72 66 75 10 39 "" [1 uses])

(note 75 72 0 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 10 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(34)
1, 3, 24, 32, 40, 41, 49, 50, 123, 133, 134, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 18.
deleting insn with uid = 20.
deleting insn with uid = 27.
ending the processing of deferred insns

;; Function ipi_timer (ipi_timer)[0:1420]

;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 4 (  1.3)
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 4 (  1.3)

In insn 15, replacing
 (mem/s/f/j:SI (reg/v/f:SI 135 [ evt ]) [0 <variable>.event_handler+0 S4 A256])
 with (mem/s/f/j:SI (plus:SI (reg/v:SI 134 [ __ptr ])
            (reg:SI 141)) [0 <variable>.event_handler+0 S4 A256])
Changed insn 15
deferring rescan insn with uid = 15.
deferring rescan insn with uid = 15.


try_optimize_cfg iteration 1

deferring deletion of insn with uid = 7.
Deleted 1 trivially dead insns

Number of successful forward propagations: 1



ipi_timer

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 13[sp] 14[lr]
;;  ref usage 	r0={5d,1u} r1={4d} r2={4d} r3={4d} r11={1d,2u} r12={4d} r13={1d,7u,1d} r14={3d,1u} r15={3d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={1d,2u} r26={1d,1u} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={3d} r38={3d} r39={3d} r40={3d} r41={3d} r42={3d} r43={3d} r44={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={3d} r101={3d} r102={3d} r103={3d} r104={3d} r105={3d} r106={3d} r107={3d} r108={3d} r109={3d} r110={3d} r111={3d} r112={3d} r113={3d} r114={3d} r115={3d} r116={3d} r117={3d} r118={3d} r119={3d} r120={3d} r121={3d} r122={3d} r123={3d} r124={3d} r125={3d} r126={3d} r127={3d} r133={1d} r134={1d,2u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,2u} r142={1d,1u} 
;;    total ref usage 397{371d,25u,1e} in 13{10 regular + 3 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 18, 19, 20, 21, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360
0[0,5] 1[5,4] 2[9,4] 3[13,4] 11[17,1] 12[18,4] 13[22,1] 14[23,3] 15[26,3] 16[29,3] 17[32,3] 18[35,3] 19[38,3] 20[41,3] 21[44,3] 22[47,3] 23[50,3] 24[53,3] 25[56,1] 26[57,1] 27[58,3] 28[61,3] 29[64,3] 30[67,3] 31[70,3] 32[73,3] 33[76,3] 34[79,3] 35[82,3] 36[85,3] 37[88,3] 38[91,3] 39[94,3] 40[97,3] 41[100,3] 42[103,3] 43[106,3] 44[109,3] 45[112,3] 46[115,3] 47[118,3] 48[121,3] 49[124,3] 50[127,3] 51[130,3] 52[133,3] 53[136,3] 54[139,3] 55[142,3] 56[145,3] 57[148,3] 58[151,3] 59[154,3] 60[157,3] 61[160,3] 62[163,3] 63[166,3] 64[169,3] 65[172,3] 66[175,3] 67[178,3] 68[181,3] 69[184,3] 70[187,3] 71[190,3] 72[193,3] 73[196,3] 74[199,3] 75[202,3] 76[205,3] 77[208,3] 78[211,3] 79[214,3] 80[217,3] 81[220,3] 82[223,3] 83[226,3] 84[229,3] 85[232,3] 86[235,3] 87[238,3] 88[241,3] 89[244,3] 90[247,3] 91[250,3] 92[253,3] 93[256,3] 94[259,3] 95[262,3] 96[265,3] 97[268,3] 98[271,3] 99[274,3] 100[277,3] 101[280,3] 102[283,3] 103[286,3] 104[289,3] 105[292,3] 106[295,3] 107[298,3] 108[301,3] 109[304,3] 110[307,3] 111[310,3] 112[313,3] 113[316,3] 114[319,3] 115[322,3] 116[325,3] 117[328,3] 118[331,3] 119[334,3] 120[337,3] 121[340,3] 122[343,3] 123[346,3] 124[349,3] 125[352,3] 126[355,3] 127[358,3] 133[361,1] 134[362,1] 135[363,1] 136[364,1] 137[365,1] 138[366,1] 139[367,1] 140[368,1] 141[369,1] 142[370,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 134 135 136 137 138 139 140 141 142
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 133 134 135 136 137 138 139 140 141 142
;; live  kill	 14 [lr]
;; rd  in  	(10)
4, 8, 12, 16, 17, 21, 22, 25, 56, 57
;; rd  gen 	(10)
361, 362, 363, 364, 365, 366, 367, 368, 369, 370
;; rd  kill	(13)
23, 24, 25, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)

(insn 5 2 6 2 arch/arm/kernel/smp.c:459 (set (reg/f:SI 136)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 6 5 8 2 arch/arm/kernel/smp.c:459 (set (reg/v:SI 134 [ __ptr ])
        (asm_operands:SI ("") ("=r") 0 [
                (reg/f:SI 136)
            ]
             [
                (asm_input:SI ("0") 0)
            ] 8548355)) -1 (nil))

(insn 8 6 9 2 arch/arm/kernel/smp.c:459 (set (reg/f:SI 137)
        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10c98e40 __per_cpu_offset>)) 167 {*arm_movsi_insn} (nil))

(insn 9 8 10 2 arch/arm/kernel/smp.c:459 (set (reg:SI 139)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 10 9 11 2 arch/arm/kernel/smp.c:459 (set (reg:SI 138)
        (and:SI (reg:SI 139)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg/f:SI 13 sp)
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 11 10 12 2 arch/arm/kernel/smp.c:459 (set (reg:SI 140 [ <variable>.cpu ])
        (mem/s/j:SI (plus:SI (reg:SI 138)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 12 11 13 2 arch/arm/kernel/smp.c:459 (set (reg:SI 141)
        (mem/s/j:SI (plus:SI (mult:SI (reg:SI 140 [ <variable>.cpu ])
                    (const_int 4 [0x4]))
                (reg/f:SI 137)) [0 __per_cpu_offset S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 13 12 14 2 arch/arm/kernel/smp.c:459 (set (reg/v/f:SI 135 [ evt ])
        (plus:SI (reg/v:SI 134 [ __ptr ])
            (reg:SI 141))) 4 {*arm_addsi3} (nil))

(call_insn 14 13 15 2 arch/arm/kernel/smp.c:460 (parallel [
            (call (mem:SI (symbol_ref:SI ("irq_enter") [flags 0x41] <function_decl 0x11007f80 irq_enter>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(insn 15 14 16 2 arch/arm/kernel/smp.c:461 (set (reg/f:SI 142 [ <variable>.event_handler ])
        (mem/s/f/j:SI (plus:SI (reg/v:SI 134 [ __ptr ])
                (reg:SI 141)) [0 <variable>.event_handler+0 S4 A256])) 167 {*arm_movsi_insn} (nil))

(insn 16 15 17 2 arch/arm/kernel/smp.c:461 (set (reg:SI 0 r0)
        (reg/v/f:SI 135 [ evt ])) 167 {*arm_movsi_insn} (nil))

(call_insn 17 16 18 2 arch/arm/kernel/smp.c:461 (parallel [
            (call (mem:SI (reg/f:SI 142 [ <variable>.event_handler ]) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 244 {*call_reg_armv5} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(call_insn/j 18 17 0 2 arch/arm/kernel/smp.c:462 (parallel [
            (call (mem:SI (symbol_ref:SI ("irq_exit") [flags 0x41] <function_decl 0x11017000 irq_exit>) [0 S4 A32])
                (const_int 0 [0x0]))
            (return)
            (use (const_int 0 [0x0]))
        ]) 258 {*sibcall_insn} (nil)
    (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(19)
4, 8, 12, 16, 17, 21, 22, 56, 57, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

starting the processing of deferred insns
deleting insn with uid = 7.
verify found no changes in insn with uid = 15.
ending the processing of deferred insns

;; Function do_IPI (do_IPI)[0:1431]

;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
;;
;; Loop 1
;;  header 12, latch 12
;;  depth 1, outer 0
;;  nodes: 12
;; 2 succs { 3 4 }
;; 3 succs { 4 }
;; 4 succs { 15 5 6 7 8 9 13 }
;; 5 succs { 16 }
;; 6 succs { 16 }
;; 7 succs { 16 }
;; 8 succs { 16 }
;; 9 succs { 10 11 }
;; 10 succs { 11 }
;; 11 succs { 12 }
;; 12 succs { 12 }
;; 13 succs { 14 16 }
;; 14 succs { 16 }
;; 15 succs { 16 }
;; 16 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 17 n_edges 25 count 28 (  1.6)
df_worklist_dataflow_doublequeue:n_basic_blocks 17 n_edges 25 count 32 (  1.9)
df_worklist_dataflow_doublequeue:n_basic_blocks 17 n_edges 25 count 32 (  1.9)

In insn 20, replacing
 (reg/f:SI 153)
 with (symbol_ref:SI ("__irq_regs") [flags 0xc0] <var_decl 0x11361780 __irq_regs>)
Changes to insn 20 not profitable

In insn 23, replacing
 (reg/f:SI 154)
 with (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10c98e40 __per_cpu_offset>)
Changes to insn 23 not profitable

In insn 39, replacing
 (plus:SI (reg/f:SI 166)
        (reg:SI 170))
 with (plus:SI (reg:SI 170)
        (symbol_ref:SI ("irq_stat") [flags 0xc0] <var_decl 0x10ffef00 irq_stat>))
Changes to insn 39 not recognized
 Setting REG_EQUAL note

In insn 41, replacing
 (reg/f:SI 166)
 with (symbol_ref:SI ("irq_stat") [flags 0xc0] <var_decl 0x10ffef00 irq_stat>)
Changes to insn 41 not profitable

In insn 44, replacing
 (reg:SI 169)
 with (const_int 8 [0x8])
Changes to insn 44 not profitable

In insn 48, replacing
 (mem/s/j:SI (reg/f:SI 172) [0 <variable>.ipi_irqs S4 A32])
 with (mem/s/j:SI (plus:SI (reg:SI 171)
            (const_int 8 [0x8])) [0 <variable>.ipi_irqs S4 A32])
Changed insn 48
deferring rescan insn with uid = 48.
deferring rescan insn with uid = 48.

In insn 50, replacing
 (mem/s/j:SI (reg/f:SI 172) [0 <variable>.ipi_irqs S4 A32])
 with (mem/s/j:SI (plus:SI (reg:SI 171)
            (const_int 8 [0x8])) [0 <variable>.ipi_irqs S4 A32])
Changed insn 50
deferring rescan insn with uid = 50.
deferring rescan insn with uid = 50.

In insn 91, replacing
 (plus:SI (reg/f:SI 185)
        (const_int 4 [0x4]))
 with (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
            (const_int 4 [0x4])))
Changes to insn 91 not profitable

In insn 95, replacing
 (reg/f:SI 187)
 with (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x11655de0>)
Changes to insn 95 not profitable

In insn 99, replacing
 (reg/f:SI 185)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 99 not profitable

In insn 119, replacing
 (plus:SI (reg/f:SI 190)
        (const_int 12 [0xc]))
 with (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
            (const_int 12 [0xc])))
Changes to insn 119 not profitable

In insn 127, replacing
 (mem/v:SI (reg/f:SI 139 [ D.27146 ]) [0 S4 A32])
 with (mem/v:SI (plus:SI (reg/f:SI 191)
            (reg:SI 196)) [0 S4 A32])
Changed insn 127
deferring rescan insn with uid = 127.
deferring rescan insn with uid = 127.

In insn 134, replacing
 (reg/f:SI 190)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 134 not profitable

In insn 135, replacing
 (plus:SI (reg/f:SI 190)
        (const_int 16 [0x10]))
 with (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
            (const_int 16 [0x10])))
Changes to insn 135 not profitable

In insn 139, replacing
 (reg/f:SI 202)
 with (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x115c9f40>)
Changes to insn 139 not profitable

In insn 144, replacing
 (reg/f:SI 190)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 144 not profitable

In insn 148, replacing
 (reg/f:SI 190)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 148 not profitable

In insn 159, replacing
 (reg/f:SI 206)
 with (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x11652b00>)
Changes to insn 159 not profitable

In insn 127, replacing
 (mem/v:SI (plus:SI (reg/f:SI 191)
            (reg:SI 196)) [0 S4 A32])
 with (mem/v:SI (plus:SI (mult:SI (reg:SI 195)
                (const_int 4 [0x4]))
            (reg/f:SI 191)) [0 S4 A32])
Changed insn 127
deferring rescan insn with uid = 127.
deferring rescan insn with uid = 127.


try_optimize_cfg iteration 1

deferring deletion of insn with uid = 169.
deferring deletion of insn with uid = 150.
deferring deletion of insn with uid = 149.
deferring deletion of insn with uid = 148.
deferring deletion of insn with uid = 145.
deferring deletion of insn with uid = 144.
deferring deletion of insn with uid = 134.
deferring deletion of insn with uid = 126.
deferring deletion of insn with uid = 125.
deferring deletion of insn with uid = 117.
deferring deletion of insn with uid = 100.
deferring deletion of insn with uid = 99.
deferring deletion of insn with uid = 47.
deferring deletion of insn with uid = 46.
deferring deletion of insn with uid = 45.
deferring deletion of insn with uid = 44.
deferring deletion of insn with uid = 43.
deferring deletion of insn with uid = 42.
deferring deletion of insn with uid = 41.
deferring deletion of insn with uid = 40.
deferring deletion of insn with uid = 37.
deferring deletion of insn with uid = 33.
deferring deletion of insn with uid = 27.
deferring deletion of insn with uid = 26.
deferring deletion of insn with uid = 25.
deferring deletion of insn with uid = 24.
deferring deletion of insn with uid = 23.
deferring deletion of insn with uid = 22.
deferring deletion of insn with uid = 21.
deferring deletion of insn with uid = 20.
deferring deletion of insn with uid = 17.
deferring deletion of insn with uid = 16.
deferring deletion of insn with uid = 15.
deferring deletion of insn with uid = 13.
deferring deletion of insn with uid = 7.
Deleted 35 trivially dead insns

Number of successful forward propagations: 4



do_IPI

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={31d,11u} r1={26d,6u} r2={22d,1u} r3={21d} r11={1d,16u} r12={21d} r13={1d,42u,4d} r14={21d,1u} r15={20d} r16={20d} r17={20d} r18={20d} r19={20d} r20={20d} r21={20d} r22={20d} r23={20d} r24={27d,4u} r25={1d,16u} r26={1d,15u} r27={20d} r28={20d} r29={20d} r30={20d} r31={20d} r32={20d} r33={20d} r34={20d} r35={20d} r36={20d} r37={20d} r38={20d} r39={20d} r40={20d} r41={20d} r42={20d} r43={20d} r44={20d} r45={20d} r46={20d} r47={20d} r48={20d} r49={20d} r50={20d} r51={20d} r52={20d} r53={20d} r54={20d} r55={20d} r56={20d} r57={20d} r58={20d} r59={20d} r60={20d} r61={20d} r62={20d} r63={20d} r64={20d} r65={20d} r66={20d} r67={20d} r68={20d} r69={20d} r70={20d} r71={20d} r72={20d} r73={20d} r74={20d} r75={20d} r76={20d} r77={20d} r78={20d} r79={20d} r80={20d} r81={20d} r82={20d} r83={20d} r84={20d} r85={20d} r86={20d} r87={20d} r88={20d} r89={20d} r90={20d} r91={20d} r92={20d} r93={20d} r94={20d} r95={20d} r96={20d} r97={20d} r98={20d} r99={20d} r100={20d} r101={20d} r102={20d} r103={20d} r104={20d} r105={20d} r106={20d} r107={20d} r108={20d} r109={20d} r110={20d} r111={20d} r112={20d} r113={20d} r114={20d} r115={20d} r116={20d} r117={20d} r118={20d} r119={20d} r120={20d} r121={20d} r122={20d} r123={20d} r124={20d} r125={20d} r126={20d} r127={20d} r134={1d,1u} r135={1d} r136={1d} r137={1d} r138={1d,1u} r139={1d} r140={1d} r141={1d,3u} r142={1d} r143={1d} r144={1d} r145={1d} r146={1d,1u} r147={1d,15u,1d} r148={1d} r149={1d,3u} r150={1d,2u} r151={1d,3u} r152={1d,3u} r153={1d,2u} r154={1d,2u} r155={1d} r156={1d} r157={1d} r158={1d,3u} r159={1d} r160={1d} r161={1d} r162={1d} r163={1d} r164={1d} r165={1d,3u} r166={1d,2u} r167={1d,2u} r168={1d,2u} r169={1d,1u} r170={1d,2u} r171={1d,4u} r172={1d,1u} r173={1d} r174={1d} r175={1d} r176={1d} r177={1d} r178={1d} r179={1d} r180={1d,1u} r181={1d,1u} r182={1d,2u} r183={1d,1u} r184={1d,1u} r185={1d,2u} r186={1d,3u} r187={1d,1u} r188={1d} r189={1d} r190={1d,5u} r191={1d,5u} r193={2d,1u} r194={1d,1u} r195={1d,2u} r196={1d,1u} r197={1d,1u} r198={1d,1u} r199={1d,1u} r200={1d} r201={1d,3u} r202={1d,1u} r203={1d} r204={1d} r205={1d} r206={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r212={1d,1u} r213={1d,1u} 
;;    total ref usage 2666{2452d,209u,5e} in 94{74 regular + 20 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1240, 1241, 1242, 1243, 1244, 1245, 1246, 1247, 1248, 1249, 1250, 1251, 1252, 1253, 1254, 1255, 1256, 1257, 1258, 1259, 1260, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 1279, 1280, 1281, 1282, 1283, 1284, 1285, 1286, 1287, 1288, 1289, 1290, 1291, 1292, 1293, 1294, 1295, 1296, 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1315, 1316, 1317, 1318, 1319, 1320, 1321, 1322, 1323, 1324, 1325, 1326, 1327, 1328, 1329, 1330, 1331, 1332, 1333, 1334, 1335, 1336, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1412, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515, 1516, 1517, 1518, 1519, 1520, 1521, 1522, 1523, 1524, 1525, 1526, 1527, 1528, 1529, 1530, 1531, 1532, 1533, 1534, 1535, 1536, 1537, 1538, 1539, 1540, 1541, 1542, 1543, 1544, 1545, 1546, 1547, 1548, 1549, 1550, 1551, 1552, 1553, 1554, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 1583, 1584, 1585, 1586, 1587, 1588, 1589, 1590, 1591, 1592, 1593, 1594, 1595, 1596, 1597, 1598, 1599, 1600, 1601, 1602, 1603, 1604, 1605, 1606, 1607, 1608, 1609, 1610, 1611, 1612, 1613, 1614, 1615, 1616, 1617, 1618, 1619, 1620, 1621, 1622, 1623, 1624, 1625, 1626, 1627, 1628, 1629, 1630, 1631, 1632, 1633, 1634, 1635, 1636, 1637, 1638, 1639, 1640, 1641, 1642, 1643, 1644, 1645, 1646, 1647, 1648, 1649, 1650, 1651, 1652, 1653, 1654, 1655, 1656, 1657, 1658, 1659, 1660, 1661, 1662, 1663, 1664, 1665, 1666, 1667, 1668, 1669, 1670, 1671, 1672, 1673, 1674, 1675, 1676, 1677, 1678, 1679, 1680, 1681, 1682, 1683, 1684, 1685, 1686, 1687, 1688, 1689, 1690, 1691, 1692, 1693, 1694, 1695, 1696, 1697, 1698, 1699, 1700, 1701, 1702, 1703, 1704, 1705, 1706, 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714, 1715, 1716, 1717, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1735, 1736, 1737, 1738, 1739, 1740, 1741, 1742, 1743, 1744, 1745, 1746, 1747, 1748, 1749, 1750, 1751, 1752, 1753, 1754, 1755, 1756, 1757, 1758, 1759, 1760, 1761, 1762, 1763, 1764, 1765, 1766, 1767, 1768, 1769, 1770, 1771, 1772, 1773, 1774, 1775, 1776, 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792, 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806, 1807, 1808, 1809, 1810, 1811, 1812, 1813, 1814, 1815, 1816, 1817, 1818, 1819, 1820, 1821, 1822, 1823, 1824, 1825, 1826, 1827, 1828, 1829, 1830, 1831, 1832, 1833, 1834, 1835, 1836, 1837, 1838, 1839, 1840, 1841, 1842, 1843, 1844, 1845, 1846, 1847, 1848, 1849, 1850, 1851, 1852, 1853, 1854, 1855, 1856, 1857, 1858, 1859, 1860, 1861, 1862, 1863, 1864, 1865, 1866, 1867, 1868, 1869, 1870, 1871, 1872, 1873, 1874, 1875, 1876, 1877, 1878, 1879, 1880, 1881, 1882, 1883, 1884, 1885, 1886, 1887, 1888, 1889, 1890, 1891, 1892, 1893, 1894, 1895, 1896, 1897, 1898, 1899, 1900, 1901, 1902, 1903, 1904, 1905, 1906, 1907, 1908, 1909, 1910, 1911, 1912, 1913, 1914, 1915, 1916, 1917, 1918, 1919, 1920, 1921, 1922, 1923, 1924, 1925, 1926, 1927, 1928, 1929, 1930, 1931, 1932, 1933, 1934, 1935, 1936, 1937, 1938, 1939, 1940, 1941, 1942, 1943, 1944, 1945, 1946, 1947, 1948, 1949, 1950, 1951, 1952, 1953, 1954, 1955, 1956, 1957, 1958, 1959, 1960, 1961, 1962, 1963, 1964, 1965, 1966, 1967, 1968, 1969, 1970, 1971, 1972, 1973, 1974, 1975, 1976, 1977, 1978, 1979, 1980, 1981, 1982, 1983, 1984, 1985, 1986, 1987, 1988, 1989, 1990, 1991, 1992, 1993, 1994, 1995, 1996, 1997, 1998, 1999, 2000, 2001, 2002, 2003, 2004, 2005, 2006, 2007, 2008, 2009, 2010, 2011, 2012, 2013, 2014, 2015, 2016, 2017, 2018, 2019, 2020, 2021, 2022, 2023, 2024, 2025, 2026, 2027, 2028, 2029, 2030, 2031, 2032, 2033, 2034, 2035, 2036, 2037, 2038, 2039, 2040, 2041, 2042, 2043, 2044, 2045, 2046, 2047, 2048, 2049, 2050, 2051, 2052, 2053, 2054, 2055, 2056, 2057, 2058, 2059, 2060, 2061, 2062, 2063, 2064, 2065, 2066, 2067, 2068, 2069, 2070, 2071, 2072, 2073, 2074, 2075, 2076, 2077, 2078, 2079, 2080, 2081, 2082, 2083, 2084, 2085, 2086, 2087, 2088, 2089, 2090, 2091, 2092, 2093, 2094, 2095, 2096, 2097, 2098, 2099, 2100, 2101, 2102, 2103, 2104, 2105, 2106, 2107, 2108, 2109, 2110, 2111, 2112, 2113, 2114, 2115, 2116, 2117, 2118, 2119, 2120, 2121, 2122, 2123, 2124, 2125, 2126, 2127, 2128, 2129, 2130, 2131, 2132, 2133, 2134, 2135, 2136, 2137, 2138, 2139, 2140, 2141, 2142, 2143, 2144, 2145, 2146, 2147, 2148, 2149, 2150, 2151, 2152, 2153, 2154, 2155, 2156, 2157, 2158, 2159, 2160, 2161, 2162, 2163, 2164, 2165, 2166, 2167, 2168, 2169, 2170, 2171, 2172, 2173, 2174, 2175, 2176, 2177, 2178, 2179, 2180, 2181, 2182, 2183, 2184, 2185, 2186, 2187, 2188, 2189, 2190, 2191, 2192, 2193, 2194, 2195, 2196, 2197, 2198, 2199, 2200, 2201, 2202, 2203, 2204, 2205, 2206, 2207, 2208, 2209, 2210, 2211, 2212, 2213, 2214, 2215, 2216, 2217, 2218, 2219, 2220, 2221, 2222, 2223, 2224, 2225, 2226, 2227, 2228, 2229, 2230, 2231, 2232, 2233, 2234, 2235, 2236, 2237, 2238, 2239, 2240, 2241, 2242, 2243, 2244, 2245, 2246, 2247, 2248, 2249, 2250, 2251, 2252, 2253, 2254, 2255, 2256, 2257, 2258, 2259, 2260, 2261, 2262, 2263, 2264, 2265, 2266, 2267, 2268, 2269, 2270, 2271, 2272, 2273, 2274, 2275, 2276, 2277, 2278, 2279, 2280, 2281, 2282, 2283, 2284, 2285, 2286, 2287, 2288, 2289, 2290, 2291, 2292, 2293, 2294, 2295, 2296, 2297, 2298, 2299, 2300, 2301, 2302, 2303, 2304, 2305, 2306, 2307, 2308, 2309, 2310, 2311, 2312, 2313, 2314, 2315, 2316, 2317, 2318, 2319, 2320, 2321, 2322, 2323, 2324, 2325, 2326, 2327, 2328, 2329, 2330, 2331, 2332, 2333, 2334, 2335, 2336, 2337, 2338, 2339, 2340, 2341, 2342, 2343, 2344, 2345, 2346, 2347, 2348, 2349, 2350, 2351, 2352, 2353, 2354, 2355, 2356, 2357, 2358, 2359, 2360, 2361, 2362, 2363, 2364, 2365, 2366, 2367, 2368, 2369, 2370, 2371, 2372
0[0,31] 1[31,26] 2[57,22] 3[79,21] 11[100,1] 12[101,21] 13[122,1] 14[123,21] 15[144,20] 16[164,20] 17[184,20] 18[204,20] 19[224,20] 20[244,20] 21[264,20] 22[284,20] 23[304,20] 24[324,27] 25[351,1] 26[352,1] 27[353,20] 28[373,20] 29[393,20] 30[413,20] 31[433,20] 32[453,20] 33[473,20] 34[493,20] 35[513,20] 36[533,20] 37[553,20] 38[573,20] 39[593,20] 40[613,20] 41[633,20] 42[653,20] 43[673,20] 44[693,20] 45[713,20] 46[733,20] 47[753,20] 48[773,20] 49[793,20] 50[813,20] 51[833,20] 52[853,20] 53[873,20] 54[893,20] 55[913,20] 56[933,20] 57[953,20] 58[973,20] 59[993,20] 60[1013,20] 61[1033,20] 62[1053,20] 63[1073,20] 64[1093,20] 65[1113,20] 66[1133,20] 67[1153,20] 68[1173,20] 69[1193,20] 70[1213,20] 71[1233,20] 72[1253,20] 73[1273,20] 74[1293,20] 75[1313,20] 76[1333,20] 77[1353,20] 78[1373,20] 79[1393,20] 80[1413,20] 81[1433,20] 82[1453,20] 83[1473,20] 84[1493,20] 85[1513,20] 86[1533,20] 87[1553,20] 88[1573,20] 89[1593,20] 90[1613,20] 91[1633,20] 92[1653,20] 93[1673,20] 94[1693,20] 95[1713,20] 96[1733,20] 97[1753,20] 98[1773,20] 99[1793,20] 100[1813,20] 101[1833,20] 102[1853,20] 103[1873,20] 104[1893,20] 105[1913,20] 106[1933,20] 107[1953,20] 108[1973,20] 109[1993,20] 110[2013,20] 111[2033,20] 112[2053,20] 113[2073,20] 114[2093,20] 115[2113,20] 116[2133,20] 117[2153,20] 118[2173,20] 119[2193,20] 120[2213,20] 121[2233,20] 122[2253,20] 123[2273,20] 124[2293,20] 125[2313,20] 126[2333,20] 127[2353,20] 134[2373,1] 135[2374,1] 136[2375,1] 137[2376,1] 138[2377,1] 139[2378,1] 140[2379,1] 141[2380,1] 142[2381,1] 143[2382,1] 144[2383,1] 145[2384,1] 146[2385,1] 147[2386,1] 148[2387,1] 149[2388,1] 150[2389,1] 151[2390,1] 152[2391,1] 153[2392,1] 154[2393,1] 155[2394,1] 156[2395,1] 157[2396,1] 158[2397,1] 159[2398,1] 160[2399,1] 161[2400,1] 162[2401,1] 163[2402,1] 164[2403,1] 165[2404,1] 166[2405,1] 167[2406,1] 168[2407,1] 169[2408,1] 170[2409,1] 171[2410,1] 172[2411,1] 173[2412,1] 174[2413,1] 175[2414,1] 176[2415,1] 177[2416,1] 178[2417,1] 179[2418,1] 180[2419,1] 181[2420,1] 182[2421,1] 183[2422,1] 184[2423,1] 185[2424,1] 186[2425,1] 187[2426,1] 188[2427,1] 189[2428,1] 190[2429,1] 191[2430,1] 193[2431,2] 194[2433,1] 195[2434,1] 196[2435,1] 197[2436,1] 198[2437,1] 199[2438,1] 200[2439,1] 201[2440,1] 202[2441,1] 203[2442,1] 204[2443,1] 205[2444,1] 206[2445,1] 208[2446,1] 209[2447,1] 210[2448,1] 211[2449,1] 212[2450,1] 213[2451,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 141 142 143 144 145 146 147 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165
;; live  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 141 142 143 144 145 146 147 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165
;; live  kill	
;; rd  in  	(10)
30, 56, 78, 99, 100, 121, 122, 143, 351, 352
;; rd  gen 	(25)
350, 2380, 2381, 2382, 2383, 2384, 2385, 2386, 2388, 2389, 2390, 2391, 2392, 2393, 2394, 2395, 2396, 2397, 2398, 2399, 2400, 2401, 2402, 2403, 2404
;; rd  kill	(51)
324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 2380, 2381, 2382, 2383, 2384, 2385, 2386, 2388, 2389, 2390, 2391, 2392, 2393, 2394, 2395, 2396, 2397, 2398, 2399, 2400, 2401, 2402, 2403, 2404

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 arch/arm/kernel/smp.c:626 (set (reg/v:SI 149 [ ipinr ])
        (reg:SI 0 r0 [ ipinr ])) 167 {*arm_movsi_insn} (nil))

(insn 3 2 4 2 arch/arm/kernel/smp.c:626 (set (reg/v/f:SI 150 [ regs ])
        (reg:SI 1 r1 [ regs ])) 167 {*arm_movsi_insn} (nil))

(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)

(insn 8 4 9 2 arch/arm/kernel/smp.c:627 (set (reg:SI 152)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 9 8 10 2 arch/arm/kernel/smp.c:627 (set (reg:SI 151)
        (and:SI (reg:SI 152)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg/f:SI 13 sp)
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 10 9 11 2 arch/arm/kernel/smp.c:627 (set (reg/v:SI 147 [ cpu ])
        (mem/s/j:SI (plus:SI (reg:SI 151)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 11 10 12 2 include/asm-generic/irq_regs.h:32 discrim 4 (set (reg/f:SI 153)
        (symbol_ref:SI ("__irq_regs") [flags 0xc0] <var_decl 0x11361780 __irq_regs>)) 167 {*arm_movsi_insn} (nil))

(insn 12 11 14 2 include/asm-generic/irq_regs.h:32 discrim 4 (set (reg/v:SI 141 [ __ptr ])
        (asm_operands:SI ("") ("=r") 0 [
                (reg/f:SI 153)
            ]
             [
                (asm_input:SI ("0") 0)
            ] 8579566)) -1 (nil))

(insn 14 12 18 2 include/asm-generic/irq_regs.h:32 discrim 4 (set (reg/f:SI 154)
        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10c98e40 __per_cpu_offset>)) 167 {*arm_movsi_insn} (nil))

(insn 18 14 19 2 include/asm-generic/irq_regs.h:32 discrim 4 (set (reg:SI 158)
        (mem/s/j:SI (plus:SI (mult:SI (reg/v:SI 147 [ cpu ])
                    (const_int 4 [0x4]))
                (reg/f:SI 154)) [0 __per_cpu_offset S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 19 18 28 2 include/asm-generic/irq_regs.h:32 discrim 4 (set (reg/v/f:SI 146 [ old_regs ])
        (mem/f:SI (plus:SI (reg/v:SI 141 [ __ptr ])
                (reg:SI 158)) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 28 19 29 2 include/asm-generic/irq_regs.h:33 discrim 4 (set (mem/f:SI (plus:SI (reg/v:SI 141 [ __ptr ])
                (reg:SI 158)) [0 S4 A32])
        (reg/v/f:SI 150 [ regs ])) 167 {*arm_movsi_insn} (nil))

(insn 29 28 30 2 arch/arm/kernel/smp.c:630 (set (reg:SI 165)
        (plus:SI (reg/v:SI 149 [ ipinr ])
            (const_int -2 [0xfffffffffffffffe]))) 4 {*arm_addsi3} (nil))

(insn 30 29 31 2 arch/arm/kernel/smp.c:630 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 165)
            (const_int 5 [0x5]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 31 30 32 2 arch/arm/kernel/smp.c:630 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 51)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 149 150 165
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 149 150 165
;; rd  out 	(35)
30, 56, 78, 99, 100, 121, 122, 143, 350, 351, 352, 2380, 2381, 2382, 2383, 2384, 2385, 2386, 2388, 2389, 2390, 2391, 2392, 2393, 2394, 2395, 2396, 2397, 2398, 2399, 2400, 2401, 2402, 2403, 2404


;; Succ edge  3 [50.0%]  (fallthru)
;; Succ edge  4 [50.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u36(11){ }u37(13){ }u38(25){ }u39(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 149 150 165
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 165
;; lr  def 	 148 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 149 150 165
;; live  gen 	 148 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181
;; live  kill	
;; rd  in  	(35)
30, 56, 78, 99, 100, 121, 122, 143, 350, 351, 352, 2380, 2381, 2382, 2383, 2384, 2385, 2386, 2388, 2389, 2390, 2391, 2392, 2393, 2394, 2395, 2396, 2397, 2398, 2399, 2400, 2401, 2402, 2403, 2404
;; rd  gen 	(17)
2387, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 2418, 2419, 2420
;; rd  kill	(17)
2387, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 2418, 2419, 2420

;; Pred edge  2 [50.0%]  (fallthru)
(note 32 31 34 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 34 32 35 3 arch/arm/kernel/smp.c:631 (set (reg/f:SI 166)
        (symbol_ref:SI ("irq_stat") [flags 0xc0] <var_decl 0x10ffef00 irq_stat>)) 167 {*arm_movsi_insn} (nil))

(insn 35 34 36 3 arch/arm/kernel/smp.c:631 (set (reg:SI 167)
        (ashift:SI (reg/v:SI 147 [ cpu ])
            (const_int 3 [0x3]))) 117 {*arm_shiftsi3} (nil))

(insn 36 35 38 3 arch/arm/kernel/smp.c:631 (set (reg:SI 168)
        (plus:SI (reg:SI 167)
            (reg:SI 165))) 4 {*arm_addsi3} (nil))

(insn 38 36 39 3 arch/arm/kernel/smp.c:631 (set (reg:SI 170)
        (ashift:SI (reg:SI 168)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 39 38 48 3 arch/arm/kernel/smp.c:631 (set (reg:SI 171)
        (plus:SI (reg/f:SI 166)
            (reg:SI 170))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (plus:SI (reg:SI 170)
            (symbol_ref:SI ("irq_stat") [flags 0xc0] <var_decl 0x10ffef00 irq_stat>))
        (nil)))

(insn 48 39 49 3 arch/arm/kernel/smp.c:631 (set (reg:SI 180)
        (mem/s/j:SI (plus:SI (reg:SI 171)
                (const_int 8 [0x8])) [0 <variable>.ipi_irqs S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 49 48 50 3 arch/arm/kernel/smp.c:631 (set (reg:SI 181)
        (plus:SI (reg:SI 180)
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 50 49 51 3 arch/arm/kernel/smp.c:631 (set (mem/s/j:SI (plus:SI (reg:SI 171)
                (const_int 8 [0x8])) [0 <variable>.ipi_irqs S4 A32])
        (reg:SI 181)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 149 150
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 149 150
;; rd  out 	(52)
30, 56, 78, 99, 100, 121, 122, 143, 350, 351, 352, 2380, 2381, 2382, 2383, 2384, 2385, 2386, 2387, 2388, 2389, 2390, 2391, 2392, 2393, 2394, 2395, 2396, 2397, 2398, 2399, 2400, 2401, 2402, 2403, 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 2418, 2419, 2420


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u59(11){ }u60(13){ }u61(25){ }u62(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 149 150
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149
;; lr  def 	 24 [cc] 182
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 149 150
;; live  gen 	 182
;; live  kill	 24 [cc]
;; rd  in  	(52)
30, 56, 78, 99, 100, 121, 122, 143, 350, 351, 352, 2380, 2381, 2382, 2383, 2384, 2385, 2386, 2387, 2388, 2389, 2390, 2391, 2392, 2393, 2394, 2395, 2396, 2397, 2398, 2399, 2400, 2401, 2402, 2403, 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 2418, 2419, 2420
;; rd  gen 	(1)
2421
;; rd  kill	(28)
324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 2421

;; Pred edge  2 [50.0%] 
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 51 50 52 4 48 "" [1 uses])

(note 52 51 53 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 53 52 54 4 arch/arm/kernel/smp.c:633 (set (reg:SI 182)
        (plus:SI (reg/v:SI 149 [ ipinr ])
            (const_int -2 [0xfffffffffffffffe]))) 4 {*arm_addsi3} (nil))

(jump_insn 54 53 58 4 arch/arm/kernel/smp.c:633 (parallel [
            (set (pc)
                (if_then_else (leu (reg:SI 182)
                        (const_int 5 [0x5]))
                    (mem:SI (plus:SI (mult:SI (reg:SI 182)
                                (const_int 4 [0x4]))
                            (label_ref 55)) [0 S4 A32])
                    (label_ref 156)))
            (clobber (reg:CC 24 cc))
            (use (label_ref 55))
        ]) 265 {arm_casesi_internal} (insn_list:REG_LABEL_TARGET 156 (nil)))
;; End of basic block 4 -> ( 15 5 6 7 8 9 13)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 149 150
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 149 150
;; rd  out 	(52)
30, 56, 78, 99, 100, 121, 122, 143, 351, 352, 2380, 2381, 2382, 2383, 2384, 2385, 2386, 2387, 2388, 2389, 2390, 2391, 2392, 2393, 2394, 2395, 2396, 2397, 2398, 2399, 2400, 2401, 2402, 2403, 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 2418, 2419, 2420, 2421


;; Succ edge  15 [14.3%] 
;; Succ edge  5 [14.3%] 
;; Succ edge  6 [14.3%] 
;; Succ edge  7 [14.3%] 
;; Succ edge  8 [14.3%] 
;; Succ edge  9 [14.3%] 
;; Succ edge  13 [14.3%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u66(11){ }u67(13){ }u68(25){ }u69(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; live  gen 	
;; live  kill	 14 [lr]
;; rd  in  	(52)
30, 56, 78, 99, 100, 121, 122, 143, 351, 352, 2380, 2381, 2382, 2383, 2384, 2385, 2386, 2387, 2388, 2389, 2390, 2391, 2392, 2393, 2394, 2395, 2396, 2397, 2398, 2399, 2400, 2401, 2402, 2403, 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 2418, 2419, 2420, 2421
;; rd  gen 	(0)

;; rd  kill	(21)
123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143

;; Pred edge  4 [14.3%] 
(code_label 58 54 59 5 50 "" [1 uses])

(note 59 58 60 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(call_insn 60 59 63 5 arch/arm/kernel/smp.c:635 (parallel [
            (call (mem:SI (symbol_ref:SI ("ipi_timer") [flags 0x3] <function_decl 0x1153a600 ipi_timer>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))
;; End of basic block 5 -> ( 16)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; rd  out 	(51)
30, 56, 78, 99, 100, 121, 122, 351, 352, 2380, 2381, 2382, 2383, 2384, 2385, 2386, 2387, 2388, 2389, 2390, 2391, 2392, 2393, 2394, 2395, 2396, 2397, 2398, 2399, 2400, 2401, 2402, 2403, 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 2418, 2419, 2420, 2421


;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 4) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u71(11){ }u72(13){ }u73(25){ }u74(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; live  gen 	
;; live  kill	 14 [lr]
;; rd  in  	(52)
30, 56, 78, 99, 100, 121, 122, 143, 351, 352, 2380, 2381, 2382, 2383, 2384, 2385, 2386, 2387, 2388, 2389, 2390, 2391, 2392, 2393, 2394, 2395, 2396, 2397, 2398, 2399, 2400, 2401, 2402, 2403, 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 2418, 2419, 2420, 2421
;; rd  gen 	(0)

;; rd  kill	(21)
123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143

;; Pred edge  4 [14.3%] 
(code_label 63 60 64 6 51 "" [1 uses])

(note 64 63 65 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(call_insn 65 64 68 6 arch/arm/kernel/smp.c:639 (parallel [
            (call (mem:SI (symbol_ref:SI ("scheduler_ipi") [flags 0x41] <function_decl 0x10fde900 scheduler_ipi>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))
;; End of basic block 6 -> ( 16)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; rd  out 	(51)
30, 56, 78, 99, 100, 121, 122, 351, 352, 2380, 2381, 2382, 2383, 2384, 2385, 2386, 2387, 2388, 2389, 2390, 2391, 2392, 2393, 2394, 2395, 2396, 2397, 2398, 2399, 2400, 2401, 2402, 2403, 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 2418, 2419, 2420, 2421


;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 4) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u76(11){ }u77(13){ }u78(25){ }u79(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; live  gen 	
;; live  kill	 14 [lr]
;; rd  in  	(52)
30, 56, 78, 99, 100, 121, 122, 143, 351, 352, 2380, 2381, 2382, 2383, 2384, 2385, 2386, 2387, 2388, 2389, 2390, 2391, 2392, 2393, 2394, 2395, 2396, 2397, 2398, 2399, 2400, 2401, 2402, 2403, 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 2418, 2419, 2420, 2421
;; rd  gen 	(0)

;; rd  kill	(21)
123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143

;; Pred edge  4 [14.3%] 
(code_label 68 65 69 7 52 "" [1 uses])

(note 69 68 70 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(call_insn 70 69 71 7 arch/arm/kernel/smp.c:643 (parallel [
            (call (mem:SI (symbol_ref:SI ("irq_enter") [flags 0x41] <function_decl 0x11007f80 irq_enter>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(call_insn 71 70 72 7 arch/arm/kernel/smp.c:644 (parallel [
            (call (mem:SI (symbol_ref:SI ("generic_smp_call_function_interrupt") [flags 0x41] <function_decl 0x10c9fd80 generic_smp_call_function_interrupt>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(call_insn 72 71 75 7 arch/arm/kernel/smp.c:645 (parallel [
            (call (mem:SI (symbol_ref:SI ("irq_exit") [flags 0x41] <function_decl 0x11017000 irq_exit>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))
;; End of basic block 7 -> ( 16)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; rd  out 	(51)
30, 56, 78, 99, 100, 121, 122, 351, 352, 2380, 2381, 2382, 2383, 2384, 2385, 2386, 2387, 2388, 2389, 2390, 2391, 2392, 2393, 2394, 2395, 2396, 2397, 2398, 2399, 2400, 2401, 2402, 2403, 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 2418, 2419, 2420, 2421


;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 4) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u83(11){ }u84(13){ }u85(25){ }u86(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; live  gen 	
;; live  kill	 14 [lr]
;; rd  in  	(52)
30, 56, 78, 99, 100, 121, 122, 143, 351, 352, 2380, 2381, 2382, 2383, 2384, 2385, 2386, 2387, 2388, 2389, 2390, 2391, 2392, 2393, 2394, 2395, 2396, 2397, 2398, 2399, 2400, 2401, 2402, 2403, 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 2418, 2419, 2420, 2421
;; rd  gen 	(0)

;; rd  kill	(21)
123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143

;; Pred edge  4 [14.3%] 
(code_label 75 72 76 8 53 "" [1 uses])

(note 76 75 77 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(call_insn 77 76 78 8 arch/arm/kernel/smp.c:649 (parallel [
            (call (mem:SI (symbol_ref:SI ("irq_enter") [flags 0x41] <function_decl 0x11007f80 irq_enter>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(call_insn 78 77 79 8 arch/arm/kernel/smp.c:650 (parallel [
            (call (mem:SI (symbol_ref:SI ("generic_smp_call_function_single_interrupt") [flags 0x41] <function_decl 0x10c9fd00 generic_smp_call_function_single_interrupt>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(call_insn 79 78 82 8 arch/arm/kernel/smp.c:651 (parallel [
            (call (mem:SI (symbol_ref:SI ("irq_exit") [flags 0x41] <function_decl 0x11017000 irq_exit>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))
;; End of basic block 8 -> ( 16)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; rd  out 	(51)
30, 56, 78, 99, 100, 121, 122, 351, 352, 2380, 2381, 2382, 2383, 2384, 2385, 2386, 2387, 2388, 2389, 2390, 2391, 2392, 2393, 2394, 2395, 2396, 2397, 2398, 2399, 2400, 2401, 2402, 2403, 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 2418, 2419, 2420, 2421


;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 4) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u90(11){ }u91(13){ }u92(25){ }u93(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 183 184
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; live  gen 	 24 [cc] 183 184
;; live  kill	 14 [lr]
;; rd  in  	(52)
30, 56, 78, 99, 100, 121, 122, 143, 351, 352, 2380, 2381, 2382, 2383, 2384, 2385, 2386, 2387, 2388, 2389, 2390, 2391, 2392, 2393, 2394, 2395, 2396, 2397, 2398, 2399, 2400, 2401, 2402, 2403, 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 2418, 2419, 2420, 2421
;; rd  gen 	(3)
339, 2422, 2423
;; rd  kill	(50)
123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 2422, 2423

;; Pred edge  4 [14.3%] 
(code_label 82 79 83 9 54 "" [1 uses])

(note 83 82 84 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(call_insn 84 83 85 9 arch/arm/kernel/smp.c:655 (parallel [
            (call (mem:SI (symbol_ref:SI ("irq_enter") [flags 0x41] <function_decl 0x11007f80 irq_enter>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(insn 85 84 86 9 arch/arm/kernel/smp.c:553 (set (reg/f:SI 183)
        (symbol_ref:SI ("system_state") [flags 0xc0] <var_decl 0x10a76d20 system_state>)) 167 {*arm_movsi_insn} (nil))

(insn 86 85 87 9 arch/arm/kernel/smp.c:553 (set (reg:SI 184 [ system_state ])
        (mem/c/i:SI (reg/f:SI 183) [0 system_state+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 87 86 88 9 arch/arm/kernel/smp.c:553 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 184 [ system_state ])
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 88 87 89 9 arch/arm/kernel/smp.c:553 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 103)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 9 -> ( 10 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; rd  out 	(54)
30, 56, 78, 99, 100, 121, 122, 339, 351, 352, 2380, 2381, 2382, 2383, 2384, 2385, 2386, 2387, 2388, 2389, 2390, 2391, 2392, 2393, 2394, 2395, 2396, 2397, 2398, 2399, 2400, 2401, 2402, 2403, 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 2418, 2419, 2420, 2421, 2422, 2423


;; Succ edge  10 [0.0%]  (fallthru)
;; Succ edge  11 [100.0%] 

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u98(11){ }u99(13){ }u100(25){ }u101(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 185 186 187 188 189
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; live  gen 	 0 [r0] 1 [r1] 185 186 187 188 189
;; live  kill	 14 [lr]
;; rd  in  	(54)
30, 56, 78, 99, 100, 121, 122, 339, 351, 352, 2380, 2381, 2382, 2383, 2384, 2385, 2386, 2387, 2388, 2389, 2390, 2391, 2392, 2393, 2394, 2395, 2396, 2397, 2398, 2399, 2400, 2401, 2402, 2403, 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 2418, 2419, 2420, 2421, 2422, 2423
;; rd  gen 	(5)
2424, 2425, 2426, 2427, 2428
;; rd  kill	(26)
123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 2424, 2425, 2426, 2427, 2428

;; Pred edge  9 [0.0%]  (fallthru)
(note 89 88 90 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 90 89 91 10 include/linux/spinlock.h:285 (set (reg/f:SI 185)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 91 90 92 10 include/linux/spinlock.h:285 (set (reg/f:SI 186)
        (plus:SI (reg/f:SI 185)
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 4 [0x4])))
        (nil)))

(insn 92 91 93 10 include/linux/spinlock.h:285 (set (reg:SI 0 r0)
        (reg/f:SI 186)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 4 [0x4])))
        (nil)))

(call_insn 93 92 94 10 include/linux/spinlock.h:285 (parallel [
            (call (mem:SI (symbol_ref:SI ("_raw_spin_lock") [flags 0x41] <function_decl 0x10ad9a80 _raw_spin_lock>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 94 93 95 10 arch/arm/kernel/smp.c:556 (set (reg/f:SI 187)
        (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x11655de0>)) 167 {*arm_movsi_insn} (nil))

(insn 95 94 96 10 arch/arm/kernel/smp.c:556 (set (reg:SI 0 r0)
        (reg/f:SI 187)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x11655de0>)
        (nil)))

(insn 96 95 97 10 arch/arm/kernel/smp.c:556 (set (reg:SI 1 r1)
        (reg/v:SI 147 [ cpu ])) 167 {*arm_movsi_insn} (nil))

(call_insn 97 96 98 10 arch/arm/kernel/smp.c:556 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(call_insn 98 97 101 10 arch/arm/kernel/smp.c:557 (parallel [
            (call (mem:SI (symbol_ref:SI ("dump_stack") [flags 0x41] <function_decl 0x10a57d80 dump_stack>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(insn 101 98 102 10 include/linux/spinlock.h:325 (set (reg:SI 0 r0)
        (reg/f:SI 186)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 4 [0x4])))
        (nil)))

(call_insn 102 101 103 10 include/linux/spinlock.h:325 (parallel [
            (call (mem:SI (symbol_ref:SI ("_raw_spin_unlock") [flags 0x41] <function_decl 0x10ad9f00 _raw_spin_unlock>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 10 -> ( 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; rd  out 	(59)
30, 56, 78, 99, 100, 121, 122, 339, 351, 352, 2380, 2381, 2382, 2383, 2384, 2385, 2386, 2387, 2388, 2389, 2390, 2391, 2392, 2393, 2394, 2395, 2396, 2397, 2398, 2399, 2400, 2401, 2402, 2403, 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 2418, 2419, 2420, 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428


;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 9 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u117(11){ }u118(13){ }u119(25){ }u120(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr] 24 [cc]
;; rd  in  	(59)
30, 56, 78, 99, 100, 121, 122, 339, 351, 352, 2380, 2381, 2382, 2383, 2384, 2385, 2386, 2387, 2388, 2389, 2390, 2391, 2392, 2393, 2394, 2395, 2396, 2397, 2398, 2399, 2400, 2401, 2402, 2403, 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 2418, 2419, 2420, 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428
;; rd  gen 	(0)

;; rd  kill	(48)
123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350

;; Pred edge  9 [100.0%] 
;; Pred edge  10 [100.0%]  (fallthru)
(code_label 103 102 104 11 58 "" [1 uses])

(note 104 103 105 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 105 104 106 11 arch/arm/kernel/smp.c:561 (set (reg:SI 0 r0)
        (reg/v:SI 147 [ cpu ])) 167 {*arm_movsi_insn} (nil))

(insn 106 105 107 11 arch/arm/kernel/smp.c:561 (set (reg:SI 1 r1)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(call_insn 107 106 108 11 arch/arm/kernel/smp.c:561 (parallel [
            (call (mem:SI (symbol_ref:SI ("set_cpu_online") [flags 0x41] <function_decl 0x10c85600 set_cpu_online>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 108 107 109 11 arch/arm/kernel/smp.c:563 (parallel [
            (asm_operands/v ("cpsid f	@ __clf") ("") 0 []
                 [] 8561633)
            (clobber (reg:QI 24 cc))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(insn 109 108 112 11 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/irqflags.h:35 (parallel [
            (asm_operands/v ("	cpsid i			@ arch_local_irq_disable") ("") 0 []
                 [] 1105528)
            (clobber (reg:QI 24 cc))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))
;; End of basic block 11 -> ( 12)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(58)
30, 56, 78, 99, 100, 121, 122, 351, 352, 2380, 2381, 2382, 2383, 2384, 2385, 2386, 2387, 2388, 2389, 2390, 2391, 2392, 2393, 2394, 2395, 2396, 2397, 2398, 2399, 2400, 2401, 2402, 2403, 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 2418, 2419, 2420, 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 11 12) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u125(11){ }u126(13){ }u127(25){ }u128(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(58)
30, 56, 78, 99, 100, 121, 122, 351, 352, 2380, 2381, 2382, 2383, 2384, 2385, 2386, 2387, 2388, 2389, 2390, 2391, 2392, 2393, 2394, 2395, 2396, 2397, 2398, 2399, 2400, 2401, 2402, 2403, 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 2418, 2419, 2420, 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428
;; rd  gen 	(0)

;; rd  kill	(0)


;; Pred edge  11 [100.0%]  (fallthru)
;; Pred edge  12 [100.0%]  (fallthru)
(code_label 112 109 110 12 59 "" [0 uses])

(note 110 112 111 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 111 110 115 12 arch/arm/kernel/smp.c:567 discrim 1 (parallel [
            (asm_operands/v ("dmb") ("") 0 []
                 [] 8579562)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))
;; End of basic block 12 -> ( 12)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(58)
30, 56, 78, 99, 100, 121, 122, 351, 352, 2380, 2381, 2382, 2383, 2384, 2385, 2386, 2387, 2388, 2389, 2390, 2391, 2392, 2393, 2394, 2395, 2396, 2397, 2398, 2399, 2400, 2401, 2402, 2403, 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 2418, 2419, 2420, 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 4) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u129(11){ }u130(13){ }u131(25){ }u132(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 150
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  def 	 24 [cc] 136 138 139 190 191 193 194 195 196 197 198 199
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 150
;; live  gen 	 24 [cc] 136 138 139 190 191 193 194 195 196 197 198 199
;; live  kill	
;; rd  in  	(52)
30, 56, 78, 99, 100, 121, 122, 143, 351, 352, 2380, 2381, 2382, 2383, 2384, 2385, 2386, 2387, 2388, 2389, 2390, 2391, 2392, 2393, 2394, 2395, 2396, 2397, 2398, 2399, 2400, 2401, 2402, 2403, 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 2418, 2419, 2420, 2421
;; rd  gen 	(13)
331, 2375, 2377, 2378, 2429, 2430, 2431, 2433, 2434, 2435, 2436, 2437, 2438
;; rd  kill	(40)
324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 2375, 2377, 2378, 2429, 2430, 2431, 2432, 2433, 2434, 2435, 2436, 2437, 2438

;; Pred edge  4 [14.3%] 
(code_label 115 111 116 13 55 "" [1 uses])

(note 116 115 118 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 118 116 119 13 include/asm-generic/bitops/non-atomic.h:105 (set (reg/f:SI 190)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 119 118 120 13 include/asm-generic/bitops/non-atomic.h:105 (set (reg/f:SI 191)
        (plus:SI (reg/f:SI 190)
            (const_int 12 [0xc]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 12 [0xc])))
        (nil)))

(insn 120 119 121 13 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 193 [ cpu.442 ])
        (reg/v:SI 147 [ cpu ])) 167 {*arm_movsi_insn} (nil))

(insn 121 120 122 13 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 194)
        (plus:SI (reg/v:SI 147 [ cpu ])
            (const_int 31 [0x1f]))) 4 {*arm_addsi3} (nil))

(insn 122 121 123 13 include/asm-generic/bitops/non-atomic.h:105 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 147 [ cpu ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 123 122 124 13 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 193 [ cpu.442 ])
        (if_then_else:SI (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (reg:SI 194)
            (reg/v:SI 147 [ cpu ]))) 240 {*movsicc_insn} (nil))

(insn 124 123 127 13 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 195)
        (ashiftrt:SI (reg:SI 193 [ cpu.442 ])
            (const_int 5 [0x5]))) 117 {*arm_shiftsi3} (expr_list:REG_EQUAL (div:SI (reg/v:SI 147 [ cpu ])
            (const_int 32 [0x20]))
        (nil)))

(insn 127 124 128 13 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 138 [ D.27147 ])
        (mem/v:SI (plus:SI (mult:SI (reg:SI 195)
                    (const_int 4 [0x4]))
                (reg/f:SI 191)) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 128 127 129 13 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 197)
        (and:SI (reg/v:SI 147 [ cpu ])
            (const_int 31 [0x1f]))) 67 {*arm_andsi3_insn} (nil))

(insn 129 128 130 13 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 198)
        (lshiftrt:SI (reg:SI 138 [ D.27147 ])
            (reg:SI 197))) 117 {*arm_shiftsi3} (nil))

(insn 130 129 131 13 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 199)
        (and:SI (reg:SI 198)
            (const_int 1 [0x1]))) 67 {*arm_andsi3_insn} (nil))

(insn 131 130 132 13 include/asm-generic/bitops/non-atomic.h:105 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 199)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 132 131 133 13 include/asm-generic/bitops/non-atomic.h:105 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 163)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 13 -> ( 14 16)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 150 190 191
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 150 190 191
;; rd  out 	(65)
30, 56, 78, 99, 100, 121, 122, 143, 331, 351, 352, 2375, 2377, 2378, 2380, 2381, 2382, 2383, 2384, 2385, 2386, 2387, 2388, 2389, 2390, 2391, 2392, 2393, 2394, 2395, 2396, 2397, 2398, 2399, 2400, 2401, 2402, 2403, 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 2418, 2419, 2420, 2421, 2429, 2430, 2431, 2433, 2434, 2435, 2436, 2437, 2438


;; Succ edge  14 [0.0%]  (fallthru)
;; Succ edge  16 [100.0%] 

;; Start of basic block ( 13) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u153(11){ }u154(13){ }u155(25){ }u156(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147 150 190 191
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 150 190 191
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 137 140 200 201 202 203 204 205
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147 150 190 191
;; live  gen 	 0 [r0] 1 [r1] 137 140 200 201 202 203 204 205
;; live  kill	 14 [lr]
;; rd  in  	(65)
30, 56, 78, 99, 100, 121, 122, 143, 331, 351, 352, 2375, 2377, 2378, 2380, 2381, 2382, 2383, 2384, 2385, 2386, 2387, 2388, 2389, 2390, 2391, 2392, 2393, 2394, 2395, 2396, 2397, 2398, 2399, 2400, 2401, 2402, 2403, 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 2418, 2419, 2420, 2421, 2429, 2430, 2431, 2433, 2434, 2435, 2436, 2437, 2438
;; rd  gen 	(8)
2376, 2379, 2439, 2440, 2441, 2442, 2443, 2444
;; rd  kill	(29)
123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 2376, 2379, 2439, 2440, 2441, 2442, 2443, 2444

;; Pred edge  13 [0.0%]  (fallthru)
(note 133 132 135 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 135 133 136 14 arch/arm/kernel/smp.c:614 (set (reg/f:SI 201)
        (plus:SI (reg/f:SI 190)
            (const_int 16 [0x10]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 16 [0x10])))
        (nil)))

(insn 136 135 137 14 arch/arm/kernel/smp.c:614 (set (reg:SI 0 r0)
        (reg/f:SI 201)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 16 [0x10])))
        (nil)))

(call_insn 137 136 138 14 arch/arm/kernel/smp.c:614 (parallel [
            (call (mem:SI (symbol_ref:SI ("_raw_spin_lock") [flags 0x41] <function_decl 0x10ad9a80 _raw_spin_lock>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 138 137 139 14 arch/arm/kernel/smp.c:615 (set (reg/f:SI 202)
        (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x115c9f40>)) 167 {*arm_movsi_insn} (nil))

(insn 139 138 140 14 arch/arm/kernel/smp.c:615 (set (reg:SI 0 r0)
        (reg/f:SI 202)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x115c9f40>)
        (nil)))

(insn 140 139 141 14 arch/arm/kernel/smp.c:615 (set (reg:SI 1 r1)
        (reg/v:SI 147 [ cpu ])) 167 {*arm_movsi_insn} (nil))

(call_insn 141 140 142 14 arch/arm/kernel/smp.c:615 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 142 141 143 14 arch/arm/kernel/smp.c:616 (set (reg:SI 0 r0)
        (reg/v/f:SI 150 [ regs ])) 167 {*arm_movsi_insn} (nil))

(call_insn 143 142 146 14 arch/arm/kernel/smp.c:616 (parallel [
            (call (mem:SI (symbol_ref:SI ("show_regs") [flags 0x41] <function_decl 0x10f44a80 show_regs>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 146 143 147 14 arch/arm/kernel/smp.c:617 (set (reg:SI 0 r0)
        (reg/f:SI 201)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 16 [0x10])))
        (nil)))

(call_insn 147 146 151 14 arch/arm/kernel/smp.c:617 (parallel [
            (call (mem:SI (symbol_ref:SI ("_raw_spin_unlock") [flags 0x41] <function_decl 0x10ad9f00 _raw_spin_unlock>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 151 147 152 14 include/linux/cpumask.h:848 (set (reg:SI 0 r0)
        (reg/v:SI 147 [ cpu ])) 167 {*arm_movsi_insn} (nil))

(insn 152 151 153 14 include/linux/cpumask.h:848 (set (reg:SI 1 r1)
        (reg/f:SI 191)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 12 [0xc])))
        (nil)))

(call_insn 153 152 156 14 include/linux/cpumask.h:848 (parallel [
            (call (mem:SI (symbol_ref:SI ("_clear_bit") [flags 0x41] <function_decl 0x109c0580 _clear_bit>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 14 -> ( 16)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; rd  out 	(72)
30, 56, 78, 99, 100, 121, 122, 331, 351, 352, 2375, 2376, 2377, 2378, 2379, 2380, 2381, 2382, 2383, 2384, 2385, 2386, 2387, 2388, 2389, 2390, 2391, 2392, 2393, 2394, 2395, 2396, 2397, 2398, 2399, 2400, 2401, 2402, 2403, 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 2418, 2419, 2420, 2421, 2429, 2430, 2431, 2433, 2434, 2435, 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444


;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 4) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u183(11){ }u184(13){ }u185(25){ }u186(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147 149
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 149
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 206
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147 149
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 206
;; live  kill	 14 [lr]
;; rd  in  	(52)
30, 56, 78, 99, 100, 121, 122, 143, 351, 352, 2380, 2381, 2382, 2383, 2384, 2385, 2386, 2387, 2388, 2389, 2390, 2391, 2392, 2393, 2394, 2395, 2396, 2397, 2398, 2399, 2400, 2401, 2402, 2403, 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 2418, 2419, 2420, 2421
;; rd  gen 	(2)
3, 2445
;; rd  kill	(53)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 2445

;; Pred edge  4 [14.3%] 
(code_label 156 153 157 15 49 "" [1 uses])

(note 157 156 158 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 158 157 159 15 arch/arm/kernel/smp.c:665 (set (reg/f:SI 206)
        (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x11652b00>)) 167 {*arm_movsi_insn} (nil))

(insn 159 158 160 15 arch/arm/kernel/smp.c:665 (set (reg:SI 0 r0)
        (reg/f:SI 206)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x11652b00>)
        (nil)))

(insn 160 159 161 15 arch/arm/kernel/smp.c:665 (set (reg:SI 1 r1)
        (reg/v:SI 147 [ cpu ])) 167 {*arm_movsi_insn} (nil))

(insn 161 160 162 15 arch/arm/kernel/smp.c:665 (set (reg:SI 2 r2)
        (reg/v:SI 149 [ ipinr ])) 167 {*arm_movsi_insn} (nil))

(call_insn 162 161 163 15 arch/arm/kernel/smp.c:665 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))
;; End of basic block 15 -> ( 16)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; rd  out 	(52)
3, 56, 78, 99, 100, 121, 122, 351, 352, 2380, 2381, 2382, 2383, 2384, 2385, 2386, 2387, 2388, 2389, 2390, 2391, 2392, 2393, 2394, 2395, 2396, 2397, 2398, 2399, 2400, 2401, 2402, 2403, 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 2418, 2419, 2420, 2421, 2445


;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 6 5 14 13 15 8 7) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u194(11){ }u195(13){ }u196(25){ }u197(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  def 	 134 135 208 209 210 211 212 213
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146
;; live  gen 	 134 135 208 209 210 211 212 213
;; live  kill	
;; rd  in  	(75)
3, 30, 56, 78, 99, 100, 121, 122, 143, 331, 351, 352, 2375, 2376, 2377, 2378, 2379, 2380, 2381, 2382, 2383, 2384, 2385, 2386, 2387, 2388, 2389, 2390, 2391, 2392, 2393, 2394, 2395, 2396, 2397, 2398, 2399, 2400, 2401, 2402, 2403, 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 2418, 2419, 2420, 2421, 2429, 2430, 2431, 2433, 2434, 2435, 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445
;; rd  gen 	(8)
2373, 2374, 2446, 2447, 2448, 2449, 2450, 2451
;; rd  kill	(8)
2373, 2374, 2446, 2447, 2448, 2449, 2450, 2451

;; Pred edge  6 [100.0%]  (fallthru)
;; Pred edge  5 [100.0%]  (fallthru)
;; Pred edge  14 [100.0%]  (fallthru)
;; Pred edge  13 [100.0%] 
;; Pred edge  15 [100.0%]  (fallthru)
;; Pred edge  8 [100.0%]  (fallthru)
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 163 162 164 16 57 "" [1 uses])

(note 164 163 167 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 167 164 168 16 include/asm-generic/irq_regs.h:33 discrim 4 (set (reg/f:SI 208)
        (symbol_ref:SI ("__irq_regs") [flags 0xc0] <var_decl 0x11361780 __irq_regs>)) 167 {*arm_movsi_insn} (nil))

(insn 168 167 170 16 include/asm-generic/irq_regs.h:33 discrim 4 (set (reg/v:SI 134 [ __ptr ])
        (asm_operands:SI ("") ("=r") 0 [
                (reg/f:SI 208)
            ]
             [
                (asm_input:SI ("0") 0)
            ] 8579572)) -1 (nil))

(insn 170 168 171 16 include/asm-generic/irq_regs.h:33 discrim 4 (set (reg/f:SI 209)
        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10c98e40 __per_cpu_offset>)) 167 {*arm_movsi_insn} (nil))

(insn 171 170 172 16 include/asm-generic/irq_regs.h:33 discrim 4 (set (reg:SI 211)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 172 171 173 16 include/asm-generic/irq_regs.h:33 discrim 4 (set (reg:SI 210)
        (and:SI (reg:SI 211)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg/f:SI 13 sp)
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 173 172 174 16 include/asm-generic/irq_regs.h:33 discrim 4 (set (reg:SI 212 [ <variable>.cpu ])
        (mem/s/j:SI (plus:SI (reg:SI 210)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 174 173 175 16 include/asm-generic/irq_regs.h:33 discrim 4 (set (reg:SI 213)
        (mem/s/j:SI (plus:SI (mult:SI (reg:SI 212 [ <variable>.cpu ])
                    (const_int 4 [0x4]))
                (reg/f:SI 209)) [0 __per_cpu_offset S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 175 174 0 16 include/asm-generic/irq_regs.h:33 discrim 4 (set (mem/f:SI (plus:SI (reg/v:SI 134 [ __ptr ])
                (reg:SI 213)) [0 S4 A32])
        (reg/v/f:SI 146 [ old_regs ])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 16 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(83)
3, 30, 56, 78, 99, 100, 121, 122, 143, 331, 351, 352, 2373, 2374, 2375, 2376, 2377, 2378, 2379, 2380, 2381, 2382, 2383, 2384, 2385, 2386, 2387, 2388, 2389, 2390, 2391, 2392, 2393, 2394, 2395, 2396, 2397, 2398, 2399, 2400, 2401, 2402, 2403, 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 2418, 2419, 2420, 2421, 2429, 2430, 2431, 2433, 2434, 2435, 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 7.
deleting insn with uid = 13.
deleting insn with uid = 15.
deleting insn with uid = 16.
deleting insn with uid = 17.
deleting insn with uid = 20.
deleting insn with uid = 21.
deleting insn with uid = 22.
deleting insn with uid = 23.
deleting insn with uid = 24.
deleting insn with uid = 25.
deleting insn with uid = 26.
deleting insn with uid = 27.
deleting insn with uid = 33.
deleting insn with uid = 37.
deleting insn with uid = 40.
deleting insn with uid = 41.
deleting insn with uid = 42.
deleting insn with uid = 43.
deleting insn with uid = 44.
deleting insn with uid = 45.
deleting insn with uid = 46.
deleting insn with uid = 47.
deleting insn with uid = 99.
deleting insn with uid = 100.
deleting insn with uid = 117.
deleting insn with uid = 125.
deleting insn with uid = 126.
deleting insn with uid = 134.
deleting insn with uid = 144.
deleting insn with uid = 145.
deleting insn with uid = 148.
deleting insn with uid = 149.
deleting insn with uid = 150.
deleting insn with uid = 169.
verify found no changes in insn with uid = 48.
verify found no changes in insn with uid = 50.
rescanning insn with uid = 127.
deleting insn with uid = 127.
ending the processing of deferred insns

;; Function smp_send_all_cpu_backtrace (smp_send_all_cpu_backtrace)[0:1429]

;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7
;;
;; Loop 1
;;  header 4, latch 5
;;  depth 1, outer 0
;;  nodes: 4 5
;; 2 succs { 7 3 }
;; 3 succs { 4 }
;; 4 succs { 6 5 }
;; 5 succs { 4 6 }
;; 6 succs { 7 }
;; 7 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 8 n_edges 10 count 13 (  1.6)
df_worklist_dataflow_doublequeue:n_basic_blocks 8 n_edges 10 count 16 (    2)
df_worklist_dataflow_doublequeue:n_basic_blocks 8 n_edges 10 count 16 (    2)

In insn 10, replacing
 (plus:SI (reg/f:SI 142)
        (const_int 24 [0x18]))
 with (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
            (const_int 24 [0x18])))
Changes to insn 10 not profitable

In insn 18, replacing
 (reg/f:SI 142)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 18 not profitable

In insn 23, replacing
 (reg/f:SI 142)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 23 not profitable

In insn 24, replacing
 (plus:SI (reg/f:SI 142)
        (const_int 12 [0xc]))
 with (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
            (const_int 12 [0xc])))
Changes to insn 24 not profitable

In insn 30, replacing
 (reg/f:SI 148)
 with (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x115d6900>)
Changes to insn 30 not profitable

In insn 35, replacing
 (reg/f:SI 149)
 with (symbol_ref/v/f:SI ("*.LC5") [flags 0x82] <string_cst 0x11667c00>)
Changes to insn 35 not profitable

In insn 37, replacing
 (reg/f:SI 142)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 37 not profitable

In insn 38, replacing
 (reg/f:SI 142)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 38 not profitable

In insn 57, replacing
 (compare:CC (reg/v:SI 135 [ i ])
        (reg:SI 157))
 with (compare:CC (reg/v:SI 135 [ i ])
        (const_int 10000 [0x2710]))
Changes to insn 57 not recognized
 Setting REG_EQUAL note


try_optimize_cfg iteration 1

deferring deletion of insn with uid = 39.
deferring deletion of insn with uid = 38.
deferring deletion of insn with uid = 37.
deferring deletion of insn with uid = 25.
deferring deletion of insn with uid = 23.
deferring deletion of insn with uid = 18.
deferring deletion of insn with uid = 5.
Deleted 7 trivially dead insns

Number of successful forward propagations: 0



smp_send_all_cpu_backtrace

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={16d,8u} r1={14d,5u} r2={9d} r3={9d} r11={1d,7u} r12={9d} r13={1d,17u,1d} r14={9d,1u} r15={8d} r16={8d} r17={8d} r18={8d} r19={8d} r20={8d} r21={8d} r22={8d} r23={8d} r24={11d,3u} r25={1d,7u} r26={1d,6u} r27={8d} r28={8d} r29={8d} r30={8d} r31={8d} r32={8d} r33={8d} r34={8d} r35={8d} r36={8d} r37={8d} r38={8d} r39={8d} r40={8d} r41={8d} r42={8d} r43={8d} r44={8d} r45={8d} r46={8d} r47={8d} r48={8d} r49={8d} r50={8d} r51={8d} r52={8d} r53={8d} r54={8d} r55={8d} r56={8d} r57={8d} r58={8d} r59={8d} r60={8d} r61={8d} r62={8d} r63={8d} r64={8d} r65={8d} r66={8d} r67={8d} r68={8d} r69={8d} r70={8d} r71={8d} r72={8d} r73={8d} r74={8d} r75={8d} r76={8d} r77={8d} r78={8d} r79={8d} r80={8d} r81={8d} r82={8d} r83={8d} r84={8d} r85={8d} r86={8d} r87={8d} r88={8d} r89={8d} r90={8d} r91={8d} r92={8d} r93={8d} r94={8d} r95={8d} r96={8d} r97={8d} r98={8d} r99={8d} r100={8d} r101={8d} r102={8d} r103={8d} r104={8d} r105={8d} r106={8d} r107={8d} r108={8d} r109={8d} r110={8d} r111={8d} r112={8d} r113={8d} r114={8d} r115={8d} r116={8d} r117={8d} r118={8d} r119={8d} r120={8d} r121={8d} r122={8d} r123={8d} r124={8d} r125={8d} r126={8d} r127={8d} r133={1d} r134={1d} r135={2d,2u} r136={1d,2u} r137={1d,4u} r138={1d,2u} r139={1d,2u} r140={1d,1u} r141={1d,1u} r142={1d,8u} r143={1d} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d} r148={1d,1u} r149={1d,1u} r150={1d} r151={1d} r152={1d} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} 
;;    total ref usage 1074{987d,86u,1e} in 47{39 regular + 8 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 49, 50, 51, 52, 53, 54, 55, 56, 57, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960
0[0,16] 1[16,14] 2[30,9] 3[39,9] 11[48,1] 12[49,9] 13[58,1] 14[59,9] 15[68,8] 16[76,8] 17[84,8] 18[92,8] 19[100,8] 20[108,8] 21[116,8] 22[124,8] 23[132,8] 24[140,11] 25[151,1] 26[152,1] 27[153,8] 28[161,8] 29[169,8] 30[177,8] 31[185,8] 32[193,8] 33[201,8] 34[209,8] 35[217,8] 36[225,8] 37[233,8] 38[241,8] 39[249,8] 40[257,8] 41[265,8] 42[273,8] 43[281,8] 44[289,8] 45[297,8] 46[305,8] 47[313,8] 48[321,8] 49[329,8] 50[337,8] 51[345,8] 52[353,8] 53[361,8] 54[369,8] 55[377,8] 56[385,8] 57[393,8] 58[401,8] 59[409,8] 60[417,8] 61[425,8] 62[433,8] 63[441,8] 64[449,8] 65[457,8] 66[465,8] 67[473,8] 68[481,8] 69[489,8] 70[497,8] 71[505,8] 72[513,8] 73[521,8] 74[529,8] 75[537,8] 76[545,8] 77[553,8] 78[561,8] 79[569,8] 80[577,8] 81[585,8] 82[593,8] 83[601,8] 84[609,8] 85[617,8] 86[625,8] 87[633,8] 88[641,8] 89[649,8] 90[657,8] 91[665,8] 92[673,8] 93[681,8] 94[689,8] 95[697,8] 96[705,8] 97[713,8] 98[721,8] 99[729,8] 100[737,8] 101[745,8] 102[753,8] 103[761,8] 104[769,8] 105[777,8] 106[785,8] 107[793,8] 108[801,8] 109[809,8] 110[817,8] 111[825,8] 112[833,8] 113[841,8] 114[849,8] 115[857,8] 116[865,8] 117[873,8] 118[881,8] 119[889,8] 120[897,8] 121[905,8] 122[913,8] 123[921,8] 124[929,8] 125[937,8] 126[945,8] 127[953,8] 133[961,1] 134[962,1] 135[963,2] 136[965,1] 137[966,1] 138[967,1] 139[968,1] 140[969,1] 141[970,1] 142[971,1] 143[972,1] 144[973,1] 145[974,1] 146[975,1] 147[976,1] 148[977,1] 149[978,1] 150[979,1] 151[980,1] 152[981,1] 153[982,1] 154[983,1] 155[984,1] 156[985,1] 157[986,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134 136 138 139 140 141 142
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 134 136 138 139 140 141 142
;; live  kill	 14 [lr]
;; rd  in  	(10)
15, 29, 38, 47, 48, 57, 58, 67, 151, 152
;; rd  gen 	(9)
13, 149, 962, 965, 967, 968, 969, 970, 971
;; rd  kill	(43)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 59, 60, 61, 62, 63, 64, 65, 66, 67, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 962, 965, 967, 968, 969, 970, 971

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 2 7 2 arch/arm/kernel/smp.c:578 (set (reg:SI 141)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 7 6 8 2 arch/arm/kernel/smp.c:578 (set (reg:SI 140)
        (and:SI (reg:SI 141)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg/f:SI 13 sp)
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 8 7 9 2 arch/arm/kernel/smp.c:578 (set (reg/v:SI 136 [ this_cpu ])
        (mem/s/j:SI (plus:SI (reg:SI 140)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 9 8 10 2 arch/arm/kernel/smp.c:581 (set (reg/f:SI 142)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 arch/arm/kernel/smp.c:581 (set (reg/f:SI 139 [ backtrace_flag.437 ])
        (plus:SI (reg/f:SI 142)
            (const_int 24 [0x18]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 24 [0x18])))
        (nil)))

(insn 11 10 12 2 arch/arm/kernel/smp.c:581 (set (reg:SI 0 r0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 12 11 13 2 arch/arm/kernel/smp.c:581 (set (reg:SI 1 r1)
        (reg/f:SI 139 [ backtrace_flag.437 ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 24 [0x18])))
        (nil)))

(call_insn 13 12 14 2 arch/arm/kernel/smp.c:581 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("_test_and_set_bit") [flags 0x41] <function_decl 0x109c0680 _test_and_set_bit>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 14 13 15 2 arch/arm/kernel/smp.c:581 (set (reg:SI 138 [ D.26315 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 15 14 16 2 arch/arm/kernel/smp.c:581 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 138 [ D.26315 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 16 15 17 2 arch/arm/kernel/smp.c:581 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 70)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 2 -> ( 7 3)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 138 139 142
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 138 139 142
;; rd  out 	(17)
13, 29, 38, 47, 48, 57, 58, 149, 151, 152, 962, 965, 967, 968, 969, 970, 971


;; Succ edge  7 [100.0%] 
;; Succ edge  3 [0.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u17(11){ }u18(13){ }u19(25){ }u20(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 138 139 142
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 138 142
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 135 137 143 144 145 146 147 148 149 150 151 152 153
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 138 139 142
;; live  gen 	 0 [r0] 1 [r1] 133 135 137 143 144 145 146 147 148 149 150 151 152 153
;; live  kill	 14 [lr]
;; rd  in  	(17)
13, 29, 38, 47, 48, 57, 58, 149, 151, 152, 962, 965, 967, 968, 969, 970, 971
;; rd  gen 	(14)
961, 963, 966, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982
;; rd  kill	(24)
59, 60, 61, 62, 63, 64, 65, 66, 67, 961, 963, 964, 966, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982

;; Pred edge  2 [0.0%]  (fallthru)
(note 17 16 19 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 19 17 20 3 include/linux/bitmap.h:183 (set (reg/f:SI 145)
        (symbol_ref:SI ("cpu_online_mask") [flags 0xc0] <var_decl 0x10c5bf60 cpu_online_mask>)) 167 {*arm_movsi_insn} (nil))

(insn 20 19 21 3 include/linux/bitmap.h:183 (set (reg/f:SI 144 [ cpu_online_mask ])
        (mem/u/f/c/i:SI (reg/f:SI 145) [0 cpu_online_mask+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 21 20 22 3 include/linux/bitmap.h:183 (set (reg:SI 146 [ <variable>.bits ])
        (mem/s/j:SI (reg/f:SI 144 [ cpu_online_mask ]) [0 <variable>.bits+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 22 21 24 3 include/linux/bitmap.h:183 (set (mem/s/j:SI (plus:SI (reg/f:SI 142)
                (const_int 12 [0xc])) [0 backtrace_mask.bits+0 S4 A32])
        (reg:SI 146 [ <variable>.bits ])) 167 {*arm_movsi_insn} (nil))

(insn 24 22 26 3 arch/arm/kernel/smp.c:589 (set (reg/f:SI 137 [ backtrace_mask.440 ])
        (plus:SI (reg/f:SI 142)
            (const_int 12 [0xc]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 12 [0xc])))
        (nil)))

(insn 26 24 27 3 include/linux/cpumask.h:848 (set (reg:SI 0 r0)
        (reg/v:SI 136 [ this_cpu ])) 167 {*arm_movsi_insn} (nil))

(insn 27 26 28 3 include/linux/cpumask.h:848 (set (reg:SI 1 r1)
        (reg/f:SI 137 [ backtrace_mask.440 ])) 167 {*arm_movsi_insn} (nil))

(call_insn 28 27 29 3 include/linux/cpumask.h:848 (parallel [
            (call (mem:SI (symbol_ref:SI ("_clear_bit") [flags 0x41] <function_decl 0x109c0580 _clear_bit>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 29 28 30 3 arch/arm/kernel/smp.c:591 (set (reg/f:SI 148)
        (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x115d6900>)) 167 {*arm_movsi_insn} (nil))

(insn 30 29 31 3 arch/arm/kernel/smp.c:591 (set (reg:SI 0 r0)
        (reg/f:SI 148)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x115d6900>)
        (nil)))

(insn 31 30 32 3 arch/arm/kernel/smp.c:591 (set (reg:SI 1 r1)
        (reg/v:SI 136 [ this_cpu ])) 167 {*arm_movsi_insn} (nil))

(call_insn 32 31 33 3 arch/arm/kernel/smp.c:591 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(call_insn 33 32 34 3 arch/arm/kernel/smp.c:592 (parallel [
            (call (mem:SI (symbol_ref:SI ("dump_stack") [flags 0x41] <function_decl 0x10a57d80 dump_stack>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(insn 34 33 35 3 arch/arm/kernel/smp.c:594 (set (reg/f:SI 149)
        (symbol_ref/v/f:SI ("*.LC5") [flags 0x82] <string_cst 0x11667c00>)) 167 {*arm_movsi_insn} (nil))

(insn 35 34 36 3 arch/arm/kernel/smp.c:594 (set (reg:SI 0 r0)
        (reg/f:SI 149)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC5") [flags 0x82] <string_cst 0x11667c00>)
        (nil)))

(call_insn 36 35 40 3 arch/arm/kernel/smp.c:594 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 40 36 41 3 arch/arm/kernel/smp.c:595 (set (reg/f:SI 153 [ smp_cross_call ])
        (mem/f/c/i:SI (reg/f:SI 142) [0 smp_cross_call+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 41 40 42 3 arch/arm/kernel/smp.c:595 (set (reg:SI 0 r0)
        (reg/f:SI 137 [ backtrace_mask.440 ])) 167 {*arm_movsi_insn} (nil))

(insn 42 41 43 3 arch/arm/kernel/smp.c:595 (set (reg:SI 1 r1)
        (const_int 7 [0x7])) 167 {*arm_movsi_insn} (nil))

(call_insn 43 42 44 3 arch/arm/kernel/smp.c:595 (parallel [
            (call (mem:SI (reg/f:SI 153 [ smp_cross_call ]) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 244 {*call_reg_armv5} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 44 43 55 3 arch/arm/kernel/smp.c:598 (set (reg/v:SI 135 [ i ])
        (reg:SI 138 [ D.26315 ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 139
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 139
;; rd  out 	(31)
13, 29, 38, 47, 48, 57, 58, 149, 151, 152, 961, 962, 963, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 5 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u53(11){ }u54(13){ }u55(25){ }u56(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 139
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 154 155 156
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 139
;; live  gen 	 24 [cc] 154 155 156
;; live  kill	
;; rd  in  	(37)
13, 29, 38, 47, 48, 57, 58, 141, 149, 151, 152, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986
;; rd  gen 	(4)
143, 983, 984, 985
;; rd  kill	(14)
140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 983, 984, 985

;; Pred edge  5 [98.9%]  (dfs_back)
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 55 44 45 4 67 "" [1 uses])

(note 45 55 46 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 46 45 47 4 include/linux/bitmap.h:263 (set (reg/f:SI 154)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 47 46 48 4 include/linux/bitmap.h:263 (set (reg:SI 156 [ backtrace_mask.bits ])
        (mem/s/j:SI (plus:SI (reg/f:SI 154)
                (const_int 12 [0xc])) [0 backtrace_mask.bits+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 48 47 49 4 include/linux/bitmap.h:263 (set (reg:SI 155)
        (and:SI (reg:SI 156 [ backtrace_mask.bits ])
            (const_int 3 [0x3]))) 67 {*arm_andsi3_insn} (nil))

(insn 49 48 50 4 include/linux/bitmap.h:263 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 155)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 50 49 51 4 include/linux/bitmap.h:263 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 59)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 450 [0x1c2])
        (nil)))
;; End of basic block 4 -> ( 6 5)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 139
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 139
;; rd  out 	(36)
13, 29, 38, 47, 48, 57, 58, 143, 151, 152, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986


;; Succ edge  6 [4.5%] 
;; Succ edge  5 [95.5%]  (fallthru)

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u61(11){ }u62(13){ }u63(25){ }u64(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 139
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 135 157
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 139
;; live  gen 	 0 [r0] 24 [cc] 135 157
;; live  kill	 14 [lr]
;; rd  in  	(36)
13, 29, 38, 47, 48, 57, 58, 143, 151, 152, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986
;; rd  gen 	(3)
141, 964, 986
;; rd  kill	(23)
59, 60, 61, 62, 63, 64, 65, 66, 67, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 963, 964, 986

;; Pred edge  4 [95.5%]  (fallthru)
(note 51 50 52 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 52 51 53 5 arch/arm/kernel/smp.c:601 (set (reg:SI 0 r0)
        (const_int 1000 [0x3e8])) 167 {*arm_movsi_insn} (nil))

(call_insn 53 52 54 5 arch/arm/kernel/smp.c:601 (parallel [
            (call (mem:SI (symbol_ref:SI ("__udelay") [flags 0x41] <function_decl 0x10e39780 __udelay>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 54 53 56 5 arch/arm/kernel/smp.c:598 (set (reg/v:SI 135 [ i ])
        (plus:SI (reg/v:SI 135 [ i ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 56 54 57 5 arch/arm/kernel/smp.c:598 discrim 1 (set (reg:SI 157)
        (const_int 10000 [0x2710])) 167 {*arm_movsi_insn} (nil))

(insn 57 56 58 5 arch/arm/kernel/smp.c:598 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 135 [ i ])
            (reg:SI 157))) 219 {*arm_cmpsi_insn} (expr_list:REG_EQUAL (compare:CC (reg/v:SI 135 [ i ])
            (const_int 10000 [0x2710]))
        (nil)))

(jump_insn 58 57 59 5 arch/arm/kernel/smp.c:598 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 55)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9894 [0x26a6])
        (nil)))
;; End of basic block 5 -> ( 4 6)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 139
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 139
;; rd  out 	(35)
13, 29, 38, 47, 48, 57, 58, 141, 151, 152, 961, 962, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986


;; Succ edge  4 [98.9%]  (dfs_back)
;; Succ edge  6 [1.1%]  (fallthru)

;; Start of basic block ( 4 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u71(11){ }u72(13){ }u73(25){ }u74(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]
;; rd  in  	(37)
13, 29, 38, 47, 48, 57, 58, 141, 143, 151, 152, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986
;; rd  gen 	(0)

;; rd  kill	(9)
59, 60, 61, 62, 63, 64, 65, 66, 67

;; Pred edge  4 [4.5%] 
;; Pred edge  5 [1.1%]  (fallthru)
(code_label 59 58 60 6 66 "" [1 uses])

(note 60 59 61 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 61 60 62 6 arch/arm/kernel/smp.c:604 (set (reg:SI 0 r0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 62 61 63 6 arch/arm/kernel/smp.c:604 (set (reg:SI 1 r1)
        (reg/f:SI 139 [ backtrace_flag.437 ])) 167 {*arm_movsi_insn} (nil))

(call_insn 63 62 64 6 arch/arm/kernel/smp.c:604 (parallel [
            (call (mem:SI (symbol_ref:SI ("_clear_bit") [flags 0x41] <function_decl 0x109c0580 _clear_bit>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 64 63 70 6 arch/arm/kernel/smp.c:605 (parallel [
            (asm_operands/v ("dmb") ("") 0 []
                 [] 8567009)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))
;; End of basic block 6 -> ( 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(37)
13, 29, 38, 47, 48, 57, 58, 141, 143, 151, 152, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986


;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 6 2) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u79(11){ }u80(13){ }u81(25){ }u82(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(38)
13, 29, 38, 47, 48, 57, 58, 141, 143, 149, 151, 152, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986
;; rd  gen 	(0)

;; rd  kill	(0)


;; Pred edge  6 [100.0%]  (fallthru)
;; Pred edge  2 [100.0%] 
(code_label 70 64 73 7 68 "" [1 uses])

(note 73 70 0 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 7 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(38)
13, 29, 38, 47, 48, 57, 58, 141, 143, 149, 151, 152, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 5.
deleting insn with uid = 18.
deleting insn with uid = 23.
deleting insn with uid = 25.
deleting insn with uid = 37.
deleting insn with uid = 38.
deleting insn with uid = 39.
ending the processing of deferred insns

;; Function percpu_timer_setup (percpu_timer_setup)[0:1426] (unlikely executed)

;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4
;; 2 succs { 3 4 }
;; 3 succs { 1 }
;; 4 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 5 count 6 (  1.2)
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 5 count 8 (  1.6)
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 5 count 8 (  1.6)

In insn 18, replacing
 (plus:SI (reg:SI 146)
        (reg/f:SI 147))
 with (plus:SI (reg:SI 146)
        (symbol_ref:SI ("cpu_bit_bitmap") [flags 0xc0] <var_decl 0x10c81a20 cpu_bit_bitmap>))
Changes to insn 18 not recognized
 Setting REG_EQUAL note

In insn 25, replacing
 (reg/f:SI 152)
 with (symbol_ref:SI ("smp_timer_broadcast") [flags 0x3] <function_decl 0x1153a900 smp_timer_broadcast>)
Changes to insn 25 not recognized
 Setting REG_EQUAL note

In insn 33, replacing
 (reg/f:SI 153)
 with (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x11676540>)
Changes to insn 33 not recognized
 Setting REG_EQUAL note

In insn 35, replacing
 (reg:SI 154)
 with (const_int 11 [0xb])
Changes to insn 35 not recognized
 Setting REG_EQUAL note

In insn 37, replacing
 (reg:SI 155)
 with (const_int 400 [0x190])
Changes to insn 37 not recognized
 Setting REG_EQUAL note

In insn 39, replacing
 (reg:SI 156)
 with (const_int 1 [0x1])
Changes to insn 39 not recognized
 Setting REG_EQUAL note

In insn 41, replacing
 (reg/f:SI 157)
 with (symbol_ref:SI ("broadcast_timer_set_mode") [flags 0x3] <function_decl 0x1153aa00 broadcast_timer_set_mode>)
Changes to insn 41 not recognized
 Setting REG_EQUAL note


try_optimize_cfg iteration 1

deferring deletion of insn with uid = 5.
Deleted 1 trivially dead insns

Number of successful forward propagations: 0



percpu_timer_setup

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={5d,3u} r1={3d} r2={3d} r3={3d} r11={1d,4u} r12={3d} r13={1d,8u,1d} r14={2d,1u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={3d,1u} r25={1d,4u} r26={1d,3u} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} r133={1d,1u} r134={1d} r135={1d,1u} r136={1d,9u} r137={1d,3u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} 
;;    total ref usage 330{271d,58u,1e} in 37{35 regular + 2 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 15, 16, 17, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245
0[0,5] 1[5,3] 2[8,3] 3[11,3] 11[14,1] 12[15,3] 13[18,1] 14[19,2] 15[21,2] 16[23,2] 17[25,2] 18[27,2] 19[29,2] 20[31,2] 21[33,2] 22[35,2] 23[37,2] 24[39,3] 25[42,1] 26[43,1] 27[44,2] 28[46,2] 29[48,2] 30[50,2] 31[52,2] 32[54,2] 33[56,2] 34[58,2] 35[60,2] 36[62,2] 37[64,2] 38[66,2] 39[68,2] 40[70,2] 41[72,2] 42[74,2] 43[76,2] 44[78,2] 45[80,2] 46[82,2] 47[84,2] 48[86,2] 49[88,2] 50[90,2] 51[92,2] 52[94,2] 53[96,2] 54[98,2] 55[100,2] 56[102,2] 57[104,2] 58[106,2] 59[108,2] 60[110,2] 61[112,2] 62[114,2] 63[116,2] 64[118,2] 65[120,2] 66[122,2] 67[124,2] 68[126,2] 69[128,2] 70[130,2] 71[132,2] 72[134,2] 73[136,2] 74[138,2] 75[140,2] 76[142,2] 77[144,2] 78[146,2] 79[148,2] 80[150,2] 81[152,2] 82[154,2] 83[156,2] 84[158,2] 85[160,2] 86[162,2] 87[164,2] 88[166,2] 89[168,2] 90[170,2] 91[172,2] 92[174,2] 93[176,2] 94[178,2] 95[180,2] 96[182,2] 97[184,2] 98[186,2] 99[188,2] 100[190,2] 101[192,2] 102[194,2] 103[196,2] 104[198,2] 105[200,2] 106[202,2] 107[204,2] 108[206,2] 109[208,2] 110[210,2] 111[212,2] 112[214,2] 113[216,2] 114[218,2] 115[220,2] 116[222,2] 117[224,2] 118[226,2] 119[228,2] 120[230,2] 121[232,2] 122[234,2] 123[236,2] 124[238,2] 125[240,2] 126[242,2] 127[244,2] 133[246,1] 134[247,1] 135[248,1] 136[249,1] 137[250,1] 138[251,1] 139[252,1] 140[253,1] 141[254,1] 142[255,1] 143[256,1] 144[257,1] 145[258,1] 146[259,1] 147[260,1] 148[261,1] 149[262,1] 150[263,1] 151[264,1] 152[265,1] 153[266,1] 154[267,1] 155[268,1] 156[269,1] 157[270,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 24 [cc] 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152
;; live  kill	 14 [lr]
;; rd  in  	(10)
4, 7, 10, 13, 14, 17, 18, 20, 42, 43
;; rd  gen 	(22)
2, 40, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265
;; rd  kill	(30)
0, 1, 2, 3, 4, 19, 20, 39, 40, 41, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 2 7 2 arch/arm/kernel/smp.c:521 (set (reg:SI 140)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 7 6 8 2 arch/arm/kernel/smp.c:521 (set (reg:SI 139)
        (and:SI (reg:SI 140)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg/f:SI 13 sp)
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 8 7 9 2 arch/arm/kernel/smp.c:521 (set (reg/v:SI 137 [ cpu ])
        (mem/s/j:SI (plus:SI (reg:SI 139)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 9 8 10 2 arch/arm/kernel/smp.c:522 (set (reg/f:SI 141)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 arch/arm/kernel/smp.c:522 (set (reg/v:SI 135 [ __ptr ])
        (asm_operands:SI ("") ("=r") 0 [
                (reg/f:SI 141)
            ]
             [
                (asm_input:SI ("0") 0)
            ] 8556419)) -1 (nil))

(insn 11 10 12 2 arch/arm/kernel/smp.c:522 (set (reg/f:SI 142)
        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10c98e40 __per_cpu_offset>)) 167 {*arm_movsi_insn} (nil))

(insn 12 11 13 2 arch/arm/kernel/smp.c:522 (set (reg:SI 143)
        (mem/s/j:SI (plus:SI (mult:SI (reg/v:SI 137 [ cpu ])
                    (const_int 4 [0x4]))
                (reg/f:SI 142)) [0 __per_cpu_offset S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 13 12 14 2 arch/arm/kernel/smp.c:522 (set (reg/v/f:SI 136 [ evt ])
        (plus:SI (reg/v:SI 135 [ __ptr ])
            (reg:SI 143))) 4 {*arm_addsi3} (nil))

(insn 14 13 15 2 include/linux/cpumask.h:738 (set (reg:SI 144)
        (and:SI (reg/v:SI 137 [ cpu ])
            (const_int 31 [0x1f]))) 67 {*arm_andsi3_insn} (nil))

(insn 15 14 16 2 include/linux/cpumask.h:738 (set (reg:SI 145)
        (plus:SI (reg:SI 144)
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 16 15 17 2 include/linux/cpumask.h:738 (set (reg:SI 146)
        (ashift:SI (reg:SI 145)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 17 16 18 2 include/linux/cpumask.h:738 (set (reg/f:SI 147)
        (symbol_ref:SI ("cpu_bit_bitmap") [flags 0xc0] <var_decl 0x10c81a20 cpu_bit_bitmap>)) 167 {*arm_movsi_insn} (nil))

(insn 18 17 19 2 include/linux/cpumask.h:738 (set (reg/v/f:SI 133 [ p ])
        (plus:SI (reg:SI 146)
            (reg/f:SI 147))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (plus:SI (reg:SI 146)
            (symbol_ref:SI ("cpu_bit_bitmap") [flags 0xc0] <var_decl 0x10c81a20 cpu_bit_bitmap>))
        (nil)))

(insn 19 18 20 2 arch/arm/kernel/smp.c:524 (set (reg:SI 148)
        (lshiftrt:SI (reg/v:SI 137 [ cpu ])
            (const_int 5 [0x5]))) 117 {*arm_shiftsi3} (nil))

(insn 20 19 21 2 arch/arm/kernel/smp.c:524 (set (reg:SI 149)
        (ashift:SI (reg:SI 148)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 21 20 22 2 arch/arm/kernel/smp.c:524 (set (reg:SI 150)
        (neg:SI (reg:SI 149))) 127 {*arm_negsi2} (nil))

(insn 22 21 23 2 arch/arm/kernel/smp.c:524 (set (reg:SI 151)
        (plus:SI (reg/v/f:SI 133 [ p ])
            (reg:SI 150))) 4 {*arm_addsi3} (nil))

(insn 23 22 24 2 arch/arm/kernel/smp.c:524 (set (mem/s/f/j:SI (plus:SI (reg/v/f:SI 136 [ evt ])
                (const_int 80 [0x50])) [0 <variable>.cpumask+0 S4 A128])
        (reg:SI 151)) 167 {*arm_movsi_insn} (nil))

(insn 24 23 25 2 arch/arm/kernel/smp.c:525 (set (reg/f:SI 152)
        (symbol_ref:SI ("smp_timer_broadcast") [flags 0x3] <function_decl 0x1153a900 smp_timer_broadcast>)) 167 {*arm_movsi_insn} (nil))

(insn 25 24 26 2 arch/arm/kernel/smp.c:525 (set (mem/s/f/j:SI (plus:SI (reg/v/f:SI 136 [ evt ])
                (const_int 52 [0x34])) [0 <variable>.broadcast+0 S4 A32])
        (reg/f:SI 152)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("smp_timer_broadcast") [flags 0x3] <function_decl 0x1153a900 smp_timer_broadcast>)
        (nil)))

(insn 26 25 27 2 arch/arm/kernel/smp.c:527 (set (reg:SI 0 r0)
        (reg/v/f:SI 136 [ evt ])) 167 {*arm_movsi_insn} (nil))

(call_insn 27 26 28 2 arch/arm/kernel/smp.c:527 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("local_timer_setup") [flags 0x41] <function_decl 0x11513700 local_timer_setup>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 28 27 29 2 arch/arm/kernel/smp.c:527 (set (reg:SI 138 [ D.26271 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 29 28 30 2 arch/arm/kernel/smp.c:527 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 138 [ D.26271 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 30 29 31 2 arch/arm/kernel/smp.c:527 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 50)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; rd  out 	(30)
2, 7, 10, 13, 14, 17, 18, 40, 42, 43, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265


;; Succ edge  3 [0.0%]  (fallthru)
;; Succ edge  4 [100.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u34(11){ }u35(13){ }u36(25){ }u37(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 153 154 155 156 157
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; live  gen 	 0 [r0] 153 154 155 156 157
;; live  kill	
;; rd  in  	(30)
2, 7, 10, 13, 14, 17, 18, 40, 42, 43, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265
;; rd  gen 	(5)
266, 267, 268, 269, 270
;; rd  kill	(5)
266, 267, 268, 269, 270

;; Pred edge  2 [0.0%]  (fallthru)
(note 31 30 32 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 32 31 33 3 arch/arm/kernel/smp.c:508 (set (reg/f:SI 153)
        (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x11676540>)) 167 {*arm_movsi_insn} (nil))

(insn 33 32 34 3 arch/arm/kernel/smp.c:508 (set (mem/s/f/j:SI (plus:SI (reg/v/f:SI 136 [ evt ])
                (const_int 68 [0x44])) [0 <variable>.name+0 S4 A32])
        (reg/f:SI 153)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x11676540>)
        (nil)))

(insn 34 33 35 3 arch/arm/kernel/smp.c:509 (set (reg:SI 154)
        (const_int 11 [0xb])) 167 {*arm_movsi_insn} (nil))

(insn 35 34 36 3 arch/arm/kernel/smp.c:509 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ evt ])
                (const_int 44 [0x2c])) [0 <variable>.features+0 S4 A32])
        (reg:SI 154)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 11 [0xb])
        (nil)))

(insn 36 35 37 3 arch/arm/kernel/smp.c:512 (set (reg:SI 155)
        (const_int 400 [0x190])) 167 {*arm_movsi_insn} (nil))

(insn 37 36 38 3 arch/arm/kernel/smp.c:512 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ evt ])
                (const_int 72 [0x48])) [0 <variable>.rating+0 S4 A64])
        (reg:SI 155)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 400 [0x190])
        (nil)))

(insn 38 37 39 3 arch/arm/kernel/smp.c:513 (set (reg:SI 156)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 39 38 40 3 arch/arm/kernel/smp.c:513 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ evt ])
                (const_int 32 [0x20])) [0 <variable>.mult+0 S4 A256])
        (reg:SI 156)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))

(insn 40 39 41 3 arch/arm/kernel/smp.c:514 (set (reg/f:SI 157)
        (symbol_ref:SI ("broadcast_timer_set_mode") [flags 0x3] <function_decl 0x1153aa00 broadcast_timer_set_mode>)) 167 {*arm_movsi_insn} (nil))

(insn 41 40 42 3 arch/arm/kernel/smp.c:514 (set (mem/s/f/j:SI (plus:SI (reg/v/f:SI 136 [ evt ])
                (const_int 56 [0x38])) [0 <variable>.set_mode+0 S4 A64])
        (reg/f:SI 157)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("broadcast_timer_set_mode") [flags 0x3] <function_decl 0x1153aa00 broadcast_timer_set_mode>)
        (nil)))

(insn 42 41 43 3 arch/arm/kernel/smp.c:516 (set (reg:SI 0 r0)
        (reg/v/f:SI 136 [ evt ])) 167 {*arm_movsi_insn} (nil))

(call_insn/j 43 42 50 3 arch/arm/kernel/smp.c:516 (parallel [
            (call (mem:SI (symbol_ref:SI ("clockevents_register_device") [flags 0x41] <function_decl 0x11406700 clockevents_register_device>) [0 S4 A32])
                (const_int 0 [0x0]))
            (return)
            (use (const_int 0 [0x0]))
        ]) 258 {*sibcall_insn} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 3 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(35)
2, 7, 10, 13, 14, 17, 18, 40, 42, 43, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u51(11){ }u52(13){ }u53(25){ }u54(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(30)
2, 7, 10, 13, 14, 17, 18, 40, 42, 43, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265
;; rd  gen 	(0)

;; rd  kill	(0)


;; Pred edge  2 [100.0%] 
(code_label 50 43 53 4 74 "" [1 uses])

(note 53 50 0 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 4 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(30)
2, 7, 10, 13, 14, 17, 18, 40, 42, 43, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 5.
ending the processing of deferred insns

;; Function show_local_irqs (show_local_irqs)[0:1422]

;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5
;;
;; Loop 1
;;  header 4, latch 3
;;  depth 1, outer 0
;;  nodes: 4 3
;; 2 succs { 4 }
;; 3 succs { 4 }
;; 4 succs { 3 5 }
;; 5 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 9 (  1.5)
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 11 (  1.8)
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 11 (  1.8)

In insn 10, replacing
 (reg/f:SI 138)
 with (symbol_ref/v/f:SI ("*.LC7") [flags 0x82] <string_cst 0x1167e2a0>)
Changes to insn 10 not profitable

In insn 12, replacing
 (reg/f:SI 139)
 with (symbol_ref/v/f:SI ("*.LC8") [flags 0x82] <string_cst 0x1167e340>)
Changes to insn 12 not profitable

In insn 24, replacing
 (plus:SI (reg/f:SI 142)
        (reg:SI 144))
 with (plus:SI (reg:SI 144)
        (symbol_ref:SI ("irq_stat") [flags 0xc0] <var_decl 0x10ffef00 irq_stat>))
Changes to insn 24 not recognized
 Setting REG_EQUAL note

In insn 27, replacing
 (reg/f:SI 141)
 with (symbol_ref/v/f:SI ("*.LC9") [flags 0x82] <string_cst 0x1167e540>)
Changes to insn 27 not profitable

In insn 47, replacing
 (reg/f:SI 150)
 with (symbol_ref/v/f:SI ("*.LC10") [flags 0x82] <string_cst 0x115d9a80>)
Changes to insn 47 not profitable


try_optimize_cfg iteration 1

deferring deletion of insn with uid = 38.
deferring deletion of insn with uid = 22.
deferring deletion of insn with uid = 9.
Deleted 3 trivially dead insns

Number of successful forward propagations: 0



show_local_irqs

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={9d,7u} r1={9d,5u} r2={8d,3u} r3={6d,1u} r11={1d,5u} r12={5d} r13={1d,9u} r14={4d,1u} r15={4d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={5d,1u} r25={1d,5u} r26={1d,4u} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={4d} r38={4d} r39={4d} r40={4d} r41={4d} r42={4d} r43={4d} r44={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={4d} r101={4d} r102={4d} r103={4d} r104={4d} r105={4d} r106={4d} r107={4d} r108={4d} r109={4d} r110={4d} r111={4d} r112={4d} r113={4d} r114={4d} r115={4d} r116={4d} r117={4d} r118={4d} r119={4d} r120={4d} r121={4d} r122={4d} r123={4d} r124={4d} r125={4d} r126={4d} r127={4d} r133={1d,1u} r134={1d} r135={2d,4u} r136={1d,2u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} 
;;    total ref usage 570{509d,61u,0e} in 34{30 regular + 4 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 33, 34, 35, 36, 37, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489
0[0,9] 1[9,9] 2[18,8] 3[26,6] 11[32,1] 12[33,5] 13[38,1] 14[39,4] 15[43,4] 16[47,4] 17[51,4] 18[55,4] 19[59,4] 20[63,4] 21[67,4] 22[71,4] 23[75,4] 24[79,5] 25[84,1] 26[85,1] 27[86,4] 28[90,4] 29[94,4] 30[98,4] 31[102,4] 32[106,4] 33[110,4] 34[114,4] 35[118,4] 36[122,4] 37[126,4] 38[130,4] 39[134,4] 40[138,4] 41[142,4] 42[146,4] 43[150,4] 44[154,4] 45[158,4] 46[162,4] 47[166,4] 48[170,4] 49[174,4] 50[178,4] 51[182,4] 52[186,4] 53[190,4] 54[194,4] 55[198,4] 56[202,4] 57[206,4] 58[210,4] 59[214,4] 60[218,4] 61[222,4] 62[226,4] 63[230,4] 64[234,4] 65[238,4] 66[242,4] 67[246,4] 68[250,4] 69[254,4] 70[258,4] 71[262,4] 72[266,4] 73[270,4] 74[274,4] 75[278,4] 76[282,4] 77[286,4] 78[290,4] 79[294,4] 80[298,4] 81[302,4] 82[306,4] 83[310,4] 84[314,4] 85[318,4] 86[322,4] 87[326,4] 88[330,4] 89[334,4] 90[338,4] 91[342,4] 92[346,4] 93[350,4] 94[354,4] 95[358,4] 96[362,4] 97[366,4] 98[370,4] 99[374,4] 100[378,4] 101[382,4] 102[386,4] 103[390,4] 104[394,4] 105[398,4] 106[402,4] 107[406,4] 108[410,4] 109[414,4] 110[418,4] 111[422,4] 112[426,4] 113[430,4] 114[434,4] 115[438,4] 116[442,4] 117[446,4] 118[450,4] 119[454,4] 120[458,4] 121[462,4] 122[466,4] 123[470,4] 124[474,4] 125[478,4] 126[482,4] 127[486,4] 133[490,1] 134[491,1] 135[492,2] 136[494,1] 137[495,1] 138[496,1] 139[497,1] 140[498,1] 141[499,1] 142[500,1] 143[501,1] 144[502,1] 145[503,1] 146[504,1] 147[505,1] 148[506,1] 149[507,1] 150[508,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 135 136 137 138 139 140
;; live  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 133 135 136 137 138 139 140
;; live  kill	 14 [lr]
;; rd  in  	(10)
8, 17, 25, 31, 32, 37, 38, 42, 84, 85
;; rd  gen 	(8)
7, 490, 493, 494, 495, 496, 497, 498
;; rd  kill	(21)
0, 1, 2, 3, 4, 5, 6, 7, 8, 39, 40, 41, 42, 490, 492, 493, 494, 495, 496, 497, 498

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 arch/arm/kernel/smp.c:480 (set (reg/v/f:SI 136 [ p ])
        (reg:SI 0 r0 [ p ])) 167 {*arm_movsi_insn} (nil))

(insn 3 2 4 2 arch/arm/kernel/smp.c:480 (set (reg/v:SI 137 [ prec ])
        (reg:SI 1 r1 [ prec ])) 167 {*arm_movsi_insn} (nil))

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 arch/arm/kernel/smp.c:483 (set (reg/f:SI 138)
        (symbol_ref/v/f:SI ("*.LC7") [flags 0x82] <string_cst 0x1167e2a0>)) 167 {*arm_movsi_insn} (nil))

(insn 8 7 10 2 arch/arm/kernel/smp.c:483 (set (reg/f:SI 139)
        (symbol_ref/v/f:SI ("*.LC8") [flags 0x82] <string_cst 0x1167e340>)) 167 {*arm_movsi_insn} (nil))

(insn 10 8 11 2 arch/arm/kernel/smp.c:483 (set (reg:SI 1 r1)
        (reg/f:SI 138)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC7") [flags 0x82] <string_cst 0x1167e2a0>)
        (nil)))

(insn 11 10 12 2 arch/arm/kernel/smp.c:483 (set (reg:SI 2 r2)
        (reg/v:SI 137 [ prec ])) 167 {*arm_movsi_insn} (nil))

(insn 12 11 13 2 arch/arm/kernel/smp.c:483 (set (reg:SI 3 r3)
        (reg/f:SI 139)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC8") [flags 0x82] <string_cst 0x1167e340>)
        (nil)))

(call_insn 13 12 14 2 arch/arm/kernel/smp.c:483 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("seq_printf") [flags 0x41] <function_decl 0x11360700 seq_printf>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 14 13 15 2 include/linux/cpumask.h:174 (set (reg/f:SI 140)
        (symbol_ref:SI ("cpu_present_mask") [flags 0xc0] <var_decl 0x10c5bde0 cpu_present_mask>)) 167 {*arm_movsi_insn} (nil))

(insn 15 14 16 2 include/linux/cpumask.h:174 (set (reg/f:SI 133 [ D.27256 ])
        (mem/u/f/c/i:SI (reg/f:SI 140) [0 cpu_present_mask+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 16 15 39 2 arch/arm/kernel/smp.c:485 (set (reg/v:SI 135 [ cpu ])
        (const_int -1 [0xffffffffffffffff])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 2 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 136
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 136
;; rd  out 	(16)
7, 17, 25, 31, 32, 37, 38, 84, 85, 490, 493, 494, 495, 496, 497, 498


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 4) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u16(11){ }u17(13){ }u18(25){ }u19(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 141 142 143 144 145 146
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 136
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 141 142 143 144 145 146
;; live  kill	 14 [lr]
;; rd  in  	(27)
3, 17, 25, 31, 32, 37, 38, 80, 84, 85, 490, 491, 492, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507
;; rd  gen 	(7)
5, 499, 500, 501, 502, 503, 504
;; rd  kill	(19)
0, 1, 2, 3, 4, 5, 6, 7, 8, 39, 40, 41, 42, 499, 500, 501, 502, 503, 504

;; Pred edge  4 [91.0%] 
(code_label 39 16 19 3 79 "" [1 uses])

(note 19 39 20 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 20 19 21 3 arch/arm/kernel/smp.c:486 (set (reg/f:SI 141)
        (symbol_ref/v/f:SI ("*.LC9") [flags 0x82] <string_cst 0x1167e540>)) 167 {*arm_movsi_insn} (nil))

(insn 21 20 23 3 arch/arm/kernel/smp.c:486 (set (reg/f:SI 142)
        (symbol_ref:SI ("irq_stat") [flags 0xc0] <var_decl 0x10ffef00 irq_stat>)) 167 {*arm_movsi_insn} (nil))

(insn 23 21 24 3 arch/arm/kernel/smp.c:486 (set (reg:SI 144)
        (ashift:SI (reg/v:SI 135 [ cpu ])
            (const_int 5 [0x5]))) 117 {*arm_shiftsi3} (nil))

(insn 24 23 25 3 arch/arm/kernel/smp.c:486 (set (reg:SI 145)
        (plus:SI (reg/f:SI 142)
            (reg:SI 144))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (plus:SI (reg:SI 144)
            (symbol_ref:SI ("irq_stat") [flags 0xc0] <var_decl 0x10ffef00 irq_stat>))
        (nil)))

(insn 25 24 26 3 arch/arm/kernel/smp.c:486 (set (reg/f:SI 146)
        (plus:SI (reg:SI 145)
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (nil))

(insn 26 25 27 3 arch/arm/kernel/smp.c:486 (set (reg:SI 0 r0)
        (reg/v/f:SI 136 [ p ])) 167 {*arm_movsi_insn} (nil))

(insn 27 26 28 3 arch/arm/kernel/smp.c:486 (set (reg:SI 1 r1)
        (reg/f:SI 141)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC9") [flags 0x82] <string_cst 0x1167e540>)
        (nil)))

(insn 28 27 29 3 arch/arm/kernel/smp.c:486 (set (reg:SI 2 r2)
        (mem/s/j:SI (reg/f:SI 146) [0 <variable>.local_timer_irqs+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn 29 28 30 3 arch/arm/kernel/smp.c:486 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("seq_printf") [flags 0x41] <function_decl 0x11360700 seq_printf>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 136
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 136
;; rd  out 	(27)
5, 17, 25, 31, 32, 37, 38, 80, 84, 85, 490, 491, 492, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507


;; Succ edge  4 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u31(11){ }u32(13){ }u33(25){ }u34(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134 135 147 148 149
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 136
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 24 [cc] 134 135 147 148 149
;; live  kill	 14 [lr]
;; rd  in  	(29)
5, 7, 17, 25, 31, 32, 37, 38, 80, 84, 85, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507
;; rd  gen 	(7)
3, 80, 491, 492, 505, 506, 507
;; rd  kill	(24)
0, 1, 2, 3, 4, 5, 6, 7, 8, 39, 40, 41, 42, 79, 80, 81, 82, 83, 491, 492, 493, 505, 506, 507

;; Pred edge  2 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%]  (fallthru,dfs_back)
(code_label 30 29 31 4 78 "" [0 uses])

(note 31 30 32 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 32 31 33 4 include/linux/cpumask.h:174 (set (reg:SI 147)
        (plus:SI (reg/v:SI 135 [ cpu ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 33 32 34 4 include/linux/cpumask.h:174 (set (reg:SI 0 r0)
        (reg/f:SI 133 [ D.27256 ])) 167 {*arm_movsi_insn} (nil))

(insn 34 33 35 4 include/linux/cpumask.h:174 (set (reg:SI 1 r1)
        (const_int 2 [0x2])) 167 {*arm_movsi_insn} (nil))

(insn 35 34 36 4 include/linux/cpumask.h:174 (set (reg:SI 2 r2)
        (reg:SI 147)) 167 {*arm_movsi_insn} (nil))

(call_insn 36 35 37 4 include/linux/cpumask.h:174 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("_find_next_bit_le") [flags 0x41] <function_decl 0x109c0980 _find_next_bit_le>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 37 36 40 4 include/linux/cpumask.h:174 (set (reg/v:SI 135 [ cpu ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 40 37 41 4 arch/arm/kernel/smp.c:485 discrim 1 (set (reg/f:SI 148)
        (symbol_ref:SI ("nr_cpu_ids") [flags 0xc0] <var_decl 0x10c5bea0 nr_cpu_ids>)) 167 {*arm_movsi_insn} (nil))

(insn 41 40 42 4 arch/arm/kernel/smp.c:485 discrim 1 (set (reg:SI 149 [ nr_cpu_ids ])
        (mem/c/i:SI (reg/f:SI 148) [0 nr_cpu_ids+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 42 41 43 4 arch/arm/kernel/smp.c:485 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 135 [ cpu ])
            (reg:SI 149 [ nr_cpu_ids ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 43 42 44 4 arch/arm/kernel/smp.c:485 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 39)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil)))
;; End of basic block 4 -> ( 3 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 135 136
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 136
;; rd  out 	(27)
3, 17, 25, 31, 32, 37, 38, 80, 84, 85, 490, 491, 492, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507


;; Succ edge  3 [91.0%] 
;; Succ edge  5 [9.0%]  (fallthru)

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u48(11){ }u49(13){ }u50(25){ }u51(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 150
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; live  gen 	 0 [r0] 1 [r1] 150
;; live  kill	
;; rd  in  	(27)
3, 17, 25, 31, 32, 37, 38, 80, 84, 85, 490, 491, 492, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507
;; rd  gen 	(2)
1, 508
;; rd  kill	(10)
0, 1, 2, 3, 4, 5, 6, 7, 8, 508

;; Pred edge  4 [9.0%]  (fallthru)
(note 44 43 45 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 45 44 46 5 arch/arm/kernel/smp.c:488 (set (reg/f:SI 150)
        (symbol_ref/v/f:SI ("*.LC10") [flags 0x82] <string_cst 0x115d9a80>)) 167 {*arm_movsi_insn} (nil))

(insn 46 45 47 5 arch/arm/kernel/smp.c:488 (set (reg:SI 0 r0)
        (reg/v/f:SI 136 [ p ])) 167 {*arm_movsi_insn} (nil))

(insn 47 46 48 5 arch/arm/kernel/smp.c:488 (set (reg:SI 1 r1)
        (reg/f:SI 150)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC10") [flags 0x82] <string_cst 0x115d9a80>)
        (nil)))

(call_insn/j 48 47 0 5 arch/arm/kernel/smp.c:488 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("seq_printf") [flags 0x41] <function_decl 0x11360700 seq_printf>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 5 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(28)
1, 17, 25, 31, 32, 37, 38, 80, 84, 85, 490, 491, 492, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

starting the processing of deferred insns
deleting insn with uid = 9.
deleting insn with uid = 22.
deleting insn with uid = 38.
ending the processing of deferred insns

;; Function show_ipi_list (show_ipi_list)[0:1418]

;; 3 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7
;;
;; Loop 1
;;  header 3, latch 6
;;  depth 1, outer 0
;;  nodes: 3 6 5 4
;;
;; Loop 2
;;  header 5, latch 4
;;  depth 2, outer 1
;;  nodes: 5 4
;; 2 succs { 3 }
;; 3 succs { 5 }
;; 4 succs { 5 }
;; 5 succs { 4 6 }
;; 6 succs { 3 7 }
;; 7 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 8 n_edges 9 count 14 (  1.8)
df_worklist_dataflow_doublequeue:n_basic_blocks 8 n_edges 9 count 15 (  1.9)
df_worklist_dataflow_doublequeue:n_basic_blocks 8 n_edges 9 count 15 (  1.9)

In insn 47, replacing
 (reg/f:SI 171)
 with (symbol_ref/v/f:SI ("*.LC11") [flags 0x82] <string_cst 0x115d7180>)
Changes to insn 47 not profitable

In insn 49, replacing
 (reg/f:SI 173)
 with (symbol_ref/v/f:SI ("*.LC12") [flags 0x82] <string_cst 0x11683780>)
Changes to insn 49 not profitable

In insn 61, replacing
 (plus:SI (reg/f:SI 175)
        (reg:SI 179))
 with (plus:SI (reg:SI 179)
        (symbol_ref:SI ("irq_stat") [flags 0xc0] <var_decl 0x10ffef00 irq_stat>))
Changes to insn 61 not recognized
 Setting REG_EQUAL note

In insn 64, replacing
 (reg/f:SI 174)
 with (symbol_ref/v/f:SI ("*.LC9") [flags 0x82] <string_cst 0x1167e540>)
Changes to insn 64 not profitable

In insn 86, replacing
 (reg/f:SI 185)
 with (symbol_ref/v/f:SI ("*.LC13") [flags 0x82] <string_cst 0x11689360>)
Changes to insn 86 not profitable


try_optimize_cfg iteration 1

deferring deletion of insn with uid = 75.
deferring deletion of insn with uid = 59.
Deleted 2 trivially dead insns

Number of successful forward propagations: 0



show_ipi_list

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={9d,6u} r1={9d,5u} r2={9d,4u} r3={6d,1u} r11={1d,7u} r12={5d} r13={1d,12u} r14={5d,1u} r15={4d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={6d,2u} r25={1d,7u} r26={1d,6u} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={4d} r38={4d} r39={4d} r40={4d} r41={4d} r42={4d} r43={4d} r44={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={4d} r101={4d} r102={4d} r103={4d} r104={4d} r105={4d} r106={4d} r107={4d} r108={4d} r109={4d} r110={4d} r111={4d} r112={4d} r113={4d} r114={4d} r115={4d} r116={4d} r117={4d} r118={4d} r119={4d} r120={4d} r121={4d} r122={4d} r123={4d} r124={4d} r125={4d} r126={4d} r127={4d} r164={1d,1u} r165={1d} r166={2d,5u} r167={2d,4u} r168={1d,3u} r169={1d,1u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r176={1d,1u} r177={1d,1u} r178={1d} r179={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r183={1d,1u} r184={1d,1u} r185={1d,1u} r186={1d,1u} r187={1d,1u} 
;;    total ref usage 601{519d,82u,0e} in 46{42 regular + 4 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 34, 35, 36, 37, 38, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492
0[0,9] 1[9,9] 2[18,9] 3[27,6] 11[33,1] 12[34,5] 13[39,1] 14[40,5] 15[45,4] 16[49,4] 17[53,4] 18[57,4] 19[61,4] 20[65,4] 21[69,4] 22[73,4] 23[77,4] 24[81,6] 25[87,1] 26[88,1] 27[89,4] 28[93,4] 29[97,4] 30[101,4] 31[105,4] 32[109,4] 33[113,4] 34[117,4] 35[121,4] 36[125,4] 37[129,4] 38[133,4] 39[137,4] 40[141,4] 41[145,4] 42[149,4] 43[153,4] 44[157,4] 45[161,4] 46[165,4] 47[169,4] 48[173,4] 49[177,4] 50[181,4] 51[185,4] 52[189,4] 53[193,4] 54[197,4] 55[201,4] 56[205,4] 57[209,4] 58[213,4] 59[217,4] 60[221,4] 61[225,4] 62[229,4] 63[233,4] 64[237,4] 65[241,4] 66[245,4] 67[249,4] 68[253,4] 69[257,4] 70[261,4] 71[265,4] 72[269,4] 73[273,4] 74[277,4] 75[281,4] 76[285,4] 77[289,4] 78[293,4] 79[297,4] 80[301,4] 81[305,4] 82[309,4] 83[313,4] 84[317,4] 85[321,4] 86[325,4] 87[329,4] 88[333,4] 89[337,4] 90[341,4] 91[345,4] 92[349,4] 93[353,4] 94[357,4] 95[361,4] 96[365,4] 97[369,4] 98[373,4] 99[377,4] 100[381,4] 101[385,4] 102[389,4] 103[393,4] 104[397,4] 105[401,4] 106[405,4] 107[409,4] 108[413,4] 109[417,4] 110[421,4] 111[425,4] 112[429,4] 113[433,4] 114[437,4] 115[441,4] 116[445,4] 117[449,4] 118[453,4] 119[457,4] 120[461,4] 121[465,4] 122[469,4] 123[473,4] 124[477,4] 125[481,4] 126[485,4] 127[489,4] 164[493,1] 165[494,1] 166[495,2] 167[497,2] 168[499,1] 169[500,1] 170[501,1] 171[502,1] 172[503,1] 173[504,1] 174[505,1] 175[506,1] 176[507,1] 177[508,1] 178[509,1] 179[510,1] 180[511,1] 181[512,1] 182[513,1] 183[514,1] 184[515,1] 185[516,1] 186[517,1] 187[518,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 164 166 168 169 170
;; live  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 164 166 168 169 170
;; live  kill	
;; rd  in  	(10)
8, 17, 26, 32, 33, 38, 39, 44, 87, 88
;; rd  gen 	(5)
493, 496, 499, 500, 501
;; rd  kill	(6)
493, 495, 496, 499, 500, 501

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 36 0 33 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 33 36 34 2 arch/arm/kernel/smp.c:423 (set (reg/v/f:SI 168 [ p ])
        (reg:SI 0 r0 [ p ])) 167 {*arm_movsi_insn} (nil))

(insn 34 33 35 2 arch/arm/kernel/smp.c:423 (set (reg/v:SI 169 [ prec ])
        (reg:SI 1 r1 [ prec ])) 167 {*arm_movsi_insn} (nil))

(note 35 34 38 2 NOTE_INSN_FUNCTION_BEG)

(insn 38 35 39 2 include/linux/cpumask.h:174 (set (reg/f:SI 170)
        (symbol_ref:SI ("cpu_present_mask") [flags 0xc0] <var_decl 0x10c5bde0 cpu_present_mask>)) 167 {*arm_movsi_insn} (nil))

(insn 39 38 40 2 include/linux/cpumask.h:174 (set (reg/f:SI 164 [ D.27263 ])
        (mem/u/f/c/i:SI (reg/f:SI 170) [0 cpu_present_mask+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 40 39 90 2 arch/arm/kernel/smp.c:426 (set (reg/v:SI 166 [ i ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 2 -> ( 3)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 166 168 169
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 166 168 169
;; rd  out 	(15)
8, 17, 26, 32, 33, 38, 39, 44, 87, 88, 493, 496, 499, 500, 501


;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 6 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(11){ }u8(13){ }u9(25){ }u10(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 166 168 169
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 168 169
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 167 171 172 173
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 166 168 169
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 167 171 172 173
;; live  kill	 14 [lr]
;; rd  in  	(37)
0, 8, 17, 26, 32, 33, 38, 39, 44, 81, 87, 88, 493, 494, 495, 496, 497, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518
;; rd  gen 	(5)
6, 498, 502, 503, 504
;; rd  kill	(19)
0, 1, 2, 3, 4, 5, 6, 7, 8, 40, 41, 42, 43, 44, 497, 498, 502, 503, 504

;; Pred edge  6 [83.3%]  (dfs_back)
;; Pred edge  2 [100.0%]  (fallthru)
(code_label 90 40 41 3 86 "" [1 uses])

(note 41 90 42 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 42 41 43 3 arch/arm/kernel/smp.c:427 (set (reg/f:SI 171)
        (symbol_ref/v/f:SI ("*.LC11") [flags 0x82] <string_cst 0x115d7180>)) 167 {*arm_movsi_insn} (nil))

(insn 43 42 44 3 arch/arm/kernel/smp.c:427 (set (reg:SI 172)
        (plus:SI (reg/v:SI 169 [ prec ])
            (const_int -1 [0xffffffffffffffff]))) 4 {*arm_addsi3} (nil))

(insn 44 43 45 3 arch/arm/kernel/smp.c:427 (set (reg/f:SI 173)
        (symbol_ref/v/f:SI ("*.LC12") [flags 0x82] <string_cst 0x11683780>)) 167 {*arm_movsi_insn} (nil))

(insn 45 44 46 3 arch/arm/kernel/smp.c:427 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/v:SI 166 [ i ])) 167 {*arm_movsi_insn} (nil))

(insn 46 45 47 3 arch/arm/kernel/smp.c:427 (set (reg:SI 0 r0)
        (reg/v/f:SI 168 [ p ])) 167 {*arm_movsi_insn} (nil))

(insn 47 46 48 3 arch/arm/kernel/smp.c:427 (set (reg:SI 1 r1)
        (reg/f:SI 171)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC11") [flags 0x82] <string_cst 0x115d7180>)
        (nil)))

(insn 48 47 49 3 arch/arm/kernel/smp.c:427 (set (reg:SI 2 r2)
        (reg:SI 172)) 167 {*arm_movsi_insn} (nil))

(insn 49 48 50 3 arch/arm/kernel/smp.c:427 (set (reg:SI 3 r3)
        (reg/f:SI 173)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC12") [flags 0x82] <string_cst 0x11683780>)
        (nil)))

(call_insn 50 49 51 3 arch/arm/kernel/smp.c:427 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("seq_printf") [flags 0x41] <function_decl 0x11360700 seq_printf>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 51 50 76 3 arch/arm/kernel/smp.c:429 (set (reg/v:SI 167 [ cpu ])
        (const_int -1 [0xffffffffffffffff])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 3 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 166 167 168 169
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 166 167 168 169
;; rd  out 	(35)
6, 17, 26, 32, 33, 38, 39, 81, 87, 88, 493, 494, 495, 496, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 5) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u23(11){ }u24(13){ }u25(25){ }u26(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 166 167 168 169
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 167 168
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 174 175 176 177 178 179 180 181
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 166 167 168 169
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 174 175 176 177 178 179 180 181
;; live  kill	 14 [lr]
;; rd  in  	(35)
2, 17, 26, 32, 33, 38, 39, 83, 87, 88, 493, 494, 495, 496, 497, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518
;; rd  gen 	(9)
4, 505, 506, 507, 508, 509, 510, 511, 512
;; rd  kill	(22)
0, 1, 2, 3, 4, 5, 6, 7, 8, 40, 41, 42, 43, 44, 505, 506, 507, 508, 509, 510, 511, 512

;; Pred edge  5 [91.0%] 
(code_label 76 51 54 4 85 "" [1 uses])

(note 54 76 55 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 55 54 56 4 arch/arm/kernel/smp.c:430 (set (reg/f:SI 174)
        (symbol_ref/v/f:SI ("*.LC9") [flags 0x82] <string_cst 0x1167e540>)) 167 {*arm_movsi_insn} (nil))

(insn 56 55 57 4 arch/arm/kernel/smp.c:430 (set (reg/f:SI 175)
        (symbol_ref:SI ("irq_stat") [flags 0xc0] <var_decl 0x10ffef00 irq_stat>)) 167 {*arm_movsi_insn} (nil))

(insn 57 56 58 4 arch/arm/kernel/smp.c:430 (set (reg:SI 176)
        (ashift:SI (reg/v:SI 167 [ cpu ])
            (const_int 3 [0x3]))) 117 {*arm_shiftsi3} (nil))

(insn 58 57 60 4 arch/arm/kernel/smp.c:430 (set (reg:SI 177)
        (plus:SI (reg:SI 176)
            (reg/v:SI 166 [ i ]))) 4 {*arm_addsi3} (nil))

(insn 60 58 61 4 arch/arm/kernel/smp.c:430 (set (reg:SI 179)
        (ashift:SI (reg:SI 177)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 61 60 62 4 arch/arm/kernel/smp.c:430 (set (reg:SI 180)
        (plus:SI (reg/f:SI 175)
            (reg:SI 179))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (plus:SI (reg:SI 179)
            (symbol_ref:SI ("irq_stat") [flags 0xc0] <var_decl 0x10ffef00 irq_stat>))
        (nil)))

(insn 62 61 63 4 arch/arm/kernel/smp.c:430 (set (reg/f:SI 181)
        (plus:SI (reg:SI 180)
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (nil))

(insn 63 62 64 4 arch/arm/kernel/smp.c:430 (set (reg:SI 0 r0)
        (reg/v/f:SI 168 [ p ])) 167 {*arm_movsi_insn} (nil))

(insn 64 63 65 4 arch/arm/kernel/smp.c:430 (set (reg:SI 1 r1)
        (reg/f:SI 174)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC9") [flags 0x82] <string_cst 0x1167e540>)
        (nil)))

(insn 65 64 66 4 arch/arm/kernel/smp.c:430 (set (reg:SI 2 r2)
        (mem/s/j:SI (reg/f:SI 181) [0 <variable>.ipi_irqs S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn 66 65 67 4 arch/arm/kernel/smp.c:430 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("seq_printf") [flags 0x41] <function_decl 0x11360700 seq_printf>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))
;; End of basic block 4 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 166 167 168 169
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 166 167 168 169
;; rd  out 	(35)
4, 17, 26, 32, 33, 38, 39, 83, 87, 88, 493, 494, 495, 496, 497, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518


;; Succ edge  5 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 3 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u41(11){ }u42(13){ }u43(25){ }u44(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 166 167 168 169
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 167
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 165 167 182 183 184
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 166 167 168 169
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 24 [cc] 165 167 182 183 184
;; live  kill	 14 [lr]
;; rd  in  	(38)
4, 6, 17, 26, 32, 33, 38, 39, 81, 83, 87, 88, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518
;; rd  gen 	(7)
2, 83, 494, 497, 513, 514, 515
;; rd  kill	(26)
0, 1, 2, 3, 4, 5, 6, 7, 8, 40, 41, 42, 43, 44, 81, 82, 83, 84, 85, 86, 494, 497, 498, 513, 514, 515

;; Pred edge  3 [100.0%]  (fallthru)
;; Pred edge  4 [100.0%]  (fallthru,dfs_back)
(code_label 67 66 68 5 84 "" [0 uses])

(note 68 67 69 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 69 68 70 5 include/linux/cpumask.h:174 (set (reg:SI 182)
        (plus:SI (reg/v:SI 167 [ cpu ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 70 69 71 5 include/linux/cpumask.h:174 (set (reg:SI 0 r0)
        (reg/f:SI 164 [ D.27263 ])) 167 {*arm_movsi_insn} (nil))

(insn 71 70 72 5 include/linux/cpumask.h:174 (set (reg:SI 1 r1)
        (const_int 2 [0x2])) 167 {*arm_movsi_insn} (nil))

(insn 72 71 73 5 include/linux/cpumask.h:174 (set (reg:SI 2 r2)
        (reg:SI 182)) 167 {*arm_movsi_insn} (nil))

(call_insn 73 72 74 5 include/linux/cpumask.h:174 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("_find_next_bit_le") [flags 0x41] <function_decl 0x109c0980 _find_next_bit_le>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 74 73 77 5 include/linux/cpumask.h:174 (set (reg/v:SI 167 [ cpu ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 77 74 78 5 arch/arm/kernel/smp.c:429 discrim 1 (set (reg/f:SI 183)
        (symbol_ref:SI ("nr_cpu_ids") [flags 0xc0] <var_decl 0x10c5bea0 nr_cpu_ids>)) 167 {*arm_movsi_insn} (nil))

(insn 78 77 79 5 arch/arm/kernel/smp.c:429 discrim 1 (set (reg:SI 184 [ nr_cpu_ids ])
        (mem/c/i:SI (reg/f:SI 183) [0 nr_cpu_ids+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 79 78 80 5 arch/arm/kernel/smp.c:429 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 167 [ cpu ])
            (reg:SI 184 [ nr_cpu_ids ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 80 79 81 5 arch/arm/kernel/smp.c:429 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 76)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil)))
;; End of basic block 5 -> ( 4 6)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 166 167 168 169
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 166 167 168 169
;; rd  out 	(35)
2, 17, 26, 32, 33, 38, 39, 83, 87, 88, 493, 494, 495, 496, 497, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518


;; Succ edge  4 [91.0%] 
;; Succ edge  6 [9.0%]  (fallthru)

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u58(11){ }u59(13){ }u60(25){ }u61(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 166 168 169
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 168
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 166 185 186 187
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 166 168 169
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 24 [cc] 166 185 186 187
;; live  kill	 14 [lr]
;; rd  in  	(35)
2, 17, 26, 32, 33, 38, 39, 83, 87, 88, 493, 494, 495, 496, 497, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518
;; rd  gen 	(6)
0, 81, 495, 516, 517, 518
;; rd  kill	(25)
0, 1, 2, 3, 4, 5, 6, 7, 8, 40, 41, 42, 43, 44, 81, 82, 83, 84, 85, 86, 495, 496, 516, 517, 518

;; Pred edge  5 [9.0%]  (fallthru)
(note 81 80 82 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 82 81 83 6 arch/arm/kernel/smp.c:433 (set (reg/f:SI 185)
        (symbol_ref/v/f:SI ("*.LC13") [flags 0x82] <string_cst 0x11689360>)) 167 {*arm_movsi_insn} (nil))

(insn 83 82 84 6 arch/arm/kernel/smp.c:433 (set (reg/f:SI 186)
        (symbol_ref:SI ("*.LANCHOR2") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 84 83 85 6 arch/arm/kernel/smp.c:433 (set (reg:SI 187)
        (ashift:SI (reg/v:SI 166 [ i ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 85 84 86 6 arch/arm/kernel/smp.c:433 (set (reg:SI 0 r0)
        (reg/v/f:SI 168 [ p ])) 167 {*arm_movsi_insn} (nil))

(insn 86 85 87 6 arch/arm/kernel/smp.c:433 (set (reg:SI 1 r1)
        (reg/f:SI 185)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC13") [flags 0x82] <string_cst 0x11689360>)
        (nil)))

(insn 87 86 88 6 arch/arm/kernel/smp.c:433 (set (reg:SI 2 r2)
        (mem/s/u/f/j:SI (plus:SI (reg/f:SI 186)
                (reg:SI 187)) [0 ipi_types S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn 88 87 89 6 arch/arm/kernel/smp.c:433 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("seq_printf") [flags 0x41] <function_decl 0x11360700 seq_printf>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 89 88 91 6 arch/arm/kernel/smp.c:426 (set (reg/v:SI 166 [ i ])
        (plus:SI (reg/v:SI 166 [ i ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 91 89 92 6 arch/arm/kernel/smp.c:426 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 166 [ i ])
            (const_int 6 [0x6]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 92 91 100 6 arch/arm/kernel/smp.c:426 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 90)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 8333 [0x208d])
        (nil)))
;; End of basic block 6 -> ( 3 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 166 168 169
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 166 168 169
;; rd  out 	(34)
0, 17, 26, 32, 33, 38, 39, 81, 87, 88, 493, 494, 495, 497, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518


;; Succ edge  3 [83.3%]  (dfs_back)
;; Succ edge  7 [16.7%]  (fallthru)

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u74(11){ }u75(13){ }u76(25){ }u77(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(34)
0, 17, 26, 32, 33, 38, 39, 81, 87, 88, 493, 494, 495, 497, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518
;; rd  gen 	(0)

;; rd  kill	(0)


;; Pred edge  6 [16.7%]  (fallthru)
(note 100 92 0 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 7 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(34)
0, 17, 26, 32, 33, 38, 39, 81, 87, 88, 493, 494, 495, 497, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 59.
deleting insn with uid = 75.
ending the processing of deferred insns

;; Function smp_cpus_done (smp_cpus_done)[0:1412] (unlikely executed)

;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5
;;
;; Loop 1
;;  header 4, latch 3
;;  depth 1, outer 0
;;  nodes: 4 3
;; 2 succs { 4 }
;; 3 succs { 4 }
;; 4 succs { 3 5 }
;; 5 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 10 (  1.7)
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 11 (  1.8)
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 11 (  1.8)

In insn 55, replacing
 (reg/f:SI 153)
 with (symbol_ref/v/f:SI ("*.LC14") [flags 0x82] <string_cst 0x11693120>)
Changes to insn 55 not profitable


try_optimize_cfg iteration 1

deferring deletion of insn with uid = 51.
deferring deletion of insn with uid = 18.
Deleted 2 trivially dead insns

Number of successful forward propagations: 0



smp_cpus_done

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={13d,11u} r1={12d,6u} r2={9d,2u} r3={8d,1u} r11={1d,5u} r12={7d} r13={1d,11u} r14={6d,1u} r15={6d} r16={6d} r17={6d} r18={6d} r19={6d} r20={6d} r21={6d} r22={6d} r23={6d} r24={7d,1u} r25={1d,5u} r26={1d,4u} r27={6d} r28={6d} r29={6d} r30={6d} r31={6d} r32={6d} r33={6d} r34={6d} r35={6d} r36={6d} r37={6d} r38={6d} r39={6d} r40={6d} r41={6d} r42={6d} r43={6d} r44={6d} r45={6d} r46={6d} r47={6d} r48={6d} r49={6d} r50={6d} r51={6d} r52={6d} r53={6d} r54={6d} r55={6d} r56={6d} r57={6d} r58={6d} r59={6d} r60={6d} r61={6d} r62={6d} r63={6d} r64={6d} r65={6d} r66={6d} r67={6d} r68={6d} r69={6d} r70={6d} r71={6d} r72={6d} r73={6d} r74={6d} r75={6d} r76={6d} r77={6d} r78={6d} r79={6d} r80={6d} r81={6d} r82={6d} r83={6d} r84={6d} r85={6d} r86={6d} r87={6d} r88={6d} r89={6d} r90={6d} r91={6d} r92={6d} r93={6d} r94={6d} r95={6d} r96={6d} r97={6d} r98={6d} r99={6d} r100={6d} r101={6d} r102={6d} r103={6d} r104={6d} r105={6d} r106={6d} r107={6d} r108={6d} r109={6d} r110={6d} r111={6d} r112={6d} r113={6d} r114={6d} r115={6d} r116={6d} r117={6d} r118={6d} r119={6d} r120={6d} r121={6d} r122={6d} r123={6d} r124={6d} r125={6d} r126={6d} r127={6d} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={2d,3u,2d} r138={2d,3u} r139={1d,2u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r157={1d,1u} r161={1d,1d} r167={1d,1u} 
;;    total ref usage 827{751d,73u,3e} in 45{39 regular + 6 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 43, 44, 45, 46, 47, 48, 49, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725
0[0,13] 1[13,12] 2[25,9] 3[34,8] 11[42,1] 12[43,7] 13[50,1] 14[51,6] 15[57,6] 16[63,6] 17[69,6] 18[75,6] 19[81,6] 20[87,6] 21[93,6] 22[99,6] 23[105,6] 24[111,7] 25[118,1] 26[119,1] 27[120,6] 28[126,6] 29[132,6] 30[138,6] 31[144,6] 32[150,6] 33[156,6] 34[162,6] 35[168,6] 36[174,6] 37[180,6] 38[186,6] 39[192,6] 40[198,6] 41[204,6] 42[210,6] 43[216,6] 44[222,6] 45[228,6] 46[234,6] 47[240,6] 48[246,6] 49[252,6] 50[258,6] 51[264,6] 52[270,6] 53[276,6] 54[282,6] 55[288,6] 56[294,6] 57[300,6] 58[306,6] 59[312,6] 60[318,6] 61[324,6] 62[330,6] 63[336,6] 64[342,6] 65[348,6] 66[354,6] 67[360,6] 68[366,6] 69[372,6] 70[378,6] 71[384,6] 72[390,6] 73[396,6] 74[402,6] 75[408,6] 76[414,6] 77[420,6] 78[426,6] 79[432,6] 80[438,6] 81[444,6] 82[450,6] 83[456,6] 84[462,6] 85[468,6] 86[474,6] 87[480,6] 88[486,6] 89[492,6] 90[498,6] 91[504,6] 92[510,6] 93[516,6] 94[522,6] 95[528,6] 96[534,6] 97[540,6] 98[546,6] 99[552,6] 100[558,6] 101[564,6] 102[570,6] 103[576,6] 104[582,6] 105[588,6] 106[594,6] 107[600,6] 108[606,6] 109[612,6] 110[618,6] 111[624,6] 112[630,6] 113[636,6] 114[642,6] 115[648,6] 116[654,6] 117[660,6] 118[666,6] 119[672,6] 120[678,6] 121[684,6] 122[690,6] 123[696,6] 124[702,6] 125[708,6] 126[714,6] 127[720,6] 133[726,1] 134[727,1] 135[728,1] 136[729,1] 137[730,2] 138[732,2] 139[734,1] 141[735,1] 142[736,1] 143[737,1] 144[738,1] 145[739,1] 146[740,1] 147[741,1] 148[742,1] 149[743,1] 150[744,1] 151[745,1] 152[746,1] 153[747,1] 157[748,1] 161[749,1] 167[750,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 134 137 138 139 141
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 134 137 138 139 141
;; live  kill	
;; rd  in  	(10)
12, 24, 33, 41, 42, 49, 50, 56, 118, 119
;; rd  gen 	(5)
727, 731, 733, 734, 735
;; rd  kill	(7)
727, 730, 731, 732, 733, 734, 735

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 arch/arm/kernel/smp.c:344 discrim 1 (set (reg/f:SI 141)
        (symbol_ref:SI ("cpu_online_mask") [flags 0xc0] <var_decl 0x10c5bf60 cpu_online_mask>)) 167 {*arm_movsi_insn} (nil))

(insn 7 6 8 2 arch/arm/kernel/smp.c:344 discrim 1 (set (reg/f:SI 139 [ cpu_online_mask.405 ])
        (mem/u/f/c/i:SI (reg/f:SI 141) [0 cpu_online_mask+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 8 7 9 2 include/linux/cpumask.h:174 (set (reg/f:SI 134 [ D.27270 ])
        (reg/f:SI 139 [ cpu_online_mask.405 ])) 167 {*arm_movsi_insn} (nil))

(insn 9 8 10 2 arch/arm/kernel/smp.c:342 (set (reg/v:SI 137 [ bogosum ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 10 9 31 2 arch/arm/kernel/smp.c:344 (set (reg/v:SI 138 [ cpu ])
        (const_int -1 [0xffffffffffffffff])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 2 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 137 138 139
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 137 138 139
;; rd  out 	(15)
12, 24, 33, 41, 42, 49, 50, 56, 118, 119, 727, 731, 733, 734, 735


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 4) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u6(11){ }u7(13){ }u8(25){ }u9(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 137 138 139
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138
;; lr  def 	 136 137 142 143 144 145 146 147 148
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 137 138 139
;; live  gen 	 136 137 142 143 144 145 146 147 148
;; live  kill	
;; rd  in  	(27)
10, 24, 33, 41, 42, 49, 50, 116, 118, 119, 727, 728, 729, 730, 731, 732, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744
;; rd  gen 	(9)
729, 730, 736, 737, 738, 739, 740, 741, 742
;; rd  kill	(10)
729, 730, 731, 736, 737, 738, 739, 740, 741, 742

;; Pred edge  4 [91.0%] 
(code_label 31 10 13 3 93 "" [1 uses])

(note 13 31 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 14 13 15 3 arch/arm/kernel/smp.c:345 (set (reg/f:SI 142)
        (symbol_ref:SI ("cpu_data") [flags 0xc0] <var_decl 0x11431540 cpu_data>)) 167 {*arm_movsi_insn} (nil))

(insn 15 14 16 3 arch/arm/kernel/smp.c:345 (set (reg/v:SI 136 [ __ptr ])
        (asm_operands:SI ("") ("=r") 0 [
                (reg/f:SI 142)
            ]
             [
                (asm_input:SI ("0") 0)
            ] 8533741)) -1 (nil))

(insn 16 15 17 3 arch/arm/kernel/smp.c:345 (set (reg/f:SI 143)
        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10c98e40 __per_cpu_offset>)) 167 {*arm_movsi_insn} (nil))

(insn 17 16 19 3 arch/arm/kernel/smp.c:345 (set (reg:SI 144)
        (mem/s/j:SI (plus:SI (mult:SI (reg/v:SI 138 [ cpu ])
                    (const_int 4 [0x4]))
                (reg/f:SI 143)) [0 __per_cpu_offset S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 19 17 20 3 arch/arm/kernel/smp.c:345 (set (reg:SI 146)
        (plus:SI (reg/v:SI 136 [ __ptr ])
            (reg:SI 144))) 4 {*arm_addsi3} (nil))

(insn 20 19 21 3 arch/arm/kernel/smp.c:345 (set (reg/f:SI 147)
        (plus:SI (reg:SI 146)
            (const_int 56 [0x38]))) 4 {*arm_addsi3} (nil))

(insn 21 20 22 3 arch/arm/kernel/smp.c:345 (set (reg:SI 148 [ <variable>.loops_per_jiffy ])
        (mem/s/j:SI (reg/f:SI 147) [0 <variable>.loops_per_jiffy+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 22 21 23 3 arch/arm/kernel/smp.c:345 (set (reg/v:SI 137 [ bogosum ])
        (plus:SI (reg/v:SI 137 [ bogosum ])
            (reg:SI 148 [ <variable>.loops_per_jiffy ]))) 4 {*arm_addsi3} (nil))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 137 138 139
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 137 138 139
;; rd  out 	(26)
10, 24, 33, 41, 42, 49, 50, 116, 118, 119, 727, 728, 729, 730, 732, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744


;; Succ edge  4 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u19(11){ }u20(13){ }u21(25){ }u22(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 137 138 139
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 138
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 135 138 149 150
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 137 138 139
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 24 [cc] 135 138 149 150
;; live  kill	 14 [lr]
;; rd  in  	(30)
10, 12, 24, 33, 41, 42, 49, 50, 56, 116, 118, 119, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744
;; rd  gen 	(6)
10, 116, 728, 732, 743, 744
;; rd  kill	(31)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 51, 52, 53, 54, 55, 56, 111, 112, 113, 114, 115, 116, 117, 728, 732, 733, 743, 744

;; Pred edge  2 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%]  (fallthru,dfs_back)
(code_label 23 22 24 4 92 "" [0 uses])

(note 24 23 25 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 25 24 26 4 include/linux/cpumask.h:174 (set (reg:SI 135 [ D.27269 ])
        (plus:SI (reg/v:SI 138 [ cpu ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 26 25 27 4 include/linux/cpumask.h:174 (set (reg:SI 0 r0)
        (reg/f:SI 134 [ D.27270 ])) 167 {*arm_movsi_insn} (nil))

(insn 27 26 28 4 include/linux/cpumask.h:174 (set (reg:SI 1 r1)
        (const_int 2 [0x2])) 167 {*arm_movsi_insn} (nil))

(insn 28 27 29 4 include/linux/cpumask.h:174 (set (reg:SI 2 r2)
        (reg:SI 135 [ D.27269 ])) 167 {*arm_movsi_insn} (nil))

(call_insn 29 28 30 4 include/linux/cpumask.h:174 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("_find_next_bit_le") [flags 0x41] <function_decl 0x109c0980 _find_next_bit_le>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 30 29 32 4 include/linux/cpumask.h:174 (set (reg/v:SI 138 [ cpu ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 32 30 33 4 arch/arm/kernel/smp.c:344 discrim 1 (set (reg/f:SI 149)
        (symbol_ref:SI ("nr_cpu_ids") [flags 0xc0] <var_decl 0x10c5bea0 nr_cpu_ids>)) 167 {*arm_movsi_insn} (nil))

(insn 33 32 34 4 arch/arm/kernel/smp.c:344 discrim 1 (set (reg:SI 150 [ nr_cpu_ids ])
        (mem/c/i:SI (reg/f:SI 149) [0 nr_cpu_ids+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 34 33 35 4 arch/arm/kernel/smp.c:344 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 138 [ cpu ])
            (reg:SI 150 [ nr_cpu_ids ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 35 34 36 4 arch/arm/kernel/smp.c:344 discrim 1 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 31)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil)))
;; End of basic block 4 -> ( 3 5)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 137 138 139
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 137 138 139
;; rd  out 	(27)
10, 24, 33, 41, 42, 49, 50, 116, 118, 119, 727, 728, 729, 730, 731, 732, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744


;; Succ edge  3 [91.0%] 
;; Succ edge  5 [9.0%]  (fallthru)

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u35(11){ }u36(13){ }u37(25){ }u38(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 151 152 153 157 161 167
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 133 151 152 153 157 161 167
;; live  kill	 14 [lr]
;; rd  in  	(27)
10, 24, 33, 41, 42, 49, 50, 116, 118, 119, 727, 728, 729, 730, 731, 732, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744
;; rd  gen 	(8)
1, 726, 745, 746, 747, 748, 749, 750
;; rd  kill	(26)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 51, 52, 53, 54, 55, 56, 726, 745, 746, 747, 748, 749, 750

;; Pred edge  4 [9.0%]  (fallthru)
(note 36 35 37 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 37 36 38 5 include/asm-generic/bitops/arch_hweight.h:8 (set (reg:SI 152 [ <variable>.bits ])
        (mem/s/j:SI (reg/f:SI 139 [ cpu_online_mask.405 ]) [0 <variable>.bits+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 38 37 39 5 include/asm-generic/bitops/arch_hweight.h:8 (set (reg:SI 151)
        (and:SI (reg:SI 152 [ <variable>.bits ])
            (const_int 3 [0x3]))) 67 {*arm_andsi3_insn} (nil))

(insn 39 38 40 5 include/asm-generic/bitops/arch_hweight.h:8 (set (reg:SI 0 r0)
        (reg:SI 151)) 167 {*arm_movsi_insn} (nil))

(call_insn 40 39 41 5 include/asm-generic/bitops/arch_hweight.h:8 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__sw_hweight32") [flags 0x41] <function_decl 0x5118aa00 __sw_hweight32>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 41 40 42 5 include/asm-generic/bitops/arch_hweight.h:8 (set (reg:SI 133 [ D.27281 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 42 41 43 5 arch/arm/kernel/smp.c:347 (set (reg/f:SI 153)
        (symbol_ref/v/f:SI ("*.LC14") [flags 0x82] <string_cst 0x11693120>)) 167 {*arm_movsi_insn} (nil))

(insn 43 42 44 5 arch/arm/kernel/smp.c:347 (set (reg:SI 0 r0)
        (reg/v:SI 137 [ bogosum ])) 167 {*arm_movsi_insn} (nil))

(insn 44 43 45 5 arch/arm/kernel/smp.c:347 (set (reg:SI 1 r1)
        (const_int 5000 [0x1388])) 167 {*arm_movsi_insn} (nil))

(call_insn/u 45 44 46 5 arch/arm/kernel/smp.c:347 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_uidiv") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 46 45 47 5 arch/arm/kernel/smp.c:347 (set (reg:SI 157)
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (udiv:SI (reg/v:SI 137 [ bogosum ])
            (const_int 5000 [0x1388]))
        (nil)))

(insn 47 46 48 5 arch/arm/kernel/smp.c:347 (set (reg:SI 0 r0)
        (reg/v:SI 137 [ bogosum ])) 167 {*arm_movsi_insn} (nil))

(insn 48 47 49 5 arch/arm/kernel/smp.c:347 (set (reg:SI 1 r1)
        (const_int 50 [0x32])) 167 {*arm_movsi_insn} (nil))

(call_insn/u 49 48 50 5 arch/arm/kernel/smp.c:347 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_uidiv") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 50 49 52 5 arch/arm/kernel/smp.c:347 (set (reg:SI 161)
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (udiv:SI (reg/v:SI 137 [ bogosum ])
            (const_int 50 [0x32]))
        (nil)))

(insn 52 50 53 5 arch/arm/kernel/smp.c:347 (set (reg:SI 1 r1)
        (const_int 100 [0x64])) 167 {*arm_movsi_insn} (nil))

(call_insn/u 53 52 54 5 arch/arm/kernel/smp.c:347 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_uidivmod") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 54 53 55 5 arch/arm/kernel/smp.c:347 (set (reg:SI 167 [+4 ])
        (reg:SI 1 r1 [+4 ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (umod:SI (reg:SI 161)
            (const_int 100 [0x64]))
        (nil)))

(insn 55 54 56 5 arch/arm/kernel/smp.c:347 (set (reg:SI 0 r0)
        (reg/f:SI 153)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC14") [flags 0x82] <string_cst 0x11693120>)
        (nil)))

(insn 56 55 57 5 arch/arm/kernel/smp.c:347 (set (reg:SI 1 r1)
        (reg:SI 133 [ D.27281 ])) 167 {*arm_movsi_insn} (nil))

(insn 57 56 58 5 arch/arm/kernel/smp.c:347 (set (reg:SI 2 r2)
        (reg:SI 157)) 167 {*arm_movsi_insn} (nil))

(insn 58 57 59 5 arch/arm/kernel/smp.c:347 (set (reg:SI 3 r3)
        (reg:SI 167 [+4 ])) 167 {*arm_movsi_insn} (nil))

(call_insn/j 59 58 0 5 arch/arm/kernel/smp.c:347 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 5 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(34)
1, 24, 33, 41, 42, 49, 50, 116, 118, 119, 726, 727, 728, 729, 730, 731, 732, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

starting the processing of deferred insns
deleting insn with uid = 18.
deleting insn with uid = 51.
ending the processing of deferred insns

;; Function do_local_timer (do_local_timer)[0:1421]

;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4
;; 2 succs { 3 4 }
;; 3 succs { 4 }
;; 4 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 5 count 7 (  1.4)
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 5 count 8 (  1.6)
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 5 count 8 (  1.6)

In insn 15, replacing
 (reg/f:SI 146)
 with (symbol_ref:SI ("__irq_regs") [flags 0xc0] <var_decl 0x11361780 __irq_regs>)
Changes to insn 15 not profitable

In insn 18, replacing
 (reg/f:SI 147)
 with (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10c98e40 __per_cpu_offset>)
Changes to insn 18 not profitable

In insn 37, replacing
 (plus:SI (reg/f:SI 160)
        (reg:SI 162))
 with (plus:SI (reg:SI 162)
        (symbol_ref:SI ("irq_stat") [flags 0xc0] <var_decl 0x10ffef00 irq_stat>))
Changes to insn 37 not recognized
 Setting REG_EQUAL note

In insn 39, replacing
 (reg/f:SI 160)
 with (symbol_ref:SI ("irq_stat") [flags 0xc0] <var_decl 0x10ffef00 irq_stat>)
Changes to insn 39 not profitable

In insn 40, replacing
 (reg:SI 161)
 with (const_int 4 [0x4])
Changes to insn 40 not profitable

In insn 44, replacing
 (mem/s/j:SI (reg/f:SI 164) [0 <variable>.local_timer_irqs+0 S4 A32])
 with (mem/s/j:SI (plus:SI (reg:SI 163)
            (const_int 4 [0x4])) [0 <variable>.local_timer_irqs+0 S4 A32])
Changed insn 44
deferring rescan insn with uid = 44.
deferring rescan insn with uid = 44.

In insn 46, replacing
 (mem/s/j:SI (reg/f:SI 164) [0 <variable>.local_timer_irqs+0 S4 A32])
 with (mem/s/j:SI (plus:SI (reg:SI 163)
            (const_int 4 [0x4])) [0 <variable>.local_timer_irqs+0 S4 A32])
Changed insn 46
deferring rescan insn with uid = 46.
deferring rescan insn with uid = 46.


try_optimize_cfg iteration 1

deferring deletion of insn with uid = 54.
deferring deletion of insn with uid = 43.
deferring deletion of insn with uid = 42.
deferring deletion of insn with uid = 41.
deferring deletion of insn with uid = 40.
deferring deletion of insn with uid = 39.
deferring deletion of insn with uid = 38.
deferring deletion of insn with uid = 35.
deferring deletion of insn with uid = 33.
deferring deletion of insn with uid = 26.
deferring deletion of insn with uid = 25.
deferring deletion of insn with uid = 24.
deferring deletion of insn with uid = 22.
deferring deletion of insn with uid = 21.
deferring deletion of insn with uid = 20.
deferring deletion of insn with uid = 19.
deferring deletion of insn with uid = 18.
deferring deletion of insn with uid = 17.
deferring deletion of insn with uid = 16.
deferring deletion of insn with uid = 15.
deferring deletion of insn with uid = 8.
Deleted 21 trivially dead insns

Number of successful forward propagations: 2



do_local_timer

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={3d,2u} r1={3d} r2={3d} r3={3d} r11={1d,4u} r12={3d} r13={1d,12u,4d} r14={3d,1u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={3d,1u} r25={1d,4u} r26={1d,3u} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} r134={1d,1u} r135={1d} r136={1d} r137={1d,3u} r138={1d} r139={1d} r140={1d} r141={1d} r142={1d,1u} r143={1d,1u} r144={1d,2u} r145={1d,1u} r146={1d,2u} r147={1d,2u} r148={1d,4u} r149={1d,3u} r150={1d,2u} r151={1d,3u} r152={1d} r153={1d} r154={1d} r155={1d} r156={1d} r157={1d} r158={1d} r159={1d} r160={1d,2u} r161={1d,1u} r162={1d,2u} r163={1d,4u} r164={1d,1u} r165={1d} r166={1d} r167={1d} r168={1d} r169={1d} r170={1d,1u} r171={1d,1u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r176={1d,1u} r177={1d,1u} r178={1d,1u} 
;;    total ref usage 363{289d,70u,4e} in 30{28 regular + 2 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 13, 14, 15, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244
0[0,3] 1[3,3] 2[6,3] 3[9,3] 11[12,1] 12[13,3] 13[16,1] 14[17,3] 15[20,2] 16[22,2] 17[24,2] 18[26,2] 19[28,2] 20[30,2] 21[32,2] 22[34,2] 23[36,2] 24[38,3] 25[41,1] 26[42,1] 27[43,2] 28[45,2] 29[47,2] 30[49,2] 31[51,2] 32[53,2] 33[55,2] 34[57,2] 35[59,2] 36[61,2] 37[63,2] 38[65,2] 39[67,2] 40[69,2] 41[71,2] 42[73,2] 43[75,2] 44[77,2] 45[79,2] 46[81,2] 47[83,2] 48[85,2] 49[87,2] 50[89,2] 51[91,2] 52[93,2] 53[95,2] 54[97,2] 55[99,2] 56[101,2] 57[103,2] 58[105,2] 59[107,2] 60[109,2] 61[111,2] 62[113,2] 63[115,2] 64[117,2] 65[119,2] 66[121,2] 67[123,2] 68[125,2] 69[127,2] 70[129,2] 71[131,2] 72[133,2] 73[135,2] 74[137,2] 75[139,2] 76[141,2] 77[143,2] 78[145,2] 79[147,2] 80[149,2] 81[151,2] 82[153,2] 83[155,2] 84[157,2] 85[159,2] 86[161,2] 87[163,2] 88[165,2] 89[167,2] 90[169,2] 91[171,2] 92[173,2] 93[175,2] 94[177,2] 95[179,2] 96[181,2] 97[183,2] 98[185,2] 99[187,2] 100[189,2] 101[191,2] 102[193,2] 103[195,2] 104[197,2] 105[199,2] 106[201,2] 107[203,2] 108[205,2] 109[207,2] 110[209,2] 111[211,2] 112[213,2] 113[215,2] 114[217,2] 115[219,2] 116[221,2] 117[223,2] 118[225,2] 119[227,2] 120[229,2] 121[231,2] 122[233,2] 123[235,2] 124[237,2] 125[239,2] 126[241,2] 127[243,2] 134[245,1] 135[246,1] 136[247,1] 137[248,1] 138[249,1] 139[250,1] 140[251,1] 141[252,1] 142[253,1] 143[254,1] 144[255,1] 145[256,1] 146[257,1] 147[258,1] 148[259,1] 149[260,1] 150[261,1] 151[262,1] 152[263,1] 153[264,1] 154[265,1] 155[266,1] 156[267,1] 157[268,1] 158[269,1] 159[270,1] 160[271,1] 161[272,1] 162[273,1] 163[274,1] 164[275,1] 165[276,1] 166[277,1] 167[278,1] 168[279,1] 169[280,1] 170[281,1] 171[282,1] 173[283,1] 174[284,1] 175[285,1] 176[286,1] 177[287,1] 178[288,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 136 137 138 139 140 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 24 [cc] 136 137 138 139 140 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159
;; live  kill	 14 [lr]
;; rd  in  	(10)
2, 5, 8, 11, 12, 15, 16, 19, 41, 42
;; rd  gen 	(25)
1, 39, 247, 248, 249, 250, 251, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270
;; rd  kill	(32)
0, 1, 2, 17, 18, 19, 38, 39, 40, 247, 248, 249, 250, 251, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/kernel/smp.c:467 (set (reg/v/f:SI 145 [ regs ])
        (reg:SI 0 r0 [ regs ])) 167 {*arm_movsi_insn} (nil))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 include/asm-generic/irq_regs.h:32 discrim 4 (set (reg/f:SI 146)
        (symbol_ref:SI ("__irq_regs") [flags 0xc0] <var_decl 0x11361780 __irq_regs>)) 167 {*arm_movsi_insn} (nil))

(insn 7 6 9 2 include/asm-generic/irq_regs.h:32 discrim 4 (set (reg/v:SI 137 [ __ptr ])
        (asm_operands:SI ("") ("=r") 0 [
                (reg/f:SI 146)
            ]
             [
                (asm_input:SI ("0") 0)
            ] 8579566)) -1 (nil))

(insn 9 7 10 2 include/asm-generic/irq_regs.h:32 discrim 4 (set (reg/f:SI 147)
        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10c98e40 __per_cpu_offset>)) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 include/asm-generic/irq_regs.h:32 discrim 4 (set (reg:SI 149)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 11 10 12 2 include/asm-generic/irq_regs.h:32 discrim 4 (set (reg:SI 148)
        (and:SI (reg:SI 149)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg/f:SI 13 sp)
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 12 11 13 2 include/asm-generic/irq_regs.h:32 discrim 4 (set (reg:SI 150 [ <variable>.cpu ])
        (mem/s/j:SI (plus:SI (reg:SI 148)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 13 12 14 2 include/asm-generic/irq_regs.h:32 discrim 4 (set (reg:SI 151)
        (mem/s/j:SI (plus:SI (mult:SI (reg:SI 150 [ <variable>.cpu ])
                    (const_int 4 [0x4]))
                (reg/f:SI 147)) [0 __per_cpu_offset S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 14 13 23 2 include/asm-generic/irq_regs.h:32 discrim 4 (set (reg/v/f:SI 142 [ old_regs ])
        (mem/f:SI (plus:SI (reg/v:SI 137 [ __ptr ])
                (reg:SI 151)) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 23 14 27 2 include/asm-generic/irq_regs.h:33 discrim 4 (set (mem/f:SI (plus:SI (reg/v:SI 137 [ __ptr ])
                (reg:SI 151)) [0 S4 A32])
        (reg/v/f:SI 145 [ regs ])) 167 {*arm_movsi_insn} (nil))

(insn 27 23 28 2 arch/arm/kernel/smp.c:469 (set (reg:SI 144 [ D.26224 ])
        (mem/s/j:SI (plus:SI (reg:SI 148)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn 28 27 29 2 arch/arm/kernel/smp.c:471 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("twd_timer_ack") [flags 0x41] <function_decl 0x11513600 twd_timer_ack>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (nil))

(insn 29 28 30 2 arch/arm/kernel/smp.c:471 (set (reg:SI 143 [ D.26225 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 30 29 31 2 arch/arm/kernel/smp.c:471 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 143 [ D.26225 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 31 30 32 2 arch/arm/kernel/smp.c:471 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 48)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
        (nil)))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142 144
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 144
;; rd  out 	(33)
1, 5, 8, 11, 12, 15, 16, 39, 41, 42, 247, 248, 249, 250, 251, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270


;; Succ edge  3 [39.0%]  (fallthru)
;; Succ edge  4 [61.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u36(11){ }u37(13){ }u38(25){ }u39(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 144
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 141 160 161 162 163 164 165 166 167 168 169 170 171
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 144
;; live  gen 	 141 160 161 162 163 164 165 166 167 168 169 170 171
;; live  kill	 14 [lr]
;; rd  in  	(33)
1, 5, 8, 11, 12, 15, 16, 39, 41, 42, 247, 248, 249, 250, 251, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270
;; rd  gen 	(13)
252, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282
;; rd  kill	(16)
17, 18, 19, 252, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282

;; Pred edge  2 [39.0%]  (fallthru)
(note 32 31 34 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 34 32 36 3 arch/arm/kernel/smp.c:472 (set (reg/f:SI 160)
        (symbol_ref:SI ("irq_stat") [flags 0xc0] <var_decl 0x10ffef00 irq_stat>)) 167 {*arm_movsi_insn} (nil))

(insn 36 34 37 3 arch/arm/kernel/smp.c:472 (set (reg:SI 162)
        (ashift:SI (reg:SI 144 [ D.26224 ])
            (const_int 5 [0x5]))) 117 {*arm_shiftsi3} (nil))

(insn 37 36 44 3 arch/arm/kernel/smp.c:472 (set (reg:SI 163)
        (plus:SI (reg/f:SI 160)
            (reg:SI 162))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (plus:SI (reg:SI 162)
            (symbol_ref:SI ("irq_stat") [flags 0xc0] <var_decl 0x10ffef00 irq_stat>))
        (nil)))

(insn 44 37 45 3 arch/arm/kernel/smp.c:472 (set (reg:SI 170 [ <variable>.local_timer_irqs ])
        (mem/s/j:SI (plus:SI (reg:SI 163)
                (const_int 4 [0x4])) [0 <variable>.local_timer_irqs+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 45 44 46 3 arch/arm/kernel/smp.c:472 (set (reg:SI 171)
        (plus:SI (reg:SI 170 [ <variable>.local_timer_irqs ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 46 45 47 3 arch/arm/kernel/smp.c:472 (set (mem/s/j:SI (plus:SI (reg:SI 163)
                (const_int 4 [0x4])) [0 <variable>.local_timer_irqs+0 S4 A32])
        (reg:SI 171)) 167 {*arm_movsi_insn} (nil))

(call_insn 47 46 48 3 arch/arm/kernel/smp.c:473 (parallel [
            (call (mem:SI (symbol_ref:SI ("ipi_timer") [flags 0x3] <function_decl 0x1153a600 ipi_timer>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; rd  out 	(46)
1, 5, 8, 11, 12, 15, 16, 39, 41, 42, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 3 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u55(11){ }u56(13){ }u57(25){ }u58(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 134 135 173 174 175 176 177 178
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; live  gen 	 134 135 173 174 175 176 177 178
;; live  kill	
;; rd  in  	(46)
1, 5, 8, 11, 12, 15, 16, 39, 41, 42, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282
;; rd  gen 	(8)
245, 246, 283, 284, 285, 286, 287, 288
;; rd  kill	(8)
245, 246, 283, 284, 285, 286, 287, 288

;; Pred edge  3 [100.0%]  (fallthru)
;; Pred edge  2 [61.0%] 
(code_label 48 47 49 4 98 "" [1 uses])

(note 49 48 52 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 52 49 53 4 include/asm-generic/irq_regs.h:33 discrim 4 (set (reg/f:SI 173)
        (symbol_ref:SI ("__irq_regs") [flags 0xc0] <var_decl 0x11361780 __irq_regs>)) 167 {*arm_movsi_insn} (nil))

(insn 53 52 55 4 include/asm-generic/irq_regs.h:33 discrim 4 (set (reg/v:SI 134 [ __ptr ])
        (asm_operands:SI ("") ("=r") 0 [
                (reg/f:SI 173)
            ]
             [
                (asm_input:SI ("0") 0)
            ] 8579572)) -1 (nil))

(insn 55 53 56 4 include/asm-generic/irq_regs.h:33 discrim 4 (set (reg/f:SI 174)
        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10c98e40 __per_cpu_offset>)) 167 {*arm_movsi_insn} (nil))

(insn 56 55 57 4 include/asm-generic/irq_regs.h:33 discrim 4 (set (reg:SI 176)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 57 56 58 4 include/asm-generic/irq_regs.h:33 discrim 4 (set (reg:SI 175)
        (and:SI (reg:SI 176)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg/f:SI 13 sp)
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 58 57 59 4 include/asm-generic/irq_regs.h:33 discrim 4 (set (reg:SI 177 [ <variable>.cpu ])
        (mem/s/j:SI (plus:SI (reg:SI 175)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 59 58 60 4 include/asm-generic/irq_regs.h:33 discrim 4 (set (reg:SI 178)
        (mem/s/j:SI (plus:SI (mult:SI (reg:SI 177 [ <variable>.cpu ])
                    (const_int 4 [0x4]))
                (reg/f:SI 174)) [0 __per_cpu_offset S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 60 59 0 4 include/asm-generic/irq_regs.h:33 discrim 4 (set (mem/f:SI (plus:SI (reg/v:SI 134 [ __ptr ])
                (reg:SI 178)) [0 S4 A32])
        (reg/v/f:SI 142 [ old_regs ])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 4 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(54)
1, 5, 8, 11, 12, 15, 16, 39, 41, 42, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 8.
deleting insn with uid = 15.
deleting insn with uid = 16.
deleting insn with uid = 17.
deleting insn with uid = 18.
deleting insn with uid = 19.
deleting insn with uid = 20.
deleting insn with uid = 21.
deleting insn with uid = 22.
deleting insn with uid = 24.
deleting insn with uid = 25.
deleting insn with uid = 26.
deleting insn with uid = 33.
deleting insn with uid = 35.
deleting insn with uid = 38.
deleting insn with uid = 39.
deleting insn with uid = 40.
deleting insn with uid = 41.
deleting insn with uid = 42.
deleting insn with uid = 43.
deleting insn with uid = 54.
verify found no changes in insn with uid = 44.
verify found no changes in insn with uid = 46.
ending the processing of deferred insns

;; Function smp_prepare_cpus (smp_prepare_cpus)[0:1414] (unlikely executed)

;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4
;; 2 succs { 3 4 }
;; 3 succs { 1 }
;; 4 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 5 count 6 (  1.2)
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 5 count 8 (  1.6)
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 5 count 8 (  1.6)

In insn 26, replacing
 (mem/s/j:SI (reg/f:SI 150) [0 <variable>.loops_per_jiffy+0 S4 A32])
 with (mem/s/j:SI (plus:SI (reg:SI 149)
            (const_int 56 [0x38])) [0 <variable>.loops_per_jiffy+0 S4 A32])
Changed insn 26
deferring rescan insn with uid = 26.
deferring rescan insn with uid = 26.

In insn 34, replacing
 (subreg:SI (reg:QI 153) 0)
 with (reg:SI 154)
Changed insn 34
deferring rescan insn with uid = 34.

In insn 34, replacing
 (subreg:SI (reg:QI 155) 0)
 with (reg:SI 156)
Changed insn 34
deferring rescan insn with uid = 34.

In insn 41, replacing
 (reg/f:SI 139)
 with (symbol_ref:SI ("cpu_possible_mask") [flags 0xc0] <var_decl 0x10c5bf00 cpu_possible_mask>)
Changes to insn 41 not profitable


try_optimize_cfg iteration 1

deferring deletion of insn with uid = 41.
deferring deletion of insn with uid = 33.
deferring deletion of insn with uid = 30.
deferring deletion of insn with uid = 23.
deferring deletion of insn with uid = 21.
deferring deletion of insn with uid = 13.
Deleted 6 trivially dead insns

Number of successful forward propagations: 3



smp_prepare_cpus

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={8d,5u} r1={5d} r2={5d} r3={5d} r11={1d,4u} r12={5d} r13={1d,10u,1d} r14={4d,1u} r15={4d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={8d,3u} r25={1d,4u} r26={1d,3u} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={4d} r38={4d} r39={4d} r40={4d} r41={4d} r42={4d} r43={4d} r44={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={4d} r101={4d} r102={4d} r103={4d} r104={4d} r105={4d} r106={4d} r107={4d} r108={4d} r109={4d} r110={4d} r111={4d} r112={4d} r113={4d} r114={4d} r115={4d} r116={4d} r117={4d} r118={4d} r119={4d} r120={4d} r121={4d} r122={4d} r123={4d} r124={4d} r125={4d} r126={4d} r127={4d} r133={1d,2u} r134={1d,1u} r135={1d} r136={1d,2u} r137={1d,1u} r138={1d,2u} r139={1d,2u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d} r149={1d,2u} r150={1d} r151={1d,1u} r152={1d,1u} r153={1d} r154={1d,1u} r155={1d} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d} 
;;    total ref usage 570{512d,57u,1e} in 34{30 regular + 4 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 24, 25, 26, 27, 28, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483
0[0,8] 1[8,5] 2[13,5] 3[18,5] 11[23,1] 12[24,5] 13[29,1] 14[30,4] 15[34,4] 16[38,4] 17[42,4] 18[46,4] 19[50,4] 20[54,4] 21[58,4] 22[62,4] 23[66,4] 24[70,8] 25[78,1] 26[79,1] 27[80,4] 28[84,4] 29[88,4] 30[92,4] 31[96,4] 32[100,4] 33[104,4] 34[108,4] 35[112,4] 36[116,4] 37[120,4] 38[124,4] 39[128,4] 40[132,4] 41[136,4] 42[140,4] 43[144,4] 44[148,4] 45[152,4] 46[156,4] 47[160,4] 48[164,4] 49[168,4] 50[172,4] 51[176,4] 52[180,4] 53[184,4] 54[188,4] 55[192,4] 56[196,4] 57[200,4] 58[204,4] 59[208,4] 60[212,4] 61[216,4] 62[220,4] 63[224,4] 64[228,4] 65[232,4] 66[236,4] 67[240,4] 68[244,4] 69[248,4] 70[252,4] 71[256,4] 72[260,4] 73[264,4] 74[268,4] 75[272,4] 76[276,4] 77[280,4] 78[284,4] 79[288,4] 80[292,4] 81[296,4] 82[300,4] 83[304,4] 84[308,4] 85[312,4] 86[316,4] 87[320,4] 88[324,4] 89[328,4] 90[332,4] 91[336,4] 92[340,4] 93[344,4] 94[348,4] 95[352,4] 96[356,4] 97[360,4] 98[364,4] 99[368,4] 100[372,4] 101[376,4] 102[380,4] 103[384,4] 104[388,4] 105[392,4] 106[396,4] 107[400,4] 108[404,4] 109[408,4] 110[412,4] 111[416,4] 112[420,4] 113[424,4] 114[428,4] 115[432,4] 116[436,4] 117[440,4] 118[444,4] 119[448,4] 120[452,4] 121[456,4] 122[460,4] 123[464,4] 124[468,4] 125[472,4] 126[476,4] 127[480,4] 133[484,1] 134[485,1] 135[486,1] 136[487,1] 137[488,1] 138[489,1] 139[490,1] 140[491,1] 141[492,1] 142[493,1] 143[494,1] 144[495,1] 145[496,1] 146[497,1] 147[498,1] 148[499,1] 149[500,1] 150[501,1] 151[502,1] 152[503,1] 153[504,1] 154[505,1] 155[506,1] 156[507,1] 157[508,1] 158[509,1] 159[510,1] 160[511,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 24 [cc] 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159
;; live  kill	 14 [lr] 24 [cc]
;; rd  in  	(10)
7, 12, 17, 22, 23, 28, 29, 33, 78, 79
;; rd  gen 	(29)
5, 73, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510
;; rd  kill	(47)
0, 1, 2, 3, 4, 5, 6, 7, 30, 31, 32, 33, 70, 71, 72, 73, 74, 75, 76, 77, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/kernel/smp.c:362 (set (reg/v:SI 137 [ max_cpus ])
        (reg:SI 0 r0 [ max_cpus ])) 167 {*arm_movsi_insn} (nil))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 include/asm-generic/bitops/arch_hweight.h:8 (set (reg/f:SI 139)
        (symbol_ref:SI ("cpu_possible_mask") [flags 0xc0] <var_decl 0x10c5bf00 cpu_possible_mask>)) 167 {*arm_movsi_insn} (nil))

(insn 7 6 8 2 include/asm-generic/bitops/arch_hweight.h:8 (set (reg/f:SI 138 [ cpu_possible_mask ])
        (mem/u/f/c/i:SI (reg/f:SI 139) [0 cpu_possible_mask+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 8 7 9 2 include/asm-generic/bitops/arch_hweight.h:8 (set (reg:SI 141 [ <variable>.bits ])
        (mem/s/j:SI (reg/f:SI 138 [ cpu_possible_mask ]) [0 <variable>.bits+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 9 8 10 2 include/asm-generic/bitops/arch_hweight.h:8 (set (reg:SI 140)
        (and:SI (reg:SI 141 [ <variable>.bits ])
            (const_int 3 [0x3]))) 67 {*arm_andsi3_insn} (nil))

(insn 10 9 11 2 include/asm-generic/bitops/arch_hweight.h:8 (set (reg:SI 0 r0)
        (reg:SI 140)) 167 {*arm_movsi_insn} (nil))

(call_insn 11 10 12 2 include/asm-generic/bitops/arch_hweight.h:8 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__sw_hweight32") [flags 0x41] <function_decl 0x5118aa00 __sw_hweight32>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 12 11 14 2 include/asm-generic/bitops/arch_hweight.h:8 (set (reg:SI 136 [ D.27453 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 14 12 15 2 arch/arm/kernel/smp.c:269 (set (reg/f:SI 142)
        (symbol_ref:SI ("cpu_data") [flags 0xc0] <var_decl 0x11431540 cpu_data>)) 167 {*arm_movsi_insn} (nil))

(insn 15 14 16 2 arch/arm/kernel/smp.c:269 (set (reg/v:SI 134 [ __ptr ])
        (asm_operands:SI ("") ("=r") 0 [
                (reg/f:SI 142)
            ]
             [
                (asm_input:SI ("0") 0)
            ] 8524033)) -1 (nil))

(insn 16 15 17 2 arch/arm/kernel/smp.c:271 (set (reg/f:SI 143)
        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10c98e40 __per_cpu_offset>)) 167 {*arm_movsi_insn} (nil))

(insn 17 16 18 2 arch/arm/kernel/smp.c:271 (set (reg:SI 145)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 18 17 19 2 arch/arm/kernel/smp.c:271 (set (reg:SI 144)
        (and:SI (reg:SI 145)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg/f:SI 13 sp)
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 19 18 20 2 arch/arm/kernel/smp.c:271 (set (reg:SI 146 [ <variable>.cpu ])
        (mem/s/j:SI (plus:SI (reg:SI 144)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 20 19 22 2 arch/arm/kernel/smp.c:271 (set (reg:SI 147)
        (mem/s/j:SI (plus:SI (mult:SI (reg:SI 146 [ <variable>.cpu ])
                    (const_int 4 [0x4]))
                (reg/f:SI 143)) [0 __per_cpu_offset S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 22 20 24 2 arch/arm/kernel/smp.c:271 (set (reg:SI 149)
        (plus:SI (reg/v:SI 134 [ __ptr ])
            (reg:SI 147))) 4 {*arm_addsi3} (nil))

(insn 24 22 25 2 arch/arm/kernel/smp.c:271 (set (reg/f:SI 151)
        (symbol_ref:SI ("loops_per_jiffy") [flags 0xc0] <var_decl 0x10e34900 loops_per_jiffy>)) 167 {*arm_movsi_insn} (nil))

(insn 25 24 26 2 arch/arm/kernel/smp.c:271 (set (reg:SI 152 [ loops_per_jiffy ])
        (mem/c/i:SI (reg/f:SI 151) [0 loops_per_jiffy+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 26 25 27 2 arch/arm/kernel/smp.c:271 (set (mem/s/j:SI (plus:SI (reg:SI 149)
                (const_int 56 [0x38])) [0 <variable>.loops_per_jiffy+0 S4 A32])
        (reg:SI 152 [ loops_per_jiffy ])) 167 {*arm_movsi_insn} (nil))

(insn 27 26 28 2 arch/arm/kernel/smp.c:271 (parallel [
            (set (reg/v:SI 133 [ max_cpus.964 ])
                (umin:SI (reg:SI 136 [ D.27453 ])
                    (reg/v:SI 137 [ max_cpus ])))
            (clobber (reg:CC 24 cc))
        ]) 107 {*arm_uminsi3} (nil))

(insn 28 27 29 2 arch/arm/kernel/smp.c:372 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 133 [ max_cpus.964 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 29 28 31 2 arch/arm/kernel/smp.c:372 (set (reg:SI 154)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (nil))

(insn 31 29 32 2 arch/arm/kernel/smp.c:372 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 136 [ D.27453 ])
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (nil))

(insn 32 31 34 2 arch/arm/kernel/smp.c:372 (set (reg:SI 156)
        (gtu:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (nil))

(insn 34 32 35 2 arch/arm/kernel/smp.c:372 (set (reg:SI 157)
        (and:SI (reg:SI 154)
            (reg:SI 156))) 67 {*arm_andsi3_insn} (nil))

(insn 35 34 36 2 arch/arm/kernel/smp.c:372 (set (reg:QI 158)
        (subreg:QI (reg:SI 157) 0)) 178 {*arm_movqi_insn} (nil))

(insn 36 35 37 2 arch/arm/kernel/smp.c:372 (set (reg:SI 159)
        (zero_extend:SI (reg:QI 158))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 37 36 38 2 arch/arm/kernel/smp.c:372 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 159)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 38 37 39 2 arch/arm/kernel/smp.c:372 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 52)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 138 139
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138 139
;; rd  out 	(37)
5, 12, 17, 22, 23, 28, 29, 73, 78, 79, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510


;; Succ edge  3 [0.0%]  (fallthru)
;; Succ edge  4 [100.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u40(11){ }u41(13){ }u42(25){ }u43(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138 139
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138 139
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 160
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138 139
;; live  gen 	 0 [r0] 160
;; live  kill	 14 [lr]
;; rd  in  	(37)
5, 12, 17, 22, 23, 28, 29, 73, 78, 79, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510
;; rd  gen 	(1)
511
;; rd  kill	(5)
30, 31, 32, 33, 511

;; Pred edge  2 [0.0%]  (fallthru)
(note 39 38 40 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(call_insn 40 39 42 3 arch/arm/kernel/smp.c:377 (parallel [
            (call (mem:SI (symbol_ref:SI ("percpu_timer_setup") [flags 0x3] <function_decl 0x11513500 percpu_timer_setup>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn 42 40 43 3 arch/arm/kernel/smp.c:385 (set (reg:SI 0 r0)
        (reg/f:SI 138 [ cpu_possible_mask ])) 167 {*arm_movsi_insn} (nil))

(call_insn 43 42 44 3 arch/arm/kernel/smp.c:385 (parallel [
            (call (mem:SI (symbol_ref:SI ("init_cpu_present") [flags 0x41] <function_decl 0x10c85700 init_cpu_present>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 44 43 45 3 arch/arm/kernel/smp.c:391 (set (reg:SI 0 r0)
        (reg/v:SI 133 [ max_cpus.964 ])) 167 {*arm_movsi_insn} (nil))

(call_insn/j 45 44 52 3 arch/arm/kernel/smp.c:391 (parallel [
            (call (mem:SI (symbol_ref:SI ("platform_smp_prepare_cpus") [flags 0x41] <function_decl 0x10c9f200 platform_smp_prepare_cpus>) [0 S4 A32])
                (const_int 0 [0x0]))
            (return)
            (use (const_int 0 [0x0]))
        ]) 258 {*sibcall_insn} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 3 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(38)
5, 12, 17, 22, 23, 28, 29, 73, 78, 79, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u52(11){ }u53(13){ }u54(25){ }u55(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(37)
5, 12, 17, 22, 23, 28, 29, 73, 78, 79, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510
;; rd  gen 	(0)

;; rd  kill	(0)


;; Pred edge  2 [100.0%] 
(code_label 52 45 55 4 104 "" [1 uses])

(note 55 52 0 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 4 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(37)
5, 12, 17, 22, 23, 28, 29, 73, 78, 79, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 13.
deleting insn with uid = 21.
deleting insn with uid = 23.
deleting insn with uid = 30.
deleting insn with uid = 33.
deleting insn with uid = 41.
verify found no changes in insn with uid = 26.
rescanning insn with uid = 34.
deleting insn with uid = 34.
ending the processing of deferred insns

;; Function secondary_start_kernel (secondary_start_kernel)[0:1411] (unlikely executed)

;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9
;;
;; Loop 1
;;  header 8, latch 7
;;  depth 1, outer 0
;;  nodes: 8 7
;; 2 succs { 3 4 }
;; 3 succs { 4 }
;; 4 succs { 5 6 }
;; 5 succs { 6 }
;; 6 succs { 8 }
;; 7 succs { 8 }
;; 8 succs { 7 9 }
;; 9 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 10 n_edges 12 count 17 (  1.7)
df_worklist_dataflow_doublequeue:n_basic_blocks 10 n_edges 12 count 19 (  1.9)
df_worklist_dataflow_doublequeue:n_basic_blocks 10 n_edges 12 count 19 (  1.9)

In insn 10, replacing
 (reg/f:SI 149)
 with (symbol_ref/v/f:SI ("*.LC15") [flags 0x82] <string_cst 0x116a2f80>)
Changes to insn 10 not profitable

In insn 14, replacing
 (plus:SI (reg/f:SI 150)
        (const_int 44 [0x2c]))
 with (const:SI (plus:SI (symbol_ref:SI ("init_mm") [flags 0xc0] <var_decl 0x10fc0f00 init_mm>)
            (const_int 44 [0x2c])))
Changes to insn 14 not profitable

In insn 15, replacing
 (reg/f:SI 150)
 with (symbol_ref:SI ("init_mm") [flags 0xc0] <var_decl 0x10fc0f00 init_mm>)
Changes to insn 15 not profitable

In insn 21, replacing
 (reg/f:SI 150)
 with (symbol_ref:SI ("init_mm") [flags 0xc0] <var_decl 0x10fc0f00 init_mm>)
Changes to insn 21 not profitable

In insn 22, replacing
 (reg/f:SI 150)
 with (symbol_ref:SI ("init_mm") [flags 0xc0] <var_decl 0x10fc0f00 init_mm>)
Changes to insn 22 not recognized
 Setting REG_EQUAL note

In insn 24, replacing
 (plus:SI (reg/f:SI 150)
        (const_int 348 [0x15c]))
 with (const:SI (plus:SI (symbol_ref:SI ("init_mm") [flags 0xc0] <var_decl 0x10fc0f00 init_mm>)
            (const_int 348 [0x15c])))
Changes to insn 24 not profitable

In insn 28, replacing
 (reg/f:SI 150)
 with (symbol_ref:SI ("init_mm") [flags 0xc0] <var_decl 0x10fc0f00 init_mm>)
Changes to insn 28 not profitable

In insn 31, replacing
 (reg/f:SI 150)
 with (symbol_ref:SI ("init_mm") [flags 0xc0] <var_decl 0x10fc0f00 init_mm>)
Changes to insn 31 not profitable

In insn 33, replacing
 (reg/f:SI 150)
 with (symbol_ref:SI ("init_mm") [flags 0xc0] <var_decl 0x10fc0f00 init_mm>)
Changes to insn 33 not profitable

In insn 78, replacing
 (mem/s/j:SI (reg/f:SI 175) [0 <variable>.loops_per_jiffy+0 S4 A32])
 with (mem/s/j:SI (plus:SI (reg:SI 174)
            (const_int 56 [0x38])) [0 <variable>.loops_per_jiffy+0 S4 A32])
Changed insn 78
deferring rescan insn with uid = 78.
deferring rescan insn with uid = 78.

In insn 83, replacing
 (reg:SI 141 [ D.27601 ])
 with (reg/v:SI 146 [ cpu ])
Changed insn 83
deferring rescan insn with uid = 83.
deferring rescan insn with uid = 83.

In insn 84, replacing
 (plus:SI (reg:SI 141 [ D.27601 ])
        (const_int 31 [0x1f]))
 with (plus:SI (reg/v:SI 146 [ cpu ])
        (const_int 31 [0x1f]))
Changed insn 84
deferring rescan insn with uid = 84.
deferring rescan insn with uid = 84.

In insn 85, replacing
 (compare:CC (reg:SI 141 [ D.27601 ])
        (const_int 0 [0x0]))
 with (compare:CC (reg/v:SI 146 [ cpu ])
        (const_int 0 [0x0]))
Changed insn 85
deferring rescan insn with uid = 85.
deferring rescan insn with uid = 85.

In insn 86, replacing
 (if_then_else:SI (lt (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (reg:SI 180)
        (reg:SI 141 [ D.27601 ]))
 with (if_then_else:SI (lt (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (reg:SI 180)
        (reg/v:SI 146 [ cpu ]))
Changed insn 86
deferring rescan insn with uid = 86.
deferring rescan insn with uid = 86.

In insn 87, replacing
 (div:SI (reg:SI 141 [ D.27601 ])
        (const_int 32 [0x20]))
 with (div:SI (reg/v:SI 146 [ cpu ])
        (const_int 32 [0x20]))
Changed insn 87
deferring rescan insn with uid = 87.
deferring rescan insn with uid = 87.

In insn 89, replacing
 (and:SI (reg:SI 141 [ D.27601 ])
        (const_int 31 [0x1f]))
 with (and:SI (reg/v:SI 146 [ cpu ])
        (const_int 31 [0x1f]))
Changed insn 89
deferring rescan insn with uid = 89.
deferring rescan insn with uid = 89.

In insn 91, replacing
 (ashift:SI (reg:SI 183)
        (reg:SI 182))
 with (ashift:SI (const_int 1 [0x1])
        (reg:SI 182))
Changes to insn 91 not recognized
 Setting REG_EQUAL note


try_optimize_cfg iteration 1

deferring deletion of insn with uid = 75.
deferring deletion of insn with uid = 73.
deferring deletion of insn with uid = 57.
deferring deletion of insn with uid = 31.
deferring deletion of insn with uid = 28.
deferring deletion of insn with uid = 23.
deferring deletion of insn with uid = 21.
deferring deletion of insn with uid = 19.
deferring deletion of insn with uid = 18.
deferring deletion of insn with uid = 17.
deferring deletion of insn with uid = 15.
deferring deletion of insn with uid = 5.
Deleted 12 trivially dead insns

Number of successful forward propagations: 7



secondary_start_kernel

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={17d,6u} r1={15d,4u} r2={11d} r3={11d} r11={1d,9u} r12={11d} r13={1d,24u,3d} r14={10d,1u} r15={10d} r16={10d} r17={10d} r18={10d} r19={10d} r20={10d} r21={10d} r22={10d} r23={10d} r24={19d,4u} r25={1d,9u} r26={1d,8u} r27={10d} r28={10d} r29={10d} r30={10d} r31={10d} r32={10d} r33={10d} r34={10d} r35={10d} r36={10d} r37={10d} r38={10d} r39={10d} r40={10d} r41={10d} r42={10d} r43={10d} r44={10d} r45={10d} r46={10d} r47={10d} r48={10d} r49={10d} r50={10d} r51={10d} r52={10d} r53={10d} r54={10d} r55={10d} r56={10d} r57={10d} r58={10d} r59={10d} r60={10d} r61={10d} r62={10d} r63={10d} r64={10d} r65={10d} r66={10d} r67={10d} r68={10d} r69={10d} r70={10d} r71={10d} r72={10d} r73={10d} r74={10d} r75={10d} r76={10d} r77={10d} r78={10d} r79={10d} r80={10d} r81={10d} r82={10d} r83={10d} r84={10d} r85={10d} r86={10d} r87={10d} r88={10d} r89={10d} r90={10d} r91={10d} r92={10d} r93={10d} r94={10d} r95={10d} r96={10d} r97={10d} r98={10d} r99={10d} r100={10d} r101={10d} r102={10d} r103={10d} r104={10d} r105={10d} r106={10d} r107={10d} r108={10d} r109={10d} r110={10d} r111={10d} r112={10d} r113={10d} r114={10d} r115={10d} r116={10d} r117={10d} r118={10d} r119={10d} r120={10d} r121={10d} r122={10d} r123={10d} r124={10d} r125={10d} r126={10d} r127={10d} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d} r139={1d,2u} r140={1d,2u} r141={1d} r142={1d} r143={1d} r144={1d} r145={1d} r146={1d,12u,1d} r147={1d,3u} r148={1d,2u} r149={1d,1u} r150={1d,11u} r151={1d,1u} r152={1d} r153={1d} r154={1d} r155={1d,1u} r156={1d} r157={1d,1u} r158={1d} r159={1d,1u} r160={1d,1u} r161={1d} r162={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d} r174={1d,2u} r175={1d} r176={1d,1u} r177={1d,1u} r179={2d,1u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r183={1d,1u} r184={1d,1u} r185={1d,1u} r186={1d,1u} 
;;    total ref usage 1387{1252d,131u,4e} in 80{70 regular + 10 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197
0[0,17] 1[17,15] 2[32,11] 3[43,11] 11[54,1] 12[55,11] 13[66,1] 14[67,10] 15[77,10] 16[87,10] 17[97,10] 18[107,10] 19[117,10] 20[127,10] 21[137,10] 22[147,10] 23[157,10] 24[167,19] 25[186,1] 26[187,1] 27[188,10] 28[198,10] 29[208,10] 30[218,10] 31[228,10] 32[238,10] 33[248,10] 34[258,10] 35[268,10] 36[278,10] 37[288,10] 38[298,10] 39[308,10] 40[318,10] 41[328,10] 42[338,10] 43[348,10] 44[358,10] 45[368,10] 46[378,10] 47[388,10] 48[398,10] 49[408,10] 50[418,10] 51[428,10] 52[438,10] 53[448,10] 54[458,10] 55[468,10] 56[478,10] 57[488,10] 58[498,10] 59[508,10] 60[518,10] 61[528,10] 62[538,10] 63[548,10] 64[558,10] 65[568,10] 66[578,10] 67[588,10] 68[598,10] 69[608,10] 70[618,10] 71[628,10] 72[638,10] 73[648,10] 74[658,10] 75[668,10] 76[678,10] 77[688,10] 78[698,10] 79[708,10] 80[718,10] 81[728,10] 82[738,10] 83[748,10] 84[758,10] 85[768,10] 86[778,10] 87[788,10] 88[798,10] 89[808,10] 90[818,10] 91[828,10] 92[838,10] 93[848,10] 94[858,10] 95[868,10] 96[878,10] 97[888,10] 98[898,10] 99[908,10] 100[918,10] 101[928,10] 102[938,10] 103[948,10] 104[958,10] 105[968,10] 106[978,10] 107[988,10] 108[998,10] 109[1008,10] 110[1018,10] 111[1028,10] 112[1038,10] 113[1048,10] 114[1058,10] 115[1068,10] 116[1078,10] 117[1088,10] 118[1098,10] 119[1108,10] 120[1118,10] 121[1128,10] 122[1138,10] 123[1148,10] 124[1158,10] 125[1168,10] 126[1178,10] 127[1188,10] 133[1198,1] 134[1199,1] 135[1200,1] 136[1201,1] 137[1202,1] 138[1203,1] 139[1204,1] 140[1205,1] 141[1206,1] 142[1207,1] 143[1208,1] 144[1209,1] 145[1210,1] 146[1211,1] 147[1212,1] 148[1213,1] 149[1214,1] 150[1215,1] 151[1216,1] 152[1217,1] 153[1218,1] 154[1219,1] 155[1220,1] 156[1221,1] 157[1222,1] 158[1223,1] 159[1224,1] 160[1225,1] 161[1226,1] 162[1227,1] 163[1228,1] 164[1229,1] 165[1230,1] 166[1231,1] 167[1232,1] 168[1233,1] 169[1234,1] 170[1235,1] 171[1236,1] 172[1237,1] 173[1238,1] 174[1239,1] 175[1240,1] 176[1241,1] 177[1242,1] 179[1243,2] 180[1245,1] 181[1246,1] 182[1247,1] 183[1248,1] 184[1249,1] 185[1250,1] 186[1251,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163
;; live  kill	 14 [lr] 24 [cc]
;; rd  in  	(10)
16, 31, 42, 53, 54, 65, 66, 76, 186, 187
;; rd  gen 	(25)
182, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228
;; rd  kill	(53)
67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 2 7 2 arch/arm/kernel/smp.c:281 (set (reg:SI 148)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 7 6 8 2 arch/arm/kernel/smp.c:281 (set (reg:SI 147)
        (and:SI (reg:SI 148)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg/f:SI 13 sp)
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 8 7 9 2 arch/arm/kernel/smp.c:281 (set (reg/v:SI 146 [ cpu ])
        (mem/s/j:SI (plus:SI (reg:SI 147)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 9 8 10 2 arch/arm/kernel/smp.c:283 (set (reg/f:SI 149)
        (symbol_ref/v/f:SI ("*.LC15") [flags 0x82] <string_cst 0x116a2f80>)) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 arch/arm/kernel/smp.c:283 (set (reg:SI 0 r0)
        (reg/f:SI 149)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC15") [flags 0x82] <string_cst 0x116a2f80>)
        (nil)))

(insn 11 10 12 2 arch/arm/kernel/smp.c:283 (set (reg:SI 1 r1)
        (reg/v:SI 146 [ cpu ])) 167 {*arm_movsi_insn} (nil))

(call_insn 12 11 13 2 arch/arm/kernel/smp.c:283 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 13 12 14 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:42 (set (reg/f:SI 150)
        (symbol_ref:SI ("init_mm") [flags 0xc0] <var_decl 0x10fc0f00 init_mm>)) 167 {*arm_movsi_insn} (nil))

(insn 14 13 16 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:42 (set (reg/f:SI 151)
        (plus:SI (reg/f:SI 150)
            (const_int 44 [0x2c]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("init_mm") [flags 0xc0] <var_decl 0x10fc0f00 init_mm>)
                (const_int 44 [0x2c])))
        (nil)))

(insn 16 14 20 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:42 (parallel [
            (set (reg/v:SI 144 [ result ])
                (asm_operands/v:SI ("@ atomic_add
1:	ldrex	%0, [%3]
	add	%0, %0, %4
	strex	%1, %0, [%3]
	teq	%1, #0
	bne	1b") ("=&r") 0 [
                        (reg/f:SI 151)
                        (const_int 1 [0x1])
                        (mem/s/j/c:SI (plus:SI (reg/f:SI 150)
                                (const_int 44 [0x2c])) [0 init_mm.mm_count.counter+0 S4 A32])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("Qo") 0)
                    ] 2074232))
            (set (reg/v:SI 143 [ tmp ])
                (asm_operands/v:SI ("@ atomic_add
1:	ldrex	%0, [%3]
	add	%0, %0, %4
	strex	%1, %0, [%3]
	teq	%1, #0
	bne	1b") ("=&r") 1 [
                        (reg/f:SI 151)
                        (const_int 1 [0x1])
                        (mem/s/j/c:SI (plus:SI (reg/f:SI 150)
                                (const_int 44 [0x2c])) [0 init_mm.mm_count.counter+0 S4 A32])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("Qo") 0)
                    ] 2074232))
            (set (mem/s/j/c:SI (plus:SI (reg/f:SI 150)
                        (const_int 44 [0x2c])) [0 init_mm.mm_count.counter+0 S4 A32])
                (asm_operands/v:SI ("@ atomic_add
1:	ldrex	%0, [%3]
	add	%0, %0, %4
	strex	%1, %0, [%3]
	teq	%1, #0
	bne	1b") ("=Qo") 2 [
                        (reg/f:SI 151)
                        (const_int 1 [0x1])
                        (mem/s/j/c:SI (plus:SI (reg/f:SI 150)
                                (const_int 44 [0x2c])) [0 init_mm.mm_count.counter+0 S4 A32])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("Qo") 0)
                    ] 2074232))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 20 16 22 2 arch/arm/kernel/smp.c:290 (set (reg/f:SI 155 [ <variable>.task ])
        (mem/s/f/j:SI (plus:SI (reg:SI 147)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 22 20 24 2 arch/arm/kernel/smp.c:290 (set (mem/s/f/j:SI (plus:SI (reg/f:SI 155 [ <variable>.task ])
                (const_int 496 [0x1f0])) [0 <variable>.active_mm+0 S4 A64])
        (reg/f:SI 150)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("init_mm") [flags 0xc0] <var_decl 0x10fc0f00 init_mm>)
        (nil)))

(insn 24 22 25 2 include/linux/cpumask.h:256 (set (reg/f:SI 157)
        (plus:SI (reg/f:SI 150)
            (const_int 348 [0x15c]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("init_mm") [flags 0xc0] <var_decl 0x10fc0f00 init_mm>)
                (const_int 348 [0x15c])))
        (nil)))

(insn 25 24 26 2 include/linux/cpumask.h:256 (set (reg:SI 0 r0)
        (reg/v:SI 146 [ cpu ])) 167 {*arm_movsi_insn} (nil))

(insn 26 25 27 2 include/linux/cpumask.h:256 (set (reg:SI 1 r1)
        (reg/f:SI 157)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("init_mm") [flags 0xc0] <var_decl 0x10fc0f00 init_mm>)
                (const_int 348 [0x15c])))
        (nil)))

(call_insn 27 26 29 2 include/linux/cpumask.h:256 (parallel [
            (call (mem:SI (symbol_ref:SI ("_set_bit") [flags 0x41] <function_decl 0x109c0500 _set_bit>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 29 27 30 2 arch/arm/kernel/smp.c:292 (set (reg/f:SI 160 [ init_mm.pgd ])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 150)
                (const_int 36 [0x24])) [0 init_mm.pgd+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 30 29 32 2 arch/arm/kernel/smp.c:292 (set (reg/f:SI 159)
        (plus:SI (reg/f:SI 160 [ init_mm.pgd ])
            (const_int 1073741824 [0x40000000]))) 4 {*arm_addsi3} (nil))

(insn 32 30 33 2 arch/arm/kernel/smp.c:292 (set (reg:SI 0 r0)
        (reg/f:SI 159)) 167 {*arm_movsi_insn} (nil))

(insn 33 32 34 2 arch/arm/kernel/smp.c:292 (set (reg:SI 1 r1)
        (reg/f:SI 150)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("init_mm") [flags 0xc0] <var_decl 0x10fc0f00 init_mm>)
        (nil)))

(call_insn 34 33 35 2 arch/arm/kernel/smp.c:292 (parallel [
            (call (mem:SI (symbol_ref:SI ("cpu_v7_switch_mm") [flags 0x41] <function_decl 0x111f0c80 cpu_v7_switch_mm>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 35 34 36 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:324 (set (reg/f:SI 162)
        (symbol_ref:SI ("cpu_tlb") [flags 0xc0] <var_decl 0x114e7c00 cpu_tlb>)) 167 {*arm_movsi_insn} (nil))

(insn 36 35 37 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:324 (set (reg/v:SI 140 [ __tlb_flag ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 162)
                (const_int 8 [0x8])) [0 cpu_tlb.tlb_flags+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 37 36 38 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:327 (parallel [
            (asm_operands/v ("dsb") ("") 0 []
                 [] 8433656)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(insn 38 37 39 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:331 (set (reg:SI 163)
        (and:SI (reg/v:SI 140 [ __tlb_flag ])
            (const_int 4096 [0x1000]))) 67 {*arm_andsi3_insn} (nil))

(insn 39 38 40 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:331 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 163)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 40 39 41 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:331 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 44)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 146
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 146
;; rd  out 	(34)
16, 31, 42, 53, 54, 65, 66, 182, 186, 187, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228


;; Succ edge  3 [50.0%]  (fallthru)
;; Succ edge  4 [50.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u47(11){ }u48(13){ }u49(25){ }u50(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 146
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 164
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 146
;; live  gen 	 164
;; live  kill	 24 [cc]
;; rd  in  	(34)
16, 31, 42, 53, 54, 65, 66, 182, 186, 187, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228
;; rd  gen 	(1)
1229
;; rd  kill	(20)
167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 1229

;; Pred edge  2 [50.0%]  (fallthru)
(note 41 40 42 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 42 41 43 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:332 (set (reg:SI 164)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 43 42 44 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:332 (parallel [
            (asm_operands/v ("mcr p15, 0, %0, c8, c7, 0") ("") 0 [
                    (reg:SI 164)
                ]
                 [
                    (asm_input:SI ("r") 0)
                ] 8434296)
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 146
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 146
;; rd  out 	(34)
16, 31, 42, 53, 54, 65, 66, 186, 187, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u52(11){ }u53(13){ }u54(25){ }u55(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 146
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  def 	 24 [cc] 165
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 146
;; live  gen 	 24 [cc] 165
;; live  kill	
;; rd  in  	(35)
16, 31, 42, 53, 54, 65, 66, 182, 186, 187, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229
;; rd  gen 	(2)
180, 1230
;; rd  kill	(20)
167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 1230

;; Pred edge  2 [50.0%] 
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 44 43 45 4 108 "" [1 uses])

(note 45 44 46 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 46 45 47 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:337 (set (reg:SI 165)
        (and:SI (reg/v:SI 140 [ __tlb_flag ])
            (const_int 1048576 [0x100000]))) 67 {*arm_andsi3_insn} (nil))

(insn 47 46 48 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:337 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 165)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 48 47 49 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:337 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 52)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 4 -> ( 5 6)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 146
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 146
;; rd  out 	(36)
16, 31, 42, 53, 54, 65, 66, 180, 186, 187, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230


;; Succ edge  5 [50.0%]  (fallthru)
;; Succ edge  6 [50.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u59(11){ }u60(13){ }u61(25){ }u62(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 146
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 166
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 146
;; live  gen 	 166
;; live  kill	 24 [cc]
;; rd  in  	(36)
16, 31, 42, 53, 54, 65, 66, 180, 186, 187, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230
;; rd  gen 	(1)
1231
;; rd  kill	(20)
167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 1231

;; Pred edge  4 [50.0%]  (fallthru)
(note 49 48 50 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 50 49 51 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:338 (set (reg:SI 166)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 51 50 52 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:338 (parallel [
            (asm_operands/v ("mcr p15, 0, %0, c8, c3, 0") ("") 0 [
                    (reg:SI 166)
                ]
                 [
                    (asm_input:SI ("r") 0)
                ] 8435064)
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))
;; End of basic block 5 -> ( 6)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 146
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 146
;; rd  out 	(36)
16, 31, 42, 53, 54, 65, 66, 186, 187, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231


;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 4 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u64(11){ }u65(13){ }u66(25){ }u67(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 146
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 146
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 134 137 138 139 167 168 169 170 171 172 173 174 175 176 177 179 180 181 182 183
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 146
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 133 134 137 138 139 167 168 169 170 171 172 173 174 175 176 177 179 180 181 182 183
;; live  kill	 14 [lr]
;; rd  in  	(37)
16, 31, 42, 53, 54, 65, 66, 180, 186, 187, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231
;; rd  gen 	(22)
167, 1198, 1199, 1202, 1203, 1204, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1240, 1241, 1242, 1243, 1245, 1246, 1247, 1248
;; rd  kill	(51)
67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 1198, 1199, 1202, 1203, 1204, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1240, 1241, 1242, 1243, 1244, 1245, 1246, 1247, 1248

;; Pred edge  4 [50.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 52 51 53 6 109 "" [1 uses])

(note 53 52 54 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 54 53 55 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:341 (parallel [
            (asm_operands/v ("dsb") ("") 0 []
                 [] 8435448)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(insn 55 54 56 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:342 (parallel [
            (asm_operands/v ("isb") ("") 0 []
                 [] 8435576)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(call_insn 56 55 58 6 arch/arm/kernel/smp.c:296 (parallel [
            (call (mem:SI (symbol_ref:SI ("cpu_init") [flags 0x41] <function_decl 0x512d9780 cpu_init>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(insn 58 56 59 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 167)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 59 58 60 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg/f:SI 139 [ D.27624 ])
        (and:SI (reg:SI 167)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg/f:SI 13 sp)
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 60 59 61 6 arch/arm/kernel/smp.c:297 (set (reg:SI 168 [ <variable>.preempt_count ])
        (mem/s/j:SI (plus:SI (reg/f:SI 139 [ D.27624 ])
                (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 61 60 62 6 arch/arm/kernel/smp.c:297 (set (reg:SI 169)
        (plus:SI (reg:SI 168 [ <variable>.preempt_count ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 62 61 63 6 arch/arm/kernel/smp.c:297 (set (mem/s/j:SI (plus:SI (reg/f:SI 139 [ D.27624 ])
                (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
        (reg:SI 169)) 167 {*arm_movsi_insn} (nil))

(insn 63 62 64 6 arch/arm/kernel/smp.c:297 (parallel [
            (asm_operands/v ("") ("") 0 []
                 [] 8527585)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(insn 64 63 65 6 arch/arm/kernel/smp.c:303 (set (reg:SI 0 r0)
        (reg/v:SI 146 [ cpu ])) 167 {*arm_movsi_insn} (nil))

(call_insn 65 64 66 6 arch/arm/kernel/smp.c:303 (parallel [
            (call (mem:SI (symbol_ref:SI ("platform_secondary_init") [flags 0x41] <function_decl 0x10c9f180 platform_secondary_init>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 66 65 67 6 arch/arm/kernel/smp.c:305 (set (reg:SI 0 r0)
        (reg/v:SI 146 [ cpu ])) 167 {*arm_movsi_insn} (nil))

(call_insn 67 66 68 6 arch/arm/kernel/smp.c:305 (parallel [
            (call (mem:SI (symbol_ref:SI ("notify_cpu_starting") [flags 0x41] <function_decl 0x1135a900 notify_cpu_starting>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(call_insn 68 67 69 6 arch/arm/kernel/smp.c:307 (parallel [
            (call (mem:SI (symbol_ref:SI ("calibrate_delay") [flags 0x41] <function_decl 0x10e39a00 calibrate_delay>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(insn 69 68 70 6 arch/arm/kernel/smp.c:269 (set (reg/f:SI 170)
        (symbol_ref:SI ("cpu_data") [flags 0xc0] <var_decl 0x11431540 cpu_data>)) 167 {*arm_movsi_insn} (nil))

(insn 70 69 71 6 arch/arm/kernel/smp.c:269 (set (reg/v:SI 137 [ __ptr ])
        (asm_operands:SI ("") ("=r") 0 [
                (reg/f:SI 170)
            ]
             [
                (asm_input:SI ("0") 0)
            ] 8524033)) -1 (nil))

(insn 71 70 72 6 arch/arm/kernel/smp.c:271 (set (reg/f:SI 171)
        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10c98e40 __per_cpu_offset>)) 167 {*arm_movsi_insn} (nil))

(insn 72 71 74 6 arch/arm/kernel/smp.c:271 (set (reg:SI 172)
        (mem/s/j:SI (plus:SI (mult:SI (reg/v:SI 146 [ cpu ])
                    (const_int 4 [0x4]))
                (reg/f:SI 171)) [0 __per_cpu_offset S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 74 72 76 6 arch/arm/kernel/smp.c:271 (set (reg:SI 174)
        (plus:SI (reg/v:SI 137 [ __ptr ])
            (reg:SI 172))) 4 {*arm_addsi3} (nil))

(insn 76 74 77 6 arch/arm/kernel/smp.c:271 (set (reg/f:SI 176)
        (symbol_ref:SI ("loops_per_jiffy") [flags 0xc0] <var_decl 0x10e34900 loops_per_jiffy>)) 167 {*arm_movsi_insn} (nil))

(insn 77 76 78 6 arch/arm/kernel/smp.c:271 (set (reg:SI 177 [ loops_per_jiffy ])
        (mem/c/i:SI (reg/f:SI 176) [0 loops_per_jiffy+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 78 77 79 6 arch/arm/kernel/smp.c:271 (set (mem/s/j:SI (plus:SI (reg:SI 174)
                (const_int 56 [0x38])) [0 <variable>.loops_per_jiffy+0 S4 A32])
        (reg:SI 177 [ loops_per_jiffy ])) 167 {*arm_movsi_insn} (nil))

(insn 79 78 80 6 arch/arm/kernel/smp.c:316 (set (reg:SI 0 r0)
        (reg/v:SI 146 [ cpu ])) 167 {*arm_movsi_insn} (nil))

(insn 80 79 81 6 arch/arm/kernel/smp.c:316 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(call_insn 81 80 82 6 arch/arm/kernel/smp.c:316 (parallel [
            (call (mem:SI (symbol_ref:SI ("set_cpu_online") [flags 0x41] <function_decl 0x10c85600 set_cpu_online>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(call_insn 82 81 83 6 arch/arm/kernel/smp.c:321 (parallel [
            (call (mem:SI (symbol_ref:SI ("percpu_timer_setup") [flags 0x3] <function_decl 0x11513500 percpu_timer_setup>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn 83 82 84 6 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 179 [ D.27601 ])
        (reg/v:SI 146 [ cpu ])) 167 {*arm_movsi_insn} (nil))

(insn 84 83 85 6 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 180)
        (plus:SI (reg/v:SI 146 [ cpu ])
            (const_int 31 [0x1f]))) 4 {*arm_addsi3} (nil))

(insn 85 84 86 6 include/asm-generic/bitops/non-atomic.h:105 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 146 [ cpu ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 86 85 87 6 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 179 [ D.27601 ])
        (if_then_else:SI (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (reg:SI 180)
            (reg/v:SI 146 [ cpu ]))) 240 {*movsicc_insn} (nil))

(insn 87 86 88 6 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 181)
        (ashiftrt:SI (reg:SI 179 [ D.27601 ])
            (const_int 5 [0x5]))) 117 {*arm_shiftsi3} (expr_list:REG_EQUAL (div:SI (reg/v:SI 146 [ cpu ])
            (const_int 32 [0x20]))
        (nil)))

(insn 88 87 89 6 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 134 [ D.27645 ])
        (ashift:SI (reg:SI 181)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 89 88 90 6 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 182)
        (and:SI (reg/v:SI 146 [ cpu ])
            (const_int 31 [0x1f]))) 67 {*arm_andsi3_insn} (nil))

(insn 90 89 91 6 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 183)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 91 90 102 6 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 133 [ shifttmp.991 ])
        (ashift:SI (reg:SI 183)
            (reg:SI 182))) 117 {*arm_shiftsi3} (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
            (reg:SI 182))
        (nil)))
;; End of basic block 6 -> ( 8)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134
;; rd  out 	(58)
16, 31, 42, 53, 54, 65, 66, 167, 186, 187, 1198, 1199, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1240, 1241, 1242, 1243, 1245, 1246, 1247, 1248


;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 8) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u110(11){ }u111(13){ }u112(25){ }u113(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134
;; live  gen 	
;; live  kill	
;; rd  in  	(63)
16, 31, 42, 53, 54, 65, 66, 172, 186, 187, 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1240, 1241, 1242, 1243, 1245, 1246, 1247, 1248, 1249, 1250, 1251
;; rd  gen 	(0)

;; rd  kill	(0)


;; Pred edge  8 [91.0%] 
(code_label 102 91 94 7 111 "" [1 uses])

(note 94 102 95 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 95 94 96 7 arch/arm/kernel/smp.c:324 (parallel [
            (asm_operands/v ("dmb") ("") 0 []
                 [] 8531042)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))
;; End of basic block 7 -> ( 8)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134
;; rd  out 	(63)
16, 31, 42, 53, 54, 65, 66, 172, 186, 187, 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1240, 1241, 1242, 1243, 1245, 1246, 1247, 1248, 1249, 1250, 1251


;; Succ edge  8 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 7 6) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u114(11){ }u115(13){ }u116(25){ }u117(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134
;; lr  def 	 24 [cc] 135 136 184 185 186
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134
;; live  gen 	 24 [cc] 135 136 184 185 186
;; live  kill	
;; rd  in  	(64)
16, 31, 42, 53, 54, 65, 66, 167, 172, 186, 187, 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1240, 1241, 1242, 1243, 1245, 1246, 1247, 1248, 1249, 1250, 1251
;; rd  gen 	(6)
172, 1200, 1201, 1249, 1250, 1251
;; rd  kill	(24)
167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 1200, 1201, 1249, 1250, 1251

;; Pred edge  7 [100.0%]  (fallthru,dfs_back)
;; Pred edge  6 [100.0%]  (fallthru)
(code_label 96 95 97 8 110 "" [0 uses])

(note 97 96 98 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 98 97 99 8 include/asm-generic/bitops/non-atomic.h:105 (set (reg/f:SI 184)
        (symbol_ref:SI ("cpu_active_mask") [flags 0xc0] <var_decl 0x10c66000 cpu_active_mask>)) 167 {*arm_movsi_insn} (nil))

(insn 99 98 100 8 include/asm-generic/bitops/non-atomic.h:105 (set (reg/f:SI 185 [ cpu_active_mask ])
        (mem/u/f/c/i:SI (reg/f:SI 184) [0 cpu_active_mask+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 100 99 101 8 include/asm-generic/bitops/non-atomic.h:105 (set (reg/f:SI 135 [ D.27644 ])
        (plus:SI (reg/f:SI 185 [ cpu_active_mask ])
            (reg:SI 134 [ D.27645 ]))) 4 {*arm_addsi3} (nil))

(insn 101 100 103 8 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 136 [ D.27643 ])
        (mem/v:SI (reg/f:SI 135 [ D.27644 ]) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 103 101 104 8 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 186)
        (and:SI (reg:SI 136 [ D.27643 ])
            (reg:SI 133 [ shifttmp.991 ]))) 67 {*arm_andsi3_insn} (nil))

(insn 104 103 105 8 include/asm-generic/bitops/non-atomic.h:105 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 186)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 105 104 106 8 include/asm-generic/bitops/non-atomic.h:105 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 102)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil)))
;; End of basic block 8 -> ( 7 9)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134
;; rd  out 	(63)
16, 31, 42, 53, 54, 65, 66, 172, 186, 187, 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1240, 1241, 1242, 1243, 1245, 1246, 1247, 1248, 1249, 1250, 1251


;; Succ edge  7 [91.0%] 
;; Succ edge  9 [9.0%]  (fallthru)

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u126(11){ }u127(13){ }u128(25){ }u129(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	 24 [cc]
;; rd  in  	(63)
16, 31, 42, 53, 54, 65, 66, 172, 186, 187, 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1240, 1241, 1242, 1243, 1245, 1246, 1247, 1248, 1249, 1250, 1251
;; rd  gen 	(0)

;; rd  kill	(0)


;; Pred edge  8 [9.0%]  (fallthru)
(note 106 105 107 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 107 106 108 9 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/irqflags.h:26 (parallel [
            (asm_operands/v ("	cpsie i			@ arch_local_irq_enable") ("") 0 []
                 [] 1104376)
            (clobber (reg:QI 24 cc))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(insn 108 107 109 9 arch/arm/kernel/smp.c:331 (parallel [
            (asm_operands/v ("cpsie f	@ __stf") ("") 0 []
                 [] 8531937)
            (clobber (reg:QI 24 cc))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(call_insn/j 109 108 0 9 arch/arm/kernel/smp.c:336 (parallel [
            (call (mem:SI (symbol_ref:SI ("cpu_idle") [flags 0x41] <function_decl 0x10c8ed80 cpu_idle>) [0 S4 A32])
                (const_int 0 [0x0]))
            (return)
            (use (const_int 0 [0x0]))
        ]) 258 {*sibcall_insn} (nil)
    (nil))
;; End of basic block 9 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(63)
16, 31, 42, 53, 54, 65, 66, 172, 186, 187, 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1240, 1241, 1242, 1243, 1245, 1246, 1247, 1248, 1249, 1250, 1251


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

starting the processing of deferred insns
deleting insn with uid = 5.
deleting insn with uid = 15.
deleting insn with uid = 17.
deleting insn with uid = 18.
deleting insn with uid = 19.
deleting insn with uid = 21.
deleting insn with uid = 23.
deleting insn with uid = 28.
deleting insn with uid = 31.
deleting insn with uid = 57.
deleting insn with uid = 73.
deleting insn with uid = 75.
verify found no changes in insn with uid = 78.
verify found no changes in insn with uid = 83.
verify found no changes in insn with uid = 84.
verify found no changes in insn with uid = 85.
rescanning insn with uid = 86.
deleting insn with uid = 86.
verify found no changes in insn with uid = 87.
verify found no changes in insn with uid = 89.
ending the processing of deferred insns

;; Function cpu_die (cpu_die)[0:1409]

;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4
;; 2 succs { 3 4 }
;; 3 succs { 4 }
;; 4 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 5 count 6 (  1.2)
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 5 count 8 (  1.6)
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 5 count 8 (  1.6)

In insn 21, replacing
 (reg/f:SI 140)
 with (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])
Changes to insn 21 not profitable


try_optimize_cfg iteration 1

deferring deletion of insn with uid = 25.
deferring deletion of insn with uid = 5.
Deleted 2 trivially dead insns

Number of successful forward propagations: 0



cpu_die

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={7d,2u} r1={5d} r2={5d} r3={5d} r11={1d,4u} r12={5d} r13={1d,12u,2d} r14={5d,1u} r15={4d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={6d,1u} r25={1d,4u} r26={1d,3u} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={4d} r38={4d} r39={4d} r40={4d} r41={4d} r42={4d} r43={4d} r44={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={4d} r101={4d} r102={4d} r103={4d} r104={4d} r105={4d} r106={4d} r107={4d} r108={4d} r109={4d} r110={4d} r111={4d} r112={4d} r113={4d} r114={4d} r115={4d} r116={4d} r117={4d} r118={4d} r119={4d} r120={4d} r121={4d} r122={4d} r123={4d} r124={4d} r125={4d} r126={4d} r127={4d} r133={1d} r134={1d,2u} r135={1d} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u,1d} r146={1d,1u} 
;;    total ref usage 539{496d,40u,3e} in 23{19 regular + 4 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 23, 24, 25, 26, 27, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481
0[0,7] 1[7,5] 2[12,5] 3[17,5] 11[22,1] 12[23,5] 13[28,1] 14[29,5] 15[34,4] 16[38,4] 17[42,4] 18[46,4] 19[50,4] 20[54,4] 21[58,4] 22[62,4] 23[66,4] 24[70,6] 25[76,1] 26[77,1] 27[78,4] 28[82,4] 29[86,4] 30[90,4] 31[94,4] 32[98,4] 33[102,4] 34[106,4] 35[110,4] 36[114,4] 37[118,4] 38[122,4] 39[126,4] 40[130,4] 41[134,4] 42[138,4] 43[142,4] 44[146,4] 45[150,4] 46[154,4] 47[158,4] 48[162,4] 49[166,4] 50[170,4] 51[174,4] 52[178,4] 53[182,4] 54[186,4] 55[190,4] 56[194,4] 57[198,4] 58[202,4] 59[206,4] 60[210,4] 61[214,4] 62[218,4] 63[222,4] 64[226,4] 65[230,4] 66[234,4] 67[238,4] 68[242,4] 69[246,4] 70[250,4] 71[254,4] 72[258,4] 73[262,4] 74[266,4] 75[270,4] 76[274,4] 77[278,4] 78[282,4] 79[286,4] 80[290,4] 81[294,4] 82[298,4] 83[302,4] 84[306,4] 85[310,4] 86[314,4] 87[318,4] 88[322,4] 89[326,4] 90[330,4] 91[334,4] 92[338,4] 93[342,4] 94[346,4] 95[350,4] 96[354,4] 97[358,4] 98[362,4] 99[366,4] 100[370,4] 101[374,4] 102[378,4] 103[382,4] 104[386,4] 105[390,4] 106[394,4] 107[398,4] 108[402,4] 109[406,4] 110[410,4] 111[414,4] 112[418,4] 113[422,4] 114[426,4] 115[430,4] 116[434,4] 117[438,4] 118[442,4] 119[446,4] 120[450,4] 121[454,4] 122[458,4] 123[462,4] 124[466,4] 125[470,4] 126[474,4] 127[478,4] 133[482,1] 134[483,1] 135[484,1] 136[485,1] 137[486,1] 138[487,1] 139[488,1] 140[489,1] 141[490,1] 142[491,1] 143[492,1] 144[493,1] 145[494,1] 146[495,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134 135 136 137 138 139
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 134 135 136 137 138 139
;; live  kill	 14 [lr] 24 [cc]
;; rd  in  	(10)
6, 11, 16, 21, 22, 27, 28, 33, 76, 77
;; rd  gen 	(7)
73, 483, 484, 485, 486, 487, 488
;; rd  kill	(17)
29, 30, 31, 32, 33, 70, 71, 72, 73, 74, 75, 483, 484, 485, 486, 487, 488

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 2 7 2 arch/arm/kernel/smp.c:234 (set (reg:SI 138)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 7 6 8 2 arch/arm/kernel/smp.c:234 (set (reg:SI 137)
        (and:SI (reg:SI 138)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg/f:SI 13 sp)
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 8 7 9 2 arch/arm/kernel/smp.c:234 (set (reg/v:SI 136 [ cpu ])
        (mem/s/j:SI (plus:SI (reg:SI 137)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn 9 8 10 2 arch/arm/kernel/smp.c:236 (parallel [
            (call (mem:SI (symbol_ref:SI ("idle_task_exit") [flags 0x41] <function_decl 0x10fc4200 idle_task_exit>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(insn 10 9 11 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/irqflags.h:35 (parallel [
            (asm_operands/v ("	cpsid i			@ arch_local_irq_disable") ("") 0 []
                 [] 1105528)
            (clobber (reg:QI 24 cc))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(insn 11 10 12 2 arch/arm/kernel/smp.c:239 (parallel [
            (asm_operands/v ("dsb") ("") 0 []
                 [] 8520161)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(insn 12 11 13 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/outercache.h:94 (set (reg/f:SI 139)
        (symbol_ref:SI ("outer_cache") [flags 0xc0] <var_decl 0x512cf6c0 outer_cache>)) 167 {*arm_movsi_insn} (nil))

(insn 13 12 14 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/outercache.h:94 (set (reg/f:SI 134 [ D.27654 ])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 139)
                (const_int 24 [0x18])) [0 outer_cache.sync+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 14 13 15 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/outercache.h:94 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 134 [ D.27654 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 15 14 16 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/outercache.h:94 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 18)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2165 [0x875])
        (nil)))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136
;; rd  out 	(16)
6, 11, 16, 21, 22, 27, 28, 73, 76, 77, 483, 484, 485, 486, 487, 488


;; Succ edge  3 [78.3%]  (fallthru)
;; Succ edge  4 [21.6%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u13(11){ }u14(13){ }u15(25){ }u16(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136
;; live  gen 	
;; live  kill	 14 [lr]
;; rd  in  	(16)
6, 11, 16, 21, 22, 27, 28, 73, 76, 77, 483, 484, 485, 486, 487, 488
;; rd  gen 	(0)

;; rd  kill	(5)
29, 30, 31, 32, 33

;; Pred edge  2 [78.3%]  (fallthru)
(note 16 15 17 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(call_insn 17 16 18 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/outercache.h:95 (parallel [
            (call (mem:SI (reg/f:SI 134 [ D.27654 ]) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 244 {*call_reg_armv5} (nil)
    (nil))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; rd  out 	(16)
6, 11, 16, 21, 22, 27, 28, 73, 76, 77, 483, 484, 485, 486, 487, 488


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 3 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u19(11){ }u20(13){ }u21(25){ }u22(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 140 141 142 143 144 145 146
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; live  gen 	 0 [r0] 133 140 141 142 143 144 145 146
;; live  kill	 14 [lr]
;; rd  in  	(16)
6, 11, 16, 21, 22, 27, 28, 73, 76, 77, 483, 484, 485, 486, 487, 488
;; rd  gen 	(8)
482, 489, 490, 491, 492, 493, 494, 495
;; rd  kill	(13)
29, 30, 31, 32, 33, 482, 489, 490, 491, 492, 493, 494, 495

;; Pred edge  3 [100.0%]  (fallthru)
;; Pred edge  2 [21.6%] 
(code_label 18 17 19 4 116 "" [1 uses])

(note 19 18 20 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 20 19 21 4 arch/arm/kernel/smp.c:242 (set (reg/f:SI 140)
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 21 20 22 4 arch/arm/kernel/smp.c:242 (set (reg:SI 0 r0)
        (reg/f:SI 140)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])
        (nil)))

(call_insn 22 21 23 4 arch/arm/kernel/smp.c:242 (parallel [
            (call (mem:SI (symbol_ref:SI ("complete") [flags 0x41] <function_decl 0x10d64000 complete>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 23 22 24 4 arch/arm/kernel/smp.c:248 (set (reg:SI 0 r0)
        (reg/v:SI 136 [ cpu ])) 167 {*arm_movsi_insn} (nil))

(call_insn 24 23 26 4 arch/arm/kernel/smp.c:248 (parallel [
            (call (mem:SI (symbol_ref:SI ("platform_cpu_die") [flags 0x41] <function_decl 0x10c9f480 platform_cpu_die>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 26 24 27 4 arch/arm/kernel/smp.c:255 (set (reg:SI 142)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 27 26 28 4 arch/arm/kernel/smp.c:255 (set (reg:SI 141)
        (and:SI (reg:SI 142)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg/f:SI 13 sp)
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 28 27 29 4 arch/arm/kernel/smp.c:255 (set (reg/f:SI 143 [ <variable>.task ])
        (mem/s/f/j:SI (plus:SI (reg:SI 141)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 29 28 30 4 arch/arm/kernel/smp.c:255 (set (reg/f:SI 145 [ <variable>.stack ])
        (mem/s/f/j:SI (plus:SI (reg/f:SI 143 [ <variable>.task ])
                (const_int 4 [0x4])) [0 <variable>.stack+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 30 29 31 4 arch/arm/kernel/smp.c:255 (set (reg/f:SI 146)
        (plus:SI (reg/f:SI 145 [ <variable>.stack ])
            (const_int 8128 [0x1fc0]))) 4 {*arm_addsi3} (nil))

(insn 31 30 32 4 arch/arm/kernel/smp.c:255 (set (reg/f:SI 144)
        (plus:SI (reg/f:SI 146)
            (const_int 56 [0x38]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 145 [ <variable>.stack ])
            (const_int 8184 [0x1ff8]))
        (nil)))

(insn 32 31 0 4 arch/arm/kernel/smp.c:255 (asm_operands/v ("mov	sp, %0
	mov	fp, #0
	b	secondary_start_kernel") ("") 0 [
            (reg/f:SI 144)
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8522209) -1 (nil))
;; End of basic block 4 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(24)
6, 11, 16, 21, 22, 27, 28, 73, 76, 77, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 5.
deleting insn with uid = 25.
ending the processing of deferred insns

;; Function __cpu_die (__cpu_die)[0:1408]

;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6
;; 2 succs { 3 4 }
;; 3 succs { 1 }
;; 4 succs { 5 6 }
;; 5 succs { 1 }
;; 6 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 7 n_edges 8 count 12 (  1.7)

In insn 7, replacing
 (reg:SI 137)
 with (const_int 5000 [0x1388])
Changes to insn 7 not profitable

In insn 11, replacing
 (reg/f:SI 138)
 with (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])
Changes to insn 11 not profitable

In insn 19, replacing
 (reg/f:SI 139)
 with (symbol_ref/v/f:SI ("*.LC16") [flags 0x82] <string_cst 0x116062c0>)
Changes to insn 19 not profitable

In insn 26, replacing
 (reg/f:SI 140)
 with (symbol_ref/v/f:SI ("*.LC17") [flags 0x82] <string_cst 0x116c5210>)
Changes to insn 26 not profitable

In insn 36, replacing
 (reg/f:SI 141)
 with (symbol_ref/v/f:SI ("*.LC18") [flags 0x82] <string_cst 0x116c5450>)
Changes to insn 36 not profitable


try_optimize_cfg iteration 1


Number of successful forward propagations: 0



__cpu_die

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={13d,10u} r1={11d,4u} r2={7d} r3={7d} r11={1d,6u} r12={7d} r13={1d,12u} r14={5d,1u} r15={6d} r16={6d} r17={6d} r18={6d} r19={6d} r20={6d} r21={6d} r22={6d} r23={6d} r24={8d,2u} r25={1d,6u} r26={1d,5u} r27={6d} r28={6d} r29={6d} r30={6d} r31={6d} r32={6d} r33={6d} r34={6d} r35={6d} r36={6d} r37={6d} r38={6d} r39={6d} r40={6d} r41={6d} r42={6d} r43={6d} r44={6d} r45={6d} r46={6d} r47={6d} r48={6d} r49={6d} r50={6d} r51={6d} r52={6d} r53={6d} r54={6d} r55={6d} r56={6d} r57={6d} r58={6d} r59={6d} r60={6d} r61={6d} r62={6d} r63={6d} r64={6d} r65={6d} r66={6d} r67={6d} r68={6d} r69={6d} r70={6d} r71={6d} r72={6d} r73={6d} r74={6d} r75={6d} r76={6d} r77={6d} r78={6d} r79={6d} r80={6d} r81={6d} r82={6d} r83={6d} r84={6d} r85={6d} r86={6d} r87={6d} r88={6d} r89={6d} r90={6d} r91={6d} r92={6d} r93={6d} r94={6d} r95={6d} r96={6d} r97={6d} r98={6d} r99={6d} r100={6d} r101={6d} r102={6d} r103={6d} r104={6d} r105={6d} r106={6d} r107={6d} r108={6d} r109={6d} r110={6d} r111={6d} r112={6d} r113={6d} r114={6d} r115={6d} r116={6d} r117={6d} r118={6d} r119={6d} r120={6d} r121={6d} r122={6d} r123={6d} r124={6d} r125={6d} r126={6d} r127={6d} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,4u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} 
;;    total ref usage 789{731d,58u,0e} in 29{23 regular + 6 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 39, 40, 41, 42, 43, 44, 45, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721
0[0,13] 1[13,11] 2[24,7] 3[31,7] 11[38,1] 12[39,7] 13[46,1] 14[47,5] 15[52,6] 16[58,6] 17[64,6] 18[70,6] 19[76,6] 20[82,6] 21[88,6] 22[94,6] 23[100,6] 24[106,8] 25[114,1] 26[115,1] 27[116,6] 28[122,6] 29[128,6] 30[134,6] 31[140,6] 32[146,6] 33[152,6] 34[158,6] 35[164,6] 36[170,6] 37[176,6] 38[182,6] 39[188,6] 40[194,6] 41[200,6] 42[206,6] 43[212,6] 44[218,6] 45[224,6] 46[230,6] 47[236,6] 48[242,6] 49[248,6] 50[254,6] 51[260,6] 52[266,6] 53[272,6] 54[278,6] 55[284,6] 56[290,6] 57[296,6] 58[302,6] 59[308,6] 60[314,6] 61[320,6] 62[326,6] 63[332,6] 64[338,6] 65[344,6] 66[350,6] 67[356,6] 68[362,6] 69[368,6] 70[374,6] 71[380,6] 72[386,6] 73[392,6] 74[398,6] 75[404,6] 76[410,6] 77[416,6] 78[422,6] 79[428,6] 80[434,6] 81[440,6] 82[446,6] 83[452,6] 84[458,6] 85[464,6] 86[470,6] 87[476,6] 88[482,6] 89[488,6] 90[494,6] 91[500,6] 92[506,6] 93[512,6] 94[518,6] 95[524,6] 96[530,6] 97[536,6] 98[542,6] 99[548,6] 100[554,6] 101[560,6] 102[566,6] 103[572,6] 104[578,6] 105[584,6] 106[590,6] 107[596,6] 108[602,6] 109[608,6] 110[614,6] 111[620,6] 112[626,6] 113[632,6] 114[638,6] 115[644,6] 116[650,6] 117[656,6] 118[662,6] 119[668,6] 120[674,6] 121[680,6] 122[686,6] 123[692,6] 124[698,6] 125[704,6] 126[710,6] 127[716,6] 133[722,1] 134[723,1] 135[724,1] 136[725,1] 137[726,1] 138[727,1] 139[728,1] 140[729,1] 141[730,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134 135 136 137 138
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 134 135 136 137 138
;; live  kill	 14 [lr]
;; rd  in  	(10)
12, 23, 30, 37, 38, 45, 46, 51, 114, 115
;; rd  gen 	(7)
8, 111, 723, 724, 725, 726, 727
;; rd  kill	(31)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 47, 48, 49, 50, 51, 106, 107, 108, 109, 110, 111, 112, 113, 723, 724, 725, 726, 727

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/kernel/smp.c:213 (set (reg/v:SI 136 [ cpu ])
        (reg:SI 0 r0 [ cpu ])) 167 {*arm_movsi_insn} (nil))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 arch/arm/kernel/smp.c:214 (set (reg:SI 137)
        (const_int 5000 [0x1388])) 167 {*arm_movsi_insn} (nil))

(insn 7 6 8 2 arch/arm/kernel/smp.c:214 (set (reg:SI 0 r0)
        (reg:SI 137)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 5000 [0x1388])
        (nil)))

(call_insn 8 7 9 2 arch/arm/kernel/smp.c:214 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("msecs_to_jiffies") [flags 0x41] <function_decl 0x10ce4500 msecs_to_jiffies>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 9 8 10 2 arch/arm/kernel/smp.c:214 (set (reg:SI 135 [ D.26047 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 arch/arm/kernel/smp.c:214 (set (reg/f:SI 138)
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 11 10 12 2 arch/arm/kernel/smp.c:214 (set (reg:SI 0 r0)
        (reg/f:SI 138)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])
        (nil)))

(insn 12 11 13 2 arch/arm/kernel/smp.c:214 (set (reg:SI 1 r1)
        (reg:SI 135 [ D.26047 ])) 167 {*arm_movsi_insn} (nil))

(call_insn 13 12 14 2 arch/arm/kernel/smp.c:214 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("wait_for_completion_timeout") [flags 0x41] <function_decl 0x10d1ad80 wait_for_completion_timeout>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 14 13 15 2 arch/arm/kernel/smp.c:214 (set (reg:SI 134 [ D.26048 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 15 14 16 2 arch/arm/kernel/smp.c:214 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 134 [ D.26048 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 16 15 17 2 arch/arm/kernel/smp.c:214 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 23)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 6000 [0x1770])
        (nil)))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; rd  out 	(15)
8, 23, 30, 37, 38, 45, 46, 111, 114, 115, 723, 724, 725, 726, 727


;; Succ edge  3 [40.0%]  (fallthru)
;; Succ edge  4 [60.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u17(11){ }u18(13){ }u19(25){ }u20(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 139
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; live  gen 	 0 [r0] 1 [r1] 139
;; live  kill	
;; rd  in  	(15)
8, 23, 30, 37, 38, 45, 46, 111, 114, 115, 723, 724, 725, 726, 727
;; rd  gen 	(2)
6, 728
;; rd  kill	(14)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 728

;; Pred edge  2 [40.0%]  (fallthru)
(note 17 16 18 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 18 17 19 3 arch/arm/kernel/smp.c:215 (set (reg/f:SI 139)
        (symbol_ref/v/f:SI ("*.LC16") [flags 0x82] <string_cst 0x116062c0>)) 167 {*arm_movsi_insn} (nil))

(insn 19 18 20 3 arch/arm/kernel/smp.c:215 (set (reg:SI 0 r0)
        (reg/f:SI 139)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC16") [flags 0x82] <string_cst 0x116062c0>)
        (nil)))

(insn 20 19 21 3 arch/arm/kernel/smp.c:215 (set (reg:SI 1 r1)
        (reg/v:SI 136 [ cpu ])) 167 {*arm_movsi_insn} (nil))

(call_insn/j 21 20 23 3 arch/arm/kernel/smp.c:215 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 3 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(16)
6, 23, 30, 37, 38, 45, 46, 111, 114, 115, 723, 724, 725, 726, 727, 728


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u26(11){ }u27(13){ }u28(25){ }u29(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 140
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 133 140
;; live  kill	 14 [lr]
;; rd  in  	(15)
8, 23, 30, 37, 38, 45, 46, 111, 114, 115, 723, 724, 725, 726, 727
;; rd  gen 	(4)
2, 107, 722, 729
;; rd  kill	(28)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 47, 48, 49, 50, 51, 106, 107, 108, 109, 110, 111, 112, 113, 722, 729

;; Pred edge  2 [60.0%] 
(code_label 23 21 24 4 121 "" [1 uses])

(note 24 23 25 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 25 24 26 4 arch/arm/kernel/smp.c:218 (set (reg/f:SI 140)
        (symbol_ref/v/f:SI ("*.LC17") [flags 0x82] <string_cst 0x116c5210>)) 167 {*arm_movsi_insn} (nil))

(insn 26 25 27 4 arch/arm/kernel/smp.c:218 (set (reg:SI 0 r0)
        (reg/f:SI 140)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC17") [flags 0x82] <string_cst 0x116c5210>)
        (nil)))

(insn 27 26 28 4 arch/arm/kernel/smp.c:218 (set (reg:SI 1 r1)
        (reg/v:SI 136 [ cpu ])) 167 {*arm_movsi_insn} (nil))

(call_insn 28 27 29 4 arch/arm/kernel/smp.c:218 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 29 28 30 4 arch/arm/kernel/smp.c:220 (set (reg:SI 0 r0)
        (reg/v:SI 136 [ cpu ])) 167 {*arm_movsi_insn} (nil))

(call_insn 30 29 31 4 arch/arm/kernel/smp.c:220 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("platform_cpu_kill") [flags 0x41] <function_decl 0x10c9f500 platform_cpu_kill>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 31 30 32 4 arch/arm/kernel/smp.c:220 (set (reg:SI 133 [ D.26051 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 32 31 33 4 arch/arm/kernel/smp.c:220 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ D.26051 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 33 32 34 4 arch/arm/kernel/smp.c:220 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 45)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 4 -> ( 5 6)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; rd  out 	(17)
2, 23, 30, 37, 38, 45, 46, 107, 114, 115, 722, 723, 724, 725, 726, 727, 729


;; Succ edge  5 [0.0%]  (fallthru)
;; Succ edge  6 [100.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u41(11){ }u42(13){ }u43(25){ }u44(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 141
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; live  gen 	 0 [r0] 1 [r1] 141
;; live  kill	
;; rd  in  	(17)
2, 23, 30, 37, 38, 45, 46, 107, 114, 115, 722, 723, 724, 725, 726, 727, 729
;; rd  gen 	(2)
0, 730
;; rd  kill	(14)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 730

;; Pred edge  4 [0.0%]  (fallthru)
(note 34 33 35 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 35 34 36 5 arch/arm/kernel/smp.c:221 (set (reg/f:SI 141)
        (symbol_ref/v/f:SI ("*.LC18") [flags 0x82] <string_cst 0x116c5450>)) 167 {*arm_movsi_insn} (nil))

(insn 36 35 37 5 arch/arm/kernel/smp.c:221 (set (reg:SI 0 r0)
        (reg/f:SI 141)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC18") [flags 0x82] <string_cst 0x116c5450>)
        (nil)))

(insn 37 36 38 5 arch/arm/kernel/smp.c:221 (set (reg:SI 1 r1)
        (reg/v:SI 136 [ cpu ])) 167 {*arm_movsi_insn} (nil))

(call_insn/j 38 37 45 5 arch/arm/kernel/smp.c:221 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 5 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(18)
0, 23, 30, 37, 38, 45, 46, 107, 114, 115, 722, 723, 724, 725, 726, 727, 729, 730


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

;; Start of basic block ( 4) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u50(11){ }u51(13){ }u52(25){ }u53(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(17)
2, 23, 30, 37, 38, 45, 46, 107, 114, 115, 722, 723, 724, 725, 726, 727, 729
;; rd  gen 	(0)

;; rd  kill	(0)


;; Pred edge  4 [100.0%] 
(code_label 45 38 48 6 123 "" [1 uses])

(note 48 45 0 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 6 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(17)
2, 23, 30, 37, 38, 45, 46, 107, 114, 115, 722, 723, 724, 725, 726, 727, 729


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function __cpu_disable (__cpu_disable)[0:1407]

Disambiguating loop 1 with multiple latches
Merged latch edges of loop 1
changing bb of uid 102
  unscanned insn
changing bb of uid 73
  from 10 to 13
changing bb of uid 74
  from 10 to 13
changing bb of uid 75
  from 10 to 13
changing bb of uid 76
  from 10 to 13
changing bb of uid 77
  from 10 to 13
changing bb of uid 79
  from 10 to 13
changing bb of uid 80
  from 10 to 13
changing bb of uid 81
  from 10 to 13
Fallthru edge 7->13 redirected to 13
;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 13 11 12
;;
;; Loop 1
;;  header 13, latch 10
;;  depth 1, outer 0
;;  nodes: 13 10 9 8
;; 2 succs { 12 3 }
;; 3 succs { 4 5 }
;; 4 succs { 5 }
;; 5 succs { 6 7 }
;; 6 succs { 7 }
;; 7 succs { 13 }
;; 8 succs { 9 10 }
;; 9 succs { 10 }
;; 10 succs { 13 }
;; 13 succs { 8 11 }
;; 11 succs { 12 }
;; 12 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 14 n_edges 18 count 28 (    2)
df_worklist_dataflow_doublequeue:n_basic_blocks 14 n_edges 18 count 29 (  2.1)
df_worklist_dataflow_doublequeue:n_basic_blocks 14 n_edges 18 count 29 (  2.1)
deferring rescan insn with uid = 43.

In insn 57, replacing
 (reg/f:SI 161)
 with (symbol_ref:SI ("tasklist_lock") [flags 0xc0] <var_decl 0x10f3f300 tasklist_lock>)
Changes to insn 57 not profitable

In insn 80, replacing
 (compare:CC (reg/v/f:SI 140 [ p ])
        (reg/f:SI 164))
 with (compare:CC (reg/v/f:SI 140 [ p ])
        (symbol_ref:SI ("init_task") [flags 0xc0] <var_decl 0x10fc0ea0 init_task>))
Changes to insn 80 not recognized
 Setting REG_EQUAL note

In insn 84, replacing
 (reg/f:SI 165)
 with (symbol_ref:SI ("tasklist_lock") [flags 0xc0] <var_decl 0x10f3f300 tasklist_lock>)
Changes to insn 84 not profitable


try_optimize_cfg iteration 1

deferring rescan insn with uid = 65.
Edge 8->10 redirected to 11
merging block 10 into block 9
deferring deletion of insn with uid = 71.
changing bb of uid 72
deferring deletion of insn with uid = 72.
Merged blocks 9 and 10.


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

deferring deletion of insn with uid = 88.
deferring deletion of insn with uid = 42.
deferring deletion of insn with uid = 24.
deferring deletion of insn with uid = 23.
deferring deletion of insn with uid = 19.
deferring deletion of insn with uid = 5.
Deleted 6 trivially dead insns

Number of successful forward propagations: 1



__cpu_disable

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={16d,9u} r1={12d,3u} r2={9d} r3={9d} r11={1d,12u} r12={9d} r13={1d,23u,2d} r14={9d,1u} r15={8d} r16={8d} r17={8d} r18={8d} r19={8d} r20={8d} r21={8d} r22={8d} r23={8d} r24={15d,5u} r25={1d,14u} r26={1d,11u} r27={8d} r28={8d} r29={8d} r30={8d} r31={8d} r32={8d} r33={8d} r34={8d} r35={8d} r36={8d} r37={8d} r38={8d} r39={8d} r40={8d} r41={8d} r42={8d} r43={8d} r44={8d} r45={8d} r46={8d} r47={8d} r48={8d} r49={8d} r50={8d} r51={8d} r52={8d} r53={8d} r54={8d} r55={8d} r56={8d} r57={8d} r58={8d} r59={8d} r60={8d} r61={8d} r62={8d} r63={8d} r64={8d} r65={8d} r66={8d} r67={8d} r68={8d} r69={8d} r70={8d} r71={8d} r72={8d} r73={8d} r74={8d} r75={8d} r76={8d} r77={8d} r78={8d} r79={8d} r80={8d} r81={8d} r82={8d} r83={8d} r84={8d} r85={8d} r86={8d} r87={8d} r88={8d} r89={8d} r90={8d} r91={8d} r92={8d} r93={8d} r94={8d} r95={8d} r96={8d} r97={8d} r98={8d} r99={8d} r100={8d} r101={8d} r102={8d} r103={8d} r104={8d} r105={8d} r106={8d} r107={8d} r108={8d} r109={8d} r110={8d} r111={8d} r112={8d} r113={8d} r114={8d} r115={8d} r116={8d} r117={8d} r118={8d} r119={8d} r120={8d} r121={8d} r122={8d} r123={8d} r124={8d} r125={8d} r126={8d} r127={8d} r133={1d,2u} r134={1d,2u} r135={1d,1u} r136={1d} r137={1d} r138={1d,1u} r139={1d,6u} r140={2d,3u} r141={1d,3u} r142={1d,1u} r143={1d,2u} r144={1d} r145={1d,3u} r146={1d,2u} r147={1d,1u} r148={1d,1u} r149={1d} r150={1d} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} 
;;    total ref usage 1120{997d,121u,2e} in 63{55 regular + 8 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 47, 48, 49, 50, 51, 52, 53, 54, 55, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962
0[0,16] 1[16,12] 2[28,9] 3[37,9] 11[46,1] 12[47,9] 13[56,1] 14[57,9] 15[66,8] 16[74,8] 17[82,8] 18[90,8] 19[98,8] 20[106,8] 21[114,8] 22[122,8] 23[130,8] 24[138,15] 25[153,1] 26[154,1] 27[155,8] 28[163,8] 29[171,8] 30[179,8] 31[187,8] 32[195,8] 33[203,8] 34[211,8] 35[219,8] 36[227,8] 37[235,8] 38[243,8] 39[251,8] 40[259,8] 41[267,8] 42[275,8] 43[283,8] 44[291,8] 45[299,8] 46[307,8] 47[315,8] 48[323,8] 49[331,8] 50[339,8] 51[347,8] 52[355,8] 53[363,8] 54[371,8] 55[379,8] 56[387,8] 57[395,8] 58[403,8] 59[411,8] 60[419,8] 61[427,8] 62[435,8] 63[443,8] 64[451,8] 65[459,8] 66[467,8] 67[475,8] 68[483,8] 69[491,8] 70[499,8] 71[507,8] 72[515,8] 73[523,8] 74[531,8] 75[539,8] 76[547,8] 77[555,8] 78[563,8] 79[571,8] 80[579,8] 81[587,8] 82[595,8] 83[603,8] 84[611,8] 85[619,8] 86[627,8] 87[635,8] 88[643,8] 89[651,8] 90[659,8] 91[667,8] 92[675,8] 93[683,8] 94[691,8] 95[699,8] 96[707,8] 97[715,8] 98[723,8] 99[731,8] 100[739,8] 101[747,8] 102[755,8] 103[763,8] 104[771,8] 105[779,8] 106[787,8] 107[795,8] 108[803,8] 109[811,8] 110[819,8] 111[827,8] 112[835,8] 113[843,8] 114[851,8] 115[859,8] 116[867,8] 117[875,8] 118[883,8] 119[891,8] 120[899,8] 121[907,8] 122[915,8] 123[923,8] 124[931,8] 125[939,8] 126[947,8] 127[955,8] 133[963,1] 134[964,1] 135[965,1] 136[966,1] 137[967,1] 138[968,1] 139[969,1] 140[970,2] 141[972,1] 142[973,1] 143[974,1] 144[975,1] 145[976,1] 146[977,1] 147[978,1] 148[979,1] 149[980,1] 150[981,1] 151[982,1] 152[983,1] 153[984,1] 154[985,1] 155[986,1] 156[987,1] 157[988,1] 158[989,1] 159[990,1] 160[991,1] 161[992,1] 162[993,1] 163[994,1] 164[995,1] 165[996,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 137 139 141 145 146
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 24 [cc] 137 139 141 145 146
;; live  kill	 14 [lr]
;; rd  in  	(10)
15, 27, 36, 45, 46, 55, 56, 65, 153, 154
;; rd  gen 	(7)
13, 151, 967, 969, 972, 976, 977
;; rd  kill	(45)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 57, 58, 59, 60, 61, 62, 63, 64, 65, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 967, 969, 972, 976, 977

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 2 7 2 arch/arm/kernel/smp.c:165 (set (reg:SI 146)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 7 6 8 2 arch/arm/kernel/smp.c:165 (set (reg:SI 145)
        (and:SI (reg:SI 146)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg/f:SI 13 sp)
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 8 7 9 2 arch/arm/kernel/smp.c:165 (set (reg/v:SI 141 [ cpu ])
        (mem/s/j:SI (plus:SI (reg:SI 145)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 9 8 10 2 arch/arm/kernel/smp.c:169 (set (reg:SI 0 r0)
        (reg/v:SI 141 [ cpu ])) 167 {*arm_movsi_insn} (nil))

(call_insn 10 9 11 2 arch/arm/kernel/smp.c:169 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("platform_cpu_disable") [flags 0x41] <function_decl 0x10c9f300 platform_cpu_disable>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 12 2 arch/arm/kernel/smp.c:169 (set (reg/v:SI 139 [ ret ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 12 11 13 2 arch/arm/kernel/smp.c:170 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 139 [ ret ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 13 12 14 2 arch/arm/kernel/smp.c:170 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 86)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
        (nil)))
;; End of basic block 2 -> ( 13 3)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 141 145 146
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 145 146
;; rd  out 	(15)
13, 27, 36, 45, 46, 55, 56, 151, 153, 154, 967, 969, 972, 976, 977


;; Succ edge  13 [61.0%] 
;; Succ edge  3 [39.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u15(11){ }u16(13){ }u17(25){ }u18(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 145 146
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 145 146
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 134 135 136 147 148 149 150 151 152 153 154 155 156 157
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 145 146
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 133 134 135 136 147 148 149 150 151 152 153 154 155 156 157
;; live  kill	 14 [lr]
;; rd  in  	(15)
13, 27, 36, 45, 46, 55, 56, 151, 153, 154, 967, 969, 972, 976, 977
;; rd  gen 	(16)
146, 963, 964, 965, 966, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988
;; rd  kill	(39)
57, 58, 59, 60, 61, 62, 63, 64, 65, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 963, 964, 965, 966, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988

;; Pred edge  2 [39.0%]  (fallthru)
(note 14 13 15 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 15 14 16 3 arch/arm/kernel/smp.c:177 (set (reg:SI 0 r0)
        (reg/v:SI 141 [ cpu ])) 167 {*arm_movsi_insn} (nil))

(insn 16 15 17 3 arch/arm/kernel/smp.c:177 (set (reg:SI 1 r1)
        (reg/v:SI 139 [ ret ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(call_insn 17 16 18 3 arch/arm/kernel/smp.c:177 (parallel [
            (call (mem:SI (symbol_ref:SI ("set_cpu_online") [flags 0x41] <function_decl 0x10c85600 set_cpu_online>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(call_insn 18 17 20 3 arch/arm/kernel/smp.c:182 (parallel [
            (call (mem:SI (symbol_ref:SI ("migrate_irqs") [flags 0x41] <function_decl 0x11007580 migrate_irqs>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(insn 20 18 21 3 arch/arm/kernel/smp.c:540 (set (reg/f:SI 147)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 21 20 22 3 arch/arm/kernel/smp.c:540 (set (reg/v:SI 135 [ __ptr ])
        (asm_operands:SI ("") ("=r") 0 [
                (reg/f:SI 147)
            ]
             [
                (asm_input:SI ("0") 0)
            ] 8558723)) -1 (nil))

(insn 22 21 25 3 arch/arm/kernel/smp.c:540 (set (reg/f:SI 148)
        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10c98e40 __per_cpu_offset>)) 167 {*arm_movsi_insn} (nil))

(insn 25 22 26 3 arch/arm/kernel/smp.c:540 (set (reg:SI 151 [ <variable>.cpu ])
        (mem/s/j:SI (plus:SI (reg:SI 145)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 26 25 27 3 arch/arm/kernel/smp.c:540 (set (reg:SI 152)
        (mem/s/j:SI (plus:SI (mult:SI (reg:SI 151 [ <variable>.cpu ])
                    (const_int 4 [0x4]))
                (reg/f:SI 148)) [0 __per_cpu_offset S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 27 26 28 3 arch/arm/kernel/smp.c:540 (set (reg/v/f:SI 134 [ evt ])
        (plus:SI (reg/v:SI 135 [ __ptr ])
            (reg:SI 152))) 4 {*arm_addsi3} (nil))

(insn 28 27 29 3 arch/arm/kernel/smp.c:542 (set (reg/f:SI 153 [ <variable>.set_mode ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 134 [ evt ])
                (const_int 56 [0x38])) [0 <variable>.set_mode+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 29 28 30 3 arch/arm/kernel/smp.c:542 (set (reg:SI 0 r0)
        (reg/v:SI 139 [ ret ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 30 29 31 3 arch/arm/kernel/smp.c:542 (set (reg:SI 1 r1)
        (reg/v/f:SI 134 [ evt ])) 167 {*arm_movsi_insn} (nil))

(call_insn 31 30 32 3 arch/arm/kernel/smp.c:542 (parallel [
            (call (mem:SI (reg/f:SI 153 [ <variable>.set_mode ]) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 244 {*call_reg_armv5} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 32 31 33 3 arch/arm/kernel/smp.c:193 (set (reg/f:SI 154)
        (symbol_ref:SI ("cpu_cache") [flags 0xc0] <var_decl 0x1141de40 cpu_cache>)) 167 {*arm_movsi_insn} (nil))

(insn 33 32 34 3 arch/arm/kernel/smp.c:193 (set (reg/f:SI 155 [ cpu_cache.flush_kern_all ])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 154)
                (const_int 4 [0x4])) [0 cpu_cache.flush_kern_all+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn 34 33 35 3 arch/arm/kernel/smp.c:193 (parallel [
            (call (mem:SI (reg/f:SI 155 [ cpu_cache.flush_kern_all ]) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 244 {*call_reg_armv5} (nil)
    (nil))

(insn 35 34 36 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:324 (set (reg/f:SI 156)
        (symbol_ref:SI ("cpu_tlb") [flags 0xc0] <var_decl 0x114e7c00 cpu_tlb>)) 167 {*arm_movsi_insn} (nil))

(insn 36 35 37 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:324 (set (reg/v:SI 133 [ __tlb_flag ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 156)
                (const_int 8 [0x8])) [0 cpu_tlb.tlb_flags+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 37 36 38 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:327 (parallel [
            (asm_operands/v ("dsb") ("") 0 []
                 [] 8433656)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(insn 38 37 39 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:331 (set (reg:SI 157)
        (and:SI (reg/v:SI 133 [ __tlb_flag ])
            (const_int 4096 [0x1000]))) 67 {*arm_andsi3_insn} (nil))

(insn 39 38 40 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:331 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 157)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 40 39 41 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:331 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 44)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 3 -> ( 4 5)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 139 141
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 139 141
;; rd  out 	(30)
13, 27, 36, 45, 46, 55, 56, 146, 153, 154, 963, 964, 965, 966, 967, 969, 972, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988


;; Succ edge  4 [50.0%]  (fallthru)
;; Succ edge  5 [50.0%] 

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u49(11){ }u50(13){ }u51(25){ }u52(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 139 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 24 [cc] 158
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 139 141
;; live  gen 	 158
;; live  kill	 24 [cc]
;; rd  in  	(30)
13, 27, 36, 45, 46, 55, 56, 146, 153, 154, 963, 964, 965, 966, 967, 969, 972, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988
;; rd  gen 	(1)
989
;; rd  kill	(16)
138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 989

;; Pred edge  3 [50.0%]  (fallthru)
(note 41 40 43 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 43 41 44 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:332 (parallel [
            (asm_operands/v ("mcr p15, 0, %0, c8, c7, 0") ("") 0 [
                    (reg/v:SI 139 [ ret ])
                ]
                 [
                    (asm_input:SI ("r") 0)
                ] 8434296)
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))
;; End of basic block 4 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 139 141
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 139 141
;; rd  out 	(30)
13, 27, 36, 45, 46, 55, 56, 153, 154, 963, 964, 965, 966, 967, 969, 972, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 3 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u55(11){ }u56(13){ }u57(25){ }u58(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 139 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  def 	 24 [cc] 159
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 139 141
;; live  gen 	 24 [cc] 159
;; live  kill	
;; rd  in  	(31)
13, 27, 36, 45, 46, 55, 56, 146, 153, 154, 963, 964, 965, 966, 967, 969, 972, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989
;; rd  gen 	(2)
144, 990
;; rd  kill	(16)
138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 990

;; Pred edge  3 [50.0%] 
;; Pred edge  4 [100.0%]  (fallthru)
(code_label 44 43 45 5 129 "" [1 uses])

(note 45 44 46 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 46 45 47 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:337 (set (reg:SI 159)
        (and:SI (reg/v:SI 133 [ __tlb_flag ])
            (const_int 1048576 [0x100000]))) 67 {*arm_andsi3_insn} (nil))

(insn 47 46 48 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:337 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 159)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 48 47 49 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:337 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 52)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 5 -> ( 6 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141
;; rd  out 	(32)
13, 27, 36, 45, 46, 55, 56, 144, 153, 154, 963, 964, 965, 966, 967, 969, 972, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990


;; Succ edge  6 [50.0%]  (fallthru)
;; Succ edge  7 [50.0%] 

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u62(11){ }u63(13){ }u64(25){ }u65(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 160
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141
;; live  gen 	 160
;; live  kill	 24 [cc]
;; rd  in  	(32)
13, 27, 36, 45, 46, 55, 56, 144, 153, 154, 963, 964, 965, 966, 967, 969, 972, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990
;; rd  gen 	(1)
991
;; rd  kill	(16)
138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 991

;; Pred edge  5 [50.0%]  (fallthru)
(note 49 48 50 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 50 49 51 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:338 (set (reg:SI 160)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 51 50 52 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:338 (parallel [
            (asm_operands/v ("mcr p15, 0, %0, c8, c3, 0") ("") 0 [
                    (reg:SI 160)
                ]
                 [
                    (asm_input:SI ("r") 0)
                ] 8435064)
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))
;; End of basic block 6 -> ( 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141
;; rd  out 	(32)
13, 27, 36, 45, 46, 55, 56, 153, 154, 963, 964, 965, 966, 967, 969, 972, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991


;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 5 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u67(11){ }u68(13){ }u69(25){ }u70(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 140 161
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141
;; live  gen 	 0 [r0] 140 161
;; live  kill	 14 [lr]
;; rd  in  	(33)
13, 27, 36, 45, 46, 55, 56, 144, 153, 154, 963, 964, 965, 966, 967, 969, 972, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991
;; rd  gen 	(2)
971, 992
;; rd  kill	(12)
57, 58, 59, 60, 61, 62, 63, 64, 65, 970, 971, 992

;; Pred edge  5 [50.0%] 
;; Pred edge  6 [100.0%]  (fallthru)
(code_label 52 51 53 7 130 "" [1 uses])

(note 53 52 54 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 54 53 55 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:341 (parallel [
            (asm_operands/v ("dsb") ("") 0 []
                 [] 8435448)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(insn 55 54 56 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:342 (parallel [
            (asm_operands/v ("isb") ("") 0 []
                 [] 8435576)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(insn 56 55 57 7 arch/arm/kernel/smp.c:196 (set (reg/f:SI 161)
        (symbol_ref:SI ("tasklist_lock") [flags 0xc0] <var_decl 0x10f3f300 tasklist_lock>)) 167 {*arm_movsi_insn} (nil))

(insn 57 56 58 7 arch/arm/kernel/smp.c:196 (set (reg:SI 0 r0)
        (reg/f:SI 161)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("tasklist_lock") [flags 0xc0] <var_decl 0x10f3f300 tasklist_lock>)
        (nil)))

(call_insn 58 57 59 7 arch/arm/kernel/smp.c:196 (parallel [
            (call (mem:SI (symbol_ref:SI ("_raw_read_lock") [flags 0x41] <function_decl 0x10aef700 _raw_read_lock>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 59 58 78 7 arch/arm/kernel/smp.c:197 (set (reg/v/f:SI 140 [ p ])
        (symbol_ref:SI ("init_task") [flags 0xc0] <var_decl 0x10fc0ea0 init_task>)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 7 -> ( 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 141
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 141
;; rd  out 	(35)
13, 27, 36, 45, 46, 55, 56, 144, 153, 154, 963, 964, 965, 966, 967, 969, 971, 972, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992


;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 11) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u74(11){ }u75(13){ }u76(25){ }u77(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  def 	 24 [cc] 143
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 141
;; live  gen 	 24 [cc] 143
;; live  kill	
;; rd  in  	(41)
13, 27, 36, 45, 46, 55, 56, 139, 153, 154, 963, 964, 965, 966, 967, 968, 969, 970, 972, 973, 974, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995
;; rd  gen 	(2)
141, 974
;; rd  kill	(16)
138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 974

;; Pred edge  11 [91.0%] 
(code_label 78 59 62 8 132 "" [1 uses])

(note 62 78 63 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 63 62 64 8 arch/arm/kernel/smp.c:198 (set (reg/f:SI 143 [ D.26034 ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 140 [ p ])
                (const_int 492 [0x1ec])) [0 <variable>.mm+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 64 63 65 8 arch/arm/kernel/smp.c:198 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 143 [ D.26034 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 65 64 66 8 arch/arm/kernel/smp.c:198 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 103)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 3017 [0xbc9])
        (nil)))
;; End of basic block 8 -> ( 9 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 141 143
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 141 143
;; rd  out 	(41)
13, 27, 36, 45, 46, 55, 56, 141, 153, 154, 963, 964, 965, 966, 967, 968, 969, 970, 972, 973, 974, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995


;; Succ edge  9 [69.8%]  (fallthru)
;; Succ edge  11 [30.2%] 

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u81(11){ }u82(13){ }u83(25){ }u84(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 141 143
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 143
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 162
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 141 143
;; live  gen 	 0 [r0] 1 [r1] 162
;; live  kill	 14 [lr]
;; rd  in  	(41)
13, 27, 36, 45, 46, 55, 56, 141, 153, 154, 963, 964, 965, 966, 967, 968, 969, 970, 972, 973, 974, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995
;; rd  gen 	(1)
993
;; rd  kill	(10)
57, 58, 59, 60, 61, 62, 63, 64, 65, 993

;; Pred edge  8 [69.8%]  (fallthru)
(note 66 65 67 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 67 66 68 9 include/linux/cpumask.h:266 (set (reg/f:SI 162)
        (plus:SI (reg/f:SI 143 [ D.26034 ])
            (const_int 348 [0x15c]))) 4 {*arm_addsi3} (nil))

(insn 68 67 69 9 include/linux/cpumask.h:266 (set (reg:SI 0 r0)
        (reg/v:SI 141 [ cpu ])) 167 {*arm_movsi_insn} (nil))

(insn 69 68 70 9 include/linux/cpumask.h:266 (set (reg:SI 1 r1)
        (reg/f:SI 162)) 167 {*arm_movsi_insn} (nil))

(call_insn 70 69 103 9 include/linux/cpumask.h:266 (parallel [
            (call (mem:SI (symbol_ref:SI ("_clear_bit") [flags 0x41] <function_decl 0x109c0580 _clear_bit>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 9 -> ( 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 141
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 141
;; rd  out 	(41)
13, 27, 36, 45, 46, 55, 56, 141, 153, 154, 963, 964, 965, 966, 967, 968, 969, 970, 972, 973, 974, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995


;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 9 7 8) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u95(11){ }u96(13){ }u97(25){ }u98(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  def 	 24 [cc] 138 140 142 163 164
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 141
;; live  gen 	 24 [cc] 138 140 142 163 164
;; live  kill	
;; rd  in  	(43)
13, 27, 36, 45, 46, 55, 56, 141, 144, 153, 154, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995
;; rd  gen 	(6)
139, 968, 970, 973, 994, 995
;; rd  kill	(21)
138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 968, 970, 971, 973, 994, 995

;; Pred edge  9 [100.0%]  (fallthru)
;; Pred edge  7 [100.0%]  (fallthru)
;; Pred edge  8 [30.2%] 
(code_label 103 70 102 11 134 "" [1 uses])

(note 102 103 73 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 73 102 74 11 arch/arm/kernel/smp.c:197 discrim 1 (set (reg/f:SI 163 [ <variable>.tasks.next ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 140 [ p ])
                (const_int 464 [0x1d0])) [0 <variable>.tasks.next+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 74 73 75 11 arch/arm/kernel/smp.c:197 discrim 1 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 __ptr+0 S4 A32])
        (reg/f:SI 163 [ <variable>.tasks.next ])) 167 {*arm_movsi_insn} (nil))

(insn 75 74 76 11 arch/arm/kernel/smp.c:197 discrim 1 (set (reg/f:SI 142 [ __ptr.396 ])
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -4 [0xfffffffffffffffc]))) 4 {*arm_addsi3} (nil))

(insn 76 75 77 11 arch/arm/kernel/smp.c:197 discrim 1 (set (reg/v/f:SI 138 [ _________p1 ])
        (mem/v/f:SI (reg/f:SI 142 [ __ptr.396 ]) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 77 76 79 11 arch/arm/kernel/smp.c:197 discrim 1 (set (reg/v/f:SI 140 [ p ])
        (plus:SI (reg/v/f:SI 138 [ _________p1 ])
            (const_int -464 [0xfffffffffffffe30]))) 4 {*arm_addsi3} (nil))

(insn 79 77 80 11 arch/arm/kernel/smp.c:197 (set (reg/f:SI 164)
        (symbol_ref:SI ("init_task") [flags 0xc0] <var_decl 0x10fc0ea0 init_task>)) 167 {*arm_movsi_insn} (nil))

(insn 80 79 81 11 arch/arm/kernel/smp.c:197 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 140 [ p ])
            (reg/f:SI 164))) 219 {*arm_cmpsi_insn} (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 140 [ p ])
            (symbol_ref:SI ("init_task") [flags 0xc0] <var_decl 0x10fc0ea0 init_task>))
        (nil)))

(jump_insn 81 80 82 11 arch/arm/kernel/smp.c:197 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 78)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil)))
;; End of basic block 11 -> ( 8 12)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 141
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 141
;; rd  out 	(41)
13, 27, 36, 45, 46, 55, 56, 139, 153, 154, 963, 964, 965, 966, 967, 968, 969, 970, 972, 973, 974, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995


;; Succ edge  8 [91.0%] 
;; Succ edge  12 [9.0%]  (fallthru)

;; Start of basic block ( 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u108(11){ }u109(13){ }u110(25){ }u111(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 165
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; live  gen 	 0 [r0] 165
;; live  kill	 14 [lr]
;; rd  in  	(41)
13, 27, 36, 45, 46, 55, 56, 139, 153, 154, 963, 964, 965, 966, 967, 968, 969, 970, 972, 973, 974, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995
;; rd  gen 	(1)
996
;; rd  kill	(10)
57, 58, 59, 60, 61, 62, 63, 64, 65, 996

;; Pred edge  11 [9.0%]  (fallthru)
(note 82 81 83 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 83 82 84 12 arch/arm/kernel/smp.c:201 (set (reg/f:SI 165)
        (symbol_ref:SI ("tasklist_lock") [flags 0xc0] <var_decl 0x10f3f300 tasklist_lock>)) 167 {*arm_movsi_insn} (nil))

(insn 84 83 85 12 arch/arm/kernel/smp.c:201 (set (reg:SI 0 r0)
        (reg/f:SI 165)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("tasklist_lock") [flags 0xc0] <var_decl 0x10f3f300 tasklist_lock>)
        (nil)))

(call_insn 85 84 86 12 arch/arm/kernel/smp.c:201 (parallel [
            (call (mem:SI (symbol_ref:SI ("_raw_read_unlock") [flags 0x41] <function_decl 0x10aefc00 _raw_read_unlock>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 12 -> ( 13)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; rd  out 	(42)
13, 27, 36, 45, 46, 55, 56, 139, 153, 154, 963, 964, 965, 966, 967, 968, 969, 970, 972, 973, 974, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996


;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 2 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u115(11){ }u116(13){ }u117(25){ }u118(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 0 [r0] 144
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; live  gen 	 0 [r0] 144
;; live  kill	
;; rd  in  	(43)
13, 27, 36, 45, 46, 55, 56, 139, 151, 153, 154, 963, 964, 965, 966, 967, 968, 969, 970, 972, 973, 974, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996
;; rd  gen 	(2)
0, 975
;; rd  kill	(17)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 975

;; Pred edge  2 [61.0%] 
;; Pred edge  12 [100.0%]  (fallthru)
(code_label 86 85 87 13 128 "" [1 uses])

(note 87 86 92 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 92 87 98 13 arch/arm/kernel/smp.c:204 (set (reg/i:SI 0 r0)
        (reg/v:SI 139 [ ret ])) 167 {*arm_movsi_insn} (nil))

(insn 98 92 0 13 arch/arm/kernel/smp.c:204 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 13 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(44)
0, 27, 36, 45, 46, 55, 56, 139, 151, 153, 154, 963, 964, 965, 966, 967, 968, 969, 970, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 5.
deleting insn with uid = 19.
deleting insn with uid = 23.
deleting insn with uid = 24.
deleting insn with uid = 42.
deleting insn with uid = 71.
deleting insn with uid = 72.
deleting insn with uid = 88.
rescanning insn with uid = 43.
deleting insn with uid = 43.
verify found no changes in insn with uid = 65.
ending the processing of deferred insns

;; Function __cpu_up (__cpu_up)[0:1406] (unlikely executed)

;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20
;;
;; Loop 1
;;  header 15, latch 14
;;  depth 1, outer 0
;;  nodes: 15 14 13
;; 2 succs { 3 6 }
;; 3 succs { 4 5 }
;; 4 succs { 20 }
;; 5 succs { 7 }
;; 6 succs { 7 }
;; 7 succs { 8 9 }
;; 8 succs { 20 }
;; 9 succs { 10 11 }
;; 10 succs { 11 }
;; 11 succs { 12 18 }
;; 12 succs { 15 }
;; 13 succs { 16 14 }
;; 14 succs { 15 }
;; 15 succs { 13 16 }
;; 16 succs { 17 19 }
;; 17 succs { 19 }
;; 18 succs { 19 }
;; 19 succs { 20 }
;; 20 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 21 n_edges 28 count 40 (  1.9)
df_worklist_dataflow_doublequeue:n_basic_blocks 21 n_edges 28 count 42 (    2)
df_worklist_dataflow_doublequeue:n_basic_blocks 21 n_edges 28 count 43 (    2)

In insn 22, replacing
 (reg/f:SI 159)
 with (symbol_ref/v/f:SI ("*.LC19") [flags 0x82] <string_cst 0x116cec80>)
Changes to insn 22 not profitable

In insn 41, replacing
 (reg/f:SI 160)
 with (symbol_ref:SI ("init_mm") [flags 0xc0] <var_decl 0x10fc0f00 init_mm>)
Changes to insn 41 not profitable

In insn 55, replacing
 (reg/f:SI 153 [ D.25969 ])
 with (const:SI (plus:SI (symbol_ref:SI ("_stext") [flags 0xc0] <var_decl 0x1150dc00 _stext>)
            (const_int 1073741824 [0x40000000])))
Changes to insn 55 not profitable

In insn 56, replacing
 (reg/f:SI 152 [ D.25971 ])
 with (const:SI (plus:SI (symbol_ref:SI ("_etext") [flags 0xc0] <var_decl 0x1150dc60 _etext>)
            (const_int 1073741824 [0x40000000])))
Changes to insn 56 not profitable

In insn 61, replacing
 (reg/f:SI 151 [ D.25973 ])
 with (const:SI (plus:SI (symbol_ref:SI ("_sdata") [flags 0xc0] <var_decl 0x1150dd20 _sdata>)
            (const_int 1073741824 [0x40000000])))
Changes to insn 61 not profitable

In insn 62, replacing
 (reg/f:SI 150 [ D.25975 ])
 with (const:SI (plus:SI (symbol_ref:SI ("_edata") [flags 0xc0] <var_decl 0x1150dd80 _edata>)
            (const_int 1073741824 [0x40000000])))
Changes to insn 62 not profitable

In insn 69, replacing
 (reg/f:SI 161)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 69 not profitable

In insn 72, replacing
 (reg/f:SI 161)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 72 not profitable

In insn 74, replacing
 (reg/f:SI 168)
 with (const:SI (plus:SI (symbol_ref:SI ("swapper_pg_dir") [flags 0xc0] <var_decl 0x11208000 swapper_pg_dir>)
            (const_int 1073741824 [0x40000000])))
Changes to insn 74 not recognized
 Setting REG_EQUAL note

In insn 76, replacing
 (reg/f:SI 161)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 76 not profitable

In insn 77, replacing
 (plus:SI (reg/f:SI 161)
        (const_int 28 [0x1c]))
 with (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
            (const_int 28 [0x1c])))
Changes to insn 77 not profitable

In insn 87, replacing
 (reg/f:SI 161)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 87 not profitable

In insn 89, replacing
 (plus:SI (reg/f:SI 161)
        (const_int 1073741852 [0x4000001c]))
 with (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
            (const_int 1073741852 [0x4000001c])))
Changes to insn 89 not profitable
 Setting REG_EQUAL note

In insn 90, replacing
 (reg/f:SI 161)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 90 not profitable

In insn 92, replacing
 (plus:SI (reg/f:SI 161)
        (const_int 40 [0x28]))
 with (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
            (const_int 40 [0x28])))
Changes to insn 92 not profitable
 Setting REG_EQUAL note

In insn 93, replacing
 (plus:SI (reg/f:SI 161)
        (const_int 1073741864 [0x40000028]))
 with (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
            (const_int 1073741864 [0x40000028])))
Changes to insn 93 not profitable
 Setting REG_EQUAL note

In insn 118, replacing
 (ashift:SI (reg:SI 186)
        (reg:SI 139 [ D.27717 ]))
 with (ashift:SI (const_int 1 [0x1])
        (reg:SI 139 [ D.27717 ]))
Changes to insn 118 not recognized
 Setting REG_EQUAL note

In insn 146, replacing
 (mem/v:SI (reg/f:SI 134 [ D.27733 ]) [0 S4 A32])
 with (mem/v:SI (plus:SI (reg/f:SI 193 [ cpu_online_mask ])
            (reg:SI 136 [ D.27720 ])) [0 S4 A32])
Changed insn 146
deferring rescan insn with uid = 146.
deferring rescan insn with uid = 146.

In insn 153, replacing
 (reg/f:SI 196)
 with (symbol_ref/v/f:SI ("*.LC20") [flags 0x82] <string_cst 0x11607dc0>)
Changes to insn 153 not profitable

In insn 162, replacing
 (reg/f:SI 197)
 with (symbol_ref/v/f:SI ("*.LC21") [flags 0x82] <string_cst 0x116ec540>)
Changes to insn 162 not profitable

In insn 170, replacing
 (reg:SI 199)
 with (const_int 0 [0x0])
Changes to insn 170 not recognized
 Setting REG_EQUAL note

In insn 171, replacing
 (reg/f:SI 198)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 171 not profitable

In insn 172, replacing
 (reg:SI 199)
 with (const_int 0 [0x0])
Changes to insn 172 not profitable

In insn 173, replacing
 (reg:SI 199)
 with (const_int 0 [0x0])
Changes to insn 173 not recognized
 Setting REG_EQUAL note

In insn 175, replacing
 (reg/f:SI 153 [ D.25969 ])
 with (const:SI (plus:SI (symbol_ref:SI ("_stext") [flags 0xc0] <var_decl 0x1150dc00 _stext>)
            (const_int 1073741824 [0x40000000])))
Changes to insn 175 not profitable
 Setting REG_EQUAL note

In insn 176, replacing
 (reg/f:SI 152 [ D.25971 ])
 with (const:SI (plus:SI (symbol_ref:SI ("_etext") [flags 0xc0] <var_decl 0x1150dc60 _etext>)
            (const_int 1073741824 [0x40000000])))
Changes to insn 176 not profitable
 Setting REG_EQUAL note

In insn 179, replacing
 (reg/f:SI 151 [ D.25973 ])
 with (const:SI (plus:SI (symbol_ref:SI ("_sdata") [flags 0xc0] <var_decl 0x1150dd20 _sdata>)
            (const_int 1073741824 [0x40000000])))
Changes to insn 179 not profitable
 Setting REG_EQUAL note

In insn 180, replacing
 (reg/f:SI 150 [ D.25975 ])
 with (const:SI (plus:SI (symbol_ref:SI ("_edata") [flags 0xc0] <var_decl 0x1150dd80 _edata>)
            (const_int 1073741824 [0x40000000])))
Changes to insn 180 not profitable
 Setting REG_EQUAL note

In insn 183, replacing
 (reg/f:SI 202)
 with (symbol_ref:SI ("init_mm") [flags 0xc0] <var_decl 0x10fc0f00 init_mm>)
Changes to insn 183 not profitable

In insn 146, replacing
 (mem/v:SI (plus:SI (reg/f:SI 193 [ cpu_online_mask ])
            (reg:SI 136 [ D.27720 ])) [0 S4 A32])
 with (mem/v:SI (plus:SI (mult:SI (reg:SI 185)
                (const_int 4 [0x4]))
            (reg/f:SI 193 [ cpu_online_mask ])) [0 S4 A32])
Changed insn 146
deferring rescan insn with uid = 146.
deferring rescan insn with uid = 146.


try_optimize_cfg iteration 1

deferring deletion of insn with uid = 188.
deferring deletion of insn with uid = 172.
deferring deletion of insn with uid = 171.
deferring deletion of insn with uid = 145.
deferring deletion of insn with uid = 109.
deferring deletion of insn with uid = 92.
deferring deletion of insn with uid = 91.
deferring deletion of insn with uid = 90.
deferring deletion of insn with uid = 88.
deferring deletion of insn with uid = 87.
deferring deletion of insn with uid = 76.
deferring deletion of insn with uid = 72.
deferring deletion of insn with uid = 69.
deferring deletion of insn with uid = 54.
deferring deletion of insn with uid = 15.
Deleted 15 trivially dead insns

Number of successful forward propagations: 2



__cpu_up

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={32d,23u} r1={28d,12u} r2={21d,5u} r3={16d} r11={1d,20u} r12={16d} r13={1d,35u} r14={16d,1u} r15={15d} r16={15d} r17={15d} r18={15d} r19={15d} r20={15d} r21={15d} r22={15d} r23={15d} r24={24d,9u} r25={1d,20u} r26={1d,19u} r27={15d} r28={15d} r29={15d} r30={15d} r31={15d} r32={15d} r33={15d} r34={15d} r35={15d} r36={15d} r37={15d} r38={15d} r39={15d} r40={15d} r41={15d} r42={15d} r43={15d} r44={15d} r45={15d} r46={15d} r47={15d} r48={15d} r49={15d} r50={15d} r51={15d} r52={15d} r53={15d} r54={15d} r55={15d} r56={15d} r57={15d} r58={15d} r59={15d} r60={15d} r61={15d} r62={15d} r63={15d} r64={15d} r65={15d} r66={15d} r67={15d} r68={15d} r69={15d} r70={15d} r71={15d} r72={15d} r73={15d} r74={15d} r75={15d} r76={15d} r77={15d} r78={15d} r79={15d} r80={15d} r81={15d} r82={15d} r83={15d} r84={15d} r85={15d} r86={15d} r87={15d} r88={15d} r89={15d} r90={15d} r91={15d} r92={15d} r93={15d} r94={15d} r95={15d} r96={15d} r97={15d} r98={15d} r99={15d} r100={15d} r101={15d} r102={15d} r103={15d} r104={15d} r105={15d} r106={15d} r107={15d} r108={15d} r109={15d} r110={15d} r111={15d} r112={15d} r113={15d} r114={15d} r115={15d} r116={15d} r117={15d} r118={15d} r119={15d} r120={15d} r121={15d} r122={15d} r123={15d} r124={15d} r125={15d} r126={15d} r127={15d} r133={1d,1u} r134={1d} r135={1d,1u} r136={1d,2u} r137={1d,1u} r138={1d,1u} r139={1d,2u} r140={1d,2u} r141={1d,1u} r142={1d,1u} r143={4d,4u} r144={1d,6u} r145={2d,7u} r146={1d,2u} r147={1d,1u} r148={1d} r149={1d,1u} r150={1d,2u} r151={1d,2u} r152={1d,2u} r153={1d,2u} r154={1d} r155={1d,12u,1d} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,12u} r162={1d,1u,1d} r163={1d,1u} r164={1d,1u} r165={1d} r166={1d,1u} r167={1d} r168={1d,1u} r169={1d,1u} r170={1d} r171={1d,3u} r172={1d,1u} r173={1d,1u} r174={1d} r175={1d} r176={1d,1u} r177={1d} r178={1d} r179={1d,1u} r180={1d} r181={1d,1u} r183={2d,1u} r184={1d,1u} r185={1d,2u} r186={1d,1u} r187={1d,1u} r188={1d,1u} r189={1d,1u} r190={1d,1u} r191={1d,1u} r192={1d,1u} r193={1d,2u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,3u} r199={1d,3u} r200={1d} r201={1d} r202={1d,1u} 
;;    total ref usage 2135{1881d,252u,2e} in 132{117 regular + 15 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1240, 1241, 1242, 1243, 1244, 1245, 1246, 1247, 1248, 1249, 1250, 1251, 1252, 1253, 1254, 1255, 1256, 1257, 1258, 1259, 1260, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 1279, 1280, 1281, 1282, 1283, 1284, 1285, 1286, 1287, 1288, 1289, 1290, 1291, 1292, 1293, 1294, 1295, 1296, 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1315, 1316, 1317, 1318, 1319, 1320, 1321, 1322, 1323, 1324, 1325, 1326, 1327, 1328, 1329, 1330, 1331, 1332, 1333, 1334, 1335, 1336, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1412, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515, 1516, 1517, 1518, 1519, 1520, 1521, 1522, 1523, 1524, 1525, 1526, 1527, 1528, 1529, 1530, 1531, 1532, 1533, 1534, 1535, 1536, 1537, 1538, 1539, 1540, 1541, 1542, 1543, 1544, 1545, 1546, 1547, 1548, 1549, 1550, 1551, 1552, 1553, 1554, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 1583, 1584, 1585, 1586, 1587, 1588, 1589, 1590, 1591, 1592, 1593, 1594, 1595, 1596, 1597, 1598, 1599, 1600, 1601, 1602, 1603, 1604, 1605, 1606, 1607, 1608, 1609, 1610, 1611, 1612, 1613, 1614, 1615, 1616, 1617, 1618, 1619, 1620, 1621, 1622, 1623, 1624, 1625, 1626, 1627, 1628, 1629, 1630, 1631, 1632, 1633, 1634, 1635, 1636, 1637, 1638, 1639, 1640, 1641, 1642, 1643, 1644, 1645, 1646, 1647, 1648, 1649, 1650, 1651, 1652, 1653, 1654, 1655, 1656, 1657, 1658, 1659, 1660, 1661, 1662, 1663, 1664, 1665, 1666, 1667, 1668, 1669, 1670, 1671, 1672, 1673, 1674, 1675, 1676, 1677, 1678, 1679, 1680, 1681, 1682, 1683, 1684, 1685, 1686, 1687, 1688, 1689, 1690, 1691, 1692, 1693, 1694, 1695, 1696, 1697, 1698, 1699, 1700, 1701, 1702, 1703, 1704, 1705, 1706, 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714, 1715, 1716, 1717, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1735, 1736, 1737, 1738, 1739, 1740, 1741, 1742, 1743, 1744, 1745, 1746, 1747, 1748, 1749, 1750, 1751, 1752, 1753, 1754, 1755, 1756, 1757, 1758, 1759, 1760, 1761, 1762, 1763, 1764, 1765, 1766, 1767, 1768, 1769, 1770, 1771, 1772, 1773, 1774, 1775, 1776, 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792, 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806
0[0,32] 1[32,28] 2[60,21] 3[81,16] 11[97,1] 12[98,16] 13[114,1] 14[115,16] 15[131,15] 16[146,15] 17[161,15] 18[176,15] 19[191,15] 20[206,15] 21[221,15] 22[236,15] 23[251,15] 24[266,24] 25[290,1] 26[291,1] 27[292,15] 28[307,15] 29[322,15] 30[337,15] 31[352,15] 32[367,15] 33[382,15] 34[397,15] 35[412,15] 36[427,15] 37[442,15] 38[457,15] 39[472,15] 40[487,15] 41[502,15] 42[517,15] 43[532,15] 44[547,15] 45[562,15] 46[577,15] 47[592,15] 48[607,15] 49[622,15] 50[637,15] 51[652,15] 52[667,15] 53[682,15] 54[697,15] 55[712,15] 56[727,15] 57[742,15] 58[757,15] 59[772,15] 60[787,15] 61[802,15] 62[817,15] 63[832,15] 64[847,15] 65[862,15] 66[877,15] 67[892,15] 68[907,15] 69[922,15] 70[937,15] 71[952,15] 72[967,15] 73[982,15] 74[997,15] 75[1012,15] 76[1027,15] 77[1042,15] 78[1057,15] 79[1072,15] 80[1087,15] 81[1102,15] 82[1117,15] 83[1132,15] 84[1147,15] 85[1162,15] 86[1177,15] 87[1192,15] 88[1207,15] 89[1222,15] 90[1237,15] 91[1252,15] 92[1267,15] 93[1282,15] 94[1297,15] 95[1312,15] 96[1327,15] 97[1342,15] 98[1357,15] 99[1372,15] 100[1387,15] 101[1402,15] 102[1417,15] 103[1432,15] 104[1447,15] 105[1462,15] 106[1477,15] 107[1492,15] 108[1507,15] 109[1522,15] 110[1537,15] 111[1552,15] 112[1567,15] 113[1582,15] 114[1597,15] 115[1612,15] 116[1627,15] 117[1642,15] 118[1657,15] 119[1672,15] 120[1687,15] 121[1702,15] 122[1717,15] 123[1732,15] 124[1747,15] 125[1762,15] 126[1777,15] 127[1792,15] 133[1807,1] 134[1808,1] 135[1809,1] 136[1810,1] 137[1811,1] 138[1812,1] 139[1813,1] 140[1814,1] 141[1815,1] 142[1816,1] 143[1817,4] 144[1821,1] 145[1822,2] 146[1824,1] 147[1825,1] 148[1826,1] 149[1827,1] 150[1828,1] 151[1829,1] 152[1830,1] 153[1831,1] 154[1832,1] 155[1833,1] 156[1834,1] 157[1835,1] 158[1836,1] 159[1837,1] 160[1838,1] 161[1839,1] 162[1840,1] 163[1841,1] 164[1842,1] 165[1843,1] 166[1844,1] 167[1845,1] 168[1846,1] 169[1847,1] 170[1848,1] 171[1849,1] 172[1850,1] 173[1851,1] 174[1852,1] 175[1853,1] 176[1854,1] 177[1855,1] 178[1856,1] 179[1857,1] 180[1858,1] 181[1859,1] 183[1860,2] 184[1862,1] 185[1863,1] 186[1864,1] 187[1865,1] 188[1866,1] 189[1867,1] 190[1868,1] 191[1869,1] 192[1870,1] 193[1871,1] 194[1872,1] 195[1873,1] 196[1874,1] 197[1875,1] 198[1876,1] 199[1877,1] 200[1878,1] 201[1879,1] 202[1880,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 142 145 146 155 156 157 158
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 142 145 146 155 156 157 158
;; live  kill	
;; rd  in  	(10)
31, 59, 80, 96, 97, 113, 114, 130, 290, 291
;; rd  gen 	(8)
289, 1816, 1823, 1824, 1833, 1834, 1835, 1836
;; rd  kill	(32)
266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 1816, 1822, 1823, 1824, 1833, 1834, 1835, 1836

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/kernel/smp.c:60 (set (reg/v:SI 155 [ cpu ])
        (reg:SI 0 r0 [ cpu ])) 167 {*arm_movsi_insn} (nil))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 arch/arm/kernel/smp.c:61 (set (reg/f:SI 156)
        (symbol_ref:SI ("cpu_data") [flags 0xc0] <var_decl 0x11431540 cpu_data>)) 167 {*arm_movsi_insn} (nil))

(insn 7 6 8 2 arch/arm/kernel/smp.c:61 (set (reg/v:SI 142 [ __ptr ])
        (asm_operands:SI ("") ("=r") 0 [
                (reg/f:SI 156)
            ]
             [
                (asm_input:SI ("0") 0)
            ] 8497403)) -1 (nil))

(insn 8 7 9 2 arch/arm/kernel/smp.c:61 (set (reg/f:SI 157)
        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10c98e40 __per_cpu_offset>)) 167 {*arm_movsi_insn} (nil))

(insn 9 8 10 2 arch/arm/kernel/smp.c:61 (set (reg:SI 158)
        (mem/s/j:SI (plus:SI (mult:SI (reg/v:SI 155 [ cpu ])
                    (const_int 4 [0x4]))
                (reg/f:SI 157)) [0 __per_cpu_offset S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 arch/arm/kernel/smp.c:61 (set (reg/v/f:SI 146 [ ci ])
        (plus:SI (reg/v:SI 142 [ __ptr ])
            (reg:SI 158))) 4 {*arm_addsi3} (nil))

(insn 11 10 12 2 arch/arm/kernel/smp.c:62 (set (reg/v/f:SI 145 [ idle ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 146 [ ci ])
                (const_int 52 [0x34])) [0 <variable>.idle+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 12 11 13 2 arch/arm/kernel/smp.c:70 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 145 [ idle ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 13 12 14 2 arch/arm/kernel/smp.c:70 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 33)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 1910 [0x776])
        (nil)))
;; End of basic block 2 -> ( 3 6)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 155
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 155
;; rd  out 	(18)
31, 59, 80, 96, 97, 113, 114, 130, 289, 290, 291, 1816, 1823, 1824, 1833, 1834, 1835, 1836


;; Succ edge  3 [80.9%]  (fallthru)
;; Succ edge  6 [19.1%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u13(11){ }u14(13){ }u15(25){ }u16(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 155
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 145
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 155
;; live  gen 	 0 [r0] 24 [cc] 145
;; live  kill	 14 [lr]
;; rd  in  	(18)
31, 59, 80, 96, 97, 113, 114, 130, 289, 290, 291, 1816, 1823, 1824, 1833, 1834, 1835, 1836
;; rd  gen 	(3)
30, 287, 1822
;; rd  kill	(74)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 1822, 1823

;; Pred edge  2 [80.9%]  (fallthru)
(note 14 13 16 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(call_insn 16 14 17 3 arch/arm/kernel/smp.c:71 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("fork_idle") [flags 0x41] <function_decl 0x10fde780 fork_idle>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 17 16 18 3 arch/arm/kernel/smp.c:71 (set (reg/v/f:SI 145 [ idle ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 18 17 19 3 include/linux/err.h:34 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 145 [ idle ])
            (const_int -4096 [0xfffffffffffff000]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 19 18 20 3 include/linux/err.h:34 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 28)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 3 -> ( 4 5)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 155
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 155
;; rd  out 	(17)
30, 59, 80, 96, 97, 113, 114, 287, 290, 291, 1816, 1822, 1824, 1833, 1834, 1835, 1836


;; Succ edge  4 [0.0%]  (fallthru)
;; Succ edge  5 [100.0%] 

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u23(11){ }u24(13){ }u25(25){ }u26(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 155
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 143 159
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 155
;; live  gen 	 0 [r0] 1 [r1] 143 159
;; live  kill	 14 [lr]
;; rd  in  	(17)
30, 59, 80, 96, 97, 113, 114, 287, 290, 291, 1816, 1822, 1824, 1833, 1834, 1835, 1836
;; rd  gen 	(3)
28, 1820, 1837
;; rd  kill	(53)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 1817, 1818, 1819, 1820, 1837

;; Pred edge  3 [0.0%]  (fallthru)
(note 20 19 21 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 21 20 22 4 arch/arm/kernel/smp.c:73 (set (reg/f:SI 159)
        (symbol_ref/v/f:SI ("*.LC19") [flags 0x82] <string_cst 0x116cec80>)) 167 {*arm_movsi_insn} (nil))

(insn 22 21 23 4 arch/arm/kernel/smp.c:73 (set (reg:SI 0 r0)
        (reg/f:SI 159)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC19") [flags 0x82] <string_cst 0x116cec80>)
        (nil)))

(insn 23 22 24 4 arch/arm/kernel/smp.c:73 (set (reg:SI 1 r1)
        (reg/v:SI 155 [ cpu ])) 167 {*arm_movsi_insn} (nil))

(call_insn 24 23 25 4 arch/arm/kernel/smp.c:73 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 25 24 28 4 include/linux/err.h:29 (set (reg/v:SI 143 [ ret ])
        (reg/v/f:SI 145 [ idle ])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 4 -> ( 20)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; rd  out 	(19)
28, 59, 80, 96, 97, 113, 114, 287, 290, 291, 1816, 1820, 1822, 1824, 1833, 1834, 1835, 1836, 1837


;; Succ edge  20 [100.0%]  (fallthru)

;; Start of basic block ( 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u33(11){ }u34(13){ }u35(25){ }u36(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 155
;; live  gen 	
;; live  kill	
;; rd  in  	(17)
30, 59, 80, 96, 97, 113, 114, 287, 290, 291, 1816, 1822, 1824, 1833, 1834, 1835, 1836
;; rd  gen 	(0)

;; rd  kill	(0)


;; Pred edge  3 [100.0%] 
(code_label 28 25 29 5 141 "" [1 uses])

(note 29 28 30 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 30 29 33 5 arch/arm/kernel/smp.c:76 (set (mem/s/f/j:SI (plus:SI (reg/v/f:SI 146 [ ci ])
                (const_int 52 [0x34])) [0 <variable>.idle+0 S4 A32])
        (reg/v/f:SI 145 [ idle ])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 5 -> ( 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 155
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 155
;; rd  out 	(17)
30, 59, 80, 96, 97, 113, 114, 287, 290, 291, 1816, 1822, 1824, 1833, 1834, 1835, 1836


;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u39(11){ }u40(13){ }u41(25){ }u42(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 155
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 155
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]
;; rd  in  	(18)
31, 59, 80, 96, 97, 113, 114, 130, 289, 290, 291, 1816, 1823, 1824, 1833, 1834, 1835, 1836
;; rd  gen 	(0)

;; rd  kill	(16)
115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130

;; Pred edge  2 [19.1%] 
(code_label 33 30 34 6 140 "" [1 uses])

(note 34 33 35 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 35 34 36 6 arch/arm/kernel/smp.c:82 (set (reg:SI 0 r0)
        (reg/v/f:SI 145 [ idle ])) 167 {*arm_movsi_insn} (nil))

(insn 36 35 37 6 arch/arm/kernel/smp.c:82 (set (reg:SI 1 r1)
        (reg/v:SI 155 [ cpu ])) 167 {*arm_movsi_insn} (nil))

(call_insn 37 36 38 6 arch/arm/kernel/smp.c:82 (parallel [
            (call (mem:SI (symbol_ref:SI ("init_idle") [flags 0x41] <function_decl 0x10f44680 init_idle>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 6 -> ( 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 155
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 155
;; rd  out 	(17)
31, 59, 80, 96, 97, 113, 114, 289, 290, 291, 1816, 1823, 1824, 1833, 1834, 1835, 1836


;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 5 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u48(11){ }u49(13){ }u50(25){ }u51(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 144 160
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 155
;; live  gen 	 0 [r0] 24 [cc] 144 160
;; live  kill	 14 [lr]
;; rd  in  	(20)
30, 31, 59, 80, 96, 97, 113, 114, 287, 289, 290, 291, 1816, 1822, 1823, 1824, 1833, 1834, 1835, 1836
;; rd  gen 	(4)
24, 283, 1821, 1838
;; rd  kill	(74)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 1821, 1838

;; Pred edge  5 [100.0%]  (fallthru)
;; Pred edge  6 [100.0%]  (fallthru)
(code_label 38 37 39 7 143 "" [0 uses])

(note 39 38 40 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 40 39 41 7 arch/arm/kernel/smp.c:91 (set (reg/f:SI 160)
        (symbol_ref:SI ("init_mm") [flags 0xc0] <var_decl 0x10fc0f00 init_mm>)) 167 {*arm_movsi_insn} (nil))

(insn 41 40 42 7 arch/arm/kernel/smp.c:91 (set (reg:SI 0 r0)
        (reg/f:SI 160)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("init_mm") [flags 0xc0] <var_decl 0x10fc0f00 init_mm>)
        (nil)))

(call_insn 42 41 43 7 arch/arm/kernel/smp.c:91 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("pgd_alloc") [flags 0x41] <function_decl 0x114f1a00 pgd_alloc>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 43 42 44 7 arch/arm/kernel/smp.c:91 (set (reg/v/f:SI 144 [ pgd ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 44 43 45 7 arch/arm/kernel/smp.c:92 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 144 [ pgd ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 45 44 46 7 arch/arm/kernel/smp.c:92 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 50)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7836 [0x1e9c])
        (nil)))
;; End of basic block 7 -> ( 8 9)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 145 155
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 145 155
;; rd  out 	(20)
24, 59, 80, 96, 97, 113, 114, 283, 290, 291, 1816, 1821, 1822, 1823, 1824, 1833, 1834, 1835, 1836, 1838


;; Succ edge  8 [21.6%]  (fallthru)
;; Succ edge  9 [78.4%] 

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u58(11){ }u59(13){ }u60(25){ }u61(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 143
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 143
;; live  kill	
;; rd  in  	(20)
24, 59, 80, 96, 97, 113, 114, 283, 290, 291, 1816, 1821, 1822, 1823, 1824, 1833, 1834, 1835, 1836, 1838
;; rd  gen 	(1)
1819
;; rd  kill	(4)
1817, 1818, 1819, 1820

;; Pred edge  7 [21.6%]  (fallthru)
(note 46 45 47 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 47 46 50 8 arch/arm/kernel/smp.c:93 (set (reg/v:SI 143 [ ret ])
        (const_int -12 [0xfffffffffffffff4])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 8 -> ( 20)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; rd  out 	(21)
24, 59, 80, 96, 97, 113, 114, 283, 290, 291, 1816, 1819, 1821, 1822, 1823, 1824, 1833, 1834, 1835, 1836, 1838


;; Succ edge  20 [100.0%]  (fallthru)

;; Start of basic block ( 7) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u62(11){ }u63(13){ }u64(25){ }u65(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 145 155
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 145
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 140 150 151 152 153 161 162 163 164 165 166 167 168 169 170 171 172 173
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 145 155
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 24 [cc] 140 150 151 152 153 161 162 163 164 165 166 167 168 169 170 171 172 173
;; live  kill	 14 [lr]
;; rd  in  	(20)
24, 59, 80, 96, 97, 113, 114, 283, 290, 291, 1816, 1821, 1822, 1823, 1824, 1833, 1834, 1835, 1836, 1838
;; rd  gen 	(19)
279, 1814, 1828, 1829, 1830, 1831, 1839, 1840, 1841, 1842, 1843, 1844, 1845, 1846, 1847, 1848, 1849, 1850, 1851
;; rd  kill	(58)
115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 1814, 1828, 1829, 1830, 1831, 1839, 1840, 1841, 1842, 1843, 1844, 1845, 1846, 1847, 1848, 1849, 1850, 1851

;; Pred edge  7 [78.4%] 
(code_label 50 47 51 9 144 "" [1 uses])

(note 51 50 52 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 52 51 53 9 arch/arm/kernel/smp.c:99 (set (reg/f:SI 153 [ D.25969 ])
        (const:SI (plus:SI (symbol_ref:SI ("_stext") [flags 0xc0] <var_decl 0x1150dc00 _stext>)
                (const_int 1073741824 [0x40000000])))) 167 {*arm_movsi_insn} (nil))

(insn 53 52 55 9 arch/arm/kernel/smp.c:99 (set (reg/f:SI 152 [ D.25971 ])
        (const:SI (plus:SI (symbol_ref:SI ("_etext") [flags 0xc0] <var_decl 0x1150dc60 _etext>)
                (const_int 1073741824 [0x40000000])))) 167 {*arm_movsi_insn} (nil))

(insn 55 53 56 9 arch/arm/kernel/smp.c:99 (set (reg:SI 1 r1)
        (reg/f:SI 153 [ D.25969 ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("_stext") [flags 0xc0] <var_decl 0x1150dc00 _stext>)
                (const_int 1073741824 [0x40000000])))
        (nil)))

(insn 56 55 57 9 arch/arm/kernel/smp.c:99 (set (reg:SI 2 r2)
        (reg/f:SI 152 [ D.25971 ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("_etext") [flags 0xc0] <var_decl 0x1150dc60 _etext>)
                (const_int 1073741824 [0x40000000])))
        (nil)))

(call_insn 57 56 58 9 arch/arm/kernel/smp.c:99 (parallel [
            (call (mem:SI (symbol_ref:SI ("identity_mapping_add") [flags 0x41] <function_decl 0x11227580 identity_mapping_add>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 58 57 59 9 arch/arm/kernel/smp.c:100 (set (reg/f:SI 151 [ D.25973 ])
        (const:SI (plus:SI (symbol_ref:SI ("_sdata") [flags 0xc0] <var_decl 0x1150dd20 _sdata>)
                (const_int 1073741824 [0x40000000])))) 167 {*arm_movsi_insn} (nil))

(insn 59 58 60 9 arch/arm/kernel/smp.c:100 (set (reg/f:SI 150 [ D.25975 ])
        (const:SI (plus:SI (symbol_ref:SI ("_edata") [flags 0xc0] <var_decl 0x1150dd80 _edata>)
                (const_int 1073741824 [0x40000000])))) 167 {*arm_movsi_insn} (nil))

(insn 60 59 61 9 arch/arm/kernel/smp.c:100 (set (reg:SI 0 r0)
        (reg/v/f:SI 144 [ pgd ])) 167 {*arm_movsi_insn} (nil))

(insn 61 60 62 9 arch/arm/kernel/smp.c:100 (set (reg:SI 1 r1)
        (reg/f:SI 151 [ D.25973 ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("_sdata") [flags 0xc0] <var_decl 0x1150dd20 _sdata>)
                (const_int 1073741824 [0x40000000])))
        (nil)))

(insn 62 61 63 9 arch/arm/kernel/smp.c:100 (set (reg:SI 2 r2)
        (reg/f:SI 150 [ D.25975 ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("_edata") [flags 0xc0] <var_decl 0x1150dd80 _edata>)
                (const_int 1073741824 [0x40000000])))
        (nil)))

(call_insn 63 62 64 9 arch/arm/kernel/smp.c:100 (parallel [
            (call (mem:SI (symbol_ref:SI ("identity_mapping_add") [flags 0x41] <function_decl 0x11227580 identity_mapping_add>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 64 63 65 9 arch/arm/kernel/smp.c:107 (set (reg/f:SI 161)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 65 64 66 9 arch/arm/kernel/smp.c:107 (set (reg/f:SI 162 [ <variable>.stack ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 145 [ idle ])
                (const_int 4 [0x4])) [0 <variable>.stack+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 66 65 67 9 arch/arm/kernel/smp.c:107 (set (reg/f:SI 164)
        (plus:SI (reg/f:SI 162 [ <variable>.stack ])
            (const_int 8128 [0x1fc0]))) 4 {*arm_addsi3} (nil))

(insn 67 66 68 9 arch/arm/kernel/smp.c:107 (set (reg/f:SI 163)
        (plus:SI (reg/f:SI 164)
            (const_int 56 [0x38]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 162 [ <variable>.stack ])
            (const_int 8184 [0x1ff8]))
        (nil)))

(insn 68 67 70 9 arch/arm/kernel/smp.c:107 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 161)
                (const_int 36 [0x24])) [0 secondary_data.stack+0 S4 A32])
        (reg/f:SI 163)) 167 {*arm_movsi_insn} (nil))

(insn 70 68 71 9 arch/arm/kernel/smp.c:108 (set (reg/f:SI 166)
        (plus:SI (reg/v/f:SI 144 [ pgd ])
            (const_int 1073741824 [0x40000000]))) 4 {*arm_addsi3} (nil))

(insn 71 70 73 9 arch/arm/kernel/smp.c:108 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 161)
                (const_int 28 [0x1c])) [0 secondary_data.pgdir+0 S4 A32])
        (reg/f:SI 166)) 167 {*arm_movsi_insn} (nil))

(insn 73 71 74 9 arch/arm/kernel/smp.c:109 (set (reg/f:SI 168)
        (const:SI (plus:SI (symbol_ref:SI ("swapper_pg_dir") [flags 0xc0] <var_decl 0x11208000 swapper_pg_dir>)
                (const_int 1073741824 [0x40000000])))) 167 {*arm_movsi_insn} (nil))

(insn 74 73 75 9 arch/arm/kernel/smp.c:109 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 161)
                (const_int 32 [0x20])) [0 secondary_data.swapper_pg_dir+0 S4 A32])
        (reg/f:SI 168)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("swapper_pg_dir") [flags 0xc0] <var_decl 0x11208000 swapper_pg_dir>)
                (const_int 1073741824 [0x40000000])))
        (nil)))

(insn 75 74 77 9 arch/arm/kernel/smp.c:110 (set (reg/f:SI 169)
        (symbol_ref:SI ("cpu_cache") [flags 0xc0] <var_decl 0x1141de40 cpu_cache>)) 167 {*arm_movsi_insn} (nil))

(insn 77 75 78 9 arch/arm/kernel/smp.c:110 (set (reg/f:SI 171)
        (plus:SI (reg/f:SI 161)
            (const_int 28 [0x1c]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 28 [0x1c])))
        (nil)))

(insn 78 77 79 9 arch/arm/kernel/smp.c:110 (set (reg/f:SI 172 [ cpu_cache.flush_kern_dcache_area ])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 169)
                (const_int 24 [0x18])) [0 cpu_cache.flush_kern_dcache_area+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 79 78 80 9 arch/arm/kernel/smp.c:110 (set (reg:SI 0 r0)
        (reg/f:SI 171)) 167 {*arm_movsi_insn} (nil))

(insn 80 79 81 9 arch/arm/kernel/smp.c:110 (set (reg:SI 1 r1)
        (const_int 12 [0xc])) 167 {*arm_movsi_insn} (nil))

(call_insn 81 80 82 9 arch/arm/kernel/smp.c:110 (parallel [
            (call (mem:SI (reg/f:SI 172 [ cpu_cache.flush_kern_dcache_area ]) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 244 {*call_reg_armv5} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 82 81 83 9 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/outercache.h:50 (set (reg/f:SI 173)
        (symbol_ref:SI ("outer_cache") [flags 0xc0] <var_decl 0x512cf6c0 outer_cache>)) 167 {*arm_movsi_insn} (nil))

(insn 83 82 84 9 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/outercache.h:50 (set (reg/f:SI 140 [ D.27709 ])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 173)
                (const_int 4 [0x4])) [0 outer_cache.clean_range+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 84 83 85 9 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/outercache.h:50 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 140 [ D.27709 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 85 84 86 9 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/outercache.h:50 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 97)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 3017 [0xbc9])
        (nil)))
;; End of basic block 9 -> ( 10 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 144 145 150 151 152 153 155 161 171
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 144 145 150 151 152 153 155 161 171
;; rd  out 	(38)
24, 59, 80, 96, 97, 113, 114, 279, 290, 291, 1814, 1816, 1821, 1822, 1823, 1824, 1828, 1829, 1830, 1831, 1833, 1834, 1835, 1836, 1838, 1839, 1840, 1841, 1842, 1843, 1844, 1845, 1846, 1847, 1848, 1849, 1850, 1851


;; Succ edge  10 [69.8%]  (fallthru)
;; Succ edge  11 [30.2%] 

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u104(11){ }u105(13){ }u106(25){ }u107(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 144 145 150 151 152 153 155 161 171
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 161 171
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 174 175 176 177 178 179 180
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 144 145 150 151 152 153 155 161 171
;; live  gen 	 0 [r0] 1 [r1] 174 175 176 177 178 179 180
;; live  kill	 14 [lr]
;; rd  in  	(38)
24, 59, 80, 96, 97, 113, 114, 279, 290, 291, 1814, 1816, 1821, 1822, 1823, 1824, 1828, 1829, 1830, 1831, 1833, 1834, 1835, 1836, 1838, 1839, 1840, 1841, 1842, 1843, 1844, 1845, 1846, 1847, 1848, 1849, 1850, 1851
;; rd  gen 	(7)
1852, 1853, 1854, 1855, 1856, 1857, 1858
;; rd  kill	(23)
115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 1852, 1853, 1854, 1855, 1856, 1857, 1858

;; Pred edge  9 [69.8%]  (fallthru)
(note 86 85 89 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 89 86 93 10 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/outercache.h:51 (set (reg/f:SI 176)
        (plus:SI (reg/f:SI 161)
            (const_int 1073741852 [0x4000001c]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 1073741852 [0x4000001c])))
        (nil)))

(insn 93 89 94 10 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/outercache.h:51 (set (reg/f:SI 179)
        (plus:SI (reg/f:SI 161)
            (const_int 1073741864 [0x40000028]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 1073741864 [0x40000028])))
        (nil)))

(insn 94 93 95 10 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/outercache.h:51 (set (reg:SI 0 r0)
        (reg/f:SI 176)) 167 {*arm_movsi_insn} (nil))

(insn 95 94 96 10 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/outercache.h:51 (set (reg:SI 1 r1)
        (reg/f:SI 179)) 167 {*arm_movsi_insn} (nil))

(call_insn 96 95 97 10 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/outercache.h:51 (parallel [
            (call (mem:SI (reg/f:SI 140 [ D.27709 ]) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 244 {*call_reg_armv5} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 10 -> ( 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 145 150 151 152 153 155
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 145 150 151 152 153 155
;; rd  out 	(45)
24, 59, 80, 96, 97, 113, 114, 279, 290, 291, 1814, 1816, 1821, 1822, 1823, 1824, 1828, 1829, 1830, 1831, 1833, 1834, 1835, 1836, 1838, 1839, 1840, 1841, 1842, 1843, 1844, 1845, 1846, 1847, 1848, 1849, 1850, 1851, 1852, 1853, 1854, 1855, 1856, 1857, 1858


;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 10 9) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u121(11){ }u122(13){ }u123(25){ }u124(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 145 150 151 152 153 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 155
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 143
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 145 150 151 152 153 155
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 143
;; live  kill	 14 [lr]
;; rd  in  	(45)
24, 59, 80, 96, 97, 113, 114, 279, 290, 291, 1814, 1816, 1821, 1822, 1823, 1824, 1828, 1829, 1830, 1831, 1833, 1834, 1835, 1836, 1838, 1839, 1840, 1841, 1842, 1843, 1844, 1845, 1846, 1847, 1848, 1849, 1850, 1851, 1852, 1853, 1854, 1855, 1856, 1857, 1858
;; rd  gen 	(3)
15, 276, 1818
;; rd  kill	(76)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 1817, 1818, 1819, 1820

;; Pred edge  10 [100.0%]  (fallthru)
;; Pred edge  9 [30.2%] 
(code_label 97 96 98 11 145 "" [1 uses])

(note 98 97 99 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 99 98 100 11 arch/arm/kernel/smp.c:116 (set (reg:SI 0 r0)
        (reg/v:SI 155 [ cpu ])) 167 {*arm_movsi_insn} (nil))

(insn 100 99 101 11 arch/arm/kernel/smp.c:116 (set (reg:SI 1 r1)
        (reg/v/f:SI 145 [ idle ])) 167 {*arm_movsi_insn} (nil))

(call_insn 101 100 102 11 arch/arm/kernel/smp.c:116 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("boot_secondary") [flags 0x41] <function_decl 0x10c9f080 boot_secondary>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 102 101 103 11 arch/arm/kernel/smp.c:116 (set (reg/v:SI 143 [ ret ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 103 102 104 11 arch/arm/kernel/smp.c:117 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 143 [ ret ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 104 103 105 11 arch/arm/kernel/smp.c:117 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 159)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 11 -> ( 12 18)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144 150 151 152 153 155
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144 150 151 152 153 155
;; rd  out 	(46)
15, 59, 80, 96, 97, 113, 114, 276, 290, 291, 1814, 1816, 1818, 1821, 1822, 1823, 1824, 1828, 1829, 1830, 1831, 1833, 1834, 1835, 1836, 1838, 1839, 1840, 1841, 1842, 1843, 1844, 1845, 1846, 1847, 1848, 1849, 1850, 1851, 1852, 1853, 1854, 1855, 1856, 1857, 1858


;; Succ edge  12 [100.0%]  (fallthru)
;; Succ edge  18 [0.0%] 

;; Start of basic block ( 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u133(11){ }u134(13){ }u135(25){ }u136(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144 150 151 152 153 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 155
;; lr  def 	 24 [cc] 133 136 139 141 148 149 181 183 184 185 186
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144 150 151 152 153 155
;; live  gen 	 24 [cc] 133 136 139 141 148 149 181 183 184 185 186
;; live  kill	
;; rd  in  	(46)
15, 59, 80, 96, 97, 113, 114, 276, 290, 291, 1814, 1816, 1818, 1821, 1822, 1823, 1824, 1828, 1829, 1830, 1831, 1833, 1834, 1835, 1836, 1838, 1839, 1840, 1841, 1842, 1843, 1844, 1845, 1846, 1847, 1848, 1849, 1850, 1851, 1852, 1853, 1854, 1855, 1856, 1857, 1858
;; rd  gen 	(12)
266, 1807, 1810, 1813, 1815, 1826, 1827, 1859, 1860, 1862, 1863, 1864
;; rd  kill	(36)
266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 1807, 1810, 1813, 1815, 1826, 1827, 1859, 1860, 1861, 1862, 1863, 1864

;; Pred edge  11 [100.0%]  (fallthru)
(note 105 104 106 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 106 105 107 12 arch/arm/kernel/smp.c:124 (set (reg/f:SI 181)
        (symbol_ref:SI ("jiffies") [flags 0xc0] <var_decl 0x10ce23c0 jiffies>)) 167 {*arm_movsi_insn} (nil))

(insn 107 106 108 12 arch/arm/kernel/smp.c:124 (set (reg:SI 149 [ jiffies.388 ])
        (mem/v/c/i:SI (reg/f:SI 181) [0 jiffies+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 108 107 110 12 arch/arm/kernel/smp.c:124 (set (reg/v:SI 141 [ timeout ])
        (plus:SI (reg:SI 149 [ jiffies.388 ])
            (const_int 100 [0x64]))) 4 {*arm_addsi3} (nil))

(insn 110 108 111 12 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 183 [ D.25991 ])
        (reg/v:SI 155 [ cpu ])) 167 {*arm_movsi_insn} (nil))

(insn 111 110 112 12 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 184)
        (plus:SI (reg/v:SI 155 [ cpu ])
            (const_int 31 [0x1f]))) 4 {*arm_addsi3} (nil))

(insn 112 111 113 12 include/asm-generic/bitops/non-atomic.h:105 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 155 [ cpu ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 113 112 114 12 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 183 [ D.25991 ])
        (if_then_else:SI (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (reg:SI 184)
            (reg/v:SI 155 [ cpu ]))) 240 {*movsicc_insn} (nil))

(insn 114 113 115 12 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 185)
        (ashiftrt:SI (reg:SI 183 [ D.25991 ])
            (const_int 5 [0x5]))) 117 {*arm_shiftsi3} (expr_list:REG_EQUAL (div:SI (reg/v:SI 155 [ cpu ])
            (const_int 32 [0x20]))
        (nil)))

(insn 115 114 116 12 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 136 [ D.27720 ])
        (ashift:SI (reg:SI 185)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 116 115 117 12 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 139 [ D.27717 ])
        (and:SI (reg/v:SI 155 [ cpu ])
            (const_int 31 [0x1f]))) 67 {*arm_andsi3_insn} (nil))

(insn 117 116 118 12 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 186)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 118 117 137 12 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 133 [ shifttmp.1090 ])
        (ashift:SI (reg:SI 186)
            (reg:SI 139 [ D.27717 ]))) 117 {*arm_shiftsi3} (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
            (reg:SI 139 [ D.27717 ]))
        (nil)))
;; End of basic block 12 -> ( 15)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 139 141 143 144 150 151 152 153 155
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 139 141 143 144 150 151 152 153 155
;; rd  out 	(57)
15, 59, 80, 96, 97, 113, 114, 266, 290, 291, 1807, 1810, 1813, 1814, 1815, 1816, 1818, 1821, 1822, 1823, 1824, 1826, 1827, 1828, 1829, 1830, 1831, 1833, 1834, 1835, 1836, 1838, 1839, 1840, 1841, 1842, 1843, 1844, 1845, 1846, 1847, 1848, 1849, 1850, 1851, 1852, 1853, 1854, 1855, 1856, 1857, 1858, 1859, 1860, 1862, 1863, 1864


;; Succ edge  15 [100.0%]  (fallthru)

;; Start of basic block ( 15) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u152(11){ }u153(13){ }u154(25){ }u155(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 139 141 143 144 150 151 152 153 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136
;; lr  def 	 24 [cc] 137 138 187 188 189
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 139 141 143 144 150 151 152 153 155
;; live  gen 	 24 [cc] 137 138 187 188 189
;; live  kill	
;; rd  in  	(65)
15, 59, 80, 96, 97, 113, 114, 273, 290, 291, 1807, 1810, 1811, 1812, 1813, 1814, 1815, 1816, 1818, 1821, 1822, 1823, 1824, 1825, 1826, 1827, 1828, 1829, 1830, 1831, 1833, 1834, 1835, 1836, 1838, 1839, 1840, 1841, 1842, 1843, 1844, 1845, 1846, 1847, 1848, 1849, 1850, 1851, 1852, 1853, 1854, 1855, 1856, 1857, 1858, 1859, 1860, 1862, 1863, 1864, 1865, 1866, 1867, 1868, 1869
;; rd  gen 	(6)
275, 1811, 1812, 1865, 1866, 1867
;; rd  kill	(29)
266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 1811, 1812, 1865, 1866, 1867

;; Pred edge  15 [95.5%] 
(code_label 137 118 121 13 149 "" [1 uses])

(note 121 137 122 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 122 121 123 13 include/asm-generic/bitops/non-atomic.h:105 (set (reg/f:SI 187)
        (symbol_ref:SI ("cpu_online_mask") [flags 0xc0] <var_decl 0x10c5bf60 cpu_online_mask>)) 167 {*arm_movsi_insn} (nil))

(insn 123 122 124 13 include/asm-generic/bitops/non-atomic.h:105 (set (reg/f:SI 188 [ cpu_online_mask ])
        (mem/u/f/c/i:SI (reg/f:SI 187) [0 cpu_online_mask+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 124 123 125 13 include/asm-generic/bitops/non-atomic.h:105 (set (reg/f:SI 137 [ D.27719 ])
        (plus:SI (reg/f:SI 188 [ cpu_online_mask ])
            (reg:SI 136 [ D.27720 ]))) 4 {*arm_addsi3} (nil))

(insn 125 124 126 13 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 138 [ D.27718 ])
        (mem/v:SI (reg/f:SI 137 [ D.27719 ]) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 126 125 127 13 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 189)
        (and:SI (reg:SI 138 [ D.27718 ])
            (reg:SI 133 [ shifttmp.1090 ]))) 67 {*arm_andsi3_insn} (nil))

(insn 127 126 128 13 include/asm-generic/bitops/non-atomic.h:105 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 189)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 128 127 129 13 include/asm-generic/bitops/non-atomic.h:105 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 141)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 450 [0x1c2])
        (nil)))
;; End of basic block 13 -> ( 16 14)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 139 141 143 144 150 151 152 153 155
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 139 141 143 144 150 151 152 153 155
;; rd  out 	(65)
15, 59, 80, 96, 97, 113, 114, 275, 290, 291, 1807, 1810, 1811, 1812, 1813, 1814, 1815, 1816, 1818, 1821, 1822, 1823, 1824, 1825, 1826, 1827, 1828, 1829, 1830, 1831, 1833, 1834, 1835, 1836, 1838, 1839, 1840, 1841, 1842, 1843, 1844, 1845, 1846, 1847, 1848, 1849, 1850, 1851, 1852, 1853, 1854, 1855, 1856, 1857, 1858, 1859, 1860, 1862, 1863, 1864, 1865, 1866, 1867, 1868, 1869


;; Succ edge  16 [4.5%] 
;; Succ edge  14 [95.5%]  (fallthru)

;; Start of basic block ( 13) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u164(11){ }u165(13){ }u166(25){ }u167(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 139 141 143 144 150 151 152 153 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 139 141 143 144 150 151 152 153 155
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]
;; rd  in  	(65)
15, 59, 80, 96, 97, 113, 114, 275, 290, 291, 1807, 1810, 1811, 1812, 1813, 1814, 1815, 1816, 1818, 1821, 1822, 1823, 1824, 1825, 1826, 1827, 1828, 1829, 1830, 1831, 1833, 1834, 1835, 1836, 1838, 1839, 1840, 1841, 1842, 1843, 1844, 1845, 1846, 1847, 1848, 1849, 1850, 1851, 1852, 1853, 1854, 1855, 1856, 1857, 1858, 1859, 1860, 1862, 1863, 1864, 1865, 1866, 1867, 1868, 1869
;; rd  gen 	(0)

;; rd  kill	(16)
115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130

;; Pred edge  13 [95.5%]  (fallthru)
(note 129 128 130 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 130 129 131 14 arch/arm/kernel/smp.c:129 (set (reg:SI 0 r0)
        (const_int 10 [0xa])) 167 {*arm_movsi_insn} (nil))

(call_insn 131 130 132 14 arch/arm/kernel/smp.c:129 (parallel [
            (call (mem:SI (symbol_ref:SI ("__udelay") [flags 0x41] <function_decl 0x10e39780 __udelay>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 132 131 133 14 arch/arm/kernel/smp.c:130 (parallel [
            (asm_operands/v ("") ("") 0 []
                 [] 8506211)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))
;; End of basic block 14 -> ( 15)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 139 141 143 144 150 151 152 153 155
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 139 141 143 144 150 151 152 153 155
;; rd  out 	(65)
15, 59, 80, 96, 97, 113, 114, 275, 290, 291, 1807, 1810, 1811, 1812, 1813, 1814, 1815, 1816, 1818, 1821, 1822, 1823, 1824, 1825, 1826, 1827, 1828, 1829, 1830, 1831, 1833, 1834, 1835, 1836, 1838, 1839, 1840, 1841, 1842, 1843, 1844, 1845, 1846, 1847, 1848, 1849, 1850, 1851, 1852, 1853, 1854, 1855, 1856, 1857, 1858, 1859, 1860, 1862, 1863, 1864, 1865, 1866, 1867, 1868, 1869


;; Succ edge  15 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 12 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u170(11){ }u171(13){ }u172(25){ }u173(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 139 141 143 144 150 151 152 153 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  def 	 24 [cc] 147 190 191
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 139 141 143 144 150 151 152 153 155
;; live  gen 	 24 [cc] 147 190 191
;; live  kill	
;; rd  in  	(66)
15, 59, 80, 96, 97, 113, 114, 266, 275, 290, 291, 1807, 1810, 1811, 1812, 1813, 1814, 1815, 1816, 1818, 1821, 1822, 1823, 1824, 1825, 1826, 1827, 1828, 1829, 1830, 1831, 1833, 1834, 1835, 1836, 1838, 1839, 1840, 1841, 1842, 1843, 1844, 1845, 1846, 1847, 1848, 1849, 1850, 1851, 1852, 1853, 1854, 1855, 1856, 1857, 1858, 1859, 1860, 1862, 1863, 1864, 1865, 1866, 1867, 1868, 1869
;; rd  gen 	(4)
273, 1825, 1868, 1869
;; rd  kill	(27)
266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 1825, 1868, 1869

;; Pred edge  12 [100.0%]  (fallthru)
;; Pred edge  14 [100.0%]  (fallthru,dfs_back)
(code_label 133 132 134 15 147 "" [0 uses])

(note 134 133 135 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 135 134 136 15 arch/arm/kernel/smp.c:125 discrim 3 (set (reg/f:SI 190)
        (symbol_ref:SI ("jiffies") [flags 0xc0] <var_decl 0x10ce23c0 jiffies>)) 167 {*arm_movsi_insn} (nil))

(insn 136 135 138 15 arch/arm/kernel/smp.c:125 discrim 3 (set (reg:SI 147 [ jiffies.390 ])
        (mem/v/c/i:SI (reg/f:SI 190) [0 jiffies+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 138 136 139 15 arch/arm/kernel/smp.c:125 discrim 3 (set (reg:SI 191)
        (minus:SI (reg:SI 147 [ jiffies.390 ])
            (reg/v:SI 141 [ timeout ]))) 28 {*arm_subsi3_insn} (nil))

(insn 139 138 140 15 arch/arm/kernel/smp.c:125 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 191)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 140 139 141 15 arch/arm/kernel/smp.c:125 discrim 3 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 137)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
        (nil)))
;; End of basic block 15 -> ( 13 16)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 139 141 143 144 150 151 152 153 155
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 139 141 143 144 150 151 152 153 155
;; rd  out 	(65)
15, 59, 80, 96, 97, 113, 114, 273, 290, 291, 1807, 1810, 1811, 1812, 1813, 1814, 1815, 1816, 1818, 1821, 1822, 1823, 1824, 1825, 1826, 1827, 1828, 1829, 1830, 1831, 1833, 1834, 1835, 1836, 1838, 1839, 1840, 1841, 1842, 1843, 1844, 1845, 1846, 1847, 1848, 1849, 1850, 1851, 1852, 1853, 1854, 1855, 1856, 1857, 1858, 1859, 1860, 1862, 1863, 1864, 1865, 1866, 1867, 1868, 1869


;; Succ edge  13 [95.5%] 
;; Succ edge  16 [4.5%]  (fallthru)

;; Start of basic block ( 15 13) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u179(11){ }u180(13){ }u181(25){ }u182(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 139 143 144 150 151 152 153 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 139
;; lr  def 	 24 [cc] 134 135 192 193 194 195
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 139 143 144 150 151 152 153 155
;; live  gen 	 24 [cc] 134 135 192 193 194 195
;; live  kill	
;; rd  in  	(66)
15, 59, 80, 96, 97, 113, 114, 273, 275, 290, 291, 1807, 1810, 1811, 1812, 1813, 1814, 1815, 1816, 1818, 1821, 1822, 1823, 1824, 1825, 1826, 1827, 1828, 1829, 1830, 1831, 1833, 1834, 1835, 1836, 1838, 1839, 1840, 1841, 1842, 1843, 1844, 1845, 1846, 1847, 1848, 1849, 1850, 1851, 1852, 1853, 1854, 1855, 1856, 1857, 1858, 1859, 1860, 1862, 1863, 1864, 1865, 1866, 1867, 1868, 1869
;; rd  gen 	(7)
272, 1808, 1809, 1870, 1871, 1872, 1873
;; rd  kill	(30)
266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 1808, 1809, 1870, 1871, 1872, 1873

;; Pred edge  15 [4.5%]  (fallthru)
;; Pred edge  13 [4.5%] 
(code_label 141 140 142 16 148 "" [1 uses])

(note 142 141 143 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 143 142 144 16 include/asm-generic/bitops/non-atomic.h:105 (set (reg/f:SI 192)
        (symbol_ref:SI ("cpu_online_mask") [flags 0xc0] <var_decl 0x10c5bf60 cpu_online_mask>)) 167 {*arm_movsi_insn} (nil))

(insn 144 143 146 16 include/asm-generic/bitops/non-atomic.h:105 (set (reg/f:SI 193 [ cpu_online_mask ])
        (mem/u/f/c/i:SI (reg/f:SI 192) [0 cpu_online_mask+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 146 144 147 16 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 135 [ D.27732 ])
        (mem/v:SI (plus:SI (mult:SI (reg:SI 185)
                    (const_int 4 [0x4]))
                (reg/f:SI 193 [ cpu_online_mask ])) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 147 146 148 16 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 194)
        (lshiftrt:SI (reg:SI 135 [ D.27732 ])
            (reg:SI 139 [ D.27717 ]))) 117 {*arm_shiftsi3} (nil))

(insn 148 147 149 16 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 195)
        (and:SI (reg:SI 194)
            (const_int 1 [0x1]))) 67 {*arm_andsi3_insn} (nil))

(insn 149 148 150 16 include/asm-generic/bitops/non-atomic.h:105 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 195)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 150 149 151 16 include/asm-generic/bitops/non-atomic.h:105 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 166)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 16 -> ( 17 19)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144 150 151 152 153 155
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144 150 151 152 153 155
;; rd  out 	(71)
15, 59, 80, 96, 97, 113, 114, 272, 290, 291, 1807, 1808, 1809, 1810, 1811, 1812, 1813, 1814, 1815, 1816, 1818, 1821, 1822, 1823, 1824, 1825, 1826, 1827, 1828, 1829, 1830, 1831, 1833, 1834, 1835, 1836, 1838, 1839, 1840, 1841, 1842, 1843, 1844, 1845, 1846, 1847, 1848, 1849, 1850, 1851, 1852, 1853, 1854, 1855, 1856, 1857, 1858, 1859, 1860, 1862, 1863, 1864, 1865, 1866, 1867, 1868, 1869, 1870, 1871, 1872, 1873


;; Succ edge  17 [0.0%]  (fallthru)
;; Succ edge  19 [100.0%] 

;; Start of basic block ( 16) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u192(11){ }u193(13){ }u194(25){ }u195(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 150 151 152 153 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 155
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 143 196
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 150 151 152 153 155
;; live  gen 	 0 [r0] 1 [r1] 143 196
;; live  kill	 14 [lr]
;; rd  in  	(71)
15, 59, 80, 96, 97, 113, 114, 272, 290, 291, 1807, 1808, 1809, 1810, 1811, 1812, 1813, 1814, 1815, 1816, 1818, 1821, 1822, 1823, 1824, 1825, 1826, 1827, 1828, 1829, 1830, 1831, 1833, 1834, 1835, 1836, 1838, 1839, 1840, 1841, 1842, 1843, 1844, 1845, 1846, 1847, 1848, 1849, 1850, 1851, 1852, 1853, 1854, 1855, 1856, 1857, 1858, 1859, 1860, 1862, 1863, 1864, 1865, 1866, 1867, 1868, 1869, 1870, 1871, 1872, 1873
;; rd  gen 	(3)
11, 1817, 1874
;; rd  kill	(53)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 1817, 1818, 1819, 1820, 1874

;; Pred edge  16 [0.0%]  (fallthru)
(note 151 150 152 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 152 151 153 17 arch/arm/kernel/smp.c:134 (set (reg/f:SI 196)
        (symbol_ref/v/f:SI ("*.LC20") [flags 0x82] <string_cst 0x11607dc0>)) 167 {*arm_movsi_insn} (nil))

(insn 153 152 154 17 arch/arm/kernel/smp.c:134 (set (reg:SI 0 r0)
        (reg/f:SI 196)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC20") [flags 0x82] <string_cst 0x11607dc0>)
        (nil)))

(insn 154 153 155 17 arch/arm/kernel/smp.c:134 (set (reg:SI 1 r1)
        (reg/v:SI 155 [ cpu ])) 167 {*arm_movsi_insn} (nil))

(call_insn 155 154 156 17 arch/arm/kernel/smp.c:134 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 156 155 159 17 arch/arm/kernel/smp.c:135 (set (reg/v:SI 143 [ ret ])
        (const_int -5 [0xfffffffffffffffb])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 17 -> ( 19)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144 150 151 152 153
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144 150 151 152 153
;; rd  out 	(72)
11, 59, 80, 96, 97, 113, 114, 272, 290, 291, 1807, 1808, 1809, 1810, 1811, 1812, 1813, 1814, 1815, 1816, 1817, 1821, 1822, 1823, 1824, 1825, 1826, 1827, 1828, 1829, 1830, 1831, 1833, 1834, 1835, 1836, 1838, 1839, 1840, 1841, 1842, 1843, 1844, 1845, 1846, 1847, 1848, 1849, 1850, 1851, 1852, 1853, 1854, 1855, 1856, 1857, 1858, 1859, 1860, 1862, 1863, 1864, 1865, 1866, 1867, 1868, 1869, 1870, 1871, 1872, 1873, 1874


;; Succ edge  19 [100.0%]  (fallthru)

;; Start of basic block ( 11) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u201(11){ }u202(13){ }u203(25){ }u204(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144 150 151 152 153 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 155
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 197
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144 150 151 152 153 155
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 197
;; live  kill	 14 [lr]
;; rd  in  	(46)
15, 59, 80, 96, 97, 113, 114, 276, 290, 291, 1814, 1816, 1818, 1821, 1822, 1823, 1824, 1828, 1829, 1830, 1831, 1833, 1834, 1835, 1836, 1838, 1839, 1840, 1841, 1842, 1843, 1844, 1845, 1846, 1847, 1848, 1849, 1850, 1851, 1852, 1853, 1854, 1855, 1856, 1857, 1858
;; rd  gen 	(2)
9, 1875
;; rd  kill	(49)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 1875

;; Pred edge  11 [0.0%] 
(code_label 159 156 160 18 146 "" [1 uses])

(note 160 159 161 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 161 160 162 18 arch/arm/kernel/smp.c:138 (set (reg/f:SI 197)
        (symbol_ref/v/f:SI ("*.LC21") [flags 0x82] <string_cst 0x116ec540>)) 167 {*arm_movsi_insn} (nil))

(insn 162 161 163 18 arch/arm/kernel/smp.c:138 (set (reg:SI 0 r0)
        (reg/f:SI 197)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC21") [flags 0x82] <string_cst 0x116ec540>)
        (nil)))

(insn 163 162 164 18 arch/arm/kernel/smp.c:138 (set (reg:SI 1 r1)
        (reg/v:SI 155 [ cpu ])) 167 {*arm_movsi_insn} (nil))

(insn 164 163 165 18 arch/arm/kernel/smp.c:138 (set (reg:SI 2 r2)
        (reg/v:SI 143 [ ret ])) 167 {*arm_movsi_insn} (nil))

(call_insn 165 164 166 18 arch/arm/kernel/smp.c:138 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))
;; End of basic block 18 -> ( 19)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144 150 151 152 153
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144 150 151 152 153
;; rd  out 	(47)
9, 59, 80, 96, 97, 113, 114, 276, 290, 291, 1814, 1816, 1818, 1821, 1822, 1823, 1824, 1828, 1829, 1830, 1831, 1833, 1834, 1835, 1836, 1838, 1839, 1840, 1841, 1842, 1843, 1844, 1845, 1846, 1847, 1848, 1849, 1850, 1851, 1852, 1853, 1854, 1855, 1856, 1857, 1858, 1875


;; Succ edge  19 [100.0%]  (fallthru)

;; Start of basic block ( 17 18 16) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u212(11){ }u213(13){ }u214(25){ }u215(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144 150 151 152 153
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 150 151 152 153
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 198 199 200 201 202
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144 150 151 152 153
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 198 199 200 201 202
;; live  kill	 14 [lr]
;; rd  in  	(77)
9, 11, 15, 59, 80, 96, 97, 113, 114, 272, 276, 290, 291, 1807, 1808, 1809, 1810, 1811, 1812, 1813, 1814, 1815, 1816, 1817, 1818, 1821, 1822, 1823, 1824, 1825, 1826, 1827, 1828, 1829, 1830, 1831, 1833, 1834, 1835, 1836, 1838, 1839, 1840, 1841, 1842, 1843, 1844, 1845, 1846, 1847, 1848, 1849, 1850, 1851, 1852, 1853, 1854, 1855, 1856, 1857, 1858, 1859, 1860, 1862, 1863, 1864, 1865, 1866, 1867, 1868, 1869, 1870, 1871, 1872, 1873, 1874, 1875
;; rd  gen 	(5)
1876, 1877, 1878, 1879, 1880
;; rd  kill	(21)
115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 1876, 1877, 1878, 1879, 1880

;; Pred edge  17 [100.0%]  (fallthru)
;; Pred edge  18 [100.0%]  (fallthru)
;; Pred edge  16 [100.0%] 
(code_label 166 165 167 19 150 "" [1 uses])

(note 167 166 168 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 168 167 169 19 arch/arm/kernel/smp.c:141 (set (reg/f:SI 198)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 169 168 170 19 arch/arm/kernel/smp.c:141 (set (reg:SI 199)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 170 169 173 19 arch/arm/kernel/smp.c:141 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 198)
                (const_int 36 [0x24])) [0 secondary_data.stack+0 S4 A32])
        (reg:SI 199)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 173 170 174 19 arch/arm/kernel/smp.c:142 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 198)
                (const_int 28 [0x1c])) [0 secondary_data.pgdir+0 S4 A32])
        (reg:SI 199)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 174 173 175 19 arch/arm/kernel/smp.c:148 (set (reg:SI 0 r0)
        (reg/v/f:SI 144 [ pgd ])) 167 {*arm_movsi_insn} (nil))

(insn 175 174 176 19 arch/arm/kernel/smp.c:148 (set (reg:SI 1 r1)
        (reg/f:SI 153 [ D.25969 ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("_stext") [flags 0xc0] <var_decl 0x1150dc00 _stext>)
                (const_int 1073741824 [0x40000000])))
        (nil)))

(insn 176 175 177 19 arch/arm/kernel/smp.c:148 (set (reg:SI 2 r2)
        (reg/f:SI 152 [ D.25971 ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("_etext") [flags 0xc0] <var_decl 0x1150dc60 _etext>)
                (const_int 1073741824 [0x40000000])))
        (nil)))

(call_insn 177 176 178 19 arch/arm/kernel/smp.c:148 (parallel [
            (call (mem:SI (symbol_ref:SI ("identity_mapping_del") [flags 0x41] <function_decl 0x11227600 identity_mapping_del>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 178 177 179 19 arch/arm/kernel/smp.c:149 (set (reg:SI 0 r0)
        (reg/v/f:SI 144 [ pgd ])) 167 {*arm_movsi_insn} (nil))

(insn 179 178 180 19 arch/arm/kernel/smp.c:149 (set (reg:SI 1 r1)
        (reg/f:SI 151 [ D.25973 ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("_sdata") [flags 0xc0] <var_decl 0x1150dd20 _sdata>)
                (const_int 1073741824 [0x40000000])))
        (nil)))

(insn 180 179 181 19 arch/arm/kernel/smp.c:149 (set (reg:SI 2 r2)
        (reg/f:SI 150 [ D.25975 ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("_edata") [flags 0xc0] <var_decl 0x1150dd80 _edata>)
                (const_int 1073741824 [0x40000000])))
        (nil)))

(call_insn 181 180 182 19 arch/arm/kernel/smp.c:149 (parallel [
            (call (mem:SI (symbol_ref:SI ("identity_mapping_del") [flags 0x41] <function_decl 0x11227600 identity_mapping_del>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 182 181 183 19 arch/arm/kernel/smp.c:152 (set (reg/f:SI 202)
        (symbol_ref:SI ("init_mm") [flags 0xc0] <var_decl 0x10fc0f00 init_mm>)) 167 {*arm_movsi_insn} (nil))

(insn 183 182 184 19 arch/arm/kernel/smp.c:152 (set (reg:SI 0 r0)
        (reg/f:SI 202)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("init_mm") [flags 0xc0] <var_decl 0x10fc0f00 init_mm>)
        (nil)))

(insn 184 183 185 19 arch/arm/kernel/smp.c:152 (set (reg:SI 1 r1)
        (reg/v/f:SI 144 [ pgd ])) 167 {*arm_movsi_insn} (nil))

(call_insn 185 184 186 19 arch/arm/kernel/smp.c:152 (parallel [
            (call (mem:SI (symbol_ref:SI ("pgd_free") [flags 0x41] <function_decl 0x114f1a80 pgd_free>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 19 -> ( 20)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; rd  out 	(82)
9, 11, 15, 59, 80, 96, 97, 113, 114, 272, 276, 290, 291, 1807, 1808, 1809, 1810, 1811, 1812, 1813, 1814, 1815, 1816, 1817, 1818, 1821, 1822, 1823, 1824, 1825, 1826, 1827, 1828, 1829, 1830, 1831, 1833, 1834, 1835, 1836, 1838, 1839, 1840, 1841, 1842, 1843, 1844, 1845, 1846, 1847, 1848, 1849, 1850, 1851, 1852, 1853, 1854, 1855, 1856, 1857, 1858, 1859, 1860, 1862, 1863, 1864, 1865, 1866, 1867, 1868, 1869, 1870, 1871, 1872, 1873, 1874, 1875, 1876, 1877, 1878, 1879, 1880


;; Succ edge  20 [100.0%]  (fallthru)

;; Start of basic block ( 4 8 19) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u241(11){ }u242(13){ }u243(25){ }u244(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  def 	 0 [r0] 154
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; live  gen 	 0 [r0] 154
;; live  kill	
;; rd  in  	(89)
9, 11, 15, 24, 28, 59, 80, 96, 97, 113, 114, 272, 276, 283, 287, 290, 291, 1807, 1808, 1809, 1810, 1811, 1812, 1813, 1814, 1815, 1816, 1817, 1818, 1819, 1820, 1821, 1822, 1823, 1824, 1825, 1826, 1827, 1828, 1829, 1830, 1831, 1833, 1834, 1835, 1836, 1837, 1838, 1839, 1840, 1841, 1842, 1843, 1844, 1845, 1846, 1847, 1848, 1849, 1850, 1851, 1852, 1853, 1854, 1855, 1856, 1857, 1858, 1859, 1860, 1862, 1863, 1864, 1865, 1866, 1867, 1868, 1869, 1870, 1871, 1872, 1873, 1874, 1875, 1876, 1877, 1878, 1879, 1880
;; rd  gen 	(2)
0, 1832
;; rd  kill	(33)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 1832

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  8 [100.0%]  (fallthru)
;; Pred edge  19 [100.0%]  (fallthru)
(code_label 186 185 187 20 142 "" [0 uses])

(note 187 186 192 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 192 187 198 20 arch/arm/kernel/smp.c:155 (set (reg/i:SI 0 r0)
        (reg/v:SI 143 [ ret ])) 167 {*arm_movsi_insn} (nil))

(insn 198 192 0 20 arch/arm/kernel/smp.c:155 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 20 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(86)
0, 59, 80, 96, 97, 113, 114, 272, 276, 283, 287, 290, 291, 1807, 1808, 1809, 1810, 1811, 1812, 1813, 1814, 1815, 1816, 1817, 1818, 1819, 1820, 1821, 1822, 1823, 1824, 1825, 1826, 1827, 1828, 1829, 1830, 1831, 1832, 1833, 1834, 1835, 1836, 1837, 1838, 1839, 1840, 1841, 1842, 1843, 1844, 1845, 1846, 1847, 1848, 1849, 1850, 1851, 1852, 1853, 1854, 1855, 1856, 1857, 1858, 1859, 1860, 1862, 1863, 1864, 1865, 1866, 1867, 1868, 1869, 1870, 1871, 1872, 1873, 1874, 1875, 1876, 1877, 1878, 1879, 1880


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 15.
deleting insn with uid = 54.
deleting insn with uid = 69.
deleting insn with uid = 72.
deleting insn with uid = 76.
deleting insn with uid = 87.
deleting insn with uid = 88.
deleting insn with uid = 90.
deleting insn with uid = 91.
deleting insn with uid = 92.
deleting insn with uid = 109.
deleting insn with uid = 145.
deleting insn with uid = 171.
deleting insn with uid = 172.
deleting insn with uid = 188.
rescanning insn with uid = 146.
deleting insn with uid = 146.
ending the processing of deferred insns
