# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../Cmod_A7-hf_gen_fpga.ip_user_files/ipstatic" \
"../../../../Cmod_A7-hf_gen_fpga.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../Cmod_A7-hf_gen_fpga.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \
"../../../../Cmod_A7-hf_gen_fpga.ip_user_files/bd/design_1/ip/design_1_oscillator2_0_0/sim/design_1_oscillator2_0_0.v" \
"../../../../Cmod_A7-hf_gen_fpga.ip_user_files/bd/design_1/ip/design_1_Stimu2_0_0/sim/design_1_Stimu2_0_0.v" \
"../../../../Cmod_A7-hf_gen_fpga.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../Cmod_A7-hf_gen_fpga.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
