// Seed: 2222064806
module module_0 (
    inout id_0,
    input logic id_1,
    input id_2,
    input id_3,
    input id_4,
    input logic id_5,
    input id_6,
    input id_7,
    input logic id_8
);
  logic id_9;
  logic id_10;
  always id_0 = 1;
  assign id_0 = id_2;
  logic id_11;
endmodule
module module_1 (
    output id_0,
    input logic id_1,
    input logic id_2
);
  initial @(1'h0) id_0 <= 1;
  task id_9;
    id_0 = id_4;
  endtask
endmodule
