Analysis & Synthesis report for MyDE0_Nano
Mon Dec 06 15:43:29 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |MyDE0_Nano|spi_slave:spi_slave_instance|state
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for sld_signaltap:auto_signaltap_0
 16. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 17. Port Connectivity Checks: "spi_slave:spi_slave_instance"
 18. Signal Tap Logic Analyzer Settings
 19. Post-Synthesis Netlist Statistics for Top Partition
 20. Elapsed Time Per Partition
 21. Connections to In-System Debugging Instance "auto_signaltap_0"
 22. Analysis & Synthesis Messages
 23. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Dec 06 15:43:29 2021       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; MyDE0_Nano                                  ;
; Top-level Entity Name              ; MyDE0_Nano                                  ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 2,512                                       ;
;     Total combinational functions  ; 1,775                                       ;
;     Dedicated logic registers      ; 1,885                                       ;
; Total registers                    ; 1885                                        ;
; Total pins                         ; 154                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 458,752                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; MyDE0_Nano         ; MyDE0_Nano         ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                      ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; MyDE0_Nano.sv                                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv                                                      ;             ;
; MySPI.sv                                                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MySPI.sv                                                           ;             ;
; Encoder.sv                                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/Encoder.sv                                                         ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                          ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                     ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                        ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                           ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                           ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffeea.inc                                                                                 ;             ;
; aglobal181.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                             ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                              ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                               ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                     ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                             ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                      ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                             ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                              ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                                 ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                                 ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                               ;             ;
; db/altsyncram_ob24.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/db/altsyncram_ob24.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.tdf                                                                               ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                             ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                                ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                        ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.inc                                                                             ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/muxlut.inc                                                                                 ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                                                                               ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                                                                               ;             ;
; db/mux_vsc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/db/mux_vsc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                             ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/declut.inc                                                                                 ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                            ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                            ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                            ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cmpconst.inc                                                                               ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                            ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                    ;             ;
; db/cntr_ngi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/db/cntr_ngi.tdf                                                    ;             ;
; db/cmpr_sgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/db/cmpr_sgc.tdf                                                    ;             ;
; db/cntr_o9j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/db/cntr_o9j.tdf                                                    ;             ;
; db/cntr_igi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/db/cntr_igi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                             ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                              ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                          ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                ; altera_sld  ;
; db/ip/sldbe248a27/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/db/ip/sldbe248a27/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                           ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 2,512          ;
;                                             ;                ;
; Total combinational functions               ; 1775           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 429            ;
;     -- 3 input functions                    ; 1075           ;
;     -- <=2 input functions                  ; 271            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 771            ;
;     -- arithmetic mode                      ; 1004           ;
;                                             ;                ;
; Total registers                             ; 1885           ;
;     -- Dedicated logic registers            ; 1885           ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 154            ;
; Total memory bits                           ; 458752         ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 892            ;
; Total fan-out                               ; 13001          ;
; Average fan-out                             ; 3.15           ;
+---------------------------------------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                    ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |MyDE0_Nano                                                                                                                             ; 1775 (2)            ; 1885 (0)                  ; 458752      ; 0            ; 0       ; 0         ; 154  ; 0            ; |MyDE0_Nano                                                                                                                                                                                                                                                                                                                                            ; MyDE0_Nano                        ; work         ;
;    |Encoder:leftEnc|                                                                                                                    ; 274 (274)           ; 193 (193)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|Encoder:leftEnc                                                                                                                                                                                                                                                                                                                            ; Encoder                           ; work         ;
;    |Encoder:leftOdo|                                                                                                                    ; 224 (224)           ; 160 (160)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|Encoder:leftOdo                                                                                                                                                                                                                                                                                                                            ; Encoder                           ; work         ;
;    |Encoder:rightEnc|                                                                                                                   ; 224 (224)           ; 160 (160)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|Encoder:rightEnc                                                                                                                                                                                                                                                                                                                           ; Encoder                           ; work         ;
;    |Encoder:rightOdo|                                                                                                                   ; 224 (224)           ; 160 (160)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|Encoder:rightOdo                                                                                                                                                                                                                                                                                                                           ; Encoder                           ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 127 (1)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 126 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 126 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 126 (1)             ; 91 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 125 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 125 (86)            ; 86 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 564 (2)             ; 1060 (112)                ; 458752      ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 562 (0)             ; 948 (0)                   ; 458752      ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 562 (88)            ; 948 (310)                 ; 458752      ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 29 (0)              ; 82 (82)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 27 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_vsc:auto_generated|                                                                                              ; 27 (27)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_vsc:auto_generated                                                                                                                              ; mux_vsc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 458752      ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_ob24:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 458752      ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated                                                                                                                                                 ; altsyncram_ob24                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 101 (101)           ; 74 (74)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 132 (1)             ; 296 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 112 (0)             ; 280 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 168 (168)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 112 (0)             ; 112 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 19 (19)             ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 151 (10)            ; 135 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 8 (0)               ; 6 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_ngi:auto_generated|                                                                                             ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_ngi:auto_generated                                                             ; cntr_ngi                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 13 (0)              ; 13 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_o9j:auto_generated|                                                                                             ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated                                                                                      ; cntr_o9j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_igi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_igi:auto_generated                                                                            ; cntr_igi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 27 (27)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 56 (56)             ; 56 (56)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 27 (27)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |spi_slave:spi_slave_instance|                                                                                                       ; 136 (136)           ; 61 (61)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|spi_slave:spi_slave_instance                                                                                                                                                                                                                                                                                                               ; spi_slave                         ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8192         ; 56           ; 8192         ; 56           ; 458752 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                 ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MyDE0_Nano|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MyDE0_Nano|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MyDE0_Nano|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MyDE0_Nano|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MyDE0_Nano|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------+
; State Machine - |MyDE0_Nano|spi_slave:spi_slave_instance|state ;
+----------+----------+----------+----------+--------------------+
; Name     ; state.S3 ; state.S2 ; state.S1 ; state.S0           ;
+----------+----------+----------+----------+--------------------+
; state.S0 ; 0        ; 0        ; 0        ; 0                  ;
; state.S1 ; 0        ; 0        ; 1        ; 1                  ;
; state.S2 ; 0        ; 1        ; 0        ; 1                  ;
; state.S3 ; 1        ; 0        ; 0        ; 1                  ;
+----------+----------+----------+----------+--------------------+


+------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                           ;
+-----------------------------------------+------------------------------------+
; Register name                           ; Reason for Removal                 ;
+-----------------------------------------+------------------------------------+
; Encoder:leftOdo|dt[15]                  ; Merged with Encoder:leftEnc|dt[15] ;
; Encoder:rightEnc|dt[15]                 ; Merged with Encoder:leftEnc|dt[15] ;
; Encoder:rightOdo|dt[15]                 ; Merged with Encoder:leftEnc|dt[15] ;
; Encoder:leftOdo|dt[14]                  ; Merged with Encoder:leftEnc|dt[14] ;
; Encoder:rightEnc|dt[14]                 ; Merged with Encoder:leftEnc|dt[14] ;
; Encoder:rightOdo|dt[14]                 ; Merged with Encoder:leftEnc|dt[14] ;
; Encoder:leftOdo|dt[9]                   ; Merged with Encoder:leftEnc|dt[9]  ;
; Encoder:rightEnc|dt[9]                  ; Merged with Encoder:leftEnc|dt[9]  ;
; Encoder:rightOdo|dt[9]                  ; Merged with Encoder:leftEnc|dt[9]  ;
; Encoder:leftOdo|dt[8]                   ; Merged with Encoder:leftEnc|dt[8]  ;
; Encoder:rightEnc|dt[8]                  ; Merged with Encoder:leftEnc|dt[8]  ;
; Encoder:rightOdo|dt[8]                  ; Merged with Encoder:leftEnc|dt[8]  ;
; Encoder:leftOdo|dt[6]                   ; Merged with Encoder:leftEnc|dt[6]  ;
; Encoder:rightEnc|dt[6]                  ; Merged with Encoder:leftEnc|dt[6]  ;
; Encoder:rightOdo|dt[6]                  ; Merged with Encoder:leftEnc|dt[6]  ;
; Encoder:leftOdo|dt[4]                   ; Merged with Encoder:leftEnc|dt[4]  ;
; Encoder:rightEnc|dt[4]                  ; Merged with Encoder:leftEnc|dt[4]  ;
; Encoder:rightOdo|dt[4]                  ; Merged with Encoder:leftEnc|dt[4]  ;
; Encoder:leftOdo|dt[31]                  ; Merged with Encoder:leftEnc|dt[31] ;
; Encoder:rightEnc|dt[31]                 ; Merged with Encoder:leftEnc|dt[31] ;
; Encoder:rightOdo|dt[31]                 ; Merged with Encoder:leftEnc|dt[31] ;
; Encoder:leftOdo|dt[30]                  ; Merged with Encoder:leftEnc|dt[30] ;
; Encoder:rightEnc|dt[30]                 ; Merged with Encoder:leftEnc|dt[30] ;
; Encoder:rightOdo|dt[30]                 ; Merged with Encoder:leftEnc|dt[30] ;
; Encoder:leftOdo|dt[29]                  ; Merged with Encoder:leftEnc|dt[29] ;
; Encoder:rightEnc|dt[29]                 ; Merged with Encoder:leftEnc|dt[29] ;
; Encoder:rightOdo|dt[29]                 ; Merged with Encoder:leftEnc|dt[29] ;
; Encoder:leftOdo|dt[28]                  ; Merged with Encoder:leftEnc|dt[28] ;
; Encoder:rightEnc|dt[28]                 ; Merged with Encoder:leftEnc|dt[28] ;
; Encoder:rightOdo|dt[28]                 ; Merged with Encoder:leftEnc|dt[28] ;
; Encoder:leftOdo|dt[27]                  ; Merged with Encoder:leftEnc|dt[27] ;
; Encoder:rightEnc|dt[27]                 ; Merged with Encoder:leftEnc|dt[27] ;
; Encoder:rightOdo|dt[27]                 ; Merged with Encoder:leftEnc|dt[27] ;
; Encoder:leftOdo|dt[26]                  ; Merged with Encoder:leftEnc|dt[26] ;
; Encoder:rightEnc|dt[26]                 ; Merged with Encoder:leftEnc|dt[26] ;
; Encoder:rightOdo|dt[26]                 ; Merged with Encoder:leftEnc|dt[26] ;
; Encoder:leftOdo|dt[25]                  ; Merged with Encoder:leftEnc|dt[25] ;
; Encoder:rightEnc|dt[25]                 ; Merged with Encoder:leftEnc|dt[25] ;
; Encoder:rightOdo|dt[25]                 ; Merged with Encoder:leftEnc|dt[25] ;
; Encoder:leftOdo|dt[24]                  ; Merged with Encoder:leftEnc|dt[24] ;
; Encoder:rightEnc|dt[24]                 ; Merged with Encoder:leftEnc|dt[24] ;
; Encoder:rightOdo|dt[24]                 ; Merged with Encoder:leftEnc|dt[24] ;
; Encoder:leftOdo|dt[23]                  ; Merged with Encoder:leftEnc|dt[23] ;
; Encoder:rightEnc|dt[23]                 ; Merged with Encoder:leftEnc|dt[23] ;
; Encoder:rightOdo|dt[23]                 ; Merged with Encoder:leftEnc|dt[23] ;
; Encoder:leftOdo|dt[22]                  ; Merged with Encoder:leftEnc|dt[22] ;
; Encoder:rightEnc|dt[22]                 ; Merged with Encoder:leftEnc|dt[22] ;
; Encoder:rightOdo|dt[22]                 ; Merged with Encoder:leftEnc|dt[22] ;
; Encoder:leftOdo|dt[21]                  ; Merged with Encoder:leftEnc|dt[21] ;
; Encoder:rightEnc|dt[21]                 ; Merged with Encoder:leftEnc|dt[21] ;
; Encoder:rightOdo|dt[21]                 ; Merged with Encoder:leftEnc|dt[21] ;
; Encoder:leftOdo|dt[20]                  ; Merged with Encoder:leftEnc|dt[20] ;
; Encoder:rightEnc|dt[20]                 ; Merged with Encoder:leftEnc|dt[20] ;
; Encoder:rightOdo|dt[20]                 ; Merged with Encoder:leftEnc|dt[20] ;
; Encoder:leftOdo|dt[19]                  ; Merged with Encoder:leftEnc|dt[19] ;
; Encoder:rightEnc|dt[19]                 ; Merged with Encoder:leftEnc|dt[19] ;
; Encoder:rightOdo|dt[19]                 ; Merged with Encoder:leftEnc|dt[19] ;
; Encoder:leftOdo|dt[18]                  ; Merged with Encoder:leftEnc|dt[18] ;
; Encoder:rightEnc|dt[18]                 ; Merged with Encoder:leftEnc|dt[18] ;
; Encoder:rightOdo|dt[18]                 ; Merged with Encoder:leftEnc|dt[18] ;
; Encoder:leftOdo|dt[17]                  ; Merged with Encoder:leftEnc|dt[17] ;
; Encoder:rightEnc|dt[17]                 ; Merged with Encoder:leftEnc|dt[17] ;
; Encoder:rightOdo|dt[17]                 ; Merged with Encoder:leftEnc|dt[17] ;
; Encoder:leftOdo|dt[16]                  ; Merged with Encoder:leftEnc|dt[16] ;
; Encoder:rightEnc|dt[16]                 ; Merged with Encoder:leftEnc|dt[16] ;
; Encoder:rightOdo|dt[16]                 ; Merged with Encoder:leftEnc|dt[16] ;
; Encoder:leftOdo|dt[13]                  ; Merged with Encoder:leftEnc|dt[13] ;
; Encoder:rightEnc|dt[13]                 ; Merged with Encoder:leftEnc|dt[13] ;
; Encoder:rightOdo|dt[13]                 ; Merged with Encoder:leftEnc|dt[13] ;
; Encoder:leftOdo|dt[12]                  ; Merged with Encoder:leftEnc|dt[12] ;
; Encoder:rightEnc|dt[12]                 ; Merged with Encoder:leftEnc|dt[12] ;
; Encoder:rightOdo|dt[12]                 ; Merged with Encoder:leftEnc|dt[12] ;
; Encoder:leftOdo|dt[11]                  ; Merged with Encoder:leftEnc|dt[11] ;
; Encoder:rightEnc|dt[11]                 ; Merged with Encoder:leftEnc|dt[11] ;
; Encoder:rightOdo|dt[11]                 ; Merged with Encoder:leftEnc|dt[11] ;
; Encoder:leftOdo|dt[10]                  ; Merged with Encoder:leftEnc|dt[10] ;
; Encoder:rightEnc|dt[10]                 ; Merged with Encoder:leftEnc|dt[10] ;
; Encoder:rightOdo|dt[10]                 ; Merged with Encoder:leftEnc|dt[10] ;
; Encoder:leftOdo|dt[7]                   ; Merged with Encoder:leftEnc|dt[7]  ;
; Encoder:rightEnc|dt[7]                  ; Merged with Encoder:leftEnc|dt[7]  ;
; Encoder:rightOdo|dt[7]                  ; Merged with Encoder:leftEnc|dt[7]  ;
; Encoder:leftOdo|dt[5]                   ; Merged with Encoder:leftEnc|dt[5]  ;
; Encoder:rightEnc|dt[5]                  ; Merged with Encoder:leftEnc|dt[5]  ;
; Encoder:rightOdo|dt[5]                  ; Merged with Encoder:leftEnc|dt[5]  ;
; Encoder:leftOdo|dt[3]                   ; Merged with Encoder:leftEnc|dt[3]  ;
; Encoder:rightEnc|dt[3]                  ; Merged with Encoder:leftEnc|dt[3]  ;
; Encoder:rightOdo|dt[3]                  ; Merged with Encoder:leftEnc|dt[3]  ;
; Encoder:leftOdo|dt[2]                   ; Merged with Encoder:leftEnc|dt[2]  ;
; Encoder:rightEnc|dt[2]                  ; Merged with Encoder:leftEnc|dt[2]  ;
; Encoder:rightOdo|dt[2]                  ; Merged with Encoder:leftEnc|dt[2]  ;
; Encoder:leftOdo|dt[1]                   ; Merged with Encoder:leftEnc|dt[1]  ;
; Encoder:rightEnc|dt[1]                  ; Merged with Encoder:leftEnc|dt[1]  ;
; Encoder:rightOdo|dt[1]                  ; Merged with Encoder:leftEnc|dt[1]  ;
; Encoder:leftOdo|dt[0]                   ; Merged with Encoder:leftEnc|dt[0]  ;
; Encoder:rightEnc|dt[0]                  ; Merged with Encoder:leftEnc|dt[0]  ;
; Encoder:rightOdo|dt[0]                  ; Merged with Encoder:leftEnc|dt[0]  ;
; Encoder:leftOdo|reset                   ; Merged with Encoder:leftEnc|reset  ;
; Encoder:rightEnc|reset                  ; Merged with Encoder:leftEnc|reset  ;
; Encoder:rightOdo|reset                  ; Merged with Encoder:leftEnc|reset  ;
; spi_slave:spi_slave_instance|state~2    ; Lost fanout                        ;
; spi_slave:spi_slave_instance|state~3    ; Lost fanout                        ;
; Total Number of Removed Registers = 101 ;                                    ;
+-----------------------------------------+------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1885  ;
; Number of registers using Synchronous Clear  ; 54    ;
; Number of registers using Synchronous Load   ; 71    ;
; Number of registers using Asynchronous Clear ; 919   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 695   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Encoder:rightEnc|cntNegB[10]                                                                                                                                                                                                                                                                                                    ; 2       ;
; Encoder:rightEnc|cntNegA[10]                                                                                                                                                                                                                                                                                                    ; 2       ;
; Encoder:rightEnc|cntNegB[4]                                                                                                                                                                                                                                                                                                     ; 2       ;
; Encoder:rightEnc|cntNegA[4]                                                                                                                                                                                                                                                                                                     ; 2       ;
; Encoder:rightEnc|cntNegB[3]                                                                                                                                                                                                                                                                                                     ; 2       ;
; Encoder:rightEnc|cntNegA[3]                                                                                                                                                                                                                                                                                                     ; 2       ;
; Encoder:rightEnc|cntPosB[10]                                                                                                                                                                                                                                                                                                    ; 2       ;
; Encoder:rightEnc|cntPosA[10]                                                                                                                                                                                                                                                                                                    ; 2       ;
; Encoder:rightEnc|cntPosB[4]                                                                                                                                                                                                                                                                                                     ; 2       ;
; Encoder:rightEnc|cntPosA[4]                                                                                                                                                                                                                                                                                                     ; 2       ;
; Encoder:rightEnc|cntPosB[3]                                                                                                                                                                                                                                                                                                     ; 2       ;
; Encoder:rightEnc|cntPosA[3]                                                                                                                                                                                                                                                                                                     ; 2       ;
; Encoder:leftOdo|cntNegB[10]                                                                                                                                                                                                                                                                                                     ; 2       ;
; Encoder:leftOdo|cntNegA[10]                                                                                                                                                                                                                                                                                                     ; 2       ;
; Encoder:leftOdo|cntNegB[4]                                                                                                                                                                                                                                                                                                      ; 2       ;
; Encoder:leftOdo|cntNegA[4]                                                                                                                                                                                                                                                                                                      ; 2       ;
; Encoder:leftOdo|cntNegB[3]                                                                                                                                                                                                                                                                                                      ; 2       ;
; Encoder:leftOdo|cntNegA[3]                                                                                                                                                                                                                                                                                                      ; 2       ;
; Encoder:leftOdo|cntPosB[10]                                                                                                                                                                                                                                                                                                     ; 2       ;
; Encoder:leftOdo|cntPosA[10]                                                                                                                                                                                                                                                                                                     ; 2       ;
; Encoder:leftOdo|cntPosB[4]                                                                                                                                                                                                                                                                                                      ; 2       ;
; Encoder:leftOdo|cntPosA[4]                                                                                                                                                                                                                                                                                                      ; 2       ;
; Encoder:leftOdo|cntPosB[3]                                                                                                                                                                                                                                                                                                      ; 2       ;
; Encoder:leftOdo|cntPosA[3]                                                                                                                                                                                                                                                                                                      ; 2       ;
; Encoder:leftEnc|cntNegB[10]                                                                                                                                                                                                                                                                                                     ; 2       ;
; Encoder:leftEnc|cntNegA[10]                                                                                                                                                                                                                                                                                                     ; 2       ;
; Encoder:leftEnc|cntNegB[4]                                                                                                                                                                                                                                                                                                      ; 2       ;
; Encoder:leftEnc|cntNegA[4]                                                                                                                                                                                                                                                                                                      ; 2       ;
; Encoder:leftEnc|cntNegB[3]                                                                                                                                                                                                                                                                                                      ; 2       ;
; Encoder:leftEnc|cntNegA[3]                                                                                                                                                                                                                                                                                                      ; 2       ;
; Encoder:leftEnc|cntPosB[10]                                                                                                                                                                                                                                                                                                     ; 2       ;
; Encoder:leftEnc|cntPosA[10]                                                                                                                                                                                                                                                                                                     ; 2       ;
; Encoder:leftEnc|cntPosB[4]                                                                                                                                                                                                                                                                                                      ; 2       ;
; Encoder:leftEnc|cntPosA[4]                                                                                                                                                                                                                                                                                                      ; 2       ;
; Encoder:leftEnc|cntPosB[3]                                                                                                                                                                                                                                                                                                      ; 2       ;
; Encoder:leftEnc|cntPosA[3]                                                                                                                                                                                                                                                                                                      ; 2       ;
; Encoder:rightOdo|cntNegB[10]                                                                                                                                                                                                                                                                                                    ; 2       ;
; Encoder:rightOdo|cntNegA[10]                                                                                                                                                                                                                                                                                                    ; 2       ;
; Encoder:rightOdo|cntNegB[4]                                                                                                                                                                                                                                                                                                     ; 2       ;
; Encoder:rightOdo|cntNegA[4]                                                                                                                                                                                                                                                                                                     ; 2       ;
; Encoder:rightOdo|cntNegB[3]                                                                                                                                                                                                                                                                                                     ; 2       ;
; Encoder:rightOdo|cntNegA[3]                                                                                                                                                                                                                                                                                                     ; 2       ;
; Encoder:rightOdo|cntPosB[10]                                                                                                                                                                                                                                                                                                    ; 2       ;
; Encoder:rightOdo|cntPosA[10]                                                                                                                                                                                                                                                                                                    ; 2       ;
; Encoder:rightOdo|cntPosB[4]                                                                                                                                                                                                                                                                                                     ; 2       ;
; Encoder:rightOdo|cntPosA[4]                                                                                                                                                                                                                                                                                                     ; 2       ;
; Encoder:rightOdo|cntPosB[3]                                                                                                                                                                                                                                                                                                     ; 2       ;
; Encoder:rightOdo|cntPosA[3]                                                                                                                                                                                                                                                                                                     ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 64                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |MyDE0_Nano|spi_slave:spi_slave_instance|SPI_reg[0]  ;
; 259:1              ; 31 bits   ; 5332 LEs      ; 124 LEs              ; 5208 LEs               ; Yes        ; |MyDE0_Nano|spi_slave:spi_slave_instance|SPI_reg[14] ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |MyDE0_Nano|spi_slave:spi_slave_instance|state       ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |MyDE0_Nano|spi_slave:spi_slave_instance|state       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                        ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                               ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                       ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                           ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                     ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                   ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                   ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                   ; Signed Integer ;
; sld_data_bits                                   ; 56                                                                                                                                                                                                  ; Untyped        ;
; sld_trigger_bits                                ; 56                                                                                                                                                                                                  ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                  ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                               ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                               ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                   ; Untyped        ;
; sld_sample_depth                                ; 8192                                                                                                                                                                                                ; Untyped        ;
; sld_segment_size                                ; 8192                                                                                                                                                                                                ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                  ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                   ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                   ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                   ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                   ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                   ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                   ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                   ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                   ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                   ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                            ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                   ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                   ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                   ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                   ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                   ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                ; String         ;
; sld_inversion_mask_length                       ; 195                                                                                                                                                                                                 ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                   ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                           ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                   ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                   ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                 ; Untyped        ;
; sld_storage_qualifier_bits                      ; 56                                                                                                                                                                                                  ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                   ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                 ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                   ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                   ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                               ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                   ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                   ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                   ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spi_slave:spi_slave_instance"                                                                                                     ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                       ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; DataAddr ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (8 bits) it drives; bit(s) "DataAddr[31..8]" have no fanouts ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 56                  ; 56               ; 8192         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 210                         ;
; cycloneiii_ff         ; 734                         ;
;     CLR               ; 512                         ;
;     ENA               ; 175                         ;
;     ENA SCLR          ; 6                           ;
;     plain             ; 41                          ;
; cycloneiii_io_obuf    ; 98                          ;
; cycloneiii_lcell_comb ; 1085                        ;
;     arith             ; 904                         ;
;         2 data inputs ; 52                          ;
;         3 data inputs ; 852                         ;
;     normal            ; 181                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 40                          ;
;         3 data inputs ; 13                          ;
;         4 data inputs ; 123                         ;
;                       ;                             ;
; Max LUT depth         ; 5.10                        ;
; Average LUT depth     ; 3.56                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                ;
+--------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------+---------+
; Name                                       ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                     ; Details ;
+--------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------+---------+
; spi_slave:spi_slave_instance|SPI_CLK       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0_PI[22]                                         ; N/A     ;
; spi_slave:spi_slave_instance|SPI_CLK       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0_PI[22]                                         ; N/A     ;
; spi_slave:spi_slave_instance|SPI_CS        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0_PI[20]                                         ; N/A     ;
; spi_slave:spi_slave_instance|SPI_CS        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0_PI[20]                                         ; N/A     ;
; spi_slave:spi_slave_instance|SPI_MISO      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_MISO                 ; N/A     ;
; spi_slave:spi_slave_instance|SPI_MISO      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_MISO                 ; N/A     ;
; spi_slave:spi_slave_instance|SPI_MOSI      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0_PI[23]                                         ; N/A     ;
; spi_slave:spi_slave_instance|SPI_MOSI      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0_PI[23]                                         ; N/A     ;
; spi_slave:spi_slave_instance|SPI_cnt[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_cnt[0]               ; N/A     ;
; spi_slave:spi_slave_instance|SPI_cnt[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_cnt[0]               ; N/A     ;
; spi_slave:spi_slave_instance|SPI_cnt[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_cnt[1]               ; N/A     ;
; spi_slave:spi_slave_instance|SPI_cnt[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_cnt[1]               ; N/A     ;
; spi_slave:spi_slave_instance|SPI_cnt[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_cnt[2]               ; N/A     ;
; spi_slave:spi_slave_instance|SPI_cnt[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_cnt[2]               ; N/A     ;
; spi_slave:spi_slave_instance|SPI_cnt[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_cnt[3]               ; N/A     ;
; spi_slave:spi_slave_instance|SPI_cnt[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_cnt[3]               ; N/A     ;
; spi_slave:spi_slave_instance|SPI_cnt[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_cnt[4]               ; N/A     ;
; spi_slave:spi_slave_instance|SPI_cnt[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_cnt[4]               ; N/A     ;
; spi_slave:spi_slave_instance|SPI_cnt[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_cnt[5]               ; N/A     ;
; spi_slave:spi_slave_instance|SPI_cnt[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_cnt[5]               ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[0]               ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[0]               ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[10]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[10]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[10]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[10]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[11]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[11]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[11]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[11]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[12]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[12]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[12]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[12]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[13]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[13]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[13]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[13]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[14]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[14]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[14]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[14]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[15]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[15]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[15]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[15]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[16]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[16]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[16]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[16]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[17]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[17]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[17]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[17]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[18]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[18]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[18]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[18]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[19]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[19]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[19]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[19]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[1]               ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[1]               ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[20]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[20]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[20]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[20]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[21]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[21]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[21]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[21]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[22]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[22]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[22]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[22]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[23]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[23]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[23]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[23]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[24]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[24]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[24]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[24]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[25]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[25]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[25]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[25]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[26]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[26]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[26]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[26]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[27]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[27]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[27]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[27]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[28]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[28]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[28]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[28]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[29]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[29]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[29]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[29]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[2]               ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[2]               ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[30]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[30]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[30]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[30]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[31]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[31]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[31]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[31]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[32]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[32]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[32]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[32]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[33]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[33]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[33]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[33]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[34]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[34]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[34]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[34]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[35]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[35]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[35]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[35]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[36]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[36]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[36]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[36]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[37]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[37]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[37]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[37]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[38]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[38]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[38]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[38]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[39]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[39]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[39]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[39]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[3]               ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[3]               ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[4]               ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[4]               ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[5]               ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[5]               ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[6]               ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[6]               ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[7]               ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[7]               ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[8]               ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[8]               ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[9]               ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[9]               ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg_load  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg_load~1           ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg_load  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg_load~1           ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg_shift ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg_shift~0_wirecell ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg_shift ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg_shift~0_wirecell ; N/A     ;
; spi_slave:spi_slave_instance|state.S0      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|state.S0~_wirecell       ; N/A     ;
; spi_slave:spi_slave_instance|state.S0      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|state.S0~_wirecell       ; N/A     ;
; spi_slave:spi_slave_instance|state.S1      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|state.S1                 ; N/A     ;
; spi_slave:spi_slave_instance|state.S1      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|state.S1                 ; N/A     ;
; spi_slave:spi_slave_instance|state.S2      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|state.S2                 ; N/A     ;
; spi_slave:spi_slave_instance|state.S2      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|state.S2                 ; N/A     ;
; spi_slave:spi_slave_instance|state.S3      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|state.S3                 ; N/A     ;
; spi_slave:spi_slave_instance|state.S3      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|state.S3                 ; N/A     ;
; CLOCK_50                                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                              ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
+--------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Dec 06 15:42:42 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MyDE0_Nano -c MyDE0_Nano
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 16 design units, including 16 entities, in source file myarm_pipelined.sv
    Info (12023): Found entity 1: arm File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyARM_Pipelined.sv Line: 1
    Info (12023): Found entity 2: controller File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyARM_Pipelined.sv Line: 39
    Info (12023): Found entity 3: conditional File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyARM_Pipelined.sv Line: 134
    Info (12023): Found entity 4: datapath File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyARM_Pipelined.sv Line: 171
    Info (12023): Found entity 5: hazard File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyARM_Pipelined.sv Line: 242
    Info (12023): Found entity 6: regfile File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyARM_Pipelined.sv Line: 281
    Info (12023): Found entity 7: extend File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyARM_Pipelined.sv Line: 303
    Info (12023): Found entity 8: alu File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyARM_Pipelined.sv Line: 317
    Info (12023): Found entity 9: adder File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyARM_Pipelined.sv Line: 345
    Info (12023): Found entity 10: flopenr File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyARM_Pipelined.sv Line: 351
    Info (12023): Found entity 11: flopr File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyARM_Pipelined.sv Line: 362
    Info (12023): Found entity 12: flopenrc File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyARM_Pipelined.sv Line: 373
    Info (12023): Found entity 13: floprc File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyARM_Pipelined.sv Line: 386
    Info (12023): Found entity 14: mux2 File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyARM_Pipelined.sv Line: 399
    Info (12023): Found entity 15: mux3 File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyARM_Pipelined.sv Line: 406
    Info (12023): Found entity 16: eqcmp File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyARM_Pipelined.sv Line: 413
Info (12021): Found 1 design units, including 1 entities, in source file myde0_nano.sv
    Info (12023): Found entity 1: MyDE0_Nano File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file mytestbench.sv
    Info (12023): Found entity 1: MyTestbench File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyTestbench.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file myspi.sv
    Info (12023): Found entity 1: spi_slave File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MySPI.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file amt103enc.sv
    Info (12023): Found entity 1: AMT103Enc File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/AMT103Enc.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file encoder.sv
    Info (12023): Found entity 1: Encoder File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/Encoder.sv Line: 2
Warning (10236): Verilog HDL Implicit Net warning at MyARM_Pipelined.sv(114): created implicit net for "PCSrcGatedE" File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyARM_Pipelined.sv Line: 114
Info (12127): Elaborating entity "MyDE0_Nano" for the top level hierarchy
Warning (10034): Output port "LED" at MyDE0_Nano.sv(12) has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 12
Warning (10034): Output port "DRAM_ADDR" at MyDE0_Nano.sv(21) has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 21
Warning (10034): Output port "DRAM_BA" at MyDE0_Nano.sv(22) has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 22
Warning (10034): Output port "DRAM_DQM" at MyDE0_Nano.sv(28) has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 28
Warning (10034): Output port "DRAM_CAS_N" at MyDE0_Nano.sv(23) has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 23
Warning (10034): Output port "DRAM_CKE" at MyDE0_Nano.sv(24) has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 24
Warning (10034): Output port "DRAM_CLK" at MyDE0_Nano.sv(25) has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 25
Warning (10034): Output port "DRAM_CS_N" at MyDE0_Nano.sv(26) has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 26
Warning (10034): Output port "DRAM_RAS_N" at MyDE0_Nano.sv(29) has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 29
Warning (10034): Output port "DRAM_WE_N" at MyDE0_Nano.sv(30) has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 30
Warning (10034): Output port "EPCS_ASDO" at MyDE0_Nano.sv(33) has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 33
Warning (10034): Output port "EPCS_DCLK" at MyDE0_Nano.sv(35) has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 35
Warning (10034): Output port "EPCS_NCSO" at MyDE0_Nano.sv(36) has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 36
Warning (10034): Output port "G_SENSOR_CS_N" at MyDE0_Nano.sv(39) has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 39
Warning (10034): Output port "I2C_SCLK" at MyDE0_Nano.sv(41) has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 41
Warning (10034): Output port "ADC_CS_N" at MyDE0_Nano.sv(45) has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 45
Warning (10034): Output port "ADC_SADDR" at MyDE0_Nano.sv(46) has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 46
Warning (10034): Output port "ADC_SCLK" at MyDE0_Nano.sv(47) has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 47
Info (12128): Elaborating entity "spi_slave" for hierarchy "spi_slave:spi_slave_instance" File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 88
Info (12128): Elaborating entity "Encoder" for hierarchy "Encoder:leftEnc" File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ob24.tdf
    Info (12023): Found entity 1: altsyncram_ob24 File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/db/altsyncram_ob24.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_vsc.tdf
    Info (12023): Found entity 1: mux_vsc File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/db/mux_vsc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/db/decode_dvf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ngi.tdf
    Info (12023): Found entity 1: cntr_ngi File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/db/cntr_ngi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf
    Info (12023): Found entity 1: cmpr_sgc File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/db/cmpr_sgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_o9j.tdf
    Info (12023): Found entity 1: cntr_o9j File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/db/cntr_o9j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_igi.tdf
    Info (12023): Found entity 1: cntr_igi File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/db/cntr_igi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/db/cmpr_rgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/db/cntr_23j.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/db/cmpr_ngc.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2021.12.06.15:43:12 Progress: Loading sldbe248a27/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldbe248a27/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/db/ip/sldbe248a27/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO_0_PI[1]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[2]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[3]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[5]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[8]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[9]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[10]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[11]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[20]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[22]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[23]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 27
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 27
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 27
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 27
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 27
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 27
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 27
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 27
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 27
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 27
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 27
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 27
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 27
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 27
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 27
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 27
    Warning (13040): bidirectional pin "I2C_SDAT" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 42
    Warning (13040): bidirectional pin "GPIO_2[0]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 51
    Warning (13040): bidirectional pin "GPIO_2[1]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 51
    Warning (13040): bidirectional pin "GPIO_2[2]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 51
    Warning (13040): bidirectional pin "GPIO_2[3]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 51
    Warning (13040): bidirectional pin "GPIO_2[4]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 51
    Warning (13040): bidirectional pin "GPIO_2[5]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 51
    Warning (13040): bidirectional pin "GPIO_2[6]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 51
    Warning (13040): bidirectional pin "GPIO_2[7]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 51
    Warning (13040): bidirectional pin "GPIO_2[8]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 51
    Warning (13040): bidirectional pin "GPIO_2[9]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 51
    Warning (13040): bidirectional pin "GPIO_2[10]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 51
    Warning (13040): bidirectional pin "GPIO_2[11]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 51
    Warning (13040): bidirectional pin "GPIO_2[12]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 51
    Warning (13040): bidirectional pin "GPIO_0_PI[0]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[4]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[6]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[7]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[12]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[13]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[14]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[15]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[16]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[17]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[18]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[19]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[24]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[25]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[26]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[27]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[28]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[29]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[30]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[31]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[32]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[33]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_1[0]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Warning (13040): bidirectional pin "GPIO_1[1]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Warning (13040): bidirectional pin "GPIO_1[2]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Warning (13040): bidirectional pin "GPIO_1[3]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Warning (13040): bidirectional pin "GPIO_1[4]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Warning (13040): bidirectional pin "GPIO_1[5]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Warning (13040): bidirectional pin "GPIO_1[6]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Warning (13040): bidirectional pin "GPIO_1[7]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Warning (13040): bidirectional pin "GPIO_1[8]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Warning (13040): bidirectional pin "GPIO_1[9]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Warning (13040): bidirectional pin "GPIO_1[10]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Warning (13040): bidirectional pin "GPIO_1[11]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Warning (13040): bidirectional pin "GPIO_1[12]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Warning (13040): bidirectional pin "GPIO_1[13]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Warning (13040): bidirectional pin "GPIO_1[14]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Warning (13040): bidirectional pin "GPIO_1[15]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Warning (13040): bidirectional pin "GPIO_1[16]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Warning (13040): bidirectional pin "GPIO_1[17]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Warning (13040): bidirectional pin "GPIO_1[18]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Warning (13040): bidirectional pin "GPIO_1[19]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Warning (13040): bidirectional pin "GPIO_1[20]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Warning (13040): bidirectional pin "GPIO_1[21]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Warning (13040): bidirectional pin "GPIO_1[22]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Warning (13040): bidirectional pin "GPIO_1[23]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Warning (13040): bidirectional pin "GPIO_1[24]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Warning (13040): bidirectional pin "GPIO_1[25]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Warning (13040): bidirectional pin "GPIO_1[26]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Warning (13040): bidirectional pin "GPIO_1[27]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Warning (13040): bidirectional pin "GPIO_1[28]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Warning (13040): bidirectional pin "GPIO_1[29]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Warning (13040): bidirectional pin "GPIO_1[30]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Warning (13040): bidirectional pin "GPIO_1[31]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Warning (13040): bidirectional pin "GPIO_1[32]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Warning (13040): bidirectional pin "GPIO_1[33]" has no driver File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LED[0]" is stuck at GND File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 12
    Warning (13410): Pin "LED[1]" is stuck at GND File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 12
    Warning (13410): Pin "LED[2]" is stuck at GND File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 12
    Warning (13410): Pin "LED[3]" is stuck at GND File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 12
    Warning (13410): Pin "LED[4]" is stuck at GND File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 12
    Warning (13410): Pin "LED[5]" is stuck at GND File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 12
    Warning (13410): Pin "LED[6]" is stuck at GND File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 12
    Warning (13410): Pin "LED[7]" is stuck at GND File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 12
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 21
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 21
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 21
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 21
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 21
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 21
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 21
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 21
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 21
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 21
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 21
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 21
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 21
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 22
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 22
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 23
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 24
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 25
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 26
    Warning (13410): Pin "DRAM_DQM[0]" is stuck at GND File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 28
    Warning (13410): Pin "DRAM_DQM[1]" is stuck at GND File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 28
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 29
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 30
    Warning (13410): Pin "EPCS_ASDO" is stuck at GND File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 33
    Warning (13410): Pin "EPCS_DCLK" is stuck at GND File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 35
    Warning (13410): Pin "EPCS_NCSO" is stuck at GND File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 36
    Warning (13410): Pin "G_SENSOR_CS_N" is stuck at GND File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 39
    Warning (13410): Pin "I2C_SCLK" is stuck at GND File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 41
    Warning (13410): Pin "ADC_CS_N" is stuck at GND File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 45
    Warning (13410): Pin "ADC_SADDR" is stuck at GND File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 46
    Warning (13410): Pin "ADC_SCLK" is stuck at GND File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 47
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Warning (14632): Output pin "pre_syn.bp.spi_slave_instance_SPI_CS" driven by bidirectional pin "GPIO_0_PI[20]" cannot be tri-stated File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
Warning (14632): Output pin "pre_syn.bp.spi_slave_instance_SPI_CLK" driven by bidirectional pin "GPIO_0_PI[22]" cannot be tri-stated File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
Warning (14632): Output pin "pre_syn.bp.spi_slave_instance_SPI_MOSI" driven by bidirectional pin "GPIO_0_PI[23]" cannot be tri-stated File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 145 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 16 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[0]" File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 15
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 15
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 18
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 18
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 18
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 18
    Warning (15610): No output dependent on input pin "EPCS_DATA0" File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 34
    Warning (15610): No output dependent on input pin "G_SENSOR_INT" File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 40
    Warning (15610): No output dependent on input pin "ADC_SDAT" File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 48
    Warning (15610): No output dependent on input pin "GPIO_2_IN[0]" File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 52
    Warning (15610): No output dependent on input pin "GPIO_2_IN[1]" File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 52
    Warning (15610): No output dependent on input pin "GPIO_2_IN[2]" File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 52
    Warning (15610): No output dependent on input pin "GPIO_0_PI_IN[0]" File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 56
    Warning (15610): No output dependent on input pin "GPIO_0_PI_IN[1]" File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 56
    Warning (15610): No output dependent on input pin "GPIO_1_IN[0]" File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 61
    Warning (15610): No output dependent on input pin "GPIO_1_IN[1]" File: C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 61
Info (21057): Implemented 2750 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 20 input pins
    Info (21059): Implemented 40 output pins
    Info (21060): Implemented 98 bidirectional pins
    Info (21061): Implemented 2535 logic cells
    Info (21064): Implemented 56 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 179 warnings
    Info: Peak virtual memory: 4856 megabytes
    Info: Processing ended: Mon Dec 06 15:43:29 2021
    Info: Elapsed time: 00:00:47
    Info: Total CPU time (on all processors): 00:01:21


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/vlibert/Desktop/LELME2002/minibot/minibot-code/Quartus-Pipelined_2020/MyDE0_Nano.map.smsg.


