{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 02 08:16:35 2023 " "Info: Processing started: Tue May 02 08:16:35 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lights_off -c lights_off --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lights_off -c lights_off --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lights_off.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file lights_off.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lights_off " "Info: Found entity 1: lights_off" {  } { { "lights_off.sv" "" { Text "C:/Users/wilso/Documents/courses/1112/Digital Circuit/lights_off/lights_off.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "lights_off " "Info: Elaborating entity \"lights_off\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "lights lights_off.sv(13) " "Warning (10240): Verilog HDL Always Construct warning at lights_off.sv(13): inferring latch(es) for variable \"lights\", which holds its previous value in one or more paths through the always construct" {  } { { "lights_off.sv" "" { Text "C:/Users/wilso/Documents/courses/1112/Digital Circuit/lights_off/lights_off.sv" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "last lights_off.sv(13) " "Warning (10240): Verilog HDL Always Construct warning at lights_off.sv(13): inferring latch(es) for variable \"last\", which holds its previous value in one or more paths through the always construct" {  } { { "lights_off.sv" "" { Text "C:/Users/wilso/Documents/courses/1112/Digital Circuit/lights_off/lights_off.sv" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last\[9\] lights_off.sv(13) " "Info (10041): Inferred latch for \"last\[9\]\" at lights_off.sv(13)" {  } { { "lights_off.sv" "" { Text "C:/Users/wilso/Documents/courses/1112/Digital Circuit/lights_off/lights_off.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lights\[8\] lights_off.sv(13) " "Info (10041): Inferred latch for \"lights\[8\]\" at lights_off.sv(13)" {  } { { "lights_off.sv" "" { Text "C:/Users/wilso/Documents/courses/1112/Digital Circuit/lights_off/lights_off.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lights\[9\] lights_off.sv(13) " "Info (10041): Inferred latch for \"lights\[9\]\" at lights_off.sv(13)" {  } { { "lights_off.sv" "" { Text "C:/Users/wilso/Documents/courses/1112/Digital Circuit/lights_off/lights_off.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 2 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "220 " "Info: Peak virtual memory: 220 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 02 08:16:36 2023 " "Info: Processing ended: Tue May 02 08:16:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
