

================================================================
== Vitis HLS Report for 'kernel'
================================================================
* Date:           Tue Jan  7 16:09:57 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        pi
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg484-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.518 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     5045|     5045|  50.450 us|  50.450 us|  5046|  5046|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_loc = alloca i64 1"   --->   Operation 9 'alloca' 'x_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [2/2] (0.00ns)   --->   "%call_ln0 = call void @kernel_Pipeline_VITIS_LOOP_22_1, i64 %x_loc"   --->   Operation 10 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 11 [1/2] (0.00ns)   --->   "%call_ln0 = call void @kernel_Pipeline_VITIS_LOOP_22_1, i64 %x_loc"   --->   Operation 11 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 5.73>
ST_3 : Operation 12 [1/1] (0.00ns)   --->   "%x_loc_load = load i64 %x_loc"   --->   Operation 12 'load' 'x_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 13 [6/6] (5.73ns)   --->   "%pi = dmul i64 %x_loc_load, i64 4" [pi/pi.cpp:30]   --->   Operation 13 'dmul' 'pi' <Predicate = true> <Delay = 5.73> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 5.73> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.73>
ST_4 : Operation 14 [5/6] (5.73ns)   --->   "%pi = dmul i64 %x_loc_load, i64 4" [pi/pi.cpp:30]   --->   Operation 14 'dmul' 'pi' <Predicate = true> <Delay = 5.73> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 5.73> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.73>
ST_5 : Operation 15 [4/6] (5.73ns)   --->   "%pi = dmul i64 %x_loc_load, i64 4" [pi/pi.cpp:30]   --->   Operation 15 'dmul' 'pi' <Predicate = true> <Delay = 5.73> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 5.73> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.73>
ST_6 : Operation 16 [3/6] (5.73ns)   --->   "%pi = dmul i64 %x_loc_load, i64 4" [pi/pi.cpp:30]   --->   Operation 16 'dmul' 'pi' <Predicate = true> <Delay = 5.73> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 5.73> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.73>
ST_7 : Operation 17 [2/6] (5.73ns)   --->   "%pi = dmul i64 %x_loc_load, i64 4" [pi/pi.cpp:30]   --->   Operation 17 'dmul' 'pi' <Predicate = true> <Delay = 5.73> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 5.73> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.73>
ST_8 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 0"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 19 [1/1] (0.00ns)   --->   "%spectopmodule_ln19 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [pi/pi.cpp:19]   --->   Operation 19 'spectopmodule' 'spectopmodule_ln19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %terms"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %terms, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 22 [1/6] (5.73ns)   --->   "%pi = dmul i64 %x_loc_load, i64 4" [pi/pi.cpp:30]   --->   Operation 22 'dmul' 'pi' <Predicate = true> <Delay = 5.73> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 5.73> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 23 [1/1] (0.00ns)   --->   "%ret_ln31 = ret i64 %pi" [pi/pi.cpp:31]   --->   Operation 23 'ret' 'ret_ln31' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.000ns
The critical path consists of the following:

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 5.735ns
The critical path consists of the following:
	'load' operation 64 bit ('x_loc_load') on local variable 'x_loc' [8]  (0.000 ns)
	'dmul' operation 64 bit ('pi', pi/pi.cpp:30) [9]  (5.735 ns)

 <State 4>: 5.735ns
The critical path consists of the following:
	'dmul' operation 64 bit ('pi', pi/pi.cpp:30) [9]  (5.735 ns)

 <State 5>: 5.735ns
The critical path consists of the following:
	'dmul' operation 64 bit ('pi', pi/pi.cpp:30) [9]  (5.735 ns)

 <State 6>: 5.735ns
The critical path consists of the following:
	'dmul' operation 64 bit ('pi', pi/pi.cpp:30) [9]  (5.735 ns)

 <State 7>: 5.735ns
The critical path consists of the following:
	'dmul' operation 64 bit ('pi', pi/pi.cpp:30) [9]  (5.735 ns)

 <State 8>: 5.735ns
The critical path consists of the following:
	'dmul' operation 64 bit ('pi', pi/pi.cpp:30) [9]  (5.735 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
