@W: CG296 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":28:10:28:16|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":33:25:33:25|Referenced variable a is not in sensitivity list.
@W: CG290 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:6:30:7|Referenced variable cs is not in sensitivity list.
@W: CL169 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Pruning unused register O_cl(7). Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Pruning unused register O_cl(6). Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Pruning unused register O_cl(5). Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Pruning unused register O_cl(4). Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Pruning unused register O_cl(3). Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Pruning unused register O_cl(2). Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Pruning unused register O_cl(1). Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Pruning unused register O_cl(0). Make sure that there are no unused intermediate registers.
@W: CL117 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Latch generated from process for signal O_tri_enable; possible missing assignment in an if or case statement.
@W: CL117 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Latch generated from process for signal O(0); possible missing assignment in an if or case statement.
@W: CL117 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Latch generated from process for signal O_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Sharing sequential element O_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Latch generated from process for signal O(1); possible missing assignment in an if or case statement.
@W: CL117 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Latch generated from process for signal O_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Sharing sequential element O_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Latch generated from process for signal O(2); possible missing assignment in an if or case statement.
@W: CL117 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Latch generated from process for signal O_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Sharing sequential element O_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Latch generated from process for signal O(3); possible missing assignment in an if or case statement.
@W: CL117 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Latch generated from process for signal O_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Sharing sequential element O_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Latch generated from process for signal O(4); possible missing assignment in an if or case statement.
@W: CL117 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Latch generated from process for signal O_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Sharing sequential element O_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Latch generated from process for signal O(5); possible missing assignment in an if or case statement.
@W: CL117 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Latch generated from process for signal O_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Sharing sequential element O_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Latch generated from process for signal O(6); possible missing assignment in an if or case statement.
@W: CL117 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Latch generated from process for signal O_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Sharing sequential element O_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Latch generated from process for signal O(7); possible missing assignment in an if or case statement.
@W: CD276 :"C:\lscc\diamond\3.11_x64\cae_library\synthesis\vhdl\machxo2.vhd":2297:8:2297:15|Map for port sedstdby of component osch not found

