// Seed: 165993832
module module_0;
  id_2(
      .id_0(1), .id_1(id_1), .id_2(id_1), .id_3(1), .id_4(1), .id_5(1'b0), .id_6(1)
  );
  initial begin
    id_1 = #id_3 1;
  end
endmodule
module module_1 (
    input wor id_0,
    input wire id_1,
    input wor id_2,
    input supply0 id_3
);
  reg  id_5 = 1;
  wire id_6;
  module_0();
  always @(posedge 1) while (1) id_5 = #1 1'b0;
endmodule
