{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1664462785566 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664462785566 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 29 15:46:25 2022 " "Processing started: Thu Sep 29 15:46:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664462785566 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1664462785566 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc uart_1 -c uart_1 " "Command: quartus_drc uart_1 -c uart_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1664462785566 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Assistant" 0 -1 1664462785988 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "uart_1.sdc " "Synopsys Design Constraints File file not found: 'uart_1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Design Assistant" 0 -1 1664462786019 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Design Assistant" 0 -1 1664462786019 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 2 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 2 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " currState.IDLE " "Node  \"currState.IDLE\"" {  } { { "uart_1.vhd" "" { Text "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/uart_1.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1664462786035 ""} { "Info" "IDRC_NODES_INFO" " CLK " "Node  \"CLK\"" {  } { { "uart_1.vhd" "" { Text "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/uart_1.vhd" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1664462786035 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1664462786035 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " CLK " "Node  \"CLK\"" {  } { { "uart_1.vhd" "" { Text "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/uart_1.vhd" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1664462786035 ""} { "Info" "IDRC_NODES_INFO" " currState.IDLE " "Node  \"currState.IDLE\"" {  } { { "uart_1.vhd" "" { Text "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/uart_1.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1664462786035 ""} { "Info" "IDRC_NODES_INFO" " Equal1~3 " "Node  \"Equal1~3\"" {  } { { "uart_1.vhd" "" { Text "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/uart_1.vhd" 48 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1664462786035 ""} { "Info" "IDRC_NODES_INFO" " Equal0~10 " "Node  \"Equal0~10\"" {  } { { "uart_1.vhd" "" { Text "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/uart_1.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/" { { 0 { 0 ""} 0 202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1664462786035 ""} { "Info" "IDRC_NODES_INFO" " clkCounter\[5\]~26 " "Node  \"clkCounter\[5\]~26\"" {  } { { "uart_1.vhd" "" { Text "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/uart_1.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1664462786035 ""} { "Info" "IDRC_NODES_INFO" " currState.DATA " "Node  \"currState.DATA\"" {  } { { "uart_1.vhd" "" { Text "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/uart_1.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1664462786035 ""} { "Info" "IDRC_NODES_INFO" " clkCounter\[0\]~1 " "Node  \"clkCounter\[0\]~1\"" {  } { { "uart_1.vhd" "" { Text "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/uart_1.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1664462786035 ""} { "Info" "IDRC_NODES_INFO" " clkCounter\[5\]~13 " "Node  \"clkCounter\[5\]~13\"" {  } { { "uart_1.vhd" "" { Text "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/uart_1.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/" { { 0 { 0 ""} 0 10 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1664462786035 ""} { "Info" "IDRC_NODES_INFO" " bitIndex\[0\] " "Node  \"bitIndex\[0\]\"" {  } { { "uart_1.vhd" "" { Text "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/uart_1.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1664462786035 ""} { "Info" "IDRC_NODES_INFO" " Add0~127 " "Node  \"Add0~127\"" {  } { { "uart_1.vhd" "" { Text "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/uart_1.vhd" 41 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/" { { 0 { 0 ""} 0 343 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1664462786035 ""} { "Info" "IDRC_NODES_INFO" " Add0~2 " "Node  \"Add0~2\"" {  } { { "uart_1.vhd" "" { Text "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/uart_1.vhd" 41 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1664462786035 ""} { "Info" "IDRC_NODES_INFO" " Add0~27 " "Node  \"Add0~27\"" {  } { { "uart_1.vhd" "" { Text "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/uart_1.vhd" 41 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1664462786035 ""} { "Info" "IDRC_NODES_INFO" " Add0~57 " "Node  \"Add0~57\"" {  } { { "uart_1.vhd" "" { Text "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/uart_1.vhd" 41 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/" { { 0 { 0 ""} 0 263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1664462786035 ""} { "Info" "IDRC_NODES_INFO" " Add0~77 " "Node  \"Add0~77\"" {  } { { "uart_1.vhd" "" { Text "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/uart_1.vhd" 41 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/" { { 0 { 0 ""} 0 286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1664462786035 ""} { "Info" "IDRC_NODES_INFO" " Add0~102 " "Node  \"Add0~102\"" {  } { { "uart_1.vhd" "" { Text "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/uart_1.vhd" 41 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/" { { 0 { 0 ""} 0 314 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1664462786035 ""} { "Info" "IDRC_NODES_INFO" " bitIndex\[1\] " "Node  \"bitIndex\[1\]\"" {  } { { "uart_1.vhd" "" { Text "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/uart_1.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1664462786035 ""} { "Info" "IDRC_NODES_INFO" " currState.STOP " "Node  \"currState.STOP\"" {  } { { "uart_1.vhd" "" { Text "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/uart_1.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1664462786035 ""} { "Info" "IDRC_NODES_INFO" " Selector1~4 " "Node  \"Selector1~4\"" {  } { { "uart_1.vhd" "" { Text "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/uart_1.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1664462786035 ""} { "Info" "IDRC_NODES_INFO" " bitIndex\[2\] " "Node  \"bitIndex\[2\]\"" {  } { { "uart_1.vhd" "" { Text "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/uart_1.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1664462786035 ""} { "Info" "IDRC_NODES_INFO" " cycleCount\[9\] " "Node  \"cycleCount\[9\]\"" {  } { { "uart_1.vhd" "" { Text "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/uart_1.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1664462786035 ""} { "Info" "IDRC_NODES_INFO" " currState.START " "Node  \"currState.START\"" {  } { { "uart_1.vhd" "" { Text "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/uart_1.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1664462786035 ""} { "Info" "IDRC_NODES_INFO" " clkCounter\[8\] " "Node  \"clkCounter\[8\]\"" {  } { { "uart_1.vhd" "" { Text "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/uart_1.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1664462786035 ""} { "Info" "IDRC_NODES_INFO" " clkCounter\[5\] " "Node  \"clkCounter\[5\]\"" {  } { { "uart_1.vhd" "" { Text "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/uart_1.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/" { { 0 { 0 ""} 0 10 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1664462786035 ""} { "Info" "IDRC_NODES_INFO" " clkCounter\[10\] " "Node  \"clkCounter\[10\]\"" {  } { { "uart_1.vhd" "" { Text "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/uart_1.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1664462786035 ""} { "Info" "IDRC_NODES_INFO" " clkCounter\[4\] " "Node  \"clkCounter\[4\]\"" {  } { { "uart_1.vhd" "" { Text "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/uart_1.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/" { { 0 { 0 ""} 0 11 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1664462786035 ""} { "Info" "IDRC_NODES_INFO" " clkCounter\[12\] " "Node  \"clkCounter\[12\]\"" {  } { { "uart_1.vhd" "" { Text "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/uart_1.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1664462786035 ""} { "Info" "IDRC_NODES_INFO" " cycleCount\[16\] " "Node  \"cycleCount\[16\]\"" {  } { { "uart_1.vhd" "" { Text "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/uart_1.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1664462786035 ""} { "Info" "IDRC_NODES_INFO" " cycleCount\[5\] " "Node  \"cycleCount\[5\]\"" {  } { { "uart_1.vhd" "" { Text "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/uart_1.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1664462786035 ""} { "Info" "IDRC_NODES_INFO" " cycleCount\[11\] " "Node  \"cycleCount\[11\]\"" {  } { { "uart_1.vhd" "" { Text "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/uart_1.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1664462786035 ""} { "Info" "IDRC_NODES_INFO" " clkCounter\[11\] " "Node  \"clkCounter\[11\]\"" {  } { { "uart_1.vhd" "" { Text "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/uart_1.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1664462786035 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1664462786035 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1664462786035 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "52 0 " "Design Assistant information: finished post-fitting analysis of current design -- generated 52 information messages and 0 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1664462786035 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 2 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4611 " "Peak virtual memory: 4611 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664462786144 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 29 15:46:26 2022 " "Processing ended: Thu Sep 29 15:46:26 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664462786144 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664462786144 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664462786144 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1664462786144 ""}
