digraph "CFG for '_Z17vector_max_kernelPKfiiPf' function" {
	label="CFG for '_Z17vector_max_kernelPKfiiPf' function";

	Node0x4e766a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = mul i32 %5, %2\l  %7 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %8 = add i32 %6, %7\l  %9 = add nsw i32 %6, %2\l  %10 = tail call i32 @llvm.smin.i32(i32 %1, i32 %9)\l  %11 = icmp slt i32 %8, %10\l  br i1 %11, label %12, label %18\l|{<s0>T|<s1>F}}"];
	Node0x4e766a0:s0 -> Node0x4e77ac0;
	Node0x4e766a0:s1 -> Node0x4e77b50;
	Node0x4e77ac0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%12:\l12:                                               \l  %13 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %14 = getelementptr i8, i8 addrspace(4)* %13, i64 4\l  %15 = bitcast i8 addrspace(4)* %14 to i16 addrspace(4)*\l  %16 = load i16, i16 addrspace(4)* %15, align 4, !range !5, !invariant.load !6\l  %17 = zext i16 %16 to i32\l  br label %22\l}"];
	Node0x4e77ac0 -> Node0x4e78aa0;
	Node0x4e77b50 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%18:\l18:                                               \l  %19 = phi float [ 0.000000e+00, %4 ], [ %29, %22 ]\l  %20 = getelementptr inbounds [256 x float], [256 x float] addrspace(3)*\l... @_ZZ17vector_max_kernelPKfiiPfE5value, i32 0, i32 %7\l  store float %19, float addrspace(3)* %20, align 4, !tbaa !7\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %21 = icmp ult i32 %7, 128\l  br i1 %21, label %32, label %38\l|{<s0>T|<s1>F}}"];
	Node0x4e77b50:s0 -> Node0x4e79d10;
	Node0x4e77b50:s1 -> Node0x4e79da0;
	Node0x4e78aa0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%22:\l22:                                               \l  %23 = phi i32 [ %8, %12 ], [ %30, %22 ]\l  %24 = phi float [ 0.000000e+00, %12 ], [ %29, %22 ]\l  %25 = sext i32 %23 to i64\l  %26 = getelementptr inbounds float, float addrspace(1)* %0, i64 %25\l  %27 = load float, float addrspace(1)* %26, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %28 = tail call float @llvm.fabs.f32(float %27)\l  %29 = tail call float @llvm.maxnum.f32(float %24, float %28)\l  %30 = add i32 %23, %17\l  %31 = icmp slt i32 %30, %10\l  br i1 %31, label %22, label %18, !llvm.loop !11\l|{<s0>T|<s1>F}}"];
	Node0x4e78aa0:s0 -> Node0x4e78aa0;
	Node0x4e78aa0:s1 -> Node0x4e77b50;
	Node0x4e79d10 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%32:\l32:                                               \l  %33 = load float, float addrspace(3)* %20, align 4, !tbaa !7\l  %34 = add nuw nsw i32 %7, 128\l  %35 = getelementptr inbounds [256 x float], [256 x float] addrspace(3)*\l... @_ZZ17vector_max_kernelPKfiiPfE5value, i32 0, i32 %34\l  %36 = load float, float addrspace(3)* %35, align 4, !tbaa !7\l  %37 = tail call float @llvm.maxnum.f32(float %33, float %36)\l  store float %37, float addrspace(3)* %20, align 4, !tbaa !7\l  br label %38\l}"];
	Node0x4e79d10 -> Node0x4e79da0;
	Node0x4e79da0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%38:\l38:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %39 = icmp ult i32 %7, 64\l  br i1 %39, label %40, label %46\l|{<s0>T|<s1>F}}"];
	Node0x4e79da0:s0 -> Node0x4e7bcf0;
	Node0x4e79da0:s1 -> Node0x4e7bd40;
	Node0x4e7bcf0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%40:\l40:                                               \l  %41 = load float, float addrspace(3)* %20, align 4, !tbaa !7\l  %42 = add nuw nsw i32 %7, 64\l  %43 = getelementptr inbounds [256 x float], [256 x float] addrspace(3)*\l... @_ZZ17vector_max_kernelPKfiiPfE5value, i32 0, i32 %42\l  %44 = load float, float addrspace(3)* %43, align 4, !tbaa !7\l  %45 = tail call float @llvm.maxnum.f32(float %41, float %44)\l  store float %45, float addrspace(3)* %20, align 4, !tbaa !7\l  br label %46\l}"];
	Node0x4e7bcf0 -> Node0x4e7bd40;
	Node0x4e7bd40 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%46:\l46:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %47 = icmp ult i32 %7, 32\l  br i1 %47, label %48, label %54\l|{<s0>T|<s1>F}}"];
	Node0x4e7bd40:s0 -> Node0x4e7c480;
	Node0x4e7bd40:s1 -> Node0x4e7c4d0;
	Node0x4e7c480 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%48:\l48:                                               \l  %49 = load float, float addrspace(3)* %20, align 4, !tbaa !7\l  %50 = add nuw nsw i32 %7, 32\l  %51 = getelementptr inbounds [256 x float], [256 x float] addrspace(3)*\l... @_ZZ17vector_max_kernelPKfiiPfE5value, i32 0, i32 %50\l  %52 = load float, float addrspace(3)* %51, align 4, !tbaa !7\l  %53 = tail call float @llvm.maxnum.f32(float %49, float %52)\l  store float %53, float addrspace(3)* %20, align 4, !tbaa !7\l  br label %54\l}"];
	Node0x4e7c480 -> Node0x4e7c4d0;
	Node0x4e7c4d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%54:\l54:                                               \l  %55 = icmp ult i32 %7, 16\l  br i1 %55, label %56, label %62\l|{<s0>T|<s1>F}}"];
	Node0x4e7c4d0:s0 -> Node0x4e7cad0;
	Node0x4e7c4d0:s1 -> Node0x4e7cb20;
	Node0x4e7cad0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%56:\l56:                                               \l  %57 = load float, float addrspace(3)* %20, align 4, !tbaa !7\l  %58 = add nuw nsw i32 %7, 16\l  %59 = getelementptr inbounds [256 x float], [256 x float] addrspace(3)*\l... @_ZZ17vector_max_kernelPKfiiPfE5value, i32 0, i32 %58\l  %60 = load float, float addrspace(3)* %59, align 4, !tbaa !7\l  %61 = tail call float @llvm.maxnum.f32(float %57, float %60)\l  store float %61, float addrspace(3)* %20, align 4, !tbaa !7\l  br label %62\l}"];
	Node0x4e7cad0 -> Node0x4e7cb20;
	Node0x4e7cb20 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%62:\l62:                                               \l  %63 = icmp ult i32 %7, 8\l  br i1 %63, label %64, label %70\l|{<s0>T|<s1>F}}"];
	Node0x4e7cb20:s0 -> Node0x4e7d120;
	Node0x4e7cb20:s1 -> Node0x4e7d170;
	Node0x4e7d120 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%64:\l64:                                               \l  %65 = load float, float addrspace(3)* %20, align 4, !tbaa !7\l  %66 = add nuw nsw i32 %7, 8\l  %67 = getelementptr inbounds [256 x float], [256 x float] addrspace(3)*\l... @_ZZ17vector_max_kernelPKfiiPfE5value, i32 0, i32 %66\l  %68 = load float, float addrspace(3)* %67, align 4, !tbaa !7\l  %69 = tail call float @llvm.maxnum.f32(float %65, float %68)\l  store float %69, float addrspace(3)* %20, align 4, !tbaa !7\l  br label %70\l}"];
	Node0x4e7d120 -> Node0x4e7d170;
	Node0x4e7d170 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%70:\l70:                                               \l  %71 = icmp ult i32 %7, 4\l  br i1 %71, label %72, label %78\l|{<s0>T|<s1>F}}"];
	Node0x4e7d170:s0 -> Node0x4e7d990;
	Node0x4e7d170:s1 -> Node0x4e7d9e0;
	Node0x4e7d990 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%72:\l72:                                               \l  %73 = load float, float addrspace(3)* %20, align 4, !tbaa !7\l  %74 = add nuw nsw i32 %7, 4\l  %75 = getelementptr inbounds [256 x float], [256 x float] addrspace(3)*\l... @_ZZ17vector_max_kernelPKfiiPfE5value, i32 0, i32 %74\l  %76 = load float, float addrspace(3)* %75, align 4, !tbaa !7\l  %77 = tail call float @llvm.maxnum.f32(float %73, float %76)\l  store float %77, float addrspace(3)* %20, align 4, !tbaa !7\l  br label %78\l}"];
	Node0x4e7d990 -> Node0x4e7d9e0;
	Node0x4e7d9e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%78:\l78:                                               \l  %79 = icmp ult i32 %7, 2\l  br i1 %79, label %80, label %86\l|{<s0>T|<s1>F}}"];
	Node0x4e7d9e0:s0 -> Node0x4e7dfe0;
	Node0x4e7d9e0:s1 -> Node0x4e7e030;
	Node0x4e7dfe0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%80:\l80:                                               \l  %81 = load float, float addrspace(3)* %20, align 4, !tbaa !7\l  %82 = add nuw nsw i32 %7, 2\l  %83 = getelementptr inbounds [256 x float], [256 x float] addrspace(3)*\l... @_ZZ17vector_max_kernelPKfiiPfE5value, i32 0, i32 %82\l  %84 = load float, float addrspace(3)* %83, align 4, !tbaa !7\l  %85 = tail call float @llvm.maxnum.f32(float %81, float %84)\l  store float %85, float addrspace(3)* %20, align 4, !tbaa !7\l  br label %86\l}"];
	Node0x4e7dfe0 -> Node0x4e7e030;
	Node0x4e7e030 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%86:\l86:                                               \l  %87 = icmp eq i32 %7, 0\l  br i1 %87, label %88, label %94\l|{<s0>T|<s1>F}}"];
	Node0x4e7e030:s0 -> Node0x4e7e630;
	Node0x4e7e030:s1 -> Node0x4e7e680;
	Node0x4e7e630 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b2ccfb70",label="{%88:\l88:                                               \l  %89 = load float, float addrspace(3)* getelementptr inbounds ([256 x float],\l... [256 x float] addrspace(3)* @_ZZ17vector_max_kernelPKfiiPfE5value, i32 0, i32\l... 0), align 16, !tbaa !7\l  %90 = load float, float addrspace(3)* getelementptr inbounds ([256 x float],\l... [256 x float] addrspace(3)* @_ZZ17vector_max_kernelPKfiiPfE5value, i32 0, i32\l... 1), align 4, !tbaa !7\l  %91 = tail call float @llvm.maxnum.f32(float %89, float %90)\l  %92 = zext i32 %5 to i64\l  %93 = getelementptr inbounds float, float addrspace(1)* %3, i64 %92\l  store float %91, float addrspace(1)* %93, align 4, !tbaa !7\l  br label %94\l}"];
	Node0x4e7e630 -> Node0x4e7e680;
	Node0x4e7e680 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%94:\l94:                                               \l  ret void\l}"];
}
