vendor_name = ModelSim
source_file = 1, /home/student1/mbhagat/coe608/lab6/system_memory.vhd
source_file = 1, /home/student1/mbhagat/coe608/lab6/system_memory.cmp
source_file = 1, /home/student1/mbhagat/coe608/lab6/system_memory.bsf
source_file = 1, /home/student1/mbhagat/coe608/lab4b/uze.vhd
source_file = 1, /home/student1/mbhagat/coe608/lab4b/reducer.vhd
source_file = 1, /home/student1/mbhagat/coe608/lab4b/Multiplexer4to1.vhd
source_file = 1, /home/student1/mbhagat/coe608/lab4b/lze.vhd
source_file = 1, /home/student1/mbhagat/coe608/lab4a/data_mem.vhd
source_file = 1, /home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd
source_file = 1, /home/student1/mbhagat/coe608/lab3/Multiplexer2to1.vhd
source_file = 1, /home/student1/mbhagat/coe608/lab3/fullAdder.vhd
source_file = 1, /home/student1/mbhagat/coe608/lab3/bit32ROR.vhd
source_file = 1, /home/student1/mbhagat/coe608/lab3/bit32ROL.vhd
source_file = 1, /home/student1/mbhagat/coe608/lab3/bit32Or.vhd
source_file = 1, /home/student1/mbhagat/coe608/lab3/bit32Inverse.vhd
source_file = 1, /home/student1/mbhagat/coe608/lab3/bit32And.vhd
source_file = 1, /home/student1/mbhagat/coe608/lab3/bit32adder.vhd
source_file = 1, /home/student1/mbhagat/coe608/lab3/bit4Adder.vhd
source_file = 1, /home/student1/mbhagat/coe608/lab3/alu.vhd
source_file = 1, /home/student1/mbhagat/coe608/lab2/register32.vhd
source_file = 1, /home/student1/mbhagat/coe608/lab2/pc.vhd
source_file = 1, /home/student1/mbhagat/coe608/lab5/control.vhd
source_file = 1, /home/student1/mbhagat/coe608/lab4b/datapath.vhd
source_file = 1, /home/student1/mbhagat/coe608/lab6/CPU_TEST_Sim.vhd
source_file = 1, /home/student1/mbhagat/coe608/lab6/reset_circuit.vhd
source_file = 1, /home/student1/mbhagat/coe608/lab6/Reset_Waveform.vwf
source_file = 1, /home/student1/mbhagat/coe608/lab6/cpu1.vhd
source_file = 1, /home/student1/mbhagat/coe608/lab6/CPU_Test_Sim.mif
source_file = 1, /home/student1/mbhagat/coe608/lab6/CPU_TEST_SIM_Waveform.vwf
source_file = 1, /home/student1/mbhagat/coe608/lab6/db/lab6.cbx.xml
source_file = 1, /CMC/tools/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /CMC/tools/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /CMC/tools/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /CMC/tools/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /CMC/tools/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, /CMC/tools/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, /CMC/tools/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /CMC/tools/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, /CMC/tools/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc
source_file = 1, /CMC/tools/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, /CMC/tools/altera/13.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, /CMC/tools/altera/13.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, /CMC/tools/altera/13.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, /CMC/tools/altera/13.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/student1/mbhagat/coe608/lab6/db/altsyncram_5ls3.tdf
source_file = 1, /home/student1/mbhagat/coe608/lab6/db/altsyncram_hie1.tdf
design_name = CPU_TEST_Sim
instance = comp, \outA[0]~output , outA[0]~output, CPU_TEST_Sim, 1
instance = comp, \outA[1]~output , outA[1]~output, CPU_TEST_Sim, 1
instance = comp, \outA[2]~output , outA[2]~output, CPU_TEST_Sim, 1
instance = comp, \outA[3]~output , outA[3]~output, CPU_TEST_Sim, 1
instance = comp, \outA[4]~output , outA[4]~output, CPU_TEST_Sim, 1
instance = comp, \outA[5]~output , outA[5]~output, CPU_TEST_Sim, 1
instance = comp, \outA[6]~output , outA[6]~output, CPU_TEST_Sim, 1
instance = comp, \outA[7]~output , outA[7]~output, CPU_TEST_Sim, 1
instance = comp, \outA[8]~output , outA[8]~output, CPU_TEST_Sim, 1
instance = comp, \outA[9]~output , outA[9]~output, CPU_TEST_Sim, 1
instance = comp, \outA[10]~output , outA[10]~output, CPU_TEST_Sim, 1
instance = comp, \outA[11]~output , outA[11]~output, CPU_TEST_Sim, 1
instance = comp, \outA[12]~output , outA[12]~output, CPU_TEST_Sim, 1
instance = comp, \outA[13]~output , outA[13]~output, CPU_TEST_Sim, 1
instance = comp, \outA[14]~output , outA[14]~output, CPU_TEST_Sim, 1
instance = comp, \outA[15]~output , outA[15]~output, CPU_TEST_Sim, 1
instance = comp, \outA[16]~output , outA[16]~output, CPU_TEST_Sim, 1
instance = comp, \outA[17]~output , outA[17]~output, CPU_TEST_Sim, 1
instance = comp, \outA[18]~output , outA[18]~output, CPU_TEST_Sim, 1
instance = comp, \outA[19]~output , outA[19]~output, CPU_TEST_Sim, 1
instance = comp, \outA[20]~output , outA[20]~output, CPU_TEST_Sim, 1
instance = comp, \outA[21]~output , outA[21]~output, CPU_TEST_Sim, 1
instance = comp, \outA[22]~output , outA[22]~output, CPU_TEST_Sim, 1
instance = comp, \outA[23]~output , outA[23]~output, CPU_TEST_Sim, 1
instance = comp, \outA[24]~output , outA[24]~output, CPU_TEST_Sim, 1
instance = comp, \outA[25]~output , outA[25]~output, CPU_TEST_Sim, 1
instance = comp, \outA[26]~output , outA[26]~output, CPU_TEST_Sim, 1
instance = comp, \outA[27]~output , outA[27]~output, CPU_TEST_Sim, 1
instance = comp, \outA[28]~output , outA[28]~output, CPU_TEST_Sim, 1
instance = comp, \outA[29]~output , outA[29]~output, CPU_TEST_Sim, 1
instance = comp, \outA[30]~output , outA[30]~output, CPU_TEST_Sim, 1
instance = comp, \outA[31]~output , outA[31]~output, CPU_TEST_Sim, 1
instance = comp, \outB[0]~output , outB[0]~output, CPU_TEST_Sim, 1
instance = comp, \outB[1]~output , outB[1]~output, CPU_TEST_Sim, 1
instance = comp, \outB[2]~output , outB[2]~output, CPU_TEST_Sim, 1
instance = comp, \outB[3]~output , outB[3]~output, CPU_TEST_Sim, 1
instance = comp, \outB[4]~output , outB[4]~output, CPU_TEST_Sim, 1
instance = comp, \outB[5]~output , outB[5]~output, CPU_TEST_Sim, 1
instance = comp, \outB[6]~output , outB[6]~output, CPU_TEST_Sim, 1
instance = comp, \outB[7]~output , outB[7]~output, CPU_TEST_Sim, 1
instance = comp, \outB[8]~output , outB[8]~output, CPU_TEST_Sim, 1
instance = comp, \outB[9]~output , outB[9]~output, CPU_TEST_Sim, 1
instance = comp, \outB[10]~output , outB[10]~output, CPU_TEST_Sim, 1
instance = comp, \outB[11]~output , outB[11]~output, CPU_TEST_Sim, 1
instance = comp, \outB[12]~output , outB[12]~output, CPU_TEST_Sim, 1
instance = comp, \outB[13]~output , outB[13]~output, CPU_TEST_Sim, 1
instance = comp, \outB[14]~output , outB[14]~output, CPU_TEST_Sim, 1
instance = comp, \outB[15]~output , outB[15]~output, CPU_TEST_Sim, 1
instance = comp, \outB[16]~output , outB[16]~output, CPU_TEST_Sim, 1
instance = comp, \outB[17]~output , outB[17]~output, CPU_TEST_Sim, 1
instance = comp, \outB[18]~output , outB[18]~output, CPU_TEST_Sim, 1
instance = comp, \outB[19]~output , outB[19]~output, CPU_TEST_Sim, 1
instance = comp, \outB[20]~output , outB[20]~output, CPU_TEST_Sim, 1
instance = comp, \outB[21]~output , outB[21]~output, CPU_TEST_Sim, 1
instance = comp, \outB[22]~output , outB[22]~output, CPU_TEST_Sim, 1
instance = comp, \outB[23]~output , outB[23]~output, CPU_TEST_Sim, 1
instance = comp, \outB[24]~output , outB[24]~output, CPU_TEST_Sim, 1
instance = comp, \outB[25]~output , outB[25]~output, CPU_TEST_Sim, 1
instance = comp, \outB[26]~output , outB[26]~output, CPU_TEST_Sim, 1
instance = comp, \outB[27]~output , outB[27]~output, CPU_TEST_Sim, 1
instance = comp, \outB[28]~output , outB[28]~output, CPU_TEST_Sim, 1
instance = comp, \outB[29]~output , outB[29]~output, CPU_TEST_Sim, 1
instance = comp, \outB[30]~output , outB[30]~output, CPU_TEST_Sim, 1
instance = comp, \outB[31]~output , outB[31]~output, CPU_TEST_Sim, 1
instance = comp, \outC~output , outC~output, CPU_TEST_Sim, 1
instance = comp, \outZ~output , outZ~output, CPU_TEST_Sim, 1
instance = comp, \outIR[0]~output , outIR[0]~output, CPU_TEST_Sim, 1
instance = comp, \outIR[1]~output , outIR[1]~output, CPU_TEST_Sim, 1
instance = comp, \outIR[2]~output , outIR[2]~output, CPU_TEST_Sim, 1
instance = comp, \outIR[3]~output , outIR[3]~output, CPU_TEST_Sim, 1
instance = comp, \outIR[4]~output , outIR[4]~output, CPU_TEST_Sim, 1
instance = comp, \outIR[5]~output , outIR[5]~output, CPU_TEST_Sim, 1
instance = comp, \outIR[6]~output , outIR[6]~output, CPU_TEST_Sim, 1
instance = comp, \outIR[7]~output , outIR[7]~output, CPU_TEST_Sim, 1
instance = comp, \outIR[8]~output , outIR[8]~output, CPU_TEST_Sim, 1
instance = comp, \outIR[9]~output , outIR[9]~output, CPU_TEST_Sim, 1
instance = comp, \outIR[10]~output , outIR[10]~output, CPU_TEST_Sim, 1
instance = comp, \outIR[11]~output , outIR[11]~output, CPU_TEST_Sim, 1
instance = comp, \outIR[12]~output , outIR[12]~output, CPU_TEST_Sim, 1
instance = comp, \outIR[13]~output , outIR[13]~output, CPU_TEST_Sim, 1
instance = comp, \outIR[14]~output , outIR[14]~output, CPU_TEST_Sim, 1
instance = comp, \outIR[15]~output , outIR[15]~output, CPU_TEST_Sim, 1
instance = comp, \outIR[16]~output , outIR[16]~output, CPU_TEST_Sim, 1
instance = comp, \outIR[17]~output , outIR[17]~output, CPU_TEST_Sim, 1
instance = comp, \outIR[18]~output , outIR[18]~output, CPU_TEST_Sim, 1
instance = comp, \outIR[19]~output , outIR[19]~output, CPU_TEST_Sim, 1
instance = comp, \outIR[20]~output , outIR[20]~output, CPU_TEST_Sim, 1
instance = comp, \outIR[21]~output , outIR[21]~output, CPU_TEST_Sim, 1
instance = comp, \outIR[22]~output , outIR[22]~output, CPU_TEST_Sim, 1
instance = comp, \outIR[23]~output , outIR[23]~output, CPU_TEST_Sim, 1
instance = comp, \outIR[24]~output , outIR[24]~output, CPU_TEST_Sim, 1
instance = comp, \outIR[25]~output , outIR[25]~output, CPU_TEST_Sim, 1
instance = comp, \outIR[26]~output , outIR[26]~output, CPU_TEST_Sim, 1
instance = comp, \outIR[27]~output , outIR[27]~output, CPU_TEST_Sim, 1
instance = comp, \outIR[28]~output , outIR[28]~output, CPU_TEST_Sim, 1
instance = comp, \outIR[29]~output , outIR[29]~output, CPU_TEST_Sim, 1
instance = comp, \outIR[30]~output , outIR[30]~output, CPU_TEST_Sim, 1
instance = comp, \outIR[31]~output , outIR[31]~output, CPU_TEST_Sim, 1
instance = comp, \outPC[0]~output , outPC[0]~output, CPU_TEST_Sim, 1
instance = comp, \outPC[1]~output , outPC[1]~output, CPU_TEST_Sim, 1
instance = comp, \outPC[2]~output , outPC[2]~output, CPU_TEST_Sim, 1
instance = comp, \outPC[3]~output , outPC[3]~output, CPU_TEST_Sim, 1
instance = comp, \outPC[4]~output , outPC[4]~output, CPU_TEST_Sim, 1
instance = comp, \outPC[5]~output , outPC[5]~output, CPU_TEST_Sim, 1
instance = comp, \outPC[6]~output , outPC[6]~output, CPU_TEST_Sim, 1
instance = comp, \outPC[7]~output , outPC[7]~output, CPU_TEST_Sim, 1
instance = comp, \outPC[8]~output , outPC[8]~output, CPU_TEST_Sim, 1
instance = comp, \outPC[9]~output , outPC[9]~output, CPU_TEST_Sim, 1
instance = comp, \outPC[10]~output , outPC[10]~output, CPU_TEST_Sim, 1
instance = comp, \outPC[11]~output , outPC[11]~output, CPU_TEST_Sim, 1
instance = comp, \outPC[12]~output , outPC[12]~output, CPU_TEST_Sim, 1
instance = comp, \outPC[13]~output , outPC[13]~output, CPU_TEST_Sim, 1
instance = comp, \outPC[14]~output , outPC[14]~output, CPU_TEST_Sim, 1
instance = comp, \outPC[15]~output , outPC[15]~output, CPU_TEST_Sim, 1
instance = comp, \outPC[16]~output , outPC[16]~output, CPU_TEST_Sim, 1
instance = comp, \outPC[17]~output , outPC[17]~output, CPU_TEST_Sim, 1
instance = comp, \outPC[18]~output , outPC[18]~output, CPU_TEST_Sim, 1
instance = comp, \outPC[19]~output , outPC[19]~output, CPU_TEST_Sim, 1
instance = comp, \outPC[20]~output , outPC[20]~output, CPU_TEST_Sim, 1
instance = comp, \outPC[21]~output , outPC[21]~output, CPU_TEST_Sim, 1
instance = comp, \outPC[22]~output , outPC[22]~output, CPU_TEST_Sim, 1
instance = comp, \outPC[23]~output , outPC[23]~output, CPU_TEST_Sim, 1
instance = comp, \outPC[24]~output , outPC[24]~output, CPU_TEST_Sim, 1
instance = comp, \outPC[25]~output , outPC[25]~output, CPU_TEST_Sim, 1
instance = comp, \outPC[26]~output , outPC[26]~output, CPU_TEST_Sim, 1
instance = comp, \outPC[27]~output , outPC[27]~output, CPU_TEST_Sim, 1
instance = comp, \outPC[28]~output , outPC[28]~output, CPU_TEST_Sim, 1
instance = comp, \outPC[29]~output , outPC[29]~output, CPU_TEST_Sim, 1
instance = comp, \outPC[30]~output , outPC[30]~output, CPU_TEST_Sim, 1
instance = comp, \outPC[31]~output , outPC[31]~output, CPU_TEST_Sim, 1
instance = comp, \addrOut[0]~output , addrOut[0]~output, CPU_TEST_Sim, 1
instance = comp, \addrOut[1]~output , addrOut[1]~output, CPU_TEST_Sim, 1
instance = comp, \addrOut[2]~output , addrOut[2]~output, CPU_TEST_Sim, 1
instance = comp, \addrOut[3]~output , addrOut[3]~output, CPU_TEST_Sim, 1
instance = comp, \addrOut[4]~output , addrOut[4]~output, CPU_TEST_Sim, 1
instance = comp, \addrOut[5]~output , addrOut[5]~output, CPU_TEST_Sim, 1
instance = comp, \wEn~output , wEn~output, CPU_TEST_Sim, 1
instance = comp, \memDataOut[0]~output , memDataOut[0]~output, CPU_TEST_Sim, 1
instance = comp, \memDataOut[1]~output , memDataOut[1]~output, CPU_TEST_Sim, 1
instance = comp, \memDataOut[2]~output , memDataOut[2]~output, CPU_TEST_Sim, 1
instance = comp, \memDataOut[3]~output , memDataOut[3]~output, CPU_TEST_Sim, 1
instance = comp, \memDataOut[4]~output , memDataOut[4]~output, CPU_TEST_Sim, 1
instance = comp, \memDataOut[5]~output , memDataOut[5]~output, CPU_TEST_Sim, 1
instance = comp, \memDataOut[6]~output , memDataOut[6]~output, CPU_TEST_Sim, 1
instance = comp, \memDataOut[7]~output , memDataOut[7]~output, CPU_TEST_Sim, 1
instance = comp, \memDataOut[8]~output , memDataOut[8]~output, CPU_TEST_Sim, 1
instance = comp, \memDataOut[9]~output , memDataOut[9]~output, CPU_TEST_Sim, 1
instance = comp, \memDataOut[10]~output , memDataOut[10]~output, CPU_TEST_Sim, 1
instance = comp, \memDataOut[11]~output , memDataOut[11]~output, CPU_TEST_Sim, 1
instance = comp, \memDataOut[12]~output , memDataOut[12]~output, CPU_TEST_Sim, 1
instance = comp, \memDataOut[13]~output , memDataOut[13]~output, CPU_TEST_Sim, 1
instance = comp, \memDataOut[14]~output , memDataOut[14]~output, CPU_TEST_Sim, 1
instance = comp, \memDataOut[15]~output , memDataOut[15]~output, CPU_TEST_Sim, 1
instance = comp, \memDataOut[16]~output , memDataOut[16]~output, CPU_TEST_Sim, 1
instance = comp, \memDataOut[17]~output , memDataOut[17]~output, CPU_TEST_Sim, 1
instance = comp, \memDataOut[18]~output , memDataOut[18]~output, CPU_TEST_Sim, 1
instance = comp, \memDataOut[19]~output , memDataOut[19]~output, CPU_TEST_Sim, 1
instance = comp, \memDataOut[20]~output , memDataOut[20]~output, CPU_TEST_Sim, 1
instance = comp, \memDataOut[21]~output , memDataOut[21]~output, CPU_TEST_Sim, 1
instance = comp, \memDataOut[22]~output , memDataOut[22]~output, CPU_TEST_Sim, 1
instance = comp, \memDataOut[23]~output , memDataOut[23]~output, CPU_TEST_Sim, 1
instance = comp, \memDataOut[24]~output , memDataOut[24]~output, CPU_TEST_Sim, 1
instance = comp, \memDataOut[25]~output , memDataOut[25]~output, CPU_TEST_Sim, 1
instance = comp, \memDataOut[26]~output , memDataOut[26]~output, CPU_TEST_Sim, 1
instance = comp, \memDataOut[27]~output , memDataOut[27]~output, CPU_TEST_Sim, 1
instance = comp, \memDataOut[28]~output , memDataOut[28]~output, CPU_TEST_Sim, 1
instance = comp, \memDataOut[29]~output , memDataOut[29]~output, CPU_TEST_Sim, 1
instance = comp, \memDataOut[30]~output , memDataOut[30]~output, CPU_TEST_Sim, 1
instance = comp, \memDataOut[31]~output , memDataOut[31]~output, CPU_TEST_Sim, 1
instance = comp, \memDataIn[0]~output , memDataIn[0]~output, CPU_TEST_Sim, 1
instance = comp, \memDataIn[1]~output , memDataIn[1]~output, CPU_TEST_Sim, 1
instance = comp, \memDataIn[2]~output , memDataIn[2]~output, CPU_TEST_Sim, 1
instance = comp, \memDataIn[3]~output , memDataIn[3]~output, CPU_TEST_Sim, 1
instance = comp, \memDataIn[4]~output , memDataIn[4]~output, CPU_TEST_Sim, 1
instance = comp, \memDataIn[5]~output , memDataIn[5]~output, CPU_TEST_Sim, 1
instance = comp, \memDataIn[6]~output , memDataIn[6]~output, CPU_TEST_Sim, 1
instance = comp, \memDataIn[7]~output , memDataIn[7]~output, CPU_TEST_Sim, 1
instance = comp, \memDataIn[8]~output , memDataIn[8]~output, CPU_TEST_Sim, 1
instance = comp, \memDataIn[9]~output , memDataIn[9]~output, CPU_TEST_Sim, 1
instance = comp, \memDataIn[10]~output , memDataIn[10]~output, CPU_TEST_Sim, 1
instance = comp, \memDataIn[11]~output , memDataIn[11]~output, CPU_TEST_Sim, 1
instance = comp, \memDataIn[12]~output , memDataIn[12]~output, CPU_TEST_Sim, 1
instance = comp, \memDataIn[13]~output , memDataIn[13]~output, CPU_TEST_Sim, 1
instance = comp, \memDataIn[14]~output , memDataIn[14]~output, CPU_TEST_Sim, 1
instance = comp, \memDataIn[15]~output , memDataIn[15]~output, CPU_TEST_Sim, 1
instance = comp, \memDataIn[16]~output , memDataIn[16]~output, CPU_TEST_Sim, 1
instance = comp, \memDataIn[17]~output , memDataIn[17]~output, CPU_TEST_Sim, 1
instance = comp, \memDataIn[18]~output , memDataIn[18]~output, CPU_TEST_Sim, 1
instance = comp, \memDataIn[19]~output , memDataIn[19]~output, CPU_TEST_Sim, 1
instance = comp, \memDataIn[20]~output , memDataIn[20]~output, CPU_TEST_Sim, 1
instance = comp, \memDataIn[21]~output , memDataIn[21]~output, CPU_TEST_Sim, 1
instance = comp, \memDataIn[22]~output , memDataIn[22]~output, CPU_TEST_Sim, 1
instance = comp, \memDataIn[23]~output , memDataIn[23]~output, CPU_TEST_Sim, 1
instance = comp, \memDataIn[24]~output , memDataIn[24]~output, CPU_TEST_Sim, 1
instance = comp, \memDataIn[25]~output , memDataIn[25]~output, CPU_TEST_Sim, 1
instance = comp, \memDataIn[26]~output , memDataIn[26]~output, CPU_TEST_Sim, 1
instance = comp, \memDataIn[27]~output , memDataIn[27]~output, CPU_TEST_Sim, 1
instance = comp, \memDataIn[28]~output , memDataIn[28]~output, CPU_TEST_Sim, 1
instance = comp, \memDataIn[29]~output , memDataIn[29]~output, CPU_TEST_Sim, 1
instance = comp, \memDataIn[30]~output , memDataIn[30]~output, CPU_TEST_Sim, 1
instance = comp, \memDataIn[31]~output , memDataIn[31]~output, CPU_TEST_Sim, 1
instance = comp, \T_Info[0]~output , T_Info[0]~output, CPU_TEST_Sim, 1
instance = comp, \T_Info[1]~output , T_Info[1]~output, CPU_TEST_Sim, 1
instance = comp, \T_Info[2]~output , T_Info[2]~output, CPU_TEST_Sim, 1
instance = comp, \wen_mem~output , wen_mem~output, CPU_TEST_Sim, 1
instance = comp, \en_mem~output , en_mem~output, CPU_TEST_Sim, 1
instance = comp, \cpuClk~input , cpuClk~input, CPU_TEST_Sim, 1
instance = comp, \cpuClk~inputclkctrl , cpuClk~inputclkctrl, CPU_TEST_Sim, 1
instance = comp, \rst~input , rst~input, CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|Enable_PD~1 , main_processor|RC|Enable_PD~1, CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|Add0~0 , main_processor|RC|Add0~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|Add0~2 , main_processor|RC|Add0~2, CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|state[31]~0 , main_processor|RC|state[31]~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|state[0] , main_processor|RC|state[0], CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|Add0~3 , main_processor|RC|Add0~3, CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|Add0~5 , main_processor|RC|Add0~5, CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|state[1] , main_processor|RC|state[1], CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|Add0~6 , main_processor|RC|Add0~6, CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|Add0~8 , main_processor|RC|Add0~8, CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|state[2] , main_processor|RC|state[2], CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|Add0~9 , main_processor|RC|Add0~9, CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|Add0~11 , main_processor|RC|Add0~11, CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|state[3] , main_processor|RC|state[3], CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|LessThan0~0 , main_processor|RC|LessThan0~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|Add0~12 , main_processor|RC|Add0~12, CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|Add0~14 , main_processor|RC|Add0~14, CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|state[4] , main_processor|RC|state[4], CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|Add0~15 , main_processor|RC|Add0~15, CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|Add0~17 , main_processor|RC|Add0~17, CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|state[5] , main_processor|RC|state[5], CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|Add0~18 , main_processor|RC|Add0~18, CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|Add0~20 , main_processor|RC|Add0~20, CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|state[6] , main_processor|RC|state[6], CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|Add0~21 , main_processor|RC|Add0~21, CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|Add0~23 , main_processor|RC|Add0~23, CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|state[7] , main_processor|RC|state[7], CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|Add0~24 , main_processor|RC|Add0~24, CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|Add0~26 , main_processor|RC|Add0~26, CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|state[8] , main_processor|RC|state[8], CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|Add0~27 , main_processor|RC|Add0~27, CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|Add0~29 , main_processor|RC|Add0~29, CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|state[9] , main_processor|RC|state[9], CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|Add0~30 , main_processor|RC|Add0~30, CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|Add0~32 , main_processor|RC|Add0~32, CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|state[10] , main_processor|RC|state[10], CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|Add0~33 , main_processor|RC|Add0~33, CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|Add0~35 , main_processor|RC|Add0~35, CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|state[11] , main_processor|RC|state[11], CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|Add0~36 , main_processor|RC|Add0~36, CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|Add0~38 , main_processor|RC|Add0~38, CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|state[12] , main_processor|RC|state[12], CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|Add0~39 , main_processor|RC|Add0~39, CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|Add0~41 , main_processor|RC|Add0~41, CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|state[13] , main_processor|RC|state[13], CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|Add0~42 , main_processor|RC|Add0~42, CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|Add0~44 , main_processor|RC|Add0~44, CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|state[14] , main_processor|RC|state[14], CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|Add0~45 , main_processor|RC|Add0~45, CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|Add0~47 , main_processor|RC|Add0~47, CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|state[15] , main_processor|RC|state[15], CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|LessThan0~3 , main_processor|RC|LessThan0~3, CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|LessThan0~2 , main_processor|RC|LessThan0~2, CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|LessThan0~1 , main_processor|RC|LessThan0~1, CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|LessThan0~4 , main_processor|RC|LessThan0~4, CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|Add0~48 , main_processor|RC|Add0~48, CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|Add0~50 , main_processor|RC|Add0~50, CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|state[16] , main_processor|RC|state[16], CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|Add0~51 , main_processor|RC|Add0~51, CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|Add0~53 , main_processor|RC|Add0~53, CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|state[17] , main_processor|RC|state[17], CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|Add0~54 , main_processor|RC|Add0~54, CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|Add0~56 , main_processor|RC|Add0~56, CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|state[18] , main_processor|RC|state[18], CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|Add0~57 , main_processor|RC|Add0~57, CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|Add0~59 , main_processor|RC|Add0~59, CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|state[19] , main_processor|RC|state[19], CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|Add0~60 , main_processor|RC|Add0~60, CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|Add0~70 , main_processor|RC|Add0~70, CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|state[20] , main_processor|RC|state[20], CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|Add0~62 , main_processor|RC|Add0~62, CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|Add0~71 , main_processor|RC|Add0~71, CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|state[21] , main_processor|RC|state[21], CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|Add0~64 , main_processor|RC|Add0~64, CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|Add0~66 , main_processor|RC|Add0~66, CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|state[22] , main_processor|RC|state[22], CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|Add0~67 , main_processor|RC|Add0~67, CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|Add0~69 , main_processor|RC|Add0~69, CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|state[23] , main_processor|RC|state[23], CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|Add0~72 , main_processor|RC|Add0~72, CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|Add0~74 , main_processor|RC|Add0~74, CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|state[24] , main_processor|RC|state[24], CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|Add0~75 , main_processor|RC|Add0~75, CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|Add0~77 , main_processor|RC|Add0~77, CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|state[25] , main_processor|RC|state[25], CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|Add0~78 , main_processor|RC|Add0~78, CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|Add0~80 , main_processor|RC|Add0~80, CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|state[26] , main_processor|RC|state[26], CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|Add0~81 , main_processor|RC|Add0~81, CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|Add0~83 , main_processor|RC|Add0~83, CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|state[27] , main_processor|RC|state[27], CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|Add0~84 , main_processor|RC|Add0~84, CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|Add0~86 , main_processor|RC|Add0~86, CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|state[28] , main_processor|RC|state[28], CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|Add0~87 , main_processor|RC|Add0~87, CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|Add0~89 , main_processor|RC|Add0~89, CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|state[29] , main_processor|RC|state[29], CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|Add0~90 , main_processor|RC|Add0~90, CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|Add0~92 , main_processor|RC|Add0~92, CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|state[30] , main_processor|RC|state[30], CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|Add0~93 , main_processor|RC|Add0~93, CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|Add0~95 , main_processor|RC|Add0~95, CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|state[31] , main_processor|RC|state[31], CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|LessThan0~8 , main_processor|RC|LessThan0~8, CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|LessThan0~9 , main_processor|RC|LessThan0~9, CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|LessThan0~6 , main_processor|RC|LessThan0~6, CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|LessThan0~5 , main_processor|RC|LessThan0~5, CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|LessThan0~7 , main_processor|RC|LessThan0~7, CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|LessThan0~10 , main_processor|RC|LessThan0~10, CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|Enable_PD~0 , main_processor|RC|Enable_PD~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|Enable_PD , main_processor|RC|Enable_PD, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|Equal7~3 , main_processor|CONTROL_UNIT|Equal7~3, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|present_state.state_0~0 , main_processor|CONTROL_UNIT|present_state.state_0~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|present_state.state_0 , main_processor|CONTROL_UNIT|present_state.state_0, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|present_state.state_1~0 , main_processor|CONTROL_UNIT|present_state.state_1~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|present_state.state_1 , main_processor|CONTROL_UNIT|present_state.state_1, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|present_state.state_2 , main_processor|CONTROL_UNIT|present_state.state_2, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|Equal7~6 , main_processor|CONTROL_UNIT|Equal7~6, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|REG_Mux~0 , main_processor|CONTROL_UNIT|REG_Mux~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|DATA_Mux[1]~5 , main_processor|CONTROL_UNIT|DATA_Mux[1]~5, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|DATA_Mux[1] , main_processor|CONTROL_UNIT|DATA_Mux[1], CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|B_Mux~0 , main_processor|CONTROL_UNIT|B_Mux~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|B_Mux~1 , main_processor|CONTROL_UNIT|B_Mux~1, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|B_Mux , main_processor|CONTROL_UNIT|B_Mux, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|B_multiplexer|f[9]~9 , main_processor|DP|B_multiplexer|f[9]~9, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|clr_B~0 , main_processor|CONTROL_UNIT|clr_B~0, CPU_TEST_Sim, 1
instance = comp, \memClk~input , memClk~input, CPU_TEST_Sim, 1
instance = comp, \memClk~inputclkctrl , memClk~inputclkctrl, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|DATA_Mux[0]~0 , main_processor|CONTROL_UNIT|DATA_Mux[0]~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|en~0 , main_processor|CONTROL_UNIT|en~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|en~1 , main_processor|CONTROL_UNIT|en~1, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|en , main_processor|CONTROL_UNIT|en, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|wen~0 , main_processor|CONTROL_UNIT|wen~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|wen~1 , main_processor|CONTROL_UNIT|wen~1, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|wen , main_processor|CONTROL_UNIT|wen, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_Memory_Module|Memory~41 , main_processor|DP|Data_Memory_Module|Memory~41, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|Equal7~7 , main_processor|CONTROL_UNIT|Equal7~7, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|Equal7~1 , main_processor|CONTROL_UNIT|Equal7~1, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|ALU_op[0]~5 , main_processor|CONTROL_UNIT|ALU_op[0]~5, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|Equal10~0 , main_processor|CONTROL_UNIT|Equal10~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|ALU_op[0]~6 , main_processor|CONTROL_UNIT|ALU_op[0]~6, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|ALU_op[0] , main_processor|CONTROL_UNIT|ALU_op[0], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|A_multiplexer|f[14]~14 , main_processor|DP|A_multiplexer|f[14]~14, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|Equal14~0 , main_processor|CONTROL_UNIT|Equal14~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|clr_A~0 , main_processor|CONTROL_UNIT|clr_A~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|clr_A , main_processor|CONTROL_UNIT|clr_A, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|ld_A~1 , main_processor|CONTROL_UNIT|ld_A~1, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|ld_A~0 , main_processor|CONTROL_UNIT|ld_A~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|ld_A~2 , main_processor|CONTROL_UNIT|ld_A~2, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|ld_A , main_processor|CONTROL_UNIT|ld_A, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|A_register|Q[14] , main_processor|DP|A_register|Q[14], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|A_multiplexer|f[12]~12 , main_processor|DP|A_multiplexer|f[12]~12, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|A_register|Q[12] , main_processor|DP|A_register|Q[12], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux13~13 , main_processor|DP|alu_component|mux1|Mux13~13, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|Equal19~0 , main_processor|CONTROL_UNIT|Equal19~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|Equal11~0 , main_processor|CONTROL_UNIT|Equal11~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|IM_MUX2[1]~5 , main_processor|CONTROL_UNIT|IM_MUX2[1]~5, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|ALU_op[2]~1 , main_processor|CONTROL_UNIT|ALU_op[2]~1, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|ALU_op[2]~2 , main_processor|CONTROL_UNIT|ALU_op[2]~2, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|ALU_op[2]~3 , main_processor|CONTROL_UNIT|ALU_op[2]~3, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|inc_PC~2 , main_processor|CONTROL_UNIT|inc_PC~2, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|IM_MUX2[1]~3 , main_processor|CONTROL_UNIT|IM_MUX2[1]~3, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|IM_MUX2[1]~4 , main_processor|CONTROL_UNIT|IM_MUX2[1]~4, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|IM_MUX2[1]~4clkctrl , main_processor|CONTROL_UNIT|IM_MUX2[1]~4clkctrl, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|IM_MUX2[1] , main_processor|CONTROL_UNIT|IM_MUX2[1], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|B_multiplexer|f[13]~13 , main_processor|DP|B_multiplexer|f[13]~13, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|ld_B~0 , main_processor|CONTROL_UNIT|ld_B~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|ld_B~1 , main_processor|CONTROL_UNIT|ld_B~1, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|ld_B , main_processor|CONTROL_UNIT|ld_B, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|B_register|Q[13] , main_processor|DP|B_register|Q[13], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|im_mux2_component|Mux18~0 , main_processor|DP|im_mux2_component|Mux18~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|im_mux1_component|f[12]~11 , main_processor|DP|im_mux1_component|f[12]~11, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|B_multiplexer|f[12]~12 , main_processor|DP|B_multiplexer|f[12]~12, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|B_register|Q[12] , main_processor|DP|B_register|Q[12], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|im_mux2_component|Mux19~0 , main_processor|DP|im_mux2_component|Mux19~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|A_multiplexer|f[10]~10 , main_processor|DP|A_multiplexer|f[10]~10, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|A_register|Q[10] , main_processor|DP|A_register|Q[10], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux11~13 , main_processor|DP|alu_component|mux1|Mux11~13, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|A_multiplexer|f[11]~11 , main_processor|DP|A_multiplexer|f[11]~11, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|A_register|Q[11] , main_processor|DP|A_register|Q[11], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|im_mux1_component|f[10]~9 , main_processor|DP|im_mux1_component|f[10]~9, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|B_multiplexer|f[10]~10 , main_processor|DP|B_multiplexer|f[10]~10, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|B_register|Q[10] , main_processor|DP|B_register|Q[10], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|im_mux2_component|Mux21~0 , main_processor|DP|im_mux2_component|Mux21~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|A_multiplexer|f[9]~9 , main_processor|DP|A_multiplexer|f[9]~9, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|A_register|Q[9] , main_processor|DP|A_register|Q[9], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|im_mux1_component|f[9]~8 , main_processor|DP|im_mux1_component|f[9]~8, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|B_multiplexer|f[6]~6 , main_processor|DP|B_multiplexer|f[6]~6, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|B_register|Q[6] , main_processor|DP|B_register|Q[6], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|im_mux2_component|Mux25~0 , main_processor|DP|im_mux2_component|Mux25~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|ir_register|Q[1] , main_processor|DP|ir_register|Q[1], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|B_multiplexer|f[1]~1 , main_processor|DP|B_multiplexer|f[1]~1, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|B_register|Q[1] , main_processor|DP|B_register|Q[1], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|im_mux2_component|Mux30~0 , main_processor|DP|im_mux2_component|Mux30~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|REG_Mux~1 , main_processor|CONTROL_UNIT|REG_Mux~1, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|Equal7~4 , main_processor|CONTROL_UNIT|Equal7~4, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|REG_Mux , main_processor|CONTROL_UNIT|REG_Mux, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|B_multiplexer|f[0]~0 , main_processor|DP|B_multiplexer|f[0]~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|B_register|Q[0] , main_processor|DP|B_register|Q[0], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_memory_multiplexer|f[0]~0 , main_processor|DP|Data_memory_multiplexer|f[0]~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|ir_register|Q[2] , main_processor|DP|ir_register|Q[2], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|ir_register|Q[5] , main_processor|DP|ir_register|Q[5], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_memory_multiplexer|f[1]~1 , main_processor|DP|Data_memory_multiplexer|f[1]~1, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|B_multiplexer|f[2]~2 , main_processor|DP|B_multiplexer|f[2]~2, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|B_register|Q[2] , main_processor|DP|B_register|Q[2], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_memory_multiplexer|f[2]~2 , main_processor|DP|Data_memory_multiplexer|f[2]~2, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|B_multiplexer|f[3]~3 , main_processor|DP|B_multiplexer|f[3]~3, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|B_register|Q[3] , main_processor|DP|B_register|Q[3], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_memory_multiplexer|f[3]~3 , main_processor|DP|Data_memory_multiplexer|f[3]~3, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|B_multiplexer|f[4]~4 , main_processor|DP|B_multiplexer|f[4]~4, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|B_register|Q[4] , main_processor|DP|B_register|Q[4], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_memory_multiplexer|f[4]~4 , main_processor|DP|Data_memory_multiplexer|f[4]~4, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|B_multiplexer|f[5]~5 , main_processor|DP|B_multiplexer|f[5]~5, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|B_register|Q[5] , main_processor|DP|B_register|Q[5], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_memory_multiplexer|f[5]~5 , main_processor|DP|Data_memory_multiplexer|f[5]~5, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_memory_multiplexer|f[6]~6 , main_processor|DP|Data_memory_multiplexer|f[6]~6, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|B_multiplexer|f[7]~7 , main_processor|DP|B_multiplexer|f[7]~7, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|B_register|Q[7] , main_processor|DP|B_register|Q[7], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_memory_multiplexer|f[7]~7 , main_processor|DP|Data_memory_multiplexer|f[7]~7, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|ir_register|Q[8] , main_processor|DP|ir_register|Q[8], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|A_multiplexer|f[8]~8 , main_processor|DP|A_multiplexer|f[8]~8, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|A_register|Q[8] , main_processor|DP|A_register|Q[8], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_memory_multiplexer|f[8]~8 , main_processor|DP|Data_memory_multiplexer|f[8]~8, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_memory_multiplexer|f[9]~9 , main_processor|DP|Data_memory_multiplexer|f[9]~9, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_memory_multiplexer|f[10]~10 , main_processor|DP|Data_memory_multiplexer|f[10]~10, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|B_multiplexer|f[11]~11 , main_processor|DP|B_multiplexer|f[11]~11, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|B_register|Q[11] , main_processor|DP|B_register|Q[11], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_memory_multiplexer|f[11]~11 , main_processor|DP|Data_memory_multiplexer|f[11]~11, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_memory_multiplexer|f[12]~12 , main_processor|DP|Data_memory_multiplexer|f[12]~12, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_memory_multiplexer|f[13]~13 , main_processor|DP|Data_memory_multiplexer|f[13]~13, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|B_multiplexer|f[14]~14 , main_processor|DP|B_multiplexer|f[14]~14, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|B_register|Q[14] , main_processor|DP|B_register|Q[14], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_memory_multiplexer|f[14]~14 , main_processor|DP|Data_memory_multiplexer|f[14]~14, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|B_multiplexer|f[15]~15 , main_processor|DP|B_multiplexer|f[15]~15, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|B_register|Q[15] , main_processor|DP|B_register|Q[15], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|im_mux2_component|Mux16~0 , main_processor|DP|im_mux2_component|Mux16~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux15~5 , main_processor|DP|alu_component|mux1|Mux15~5, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|im_mux1_component|f[14]~13 , main_processor|DP|im_mux1_component|f[14]~13, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|mux_data|Mux31~2 , main_processor|DP|mux_data|Mux31~2, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_memory_multiplexer|f[17]~17 , main_processor|DP|Data_memory_multiplexer|f[17]~17, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|im_mux1_component|f[20]~19 , main_processor|DP|im_mux1_component|f[20]~19, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|im_mux1_component|f[22]~21 , main_processor|DP|im_mux1_component|f[22]~21, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux21~0 , main_processor|DP|alu_component|mux1|Mux21~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|im_mux2_component|Mux10~0 , main_processor|DP|im_mux2_component|Mux10~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux20~0 , main_processor|DP|alu_component|mux1|Mux20~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|im_mux2_component|Mux12~0 , main_processor|DP|im_mux2_component|Mux12~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|im_mux2_component|Mux13~0 , main_processor|DP|im_mux2_component|Mux13~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|im_mux2_component|Mux15~0 , main_processor|DP|im_mux2_component|Mux15~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|im_mux1_component|f[15]~14 , main_processor|DP|im_mux1_component|f[15]~14, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|im_mux2_component|Mux17~0 , main_processor|DP|im_mux2_component|Mux17~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|im_mux1_component|f[13]~12 , main_processor|DP|im_mux1_component|f[13]~12, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|adder1|s4|p2|cout~0 , main_processor|DP|alu_component|adder1|s4|p2|cout~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|adder1|s4|p3|cout~0 , main_processor|DP|alu_component|adder1|s4|p3|cout~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|adder1|s4|p4|cout~0 , main_processor|DP|alu_component|adder1|s4|p4|cout~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|adder1|s5|p1|cout~0 , main_processor|DP|alu_component|adder1|s5|p1|cout~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|adder1|s5|p2|cout~0 , main_processor|DP|alu_component|adder1|s5|p2|cout~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|adder1|s5|p3|cout~0 , main_processor|DP|alu_component|adder1|s5|p3|cout~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|adder1|s5|p4|cout~0 , main_processor|DP|alu_component|adder1|s5|p4|cout~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux20~1 , main_processor|DP|alu_component|mux1|Mux20~1, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux20~2 , main_processor|DP|alu_component|mux1|Mux20~2, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux20~3 , main_processor|DP|alu_component|mux1|Mux20~3, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|B_multiplexer|f[20]~20 , main_processor|DP|B_multiplexer|f[20]~20, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|B_register|Q[20] , main_processor|DP|B_register|Q[20], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|im_mux2_component|Mux11~0 , main_processor|DP|im_mux2_component|Mux11~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|adder1|s6|p1|cout~0 , main_processor|DP|alu_component|adder1|s6|p1|cout~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux21~1 , main_processor|DP|alu_component|mux1|Mux21~1, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux21~2 , main_processor|DP|alu_component|mux1|Mux21~2, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux21~3 , main_processor|DP|alu_component|mux1|Mux21~3, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|A_multiplexer|f[21]~21 , main_processor|DP|A_multiplexer|f[21]~21, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|A_register|Q[21] , main_processor|DP|A_register|Q[21], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|im_mux1_component|f[21]~20 , main_processor|DP|im_mux1_component|f[21]~20, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux22~0 , main_processor|DP|alu_component|mux1|Mux22~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|B_multiplexer|f[24]~24 , main_processor|DP|B_multiplexer|f[24]~24, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|B_register|Q[24] , main_processor|DP|B_register|Q[24], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_memory_multiplexer|f[24]~24 , main_processor|DP|Data_memory_multiplexer|f[24]~24, CPU_TEST_Sim, 1
instance = comp, \~GND , ~GND, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|inc_PC~8 , main_processor|CONTROL_UNIT|inc_PC~8, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|inc_PC~9 , main_processor|CONTROL_UNIT|inc_PC~9, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|ld_PC~0 , main_processor|CONTROL_UNIT|ld_PC~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|ld_PC , main_processor|CONTROL_UNIT|ld_PC, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|q[0]~0 , main_processor|DP|pc_component|q[0]~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|Add0~0 , main_processor|DP|pc_component|Add0~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|RC|Clr_PC , main_processor|RC|Clr_PC, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|inc_PC~10 , main_processor|CONTROL_UNIT|inc_PC~10, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|inc_PC , main_processor|CONTROL_UNIT|inc_PC, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|q[0]~reg0 , main_processor|DP|pc_component|q[0]~reg0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|q[1]~1 , main_processor|DP|pc_component|q[1]~1, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|Add0~2 , main_processor|DP|pc_component|Add0~2, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|q[1]~reg0 , main_processor|DP|pc_component|q[1]~reg0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|q[2]~2 , main_processor|DP|pc_component|q[2]~2, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|Add0~4 , main_processor|DP|pc_component|Add0~4, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|q[2]~reg0 , main_processor|DP|pc_component|q[2]~reg0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|q[3]~3 , main_processor|DP|pc_component|q[3]~3, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|Add0~6 , main_processor|DP|pc_component|Add0~6, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|q[3]~reg0 , main_processor|DP|pc_component|q[3]~reg0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|q[4]~4 , main_processor|DP|pc_component|q[4]~4, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|Add0~8 , main_processor|DP|pc_component|Add0~8, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|q[4]~reg0 , main_processor|DP|pc_component|q[4]~reg0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|q[5]~5 , main_processor|DP|pc_component|q[5]~5, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|Add0~10 , main_processor|DP|pc_component|Add0~10, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|q[5]~reg0 , main_processor|DP|pc_component|q[5]~reg0, CPU_TEST_Sim, 1
instance = comp, \main_memory|altsyncram_component|auto_generated|ram_block1a14 , main_memory|altsyncram_component|auto_generated|ram_block1a14, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|im_mux1_component|f[27]~26 , main_processor|DP|im_mux1_component|f[27]~26, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|A_multiplexer|f[30]~30 , main_processor|DP|A_multiplexer|f[30]~30, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|A_register|Q[30] , main_processor|DP|A_register|Q[30], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|B_multiplexer|f[30]~30 , main_processor|DP|B_multiplexer|f[30]~30, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|B_register|Q[30] , main_processor|DP|B_register|Q[30], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_memory_multiplexer|f[30]~30 , main_processor|DP|Data_memory_multiplexer|f[30]~30, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|B_multiplexer|f[31]~31 , main_processor|DP|B_multiplexer|f[31]~31, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|B_register|Q[31] , main_processor|DP|B_register|Q[31], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|A_multiplexer|f[31]~31 , main_processor|DP|A_multiplexer|f[31]~31, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|A_register|Q[31] , main_processor|DP|A_register|Q[31], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_memory_multiplexer|f[31]~31 , main_processor|DP|Data_memory_multiplexer|f[31]~31, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0 , main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_Memory_Module|data_out~29 , main_processor|DP|Data_Memory_Module|data_out~29, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_Memory_Module|data_out[29] , main_processor|DP|Data_Memory_Module|data_out[29], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|mux_data|Mux2~2 , main_processor|DP|mux_data|Mux2~2, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|A_multiplexer|f[29]~29 , main_processor|DP|A_multiplexer|f[29]~29, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|A_register|Q[29] , main_processor|DP|A_register|Q[29], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|B_multiplexer|f[29]~29 , main_processor|DP|B_multiplexer|f[29]~29, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|B_register|Q[29] , main_processor|DP|B_register|Q[29], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_memory_multiplexer|f[29]~29 , main_processor|DP|Data_memory_multiplexer|f[29]~29, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_Memory_Module|data_out~28 , main_processor|DP|Data_Memory_Module|data_out~28, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_Memory_Module|data_out[28] , main_processor|DP|Data_Memory_Module|data_out[28], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|mux_data|Mux3~2 , main_processor|DP|mux_data|Mux3~2, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|B_multiplexer|f[28]~28 , main_processor|DP|B_multiplexer|f[28]~28, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|B_register|Q[28] , main_processor|DP|B_register|Q[28], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|im_mux2_component|Mux3~0 , main_processor|DP|im_mux2_component|Mux3~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|and1|result[28] , main_processor|DP|alu_component|and1|result[28], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux28~0 , main_processor|DP|alu_component|mux1|Mux28~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|im_mux1_component|f[29]~28 , main_processor|DP|im_mux1_component|f[29]~28, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|or1|result[28] , main_processor|DP|alu_component|or1|result[28], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux28~1 , main_processor|DP|alu_component|mux1|Mux28~1, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|B_multiplexer|f[27]~27 , main_processor|DP|B_multiplexer|f[27]~27, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|B_register|Q[27] , main_processor|DP|B_register|Q[27], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|im_mux2_component|Mux4~0 , main_processor|DP|im_mux2_component|Mux4~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|B_multiplexer|f[26]~26 , main_processor|DP|B_multiplexer|f[26]~26, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|B_register|Q[26] , main_processor|DP|B_register|Q[26], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|im_mux2_component|Mux5~0 , main_processor|DP|im_mux2_component|Mux5~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|B_multiplexer|f[25]~25 , main_processor|DP|B_multiplexer|f[25]~25, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|B_register|Q[25] , main_processor|DP|B_register|Q[25], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|im_mux2_component|Mux6~0 , main_processor|DP|im_mux2_component|Mux6~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|im_mux2_component|Mux7~0 , main_processor|DP|im_mux2_component|Mux7~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|im_mux2_component|Mux8~0 , main_processor|DP|im_mux2_component|Mux8~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|adder1|s6|p2|cout~0 , main_processor|DP|alu_component|adder1|s6|p2|cout~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|adder1|s6|p3|cout~0 , main_processor|DP|alu_component|adder1|s6|p3|cout~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|adder1|s6|p4|cout~0 , main_processor|DP|alu_component|adder1|s6|p4|cout~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|adder1|s7|p1|cout~0 , main_processor|DP|alu_component|adder1|s7|p1|cout~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|adder1|s7|p2|cout~0 , main_processor|DP|alu_component|adder1|s7|p2|cout~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|adder1|s7|p3|cout~0 , main_processor|DP|alu_component|adder1|s7|p3|cout~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|adder1|s7|p4|cout~0 , main_processor|DP|alu_component|adder1|s7|p4|cout~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|adder1|s8|p1|s , main_processor|DP|alu_component|adder1|s8|p1|s, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux28~2 , main_processor|DP|alu_component|mux1|Mux28~2, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|A_multiplexer|f[28]~28 , main_processor|DP|A_multiplexer|f[28]~28, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|A_register|Q[28] , main_processor|DP|A_register|Q[28], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_memory_multiplexer|f[28]~28 , main_processor|DP|Data_memory_multiplexer|f[28]~28, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_Memory_Module|data_out~27 , main_processor|DP|Data_Memory_Module|data_out~27, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_Memory_Module|data_out[27] , main_processor|DP|Data_Memory_Module|data_out[27], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|mux_data|Mux4~2 , main_processor|DP|mux_data|Mux4~2, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|A_multiplexer|f[27]~27 , main_processor|DP|A_multiplexer|f[27]~27, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|A_register|Q[27] , main_processor|DP|A_register|Q[27], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_memory_multiplexer|f[27]~27 , main_processor|DP|Data_memory_multiplexer|f[27]~27, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_Memory_Module|data_out~26 , main_processor|DP|Data_Memory_Module|data_out~26, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_Memory_Module|data_out[26] , main_processor|DP|Data_Memory_Module|data_out[26], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|mux_data|Mux5~2 , main_processor|DP|mux_data|Mux5~2, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|A_multiplexer|f[26]~26 , main_processor|DP|A_multiplexer|f[26]~26, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|A_register|Q[26] , main_processor|DP|A_register|Q[26], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_memory_multiplexer|f[26]~26 , main_processor|DP|Data_memory_multiplexer|f[26]~26, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_Memory_Module|data_out~25 , main_processor|DP|Data_Memory_Module|data_out~25, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_Memory_Module|data_out[25] , main_processor|DP|Data_Memory_Module|data_out[25], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|mux_data|Mux6~2 , main_processor|DP|mux_data|Mux6~2, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|A_multiplexer|f[25]~25 , main_processor|DP|A_multiplexer|f[25]~25, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|A_register|Q[25] , main_processor|DP|A_register|Q[25], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_memory_multiplexer|f[25]~25 , main_processor|DP|Data_memory_multiplexer|f[25]~25, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_Memory_Module|data_out~24 , main_processor|DP|Data_Memory_Module|data_out~24, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_Memory_Module|data_out[24] , main_processor|DP|Data_Memory_Module|data_out[24], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|mux_data|Mux7~2 , main_processor|DP|mux_data|Mux7~2, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|A_multiplexer|f[24]~24 , main_processor|DP|A_multiplexer|f[24]~24, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|A_register|Q[24] , main_processor|DP|A_register|Q[24], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|im_mux1_component|f[24]~23 , main_processor|DP|im_mux1_component|f[24]~23, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux23~0 , main_processor|DP|alu_component|mux1|Mux23~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux23~1 , main_processor|DP|alu_component|mux1|Mux23~1, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux23~2 , main_processor|DP|alu_component|mux1|Mux23~2, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux23~3 , main_processor|DP|alu_component|mux1|Mux23~3, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_Memory_Module|data_out~23 , main_processor|DP|Data_Memory_Module|data_out~23, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_Memory_Module|data_out[23] , main_processor|DP|Data_Memory_Module|data_out[23], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|mux_data|Mux8~2 , main_processor|DP|mux_data|Mux8~2, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|B_multiplexer|f[23]~23 , main_processor|DP|B_multiplexer|f[23]~23, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|B_register|Q[23] , main_processor|DP|B_register|Q[23], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|A_multiplexer|f[23]~23 , main_processor|DP|A_multiplexer|f[23]~23, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|A_register|Q[23] , main_processor|DP|A_register|Q[23], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_memory_multiplexer|f[23]~23 , main_processor|DP|Data_memory_multiplexer|f[23]~23, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_Memory_Module|data_out~22 , main_processor|DP|Data_Memory_Module|data_out~22, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_Memory_Module|data_out[22] , main_processor|DP|Data_Memory_Module|data_out[22], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|mux_data|Mux9~2 , main_processor|DP|mux_data|Mux9~2, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|B_multiplexer|f[22]~22 , main_processor|DP|B_multiplexer|f[22]~22, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|B_register|Q[22] , main_processor|DP|B_register|Q[22], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|im_mux2_component|Mux9~0 , main_processor|DP|im_mux2_component|Mux9~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux22~1 , main_processor|DP|alu_component|mux1|Mux22~1, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux22~2 , main_processor|DP|alu_component|mux1|Mux22~2, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux22~3 , main_processor|DP|alu_component|mux1|Mux22~3, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|A_multiplexer|f[22]~22 , main_processor|DP|A_multiplexer|f[22]~22, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|A_register|Q[22] , main_processor|DP|A_register|Q[22], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_memory_multiplexer|f[22]~22 , main_processor|DP|Data_memory_multiplexer|f[22]~22, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_Memory_Module|data_out~21 , main_processor|DP|Data_Memory_Module|data_out~21, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_Memory_Module|data_out[21] , main_processor|DP|Data_Memory_Module|data_out[21], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|mux_data|Mux10~2 , main_processor|DP|mux_data|Mux10~2, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|B_multiplexer|f[21]~21 , main_processor|DP|B_multiplexer|f[21]~21, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|B_register|Q[21] , main_processor|DP|B_register|Q[21], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_memory_multiplexer|f[21]~21 , main_processor|DP|Data_memory_multiplexer|f[21]~21, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_Memory_Module|data_out~20 , main_processor|DP|Data_Memory_Module|data_out~20, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_Memory_Module|data_out[20] , main_processor|DP|Data_Memory_Module|data_out[20], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|mux_data|Mux11~2 , main_processor|DP|mux_data|Mux11~2, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|A_multiplexer|f[20]~20 , main_processor|DP|A_multiplexer|f[20]~20, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|A_register|Q[20] , main_processor|DP|A_register|Q[20], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_memory_multiplexer|f[20]~20 , main_processor|DP|Data_memory_multiplexer|f[20]~20, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_Memory_Module|data_out~19 , main_processor|DP|Data_Memory_Module|data_out~19, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_Memory_Module|data_out[19] , main_processor|DP|Data_Memory_Module|data_out[19], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|mux_data|Mux12~2 , main_processor|DP|mux_data|Mux12~2, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|A_multiplexer|f[19]~19 , main_processor|DP|A_multiplexer|f[19]~19, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|A_register|Q[19] , main_processor|DP|A_register|Q[19], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|im_mux1_component|f[19]~18 , main_processor|DP|im_mux1_component|f[19]~18, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux18~0 , main_processor|DP|alu_component|mux1|Mux18~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux18~1 , main_processor|DP|alu_component|mux1|Mux18~1, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux18~2 , main_processor|DP|alu_component|mux1|Mux18~2, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux18~3 , main_processor|DP|alu_component|mux1|Mux18~3, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|A_multiplexer|f[18]~18 , main_processor|DP|A_multiplexer|f[18]~18, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|A_register|Q[18] , main_processor|DP|A_register|Q[18], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|im_mux1_component|f[18]~17 , main_processor|DP|im_mux1_component|f[18]~17, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux19~0 , main_processor|DP|alu_component|mux1|Mux19~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux19~1 , main_processor|DP|alu_component|mux1|Mux19~1, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux19~2 , main_processor|DP|alu_component|mux1|Mux19~2, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux19~3 , main_processor|DP|alu_component|mux1|Mux19~3, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|B_multiplexer|f[19]~19 , main_processor|DP|B_multiplexer|f[19]~19, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|B_register|Q[19] , main_processor|DP|B_register|Q[19], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_memory_multiplexer|f[19]~19 , main_processor|DP|Data_memory_multiplexer|f[19]~19, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_Memory_Module|data_out~18 , main_processor|DP|Data_Memory_Module|data_out~18, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_Memory_Module|data_out[18] , main_processor|DP|Data_Memory_Module|data_out[18], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|mux_data|Mux13~2 , main_processor|DP|mux_data|Mux13~2, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|B_multiplexer|f[18]~18 , main_processor|DP|B_multiplexer|f[18]~18, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|B_register|Q[18] , main_processor|DP|B_register|Q[18], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_memory_multiplexer|f[18]~18 , main_processor|DP|Data_memory_multiplexer|f[18]~18, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_Memory_Module|data_out~16 , main_processor|DP|Data_Memory_Module|data_out~16, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_Memory_Module|data_out[16] , main_processor|DP|Data_Memory_Module|data_out[16], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|mux_data|Mux15~2 , main_processor|DP|mux_data|Mux15~2, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|B_multiplexer|f[16]~16 , main_processor|DP|B_multiplexer|f[16]~16, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|B_register|Q[16] , main_processor|DP|B_register|Q[16], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_memory_multiplexer|f[16]~16 , main_processor|DP|Data_memory_multiplexer|f[16]~16, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_Memory_Module|data_out~17 , main_processor|DP|Data_Memory_Module|data_out~17, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_Memory_Module|data_out[17] , main_processor|DP|Data_Memory_Module|data_out[17], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|mux_data|Mux14~2 , main_processor|DP|mux_data|Mux14~2, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|B_multiplexer|f[17]~17 , main_processor|DP|B_multiplexer|f[17]~17, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|B_register|Q[17] , main_processor|DP|B_register|Q[17], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|im_mux2_component|Mux14~0 , main_processor|DP|im_mux2_component|Mux14~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux17~1 , main_processor|DP|alu_component|mux1|Mux17~1, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux17~2 , main_processor|DP|alu_component|mux1|Mux17~2, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux17~0 , main_processor|DP|alu_component|mux1|Mux17~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux17~3 , main_processor|DP|alu_component|mux1|Mux17~3, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|A_multiplexer|f[17]~17 , main_processor|DP|A_multiplexer|f[17]~17, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|A_register|Q[17] , main_processor|DP|A_register|Q[17], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|im_mux1_component|f[17]~16 , main_processor|DP|im_mux1_component|f[17]~16, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux16~5 , main_processor|DP|alu_component|mux1|Mux16~5, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux16~2 , main_processor|DP|alu_component|mux1|Mux16~2, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux16~3 , main_processor|DP|alu_component|mux1|Mux16~3, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux16~4 , main_processor|DP|alu_component|mux1|Mux16~4, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|A_multiplexer|f[16]~16 , main_processor|DP|A_multiplexer|f[16]~16, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|A_register|Q[16] , main_processor|DP|A_register|Q[16], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|im_mux1_component|f[16]~15 , main_processor|DP|im_mux1_component|f[16]~15, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux15~3 , main_processor|DP|alu_component|mux1|Mux15~3, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux15~4 , main_processor|DP|alu_component|mux1|Mux15~4, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|adder1|s4|p4|s~0 , main_processor|DP|alu_component|adder1|s4|p4|s~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux15~2 , main_processor|DP|alu_component|mux1|Mux15~2, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_Memory_Module|data_out~15 , main_processor|DP|Data_Memory_Module|data_out~15, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_Memory_Module|data_out[15] , main_processor|DP|Data_Memory_Module|data_out[15], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|mux_data|Mux16~0 , main_processor|DP|mux_data|Mux16~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|mux_data|Mux16~1 , main_processor|DP|mux_data|Mux16~1, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|ir_register|Q[15] , main_processor|DP|ir_register|Q[15], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|A_multiplexer|f[15]~15 , main_processor|DP|A_multiplexer|f[15]~15, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|A_register|Q[15] , main_processor|DP|A_register|Q[15], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_memory_multiplexer|f[15]~15 , main_processor|DP|Data_memory_multiplexer|f[15]~15, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_Memory_Module|data_out~0 , main_processor|DP|Data_Memory_Module|data_out~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_Memory_Module|data_out[0] , main_processor|DP|Data_Memory_Module|data_out[0], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|im_mux1_component|f[0]~31 , main_processor|DP|im_mux1_component|f[0]~31, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|im_mux2_component|Mux31~0 , main_processor|DP|im_mux2_component|Mux31~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux0~1 , main_processor|DP|alu_component|mux1|Mux0~1, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|im_mux1_component|f[1]~0 , main_processor|DP|im_mux1_component|f[1]~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux0~0 , main_processor|DP|alu_component|mux1|Mux0~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux0~2 , main_processor|DP|alu_component|mux1|Mux0~2, CPU_TEST_Sim, 1
instance = comp, \main_memory|altsyncram_component|auto_generated|ram_block1a0 , main_memory|altsyncram_component|auto_generated|ram_block1a0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|mux_data|Mux31~0 , main_processor|DP|mux_data|Mux31~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|mux_data|Mux31~1 , main_processor|DP|mux_data|Mux31~1, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|ir_register|Q[0] , main_processor|DP|ir_register|Q[0], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|adder1|s1|p1|cout~0 , main_processor|DP|alu_component|adder1|s1|p1|cout~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|adder1|s1|p1|cout~1 , main_processor|DP|alu_component|adder1|s1|p1|cout~1, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux1~12 , main_processor|DP|alu_component|mux1|Mux1~12, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux1~10 , main_processor|DP|alu_component|mux1|Mux1~10, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux1~13 , main_processor|DP|alu_component|mux1|Mux1~13, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux1~11 , main_processor|DP|alu_component|mux1|Mux1~11, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_Memory_Module|data_out~1 , main_processor|DP|Data_Memory_Module|data_out~1, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_Memory_Module|data_out[1] , main_processor|DP|Data_Memory_Module|data_out[1], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|mux_data|Mux30~2 , main_processor|DP|mux_data|Mux30~2, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|mux_data|Mux30~3 , main_processor|DP|mux_data|Mux30~3, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|A_multiplexer|f[1]~1 , main_processor|DP|A_multiplexer|f[1]~1, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|A_register|Q[1] , main_processor|DP|A_register|Q[1], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux2~13 , main_processor|DP|alu_component|mux1|Mux2~13, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|im_mux2_component|Mux29~0 , main_processor|DP|im_mux2_component|Mux29~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|adder1|s1|p2|cout~0 , main_processor|DP|alu_component|adder1|s1|p2|cout~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux2~12 , main_processor|DP|alu_component|mux1|Mux2~12, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux2~10 , main_processor|DP|alu_component|mux1|Mux2~10, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux2~11 , main_processor|DP|alu_component|mux1|Mux2~11, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_Memory_Module|data_out~2 , main_processor|DP|Data_Memory_Module|data_out~2, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_Memory_Module|data_out[2] , main_processor|DP|Data_Memory_Module|data_out[2], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|mux_data|Mux29~2 , main_processor|DP|mux_data|Mux29~2, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|mux_data|Mux29~3 , main_processor|DP|mux_data|Mux29~3, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|A_multiplexer|f[2]~2 , main_processor|DP|A_multiplexer|f[2]~2, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|A_register|Q[2] , main_processor|DP|A_register|Q[2], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux3~13 , main_processor|DP|alu_component|mux1|Mux3~13, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|im_mux2_component|Mux28~0 , main_processor|DP|im_mux2_component|Mux28~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|im_mux1_component|f[2]~1 , main_processor|DP|im_mux1_component|f[2]~1, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|adder1|s1|p3|cout~0 , main_processor|DP|alu_component|adder1|s1|p3|cout~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux3~12 , main_processor|DP|alu_component|mux1|Mux3~12, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux3~10 , main_processor|DP|alu_component|mux1|Mux3~10, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux3~11 , main_processor|DP|alu_component|mux1|Mux3~11, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_Memory_Module|data_out~3 , main_processor|DP|Data_Memory_Module|data_out~3, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_Memory_Module|data_out[3] , main_processor|DP|Data_Memory_Module|data_out[3], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|mux_data|Mux28~2 , main_processor|DP|mux_data|Mux28~2, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|mux_data|Mux28~3 , main_processor|DP|mux_data|Mux28~3, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|ir_register|Q[3] , main_processor|DP|ir_register|Q[3], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|A_multiplexer|f[3]~3 , main_processor|DP|A_multiplexer|f[3]~3, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|A_register|Q[3] , main_processor|DP|A_register|Q[3], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux4~13 , main_processor|DP|alu_component|mux1|Mux4~13, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|im_mux2_component|Mux27~0 , main_processor|DP|im_mux2_component|Mux27~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|im_mux1_component|f[3]~2 , main_processor|DP|im_mux1_component|f[3]~2, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|adder1|s1|p4|cout~0 , main_processor|DP|alu_component|adder1|s1|p4|cout~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux4~12 , main_processor|DP|alu_component|mux1|Mux4~12, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux4~10 , main_processor|DP|alu_component|mux1|Mux4~10, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux4~11 , main_processor|DP|alu_component|mux1|Mux4~11, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_Memory_Module|data_out~4 , main_processor|DP|Data_Memory_Module|data_out~4, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_Memory_Module|data_out[4] , main_processor|DP|Data_Memory_Module|data_out[4], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|mux_data|Mux27~2 , main_processor|DP|mux_data|Mux27~2, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|mux_data|Mux27~3 , main_processor|DP|mux_data|Mux27~3, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|ir_register|Q[4] , main_processor|DP|ir_register|Q[4], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|A_multiplexer|f[4]~4 , main_processor|DP|A_multiplexer|f[4]~4, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|A_register|Q[4] , main_processor|DP|A_register|Q[4], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux5~13 , main_processor|DP|alu_component|mux1|Mux5~13, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|im_mux2_component|Mux26~0 , main_processor|DP|im_mux2_component|Mux26~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|im_mux1_component|f[4]~3 , main_processor|DP|im_mux1_component|f[4]~3, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|adder1|s2|p1|cout~0 , main_processor|DP|alu_component|adder1|s2|p1|cout~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux5~12 , main_processor|DP|alu_component|mux1|Mux5~12, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux5~10 , main_processor|DP|alu_component|mux1|Mux5~10, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux5~11 , main_processor|DP|alu_component|mux1|Mux5~11, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_Memory_Module|data_out~5 , main_processor|DP|Data_Memory_Module|data_out~5, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_Memory_Module|data_out[5] , main_processor|DP|Data_Memory_Module|data_out[5], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|mux_data|Mux26~2 , main_processor|DP|mux_data|Mux26~2, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|mux_data|Mux26~3 , main_processor|DP|mux_data|Mux26~3, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|A_multiplexer|f[5]~5 , main_processor|DP|A_multiplexer|f[5]~5, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|A_register|Q[5] , main_processor|DP|A_register|Q[5], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|im_mux1_component|f[5]~4 , main_processor|DP|im_mux1_component|f[5]~4, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|adder1|s2|p2|cout~0 , main_processor|DP|alu_component|adder1|s2|p2|cout~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux6~12 , main_processor|DP|alu_component|mux1|Mux6~12, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux6~10 , main_processor|DP|alu_component|mux1|Mux6~10, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux6~13 , main_processor|DP|alu_component|mux1|Mux6~13, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux6~11 , main_processor|DP|alu_component|mux1|Mux6~11, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_Memory_Module|data_out~6 , main_processor|DP|Data_Memory_Module|data_out~6, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_Memory_Module|data_out[6] , main_processor|DP|Data_Memory_Module|data_out[6], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|mux_data|Mux25~2 , main_processor|DP|mux_data|Mux25~2, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|mux_data|Mux25~3 , main_processor|DP|mux_data|Mux25~3, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|ir_register|Q[6] , main_processor|DP|ir_register|Q[6], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|A_multiplexer|f[6]~6 , main_processor|DP|A_multiplexer|f[6]~6, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|A_register|Q[6] , main_processor|DP|A_register|Q[6], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux7~13 , main_processor|DP|alu_component|mux1|Mux7~13, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|im_mux1_component|f[6]~5 , main_processor|DP|im_mux1_component|f[6]~5, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|adder1|s2|p3|cout~0 , main_processor|DP|alu_component|adder1|s2|p3|cout~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux7~12 , main_processor|DP|alu_component|mux1|Mux7~12, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|im_mux2_component|Mux24~0 , main_processor|DP|im_mux2_component|Mux24~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux7~10 , main_processor|DP|alu_component|mux1|Mux7~10, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux7~11 , main_processor|DP|alu_component|mux1|Mux7~11, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_Memory_Module|data_out~7 , main_processor|DP|Data_Memory_Module|data_out~7, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_Memory_Module|data_out[7] , main_processor|DP|Data_Memory_Module|data_out[7], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|mux_data|Mux24~2 , main_processor|DP|mux_data|Mux24~2, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|mux_data|Mux24~3 , main_processor|DP|mux_data|Mux24~3, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|ir_register|Q[7] , main_processor|DP|ir_register|Q[7], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|A_multiplexer|f[7]~7 , main_processor|DP|A_multiplexer|f[7]~7, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|A_register|Q[7] , main_processor|DP|A_register|Q[7], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux8~13 , main_processor|DP|alu_component|mux1|Mux8~13, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|im_mux1_component|f[7]~6 , main_processor|DP|im_mux1_component|f[7]~6, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|adder1|s2|p4|cout~0 , main_processor|DP|alu_component|adder1|s2|p4|cout~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux8~12 , main_processor|DP|alu_component|mux1|Mux8~12, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux8~10 , main_processor|DP|alu_component|mux1|Mux8~10, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux8~11 , main_processor|DP|alu_component|mux1|Mux8~11, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_Memory_Module|data_out~8 , main_processor|DP|Data_Memory_Module|data_out~8, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_Memory_Module|data_out[8] , main_processor|DP|Data_Memory_Module|data_out[8], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|mux_data|Mux23~2 , main_processor|DP|mux_data|Mux23~2, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|mux_data|Mux23~3 , main_processor|DP|mux_data|Mux23~3, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|B_multiplexer|f[8]~8 , main_processor|DP|B_multiplexer|f[8]~8, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|B_register|Q[8] , main_processor|DP|B_register|Q[8], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|im_mux2_component|Mux23~0 , main_processor|DP|im_mux2_component|Mux23~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|im_mux1_component|f[8]~7 , main_processor|DP|im_mux1_component|f[8]~7, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|adder1|s3|p1|cout~0 , main_processor|DP|alu_component|adder1|s3|p1|cout~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|adder1|s3|p2|cout~0 , main_processor|DP|alu_component|adder1|s3|p2|cout~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|adder1|s3|p3|cout~0 , main_processor|DP|alu_component|adder1|s3|p3|cout~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux11~12 , main_processor|DP|alu_component|mux1|Mux11~12, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux11~10 , main_processor|DP|alu_component|mux1|Mux11~10, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux11~11 , main_processor|DP|alu_component|mux1|Mux11~11, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_Memory_Module|data_out~11 , main_processor|DP|Data_Memory_Module|data_out~11, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_Memory_Module|data_out[11] , main_processor|DP|Data_Memory_Module|data_out[11], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|mux_data|Mux20~2 , main_processor|DP|mux_data|Mux20~2, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|mux_data|Mux20~3 , main_processor|DP|mux_data|Mux20~3, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|ir_register|Q[11] , main_processor|DP|ir_register|Q[11], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|im_mux2_component|Mux20~0 , main_processor|DP|im_mux2_component|Mux20~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|im_mux1_component|f[11]~10 , main_processor|DP|im_mux1_component|f[11]~10, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|adder1|s3|p4|cout~0 , main_processor|DP|alu_component|adder1|s3|p4|cout~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|adder1|s4|p1|cout~0 , main_processor|DP|alu_component|adder1|s4|p1|cout~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux13~12 , main_processor|DP|alu_component|mux1|Mux13~12, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux13~10 , main_processor|DP|alu_component|mux1|Mux13~10, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux13~11 , main_processor|DP|alu_component|mux1|Mux13~11, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_Memory_Module|data_out~13 , main_processor|DP|Data_Memory_Module|data_out~13, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_Memory_Module|data_out[13] , main_processor|DP|Data_Memory_Module|data_out[13], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|mux_data|Mux18~2 , main_processor|DP|mux_data|Mux18~2, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|mux_data|Mux18~3 , main_processor|DP|mux_data|Mux18~3, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|ir_register|Q[13] , main_processor|DP|ir_register|Q[13], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|A_multiplexer|f[13]~13 , main_processor|DP|A_multiplexer|f[13]~13, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|A_register|Q[13] , main_processor|DP|A_register|Q[13], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux12~13 , main_processor|DP|alu_component|mux1|Mux12~13, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux12~12 , main_processor|DP|alu_component|mux1|Mux12~12, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux12~10 , main_processor|DP|alu_component|mux1|Mux12~10, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux12~11 , main_processor|DP|alu_component|mux1|Mux12~11, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_Memory_Module|data_out~12 , main_processor|DP|Data_Memory_Module|data_out~12, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_Memory_Module|data_out[12] , main_processor|DP|Data_Memory_Module|data_out[12], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|mux_data|Mux19~2 , main_processor|DP|mux_data|Mux19~2, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|mux_data|Mux19~3 , main_processor|DP|mux_data|Mux19~3, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|ir_register|Q[12] , main_processor|DP|ir_register|Q[12], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|im_mux1_component|f[28]~27 , main_processor|DP|im_mux1_component|f[28]~27, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux27~0 , main_processor|DP|alu_component|mux1|Mux27~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux27~1 , main_processor|DP|alu_component|mux1|Mux27~1, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux27~2 , main_processor|DP|alu_component|mux1|Mux27~2, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux27~3 , main_processor|DP|alu_component|mux1|Mux27~3, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|mux_data|Mux4~3 , main_processor|DP|mux_data|Mux4~3, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|ir_register|Q[27] , main_processor|DP|ir_register|Q[27], CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|Equal10~2 , main_processor|CONTROL_UNIT|Equal10~2, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|Equal23~0 , main_processor|CONTROL_UNIT|Equal23~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|inc_PC~4 , main_processor|CONTROL_UNIT|inc_PC~4, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|inc_PC~11 , main_processor|CONTROL_UNIT|inc_PC~11, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|inc_PC~3 , main_processor|CONTROL_UNIT|inc_PC~3, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|Equal10~1 , main_processor|CONTROL_UNIT|Equal10~1, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|Equal18~0 , main_processor|CONTROL_UNIT|Equal18~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|A_Mux~0 , main_processor|CONTROL_UNIT|A_Mux~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|inc_PC~5 , main_processor|CONTROL_UNIT|inc_PC~5, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|Equal7~8 , main_processor|CONTROL_UNIT|Equal7~8, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|Equal7~9 , main_processor|CONTROL_UNIT|Equal7~9, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|inc_PC~6 , main_processor|CONTROL_UNIT|inc_PC~6, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|inc_PC~7 , main_processor|CONTROL_UNIT|inc_PC~7, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|inc_PC~7clkctrl , main_processor|CONTROL_UNIT|inc_PC~7clkctrl, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|ld_IR , main_processor|CONTROL_UNIT|ld_IR, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_Memory_Module|data_out~10 , main_processor|DP|Data_Memory_Module|data_out~10, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_Memory_Module|data_out[10] , main_processor|DP|Data_Memory_Module|data_out[10], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux10~13 , main_processor|DP|alu_component|mux1|Mux10~13, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux10~12 , main_processor|DP|alu_component|mux1|Mux10~12, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux10~10 , main_processor|DP|alu_component|mux1|Mux10~10, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux10~11 , main_processor|DP|alu_component|mux1|Mux10~11, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|mux_data|Mux21~0 , main_processor|DP|mux_data|Mux21~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|mux_data|Mux21~1 , main_processor|DP|mux_data|Mux21~1, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|ir_register|Q[10] , main_processor|DP|ir_register|Q[10], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|im_mux1_component|f[26]~25 , main_processor|DP|im_mux1_component|f[26]~25, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux25~0 , main_processor|DP|alu_component|mux1|Mux25~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux25~1 , main_processor|DP|alu_component|mux1|Mux25~1, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux25~2 , main_processor|DP|alu_component|mux1|Mux25~2, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux25~3 , main_processor|DP|alu_component|mux1|Mux25~3, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|mux_data|Mux6~3 , main_processor|DP|mux_data|Mux6~3, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|ir_register|Q[25] , main_processor|DP|ir_register|Q[25], CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|clr_B~1 , main_processor|CONTROL_UNIT|clr_B~1, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|clr_B~2 , main_processor|CONTROL_UNIT|clr_B~2, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|clr_B , main_processor|CONTROL_UNIT|clr_B, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|B_register|Q[9] , main_processor|DP|B_register|Q[9], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|im_mux2_component|Mux22~0 , main_processor|DP|im_mux2_component|Mux22~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux9~12 , main_processor|DP|alu_component|mux1|Mux9~12, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux9~10 , main_processor|DP|alu_component|mux1|Mux9~10, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux9~13 , main_processor|DP|alu_component|mux1|Mux9~13, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux9~11 , main_processor|DP|alu_component|mux1|Mux9~11, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_Memory_Module|data_out~9 , main_processor|DP|Data_Memory_Module|data_out~9, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_Memory_Module|data_out[9] , main_processor|DP|Data_Memory_Module|data_out[9], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|mux_data|Mux22~2 , main_processor|DP|mux_data|Mux22~2, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|mux_data|Mux22~3 , main_processor|DP|mux_data|Mux22~3, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|ir_register|Q[9] , main_processor|DP|ir_register|Q[9], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|im_mux1_component|f[25]~24 , main_processor|DP|im_mux1_component|f[25]~24, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux26~0 , main_processor|DP|alu_component|mux1|Mux26~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux26~1 , main_processor|DP|alu_component|mux1|Mux26~1, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux26~2 , main_processor|DP|alu_component|mux1|Mux26~2, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux26~3 , main_processor|DP|alu_component|mux1|Mux26~3, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|mux_data|Mux5~3 , main_processor|DP|mux_data|Mux5~3, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|ir_register|Q[26] , main_processor|DP|ir_register|Q[26], CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|IM_MUX2[0]~0 , main_processor|CONTROL_UNIT|IM_MUX2[0]~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|IM_MUX2[0]~1 , main_processor|CONTROL_UNIT|IM_MUX2[0]~1, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|IM_MUX2[0]~2 , main_processor|CONTROL_UNIT|IM_MUX2[0]~2, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|IM_MUX2[0] , main_processor|CONTROL_UNIT|IM_MUX2[0], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|or1|result[29] , main_processor|DP|alu_component|or1|result[29], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|im_mux2_component|Mux2~0 , main_processor|DP|im_mux2_component|Mux2~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|and1|result[29] , main_processor|DP|alu_component|and1|result[29], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux29~0 , main_processor|DP|alu_component|mux1|Mux29~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|im_mux1_component|f[30]~29 , main_processor|DP|im_mux1_component|f[30]~29, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux29~1 , main_processor|DP|alu_component|mux1|Mux29~1, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|adder1|s8|p1|cout~0 , main_processor|DP|alu_component|adder1|s8|p1|cout~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|adder1|s8|p2|s , main_processor|DP|alu_component|adder1|s8|p2|s, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux29~2 , main_processor|DP|alu_component|mux1|Mux29~2, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|mux_data|Mux2~3 , main_processor|DP|mux_data|Mux2~3, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|ir_register|Q[29] , main_processor|DP|ir_register|Q[29], CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|Equal7~5 , main_processor|CONTROL_UNIT|Equal7~5, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|IM_MUX1~1 , main_processor|CONTROL_UNIT|IM_MUX1~1, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|A_Mux~1 , main_processor|CONTROL_UNIT|A_Mux~1, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|IM_MUX1~0 , main_processor|CONTROL_UNIT|IM_MUX1~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|IM_MUX1~2 , main_processor|CONTROL_UNIT|IM_MUX1~2, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|IM_MUX1~2clkctrl , main_processor|CONTROL_UNIT|IM_MUX1~2clkctrl, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|ALU_op[1]~7 , main_processor|CONTROL_UNIT|ALU_op[1]~7, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|ALU_op[1] , main_processor|CONTROL_UNIT|ALU_op[1], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|im_mux2_component|Mux17~1 , main_processor|DP|im_mux2_component|Mux17~1, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|adder1|s4|p3|s~0 , main_processor|DP|alu_component|adder1|s4|p3|s~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux14~2 , main_processor|DP|alu_component|mux1|Mux14~2, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux14~3 , main_processor|DP|alu_component|mux1|Mux14~3, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux14~5 , main_processor|DP|alu_component|mux1|Mux14~5, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux14~4 , main_processor|DP|alu_component|mux1|Mux14~4, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_Memory_Module|data_out~14 , main_processor|DP|Data_Memory_Module|data_out~14, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_Memory_Module|data_out[14] , main_processor|DP|Data_Memory_Module|data_out[14], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|mux_data|Mux17~0 , main_processor|DP|mux_data|Mux17~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|mux_data|Mux17~1 , main_processor|DP|mux_data|Mux17~1, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|ir_register|Q[14] , main_processor|DP|ir_register|Q[14], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux30~0 , main_processor|DP|alu_component|mux1|Mux30~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|im_mux1_component|f[31]~30 , main_processor|DP|im_mux1_component|f[31]~30, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux30~1 , main_processor|DP|alu_component|mux1|Mux30~1, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|im_mux2_component|Mux1~0 , main_processor|DP|im_mux2_component|Mux1~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux30~2 , main_processor|DP|alu_component|mux1|Mux30~2, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux30~4 , main_processor|DP|alu_component|mux1|Mux30~4, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|adder1|s8|p3|s~0 , main_processor|DP|alu_component|adder1|s8|p3|s~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|adder1|s8|p2|cout~0 , main_processor|DP|alu_component|adder1|s8|p2|cout~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux30~3 , main_processor|DP|alu_component|mux1|Mux30~3, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_Memory_Module|data_out~30 , main_processor|DP|Data_Memory_Module|data_out~30, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_Memory_Module|data_out[30] , main_processor|DP|Data_Memory_Module|data_out[30], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|mux_data|Mux1~0 , main_processor|DP|mux_data|Mux1~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|mux_data|Mux1~1 , main_processor|DP|mux_data|Mux1~1, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|ir_register|Q[30] , main_processor|DP|ir_register|Q[30], CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|Equal7~0 , main_processor|CONTROL_UNIT|Equal7~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|IM_MUX1 , main_processor|CONTROL_UNIT|IM_MUX1, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|im_mux1_component|f[23]~22 , main_processor|DP|im_mux1_component|f[23]~22, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux24~0 , main_processor|DP|alu_component|mux1|Mux24~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux24~1 , main_processor|DP|alu_component|mux1|Mux24~1, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux24~2 , main_processor|DP|alu_component|mux1|Mux24~2, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux24~3 , main_processor|DP|alu_component|mux1|Mux24~3, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|mux_data|Mux7~3 , main_processor|DP|mux_data|Mux7~3, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|ir_register|Q[24] , main_processor|DP|ir_register|Q[24], CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|Equal12~0 , main_processor|CONTROL_UNIT|Equal12~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|ALU_op[2]~0 , main_processor|CONTROL_UNIT|ALU_op[2]~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|ALU_op[2]~4 , main_processor|CONTROL_UNIT|ALU_op[2]~4, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|ALU_op[2] , main_processor|CONTROL_UNIT|ALU_op[2], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|im_mux2_component|Mux0~0 , main_processor|DP|im_mux2_component|Mux0~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux31~1 , main_processor|DP|alu_component|mux1|Mux31~1, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux31~2 , main_processor|DP|alu_component|mux1|Mux31~2, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_Memory_Module|data_out~31 , main_processor|DP|Data_Memory_Module|data_out~31, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|Data_Memory_Module|data_out[31] , main_processor|DP|Data_Memory_Module|data_out[31], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|mux_data|Mux0~0 , main_processor|DP|mux_data|Mux0~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|adder1|s8|p4|s~0 , main_processor|DP|alu_component|adder1|s8|p4|s~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|adder1|s8|p3|cout~0 , main_processor|DP|alu_component|adder1|s8|p3|cout~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|mux1|Mux31~0 , main_processor|DP|alu_component|mux1|Mux31~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|mux_data|Mux0~1 , main_processor|DP|mux_data|Mux0~1, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|ir_register|Q[31] , main_processor|DP|ir_register|Q[31], CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|DATA_Mux[1]~3 , main_processor|CONTROL_UNIT|DATA_Mux[1]~3, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|DATA_Mux[1]~2 , main_processor|CONTROL_UNIT|DATA_Mux[1]~2, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|DATA_Mux[1]~4 , main_processor|CONTROL_UNIT|DATA_Mux[1]~4, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|DATA_Mux[1]~4clkctrl , main_processor|CONTROL_UNIT|DATA_Mux[1]~4clkctrl, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|DATA_Mux[0]~1 , main_processor|CONTROL_UNIT|DATA_Mux[0]~1, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|DATA_Mux[0] , main_processor|CONTROL_UNIT|DATA_Mux[0], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|mux_data|Mux3~3 , main_processor|DP|mux_data|Mux3~3, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|ir_register|Q[28] , main_processor|DP|ir_register|Q[28], CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|Equal7~2 , main_processor|CONTROL_UNIT|Equal7~2, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|A_Mux~3 , main_processor|CONTROL_UNIT|A_Mux~3, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|A_Mux~2 , main_processor|CONTROL_UNIT|A_Mux~2, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|A_Mux~4 , main_processor|CONTROL_UNIT|A_Mux~4, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|A_Mux~5 , main_processor|CONTROL_UNIT|A_Mux~5, CPU_TEST_Sim, 1
instance = comp, \main_processor|CONTROL_UNIT|A_Mux , main_processor|CONTROL_UNIT|A_Mux, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|A_multiplexer|f[0]~0 , main_processor|DP|A_multiplexer|f[0]~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|A_register|Q[0] , main_processor|DP|A_register|Q[0], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|adder1|s8|p4|cout~0 , main_processor|DP|alu_component|adder1|s8|p4|cout~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|Equal0~1 , main_processor|DP|alu_component|Equal0~1, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|Equal0~2 , main_processor|DP|alu_component|Equal0~2, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|Equal0~3 , main_processor|DP|alu_component|Equal0~3, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|Equal0~0 , main_processor|DP|alu_component|Equal0~0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|Equal0~4 , main_processor|DP|alu_component|Equal0~4, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|Equal0~5 , main_processor|DP|alu_component|Equal0~5, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|Equal0~6 , main_processor|DP|alu_component|Equal0~6, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|Equal0~8 , main_processor|DP|alu_component|Equal0~8, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|Equal0~9 , main_processor|DP|alu_component|Equal0~9, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|Equal0~7 , main_processor|DP|alu_component|Equal0~7, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|Equal0~10 , main_processor|DP|alu_component|Equal0~10, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|alu_component|Equal0~11 , main_processor|DP|alu_component|Equal0~11, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|mux_data|Mux15~3 , main_processor|DP|mux_data|Mux15~3, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|ir_register|Q[16] , main_processor|DP|ir_register|Q[16], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|mux_data|Mux14~3 , main_processor|DP|mux_data|Mux14~3, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|ir_register|Q[17] , main_processor|DP|ir_register|Q[17], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|mux_data|Mux13~3 , main_processor|DP|mux_data|Mux13~3, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|ir_register|Q[18] , main_processor|DP|ir_register|Q[18], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|mux_data|Mux12~3 , main_processor|DP|mux_data|Mux12~3, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|ir_register|Q[19] , main_processor|DP|ir_register|Q[19], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|mux_data|Mux11~3 , main_processor|DP|mux_data|Mux11~3, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|ir_register|Q[20] , main_processor|DP|ir_register|Q[20], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|mux_data|Mux10~3 , main_processor|DP|mux_data|Mux10~3, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|ir_register|Q[21] , main_processor|DP|ir_register|Q[21], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|mux_data|Mux9~3 , main_processor|DP|mux_data|Mux9~3, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|ir_register|Q[22] , main_processor|DP|ir_register|Q[22], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|mux_data|Mux8~3 , main_processor|DP|mux_data|Mux8~3, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|ir_register|Q[23] , main_processor|DP|ir_register|Q[23], CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|q[6]~6 , main_processor|DP|pc_component|q[6]~6, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|Add0~12 , main_processor|DP|pc_component|Add0~12, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|q[6]~reg0 , main_processor|DP|pc_component|q[6]~reg0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|q[7]~7 , main_processor|DP|pc_component|q[7]~7, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|Add0~14 , main_processor|DP|pc_component|Add0~14, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|q[7]~reg0 , main_processor|DP|pc_component|q[7]~reg0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|q[8]~8 , main_processor|DP|pc_component|q[8]~8, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|Add0~16 , main_processor|DP|pc_component|Add0~16, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|q[8]~reg0 , main_processor|DP|pc_component|q[8]~reg0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|q[9]~9 , main_processor|DP|pc_component|q[9]~9, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|Add0~18 , main_processor|DP|pc_component|Add0~18, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|q[9]~reg0 , main_processor|DP|pc_component|q[9]~reg0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|q[10]~10 , main_processor|DP|pc_component|q[10]~10, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|Add0~20 , main_processor|DP|pc_component|Add0~20, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|q[10]~reg0 , main_processor|DP|pc_component|q[10]~reg0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|q[11]~11 , main_processor|DP|pc_component|q[11]~11, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|Add0~22 , main_processor|DP|pc_component|Add0~22, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|q[11]~reg0 , main_processor|DP|pc_component|q[11]~reg0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|q[12]~12 , main_processor|DP|pc_component|q[12]~12, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|Add0~24 , main_processor|DP|pc_component|Add0~24, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|q[12]~reg0 , main_processor|DP|pc_component|q[12]~reg0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|q[13]~13 , main_processor|DP|pc_component|q[13]~13, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|Add0~26 , main_processor|DP|pc_component|Add0~26, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|q[13]~reg0 , main_processor|DP|pc_component|q[13]~reg0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|q[14]~14 , main_processor|DP|pc_component|q[14]~14, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|Add0~28 , main_processor|DP|pc_component|Add0~28, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|q[14]~reg0 , main_processor|DP|pc_component|q[14]~reg0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|q[15]~15 , main_processor|DP|pc_component|q[15]~15, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|Add0~30 , main_processor|DP|pc_component|Add0~30, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|q[15]~reg0 , main_processor|DP|pc_component|q[15]~reg0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|Add0~32 , main_processor|DP|pc_component|Add0~32, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|q~16 , main_processor|DP|pc_component|q~16, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|q[16]~reg0 , main_processor|DP|pc_component|q[16]~reg0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|Add0~34 , main_processor|DP|pc_component|Add0~34, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|q~17 , main_processor|DP|pc_component|q~17, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|q[17]~reg0 , main_processor|DP|pc_component|q[17]~reg0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|Add0~36 , main_processor|DP|pc_component|Add0~36, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|q~18 , main_processor|DP|pc_component|q~18, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|q[18]~reg0 , main_processor|DP|pc_component|q[18]~reg0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|Add0~38 , main_processor|DP|pc_component|Add0~38, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|q~19 , main_processor|DP|pc_component|q~19, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|q[19]~reg0 , main_processor|DP|pc_component|q[19]~reg0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|Add0~40 , main_processor|DP|pc_component|Add0~40, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|q~20 , main_processor|DP|pc_component|q~20, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|q[20]~reg0 , main_processor|DP|pc_component|q[20]~reg0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|Add0~42 , main_processor|DP|pc_component|Add0~42, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|q~21 , main_processor|DP|pc_component|q~21, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|q[21]~reg0 , main_processor|DP|pc_component|q[21]~reg0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|Add0~44 , main_processor|DP|pc_component|Add0~44, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|q~22 , main_processor|DP|pc_component|q~22, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|q[22]~reg0 , main_processor|DP|pc_component|q[22]~reg0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|Add0~46 , main_processor|DP|pc_component|Add0~46, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|q~23 , main_processor|DP|pc_component|q~23, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|q[23]~reg0 , main_processor|DP|pc_component|q[23]~reg0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|Add0~48 , main_processor|DP|pc_component|Add0~48, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|q~24 , main_processor|DP|pc_component|q~24, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|q[24]~reg0 , main_processor|DP|pc_component|q[24]~reg0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|Add0~50 , main_processor|DP|pc_component|Add0~50, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|q~25 , main_processor|DP|pc_component|q~25, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|q[25]~reg0 , main_processor|DP|pc_component|q[25]~reg0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|Add0~52 , main_processor|DP|pc_component|Add0~52, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|q~26 , main_processor|DP|pc_component|q~26, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|q[26]~reg0 , main_processor|DP|pc_component|q[26]~reg0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|Add0~54 , main_processor|DP|pc_component|Add0~54, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|q~27 , main_processor|DP|pc_component|q~27, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|q[27]~reg0 , main_processor|DP|pc_component|q[27]~reg0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|Add0~56 , main_processor|DP|pc_component|Add0~56, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|q~28 , main_processor|DP|pc_component|q~28, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|q[28]~reg0 , main_processor|DP|pc_component|q[28]~reg0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|Add0~58 , main_processor|DP|pc_component|Add0~58, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|q~29 , main_processor|DP|pc_component|q~29, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|q[29]~reg0 , main_processor|DP|pc_component|q[29]~reg0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|Add0~60 , main_processor|DP|pc_component|Add0~60, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|q~30 , main_processor|DP|pc_component|q~30, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|q[30]~reg0 , main_processor|DP|pc_component|q[30]~reg0, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|Add0~62 , main_processor|DP|pc_component|Add0~62, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|q~31 , main_processor|DP|pc_component|q~31, CPU_TEST_Sim, 1
instance = comp, \main_processor|DP|pc_component|q[31]~reg0 , main_processor|DP|pc_component|q[31]~reg0, CPU_TEST_Sim, 1
