Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/XILINX/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8e9e643d3bce4288ad9b49edb5404032 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shift_reg_tb_behav xil_defaultlib.shift_reg_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.shift_reg [shift_reg_default]
Compiling architecture struct of entity xil_defaultlib.shift_reg_tb
Built simulation snapshot shift_reg_tb_behav
