# COUNTER_mod13
An asynchronous Up/Down Mod-13 counter implemented in SystemVerilog that counts between 0â€“12 in both directions based on a control signal. The design uses ripple-based logic for efficient state transitions and reliable bidirectional counting.
