// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "11/26/2019 11:24:26"

// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module DE0_Nano (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	CLOCK_50,
	LED,
	KEY,
	SW,
	DRAM_ADDR,
	DRAM_BA,
	DRAM_CAS_N,
	DRAM_CKE,
	DRAM_CLK,
	DRAM_CS_N,
	DRAM_DQ,
	DRAM_DQM,
	DRAM_RAS_N,
	DRAM_WE_N,
	EPCS_ASDO,
	EPCS_DATA0,
	EPCS_DCLK,
	EPCS_NCSO,
	G_SENSOR_CS_N,
	G_SENSOR_INT,
	I2C_SCLK,
	I2C_SDAT,
	ADC_CS_N,
	ADC_SADDR,
	ADC_SCLK,
	ADC_SDAT,
	GPIO_2,
	GPIO_2_IN,
	GPIO_0,
	GPIO_0_IN,
	GPIO_1,
	GPIO_1_IN);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
input 	CLOCK_50;
output 	[7:0] LED;
input 	[1:0] KEY;
input 	[3:0] SW;
output 	[12:0] DRAM_ADDR;
output 	[1:0] DRAM_BA;
output 	DRAM_CAS_N;
output 	DRAM_CKE;
output 	DRAM_CLK;
output 	DRAM_CS_N;
inout 	[15:0] DRAM_DQ;
output 	[1:0] DRAM_DQM;
output 	DRAM_RAS_N;
output 	DRAM_WE_N;
output 	EPCS_ASDO;
input 	EPCS_DATA0;
output 	EPCS_DCLK;
output 	EPCS_NCSO;
output 	G_SENSOR_CS_N;
input 	G_SENSOR_INT;
output 	I2C_SCLK;
inout 	I2C_SDAT;
output 	ADC_CS_N;
output 	ADC_SADDR;
output 	ADC_SCLK;
input 	ADC_SDAT;
inout 	[12:0] GPIO_2;
input 	[2:0] GPIO_2_IN;
inout 	[33:0] GPIO_0;
input 	[1:0] GPIO_0_IN;
inout 	[33:0] GPIO_1;
input 	[1:0] GPIO_1_IN;

// Design Ports Information
// LED[0]	=>  Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[1]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[2]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[3]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[4]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[5]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[6]	=>  Location: PIN_B1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[7]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SW[0]	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_M15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DRAM_ADDR[0]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[1]	=>  Location: PIN_N5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[2]	=>  Location: PIN_N6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[3]	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[4]	=>  Location: PIN_P8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[5]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[6]	=>  Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[7]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[8]	=>  Location: PIN_R1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[9]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[10]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[11]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[12]	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_BA[0]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_BA[1]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CAS_N	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CKE	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CLK	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CS_N	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQM[0]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQM[1]	=>  Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_RAS_N	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_WE_N	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// EPCS_ASDO	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// EPCS_DATA0	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// EPCS_DCLK	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// EPCS_NCSO	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// G_SENSOR_CS_N	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// G_SENSOR_INT	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// I2C_SCLK	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ADC_CS_N	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ADC_SADDR	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ADC_SCLK	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ADC_SDAT	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_2_IN[0]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_2_IN[1]	=>  Location: PIN_E16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_2_IN[2]	=>  Location: PIN_M16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_0_IN[0]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_0_IN[1]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_1_IN[0]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_1_IN[1]	=>  Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DRAM_DQ[0]	=>  Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[1]	=>  Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[2]	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[3]	=>  Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[4]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[5]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[6]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[7]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[8]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[9]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[10]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[11]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[12]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[13]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[14]	=>  Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[15]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// I2C_SDAT	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_2[0]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_2[1]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_2[2]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_2[3]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_2[4]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_2[5]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_2[6]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_2[7]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_2[8]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_2[9]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_2[10]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_2[11]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_2[12]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[0]	=>  Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[1]	=>  Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[2]	=>  Location: PIN_A2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[3]	=>  Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[4]	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[5]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[6]	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[7]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[8]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[9]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[10]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[11]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[12]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[13]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[14]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[15]	=>  Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[16]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[17]	=>  Location: PIN_E6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[18]	=>  Location: PIN_E7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[19]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[20]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[21]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[22]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[23]	=>  Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[24]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[25]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[26]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[27]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[28]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[29]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[30]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[31]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[32]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[33]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[0]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[1]	=>  Location: PIN_T15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[2]	=>  Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[3]	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[4]	=>  Location: PIN_R13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[5]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[6]	=>  Location: PIN_R12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[7]	=>  Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[8]	=>  Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[9]	=>  Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[10]	=>  Location: PIN_P11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[11]	=>  Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[12]	=>  Location: PIN_N12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[13]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[14]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[15]	=>  Location: PIN_N11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[16]	=>  Location: PIN_L16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[17]	=>  Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[18]	=>  Location: PIN_R16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[19]	=>  Location: PIN_L15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[20]	=>  Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[21]	=>  Location: PIN_P16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[22]	=>  Location: PIN_R14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[23]	=>  Location: PIN_N16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[24]	=>  Location: PIN_N15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[25]	=>  Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[26]	=>  Location: PIN_L14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[27]	=>  Location: PIN_N14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[28]	=>  Location: PIN_M10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[29]	=>  Location: PIN_L13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[30]	=>  Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[31]	=>  Location: PIN_K15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[32]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[33]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// CLOCK_50	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("fpga_workbench_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ;
wire \auto_hub|~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \EPCS_DATA0~input_o ;
wire \G_SENSOR_INT~input_o ;
wire \ADC_SDAT~input_o ;
wire \GPIO_2_IN[0]~input_o ;
wire \GPIO_2_IN[1]~input_o ;
wire \GPIO_2_IN[2]~input_o ;
wire \GPIO_0_IN[0]~input_o ;
wire \GPIO_0_IN[1]~input_o ;
wire \GPIO_1_IN[0]~input_o ;
wire \GPIO_1_IN[1]~input_o ;
wire \DRAM_DQ[0]~input_o ;
wire \DRAM_DQ[1]~input_o ;
wire \DRAM_DQ[2]~input_o ;
wire \DRAM_DQ[3]~input_o ;
wire \DRAM_DQ[4]~input_o ;
wire \DRAM_DQ[5]~input_o ;
wire \DRAM_DQ[6]~input_o ;
wire \DRAM_DQ[7]~input_o ;
wire \DRAM_DQ[8]~input_o ;
wire \DRAM_DQ[9]~input_o ;
wire \DRAM_DQ[10]~input_o ;
wire \DRAM_DQ[11]~input_o ;
wire \DRAM_DQ[12]~input_o ;
wire \DRAM_DQ[13]~input_o ;
wire \DRAM_DQ[14]~input_o ;
wire \DRAM_DQ[15]~input_o ;
wire \I2C_SDAT~input_o ;
wire \GPIO_2[0]~input_o ;
wire \GPIO_2[1]~input_o ;
wire \GPIO_2[2]~input_o ;
wire \GPIO_2[3]~input_o ;
wire \GPIO_2[4]~input_o ;
wire \GPIO_2[5]~input_o ;
wire \GPIO_2[6]~input_o ;
wire \GPIO_2[7]~input_o ;
wire \GPIO_2[8]~input_o ;
wire \GPIO_2[9]~input_o ;
wire \GPIO_2[10]~input_o ;
wire \GPIO_2[11]~input_o ;
wire \GPIO_2[12]~input_o ;
wire \GPIO_0[0]~input_o ;
wire \GPIO_0[1]~input_o ;
wire \GPIO_0[2]~input_o ;
wire \GPIO_0[3]~input_o ;
wire \GPIO_0[4]~input_o ;
wire \GPIO_0[5]~input_o ;
wire \GPIO_0[6]~input_o ;
wire \GPIO_0[7]~input_o ;
wire \GPIO_0[8]~input_o ;
wire \GPIO_0[9]~input_o ;
wire \GPIO_0[10]~input_o ;
wire \GPIO_0[11]~input_o ;
wire \GPIO_0[12]~input_o ;
wire \GPIO_0[13]~input_o ;
wire \GPIO_0[14]~input_o ;
wire \GPIO_0[15]~input_o ;
wire \GPIO_0[16]~input_o ;
wire \GPIO_0[17]~input_o ;
wire \GPIO_0[18]~input_o ;
wire \GPIO_0[19]~input_o ;
wire \GPIO_0[20]~input_o ;
wire \GPIO_0[21]~input_o ;
wire \GPIO_0[22]~input_o ;
wire \GPIO_0[23]~input_o ;
wire \GPIO_0[24]~input_o ;
wire \GPIO_0[25]~input_o ;
wire \GPIO_0[26]~input_o ;
wire \GPIO_0[27]~input_o ;
wire \GPIO_0[28]~input_o ;
wire \GPIO_0[29]~input_o ;
wire \GPIO_0[30]~input_o ;
wire \GPIO_0[31]~input_o ;
wire \GPIO_0[32]~input_o ;
wire \GPIO_0[33]~input_o ;
wire \GPIO_1[0]~input_o ;
wire \GPIO_1[1]~input_o ;
wire \GPIO_1[2]~input_o ;
wire \GPIO_1[3]~input_o ;
wire \GPIO_1[4]~input_o ;
wire \GPIO_1[5]~input_o ;
wire \GPIO_1[6]~input_o ;
wire \GPIO_1[7]~input_o ;
wire \GPIO_1[8]~input_o ;
wire \GPIO_1[9]~input_o ;
wire \GPIO_1[10]~input_o ;
wire \GPIO_1[11]~input_o ;
wire \GPIO_1[12]~input_o ;
wire \GPIO_1[13]~input_o ;
wire \GPIO_1[14]~input_o ;
wire \GPIO_1[15]~input_o ;
wire \GPIO_1[16]~input_o ;
wire \GPIO_1[17]~input_o ;
wire \GPIO_1[18]~input_o ;
wire \GPIO_1[19]~input_o ;
wire \GPIO_1[20]~input_o ;
wire \GPIO_1[21]~input_o ;
wire \GPIO_1[22]~input_o ;
wire \GPIO_1[23]~input_o ;
wire \GPIO_1[24]~input_o ;
wire \GPIO_1[25]~input_o ;
wire \GPIO_1[26]~input_o ;
wire \GPIO_1[27]~input_o ;
wire \GPIO_1[28]~input_o ;
wire \GPIO_1[29]~input_o ;
wire \GPIO_1[30]~input_o ;
wire \GPIO_1[31]~input_o ;
wire \GPIO_1[32]~input_o ;
wire \GPIO_1[33]~input_o ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \altera_reserved_tms~input_o ;
wire \altera_reserved_tck~input_o ;
wire \altera_reserved_tdi~input_o ;
wire \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout ;
wire \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13 ;
wire \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ;
wire \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16 ;
wire \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17_combout ;
wire \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18 ;
wire \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19_combout ;
wire \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20 ;
wire \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21_combout ;
wire \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22 ;
wire \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23_combout ;
wire \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24 ;
wire \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25_combout ;
wire \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26 ;
wire \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27_combout ;
wire \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28 ;
wire \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29_combout ;
wire \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30 ;
wire \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31_combout ;
wire \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32 ;
wire \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~33_combout ;
wire \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34 ;
wire \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~35_combout ;
wire \altera_internal_jtag~TDIUTAP ;
wire \RAM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ;
wire \RAM1|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ;
wire \~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout ;
wire \RAM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ;
wire \RAM1|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \RAM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ;
wire \RAM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ;
wire \RAM1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \RAM1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ;
wire \RAM1|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ;
wire \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ;
wire \RAM1|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ;
wire \RAM1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ;
wire \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ;
wire \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ;
wire \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ;
wire \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ;
wire \RAM1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \RAM1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ;
wire \KEY[1]~input_o ;
wire \KEY[0]~input_o ;
wire \cpu|instruction[5]~feeder_combout ;
wire \cpu|Add7~1 ;
wire \cpu|Add7~2_combout ;
wire \cpu|Add6~0_combout ;
wire \cpu|Add7~3 ;
wire \cpu|Add7~4_combout ;
wire \cpu|Add6~1 ;
wire \cpu|Add6~2_combout ;
wire \cpu|Mux21~6_combout ;
wire \cpu|Add6~3 ;
wire \cpu|Add6~5 ;
wire \cpu|Add6~6_combout ;
wire \cpu|pc~58_combout ;
wire \cpu|registers_data[1][4]~feeder_combout ;
wire \cpu|Equal2~1_combout ;
wire \cpu|Equal15~3_combout ;
wire \cpu|Add7~5 ;
wire \cpu|Add7~7 ;
wire \cpu|Add7~9 ;
wire \cpu|Add7~11 ;
wire \cpu|Add7~12_combout ;
wire \cpu|Add6~7 ;
wire \cpu|Add6~9 ;
wire \cpu|Add6~10_combout ;
wire \cpu|pc~62_combout ;
wire \cpu|Selector7~0_combout ;
wire \cpu|registers_data~343_combout ;
wire \cpu|Equal15~1_combout ;
wire \cpu|Equal15~0_combout ;
wire \cpu|registers_data~62_combout ;
wire \cpu|registers_data~79_combout ;
wire \cpu|Selector87~0_combout ;
wire \cpu|registers_data~353_combout ;
wire \cpu|registers_data~293_combout ;
wire \cpu|registers_data~184_combout ;
wire \cpu|Equal15~2_combout ;
wire \cpu|Equal27~1_combout ;
wire \cpu|always0~1_combout ;
wire \cpu|always0~4_combout ;
wire \cpu|registers_data~95_combout ;
wire \cpu|Selector31~0_combout ;
wire \cpu|Equal15~10_combout ;
wire \cpu|Equal15~9_combout ;
wire \cpu|Equal18~0_combout ;
wire \cpu|Selector15~1_combout ;
wire \cpu|Equal18~1_combout ;
wire \cpu|Equal18~2_combout ;
wire \cpu|Equal18~3_combout ;
wire \cpu|Equal15~8_combout ;
wire \cpu|pc~7_combout ;
wire \cpu|pc[0]~8_combout ;
wire \cpu|Equal24~0_combout ;
wire \cpu|pc[0]~1_combout ;
wire \cpu|pc[0]~2_combout ;
wire \cpu|registers_data~55_combout ;
wire \cpu|pc[0]~3_combout ;
wire \cpu|Equal24~2_combout ;
wire \cpu|registers_data~54_combout ;
wire \cpu|Equal26~0_combout ;
wire \cpu|pc[0]~0_combout ;
wire \cpu|pc[0]~4_combout ;
wire \cpu|always0~3_combout ;
wire \cpu|Equal15~7_combout ;
wire \cpu|Equal15~5_combout ;
wire \cpu|Equal15~4_combout ;
wire \cpu|pc~5_combout ;
wire \cpu|Equal15~6_combout ;
wire \cpu|pc[11]~6_combout ;
wire \cpu|registers_data~94_combout ;
wire \cpu|registers_data~188_combout ;
wire \cpu|Decoder1~6_combout ;
wire \cpu|registers_data[10][7]~189_combout ;
wire \cpu|registers_data[10][7]~q ;
wire \cpu|registers_data~355_combout ;
wire \cpu|registers_data~297_combout ;
wire \cpu|Selector63~0_combout ;
wire \cpu|registers_data~194_combout ;
wire \cpu|Decoder1~8_combout ;
wire \cpu|registers_data[14][7]~195_combout ;
wire \cpu|registers_data[14][7]~q ;
wire \cpu|registers_data[8][6]~feeder_combout ;
wire \cpu|Selector15~0_combout ;
wire \cpu|registers_data~191_combout ;
wire \cpu|Decoder1~7_combout ;
wire \cpu|registers_data[8][7]~192_combout ;
wire \cpu|registers_data[8][6]~243_combout ;
wire \cpu|registers_data[8][6]~q ;
wire \cpu|registers_data[4][6]~feeder_combout ;
wire \cpu|registers_data~96_combout ;
wire \cpu|registers_data~197_combout ;
wire \cpu|Decoder1~9_combout ;
wire \cpu|registers_data[4][7]~198_combout ;
wire \cpu|Selector111~0_combout ;
wire \cpu|registers_data[4][6]~242_combout ;
wire \cpu|registers_data[4][6]~q ;
wire \cpu|Mux8~5_combout ;
wire \cpu|registers_data[12][6]~feeder_combout ;
wire \cpu|Decoder1~5_combout ;
wire \cpu|registers_data~185_combout ;
wire \cpu|registers_data[12][7]~186_combout ;
wire \cpu|registers_data[12][6]~244_combout ;
wire \cpu|registers_data[12][6]~q ;
wire \cpu|Mux8~6_combout ;
wire \cpu|registers_data[10][6]~feeder_combout ;
wire \cpu|registers_data[10][6]~239_combout ;
wire \cpu|registers_data[10][6]~q ;
wire \cpu|registers_data[14][6]~feeder_combout ;
wire \cpu|registers_data[14][6]~241_combout ;
wire \cpu|registers_data[14][6]~q ;
wire \cpu|registers_data[2][6]~feeder_combout ;
wire \cpu|registers_data~200_combout ;
wire \cpu|registers_data~201_combout ;
wire \cpu|Decoder1~10_combout ;
wire \cpu|registers_data[2][7]~202_combout ;
wire \cpu|registers_data[2][6]~240_combout ;
wire \cpu|registers_data[2][6]~q ;
wire \cpu|registers_data[6][6]~feeder_combout ;
wire \cpu|registers_data~204_combout ;
wire \cpu|Decoder1~11_combout ;
wire \cpu|registers_data[6][7]~205_combout ;
wire \cpu|registers_data[6][6]~238_combout ;
wire \cpu|registers_data[6][6]~q ;
wire \cpu|Mux8~3_combout ;
wire \cpu|Mux8~4_combout ;
wire \cpu|Mux8~7_combout ;
wire \cpu|registers_data[7][6]~feeder_combout ;
wire \cpu|Selector15~2_combout ;
wire \cpu|registers_data~175_combout ;
wire \cpu|Decoder1~4_combout ;
wire \cpu|registers_data[7][6]~182_combout ;
wire \cpu|registers_data[7][6]~231_combout ;
wire \cpu|registers_data[7][6]~q ;
wire \cpu|registers_data[3][6]~feeder_combout ;
wire \cpu|Decoder1~2_combout ;
wire \cpu|registers_data[3][6]~178_combout ;
wire \cpu|registers_data[3][6]~233_combout ;
wire \cpu|registers_data[3][6]~q ;
wire \cpu|Mux8~8_combout ;
wire \cpu|registers_data[11][6]~feeder_combout ;
wire \cpu|Selector79~0_combout ;
wire \cpu|Decoder1~12_combout ;
wire \cpu|registers_data[11][6]~207_combout ;
wire \cpu|registers_data[11][6]~232_combout ;
wire \cpu|registers_data[11][6]~q ;
wire \cpu|registers_data[7][5]~feeder_combout ;
wire \cpu|registers_data[7][5]~q ;
wire \cpu|Mux30~0_combout ;
wire \cpu|Mux30~2_combout ;
wire \cpu|Mux30~1_combout ;
wire \cpu|registers_data[9][5]~feeder_combout ;
wire \cpu|Decoder1~14_combout ;
wire \cpu|registers_data[9][6]~211_combout ;
wire \cpu|registers_data[9][6]~235_combout ;
wire \cpu|registers_data[9][5]~q ;
wire \cpu|registers_data[1][5]~feeder_combout ;
wire \cpu|registers_data[1][5]~q ;
wire \cpu|registers_data[5][5]~feeder_combout ;
wire \cpu|Decoder1~1_combout ;
wire \cpu|registers_data[5][6]~176_combout ;
wire \cpu|registers_data[5][6]~234_combout ;
wire \cpu|registers_data[5][5]~q ;
wire \cpu|Mux16~0_combout ;
wire \cpu|registers_data[13][5]~feeder_combout ;
wire \cpu|Decoder1~13_combout ;
wire \cpu|registers_data[13][6]~209_combout ;
wire \cpu|registers_data[13][6]~237_combout ;
wire \cpu|registers_data[13][5]~q ;
wire \cpu|Mux16~1_combout ;
wire \cpu|registers_data[4][5]~feeder_combout ;
wire \cpu|registers_data[4][5]~q ;
wire \cpu|registers_data[12][5]~feeder_combout ;
wire \cpu|registers_data[12][5]~q ;
wire \cpu|registers_data[8][5]~feeder_combout ;
wire \cpu|registers_data[8][5]~q ;
wire \cpu|Mux16~4_combout ;
wire \cpu|Mux16~5_combout ;
wire \cpu|registers_data[14][5]~feeder_combout ;
wire \cpu|registers_data[14][5]~q ;
wire \cpu|registers_data[10][5]~feeder_combout ;
wire \cpu|registers_data[10][5]~q ;
wire \cpu|registers_data[2][5]~feeder_combout ;
wire \cpu|registers_data[2][5]~q ;
wire \cpu|Mux16~2_combout ;
wire \cpu|registers_data[6][5]~feeder_combout ;
wire \cpu|registers_data[6][5]~q ;
wire \cpu|Mux16~3_combout ;
wire \cpu|Mux16~6_combout ;
wire \cpu|Mux26~0_combout ;
wire \cpu|registers_data[3][5]~feeder_combout ;
wire \cpu|registers_data[3][5]~q ;
wire \cpu|registers_data[11][5]~feeder_combout ;
wire \cpu|registers_data[11][5]~q ;
wire \cpu|Mux9~0_combout ;
wire \cpu|Mux26~1_combout ;
wire \cpu|registers_data~318_combout ;
wire \cpu|registers_data[15][6]~337_combout ;
wire \cpu|registers_data[15][6]~338_combout ;
wire \cpu|registers_data[15][6]~339_combout ;
wire \cpu|Mux9~5_combout ;
wire \cpu|Mux9~6_combout ;
wire \cpu|Mux9~3_combout ;
wire \cpu|Mux9~4_combout ;
wire \cpu|Mux9~7_combout ;
wire \cpu|Mux9~1_combout ;
wire \cpu|Mux9~2_combout ;
wire \cpu|Mux9~8_combout ;
wire \cpu|registers_data[15][3]~249_combout ;
wire \cpu|Mux21~5_combout ;
wire \cpu|Mux16~7_combout ;
wire \cpu|Mux16~8_combout ;
wire \cpu|Mux16~9_combout ;
wire \cpu|Mux2~2_combout ;
wire \cpu|Mux2~3_combout ;
wire \cpu|Mux2~4_combout ;
wire \cpu|Mux2~5_combout ;
wire \cpu|Mux2~6_combout ;
wire \cpu|Mux2~7_combout ;
wire \cpu|Mux2~8_combout ;
wire \cpu|Mux2~0_combout ;
wire \cpu|Mux2~1_combout ;
wire \cpu|Mux2~9_combout ;
wire \cpu|registers_data~325_combout ;
wire \cpu|registers_data~326_combout ;
wire \cpu|registers_data~327_combout ;
wire \cpu|registers_data[13][6]~feeder_combout ;
wire \cpu|registers_data[13][6]~q ;
wire \cpu|registers_data[5][6]~feeder_combout ;
wire \cpu|registers_data[5][6]~q ;
wire \cpu|registers_data[1][6]~feeder_combout ;
wire \cpu|registers_data[1][6]~q ;
wire \cpu|registers_data[9][6]~feeder_combout ;
wire \cpu|registers_data[9][6]~q ;
wire \cpu|Mux15~0_combout ;
wire \cpu|Mux15~1_combout ;
wire \cpu|Mux15~4_combout ;
wire \cpu|Mux15~5_combout ;
wire \cpu|Mux15~2_combout ;
wire \cpu|Mux15~3_combout ;
wire \cpu|Mux15~6_combout ;
wire \cpu|Mux25~0_combout ;
wire \cpu|Mux8~0_combout ;
wire \cpu|Mux25~1_combout ;
wire \cpu|registers_data~287_combout ;
wire \cpu|registers_data[15][3]~252_combout ;
wire \cpu|registers_data[15][3]~251_combout ;
wire \cpu|registers_data~311_combout ;
wire \cpu|registers_data~328_combout ;
wire \cpu|registers_data~329_combout ;
wire \cpu|registers_data[15][3]~255_combout ;
wire \cpu|registers_data[8][3]~feeder_combout ;
wire \cpu|registers_data[8][3]~q ;
wire \cpu|registers_data[0][3]~feeder_combout ;
wire \cpu|registers_data~97_combout ;
wire \cpu|Decoder1~0_combout ;
wire \cpu|registers_data[0][7]~98_combout ;
wire \cpu|registers_data[0][1]~117_combout ;
wire \cpu|registers_data[0][3]~q ;
wire \cpu|Mux18~4_combout ;
wire \cpu|registers_data[4][3]~feeder_combout ;
wire \cpu|registers_data[4][3]~q ;
wire \cpu|registers_data[12][3]~feeder_combout ;
wire \cpu|registers_data[12][3]~q ;
wire \cpu|Mux18~5_combout ;
wire \cpu|registers_data[14][3]~feeder_combout ;
wire \cpu|registers_data[14][3]~q ;
wire \cpu|registers_data[2][3]~feeder_combout ;
wire \cpu|registers_data[2][3]~q ;
wire \cpu|registers_data[10][3]~feeder_combout ;
wire \cpu|registers_data[10][3]~q ;
wire \cpu|Mux18~2_combout ;
wire \cpu|registers_data[6][3]~feeder_combout ;
wire \cpu|registers_data[6][3]~q ;
wire \cpu|Mux18~3_combout ;
wire \cpu|Mux18~6_combout ;
wire \cpu|registers_data[11][3]~feeder_combout ;
wire \cpu|registers_data[11][3]~q ;
wire \cpu|registers_data[3][3]~feeder_combout ;
wire \cpu|registers_data[3][3]~q ;
wire \cpu|Mux11~0_combout ;
wire \cpu|registers_data[1][3]~feeder_combout ;
wire \cpu|registers_data[1][3]~q ;
wire \cpu|Mux18~0_combout ;
wire \cpu|registers_data[13][3]~feeder_combout ;
wire \cpu|registers_data[13][3]~q ;
wire \cpu|registers_data[5][3]~feeder_combout ;
wire \cpu|registers_data[5][3]~q ;
wire \cpu|Mux18~1_combout ;
wire \cpu|Mux18~7_combout ;
wire \cpu|registers_data[13][2]~feeder_combout ;
wire \cpu|registers_data[13][2]~q ;
wire \cpu|registers_data[5][2]~feeder_combout ;
wire \cpu|registers_data[5][2]~q ;
wire \cpu|registers_data[1][2]~feeder_combout ;
wire \cpu|registers_data[1][2]~q ;
wire \cpu|registers_data[9][2]~feeder_combout ;
wire \cpu|registers_data[9][2]~q ;
wire \cpu|Mux5~0_combout ;
wire \cpu|Mux5~1_combout ;
wire \cpu|registers_data[4][2]~feeder_combout ;
wire \cpu|registers_data[4][2]~q ;
wire \cpu|registers_data[8][2]~feeder_combout ;
wire \cpu|registers_data[8][2]~q ;
wire \cpu|registers_data[0][2]~feeder_combout ;
wire \cpu|registers_data[0][2]~q ;
wire \cpu|Mux5~4_combout ;
wire \cpu|registers_data[12][2]~feeder_combout ;
wire \cpu|registers_data[12][2]~q ;
wire \cpu|Mux5~5_combout ;
wire \cpu|registers_data[6][2]~feeder_combout ;
wire \cpu|registers_data[6][2]~q ;
wire \cpu|Mux5~2_combout ;
wire \cpu|registers_data[10][2]~feeder_combout ;
wire \cpu|registers_data[10][2]~q ;
wire \cpu|registers_data[14][2]~feeder_combout ;
wire \cpu|registers_data[14][2]~q ;
wire \cpu|Mux5~3_combout ;
wire \cpu|Mux5~6_combout ;
wire \cpu|registers_data[6][1]~feeder_combout ;
wire \cpu|registers_data[6][1]~q ;
wire \cpu|registers_data[2][1]~feeder_combout ;
wire \cpu|registers_data[2][1]~q ;
wire \cpu|Mux6~0_combout ;
wire \cpu|registers_data[14][1]~feeder_combout ;
wire \cpu|registers_data[14][1]~q ;
wire \cpu|registers_data[10][1]~feeder_combout ;
wire \cpu|registers_data[10][1]~q ;
wire \cpu|Mux6~1_combout ;
wire \cpu|registers_data[11][1]~feeder_combout ;
wire \cpu|registers_data[11][1]~q ;
wire \cpu|registers_data[3][1]~feeder_combout ;
wire \cpu|registers_data[3][1]~q ;
wire \cpu|registers_data[7][1]~feeder_combout ;
wire \cpu|registers_data[7][1]~q ;
wire \cpu|Mux6~7_combout ;
wire \cpu|registers_data~360_combout ;
wire \cpu|registers_data~208_combout ;
wire \cpu|registers_data[13][0]~q ;
wire \cpu|registers_data~361_combout ;
wire \cpu|registers_data~210_combout ;
wire \cpu|registers_data[9][0]~q ;
wire \cpu|Mux14~7_combout ;
wire \cpu|registers_data~359_combout ;
wire \cpu|registers_data~206_combout ;
wire \cpu|registers_data[11][0]~q ;
wire \cpu|Mux14~8_combout ;
wire \cpu|registers_data~193_combout ;
wire \cpu|registers_data[14][0]~q ;
wire \cpu|registers_data~352_combout ;
wire \cpu|registers_data~183_combout ;
wire \cpu|registers_data[12][0]~q ;
wire \cpu|registers_data~187_combout ;
wire \cpu|registers_data[10][0]~q ;
wire \cpu|registers_data~354_combout ;
wire \cpu|registers_data~190_combout ;
wire \cpu|registers_data[8][0]~q ;
wire \cpu|Mux14~2_combout ;
wire \cpu|Mux14~3_combout ;
wire \cpu|registers_data~358_combout ;
wire \cpu|registers_data~203_combout ;
wire \cpu|registers_data[6][0]~q ;
wire \cpu|registers_data~356_combout ;
wire \cpu|registers_data~196_combout ;
wire \cpu|registers_data[4][0]~q ;
wire \cpu|registers_data~357_combout ;
wire \cpu|registers_data~199_combout ;
wire \cpu|registers_data[2][0]~q ;
wire \cpu|Mux14~4_combout ;
wire \cpu|Mux14~5_combout ;
wire \cpu|Mux14~6_combout ;
wire \cpu|registers_data~348_combout ;
wire \cpu|registers_data~174_combout ;
wire \cpu|registers_data[5][0]~q ;
wire \cpu|registers_data~350_combout ;
wire \cpu|registers_data~179_combout ;
wire \cpu|Decoder1~3_combout ;
wire \cpu|registers_data[1][6]~180_combout ;
wire \cpu|registers_data[1][0]~q ;
wire \cpu|registers_data~349_combout ;
wire \cpu|registers_data~177_combout ;
wire \cpu|registers_data[3][0]~q ;
wire \cpu|Mux14~0_combout ;
wire \cpu|registers_data~351_combout ;
wire \cpu|registers_data~181_combout ;
wire \cpu|registers_data[7][0]~q ;
wire \cpu|Mux14~1_combout ;
wire \cpu|Mux14~9_combout ;
wire \cpu|Add2~1 ;
wire \cpu|Add2~2_combout ;
wire \cpu|registers_data[7][2]~feeder_combout ;
wire \cpu|registers_data[7][2]~q ;
wire \cpu|Mux19~2_combout ;
wire \cpu|Mux19~3_combout ;
wire \cpu|Mux19~4_combout ;
wire \cpu|Mux19~5_combout ;
wire \cpu|Mux19~6_combout ;
wire \cpu|Mux19~0_combout ;
wire \cpu|Mux19~1_combout ;
wire \cpu|Mux29~0_combout ;
wire \cpu|registers_data[11][2]~feeder_combout ;
wire \cpu|registers_data[11][2]~q ;
wire \cpu|registers_data[3][2]~feeder_combout ;
wire \cpu|registers_data[3][2]~q ;
wire \cpu|Mux12~0_combout ;
wire \cpu|Mux29~1_combout ;
wire \cpu|registers_data~245_combout ;
wire \cpu|registers_data[13][1]~feeder_combout ;
wire \cpu|registers_data[13][1]~q ;
wire \cpu|registers_data[9][1]~feeder_combout ;
wire \cpu|registers_data[9][1]~q ;
wire \cpu|registers_data[1][1]~feeder_combout ;
wire \cpu|registers_data[1][1]~q ;
wire \cpu|Mux20~0_combout ;
wire \cpu|registers_data[5][1]~feeder_combout ;
wire \cpu|registers_data[5][1]~q ;
wire \cpu|Mux20~1_combout ;
wire \cpu|Mux13~0_combout ;
wire \cpu|Mux20~7_combout ;
wire \cpu|Mux20~8_combout ;
wire \cpu|Mux20~2_combout ;
wire \cpu|Mux20~3_combout ;
wire \cpu|registers_data[4][1]~feeder_combout ;
wire \cpu|registers_data[4][1]~q ;
wire \cpu|registers_data[0][1]~feeder_combout ;
wire \cpu|registers_data[0][1]~q ;
wire \cpu|registers_data[8][1]~feeder_combout ;
wire \cpu|registers_data[8][1]~q ;
wire \cpu|Mux20~4_combout ;
wire \cpu|Mux20~5_combout ;
wire \cpu|Mux20~6_combout ;
wire \cpu|registers_data~246_combout ;
wire \cpu|registers_data~247_combout ;
wire \cpu|Mux20~9_combout ;
wire \cpu|registers_data~248_combout ;
wire \cpu|Mux14~10_combout ;
wire \cpu|Mux21~7_combout ;
wire \cpu|Mux21~8_combout ;
wire \cpu|Mux21~9_combout ;
wire \cpu|Mux31~0_combout ;
wire \cpu|Mux21~0_combout ;
wire \cpu|Mux21~1_combout ;
wire \cpu|Mux21~2_combout ;
wire \cpu|Mux21~3_combout ;
wire \cpu|Mux21~4_combout ;
wire \cpu|registers_data~250_combout ;
wire \cpu|registers_data~253_combout ;
wire \cpu|registers_data~254_combout ;
wire \cpu|registers_data[15][1]~0_combout ;
wire \cpu|Mux38~0_combout ;
wire \cpu|Mux38~4_combout ;
wire \cpu|Mux38~2_combout ;
wire \cpu|Mux38~1_combout ;
wire \cpu|Mux38~3_combout ;
wire \cpu|Mux38~5_combout ;
wire \cpu|Equal2~2_combout ;
wire \cpu|chip8_dtimer[0]~0_combout ;
wire \cpu|registers_data~256_combout ;
wire \cpu|registers_data[15][3]~258_combout ;
wire \cpu|registers_data[15][3]~257_combout ;
wire \cpu|registers_data[15][3]~259_combout ;
wire \cpu|registers_data[15][3]~260_combout ;
wire \cpu|registers_data[15][5]~262_combout ;
wire \cpu|registers_data[15][5]~261_combout ;
wire \cpu|registers_data~99_combout ;
wire \cpu|registers_data[15][5]~263_combout ;
wire \cpu|registers_data~212_combout ;
wire \cpu|registers_data[15][5]~264_combout ;
wire \cpu|registers_data[15][1]~q ;
wire \cpu|Mux6~8_combout ;
wire \cpu|Mux6~2_combout ;
wire \cpu|Mux6~3_combout ;
wire \cpu|Mux6~4_combout ;
wire \cpu|Mux6~5_combout ;
wire \cpu|Mux6~6_combout ;
wire \cpu|Mux6~9_combout ;
wire \cpu|registers_data~107_combout ;
wire \cpu|registers_data~111_combout ;
wire \cpu|Mux21~10_combout ;
wire \cpu|Mux21~11_combout ;
wire \cpu|Add3~1 ;
wire \cpu|Add3~2_combout ;
wire \cpu|registers_data~109_combout ;
wire \cpu|Add4~1 ;
wire \cpu|Add4~2_combout ;
wire \cpu|registers_data~108_combout ;
wire \cpu|registers_data~110_combout ;
wire \cpu|registers_data~112_combout ;
wire \cpu|registers_data~101_combout ;
wire \cpu|registers_data~100_combout ;
wire \cpu|registers_data~102_combout ;
wire \cpu|registers_data~103_combout ;
wire \cpu|registers_data~104_combout ;
wire \cpu|registers_data~105_combout ;
wire \cpu|registers_data~106_combout ;
wire \cpu|registers_data~113_combout ;
wire \cpu|registers_data~114_combout ;
wire \cpu|registers_data~115_combout ;
wire \cpu|registers_data[12][1]~feeder_combout ;
wire \cpu|registers_data[12][1]~q ;
wire \cpu|Mux13~3_combout ;
wire \cpu|Mux13~4_combout ;
wire \cpu|Mux13~5_combout ;
wire \cpu|Mux13~6_combout ;
wire \cpu|Mux13~7_combout ;
wire \cpu|Mux13~1_combout ;
wire \cpu|Mux13~2_combout ;
wire \cpu|Mux13~8_combout ;
wire \cpu|Mux13~9_combout ;
wire \cpu|Mux13~10_combout ;
wire \cpu|Add2~3 ;
wire \cpu|Add2~4_combout ;
wire \cpu|Mux30~3_combout ;
wire \cpu|Mux30~4_combout ;
wire \cpu|registers_data~307_combout ;
wire \cpu|registers_data~308_combout ;
wire \cpu|Mux19~7_combout ;
wire \cpu|Mux19~8_combout ;
wire \cpu|Mux19~9_combout ;
wire \cpu|registers_data~304_combout ;
wire \cpu|registers_data~305_combout ;
wire \cpu|registers_data~306_combout ;
wire \cpu|Mux28~0_combout ;
wire \cpu|registers_data[7][3]~feeder_combout ;
wire \cpu|registers_data[7][3]~q ;
wire \cpu|Mux28~1_combout ;
wire \cpu|registers_data~303_combout ;
wire \cpu|registers_data~309_combout ;
wire \cpu|registers_data[15][2]~1_combout ;
wire \cpu|Mux37~0_combout ;
wire \cpu|Mux37~2_combout ;
wire \cpu|Mux37~1_combout ;
wire \cpu|Mux37~3_combout ;
wire \cpu|Mux37~4_combout ;
wire \cpu|Mux37~5_combout ;
wire \cpu|registers_data~310_combout ;
wire \cpu|registers_data[15][2]~q ;
wire \cpu|Mux5~7_combout ;
wire \cpu|Mux5~8_combout ;
wire \cpu|Mux5~9_combout ;
wire \cpu|registers_data~120_combout ;
wire \cpu|registers_data~118_combout ;
wire \cpu|registers_data~119_combout ;
wire \cpu|registers_data~122_combout ;
wire \cpu|Add3~3 ;
wire \cpu|Add3~4_combout ;
wire \cpu|Add4~3 ;
wire \cpu|Add4~4_combout ;
wire \cpu|registers_data~121_combout ;
wire \cpu|registers_data~123_combout ;
wire \cpu|registers_data~124_combout ;
wire \cpu|registers_data[2][2]~feeder_combout ;
wire \cpu|registers_data[2][2]~q ;
wire \cpu|Mux12~3_combout ;
wire \cpu|Mux12~4_combout ;
wire \cpu|Mux12~5_combout ;
wire \cpu|Mux12~6_combout ;
wire \cpu|Mux12~7_combout ;
wire \cpu|Mux12~8_combout ;
wire \cpu|Mux12~9_combout ;
wire \cpu|Mux12~1_combout ;
wire \cpu|Mux12~2_combout ;
wire \cpu|Mux12~10_combout ;
wire \cpu|Add2~5 ;
wire \cpu|Add2~6_combout ;
wire \cpu|registers_data~315_combout ;
wire \cpu|Mux4~7_combout ;
wire \cpu|Mux4~8_combout ;
wire \cpu|Mux4~4_combout ;
wire \cpu|Mux4~5_combout ;
wire \cpu|Mux4~2_combout ;
wire \cpu|Mux4~3_combout ;
wire \cpu|Mux4~6_combout ;
wire \cpu|Mux4~0_combout ;
wire \cpu|Mux4~1_combout ;
wire \cpu|Mux4~9_combout ;
wire \cpu|registers_data~312_combout ;
wire \cpu|registers_data~313_combout ;
wire \cpu|registers_data~314_combout ;
wire \cpu|registers_data~316_combout ;
wire \cpu|registers_data[15][3]~2_combout ;
wire \cpu|Mux36~1_combout ;
wire \cpu|Mux36~2_combout ;
wire \cpu|Mux36~3_combout ;
wire \cpu|Mux36~4_combout ;
wire \cpu|Mux36~0_combout ;
wire \cpu|Mux36~5_combout ;
wire \cpu|registers_data~317_combout ;
wire \cpu|registers_data[15][3]~q ;
wire \cpu|Mux18~8_combout ;
wire \cpu|Mux18~9_combout ;
wire \cpu|registers_data~126_combout ;
wire \cpu|registers_data~127_combout ;
wire \cpu|registers_data~125_combout ;
wire \cpu|Add4~5 ;
wire \cpu|Add4~6_combout ;
wire \cpu|Add3~5 ;
wire \cpu|Add3~6_combout ;
wire \cpu|registers_data~128_combout ;
wire \cpu|registers_data~129_combout ;
wire \cpu|registers_data~130_combout ;
wire \cpu|registers_data~131_combout ;
wire \cpu|registers_data[9][3]~feeder_combout ;
wire \cpu|registers_data[9][3]~q ;
wire \cpu|Mux11~1_combout ;
wire \cpu|Mux11~2_combout ;
wire \cpu|Mux11~8_combout ;
wire \cpu|Mux11~9_combout ;
wire \cpu|Mux11~3_combout ;
wire \cpu|Mux11~4_combout ;
wire \cpu|Mux11~5_combout ;
wire \cpu|Mux11~6_combout ;
wire \cpu|Mux11~7_combout ;
wire \cpu|Mux11~10_combout ;
wire \cpu|Add2~7 ;
wire \cpu|Add2~9 ;
wire \cpu|Add2~10_combout ;
wire \cpu|registers_data[15][5]~4_combout ;
wire \cpu|Mux34~1_combout ;
wire \cpu|Mux34~2_combout ;
wire \cpu|Mux34~3_combout ;
wire \cpu|Mux34~4_combout ;
wire \cpu|Mux34~0_combout ;
wire \cpu|Mux34~5_combout ;
wire \cpu|registers_data~330_combout ;
wire \cpu|registers_data[15][5]~q ;
wire \cpu|Mux9~9_combout ;
wire \cpu|Mux9~10_combout ;
wire \cpu|Add2~11 ;
wire \cpu|Add2~12_combout ;
wire \cpu|registers_data[15][7]~281_combout ;
wire \cpu|registers_data[15][6]~331_combout ;
wire \cpu|Mux15~7_combout ;
wire \cpu|Mux15~8_combout ;
wire \cpu|Mux15~9_combout ;
wire \cpu|registers_data[15][6]~333_combout ;
wire \cpu|Mux1~0_combout ;
wire \cpu|Mux1~1_combout ;
wire \cpu|Mux1~2_combout ;
wire \cpu|Mux1~3_combout ;
wire \cpu|Mux1~4_combout ;
wire \cpu|Mux1~5_combout ;
wire \cpu|Mux1~6_combout ;
wire \cpu|Mux1~7_combout ;
wire \cpu|Mux1~8_combout ;
wire \cpu|Mux1~9_combout ;
wire \cpu|registers_data[15][6]~334_combout ;
wire \cpu|registers_data[15][6]~335_combout ;
wire \cpu|Equal24~1_combout ;
wire \cpu|registers_data~274_combout ;
wire \cpu|registers_data[3][7]~q ;
wire \cpu|registers_data~362_combout ;
wire \cpu|Add2~13 ;
wire \cpu|Add2~14_combout ;
wire \cpu|registers_data~164_combout ;
wire \cpu|registers_data~267_combout ;
wire \cpu|registers_data~159_combout ;
wire \cpu|registers_data~364_combout ;
wire \cpu|registers_data~268_combout ;
wire \cpu|registers_data~269_combout ;
wire \cpu|registers_data~272_combout ;
wire \cpu|registers_data~273_combout ;
wire \cpu|registers_data[11][7]~feeder_combout ;
wire \cpu|registers_data[11][7]~q ;
wire \cpu|Mux0~7_combout ;
wire \cpu|Mux0~8_combout ;
wire \cpu|registers_data~298_combout ;
wire \cpu|registers_data~299_combout ;
wire \cpu|registers_data[4][7]~feeder_combout ;
wire \cpu|registers_data[4][7]~q ;
wire \cpu|Mux0~4_combout ;
wire \cpu|registers_data~302_combout ;
wire \cpu|registers_data[12][7]~q ;
wire \cpu|registers_data~300_combout ;
wire \cpu|registers_data~301_combout ;
wire \cpu|registers_data[8][7]~feeder_combout ;
wire \cpu|registers_data[8][7]~q ;
wire \cpu|Mux0~5_combout ;
wire \cpu|registers_data~294_combout ;
wire \cpu|registers_data[6][7]~q ;
wire \cpu|Mux0~2_combout ;
wire \cpu|Mux0~3_combout ;
wire \cpu|Mux0~6_combout ;
wire \cpu|registers_data~275_combout ;
wire \cpu|registers_data~276_combout ;
wire \cpu|registers_data[5][7]~feeder_combout ;
wire \cpu|registers_data[5][7]~q ;
wire \cpu|registers_data~277_combout ;
wire \cpu|registers_data[9][7]~q ;
wire \cpu|registers_data~278_combout ;
wire \cpu|registers_data[1][7]~q ;
wire \cpu|Mux0~0_combout ;
wire \cpu|registers_data~279_combout ;
wire \cpu|registers_data[13][7]~q ;
wire \cpu|Mux0~1_combout ;
wire \cpu|Mux0~9_combout ;
wire \cpu|registers_data~165_combout ;
wire \cpu|always0~2_combout ;
wire \cpu|registers_data~76_combout ;
wire \cpu|registers_data~166_combout ;
wire \cpu|registers_data~167_combout ;
wire \cpu|registers_data[7][4]~feeder_combout ;
wire \cpu|registers_data[7][4]~q ;
wire \cpu|registers_data[6][4]~feeder_combout ;
wire \cpu|registers_data[6][4]~q ;
wire \cpu|registers_data[14][4]~feeder_combout ;
wire \cpu|registers_data[14][4]~q ;
wire \cpu|registers_data[10][4]~feeder_combout ;
wire \cpu|registers_data[10][4]~q ;
wire \cpu|registers_data[2][4]~feeder_combout ;
wire \cpu|registers_data[2][4]~q ;
wire \cpu|Mux17~2_combout ;
wire \cpu|Mux17~3_combout ;
wire \cpu|registers_data[12][4]~q ;
wire \cpu|registers_data[4][4]~feeder_combout ;
wire \cpu|registers_data[4][4]~q ;
wire \cpu|registers_data[8][4]~feeder_combout ;
wire \cpu|registers_data[8][4]~q ;
wire \cpu|Mux17~4_combout ;
wire \cpu|Mux17~5_combout ;
wire \cpu|Mux17~6_combout ;
wire \cpu|registers_data~319_combout ;
wire \cpu|Mux3~7_combout ;
wire \cpu|registers_data[13][4]~feeder_combout ;
wire \cpu|registers_data[13][4]~q ;
wire \cpu|Mux3~8_combout ;
wire \cpu|Mux3~0_combout ;
wire \cpu|registers_data[5][4]~feeder_combout ;
wire \cpu|registers_data[5][4]~q ;
wire \cpu|Mux3~1_combout ;
wire \cpu|registers_data[3][4]~feeder_combout ;
wire \cpu|registers_data[3][4]~q ;
wire \cpu|Mux3~4_combout ;
wire \cpu|Mux3~5_combout ;
wire \cpu|registers_data[11][4]~feeder_combout ;
wire \cpu|registers_data[11][4]~q ;
wire \cpu|Mux3~2_combout ;
wire \cpu|registers_data[9][4]~feeder_combout ;
wire \cpu|registers_data[9][4]~q ;
wire \cpu|Mux3~3_combout ;
wire \cpu|Mux3~6_combout ;
wire \cpu|Mux3~9_combout ;
wire \cpu|registers_data~320_combout ;
wire \cpu|registers_data~321_combout ;
wire \cpu|registers_data~322_combout ;
wire \cpu|registers_data~323_combout ;
wire \cpu|registers_data[15][4]~3_combout ;
wire \cpu|Mux35~2_combout ;
wire \cpu|Mux35~1_combout ;
wire \cpu|Mux35~3_combout ;
wire \cpu|Mux35~4_combout ;
wire \cpu|Mux35~0_combout ;
wire \cpu|Mux35~5_combout ;
wire \cpu|registers_data~324_combout ;
wire \cpu|registers_data[15][4]~q ;
wire \cpu|Mux17~7_combout ;
wire \cpu|Mux10~0_combout ;
wire \cpu|Mux17~8_combout ;
wire \cpu|Mux17~9_combout ;
wire \cpu|Add4~7 ;
wire \cpu|Add4~9 ;
wire \cpu|Add4~11 ;
wire \cpu|Add4~13 ;
wire \cpu|Add4~14_combout ;
wire \cpu|Equal26~1_combout ;
wire \cpu|registers_data~265_combout ;
wire \cpu|registers_data~346_combout ;
wire \cpu|registers_data~266_combout ;
wire \cpu|registers_data~270_combout ;
wire \cpu|registers_data~271_combout ;
wire \cpu|registers_data[7][7]~feeder_combout ;
wire \cpu|registers_data[7][7]~q ;
wire \cpu|Mux22~0_combout ;
wire \cpu|Mux23~0_combout ;
wire \cpu|Mux23~1_combout ;
wire \cpu|Mux23~4_combout ;
wire \cpu|Mux23~5_combout ;
wire \cpu|Mux23~6_combout ;
wire \cpu|Mux23~7_combout ;
wire \cpu|Mux23~8_combout ;
wire \cpu|Mux24~0_combout ;
wire \cpu|Mux24~1_combout ;
wire \cpu|registers_data[15][6]~332_combout ;
wire \cpu|registers_data[15][6]~336_combout ;
wire \cpu|registers_data[15][6]~340_combout ;
wire \cpu|registers_data[15][7]~280_combout ;
wire \cpu|registers_data[15][6]~341_combout ;
wire \cpu|registers_data[15][6]~q ;
wire \cpu|Mux8~9_combout ;
wire \cpu|Mux8~1_combout ;
wire \cpu|Mux8~2_combout ;
wire \cpu|Mux8~10_combout ;
wire \cpu|Add3~7 ;
wire \cpu|Add3~9 ;
wire \cpu|Add3~11 ;
wire \cpu|Add3~13 ;
wire \cpu|Add3~14_combout ;
wire \cpu|registers_data~363_combout ;
wire \cpu|registers_data~295_combout ;
wire \cpu|registers_data~296_combout ;
wire \cpu|registers_data[2][7]~feeder_combout ;
wire \cpu|registers_data[2][7]~q ;
wire \cpu|Mux22~3_combout ;
wire \cpu|Mux22~4_combout ;
wire \cpu|Mux22~5_combout ;
wire \cpu|Mux22~6_combout ;
wire \cpu|Mux22~7_combout ;
wire \cpu|Mux22~8_combout ;
wire \cpu|Mux22~9_combout ;
wire \cpu|Mux22~1_combout ;
wire \cpu|Mux22~2_combout ;
wire \cpu|Mux22~10_combout ;
wire \cpu|registers_data~52_combout ;
wire \cpu|registers_data~156_combout ;
wire \cpu|Mux32~2_combout ;
wire \cpu|Mux32~1_combout ;
wire \cpu|Mux32~3_combout ;
wire \cpu|Mux32~0_combout ;
wire \cpu|Mux32~4_combout ;
wire \cpu|Mux32~5_combout ;
wire \cpu|registers_data~153_combout ;
wire \cpu|registers_data~68_combout ;
wire \cpu|registers_data~154_combout ;
wire \cpu|registers_data~344_combout ;
wire \cpu|registers_data~155_combout ;
wire \cpu|registers_data~157_combout ;
wire \cpu|registers_data~158_combout ;
wire \cpu|registers_data~168_combout ;
wire \cpu|registers_data~169_combout ;
wire \cpu|registers_data~170_combout ;
wire \cpu|registers_data~171_combout ;
wire \cpu|registers_data~345_combout ;
wire \cpu|registers_data~160_combout ;
wire \cpu|registers_data~58_combout ;
wire \cpu|registers_data~161_combout ;
wire \cpu|registers_data~64_combout ;
wire \cpu|registers_data~347_combout ;
wire \cpu|registers_data~162_combout ;
wire \cpu|registers_data~163_combout ;
wire \cpu|registers_data~172_combout ;
wire \cpu|registers_data~173_combout ;
wire \cpu|registers_data[0][7]~q ;
wire \cpu|Add5~1 ;
wire \cpu|Add5~3 ;
wire \cpu|Add5~5 ;
wire \cpu|Add5~7 ;
wire \cpu|Add5~9 ;
wire \cpu|Add5~11 ;
wire \cpu|Add5~13 ;
wire \cpu|Add5~14_combout ;
wire \cpu|pc~63_combout ;
wire \cpu|registers_data~288_combout ;
wire \cpu|pc~16_combout ;
wire \cpu|pc~18_combout ;
wire \cpu|Equal15~11_combout ;
wire \cpu|always0~5_combout ;
wire \cpu|always0~9_combout ;
wire \cpu|always0~7_combout ;
wire \cpu|always0~8_combout ;
wire \cpu|pc[11]~51_combout ;
wire \cpu|pc[11]~52_combout ;
wire \cpu|Equal2~3_combout ;
wire \cpu|pc[11]~53_combout ;
wire \cpu|Equal2~4_combout ;
wire \cpu|ram_address_out[0]~13 ;
wire \cpu|ram_address_out[1]~15 ;
wire \cpu|ram_address_out[2]~17 ;
wire \cpu|ram_address_out[3]~19 ;
wire \cpu|ram_address_out[4]~21 ;
wire \cpu|ram_address_out[5]~23 ;
wire \cpu|ram_address_out[6]~25 ;
wire \cpu|ram_address_out[7]~26_combout ;
wire \cpu|Equal2~5_combout ;
wire \cpu|Add7~13 ;
wire \cpu|Add7~14_combout ;
wire \cpu|Add5~15 ;
wire \cpu|Add5~16_combout ;
wire \cpu|pc~64_combout ;
wire \cpu|Add6~11 ;
wire \cpu|Add6~12_combout ;
wire \cpu|pc~65_combout ;
wire \cpu|ram_address_out[7]~27 ;
wire \cpu|ram_address_out[8]~28_combout ;
wire \cpu|Add7~15 ;
wire \cpu|Add7~16_combout ;
wire \cpu|Add6~13 ;
wire \cpu|Add6~14_combout ;
wire \cpu|pc~66_combout ;
wire \cpu|Add5~17 ;
wire \cpu|Add5~18_combout ;
wire \cpu|pc~67_combout ;
wire \cpu|ram_address_out[8]~29 ;
wire \cpu|ram_address_out[9]~30_combout ;
wire \cpu|Add5~19 ;
wire \cpu|Add5~20_combout ;
wire \cpu|pc~68_combout ;
wire \cpu|Add7~17 ;
wire \cpu|Add7~18_combout ;
wire \cpu|Add6~15 ;
wire \cpu|Add6~16_combout ;
wire \cpu|pc~69_combout ;
wire \cpu|ram_address_out[9]~31 ;
wire \cpu|ram_address_out[10]~32_combout ;
wire \cpu|Add7~19 ;
wire \cpu|Add7~20_combout ;
wire \cpu|Add5~21 ;
wire \cpu|Add5~22_combout ;
wire \cpu|Add6~17 ;
wire \cpu|Add6~18_combout ;
wire \cpu|pc~70_combout ;
wire \cpu|pc~71_combout ;
wire \cpu|ram_address_out[10]~33 ;
wire \cpu|ram_address_out[11]~34_combout ;
wire \RAM1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ;
wire \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ;
wire \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ;
wire \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ;
wire \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ;
wire \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ;
wire \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ;
wire \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ;
wire \cpu|Equal27~0_combout ;
wire \cpu|always0~0_combout ;
wire \cpu|Mux33~4_combout ;
wire \cpu|Mux33~1_combout ;
wire \cpu|Mux33~2_combout ;
wire \cpu|Mux33~3_combout ;
wire \cpu|Mux33~0_combout ;
wire \cpu|Mux33~5_combout ;
wire \cpu|registers_data~148_combout ;
wire \cpu|registers_data~146_combout ;
wire \cpu|registers_data~147_combout ;
wire \cpu|Add3~12_combout ;
wire \cpu|Add4~12_combout ;
wire \cpu|registers_data~149_combout ;
wire \cpu|registers_data~150_combout ;
wire \cpu|registers_data~151_combout ;
wire \cpu|registers_data~152_combout ;
wire \cpu|registers_data[0][6]~feeder_combout ;
wire \cpu|registers_data[0][6]~q ;
wire \cpu|Add5~12_combout ;
wire \cpu|pc~60_combout ;
wire \cpu|Add6~8_combout ;
wire \cpu|Add7~10_combout ;
wire \cpu|pc~61_combout ;
wire \cpu|ram_address_out[6]~24_combout ;
wire \cpu|registers_data~59_combout ;
wire \cpu|registers_data~60_combout ;
wire \cpu|registers_data~61_combout ;
wire \cpu|registers_data~63_combout ;
wire \cpu|registers_data~65_combout ;
wire \cpu|Equal28~0_combout ;
wire \cpu|registers_data~57_combout ;
wire \cpu|registers_data~66_combout ;
wire \cpu|registers_data~342_combout ;
wire \cpu|registers_data~51_combout ;
wire \cpu|registers_data~56_combout ;
wire \cpu|registers_data~53_combout ;
wire \cpu|registers_data~67_combout ;
wire \cpu|registers_data[0][1]~116_combout ;
wire \cpu|registers_data[1][6]~236_combout ;
wire \cpu|registers_data[1][4]~q ;
wire \cpu|Mux17~0_combout ;
wire \cpu|Mux17~1_combout ;
wire \cpu|Mux27~0_combout ;
wire \cpu|Mux27~1_combout ;
wire \cpu|registers_data~143_combout ;
wire \cpu|Add3~10_combout ;
wire \cpu|Add4~10_combout ;
wire \cpu|registers_data~142_combout ;
wire \cpu|registers_data~144_combout ;
wire \cpu|registers_data~140_combout ;
wire \cpu|registers_data~141_combout ;
wire \cpu|registers_data~139_combout ;
wire \cpu|registers_data~145_combout ;
wire \cpu|registers_data[0][5]~feeder_combout ;
wire \cpu|registers_data[0][5]~q ;
wire \cpu|Add5~10_combout ;
wire \cpu|Add7~8_combout ;
wire \cpu|pc~59_combout ;
wire \cpu|ram_address_out[5]~22_combout ;
wire \cpu|Mux10~3_combout ;
wire \cpu|Mux10~4_combout ;
wire \cpu|Mux10~5_combout ;
wire \cpu|Mux10~6_combout ;
wire \cpu|Mux10~7_combout ;
wire \cpu|Mux10~8_combout ;
wire \cpu|Mux10~9_combout ;
wire \cpu|Mux10~1_combout ;
wire \cpu|Mux10~2_combout ;
wire \cpu|Mux10~10_combout ;
wire \cpu|Add2~8_combout ;
wire \cpu|registers_data~136_combout ;
wire \cpu|Add3~8_combout ;
wire \cpu|Add4~8_combout ;
wire \cpu|registers_data~135_combout ;
wire \cpu|registers_data~137_combout ;
wire \cpu|registers_data~132_combout ;
wire \cpu|registers_data~133_combout ;
wire \cpu|registers_data~134_combout ;
wire \cpu|registers_data~138_combout ;
wire \cpu|registers_data[0][4]~feeder_combout ;
wire \cpu|registers_data[0][4]~q ;
wire \cpu|Add5~8_combout ;
wire \cpu|pc~56_combout ;
wire \cpu|Add6~4_combout ;
wire \cpu|Add7~6_combout ;
wire \cpu|pc~57_combout ;
wire \cpu|ram_address_out[4]~20_combout ;
wire \cpu|Decoder1~15_combout ;
wire \cpu|registers_data[15][6]~291_combout ;
wire \cpu|registers_data~289_combout ;
wire \cpu|registers_data~284_combout ;
wire \cpu|registers_data~283_combout ;
wire \cpu|registers_data~285_combout ;
wire \cpu|registers_data~286_combout ;
wire \cpu|registers_data[15][7]~282_combout ;
wire \cpu|registers_data[15][7]~290_combout ;
wire \cpu|registers_data[15][7]~292_combout ;
wire \cpu|registers_data[15][7]~q ;
wire \cpu|Mux23~2_combout ;
wire \cpu|Mux23~3_combout ;
wire \cpu|Mux23~9_combout ;
wire \cpu|Equal25~3_combout ;
wire \cpu|Equal25~1_combout ;
wire \cpu|Equal25~0_combout ;
wire \cpu|pc~42_combout ;
wire \cpu|pc~23_combout ;
wire \cpu|Equal22~3_combout ;
wire \cpu|Equal22~2_combout ;
wire \cpu|Equal22~0_combout ;
wire \cpu|Equal22~1_combout ;
wire \cpu|Equal22~4_combout ;
wire \cpu|pc~41_combout ;
wire \cpu|Equal25~2_combout ;
wire \cpu|pc~43_combout ;
wire \cpu|pc~45_combout ;
wire \cpu|Equal25~4_combout ;
wire \cpu|pc~44_combout ;
wire \cpu|Equal27~2_combout ;
wire \cpu|pc~9_combout ;
wire \cpu|pc~39_combout ;
wire \cpu|pc~26_combout ;
wire \cpu|pc~10_combout ;
wire \cpu|pc~28_combout ;
wire \cpu|pc~27_combout ;
wire \cpu|pc~25_combout ;
wire \cpu|pc~29_combout ;
wire \cpu|pc~40_combout ;
wire \cpu|pc~46_combout ;
wire \cpu|pc[5]~48_combout ;
wire \cpu|pc~54_combout ;
wire \cpu|Add5~6_combout ;
wire \cpu|pc~55_combout ;
wire \cpu|ram_address_out[3]~18_combout ;
wire \cpu|pc~37_combout ;
wire \cpu|pc[5]~38_combout ;
wire \cpu|pc[5]~47_combout ;
wire \cpu|Add5~4_combout ;
wire \cpu|pc~49_combout ;
wire \cpu|pc~50_combout ;
wire \cpu|ram_address_out[2]~16_combout ;
wire \cpu|Equal38~0_combout ;
wire \cpu|instruction[1]~feeder_combout ;
wire \cpu|instruction[3]~feeder_combout ;
wire \cpu|instruction[2]~feeder_combout ;
wire \cpu|Equal38~1_combout ;
wire \cpu|Equal38~2_combout ;
wire \cpu|pc[12]~17_combout ;
wire \cpu|Add7~0_combout ;
wire \cpu|Add5~2_combout ;
wire \cpu|pc[1]~33_combout ;
wire \cpu|pc[1]~34_combout ;
wire \cpu|pc[1]~35_combout ;
wire \cpu|pc[1]~20_combout ;
wire \cpu|pc[1]~19_combout ;
wire \cpu|pc~21_combout ;
wire \cpu|pc~22_combout ;
wire \cpu|pc~24_combout ;
wire \cpu|pc~30_combout ;
wire \cpu|pc~31_combout ;
wire \cpu|pc[1]~32_combout ;
wire \cpu|pc[1]~36_combout ;
wire \cpu|ram_address_out[1]~14_combout ;
wire \cpu|Equal26~2_combout ;
wire \cpu|always0~6_combout ;
wire \cpu|Equal15~12_combout ;
wire \cpu|pc~11_combout ;
wire \cpu|stage~5_combout ;
wire \cpu|delay_time~0_combout ;
wire \cpu|delay_time[0]~1_combout ;
wire \cpu|delay_time~3_combout ;
wire \cpu|delay_time~2_combout ;
wire \cpu|stage~8_combout ;
wire \cpu|stage~9_combout ;
wire \cpu|stage~6_combout ;
wire \cpu|stage_delay[1]~0_combout ;
wire \cpu|stage~4_combout ;
wire \cpu|stage~7_combout ;
wire \cpu|stage~2_combout ;
wire \cpu|stage_delay[1]~1_combout ;
wire \cpu|stage~0_combout ;
wire \cpu|stage~1_combout ;
wire \cpu|stage~3_combout ;
wire \cpu|Equal2~0_combout ;
wire \cpu|pc[0]~13_combout ;
wire \cpu|Add5~0_combout ;
wire \cpu|pc[0]~14_combout ;
wire \cpu|pc[0]~12_combout ;
wire \cpu|pc[0]~15_combout ;
wire \cpu|ram_address_out[0]~12_combout ;
wire \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ;
wire \RAM1|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ;
wire \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ;
wire \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ;
wire \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ;
wire \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ;
wire \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ;
wire \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~18_combout ;
wire \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ;
wire \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout ;
wire \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12 ;
wire \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout ;
wire \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14 ;
wire \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15_combout ;
wire \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~17_combout ;
wire \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19_combout ;
wire \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ;
wire \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ;
wire \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ;
wire \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout ;
wire \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15_combout ;
wire \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16_combout ;
wire \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~6_combout ;
wire \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ;
wire \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ;
wire \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ;
wire \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ;
wire \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ;
wire \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17_combout ;
wire \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ;
wire \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \RAM1|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~14 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ;
wire \altera_internal_jtag~TCKUTAP ;
wire \altera_internal_jtag~TCKUTAPclkctrl_outclk ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ;
wire \RAM1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ;
wire \cpu|Add2~0_combout ;
wire \cpu|registers_data[15][0]~214_combout ;
wire \cpu|registers_data[15][0]~213_combout ;
wire \cpu|registers_data[15][0]~215_combout ;
wire \cpu|registers_data[15][0]~216_combout ;
wire \cpu|registers_data~217_combout ;
wire \cpu|registers_data~218_combout ;
wire \cpu|Add4~15 ;
wire \cpu|Add4~16_combout ;
wire \cpu|registers_data~220_combout ;
wire \cpu|Add3~0_combout ;
wire \cpu|registers_data~219_combout ;
wire \cpu|registers_data~221_combout ;
wire \cpu|registers_data~222_combout ;
wire \cpu|Add3~15 ;
wire \cpu|Add3~16_combout ;
wire \cpu|registers_data~226_combout ;
wire \cpu|registers_data~224_combout ;
wire \cpu|registers_data~223_combout ;
wire \cpu|registers_data~225_combout ;
wire \cpu|registers_data~227_combout ;
wire \cpu|registers_data~228_combout ;
wire \cpu|registers_data~229_combout ;
wire \cpu|registers_data[15][0]~230_combout ;
wire \cpu|registers_data[15][0]~q ;
wire \cpu|Mux7~7_combout ;
wire \cpu|Mux7~8_combout ;
wire \cpu|Mux7~0_combout ;
wire \cpu|Mux7~1_combout ;
wire \cpu|Mux7~4_combout ;
wire \cpu|Mux7~5_combout ;
wire \cpu|Mux7~2_combout ;
wire \cpu|Mux7~3_combout ;
wire \cpu|Mux7~6_combout ;
wire \cpu|Mux7~9_combout ;
wire \cpu|registers_data~71_combout ;
wire \cpu|registers_data~72_combout ;
wire \cpu|registers_data~73_combout ;
wire \cpu|registers_data~74_combout ;
wire \cpu|registers_data~69_combout ;
wire \cpu|Mux39~4_combout ;
wire \cpu|Mux39~2_combout ;
wire \cpu|Mux39~1_combout ;
wire \cpu|Mux39~3_combout ;
wire \cpu|Mux39~0_combout ;
wire \cpu|Mux39~5_combout ;
wire \cpu|registers_data~70_combout ;
wire \cpu|registers_data~91_combout ;
wire \cpu|registers_data~77_combout ;
wire \cpu|registers_data~78_combout ;
wire \cpu|registers_data~80_combout ;
wire \cpu|registers_data~81_combout ;
wire \cpu|Add4~0_combout ;
wire \cpu|registers_data~75_combout ;
wire \cpu|registers_data~82_combout ;
wire \cpu|registers_data~83_combout ;
wire \cpu|registers_data~87_combout ;
wire \cpu|registers_data~88_combout ;
wire \cpu|registers_data~89_combout ;
wire \cpu|registers_data~84_combout ;
wire \cpu|registers_data~85_combout ;
wire \cpu|registers_data~86_combout ;
wire \cpu|registers_data~90_combout ;
wire \cpu|registers_data~92_combout ;
wire \cpu|registers_data~93_combout ;
wire \cpu|registers_data[0][0]~q ;
wire \altera_internal_jtag~TDO ;
wire [11:0] \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [7:0] \RAM1|altsyncram_component|auto_generated|altsyncram1|q_a ;
wire [0:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg ;
wire [7:0] \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [7:0] \RAM1|altsyncram_component|auto_generated|altsyncram1|q_b ;
wire [4:0] \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal ;
wire [6:0] \RAM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [11:0] \cpu|ram_address_out ;
wire [3:0] \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR ;
wire [15:0] \cpu|instruction ;
wire [30:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 ;
wire [7:0] \cpu|chip8_dtimer ;
wire [2:0] \cpu|stage ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata ;
wire [3:0] \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [2:0] \cpu|stage_delay ;
wire [2:0] \cpu|delay_time ;
wire [15:0] \cpu|pc ;
wire [15:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg ;
wire [8:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg ;
wire [9:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg ;

wire [1:0] \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [1:0] \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;
wire [1:0] \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ;
wire [1:0] \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ;
wire [1:0] \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ;
wire [1:0] \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ;
wire [1:0] \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ;
wire [1:0] \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ;

assign \RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] = \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];
assign \RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] = \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [1];

assign \RAM1|altsyncram_component|auto_generated|altsyncram1|q_b [0] = \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];
assign \RAM1|altsyncram_component|auto_generated|altsyncram1|q_b [1] = \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [1];

assign \RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] = \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [0];
assign \RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] = \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [1];

assign \RAM1|altsyncram_component|auto_generated|altsyncram1|q_b [2] = \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [0];
assign \RAM1|altsyncram_component|auto_generated|altsyncram1|q_b [3] = \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [1];

assign \RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [5] = \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus [0];
assign \RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7] = \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus [1];

assign \RAM1|altsyncram_component|auto_generated|altsyncram1|q_b [5] = \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus [0];
assign \RAM1|altsyncram_component|auto_generated|altsyncram1|q_b [7] = \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus [1];

assign \RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4] = \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0];
assign \RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6] = \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [1];

assign \RAM1|altsyncram_component|auto_generated|altsyncram1|q_b [4] = \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0];
assign \RAM1|altsyncram_component|auto_generated|altsyncram1|q_b [6] = \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [1];

// Location: LCCOMB_X18_Y21_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X38_Y34_N16
cycloneive_io_obuf \LED[0]~output (
	.i(\cpu|registers_data[0][0]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[0]),
	.obar());
// synopsys translate_off
defparam \LED[0]~output .bus_hold = "false";
defparam \LED[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y34_N2
cycloneive_io_obuf \LED[1]~output (
	.i(\cpu|registers_data[0][1]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[1]),
	.obar());
// synopsys translate_off
defparam \LED[1]~output .bus_hold = "false";
defparam \LED[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y34_N9
cycloneive_io_obuf \LED[2]~output (
	.i(\cpu|registers_data[0][2]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[2]),
	.obar());
// synopsys translate_off
defparam \LED[2]~output .bus_hold = "false";
defparam \LED[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y34_N2
cycloneive_io_obuf \LED[3]~output (
	.i(\cpu|registers_data[0][3]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[3]),
	.obar());
// synopsys translate_off
defparam \LED[3]~output .bus_hold = "false";
defparam \LED[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N9
cycloneive_io_obuf \LED[4]~output (
	.i(\cpu|registers_data[0][4]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[4]),
	.obar());
// synopsys translate_off
defparam \LED[4]~output .bus_hold = "false";
defparam \LED[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneive_io_obuf \LED[5]~output (
	.i(\cpu|registers_data[0][5]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[5]),
	.obar());
// synopsys translate_off
defparam \LED[5]~output .bus_hold = "false";
defparam \LED[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N9
cycloneive_io_obuf \LED[6]~output (
	.i(\cpu|registers_data[0][6]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[6]),
	.obar());
// synopsys translate_off
defparam \LED[6]~output .bus_hold = "false";
defparam \LED[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \LED[7]~output (
	.i(\cpu|registers_data[0][7]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[7]),
	.obar());
// synopsys translate_off
defparam \LED[7]~output .bus_hold = "false";
defparam \LED[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N16
cycloneive_io_obuf \DRAM_ADDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[0]~output .bus_hold = "false";
defparam \DRAM_ADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N9
cycloneive_io_obuf \DRAM_ADDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[1]~output .bus_hold = "false";
defparam \DRAM_ADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N2
cycloneive_io_obuf \DRAM_ADDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[2]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[2]~output .bus_hold = "false";
defparam \DRAM_ADDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \DRAM_ADDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[3]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[3]~output .bus_hold = "false";
defparam \DRAM_ADDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N16
cycloneive_io_obuf \DRAM_ADDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[4]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[4]~output .bus_hold = "false";
defparam \DRAM_ADDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \DRAM_ADDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[5]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[5]~output .bus_hold = "false";
defparam \DRAM_ADDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cycloneive_io_obuf \DRAM_ADDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[6]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[6]~output .bus_hold = "false";
defparam \DRAM_ADDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
cycloneive_io_obuf \DRAM_ADDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[7]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[7]~output .bus_hold = "false";
defparam \DRAM_ADDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N23
cycloneive_io_obuf \DRAM_ADDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[8]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[8]~output .bus_hold = "false";
defparam \DRAM_ADDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf \DRAM_ADDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[9]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[9]~output .bus_hold = "false";
defparam \DRAM_ADDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \DRAM_ADDR[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[10]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[10]~output .bus_hold = "false";
defparam \DRAM_ADDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N2
cycloneive_io_obuf \DRAM_ADDR[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[11]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[11]~output .bus_hold = "false";
defparam \DRAM_ADDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N16
cycloneive_io_obuf \DRAM_ADDR[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[12]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[12]~output .bus_hold = "false";
defparam \DRAM_ADDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \DRAM_BA[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_BA[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_BA[0]~output .bus_hold = "false";
defparam \DRAM_BA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneive_io_obuf \DRAM_BA[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_BA[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_BA[1]~output .bus_hold = "false";
defparam \DRAM_BA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N9
cycloneive_io_obuf \DRAM_CAS_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CAS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_CAS_N~output .bus_hold = "false";
defparam \DRAM_CAS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \DRAM_CKE~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CKE),
	.obar());
// synopsys translate_off
defparam \DRAM_CKE~output .bus_hold = "false";
defparam \DRAM_CKE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \DRAM_CLK~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CLK),
	.obar());
// synopsys translate_off
defparam \DRAM_CLK~output .bus_hold = "false";
defparam \DRAM_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \DRAM_CS_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_CS_N~output .bus_hold = "false";
defparam \DRAM_CS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N9
cycloneive_io_obuf \DRAM_DQM[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQM[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQM[0]~output .bus_hold = "false";
defparam \DRAM_DQM[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N16
cycloneive_io_obuf \DRAM_DQM[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQM[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQM[1]~output .bus_hold = "false";
defparam \DRAM_DQM[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N2
cycloneive_io_obuf \DRAM_RAS_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_RAS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_RAS_N~output .bus_hold = "false";
defparam \DRAM_RAS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N2
cycloneive_io_obuf \DRAM_WE_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_WE_N),
	.obar());
// synopsys translate_off
defparam \DRAM_WE_N~output .bus_hold = "false";
defparam \DRAM_WE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N9
cycloneive_io_obuf \EPCS_ASDO~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(EPCS_ASDO),
	.obar());
// synopsys translate_off
defparam \EPCS_ASDO~output .bus_hold = "false";
defparam \EPCS_ASDO~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N2
cycloneive_io_obuf \EPCS_DCLK~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(EPCS_DCLK),
	.obar());
// synopsys translate_off
defparam \EPCS_DCLK~output .bus_hold = "false";
defparam \EPCS_DCLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N2
cycloneive_io_obuf \EPCS_NCSO~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(EPCS_NCSO),
	.obar());
// synopsys translate_off
defparam \EPCS_NCSO~output .bus_hold = "false";
defparam \EPCS_NCSO~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N16
cycloneive_io_obuf \G_SENSOR_CS_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G_SENSOR_CS_N),
	.obar());
// synopsys translate_off
defparam \G_SENSOR_CS_N~output .bus_hold = "false";
defparam \G_SENSOR_CS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N23
cycloneive_io_obuf \I2C_SCLK~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(I2C_SCLK),
	.obar());
// synopsys translate_off
defparam \I2C_SCLK~output .bus_hold = "false";
defparam \I2C_SCLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y34_N9
cycloneive_io_obuf \ADC_CS_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADC_CS_N),
	.obar());
// synopsys translate_off
defparam \ADC_CS_N~output .bus_hold = "false";
defparam \ADC_CS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y34_N16
cycloneive_io_obuf \ADC_SADDR~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADC_SADDR),
	.obar());
// synopsys translate_off
defparam \ADC_SADDR~output .bus_hold = "false";
defparam \ADC_SADDR~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y34_N2
cycloneive_io_obuf \ADC_SCLK~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADC_SCLK),
	.obar());
// synopsys translate_off
defparam \ADC_SCLK~output .bus_hold = "false";
defparam \ADC_SCLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \DRAM_DQ[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[0]~output .bus_hold = "false";
defparam \DRAM_DQ[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
cycloneive_io_obuf \DRAM_DQ[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[1]~output .bus_hold = "false";
defparam \DRAM_DQ[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
cycloneive_io_obuf \DRAM_DQ[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[2]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[2]~output .bus_hold = "false";
defparam \DRAM_DQ[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cycloneive_io_obuf \DRAM_DQ[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[3]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[3]~output .bus_hold = "false";
defparam \DRAM_DQ[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N2
cycloneive_io_obuf \DRAM_DQ[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[4]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[4]~output .bus_hold = "false";
defparam \DRAM_DQ[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N2
cycloneive_io_obuf \DRAM_DQ[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[5]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[5]~output .bus_hold = "false";
defparam \DRAM_DQ[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N9
cycloneive_io_obuf \DRAM_DQ[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[6]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[6]~output .bus_hold = "false";
defparam \DRAM_DQ[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N16
cycloneive_io_obuf \DRAM_DQ[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[7]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[7]~output .bus_hold = "false";
defparam \DRAM_DQ[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \DRAM_DQ[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[8]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[8]~output .bus_hold = "false";
defparam \DRAM_DQ[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \DRAM_DQ[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[9]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[9]~output .bus_hold = "false";
defparam \DRAM_DQ[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \DRAM_DQ[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[10]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[10]~output .bus_hold = "false";
defparam \DRAM_DQ[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \DRAM_DQ[11]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[11]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[11]~output .bus_hold = "false";
defparam \DRAM_DQ[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N23
cycloneive_io_obuf \DRAM_DQ[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[12]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[12]~output .bus_hold = "false";
defparam \DRAM_DQ[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \DRAM_DQ[13]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[13]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[13]~output .bus_hold = "false";
defparam \DRAM_DQ[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \DRAM_DQ[14]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[14]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[14]~output .bus_hold = "false";
defparam \DRAM_DQ[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N9
cycloneive_io_obuf \DRAM_DQ[15]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[15]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[15]~output .bus_hold = "false";
defparam \DRAM_DQ[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N2
cycloneive_io_obuf \I2C_SDAT~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(I2C_SDAT),
	.obar());
// synopsys translate_off
defparam \I2C_SDAT~output .bus_hold = "false";
defparam \I2C_SDAT~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X47_Y34_N23
cycloneive_io_obuf \GPIO_2[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_2[0]),
	.obar());
// synopsys translate_off
defparam \GPIO_2[0]~output .bus_hold = "false";
defparam \GPIO_2[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y22_N2
cycloneive_io_obuf \GPIO_2[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_2[1]),
	.obar());
// synopsys translate_off
defparam \GPIO_2[1]~output .bus_hold = "false";
defparam \GPIO_2[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X51_Y34_N2
cycloneive_io_obuf \GPIO_2[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_2[2]),
	.obar());
// synopsys translate_off
defparam \GPIO_2[2]~output .bus_hold = "false";
defparam \GPIO_2[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y30_N9
cycloneive_io_obuf \GPIO_2[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_2[3]),
	.obar());
// synopsys translate_off
defparam \GPIO_2[3]~output .bus_hold = "false";
defparam \GPIO_2[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y30_N2
cycloneive_io_obuf \GPIO_2[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_2[4]),
	.obar());
// synopsys translate_off
defparam \GPIO_2[4]~output .bus_hold = "false";
defparam \GPIO_2[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y25_N2
cycloneive_io_obuf \GPIO_2[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_2[5]),
	.obar());
// synopsys translate_off
defparam \GPIO_2[5]~output .bus_hold = "false";
defparam \GPIO_2[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y26_N23
cycloneive_io_obuf \GPIO_2[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_2[6]),
	.obar());
// synopsys translate_off
defparam \GPIO_2[6]~output .bus_hold = "false";
defparam \GPIO_2[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X51_Y34_N9
cycloneive_io_obuf \GPIO_2[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_2[7]),
	.obar());
// synopsys translate_off
defparam \GPIO_2[7]~output .bus_hold = "false";
defparam \GPIO_2[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y22_N9
cycloneive_io_obuf \GPIO_2[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_2[8]),
	.obar());
// synopsys translate_off
defparam \GPIO_2[8]~output .bus_hold = "false";
defparam \GPIO_2[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y21_N16
cycloneive_io_obuf \GPIO_2[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_2[9]),
	.obar());
// synopsys translate_off
defparam \GPIO_2[9]~output .bus_hold = "false";
defparam \GPIO_2[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y24_N23
cycloneive_io_obuf \GPIO_2[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_2[10]),
	.obar());
// synopsys translate_off
defparam \GPIO_2[10]~output .bus_hold = "false";
defparam \GPIO_2[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y20_N23
cycloneive_io_obuf \GPIO_2[11]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_2[11]),
	.obar());
// synopsys translate_off
defparam \GPIO_2[11]~output .bus_hold = "false";
defparam \GPIO_2[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y20_N16
cycloneive_io_obuf \GPIO_2[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_2[12]),
	.obar());
// synopsys translate_off
defparam \GPIO_2[12]~output .bus_hold = "false";
defparam \GPIO_2[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X1_Y34_N9
cycloneive_io_obuf \GPIO_0[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[0]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[0]~output .bus_hold = "false";
defparam \GPIO_0[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X1_Y34_N2
cycloneive_io_obuf \GPIO_0[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[1]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[1]~output .bus_hold = "false";
defparam \GPIO_0[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X7_Y34_N9
cycloneive_io_obuf \GPIO_0[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[2]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[2]~output .bus_hold = "false";
defparam \GPIO_0[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X7_Y34_N16
cycloneive_io_obuf \GPIO_0[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[3]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[3]~output .bus_hold = "false";
defparam \GPIO_0[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X3_Y34_N2
cycloneive_io_obuf \GPIO_0[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[4]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[4]~output .bus_hold = "false";
defparam \GPIO_0[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X7_Y34_N2
cycloneive_io_obuf \GPIO_0[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[5]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[5]~output .bus_hold = "false";
defparam \GPIO_0[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X9_Y34_N23
cycloneive_io_obuf \GPIO_0[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[6]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[6]~output .bus_hold = "false";
defparam \GPIO_0[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X11_Y34_N2
cycloneive_io_obuf \GPIO_0[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[7]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[7]~output .bus_hold = "false";
defparam \GPIO_0[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X14_Y34_N23
cycloneive_io_obuf \GPIO_0[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[8]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[8]~output .bus_hold = "false";
defparam \GPIO_0[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X5_Y34_N16
cycloneive_io_obuf \GPIO_0[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[9]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[9]~output .bus_hold = "false";
defparam \GPIO_0[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X16_Y34_N9
cycloneive_io_obuf \GPIO_0[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[10]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[10]~output .bus_hold = "false";
defparam \GPIO_0[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X16_Y34_N2
cycloneive_io_obuf \GPIO_0[11]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[11]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[11]~output .bus_hold = "false";
defparam \GPIO_0[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X18_Y34_N2
cycloneive_io_obuf \GPIO_0[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[12]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[12]~output .bus_hold = "false";
defparam \GPIO_0[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X9_Y34_N9
cycloneive_io_obuf \GPIO_0[13]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[13]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[13]~output .bus_hold = "false";
defparam \GPIO_0[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N23
cycloneive_io_obuf \GPIO_0[14]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[14]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[14]~output .bus_hold = "false";
defparam \GPIO_0[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X18_Y34_N23
cycloneive_io_obuf \GPIO_0[15]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[15]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[15]~output .bus_hold = "false";
defparam \GPIO_0[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X23_Y34_N16
cycloneive_io_obuf \GPIO_0[16]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[16]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[16]~output .bus_hold = "false";
defparam \GPIO_0[16]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X14_Y34_N16
cycloneive_io_obuf \GPIO_0[17]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[17]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[17]~output .bus_hold = "false";
defparam \GPIO_0[17]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X16_Y34_N16
cycloneive_io_obuf \GPIO_0[18]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[18]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[18]~output .bus_hold = "false";
defparam \GPIO_0[18]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X23_Y34_N23
cycloneive_io_obuf \GPIO_0[19]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[19]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[19]~output .bus_hold = "false";
defparam \GPIO_0[19]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N9
cycloneive_io_obuf \GPIO_0[20]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[20]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[20]~output .bus_hold = "false";
defparam \GPIO_0[20]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N16
cycloneive_io_obuf \GPIO_0[21]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[21]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[21]~output .bus_hold = "false";
defparam \GPIO_0[21]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X34_Y34_N2
cycloneive_io_obuf \GPIO_0[22]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[22]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[22]~output .bus_hold = "false";
defparam \GPIO_0[22]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X29_Y34_N16
cycloneive_io_obuf \GPIO_0[23]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[23]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[23]~output .bus_hold = "false";
defparam \GPIO_0[23]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y34_N2
cycloneive_io_obuf \GPIO_0[24]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[24]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[24]~output .bus_hold = "false";
defparam \GPIO_0[24]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y34_N9
cycloneive_io_obuf \GPIO_0[25]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[25]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[25]~output .bus_hold = "false";
defparam \GPIO_0[25]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X45_Y34_N9
cycloneive_io_obuf \GPIO_0[26]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[26]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[26]~output .bus_hold = "false";
defparam \GPIO_0[26]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X45_Y34_N16
cycloneive_io_obuf \GPIO_0[27]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[27]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[27]~output .bus_hold = "false";
defparam \GPIO_0[27]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X38_Y34_N2
cycloneive_io_obuf \GPIO_0[28]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[28]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[28]~output .bus_hold = "false";
defparam \GPIO_0[28]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X40_Y34_N9
cycloneive_io_obuf \GPIO_0[29]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[29]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[29]~output .bus_hold = "false";
defparam \GPIO_0[29]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X43_Y34_N16
cycloneive_io_obuf \GPIO_0[30]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[30]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[30]~output .bus_hold = "false";
defparam \GPIO_0[30]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X51_Y34_N16
cycloneive_io_obuf \GPIO_0[31]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[31]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[31]~output .bus_hold = "false";
defparam \GPIO_0[31]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X51_Y34_N23
cycloneive_io_obuf \GPIO_0[32]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[32]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[32]~output .bus_hold = "false";
defparam \GPIO_0[32]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X43_Y34_N23
cycloneive_io_obuf \GPIO_0[33]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[33]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[33]~output .bus_hold = "false";
defparam \GPIO_0[33]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y21_N23
cycloneive_io_obuf \GPIO_1[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[0]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[0]~output .bus_hold = "false";
defparam \GPIO_1[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \GPIO_1[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[1]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[1]~output .bus_hold = "false";
defparam \GPIO_1[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \GPIO_1[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[2]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[2]~output .bus_hold = "false";
defparam \GPIO_1[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \GPIO_1[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[3]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[3]~output .bus_hold = "false";
defparam \GPIO_1[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
cycloneive_io_obuf \GPIO_1[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[4]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[4]~output .bus_hold = "false";
defparam \GPIO_1[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N9
cycloneive_io_obuf \GPIO_1[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[5]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[5]~output .bus_hold = "false";
defparam \GPIO_1[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N16
cycloneive_io_obuf \GPIO_1[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[6]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[6]~output .bus_hold = "false";
defparam \GPIO_1[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N23
cycloneive_io_obuf \GPIO_1[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[7]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[7]~output .bus_hold = "false";
defparam \GPIO_1[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N16
cycloneive_io_obuf \GPIO_1[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[8]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[8]~output .bus_hold = "false";
defparam \GPIO_1[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N2
cycloneive_io_obuf \GPIO_1[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[9]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[9]~output .bus_hold = "false";
defparam \GPIO_1[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneive_io_obuf \GPIO_1[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[10]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[10]~output .bus_hold = "false";
defparam \GPIO_1[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N23
cycloneive_io_obuf \GPIO_1[11]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[11]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[11]~output .bus_hold = "false";
defparam \GPIO_1[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N23
cycloneive_io_obuf \GPIO_1[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[12]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[12]~output .bus_hold = "false";
defparam \GPIO_1[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \GPIO_1[13]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[13]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[13]~output .bus_hold = "false";
defparam \GPIO_1[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cycloneive_io_obuf \GPIO_1[14]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[14]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[14]~output .bus_hold = "false";
defparam \GPIO_1[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N16
cycloneive_io_obuf \GPIO_1[15]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[15]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[15]~output .bus_hold = "false";
defparam \GPIO_1[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y11_N9
cycloneive_io_obuf \GPIO_1[16]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[16]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[16]~output .bus_hold = "false";
defparam \GPIO_1[16]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y12_N2
cycloneive_io_obuf \GPIO_1[17]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[17]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[17]~output .bus_hold = "false";
defparam \GPIO_1[17]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y8_N23
cycloneive_io_obuf \GPIO_1[18]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[18]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[18]~output .bus_hold = "false";
defparam \GPIO_1[18]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y11_N2
cycloneive_io_obuf \GPIO_1[19]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[19]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[19]~output .bus_hold = "false";
defparam \GPIO_1[19]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y6_N16
cycloneive_io_obuf \GPIO_1[20]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[20]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[20]~output .bus_hold = "false";
defparam \GPIO_1[20]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y7_N9
cycloneive_io_obuf \GPIO_1[21]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[21]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[21]~output .bus_hold = "false";
defparam \GPIO_1[21]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
cycloneive_io_obuf \GPIO_1[22]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[22]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[22]~output .bus_hold = "false";
defparam \GPIO_1[22]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y9_N23
cycloneive_io_obuf \GPIO_1[23]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[23]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[23]~output .bus_hold = "false";
defparam \GPIO_1[23]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y9_N16
cycloneive_io_obuf \GPIO_1[24]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[24]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[24]~output .bus_hold = "false";
defparam \GPIO_1[24]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \GPIO_1[25]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[25]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[25]~output .bus_hold = "false";
defparam \GPIO_1[25]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y9_N9
cycloneive_io_obuf \GPIO_1[26]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[26]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[26]~output .bus_hold = "false";
defparam \GPIO_1[26]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y6_N23
cycloneive_io_obuf \GPIO_1[27]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[27]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[27]~output .bus_hold = "false";
defparam \GPIO_1[27]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N23
cycloneive_io_obuf \GPIO_1[28]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[28]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[28]~output .bus_hold = "false";
defparam \GPIO_1[28]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y10_N16
cycloneive_io_obuf \GPIO_1[29]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[29]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[29]~output .bus_hold = "false";
defparam \GPIO_1[29]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y14_N9
cycloneive_io_obuf \GPIO_1[30]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[30]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[30]~output .bus_hold = "false";
defparam \GPIO_1[30]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y13_N9
cycloneive_io_obuf \GPIO_1[31]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[31]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[31]~output .bus_hold = "false";
defparam \GPIO_1[31]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y16_N9
cycloneive_io_obuf \GPIO_1[32]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[32]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[32]~output .bus_hold = "false";
defparam \GPIO_1[32]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y15_N9
cycloneive_io_obuf \GPIO_1[33]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[33]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[33]~output .bus_hold = "false";
defparam \GPIO_1[33]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N15
cycloneive_io_obuf \altera_reserved_tdo~output (
	.i(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(altera_reserved_tdo),
	.obar());
// synopsys translate_off
defparam \altera_reserved_tdo~output .bus_hold = "false";
defparam \altera_reserved_tdo~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N22
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N22
cycloneive_io_ibuf \altera_reserved_tms~input (
	.i(altera_reserved_tms),
	.ibar(gnd),
	.o(\altera_reserved_tms~input_o ));
// synopsys translate_off
defparam \altera_reserved_tms~input .bus_hold = "false";
defparam \altera_reserved_tms~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y19_N22
cycloneive_io_ibuf \altera_reserved_tck~input (
	.i(altera_reserved_tck),
	.ibar(gnd),
	.o(\altera_reserved_tck~input_o ));
// synopsys translate_off
defparam \altera_reserved_tck~input .bus_hold = "false";
defparam \altera_reserved_tck~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y20_N22
cycloneive_io_ibuf \altera_reserved_tdi~input (
	.i(altera_reserved_tdi),
	.ibar(gnd),
	.o(\altera_reserved_tdi~input_o ));
// synopsys translate_off
defparam \altera_reserved_tdi~input .bus_hold = "false";
defparam \altera_reserved_tdi~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N4
cycloneive_lcell_comb \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12 (
	.dataa(gnd),
	.datab(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout ),
	.cout(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13 ));
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12 .lut_mask = 16'h33CC;
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N6
cycloneive_lcell_comb \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15 (
	.dataa(gnd),
	.datab(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13 ),
	.combout(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ),
	.cout(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16 ));
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15 .lut_mask = 16'h3C3F;
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N8
cycloneive_lcell_comb \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17 (
	.dataa(gnd),
	.datab(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16 ),
	.combout(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17_combout ),
	.cout(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18 ));
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17 .lut_mask = 16'hC30C;
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N10
cycloneive_lcell_comb \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19 (
	.dataa(gnd),
	.datab(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18 ),
	.combout(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19_combout ),
	.cout(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20 ));
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19 .lut_mask = 16'h3C3F;
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N12
cycloneive_lcell_comb \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21 (
	.dataa(gnd),
	.datab(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20 ),
	.combout(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21_combout ),
	.cout(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22 ));
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21 .lut_mask = 16'hC30C;
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N14
cycloneive_lcell_comb \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23 (
	.dataa(gnd),
	.datab(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22 ),
	.combout(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23_combout ),
	.cout(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24 ));
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23 .lut_mask = 16'h3C3F;
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N16
cycloneive_lcell_comb \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25 (
	.dataa(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24 ),
	.combout(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25_combout ),
	.cout(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26 ));
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25 .lut_mask = 16'hA50A;
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N18
cycloneive_lcell_comb \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27 (
	.dataa(gnd),
	.datab(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26 ),
	.combout(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27_combout ),
	.cout(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28 ));
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27 .lut_mask = 16'h3C3F;
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N20
cycloneive_lcell_comb \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29 (
	.dataa(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28 ),
	.combout(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29_combout ),
	.cout(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30 ));
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29 .lut_mask = 16'hA50A;
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N22
cycloneive_lcell_comb \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31 (
	.dataa(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30 ),
	.combout(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31_combout ),
	.cout(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32 ));
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31 .lut_mask = 16'h5A5F;
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N24
cycloneive_lcell_comb \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~33 (
	.dataa(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32 ),
	.combout(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~33_combout ),
	.cout(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34 ));
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~33 .lut_mask = 16'hA50A;
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N26
cycloneive_lcell_comb \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~35 (
	.dataa(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34 ),
	.combout(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~35_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~35 .lut_mask = 16'h5A5A;
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: JTAG_X1_Y17_N0
cycloneive_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~input_o ),
	.tck(\altera_reserved_tck~input_o ),
	.tdi(\altera_reserved_tdi~input_o ),
	.tdoutap(gnd),
	.tdouser(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: LCCOMB_X18_Y22_N2
cycloneive_lcell_comb \RAM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.cin(gnd),
	.combout(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N24
cycloneive_lcell_comb \RAM1|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.cin(gnd),
	.combout(\RAM1|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 16'hFFCC;
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .lut_mask = 16'h0A0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y20_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .lut_mask = 16'h0FF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y20_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .lut_mask = 16'h5AF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y20_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .lut_mask = 16'h3030;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .lut_mask = 16'hFFFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y18_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .lut_mask = 16'hF0A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y18_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .lut_mask = 16'hFCFC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y18_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .lut_mask = 16'hA0A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y18_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .lut_mask = 16'hE0E0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y18_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .lut_mask = 16'h3300;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .lut_mask = 16'hFFFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .lut_mask = 16'hCCC0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .lut_mask = 16'hFFF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .lut_mask = 16'hCC00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .lut_mask = 16'hCC88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .lut_mask = 16'hFEFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .lut_mask = 16'hCCC8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 .lut_mask = 16'hC0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .lut_mask = 16'h3373;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y20_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y20_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y20_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .lut_mask = 16'h0002;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .lut_mask = 16'h0001;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .lut_mask = 16'h0020;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 .lut_mask = 16'hCCF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N0
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .lut_mask = 16'hE000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y18_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y22_N5
dffeas \RAM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\RAM1|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .is_wysiwyg = "true";
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 (
	.dataa(gnd),
	.datab(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .lut_mask = 16'hCFC0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 .lut_mask = 16'hFC0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .lut_mask = 16'hA808;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0 .lut_mask = 16'hC000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2 .lut_mask = 16'hAA24;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 .lut_mask = 16'h3000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3 .lut_mask = 16'hBCF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4 .lut_mask = 16'h0303;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 .lut_mask = 16'hD850;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y18_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y20_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~6 .lut_mask = 16'h0200;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 .lut_mask = 16'hACAC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 .lut_mask = 16'hEAFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N30
cycloneive_lcell_comb \RAM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.cin(gnd),
	.combout(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y22_N31
dffeas \RAM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\RAM1|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .is_wysiwyg = "true";
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 .lut_mask = 16'hE222;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9 .lut_mask = 16'hF870;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .lut_mask = 16'hC000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N0
cycloneive_lcell_comb \RAM1|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.cin(gnd),
	.combout(\RAM1|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 16'h4000;
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y22_N3
dffeas \RAM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\RAM1|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .is_wysiwyg = "true";
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y22_N13
dffeas \RAM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\RAM1|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .is_wysiwyg = "true";
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N6
cycloneive_lcell_comb \RAM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.cin(gnd),
	.combout(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y22_N7
dffeas \RAM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\RAM1|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .is_wysiwyg = "true";
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 .lut_mask = 16'hF3C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 (
	.dataa(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .lut_mask = 16'hBB88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 (
	.dataa(gnd),
	.datab(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .lut_mask = 16'hCFC0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N16
cycloneive_lcell_comb \RAM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.cin(gnd),
	.combout(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y22_N17
dffeas \RAM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\RAM1|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .is_wysiwyg = "true";
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datab(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 .lut_mask = 16'hCACA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y21_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N8
cycloneive_lcell_comb \RAM1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(\RAM1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.cin(gnd),
	.combout(\RAM1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 16'hCCFC;
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y22_N9
dffeas \RAM1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\RAM1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .is_wysiwyg = "true";
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 (
	.dataa(gnd),
	.datab(\RAM1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .lut_mask = 16'hCFC0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N30
cycloneive_lcell_comb \RAM1|altsyncram_component|auto_generated|mgl_prim2|process_0~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.cin(gnd),
	.combout(\RAM1|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|process_0~4 .lut_mask = 16'h4000;
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|process_0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N8
cycloneive_lcell_comb \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.cin(gnd),
	.combout(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 .lut_mask = 16'h2000;
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N10
cycloneive_lcell_comb \RAM1|altsyncram_component|auto_generated|mgl_prim2|process_1~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM1|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|process_1~0 .lut_mask = 16'h0505;
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|process_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N2
cycloneive_lcell_comb \RAM1|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\RAM1|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ),
	.cin(gnd),
	.combout(\RAM1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 16'hFFBF;
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N20
cycloneive_lcell_comb \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 (
	.dataa(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datab(\RAM1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.cin(gnd),
	.combout(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .lut_mask = 16'h43F0;
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N21
dffeas \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .is_wysiwyg = "true";
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N22
cycloneive_lcell_comb \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 (
	.dataa(\RAM1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datab(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 .lut_mask = 16'h34F0;
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N23
dffeas \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .is_wysiwyg = "true";
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N24
cycloneive_lcell_comb \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 (
	.dataa(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datab(\RAM1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .lut_mask = 16'h43C3;
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N25
dffeas \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .is_wysiwyg = "true";
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N26
cycloneive_lcell_comb \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 .lut_mask = 16'h0080;
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N2
cycloneive_lcell_comb \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~14 (
	.dataa(gnd),
	.datab(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ),
	.datac(\RAM1|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.datad(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ),
	.cin(gnd),
	.combout(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~14_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~14 .lut_mask = 16'hFFFC;
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N27
dffeas \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~35_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RAM1|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .is_wysiwyg = "true";
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y21_N25
dffeas \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~33_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RAM1|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .is_wysiwyg = "true";
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y21_N23
dffeas \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RAM1|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .is_wysiwyg = "true";
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y21_N21
dffeas \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RAM1|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .is_wysiwyg = "true";
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y21_N19
dffeas \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RAM1|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .is_wysiwyg = "true";
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y21_N17
dffeas \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RAM1|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .is_wysiwyg = "true";
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y21_N15
dffeas \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RAM1|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .is_wysiwyg = "true";
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y21_N13
dffeas \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RAM1|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .is_wysiwyg = "true";
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y21_N11
dffeas \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RAM1|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .is_wysiwyg = "true";
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y21_N9
dffeas \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RAM1|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .is_wysiwyg = "true";
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y21_N7
dffeas \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RAM1|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .is_wysiwyg = "true";
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y21_N5
dffeas \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RAM1|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .is_wysiwyg = "true";
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y22_N19
dffeas \RAM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.clrn(!\RAM1|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .is_wysiwyg = "true";
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 (
	.dataa(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .lut_mask = 16'hBB88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .lut_mask = 16'hCCF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y18_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 .lut_mask = 16'h0202;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 .lut_mask = 16'h8C88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .lut_mask = 16'hE2E2;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N24
cycloneive_lcell_comb \RAM1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(gnd),
	.datac(\RAM1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.cin(gnd),
	.combout(\RAM1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 16'hAAF0;
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N25
dffeas \RAM1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\RAM1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .is_wysiwyg = "true";
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y21_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N8
cycloneive_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y14_N1
cycloneive_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y22_N31
dffeas \cpu|instruction[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Equal2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instruction [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instruction[6] .is_wysiwyg = "true";
defparam \cpu|instruction[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N0
cycloneive_lcell_comb \cpu|instruction[5]~feeder (
// Equation(s):
// \cpu|instruction[5]~feeder_combout  = \RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.cin(gnd),
	.combout(\cpu|instruction[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|instruction[5]~feeder .lut_mask = 16'hFF00;
defparam \cpu|instruction[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N1
dffeas \cpu|instruction[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|instruction[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Equal2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instruction [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instruction[5] .is_wysiwyg = "true";
defparam \cpu|instruction[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N4
cycloneive_lcell_comb \cpu|Add7~0 (
// Equation(s):
// \cpu|Add7~0_combout  = \cpu|pc [1] $ (VCC)
// \cpu|Add7~1  = CARRY(\cpu|pc [1])

	.dataa(\cpu|pc [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|Add7~0_combout ),
	.cout(\cpu|Add7~1 ));
// synopsys translate_off
defparam \cpu|Add7~0 .lut_mask = 16'h55AA;
defparam \cpu|Add7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N6
cycloneive_lcell_comb \cpu|Add7~2 (
// Equation(s):
// \cpu|Add7~2_combout  = (\cpu|pc [2] & (!\cpu|Add7~1 )) # (!\cpu|pc [2] & ((\cpu|Add7~1 ) # (GND)))
// \cpu|Add7~3  = CARRY((!\cpu|Add7~1 ) # (!\cpu|pc [2]))

	.dataa(\cpu|pc [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add7~1 ),
	.combout(\cpu|Add7~2_combout ),
	.cout(\cpu|Add7~3 ));
// synopsys translate_off
defparam \cpu|Add7~2 .lut_mask = 16'h5A5F;
defparam \cpu|Add7~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N10
cycloneive_lcell_comb \cpu|Add6~0 (
// Equation(s):
// \cpu|Add6~0_combout  = \cpu|pc [2] $ (VCC)
// \cpu|Add6~1  = CARRY(\cpu|pc [2])

	.dataa(gnd),
	.datab(\cpu|pc [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|Add6~0_combout ),
	.cout(\cpu|Add6~1 ));
// synopsys translate_off
defparam \cpu|Add6~0 .lut_mask = 16'h33CC;
defparam \cpu|Add6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N8
cycloneive_lcell_comb \cpu|Add7~4 (
// Equation(s):
// \cpu|Add7~4_combout  = (\cpu|pc [3] & (\cpu|Add7~3  $ (GND))) # (!\cpu|pc [3] & (!\cpu|Add7~3  & VCC))
// \cpu|Add7~5  = CARRY((\cpu|pc [3] & !\cpu|Add7~3 ))

	.dataa(gnd),
	.datab(\cpu|pc [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add7~3 ),
	.combout(\cpu|Add7~4_combout ),
	.cout(\cpu|Add7~5 ));
// synopsys translate_off
defparam \cpu|Add7~4 .lut_mask = 16'hC30C;
defparam \cpu|Add7~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N12
cycloneive_lcell_comb \cpu|Add6~2 (
// Equation(s):
// \cpu|Add6~2_combout  = (\cpu|pc [3] & (!\cpu|Add6~1 )) # (!\cpu|pc [3] & ((\cpu|Add6~1 ) # (GND)))
// \cpu|Add6~3  = CARRY((!\cpu|Add6~1 ) # (!\cpu|pc [3]))

	.dataa(gnd),
	.datab(\cpu|pc [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add6~1 ),
	.combout(\cpu|Add6~2_combout ),
	.cout(\cpu|Add6~3 ));
// synopsys translate_off
defparam \cpu|Add6~2 .lut_mask = 16'h3C3F;
defparam \cpu|Add6~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N6
cycloneive_lcell_comb \cpu|Mux21~6 (
// Equation(s):
// \cpu|Mux21~6_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [5] & \RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.datad(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.cin(gnd),
	.combout(\cpu|Mux21~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux21~6 .lut_mask = 16'hF000;
defparam \cpu|Mux21~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N14
cycloneive_lcell_comb \cpu|Add6~4 (
// Equation(s):
// \cpu|Add6~4_combout  = (\cpu|pc [4] & (\cpu|Add6~3  $ (GND))) # (!\cpu|pc [4] & (!\cpu|Add6~3  & VCC))
// \cpu|Add6~5  = CARRY((\cpu|pc [4] & !\cpu|Add6~3 ))

	.dataa(gnd),
	.datab(\cpu|pc [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add6~3 ),
	.combout(\cpu|Add6~4_combout ),
	.cout(\cpu|Add6~5 ));
// synopsys translate_off
defparam \cpu|Add6~4 .lut_mask = 16'hC30C;
defparam \cpu|Add6~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N16
cycloneive_lcell_comb \cpu|Add6~6 (
// Equation(s):
// \cpu|Add6~6_combout  = (\cpu|pc [5] & (!\cpu|Add6~5 )) # (!\cpu|pc [5] & ((\cpu|Add6~5 ) # (GND)))
// \cpu|Add6~7  = CARRY((!\cpu|Add6~5 ) # (!\cpu|pc [5]))

	.dataa(\cpu|pc [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add6~5 ),
	.combout(\cpu|Add6~6_combout ),
	.cout(\cpu|Add6~7 ));
// synopsys translate_off
defparam \cpu|Add6~6 .lut_mask = 16'h5A5F;
defparam \cpu|Add6~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N10
cycloneive_lcell_comb \cpu|pc~58 (
// Equation(s):
// \cpu|pc~58_combout  = (\cpu|pc[5]~48_combout  & (((\cpu|pc[5]~47_combout )))) # (!\cpu|pc[5]~48_combout  & ((\cpu|pc[5]~47_combout  & (\cpu|Add6~6_combout )) # (!\cpu|pc[5]~47_combout  & ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [5])))))

	.dataa(\cpu|Add6~6_combout ),
	.datab(\cpu|pc[5]~48_combout ),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.datad(\cpu|pc[5]~47_combout ),
	.cin(gnd),
	.combout(\cpu|pc~58_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pc~58 .lut_mask = 16'hEE30;
defparam \cpu|pc~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N14
cycloneive_lcell_comb \cpu|registers_data[1][4]~feeder (
// Equation(s):
// \cpu|registers_data[1][4]~feeder_combout  = \cpu|registers_data~138_combout 

	.dataa(gnd),
	.datab(\cpu|registers_data~138_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|registers_data[1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[1][4]~feeder .lut_mask = 16'hCCCC;
defparam \cpu|registers_data[1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N6
cycloneive_lcell_comb \cpu|Equal2~1 (
// Equation(s):
// \cpu|Equal2~1_combout  = (\cpu|stage [0] & (!\cpu|stage [2] & !\cpu|stage [1]))

	.dataa(\cpu|stage [0]),
	.datab(\cpu|stage [2]),
	.datac(gnd),
	.datad(\cpu|stage [1]),
	.cin(gnd),
	.combout(\cpu|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal2~1 .lut_mask = 16'h0022;
defparam \cpu|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N1
dffeas \cpu|instruction[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instruction [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instruction[12] .is_wysiwyg = "true";
defparam \cpu|instruction[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N21
dffeas \cpu|instruction[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instruction [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instruction[14] .is_wysiwyg = "true";
defparam \cpu|instruction[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N8
cycloneive_lcell_comb \cpu|Equal15~3 (
// Equation(s):
// \cpu|Equal15~3_combout  = (!\cpu|instruction [12] & (!\cpu|instruction [15] & (\cpu|instruction [14] & \cpu|instruction [13])))

	.dataa(\cpu|instruction [12]),
	.datab(\cpu|instruction [15]),
	.datac(\cpu|instruction [14]),
	.datad(\cpu|instruction [13]),
	.cin(gnd),
	.combout(\cpu|Equal15~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal15~3 .lut_mask = 16'h1000;
defparam \cpu|Equal15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N10
cycloneive_lcell_comb \cpu|Add7~6 (
// Equation(s):
// \cpu|Add7~6_combout  = (\cpu|pc [4] & (!\cpu|Add7~5 )) # (!\cpu|pc [4] & ((\cpu|Add7~5 ) # (GND)))
// \cpu|Add7~7  = CARRY((!\cpu|Add7~5 ) # (!\cpu|pc [4]))

	.dataa(\cpu|pc [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add7~5 ),
	.combout(\cpu|Add7~6_combout ),
	.cout(\cpu|Add7~7 ));
// synopsys translate_off
defparam \cpu|Add7~6 .lut_mask = 16'h5A5F;
defparam \cpu|Add7~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N12
cycloneive_lcell_comb \cpu|Add7~8 (
// Equation(s):
// \cpu|Add7~8_combout  = (\cpu|pc [5] & (\cpu|Add7~7  $ (GND))) # (!\cpu|pc [5] & (!\cpu|Add7~7  & VCC))
// \cpu|Add7~9  = CARRY((\cpu|pc [5] & !\cpu|Add7~7 ))

	.dataa(gnd),
	.datab(\cpu|pc [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add7~7 ),
	.combout(\cpu|Add7~8_combout ),
	.cout(\cpu|Add7~9 ));
// synopsys translate_off
defparam \cpu|Add7~8 .lut_mask = 16'hC30C;
defparam \cpu|Add7~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N14
cycloneive_lcell_comb \cpu|Add7~10 (
// Equation(s):
// \cpu|Add7~10_combout  = (\cpu|pc [6] & (!\cpu|Add7~9 )) # (!\cpu|pc [6] & ((\cpu|Add7~9 ) # (GND)))
// \cpu|Add7~11  = CARRY((!\cpu|Add7~9 ) # (!\cpu|pc [6]))

	.dataa(\cpu|pc [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add7~9 ),
	.combout(\cpu|Add7~10_combout ),
	.cout(\cpu|Add7~11 ));
// synopsys translate_off
defparam \cpu|Add7~10 .lut_mask = 16'h5A5F;
defparam \cpu|Add7~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N16
cycloneive_lcell_comb \cpu|Add7~12 (
// Equation(s):
// \cpu|Add7~12_combout  = (\cpu|pc [7] & (\cpu|Add7~11  $ (GND))) # (!\cpu|pc [7] & (!\cpu|Add7~11  & VCC))
// \cpu|Add7~13  = CARRY((\cpu|pc [7] & !\cpu|Add7~11 ))

	.dataa(\cpu|pc [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add7~11 ),
	.combout(\cpu|Add7~12_combout ),
	.cout(\cpu|Add7~13 ));
// synopsys translate_off
defparam \cpu|Add7~12 .lut_mask = 16'hA50A;
defparam \cpu|Add7~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N18
cycloneive_lcell_comb \cpu|Add6~8 (
// Equation(s):
// \cpu|Add6~8_combout  = (\cpu|pc [6] & (\cpu|Add6~7  $ (GND))) # (!\cpu|pc [6] & (!\cpu|Add6~7  & VCC))
// \cpu|Add6~9  = CARRY((\cpu|pc [6] & !\cpu|Add6~7 ))

	.dataa(\cpu|pc [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add6~7 ),
	.combout(\cpu|Add6~8_combout ),
	.cout(\cpu|Add6~9 ));
// synopsys translate_off
defparam \cpu|Add6~8 .lut_mask = 16'hA50A;
defparam \cpu|Add6~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N20
cycloneive_lcell_comb \cpu|Add6~10 (
// Equation(s):
// \cpu|Add6~10_combout  = (\cpu|pc [7] & (!\cpu|Add6~9 )) # (!\cpu|pc [7] & ((\cpu|Add6~9 ) # (GND)))
// \cpu|Add6~11  = CARRY((!\cpu|Add6~9 ) # (!\cpu|pc [7]))

	.dataa(gnd),
	.datab(\cpu|pc [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add6~9 ),
	.combout(\cpu|Add6~10_combout ),
	.cout(\cpu|Add6~11 ));
// synopsys translate_off
defparam \cpu|Add6~10 .lut_mask = 16'h3C3F;
defparam \cpu|Add6~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N30
cycloneive_lcell_comb \cpu|pc~62 (
// Equation(s):
// \cpu|pc~62_combout  = (\cpu|pc[5]~47_combout  & ((\cpu|Add6~10_combout ) # ((\cpu|pc[5]~48_combout )))) # (!\cpu|pc[5]~47_combout  & (((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7] & !\cpu|pc[5]~48_combout ))))

	.dataa(\cpu|pc[5]~47_combout ),
	.datab(\cpu|Add6~10_combout ),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datad(\cpu|pc[5]~48_combout ),
	.cin(gnd),
	.combout(\cpu|pc~62_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pc~62 .lut_mask = 16'hAAD8;
defparam \cpu|pc~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N19
dffeas \cpu|instruction[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instruction [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instruction[9] .is_wysiwyg = "true";
defparam \cpu|instruction[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y15_N3
dffeas \cpu|instruction[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instruction [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instruction[10] .is_wysiwyg = "true";
defparam \cpu|instruction[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N24
cycloneive_lcell_comb \cpu|Selector7~0 (
// Equation(s):
// \cpu|Selector7~0_combout  = (\KEY[1]~input_o  & (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7] & (!\cpu|instruction [10] & !\cpu|instruction [11])))

	.dataa(\KEY[1]~input_o ),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datac(\cpu|instruction [10]),
	.datad(\cpu|instruction [11]),
	.cin(gnd),
	.combout(\cpu|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector7~0 .lut_mask = 16'h0002;
defparam \cpu|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N26
cycloneive_lcell_comb \cpu|registers_data~343 (
// Equation(s):
// \cpu|registers_data~343_combout  = (\cpu|registers_data~67_combout  & ((\cpu|instruction [9]) # ((\cpu|instruction [8]) # (!\cpu|Selector7~0_combout ))))

	.dataa(\cpu|registers_data~67_combout ),
	.datab(\cpu|instruction [9]),
	.datac(\cpu|Selector7~0_combout ),
	.datad(\cpu|instruction [8]),
	.cin(gnd),
	.combout(\cpu|registers_data~343_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~343 .lut_mask = 16'hAA8A;
defparam \cpu|registers_data~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N26
cycloneive_lcell_comb \cpu|Equal15~1 (
// Equation(s):
// \cpu|Equal15~1_combout  = (\cpu|instruction [15] & (!\cpu|instruction [12] & (!\cpu|instruction [13] & !\cpu|instruction [14])))

	.dataa(\cpu|instruction [15]),
	.datab(\cpu|instruction [12]),
	.datac(\cpu|instruction [13]),
	.datad(\cpu|instruction [14]),
	.cin(gnd),
	.combout(\cpu|Equal15~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal15~1 .lut_mask = 16'h0002;
defparam \cpu|Equal15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N16
cycloneive_lcell_comb \cpu|Equal15~0 (
// Equation(s):
// \cpu|Equal15~0_combout  = (!\cpu|instruction [15] & (\cpu|instruction [12] & (\cpu|instruction [13] & \cpu|instruction [14])))

	.dataa(\cpu|instruction [15]),
	.datab(\cpu|instruction [12]),
	.datac(\cpu|instruction [13]),
	.datad(\cpu|instruction [14]),
	.cin(gnd),
	.combout(\cpu|Equal15~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal15~0 .lut_mask = 16'h4000;
defparam \cpu|Equal15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N26
cycloneive_lcell_comb \cpu|registers_data~62 (
// Equation(s):
// \cpu|registers_data~62_combout  = (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & (\cpu|Equal15~1_combout  & !\cpu|Equal15~0_combout ))

	.dataa(gnd),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datac(\cpu|Equal15~1_combout ),
	.datad(\cpu|Equal15~0_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~62_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~62 .lut_mask = 16'h0030;
defparam \cpu|registers_data~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N0
cycloneive_lcell_comb \cpu|registers_data~79 (
// Equation(s):
// \cpu|registers_data~79_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & 
// !\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3])))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datad(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.cin(gnd),
	.combout(\cpu|registers_data~79_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~79 .lut_mask = 16'h0020;
defparam \cpu|registers_data~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N10
cycloneive_lcell_comb \cpu|Selector87~0 (
// Equation(s):
// \cpu|Selector87~0_combout  = (\KEY[1]~input_o  & (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7] & (\cpu|instruction [10] & !\cpu|instruction [11])))

	.dataa(\KEY[1]~input_o ),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datac(\cpu|instruction [10]),
	.datad(\cpu|instruction [11]),
	.cin(gnd),
	.combout(\cpu|Selector87~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector87~0 .lut_mask = 16'h0020;
defparam \cpu|Selector87~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N12
cycloneive_lcell_comb \cpu|registers_data~353 (
// Equation(s):
// \cpu|registers_data~353_combout  = (\cpu|registers_data~67_combout  & (((\cpu|instruction [9]) # (!\cpu|instruction [8])) # (!\cpu|Selector87~0_combout )))

	.dataa(\cpu|Selector87~0_combout ),
	.datab(\cpu|instruction [9]),
	.datac(\cpu|instruction [8]),
	.datad(\cpu|registers_data~67_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~353_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~353 .lut_mask = 16'hDF00;
defparam \cpu|registers_data~353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N4
cycloneive_lcell_comb \cpu|registers_data~293 (
// Equation(s):
// \cpu|registers_data~293_combout  = ((\cpu|registers_data[10][7]~q  & \cpu|registers_data~353_combout )) # (!\cpu|registers_data~172_combout )

	.dataa(gnd),
	.datab(\cpu|registers_data~172_combout ),
	.datac(\cpu|registers_data[10][7]~q ),
	.datad(\cpu|registers_data~353_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~293_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~293 .lut_mask = 16'hF333;
defparam \cpu|registers_data~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N26
cycloneive_lcell_comb \cpu|registers_data~184 (
// Equation(s):
// \cpu|registers_data~184_combout  = (!\cpu|instruction [11] & (\cpu|always0~0_combout  & (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7] & \cpu|instruction [10])))

	.dataa(\cpu|instruction [11]),
	.datab(\cpu|always0~0_combout ),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datad(\cpu|instruction [10]),
	.cin(gnd),
	.combout(\cpu|registers_data~184_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~184 .lut_mask = 16'h0400;
defparam \cpu|registers_data~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N28
cycloneive_lcell_comb \cpu|Equal15~2 (
// Equation(s):
// \cpu|Equal15~2_combout  = (\cpu|instruction [15] & (\cpu|instruction [12] & (\cpu|instruction [13] & \cpu|instruction [14])))

	.dataa(\cpu|instruction [15]),
	.datab(\cpu|instruction [12]),
	.datac(\cpu|instruction [13]),
	.datad(\cpu|instruction [14]),
	.cin(gnd),
	.combout(\cpu|Equal15~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal15~2 .lut_mask = 16'h8000;
defparam \cpu|Equal15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N16
cycloneive_lcell_comb \cpu|Equal27~1 (
// Equation(s):
// \cpu|Equal27~1_combout  = (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7] & (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6] & (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [5] & 
// !\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4])))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.datad(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.cin(gnd),
	.combout(\cpu|Equal27~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal27~1 .lut_mask = 16'h0001;
defparam \cpu|Equal27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N20
cycloneive_lcell_comb \cpu|always0~1 (
// Equation(s):
// \cpu|always0~1_combout  = (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & 
// \RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3])))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datad(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.cin(gnd),
	.combout(\cpu|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|always0~1 .lut_mask = 16'h1000;
defparam \cpu|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N18
cycloneive_lcell_comb \cpu|always0~4 (
// Equation(s):
// \cpu|always0~4_combout  = (\cpu|Equal15~2_combout  & (\cpu|Equal27~1_combout  & \cpu|always0~1_combout ))

	.dataa(\cpu|Equal15~2_combout ),
	.datab(\cpu|Equal27~1_combout ),
	.datac(gnd),
	.datad(\cpu|always0~1_combout ),
	.cin(gnd),
	.combout(\cpu|always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|always0~4 .lut_mask = 16'h8800;
defparam \cpu|always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N18
cycloneive_lcell_comb \cpu|registers_data~95 (
// Equation(s):
// \cpu|registers_data~95_combout  = (\cpu|always0~4_combout  & (!\cpu|always0~0_combout  & \KEY[1]~input_o ))

	.dataa(\cpu|always0~4_combout ),
	.datab(\cpu|always0~0_combout ),
	.datac(\KEY[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|registers_data~95_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~95 .lut_mask = 16'h2020;
defparam \cpu|registers_data~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N16
cycloneive_lcell_comb \cpu|Selector31~0 (
// Equation(s):
// \cpu|Selector31~0_combout  = (\cpu|instruction [8] & !\cpu|instruction [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|instruction [8]),
	.datad(\cpu|instruction [9]),
	.cin(gnd),
	.combout(\cpu|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector31~0 .lut_mask = 16'h00F0;
defparam \cpu|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N6
cycloneive_lcell_comb \cpu|Equal15~10 (
// Equation(s):
// \cpu|Equal15~10_combout  = (\cpu|instruction [13] & (\cpu|instruction [12] & (!\cpu|instruction [14] & \cpu|instruction [15])))

	.dataa(\cpu|instruction [13]),
	.datab(\cpu|instruction [12]),
	.datac(\cpu|instruction [14]),
	.datad(\cpu|instruction [15]),
	.cin(gnd),
	.combout(\cpu|Equal15~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal15~10 .lut_mask = 16'h0800;
defparam \cpu|Equal15~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N28
cycloneive_lcell_comb \cpu|Equal15~9 (
// Equation(s):
// \cpu|Equal15~9_combout  = (!\cpu|instruction [13] & (\cpu|instruction [12] & (!\cpu|instruction [14] & !\cpu|instruction [15])))

	.dataa(\cpu|instruction [13]),
	.datab(\cpu|instruction [12]),
	.datac(\cpu|instruction [14]),
	.datad(\cpu|instruction [15]),
	.cin(gnd),
	.combout(\cpu|Equal15~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal15~9 .lut_mask = 16'h0004;
defparam \cpu|Equal15~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N20
cycloneive_lcell_comb \cpu|Equal18~0 (
// Equation(s):
// \cpu|Equal18~0_combout  = (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & 
// \RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2])))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datad(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.cin(gnd),
	.combout(\cpu|Equal18~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal18~0 .lut_mask = 16'h4000;
defparam \cpu|Equal18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N8
cycloneive_lcell_comb \cpu|Selector15~1 (
// Equation(s):
// \cpu|Selector15~1_combout  = (!\cpu|instruction [11] & !\cpu|instruction [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|instruction [11]),
	.datad(\cpu|instruction [10]),
	.cin(gnd),
	.combout(\cpu|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector15~1 .lut_mask = 16'h000F;
defparam \cpu|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N22
cycloneive_lcell_comb \cpu|Equal18~1 (
// Equation(s):
// \cpu|Equal18~1_combout  = (!\cpu|instruction [15] & (!\cpu|instruction [12] & (!\cpu|instruction [13] & !\cpu|instruction [14])))

	.dataa(\cpu|instruction [15]),
	.datab(\cpu|instruction [12]),
	.datac(\cpu|instruction [13]),
	.datad(\cpu|instruction [14]),
	.cin(gnd),
	.combout(\cpu|Equal18~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal18~1 .lut_mask = 16'h0001;
defparam \cpu|Equal18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N0
cycloneive_lcell_comb \cpu|Equal18~2 (
// Equation(s):
// \cpu|Equal18~2_combout  = (\cpu|Selector15~1_combout  & (!\cpu|instruction [9] & (!\cpu|instruction [8] & \cpu|Equal18~1_combout )))

	.dataa(\cpu|Selector15~1_combout ),
	.datab(\cpu|instruction [9]),
	.datac(\cpu|instruction [8]),
	.datad(\cpu|Equal18~1_combout ),
	.cin(gnd),
	.combout(\cpu|Equal18~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal18~2 .lut_mask = 16'h0200;
defparam \cpu|Equal18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N26
cycloneive_lcell_comb \cpu|Equal18~3 (
// Equation(s):
// \cpu|Equal18~3_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [5] & (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7] & (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4] & 
// \RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6])))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.datad(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.cin(gnd),
	.combout(\cpu|Equal18~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal18~3 .lut_mask = 16'h0800;
defparam \cpu|Equal18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N16
cycloneive_lcell_comb \cpu|Equal15~8 (
// Equation(s):
// \cpu|Equal15~8_combout  = (\cpu|instruction [13] & (!\cpu|instruction [12] & (!\cpu|instruction [14] & !\cpu|instruction [15])))

	.dataa(\cpu|instruction [13]),
	.datab(\cpu|instruction [12]),
	.datac(\cpu|instruction [14]),
	.datad(\cpu|instruction [15]),
	.cin(gnd),
	.combout(\cpu|Equal15~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal15~8 .lut_mask = 16'h0002;
defparam \cpu|Equal15~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N2
cycloneive_lcell_comb \cpu|pc~7 (
// Equation(s):
// \cpu|pc~7_combout  = (!\cpu|Equal15~8_combout  & (((!\cpu|Equal18~3_combout ) # (!\cpu|Equal18~2_combout )) # (!\cpu|Equal18~0_combout )))

	.dataa(\cpu|Equal18~0_combout ),
	.datab(\cpu|Equal18~2_combout ),
	.datac(\cpu|Equal18~3_combout ),
	.datad(\cpu|Equal15~8_combout ),
	.cin(gnd),
	.combout(\cpu|pc~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pc~7 .lut_mask = 16'h007F;
defparam \cpu|pc~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N8
cycloneive_lcell_comb \cpu|pc[0]~8 (
// Equation(s):
// \cpu|pc[0]~8_combout  = (!\cpu|Equal15~10_combout  & (!\cpu|Equal15~9_combout  & \cpu|pc~7_combout ))

	.dataa(\cpu|Equal15~10_combout ),
	.datab(\cpu|Equal15~9_combout ),
	.datac(\cpu|pc~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|pc[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pc[0]~8 .lut_mask = 16'h1010;
defparam \cpu|pc[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N0
cycloneive_lcell_comb \cpu|Equal24~0 (
// Equation(s):
// \cpu|Equal24~0_combout  = (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & !\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2])

	.dataa(gnd),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datac(gnd),
	.datad(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.cin(gnd),
	.combout(\cpu|Equal24~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal24~0 .lut_mask = 16'h0033;
defparam \cpu|Equal24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N12
cycloneive_lcell_comb \cpu|pc[0]~1 (
// Equation(s):
// \cpu|pc[0]~1_combout  = (((!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & !\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0])) # (!\cpu|Equal24~0_combout )) # (!\cpu|Equal15~1_combout )

	.dataa(\cpu|Equal15~1_combout ),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datad(\cpu|Equal24~0_combout ),
	.cin(gnd),
	.combout(\cpu|pc[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pc[0]~1 .lut_mask = 16'h57FF;
defparam \cpu|pc[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N30
cycloneive_lcell_comb \cpu|pc[0]~2 (
// Equation(s):
// \cpu|pc[0]~2_combout  = (!\cpu|Equal15~0_combout  & (!\cpu|Equal15~3_combout  & ((!\cpu|Equal18~0_combout ) # (!\cpu|Equal15~1_combout ))))

	.dataa(\cpu|Equal15~0_combout ),
	.datab(\cpu|Equal15~3_combout ),
	.datac(\cpu|Equal15~1_combout ),
	.datad(\cpu|Equal18~0_combout ),
	.cin(gnd),
	.combout(\cpu|pc[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pc[0]~2 .lut_mask = 16'h0111;
defparam \cpu|pc[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N6
cycloneive_lcell_comb \cpu|registers_data~55 (
// Equation(s):
// \cpu|registers_data~55_combout  = (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & 
// \RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1])))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datad(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.cin(gnd),
	.combout(\cpu|registers_data~55_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~55 .lut_mask = 16'h1000;
defparam \cpu|registers_data~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N8
cycloneive_lcell_comb \cpu|pc[0]~3 (
// Equation(s):
// \cpu|pc[0]~3_combout  = (\cpu|pc[0]~1_combout  & (\cpu|pc[0]~2_combout  & ((!\cpu|registers_data~55_combout ) # (!\cpu|Equal15~1_combout ))))

	.dataa(\cpu|pc[0]~1_combout ),
	.datab(\cpu|pc[0]~2_combout ),
	.datac(\cpu|Equal15~1_combout ),
	.datad(\cpu|registers_data~55_combout ),
	.cin(gnd),
	.combout(\cpu|pc[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pc[0]~3 .lut_mask = 16'h0888;
defparam \cpu|pc[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N30
cycloneive_lcell_comb \cpu|Equal24~2 (
// Equation(s):
// \cpu|Equal24~2_combout  = (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & 
// !\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1])))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datad(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.cin(gnd),
	.combout(\cpu|Equal24~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal24~2 .lut_mask = 16'h0001;
defparam \cpu|Equal24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N4
cycloneive_lcell_comb \cpu|registers_data~54 (
// Equation(s):
// \cpu|registers_data~54_combout  = (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & 
// !\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1])))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datad(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.cin(gnd),
	.combout(\cpu|registers_data~54_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~54 .lut_mask = 16'h0010;
defparam \cpu|registers_data~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N16
cycloneive_lcell_comb \cpu|Equal26~0 (
// Equation(s):
// \cpu|Equal26~0_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & 
// !\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3])))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datad(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.cin(gnd),
	.combout(\cpu|Equal26~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal26~0 .lut_mask = 16'h0008;
defparam \cpu|Equal26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N8
cycloneive_lcell_comb \cpu|pc[0]~0 (
// Equation(s):
// \cpu|pc[0]~0_combout  = ((!\cpu|Equal24~2_combout  & (!\cpu|registers_data~54_combout  & !\cpu|Equal26~0_combout ))) # (!\cpu|Equal15~1_combout )

	.dataa(\cpu|Equal24~2_combout ),
	.datab(\cpu|Equal15~1_combout ),
	.datac(\cpu|registers_data~54_combout ),
	.datad(\cpu|Equal26~0_combout ),
	.cin(gnd),
	.combout(\cpu|pc[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pc[0]~0 .lut_mask = 16'h3337;
defparam \cpu|pc[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N24
cycloneive_lcell_comb \cpu|pc[0]~4 (
// Equation(s):
// \cpu|pc[0]~4_combout  = (\cpu|pc[0]~3_combout  & \cpu|pc[0]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|pc[0]~3_combout ),
	.datad(\cpu|pc[0]~0_combout ),
	.cin(gnd),
	.combout(\cpu|pc[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pc[0]~4 .lut_mask = 16'hF000;
defparam \cpu|pc[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N18
cycloneive_lcell_comb \cpu|always0~3 (
// Equation(s):
// \cpu|always0~3_combout  = (\cpu|Equal26~0_combout  & (\cpu|Equal26~2_combout  & \cpu|Equal15~2_combout ))

	.dataa(gnd),
	.datab(\cpu|Equal26~0_combout ),
	.datac(\cpu|Equal26~2_combout ),
	.datad(\cpu|Equal15~2_combout ),
	.cin(gnd),
	.combout(\cpu|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|always0~3 .lut_mask = 16'hC000;
defparam \cpu|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N12
cycloneive_lcell_comb \cpu|Equal15~7 (
// Equation(s):
// \cpu|Equal15~7_combout  = (!\cpu|instruction [15] & (\cpu|instruction [12] & (\cpu|instruction [13] & !\cpu|instruction [14])))

	.dataa(\cpu|instruction [15]),
	.datab(\cpu|instruction [12]),
	.datac(\cpu|instruction [13]),
	.datad(\cpu|instruction [14]),
	.cin(gnd),
	.combout(\cpu|Equal15~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal15~7 .lut_mask = 16'h0040;
defparam \cpu|Equal15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N8
cycloneive_lcell_comb \cpu|Equal15~5 (
// Equation(s):
// \cpu|Equal15~5_combout  = (!\cpu|instruction [15] & (!\cpu|instruction [12] & (!\cpu|instruction [13] & \cpu|instruction [14])))

	.dataa(\cpu|instruction [15]),
	.datab(\cpu|instruction [12]),
	.datac(\cpu|instruction [13]),
	.datad(\cpu|instruction [14]),
	.cin(gnd),
	.combout(\cpu|Equal15~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal15~5 .lut_mask = 16'h0100;
defparam \cpu|Equal15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N14
cycloneive_lcell_comb \cpu|Equal15~4 (
// Equation(s):
// \cpu|Equal15~4_combout  = (!\cpu|instruction [15] & (\cpu|instruction [12] & (!\cpu|instruction [13] & \cpu|instruction [14])))

	.dataa(\cpu|instruction [15]),
	.datab(\cpu|instruction [12]),
	.datac(\cpu|instruction [13]),
	.datad(\cpu|instruction [14]),
	.cin(gnd),
	.combout(\cpu|Equal15~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal15~4 .lut_mask = 16'h0400;
defparam \cpu|Equal15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N24
cycloneive_lcell_comb \cpu|pc~5 (
// Equation(s):
// \cpu|pc~5_combout  = (!\cpu|Equal15~5_combout  & ((!\cpu|Equal15~4_combout ) # (!\cpu|Equal24~2_combout )))

	.dataa(\cpu|Equal15~5_combout ),
	.datab(gnd),
	.datac(\cpu|Equal24~2_combout ),
	.datad(\cpu|Equal15~4_combout ),
	.cin(gnd),
	.combout(\cpu|pc~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pc~5 .lut_mask = 16'h0555;
defparam \cpu|pc~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N2
cycloneive_lcell_comb \cpu|Equal15~6 (
// Equation(s):
// \cpu|Equal15~6_combout  = (\cpu|instruction [15] & (\cpu|instruction [12] & (!\cpu|instruction [13] & !\cpu|instruction [14])))

	.dataa(\cpu|instruction [15]),
	.datab(\cpu|instruction [12]),
	.datac(\cpu|instruction [13]),
	.datad(\cpu|instruction [14]),
	.cin(gnd),
	.combout(\cpu|Equal15~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal15~6 .lut_mask = 16'h0008;
defparam \cpu|Equal15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N2
cycloneive_lcell_comb \cpu|pc[11]~6 (
// Equation(s):
// \cpu|pc[11]~6_combout  = (!\cpu|Equal15~7_combout  & (\cpu|pc~5_combout  & ((!\cpu|Equal15~6_combout ) # (!\cpu|Equal24~2_combout ))))

	.dataa(\cpu|Equal15~7_combout ),
	.datab(\cpu|pc~5_combout ),
	.datac(\cpu|Equal24~2_combout ),
	.datad(\cpu|Equal15~6_combout ),
	.cin(gnd),
	.combout(\cpu|pc[11]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pc[11]~6 .lut_mask = 16'h0444;
defparam \cpu|pc[11]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N4
cycloneive_lcell_comb \cpu|registers_data~94 (
// Equation(s):
// \cpu|registers_data~94_combout  = (\cpu|pc[0]~8_combout  & (\cpu|pc[0]~4_combout  & (!\cpu|always0~3_combout  & \cpu|pc[11]~6_combout )))

	.dataa(\cpu|pc[0]~8_combout ),
	.datab(\cpu|pc[0]~4_combout ),
	.datac(\cpu|always0~3_combout ),
	.datad(\cpu|pc[11]~6_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~94_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~94 .lut_mask = 16'h0800;
defparam \cpu|registers_data~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N24
cycloneive_lcell_comb \cpu|registers_data~188 (
// Equation(s):
// \cpu|registers_data~188_combout  = (\cpu|registers_data~94_combout  & ((\cpu|registers_data~95_combout ) # ((\cpu|registers_data~184_combout  & \cpu|Selector31~0_combout ))))

	.dataa(\cpu|registers_data~184_combout ),
	.datab(\cpu|registers_data~95_combout ),
	.datac(\cpu|Selector31~0_combout ),
	.datad(\cpu|registers_data~94_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~188_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~188 .lut_mask = 16'hEC00;
defparam \cpu|registers_data~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N10
cycloneive_lcell_comb \cpu|Decoder1~6 (
// Equation(s):
// \cpu|Decoder1~6_combout  = (!\cpu|instruction [8] & (\cpu|instruction [9] & (!\cpu|instruction [10] & \cpu|instruction [11])))

	.dataa(\cpu|instruction [8]),
	.datab(\cpu|instruction [9]),
	.datac(\cpu|instruction [10]),
	.datad(\cpu|instruction [11]),
	.cin(gnd),
	.combout(\cpu|Decoder1~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Decoder1~6 .lut_mask = 16'h0400;
defparam \cpu|Decoder1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N0
cycloneive_lcell_comb \cpu|registers_data[10][7]~189 (
// Equation(s):
// \cpu|registers_data[10][7]~189_combout  = (\cpu|Equal2~0_combout  & ((\cpu|registers_data~188_combout ) # ((!\cpu|pc[0]~4_combout  & \cpu|Decoder1~6_combout ))))

	.dataa(\cpu|Equal2~0_combout ),
	.datab(\cpu|registers_data~188_combout ),
	.datac(\cpu|pc[0]~4_combout ),
	.datad(\cpu|Decoder1~6_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[10][7]~189_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[10][7]~189 .lut_mask = 16'h8A88;
defparam \cpu|registers_data[10][7]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N5
dffeas \cpu|registers_data[10][7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data~293_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[10][7]~189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[10][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[10][7] .is_wysiwyg = "true";
defparam \cpu|registers_data[10][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N14
cycloneive_lcell_comb \cpu|registers_data~355 (
// Equation(s):
// \cpu|registers_data~355_combout  = (\cpu|registers_data~67_combout  & (((!\cpu|instruction [8]) # (!\cpu|instruction [9])) # (!\cpu|Selector87~0_combout )))

	.dataa(\cpu|Selector87~0_combout ),
	.datab(\cpu|instruction [9]),
	.datac(\cpu|instruction [8]),
	.datad(\cpu|registers_data~67_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~355_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~355 .lut_mask = 16'h7F00;
defparam \cpu|registers_data~355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N6
cycloneive_lcell_comb \cpu|registers_data~297 (
// Equation(s):
// \cpu|registers_data~297_combout  = ((\cpu|registers_data[14][7]~q  & \cpu|registers_data~355_combout )) # (!\cpu|registers_data~172_combout )

	.dataa(gnd),
	.datab(\cpu|registers_data~172_combout ),
	.datac(\cpu|registers_data[14][7]~q ),
	.datad(\cpu|registers_data~355_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~297_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~297 .lut_mask = 16'hF333;
defparam \cpu|registers_data~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N28
cycloneive_lcell_comb \cpu|Selector63~0 (
// Equation(s):
// \cpu|Selector63~0_combout  = (\cpu|instruction [9] & \cpu|instruction [8])

	.dataa(gnd),
	.datab(\cpu|instruction [9]),
	.datac(\cpu|instruction [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|Selector63~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector63~0 .lut_mask = 16'hC0C0;
defparam \cpu|Selector63~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N20
cycloneive_lcell_comb \cpu|registers_data~194 (
// Equation(s):
// \cpu|registers_data~194_combout  = (\cpu|registers_data~94_combout  & ((\cpu|registers_data~95_combout ) # ((\cpu|Selector63~0_combout  & \cpu|registers_data~184_combout ))))

	.dataa(\cpu|Selector63~0_combout ),
	.datab(\cpu|registers_data~95_combout ),
	.datac(\cpu|registers_data~184_combout ),
	.datad(\cpu|registers_data~94_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~194_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~194 .lut_mask = 16'hEC00;
defparam \cpu|registers_data~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N8
cycloneive_lcell_comb \cpu|Decoder1~8 (
// Equation(s):
// \cpu|Decoder1~8_combout  = (\cpu|instruction [9] & (\cpu|instruction [11] & (!\cpu|instruction [8] & \cpu|instruction [10])))

	.dataa(\cpu|instruction [9]),
	.datab(\cpu|instruction [11]),
	.datac(\cpu|instruction [8]),
	.datad(\cpu|instruction [10]),
	.cin(gnd),
	.combout(\cpu|Decoder1~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Decoder1~8 .lut_mask = 16'h0800;
defparam \cpu|Decoder1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N18
cycloneive_lcell_comb \cpu|registers_data[14][7]~195 (
// Equation(s):
// \cpu|registers_data[14][7]~195_combout  = (\cpu|Equal2~0_combout  & ((\cpu|registers_data~194_combout ) # ((!\cpu|pc[0]~4_combout  & \cpu|Decoder1~8_combout ))))

	.dataa(\cpu|registers_data~194_combout ),
	.datab(\cpu|pc[0]~4_combout ),
	.datac(\cpu|Decoder1~8_combout ),
	.datad(\cpu|Equal2~0_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[14][7]~195_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[14][7]~195 .lut_mask = 16'hBA00;
defparam \cpu|registers_data[14][7]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N7
dffeas \cpu|registers_data[14][7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data~297_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[14][7]~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[14][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[14][7] .is_wysiwyg = "true";
defparam \cpu|registers_data[14][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N14
cycloneive_lcell_comb \cpu|registers_data[8][6]~feeder (
// Equation(s):
// \cpu|registers_data[8][6]~feeder_combout  = \cpu|registers_data~152_combout 

	.dataa(\cpu|registers_data~152_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|registers_data[8][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[8][6]~feeder .lut_mask = 16'hAAAA;
defparam \cpu|registers_data[8][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N0
cycloneive_lcell_comb \cpu|Selector15~0 (
// Equation(s):
// \cpu|Selector15~0_combout  = (!\cpu|instruction [8] & !\cpu|instruction [9])

	.dataa(gnd),
	.datab(\cpu|instruction [8]),
	.datac(\cpu|instruction [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector15~0 .lut_mask = 16'h0303;
defparam \cpu|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N10
cycloneive_lcell_comb \cpu|registers_data~191 (
// Equation(s):
// \cpu|registers_data~191_combout  = (\cpu|registers_data~94_combout  & ((\cpu|registers_data~95_combout ) # ((\cpu|registers_data~184_combout  & \cpu|Selector15~0_combout ))))

	.dataa(\cpu|registers_data~184_combout ),
	.datab(\cpu|registers_data~95_combout ),
	.datac(\cpu|Selector15~0_combout ),
	.datad(\cpu|registers_data~94_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~191_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~191 .lut_mask = 16'hEC00;
defparam \cpu|registers_data~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N12
cycloneive_lcell_comb \cpu|Decoder1~7 (
// Equation(s):
// \cpu|Decoder1~7_combout  = (!\cpu|instruction [8] & (!\cpu|instruction [9] & (!\cpu|instruction [10] & \cpu|instruction [11])))

	.dataa(\cpu|instruction [8]),
	.datab(\cpu|instruction [9]),
	.datac(\cpu|instruction [10]),
	.datad(\cpu|instruction [11]),
	.cin(gnd),
	.combout(\cpu|Decoder1~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Decoder1~7 .lut_mask = 16'h0100;
defparam \cpu|Decoder1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N14
cycloneive_lcell_comb \cpu|registers_data[8][7]~192 (
// Equation(s):
// \cpu|registers_data[8][7]~192_combout  = (\cpu|Equal2~0_combout  & ((\cpu|registers_data~191_combout ) # ((!\cpu|pc[0]~4_combout  & \cpu|Decoder1~7_combout ))))

	.dataa(\cpu|registers_data~191_combout ),
	.datab(\cpu|Equal2~0_combout ),
	.datac(\cpu|pc[0]~4_combout ),
	.datad(\cpu|Decoder1~7_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[8][7]~192_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[8][7]~192 .lut_mask = 16'h8C88;
defparam \cpu|registers_data[8][7]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N14
cycloneive_lcell_comb \cpu|registers_data[8][6]~243 (
// Equation(s):
// \cpu|registers_data[8][6]~243_combout  = (\cpu|registers_data[8][7]~192_combout  & (((\cpu|Selector87~0_combout  & \cpu|Selector15~0_combout )) # (!\cpu|registers_data[0][1]~116_combout )))

	.dataa(\cpu|Selector87~0_combout ),
	.datab(\cpu|registers_data[0][1]~116_combout ),
	.datac(\cpu|Selector15~0_combout ),
	.datad(\cpu|registers_data[8][7]~192_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[8][6]~243_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[8][6]~243 .lut_mask = 16'hB300;
defparam \cpu|registers_data[8][6]~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N15
dffeas \cpu|registers_data[8][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[8][6]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[8][6]~243_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[8][6] .is_wysiwyg = "true";
defparam \cpu|registers_data[8][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N26
cycloneive_lcell_comb \cpu|registers_data[4][6]~feeder (
// Equation(s):
// \cpu|registers_data[4][6]~feeder_combout  = \cpu|registers_data~152_combout 

	.dataa(gnd),
	.datab(\cpu|registers_data~152_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|registers_data[4][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[4][6]~feeder .lut_mask = 16'hCCCC;
defparam \cpu|registers_data[4][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N28
cycloneive_lcell_comb \cpu|registers_data~96 (
// Equation(s):
// \cpu|registers_data~96_combout  = (!\cpu|instruction [8] & (\cpu|Selector15~1_combout  & (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7] & \cpu|always0~0_combout )))

	.dataa(\cpu|instruction [8]),
	.datab(\cpu|Selector15~1_combout ),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datad(\cpu|always0~0_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~96_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~96 .lut_mask = 16'h0400;
defparam \cpu|registers_data~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N30
cycloneive_lcell_comb \cpu|registers_data~197 (
// Equation(s):
// \cpu|registers_data~197_combout  = (\cpu|registers_data~94_combout  & ((\cpu|registers_data~95_combout ) # ((\cpu|instruction [9] & \cpu|registers_data~96_combout ))))

	.dataa(\cpu|registers_data~94_combout ),
	.datab(\cpu|registers_data~95_combout ),
	.datac(\cpu|instruction [9]),
	.datad(\cpu|registers_data~96_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~197_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~197 .lut_mask = 16'hA888;
defparam \cpu|registers_data~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N0
cycloneive_lcell_comb \cpu|Decoder1~9 (
// Equation(s):
// \cpu|Decoder1~9_combout  = (!\cpu|instruction [8] & (!\cpu|instruction [9] & (\cpu|instruction [10] & !\cpu|instruction [11])))

	.dataa(\cpu|instruction [8]),
	.datab(\cpu|instruction [9]),
	.datac(\cpu|instruction [10]),
	.datad(\cpu|instruction [11]),
	.cin(gnd),
	.combout(\cpu|Decoder1~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Decoder1~9 .lut_mask = 16'h0010;
defparam \cpu|Decoder1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N26
cycloneive_lcell_comb \cpu|registers_data[4][7]~198 (
// Equation(s):
// \cpu|registers_data[4][7]~198_combout  = (\cpu|Equal2~0_combout  & ((\cpu|registers_data~197_combout ) # ((!\cpu|pc[0]~4_combout  & \cpu|Decoder1~9_combout ))))

	.dataa(\cpu|registers_data~197_combout ),
	.datab(\cpu|Equal2~0_combout ),
	.datac(\cpu|pc[0]~4_combout ),
	.datad(\cpu|Decoder1~9_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[4][7]~198_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[4][7]~198 .lut_mask = 16'h8C88;
defparam \cpu|registers_data[4][7]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N22
cycloneive_lcell_comb \cpu|Selector111~0 (
// Equation(s):
// \cpu|Selector111~0_combout  = (!\cpu|instruction [8] & \cpu|instruction [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|instruction [8]),
	.datad(\cpu|instruction [9]),
	.cin(gnd),
	.combout(\cpu|Selector111~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector111~0 .lut_mask = 16'h0F00;
defparam \cpu|Selector111~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N20
cycloneive_lcell_comb \cpu|registers_data[4][6]~242 (
// Equation(s):
// \cpu|registers_data[4][6]~242_combout  = (\cpu|registers_data[4][7]~198_combout  & (((\cpu|Selector7~0_combout  & \cpu|Selector111~0_combout )) # (!\cpu|registers_data[0][1]~116_combout )))

	.dataa(\cpu|registers_data[4][7]~198_combout ),
	.datab(\cpu|registers_data[0][1]~116_combout ),
	.datac(\cpu|Selector7~0_combout ),
	.datad(\cpu|Selector111~0_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[4][6]~242_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[4][6]~242 .lut_mask = 16'hA222;
defparam \cpu|registers_data[4][6]~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N27
dffeas \cpu|registers_data[4][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[4][6]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[4][6]~242_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[4][6] .is_wysiwyg = "true";
defparam \cpu|registers_data[4][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N14
cycloneive_lcell_comb \cpu|Mux8~5 (
// Equation(s):
// \cpu|Mux8~5_combout  = (\cpu|instruction [10] & ((\cpu|registers_data[4][6]~q ) # ((\cpu|instruction [11])))) # (!\cpu|instruction [10] & (((!\cpu|instruction [11] & \cpu|registers_data[0][6]~q ))))

	.dataa(\cpu|instruction [10]),
	.datab(\cpu|registers_data[4][6]~q ),
	.datac(\cpu|instruction [11]),
	.datad(\cpu|registers_data[0][6]~q ),
	.cin(gnd),
	.combout(\cpu|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux8~5 .lut_mask = 16'hADA8;
defparam \cpu|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N28
cycloneive_lcell_comb \cpu|registers_data[12][6]~feeder (
// Equation(s):
// \cpu|registers_data[12][6]~feeder_combout  = \cpu|registers_data~152_combout 

	.dataa(gnd),
	.datab(\cpu|registers_data~152_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|registers_data[12][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[12][6]~feeder .lut_mask = 16'hCCCC;
defparam \cpu|registers_data[12][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N22
cycloneive_lcell_comb \cpu|Decoder1~5 (
// Equation(s):
// \cpu|Decoder1~5_combout  = (\cpu|instruction [11] & (!\cpu|instruction [9] & (\cpu|instruction [10] & !\cpu|instruction [8])))

	.dataa(\cpu|instruction [11]),
	.datab(\cpu|instruction [9]),
	.datac(\cpu|instruction [10]),
	.datad(\cpu|instruction [8]),
	.cin(gnd),
	.combout(\cpu|Decoder1~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Decoder1~5 .lut_mask = 16'h0020;
defparam \cpu|Decoder1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N4
cycloneive_lcell_comb \cpu|registers_data~185 (
// Equation(s):
// \cpu|registers_data~185_combout  = (\cpu|registers_data~94_combout  & ((\cpu|registers_data~95_combout ) # ((\cpu|registers_data~184_combout  & \cpu|Selector111~0_combout ))))

	.dataa(\cpu|registers_data~184_combout ),
	.datab(\cpu|registers_data~95_combout ),
	.datac(\cpu|Selector111~0_combout ),
	.datad(\cpu|registers_data~94_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~185_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~185 .lut_mask = 16'hEC00;
defparam \cpu|registers_data~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N14
cycloneive_lcell_comb \cpu|registers_data[12][7]~186 (
// Equation(s):
// \cpu|registers_data[12][7]~186_combout  = (\cpu|Equal2~0_combout  & ((\cpu|registers_data~185_combout ) # ((\cpu|Decoder1~5_combout  & !\cpu|pc[0]~4_combout ))))

	.dataa(\cpu|Decoder1~5_combout ),
	.datab(\cpu|Equal2~0_combout ),
	.datac(\cpu|registers_data~185_combout ),
	.datad(\cpu|pc[0]~4_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[12][7]~186_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[12][7]~186 .lut_mask = 16'hC0C8;
defparam \cpu|registers_data[12][7]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N14
cycloneive_lcell_comb \cpu|registers_data[12][6]~244 (
// Equation(s):
// \cpu|registers_data[12][6]~244_combout  = (\cpu|registers_data[12][7]~186_combout  & (((\cpu|Selector87~0_combout  & \cpu|Selector111~0_combout )) # (!\cpu|registers_data[0][1]~116_combout )))

	.dataa(\cpu|Selector87~0_combout ),
	.datab(\cpu|registers_data[0][1]~116_combout ),
	.datac(\cpu|Selector111~0_combout ),
	.datad(\cpu|registers_data[12][7]~186_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[12][6]~244_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[12][6]~244 .lut_mask = 16'hB300;
defparam \cpu|registers_data[12][6]~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N29
dffeas \cpu|registers_data[12][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[12][6]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[12][6]~244_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[12][6] .is_wysiwyg = "true";
defparam \cpu|registers_data[12][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N16
cycloneive_lcell_comb \cpu|Mux8~6 (
// Equation(s):
// \cpu|Mux8~6_combout  = (\cpu|instruction [11] & ((\cpu|Mux8~5_combout  & ((\cpu|registers_data[12][6]~q ))) # (!\cpu|Mux8~5_combout  & (\cpu|registers_data[8][6]~q )))) # (!\cpu|instruction [11] & (((\cpu|Mux8~5_combout ))))

	.dataa(\cpu|instruction [11]),
	.datab(\cpu|registers_data[8][6]~q ),
	.datac(\cpu|Mux8~5_combout ),
	.datad(\cpu|registers_data[12][6]~q ),
	.cin(gnd),
	.combout(\cpu|Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux8~6 .lut_mask = 16'hF858;
defparam \cpu|Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N20
cycloneive_lcell_comb \cpu|registers_data[10][6]~feeder (
// Equation(s):
// \cpu|registers_data[10][6]~feeder_combout  = \cpu|registers_data~152_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|registers_data~152_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[10][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[10][6]~feeder .lut_mask = 16'hFF00;
defparam \cpu|registers_data[10][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N30
cycloneive_lcell_comb \cpu|registers_data[10][6]~239 (
// Equation(s):
// \cpu|registers_data[10][6]~239_combout  = (\cpu|registers_data[10][7]~189_combout  & (((\cpu|Selector31~0_combout  & \cpu|Selector87~0_combout )) # (!\cpu|registers_data[0][1]~116_combout )))

	.dataa(\cpu|Selector31~0_combout ),
	.datab(\cpu|registers_data[0][1]~116_combout ),
	.datac(\cpu|registers_data[10][7]~189_combout ),
	.datad(\cpu|Selector87~0_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[10][6]~239_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[10][6]~239 .lut_mask = 16'hB030;
defparam \cpu|registers_data[10][6]~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N21
dffeas \cpu|registers_data[10][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[10][6]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[10][6]~239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[10][6] .is_wysiwyg = "true";
defparam \cpu|registers_data[10][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N22
cycloneive_lcell_comb \cpu|registers_data[14][6]~feeder (
// Equation(s):
// \cpu|registers_data[14][6]~feeder_combout  = \cpu|registers_data~152_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|registers_data~152_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[14][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[14][6]~feeder .lut_mask = 16'hFF00;
defparam \cpu|registers_data[14][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N0
cycloneive_lcell_comb \cpu|registers_data[14][6]~241 (
// Equation(s):
// \cpu|registers_data[14][6]~241_combout  = (\cpu|registers_data[14][7]~195_combout  & (((\cpu|Selector87~0_combout  & \cpu|Selector63~0_combout )) # (!\cpu|registers_data[0][1]~116_combout )))

	.dataa(\cpu|Selector87~0_combout ),
	.datab(\cpu|registers_data[0][1]~116_combout ),
	.datac(\cpu|registers_data[14][7]~195_combout ),
	.datad(\cpu|Selector63~0_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[14][6]~241_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[14][6]~241 .lut_mask = 16'hB030;
defparam \cpu|registers_data[14][6]~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N23
dffeas \cpu|registers_data[14][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[14][6]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[14][6]~241_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[14][6] .is_wysiwyg = "true";
defparam \cpu|registers_data[14][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N14
cycloneive_lcell_comb \cpu|registers_data[2][6]~feeder (
// Equation(s):
// \cpu|registers_data[2][6]~feeder_combout  = \cpu|registers_data~152_combout 

	.dataa(gnd),
	.datab(\cpu|registers_data~152_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|registers_data[2][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[2][6]~feeder .lut_mask = 16'hCCCC;
defparam \cpu|registers_data[2][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N0
cycloneive_lcell_comb \cpu|registers_data~200 (
// Equation(s):
// \cpu|registers_data~200_combout  = (\cpu|instruction [8] & (\cpu|Selector15~1_combout  & (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7] & \cpu|always0~0_combout )))

	.dataa(\cpu|instruction [8]),
	.datab(\cpu|Selector15~1_combout ),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datad(\cpu|always0~0_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~200_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~200 .lut_mask = 16'h0800;
defparam \cpu|registers_data~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N2
cycloneive_lcell_comb \cpu|registers_data~201 (
// Equation(s):
// \cpu|registers_data~201_combout  = (\cpu|registers_data~94_combout  & ((\cpu|registers_data~95_combout ) # ((!\cpu|instruction [9] & \cpu|registers_data~200_combout ))))

	.dataa(\cpu|registers_data~94_combout ),
	.datab(\cpu|registers_data~95_combout ),
	.datac(\cpu|instruction [9]),
	.datad(\cpu|registers_data~200_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~201_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~201 .lut_mask = 16'h8A88;
defparam \cpu|registers_data~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N20
cycloneive_lcell_comb \cpu|Decoder1~10 (
// Equation(s):
// \cpu|Decoder1~10_combout  = (!\cpu|instruction [8] & (\cpu|instruction [9] & (!\cpu|instruction [10] & !\cpu|instruction [11])))

	.dataa(\cpu|instruction [8]),
	.datab(\cpu|instruction [9]),
	.datac(\cpu|instruction [10]),
	.datad(\cpu|instruction [11]),
	.cin(gnd),
	.combout(\cpu|Decoder1~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Decoder1~10 .lut_mask = 16'h0004;
defparam \cpu|Decoder1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N30
cycloneive_lcell_comb \cpu|registers_data[2][7]~202 (
// Equation(s):
// \cpu|registers_data[2][7]~202_combout  = (\cpu|Equal2~0_combout  & ((\cpu|registers_data~201_combout ) # ((!\cpu|pc[0]~4_combout  & \cpu|Decoder1~10_combout ))))

	.dataa(\cpu|registers_data~201_combout ),
	.datab(\cpu|Equal2~0_combout ),
	.datac(\cpu|pc[0]~4_combout ),
	.datad(\cpu|Decoder1~10_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[2][7]~202_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[2][7]~202 .lut_mask = 16'h8C88;
defparam \cpu|registers_data[2][7]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N26
cycloneive_lcell_comb \cpu|registers_data[2][6]~240 (
// Equation(s):
// \cpu|registers_data[2][6]~240_combout  = (\cpu|registers_data[2][7]~202_combout  & (((\cpu|Selector31~0_combout  & \cpu|Selector7~0_combout )) # (!\cpu|registers_data[0][1]~116_combout )))

	.dataa(\cpu|registers_data[0][1]~116_combout ),
	.datab(\cpu|Selector31~0_combout ),
	.datac(\cpu|registers_data[2][7]~202_combout ),
	.datad(\cpu|Selector7~0_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[2][6]~240_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[2][6]~240 .lut_mask = 16'hD050;
defparam \cpu|registers_data[2][6]~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N15
dffeas \cpu|registers_data[2][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[2][6]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[2][6]~240_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[2][6] .is_wysiwyg = "true";
defparam \cpu|registers_data[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N20
cycloneive_lcell_comb \cpu|registers_data[6][6]~feeder (
// Equation(s):
// \cpu|registers_data[6][6]~feeder_combout  = \cpu|registers_data~152_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|registers_data~152_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[6][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[6][6]~feeder .lut_mask = 16'hFF00;
defparam \cpu|registers_data[6][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N12
cycloneive_lcell_comb \cpu|registers_data~204 (
// Equation(s):
// \cpu|registers_data~204_combout  = (\cpu|registers_data~94_combout  & ((\cpu|registers_data~95_combout ) # ((\cpu|instruction [9] & \cpu|registers_data~200_combout ))))

	.dataa(\cpu|registers_data~94_combout ),
	.datab(\cpu|registers_data~95_combout ),
	.datac(\cpu|instruction [9]),
	.datad(\cpu|registers_data~200_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~204_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~204 .lut_mask = 16'hA888;
defparam \cpu|registers_data~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N8
cycloneive_lcell_comb \cpu|Decoder1~11 (
// Equation(s):
// \cpu|Decoder1~11_combout  = (!\cpu|instruction [8] & (\cpu|instruction [9] & (\cpu|instruction [10] & !\cpu|instruction [11])))

	.dataa(\cpu|instruction [8]),
	.datab(\cpu|instruction [9]),
	.datac(\cpu|instruction [10]),
	.datad(\cpu|instruction [11]),
	.cin(gnd),
	.combout(\cpu|Decoder1~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Decoder1~11 .lut_mask = 16'h0040;
defparam \cpu|Decoder1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N18
cycloneive_lcell_comb \cpu|registers_data[6][7]~205 (
// Equation(s):
// \cpu|registers_data[6][7]~205_combout  = (\cpu|Equal2~0_combout  & ((\cpu|registers_data~204_combout ) # ((!\cpu|pc[0]~4_combout  & \cpu|Decoder1~11_combout ))))

	.dataa(\cpu|registers_data~204_combout ),
	.datab(\cpu|pc[0]~4_combout ),
	.datac(\cpu|Equal2~0_combout ),
	.datad(\cpu|Decoder1~11_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[6][7]~205_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[6][7]~205 .lut_mask = 16'hB0A0;
defparam \cpu|registers_data[6][7]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N10
cycloneive_lcell_comb \cpu|registers_data[6][6]~238 (
// Equation(s):
// \cpu|registers_data[6][6]~238_combout  = (\cpu|registers_data[6][7]~205_combout  & (((\cpu|Selector63~0_combout  & \cpu|Selector7~0_combout )) # (!\cpu|registers_data[0][1]~116_combout )))

	.dataa(\cpu|Selector63~0_combout ),
	.datab(\cpu|registers_data[0][1]~116_combout ),
	.datac(\cpu|Selector7~0_combout ),
	.datad(\cpu|registers_data[6][7]~205_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[6][6]~238_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[6][6]~238 .lut_mask = 16'hB300;
defparam \cpu|registers_data[6][6]~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N21
dffeas \cpu|registers_data[6][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[6][6]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[6][6]~238_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[6][6] .is_wysiwyg = "true";
defparam \cpu|registers_data[6][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N2
cycloneive_lcell_comb \cpu|Mux8~3 (
// Equation(s):
// \cpu|Mux8~3_combout  = (\cpu|instruction [11] & (\cpu|instruction [10])) # (!\cpu|instruction [11] & ((\cpu|instruction [10] & ((\cpu|registers_data[6][6]~q ))) # (!\cpu|instruction [10] & (\cpu|registers_data[2][6]~q ))))

	.dataa(\cpu|instruction [11]),
	.datab(\cpu|instruction [10]),
	.datac(\cpu|registers_data[2][6]~q ),
	.datad(\cpu|registers_data[6][6]~q ),
	.cin(gnd),
	.combout(\cpu|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux8~3 .lut_mask = 16'hDC98;
defparam \cpu|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N4
cycloneive_lcell_comb \cpu|Mux8~4 (
// Equation(s):
// \cpu|Mux8~4_combout  = (\cpu|instruction [11] & ((\cpu|Mux8~3_combout  & ((\cpu|registers_data[14][6]~q ))) # (!\cpu|Mux8~3_combout  & (\cpu|registers_data[10][6]~q )))) # (!\cpu|instruction [11] & (((\cpu|Mux8~3_combout ))))

	.dataa(\cpu|registers_data[10][6]~q ),
	.datab(\cpu|registers_data[14][6]~q ),
	.datac(\cpu|instruction [11]),
	.datad(\cpu|Mux8~3_combout ),
	.cin(gnd),
	.combout(\cpu|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux8~4 .lut_mask = 16'hCFA0;
defparam \cpu|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N26
cycloneive_lcell_comb \cpu|Mux8~7 (
// Equation(s):
// \cpu|Mux8~7_combout  = (\cpu|instruction [9] & (((\cpu|Mux8~4_combout ) # (\cpu|instruction [8])))) # (!\cpu|instruction [9] & (\cpu|Mux8~6_combout  & ((!\cpu|instruction [8]))))

	.dataa(\cpu|instruction [9]),
	.datab(\cpu|Mux8~6_combout ),
	.datac(\cpu|Mux8~4_combout ),
	.datad(\cpu|instruction [8]),
	.cin(gnd),
	.combout(\cpu|Mux8~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux8~7 .lut_mask = 16'hAAE4;
defparam \cpu|Mux8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N26
cycloneive_lcell_comb \cpu|registers_data[7][6]~feeder (
// Equation(s):
// \cpu|registers_data[7][6]~feeder_combout  = \cpu|registers_data~152_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|registers_data~152_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[7][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[7][6]~feeder .lut_mask = 16'hFF00;
defparam \cpu|registers_data[7][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N0
cycloneive_lcell_comb \cpu|Selector15~2 (
// Equation(s):
// \cpu|Selector15~2_combout  = (\KEY[1]~input_o  & (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7] & (!\cpu|instruction [10] & !\cpu|instruction [11])))

	.dataa(\KEY[1]~input_o ),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datac(\cpu|instruction [10]),
	.datad(\cpu|instruction [11]),
	.cin(gnd),
	.combout(\cpu|Selector15~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector15~2 .lut_mask = 16'h0008;
defparam \cpu|Selector15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N26
cycloneive_lcell_comb \cpu|registers_data~175 (
// Equation(s):
// \cpu|registers_data~175_combout  = (\KEY[1]~input_o  & (\cpu|always0~4_combout  & (\cpu|pc[0]~3_combout  & \cpu|pc[0]~0_combout )))

	.dataa(\KEY[1]~input_o ),
	.datab(\cpu|always0~4_combout ),
	.datac(\cpu|pc[0]~3_combout ),
	.datad(\cpu|pc[0]~0_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~175_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~175 .lut_mask = 16'h8000;
defparam \cpu|registers_data~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N12
cycloneive_lcell_comb \cpu|Decoder1~4 (
// Equation(s):
// \cpu|Decoder1~4_combout  = (\cpu|instruction [9] & (!\cpu|instruction [11] & (\cpu|instruction [8] & \cpu|instruction [10])))

	.dataa(\cpu|instruction [9]),
	.datab(\cpu|instruction [11]),
	.datac(\cpu|instruction [8]),
	.datad(\cpu|instruction [10]),
	.cin(gnd),
	.combout(\cpu|Decoder1~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Decoder1~4 .lut_mask = 16'h2000;
defparam \cpu|Decoder1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N30
cycloneive_lcell_comb \cpu|registers_data[7][6]~182 (
// Equation(s):
// \cpu|registers_data[7][6]~182_combout  = (\cpu|Equal2~0_combout  & ((\cpu|registers_data~175_combout ) # ((!\cpu|pc[0]~4_combout  & \cpu|Decoder1~4_combout ))))

	.dataa(\cpu|Equal2~0_combout ),
	.datab(\cpu|pc[0]~4_combout ),
	.datac(\cpu|registers_data~175_combout ),
	.datad(\cpu|Decoder1~4_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[7][6]~182_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[7][6]~182 .lut_mask = 16'hA2A0;
defparam \cpu|registers_data[7][6]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N16
cycloneive_lcell_comb \cpu|registers_data[7][6]~231 (
// Equation(s):
// \cpu|registers_data[7][6]~231_combout  = (\cpu|registers_data[7][6]~182_combout  & (((\cpu|Selector63~0_combout  & \cpu|Selector15~2_combout )) # (!\cpu|registers_data[0][1]~116_combout )))

	.dataa(\cpu|Selector63~0_combout ),
	.datab(\cpu|Selector15~2_combout ),
	.datac(\cpu|registers_data[0][1]~116_combout ),
	.datad(\cpu|registers_data[7][6]~182_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[7][6]~231_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[7][6]~231 .lut_mask = 16'h8F00;
defparam \cpu|registers_data[7][6]~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N27
dffeas \cpu|registers_data[7][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[7][6]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[7][6]~231_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[7][6] .is_wysiwyg = "true";
defparam \cpu|registers_data[7][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N12
cycloneive_lcell_comb \cpu|registers_data[3][6]~feeder (
// Equation(s):
// \cpu|registers_data[3][6]~feeder_combout  = \cpu|registers_data~152_combout 

	.dataa(\cpu|registers_data~152_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|registers_data[3][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[3][6]~feeder .lut_mask = 16'hAAAA;
defparam \cpu|registers_data[3][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N20
cycloneive_lcell_comb \cpu|Decoder1~2 (
// Equation(s):
// \cpu|Decoder1~2_combout  = (\cpu|instruction [9] & (!\cpu|instruction [11] & (\cpu|instruction [8] & !\cpu|instruction [10])))

	.dataa(\cpu|instruction [9]),
	.datab(\cpu|instruction [11]),
	.datac(\cpu|instruction [8]),
	.datad(\cpu|instruction [10]),
	.cin(gnd),
	.combout(\cpu|Decoder1~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Decoder1~2 .lut_mask = 16'h0020;
defparam \cpu|Decoder1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N14
cycloneive_lcell_comb \cpu|registers_data[3][6]~178 (
// Equation(s):
// \cpu|registers_data[3][6]~178_combout  = (\cpu|Equal2~0_combout  & ((\cpu|registers_data~175_combout ) # ((!\cpu|pc[0]~4_combout  & \cpu|Decoder1~2_combout ))))

	.dataa(\cpu|Equal2~0_combout ),
	.datab(\cpu|pc[0]~4_combout ),
	.datac(\cpu|registers_data~175_combout ),
	.datad(\cpu|Decoder1~2_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[3][6]~178_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[3][6]~178 .lut_mask = 16'hA2A0;
defparam \cpu|registers_data[3][6]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N14
cycloneive_lcell_comb \cpu|registers_data[3][6]~233 (
// Equation(s):
// \cpu|registers_data[3][6]~233_combout  = (\cpu|registers_data[3][6]~178_combout  & (((\cpu|Selector31~0_combout  & \cpu|Selector15~2_combout )) # (!\cpu|registers_data[0][1]~116_combout )))

	.dataa(\cpu|registers_data[0][1]~116_combout ),
	.datab(\cpu|Selector31~0_combout ),
	.datac(\cpu|Selector15~2_combout ),
	.datad(\cpu|registers_data[3][6]~178_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[3][6]~233_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[3][6]~233 .lut_mask = 16'hD500;
defparam \cpu|registers_data[3][6]~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N13
dffeas \cpu|registers_data[3][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[3][6]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[3][6]~233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[3][6] .is_wysiwyg = "true";
defparam \cpu|registers_data[3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N26
cycloneive_lcell_comb \cpu|Mux8~8 (
// Equation(s):
// \cpu|Mux8~8_combout  = (\cpu|instruction [11] & (((\cpu|instruction [10])))) # (!\cpu|instruction [11] & ((\cpu|instruction [10] & (\cpu|registers_data[7][6]~q )) # (!\cpu|instruction [10] & ((\cpu|registers_data[3][6]~q )))))

	.dataa(\cpu|registers_data[7][6]~q ),
	.datab(\cpu|instruction [11]),
	.datac(\cpu|registers_data[3][6]~q ),
	.datad(\cpu|instruction [10]),
	.cin(gnd),
	.combout(\cpu|Mux8~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux8~8 .lut_mask = 16'hEE30;
defparam \cpu|Mux8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N2
cycloneive_lcell_comb \cpu|registers_data[11][6]~feeder (
// Equation(s):
// \cpu|registers_data[11][6]~feeder_combout  = \cpu|registers_data~152_combout 

	.dataa(\cpu|registers_data~152_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|registers_data[11][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[11][6]~feeder .lut_mask = 16'hAAAA;
defparam \cpu|registers_data[11][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N28
cycloneive_lcell_comb \cpu|Selector79~0 (
// Equation(s):
// \cpu|Selector79~0_combout  = (\KEY[1]~input_o  & (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7] & (\cpu|instruction [10] & !\cpu|instruction [11])))

	.dataa(\KEY[1]~input_o ),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datac(\cpu|instruction [10]),
	.datad(\cpu|instruction [11]),
	.cin(gnd),
	.combout(\cpu|Selector79~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector79~0 .lut_mask = 16'h0080;
defparam \cpu|Selector79~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N28
cycloneive_lcell_comb \cpu|Decoder1~12 (
// Equation(s):
// \cpu|Decoder1~12_combout  = (\cpu|instruction [9] & (\cpu|instruction [11] & (\cpu|instruction [8] & !\cpu|instruction [10])))

	.dataa(\cpu|instruction [9]),
	.datab(\cpu|instruction [11]),
	.datac(\cpu|instruction [8]),
	.datad(\cpu|instruction [10]),
	.cin(gnd),
	.combout(\cpu|Decoder1~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Decoder1~12 .lut_mask = 16'h0080;
defparam \cpu|Decoder1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N22
cycloneive_lcell_comb \cpu|registers_data[11][6]~207 (
// Equation(s):
// \cpu|registers_data[11][6]~207_combout  = (\cpu|Equal2~0_combout  & ((\cpu|registers_data~175_combout ) # ((!\cpu|pc[0]~4_combout  & \cpu|Decoder1~12_combout ))))

	.dataa(\cpu|Equal2~0_combout ),
	.datab(\cpu|pc[0]~4_combout ),
	.datac(\cpu|registers_data~175_combout ),
	.datad(\cpu|Decoder1~12_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[11][6]~207_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[11][6]~207 .lut_mask = 16'hA2A0;
defparam \cpu|registers_data[11][6]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N18
cycloneive_lcell_comb \cpu|registers_data[11][6]~232 (
// Equation(s):
// \cpu|registers_data[11][6]~232_combout  = (\cpu|registers_data[11][6]~207_combout  & (((\cpu|Selector79~0_combout  & \cpu|Selector31~0_combout )) # (!\cpu|registers_data[0][1]~116_combout )))

	.dataa(\cpu|Selector79~0_combout ),
	.datab(\cpu|registers_data[0][1]~116_combout ),
	.datac(\cpu|Selector31~0_combout ),
	.datad(\cpu|registers_data[11][6]~207_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[11][6]~232_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[11][6]~232 .lut_mask = 16'hB300;
defparam \cpu|registers_data[11][6]~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N3
dffeas \cpu|registers_data[11][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[11][6]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[11][6]~232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[11][6] .is_wysiwyg = "true";
defparam \cpu|registers_data[11][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N6
cycloneive_lcell_comb \cpu|registers_data[7][5]~feeder (
// Equation(s):
// \cpu|registers_data[7][5]~feeder_combout  = \cpu|registers_data~145_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|registers_data~145_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[7][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[7][5]~feeder .lut_mask = 16'hFF00;
defparam \cpu|registers_data[7][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N7
dffeas \cpu|registers_data[7][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[7][5]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[7][6]~231_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[7][5] .is_wysiwyg = "true";
defparam \cpu|registers_data[7][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N24
cycloneive_lcell_comb \cpu|Mux30~0 (
// Equation(s):
// \cpu|Mux30~0_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [5] & (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4] & ((!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7]) # 
// (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]))))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datad(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.cin(gnd),
	.combout(\cpu|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux30~0 .lut_mask = 16'h0888;
defparam \cpu|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N8
cycloneive_lcell_comb \cpu|Mux30~2 (
// Equation(s):
// \cpu|Mux30~2_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4] & ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [5])))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux30~2 .lut_mask = 16'h8A8A;
defparam \cpu|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N2
cycloneive_lcell_comb \cpu|Mux30~1 (
// Equation(s):
// \cpu|Mux30~1_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [5] & \RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4])

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.datab(gnd),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux30~1 .lut_mask = 16'hA0A0;
defparam \cpu|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N16
cycloneive_lcell_comb \cpu|registers_data[9][5]~feeder (
// Equation(s):
// \cpu|registers_data[9][5]~feeder_combout  = \cpu|registers_data~145_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|registers_data~145_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[9][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[9][5]~feeder .lut_mask = 16'hFF00;
defparam \cpu|registers_data[9][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N4
cycloneive_lcell_comb \cpu|Decoder1~14 (
// Equation(s):
// \cpu|Decoder1~14_combout  = (!\cpu|instruction [9] & (\cpu|instruction [11] & (\cpu|instruction [8] & !\cpu|instruction [10])))

	.dataa(\cpu|instruction [9]),
	.datab(\cpu|instruction [11]),
	.datac(\cpu|instruction [8]),
	.datad(\cpu|instruction [10]),
	.cin(gnd),
	.combout(\cpu|Decoder1~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Decoder1~14 .lut_mask = 16'h0040;
defparam \cpu|Decoder1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N6
cycloneive_lcell_comb \cpu|registers_data[9][6]~211 (
// Equation(s):
// \cpu|registers_data[9][6]~211_combout  = (\cpu|Equal2~0_combout  & ((\cpu|registers_data~175_combout ) # ((!\cpu|pc[0]~4_combout  & \cpu|Decoder1~14_combout ))))

	.dataa(\cpu|pc[0]~4_combout ),
	.datab(\cpu|registers_data~175_combout ),
	.datac(\cpu|Decoder1~14_combout ),
	.datad(\cpu|Equal2~0_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[9][6]~211_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[9][6]~211 .lut_mask = 16'hDC00;
defparam \cpu|registers_data[9][6]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N12
cycloneive_lcell_comb \cpu|registers_data[9][6]~235 (
// Equation(s):
// \cpu|registers_data[9][6]~235_combout  = (\cpu|registers_data[9][6]~211_combout  & (((\cpu|Selector79~0_combout  & \cpu|Selector15~0_combout )) # (!\cpu|registers_data[0][1]~116_combout )))

	.dataa(\cpu|Selector79~0_combout ),
	.datab(\cpu|registers_data[0][1]~116_combout ),
	.datac(\cpu|Selector15~0_combout ),
	.datad(\cpu|registers_data[9][6]~211_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[9][6]~235_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[9][6]~235 .lut_mask = 16'hB300;
defparam \cpu|registers_data[9][6]~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N17
dffeas \cpu|registers_data[9][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[9][5]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[9][6]~235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[9][5] .is_wysiwyg = "true";
defparam \cpu|registers_data[9][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N10
cycloneive_lcell_comb \cpu|registers_data[1][5]~feeder (
// Equation(s):
// \cpu|registers_data[1][5]~feeder_combout  = \cpu|registers_data~145_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|registers_data~145_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[1][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[1][5]~feeder .lut_mask = 16'hFF00;
defparam \cpu|registers_data[1][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N11
dffeas \cpu|registers_data[1][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[1][5]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[1][6]~236_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[1][5] .is_wysiwyg = "true";
defparam \cpu|registers_data[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N28
cycloneive_lcell_comb \cpu|registers_data[5][5]~feeder (
// Equation(s):
// \cpu|registers_data[5][5]~feeder_combout  = \cpu|registers_data~145_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|registers_data~145_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[5][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[5][5]~feeder .lut_mask = 16'hFF00;
defparam \cpu|registers_data[5][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N16
cycloneive_lcell_comb \cpu|Decoder1~1 (
// Equation(s):
// \cpu|Decoder1~1_combout  = (!\cpu|instruction [9] & (!\cpu|instruction [11] & (\cpu|instruction [8] & \cpu|instruction [10])))

	.dataa(\cpu|instruction [9]),
	.datab(\cpu|instruction [11]),
	.datac(\cpu|instruction [8]),
	.datad(\cpu|instruction [10]),
	.cin(gnd),
	.combout(\cpu|Decoder1~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Decoder1~1 .lut_mask = 16'h1000;
defparam \cpu|Decoder1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N10
cycloneive_lcell_comb \cpu|registers_data[5][6]~176 (
// Equation(s):
// \cpu|registers_data[5][6]~176_combout  = (\cpu|Equal2~0_combout  & ((\cpu|registers_data~175_combout ) # ((!\cpu|pc[0]~4_combout  & \cpu|Decoder1~1_combout ))))

	.dataa(\cpu|Equal2~0_combout ),
	.datab(\cpu|pc[0]~4_combout ),
	.datac(\cpu|registers_data~175_combout ),
	.datad(\cpu|Decoder1~1_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[5][6]~176_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[5][6]~176 .lut_mask = 16'hA2A0;
defparam \cpu|registers_data[5][6]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N2
cycloneive_lcell_comb \cpu|registers_data[5][6]~234 (
// Equation(s):
// \cpu|registers_data[5][6]~234_combout  = (\cpu|registers_data[5][6]~176_combout  & (((\cpu|Selector111~0_combout  & \cpu|Selector15~2_combout )) # (!\cpu|registers_data[0][1]~116_combout )))

	.dataa(\cpu|registers_data[5][6]~176_combout ),
	.datab(\cpu|Selector111~0_combout ),
	.datac(\cpu|Selector15~2_combout ),
	.datad(\cpu|registers_data[0][1]~116_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[5][6]~234_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[5][6]~234 .lut_mask = 16'h80AA;
defparam \cpu|registers_data[5][6]~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N29
dffeas \cpu|registers_data[5][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[5][5]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[5][6]~234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[5][5] .is_wysiwyg = "true";
defparam \cpu|registers_data[5][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N16
cycloneive_lcell_comb \cpu|Mux16~0 (
// Equation(s):
// \cpu|Mux16~0_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6] & (((\cpu|registers_data[5][5]~q ) # (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7])))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a 
// [6] & (\cpu|registers_data[1][5]~q  & ((!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7]))))

	.dataa(\cpu|registers_data[1][5]~q ),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datac(\cpu|registers_data[5][5]~q ),
	.datad(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.cin(gnd),
	.combout(\cpu|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux16~0 .lut_mask = 16'hCCE2;
defparam \cpu|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N8
cycloneive_lcell_comb \cpu|registers_data[13][5]~feeder (
// Equation(s):
// \cpu|registers_data[13][5]~feeder_combout  = \cpu|registers_data~145_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|registers_data~145_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[13][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[13][5]~feeder .lut_mask = 16'hFF00;
defparam \cpu|registers_data[13][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N0
cycloneive_lcell_comb \cpu|Decoder1~13 (
// Equation(s):
// \cpu|Decoder1~13_combout  = (!\cpu|instruction [9] & (\cpu|instruction [11] & (\cpu|instruction [8] & \cpu|instruction [10])))

	.dataa(\cpu|instruction [9]),
	.datab(\cpu|instruction [11]),
	.datac(\cpu|instruction [8]),
	.datad(\cpu|instruction [10]),
	.cin(gnd),
	.combout(\cpu|Decoder1~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Decoder1~13 .lut_mask = 16'h4000;
defparam \cpu|Decoder1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N2
cycloneive_lcell_comb \cpu|registers_data[13][6]~209 (
// Equation(s):
// \cpu|registers_data[13][6]~209_combout  = (\cpu|Equal2~0_combout  & ((\cpu|registers_data~175_combout ) # ((!\cpu|pc[0]~4_combout  & \cpu|Decoder1~13_combout ))))

	.dataa(\cpu|Equal2~0_combout ),
	.datab(\cpu|pc[0]~4_combout ),
	.datac(\cpu|registers_data~175_combout ),
	.datad(\cpu|Decoder1~13_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[13][6]~209_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[13][6]~209 .lut_mask = 16'hA2A0;
defparam \cpu|registers_data[13][6]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N4
cycloneive_lcell_comb \cpu|registers_data[13][6]~237 (
// Equation(s):
// \cpu|registers_data[13][6]~237_combout  = (\cpu|registers_data[13][6]~209_combout  & (((\cpu|Selector79~0_combout  & \cpu|Selector111~0_combout )) # (!\cpu|registers_data[0][1]~116_combout )))

	.dataa(\cpu|Selector79~0_combout ),
	.datab(\cpu|Selector111~0_combout ),
	.datac(\cpu|registers_data[13][6]~209_combout ),
	.datad(\cpu|registers_data[0][1]~116_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[13][6]~237_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[13][6]~237 .lut_mask = 16'h80F0;
defparam \cpu|registers_data[13][6]~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N9
dffeas \cpu|registers_data[13][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[13][5]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[13][6]~237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[13][5] .is_wysiwyg = "true";
defparam \cpu|registers_data[13][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N2
cycloneive_lcell_comb \cpu|Mux16~1 (
// Equation(s):
// \cpu|Mux16~1_combout  = (\cpu|Mux16~0_combout  & (((\cpu|registers_data[13][5]~q ) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7])))) # (!\cpu|Mux16~0_combout  & (\cpu|registers_data[9][5]~q  & 
// ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7]))))

	.dataa(\cpu|registers_data[9][5]~q ),
	.datab(\cpu|Mux16~0_combout ),
	.datac(\cpu|registers_data[13][5]~q ),
	.datad(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.cin(gnd),
	.combout(\cpu|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux16~1 .lut_mask = 16'hE2CC;
defparam \cpu|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N14
cycloneive_lcell_comb \cpu|registers_data[4][5]~feeder (
// Equation(s):
// \cpu|registers_data[4][5]~feeder_combout  = \cpu|registers_data~145_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|registers_data~145_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[4][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[4][5]~feeder .lut_mask = 16'hFF00;
defparam \cpu|registers_data[4][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N15
dffeas \cpu|registers_data[4][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[4][5]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[4][6]~242_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[4][5] .is_wysiwyg = "true";
defparam \cpu|registers_data[4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N8
cycloneive_lcell_comb \cpu|registers_data[12][5]~feeder (
// Equation(s):
// \cpu|registers_data[12][5]~feeder_combout  = \cpu|registers_data~145_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|registers_data~145_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[12][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[12][5]~feeder .lut_mask = 16'hFF00;
defparam \cpu|registers_data[12][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N9
dffeas \cpu|registers_data[12][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[12][5]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[12][6]~244_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[12][5] .is_wysiwyg = "true";
defparam \cpu|registers_data[12][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N12
cycloneive_lcell_comb \cpu|registers_data[8][5]~feeder (
// Equation(s):
// \cpu|registers_data[8][5]~feeder_combout  = \cpu|registers_data~145_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|registers_data~145_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[8][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[8][5]~feeder .lut_mask = 16'hFF00;
defparam \cpu|registers_data[8][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N13
dffeas \cpu|registers_data[8][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[8][5]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[8][6]~243_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[8][5] .is_wysiwyg = "true";
defparam \cpu|registers_data[8][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N12
cycloneive_lcell_comb \cpu|Mux16~4 (
// Equation(s):
// \cpu|Mux16~4_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6] & (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7])) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6] & 
// ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7] & (\cpu|registers_data[8][5]~q )) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7] & ((\cpu|registers_data[0][5]~q )))))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datac(\cpu|registers_data[8][5]~q ),
	.datad(\cpu|registers_data[0][5]~q ),
	.cin(gnd),
	.combout(\cpu|Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux16~4 .lut_mask = 16'hD9C8;
defparam \cpu|Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N6
cycloneive_lcell_comb \cpu|Mux16~5 (
// Equation(s):
// \cpu|Mux16~5_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6] & ((\cpu|Mux16~4_combout  & ((\cpu|registers_data[12][5]~q ))) # (!\cpu|Mux16~4_combout  & (\cpu|registers_data[4][5]~q )))) # 
// (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6] & (((\cpu|Mux16~4_combout ))))

	.dataa(\cpu|registers_data[4][5]~q ),
	.datab(\cpu|registers_data[12][5]~q ),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datad(\cpu|Mux16~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux16~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux16~5 .lut_mask = 16'hCFA0;
defparam \cpu|Mux16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N26
cycloneive_lcell_comb \cpu|registers_data[14][5]~feeder (
// Equation(s):
// \cpu|registers_data[14][5]~feeder_combout  = \cpu|registers_data~145_combout 

	.dataa(\cpu|registers_data~145_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|registers_data[14][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[14][5]~feeder .lut_mask = 16'hAAAA;
defparam \cpu|registers_data[14][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N27
dffeas \cpu|registers_data[14][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[14][5]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[14][6]~241_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[14][5] .is_wysiwyg = "true";
defparam \cpu|registers_data[14][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N8
cycloneive_lcell_comb \cpu|registers_data[10][5]~feeder (
// Equation(s):
// \cpu|registers_data[10][5]~feeder_combout  = \cpu|registers_data~145_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|registers_data~145_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[10][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[10][5]~feeder .lut_mask = 16'hFF00;
defparam \cpu|registers_data[10][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N9
dffeas \cpu|registers_data[10][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[10][5]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[10][6]~239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[10][5] .is_wysiwyg = "true";
defparam \cpu|registers_data[10][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N26
cycloneive_lcell_comb \cpu|registers_data[2][5]~feeder (
// Equation(s):
// \cpu|registers_data[2][5]~feeder_combout  = \cpu|registers_data~145_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|registers_data~145_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[2][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[2][5]~feeder .lut_mask = 16'hFF00;
defparam \cpu|registers_data[2][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N27
dffeas \cpu|registers_data[2][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[2][5]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[2][6]~240_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[2][5] .is_wysiwyg = "true";
defparam \cpu|registers_data[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N8
cycloneive_lcell_comb \cpu|Mux16~2 (
// Equation(s):
// \cpu|Mux16~2_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6] & (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7])) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6] & 
// ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7] & (\cpu|registers_data[10][5]~q )) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7] & ((\cpu|registers_data[2][5]~q )))))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datac(\cpu|registers_data[10][5]~q ),
	.datad(\cpu|registers_data[2][5]~q ),
	.cin(gnd),
	.combout(\cpu|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux16~2 .lut_mask = 16'hD9C8;
defparam \cpu|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N8
cycloneive_lcell_comb \cpu|registers_data[6][5]~feeder (
// Equation(s):
// \cpu|registers_data[6][5]~feeder_combout  = \cpu|registers_data~145_combout 

	.dataa(\cpu|registers_data~145_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|registers_data[6][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[6][5]~feeder .lut_mask = 16'hAAAA;
defparam \cpu|registers_data[6][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N9
dffeas \cpu|registers_data[6][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[6][5]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[6][6]~238_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[6][5] .is_wysiwyg = "true";
defparam \cpu|registers_data[6][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N10
cycloneive_lcell_comb \cpu|Mux16~3 (
// Equation(s):
// \cpu|Mux16~3_combout  = (\cpu|Mux16~2_combout  & ((\cpu|registers_data[14][5]~q ) # ((!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6])))) # (!\cpu|Mux16~2_combout  & (((\cpu|registers_data[6][5]~q  & 
// \RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]))))

	.dataa(\cpu|registers_data[14][5]~q ),
	.datab(\cpu|Mux16~2_combout ),
	.datac(\cpu|registers_data[6][5]~q ),
	.datad(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.cin(gnd),
	.combout(\cpu|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux16~3 .lut_mask = 16'hB8CC;
defparam \cpu|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N10
cycloneive_lcell_comb \cpu|Mux16~6 (
// Equation(s):
// \cpu|Mux16~6_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [5] & ((\cpu|Mux16~3_combout ))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [5] & (\cpu|Mux16~5_combout ))

	.dataa(\cpu|Mux16~5_combout ),
	.datab(gnd),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.datad(\cpu|Mux16~3_combout ),
	.cin(gnd),
	.combout(\cpu|Mux16~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux16~6 .lut_mask = 16'hFA0A;
defparam \cpu|Mux16~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N22
cycloneive_lcell_comb \cpu|Mux26~0 (
// Equation(s):
// \cpu|Mux26~0_combout  = (\cpu|Mux30~2_combout  & (!\cpu|Mux30~1_combout  & (\cpu|Mux16~1_combout ))) # (!\cpu|Mux30~2_combout  & ((\cpu|Mux30~1_combout ) # ((\cpu|Mux16~6_combout ))))

	.dataa(\cpu|Mux30~2_combout ),
	.datab(\cpu|Mux30~1_combout ),
	.datac(\cpu|Mux16~1_combout ),
	.datad(\cpu|Mux16~6_combout ),
	.cin(gnd),
	.combout(\cpu|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux26~0 .lut_mask = 16'h7564;
defparam \cpu|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N0
cycloneive_lcell_comb \cpu|registers_data[3][5]~feeder (
// Equation(s):
// \cpu|registers_data[3][5]~feeder_combout  = \cpu|registers_data~145_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|registers_data~145_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[3][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[3][5]~feeder .lut_mask = 16'hFF00;
defparam \cpu|registers_data[3][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N1
dffeas \cpu|registers_data[3][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[3][5]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[3][6]~233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[3][5] .is_wysiwyg = "true";
defparam \cpu|registers_data[3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N22
cycloneive_lcell_comb \cpu|registers_data[11][5]~feeder (
// Equation(s):
// \cpu|registers_data[11][5]~feeder_combout  = \cpu|registers_data~145_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|registers_data~145_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[11][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[11][5]~feeder .lut_mask = 16'hFF00;
defparam \cpu|registers_data[11][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N23
dffeas \cpu|registers_data[11][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[11][5]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[11][6]~232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[11][5] .is_wysiwyg = "true";
defparam \cpu|registers_data[11][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N28
cycloneive_lcell_comb \cpu|Mux9~0 (
// Equation(s):
// \cpu|Mux9~0_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7] & ((\cpu|registers_data[11][5]~q ))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7] & (\cpu|registers_data[3][5]~q ))

	.dataa(\cpu|registers_data[3][5]~q ),
	.datab(gnd),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datad(\cpu|registers_data[11][5]~q ),
	.cin(gnd),
	.combout(\cpu|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux9~0 .lut_mask = 16'hFA0A;
defparam \cpu|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N16
cycloneive_lcell_comb \cpu|Mux26~1 (
// Equation(s):
// \cpu|Mux26~1_combout  = (\cpu|Mux30~0_combout  & ((\cpu|Mux26~0_combout  & ((\cpu|Mux9~0_combout ))) # (!\cpu|Mux26~0_combout  & (\cpu|registers_data[7][5]~q )))) # (!\cpu|Mux30~0_combout  & (((\cpu|Mux26~0_combout ))))

	.dataa(\cpu|registers_data[7][5]~q ),
	.datab(\cpu|Mux30~0_combout ),
	.datac(\cpu|Mux26~0_combout ),
	.datad(\cpu|Mux9~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux26~1 .lut_mask = 16'hF838;
defparam \cpu|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N20
cycloneive_lcell_comb \cpu|registers_data~318 (
// Equation(s):
// \cpu|registers_data~318_combout  = (\cpu|Decoder1~15_combout  & \cpu|Mux26~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Decoder1~15_combout ),
	.datad(\cpu|Mux26~1_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~318_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~318 .lut_mask = 16'hF000;
defparam \cpu|registers_data~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N28
cycloneive_lcell_comb \cpu|registers_data[15][6]~337 (
// Equation(s):
// \cpu|registers_data[15][6]~337_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2])))) # 
// (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & (((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]))))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datad(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.cin(gnd),
	.combout(\cpu|registers_data[15][6]~337_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[15][6]~337 .lut_mask = 16'hA0CC;
defparam \cpu|registers_data[15][6]~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N22
cycloneive_lcell_comb \cpu|registers_data[15][6]~338 (
// Equation(s):
// \cpu|registers_data[15][6]~338_combout  = (\cpu|registers_data[15][6]~337_combout ) # ((!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]) # (!\cpu|Decoder1~15_combout ))))

	.dataa(\cpu|Decoder1~15_combout ),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datad(\cpu|registers_data[15][6]~337_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[15][6]~338_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[15][6]~338 .lut_mask = 16'hFF0D;
defparam \cpu|registers_data[15][6]~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N30
cycloneive_lcell_comb \cpu|registers_data[15][6]~339 (
// Equation(s):
// \cpu|registers_data[15][6]~339_combout  = (\cpu|registers_data[15][6]~q  & ((\cpu|registers_data[15][6]~338_combout ) # ((\cpu|Equal18~0_combout  & \cpu|registers_data~318_combout )))) # (!\cpu|registers_data[15][6]~q  & (\cpu|Equal18~0_combout  & 
// (\cpu|registers_data~318_combout )))

	.dataa(\cpu|registers_data[15][6]~q ),
	.datab(\cpu|Equal18~0_combout ),
	.datac(\cpu|registers_data~318_combout ),
	.datad(\cpu|registers_data[15][6]~338_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[15][6]~339_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[15][6]~339 .lut_mask = 16'hEAC0;
defparam \cpu|registers_data[15][6]~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N28
cycloneive_lcell_comb \cpu|Mux9~5 (
// Equation(s):
// \cpu|Mux9~5_combout  = (\cpu|instruction [9] & (((\cpu|registers_data[2][5]~q ) # (\cpu|instruction [11])))) # (!\cpu|instruction [9] & (\cpu|registers_data[0][5]~q  & ((!\cpu|instruction [11]))))

	.dataa(\cpu|registers_data[0][5]~q ),
	.datab(\cpu|registers_data[2][5]~q ),
	.datac(\cpu|instruction [9]),
	.datad(\cpu|instruction [11]),
	.cin(gnd),
	.combout(\cpu|Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux9~5 .lut_mask = 16'hF0CA;
defparam \cpu|Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N30
cycloneive_lcell_comb \cpu|Mux9~6 (
// Equation(s):
// \cpu|Mux9~6_combout  = (\cpu|instruction [11] & ((\cpu|Mux9~5_combout  & ((\cpu|registers_data[10][5]~q ))) # (!\cpu|Mux9~5_combout  & (\cpu|registers_data[8][5]~q )))) # (!\cpu|instruction [11] & (((\cpu|Mux9~5_combout ))))

	.dataa(\cpu|registers_data[8][5]~q ),
	.datab(\cpu|instruction [11]),
	.datac(\cpu|registers_data[10][5]~q ),
	.datad(\cpu|Mux9~5_combout ),
	.cin(gnd),
	.combout(\cpu|Mux9~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux9~6 .lut_mask = 16'hF388;
defparam \cpu|Mux9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N0
cycloneive_lcell_comb \cpu|Mux9~3 (
// Equation(s):
// \cpu|Mux9~3_combout  = (\cpu|instruction [9] & (((\cpu|registers_data[6][5]~q ) # (\cpu|instruction [11])))) # (!\cpu|instruction [9] & (\cpu|registers_data[4][5]~q  & ((!\cpu|instruction [11]))))

	.dataa(\cpu|registers_data[4][5]~q ),
	.datab(\cpu|instruction [9]),
	.datac(\cpu|registers_data[6][5]~q ),
	.datad(\cpu|instruction [11]),
	.cin(gnd),
	.combout(\cpu|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux9~3 .lut_mask = 16'hCCE2;
defparam \cpu|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N2
cycloneive_lcell_comb \cpu|Mux9~4 (
// Equation(s):
// \cpu|Mux9~4_combout  = (\cpu|instruction [11] & ((\cpu|Mux9~3_combout  & ((\cpu|registers_data[14][5]~q ))) # (!\cpu|Mux9~3_combout  & (\cpu|registers_data[12][5]~q )))) # (!\cpu|instruction [11] & (((\cpu|Mux9~3_combout ))))

	.dataa(\cpu|registers_data[12][5]~q ),
	.datab(\cpu|instruction [11]),
	.datac(\cpu|registers_data[14][5]~q ),
	.datad(\cpu|Mux9~3_combout ),
	.cin(gnd),
	.combout(\cpu|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux9~4 .lut_mask = 16'hF388;
defparam \cpu|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N16
cycloneive_lcell_comb \cpu|Mux9~7 (
// Equation(s):
// \cpu|Mux9~7_combout  = (\cpu|instruction [8] & (((\cpu|instruction [10])))) # (!\cpu|instruction [8] & ((\cpu|instruction [10] & ((\cpu|Mux9~4_combout ))) # (!\cpu|instruction [10] & (\cpu|Mux9~6_combout ))))

	.dataa(\cpu|Mux9~6_combout ),
	.datab(\cpu|instruction [8]),
	.datac(\cpu|instruction [10]),
	.datad(\cpu|Mux9~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux9~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux9~7 .lut_mask = 16'hF2C2;
defparam \cpu|Mux9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N16
cycloneive_lcell_comb \cpu|Mux9~1 (
// Equation(s):
// \cpu|Mux9~1_combout  = (\cpu|instruction [9] & ((\cpu|registers_data[3][5]~q ) # ((\cpu|instruction [11])))) # (!\cpu|instruction [9] & (((\cpu|registers_data[1][5]~q  & !\cpu|instruction [11]))))

	.dataa(\cpu|registers_data[3][5]~q ),
	.datab(\cpu|instruction [9]),
	.datac(\cpu|registers_data[1][5]~q ),
	.datad(\cpu|instruction [11]),
	.cin(gnd),
	.combout(\cpu|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux9~1 .lut_mask = 16'hCCB8;
defparam \cpu|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N4
cycloneive_lcell_comb \cpu|Mux9~2 (
// Equation(s):
// \cpu|Mux9~2_combout  = (\cpu|instruction [11] & ((\cpu|Mux9~1_combout  & ((\cpu|registers_data[11][5]~q ))) # (!\cpu|Mux9~1_combout  & (\cpu|registers_data[9][5]~q )))) # (!\cpu|instruction [11] & (((\cpu|Mux9~1_combout ))))

	.dataa(\cpu|registers_data[9][5]~q ),
	.datab(\cpu|instruction [11]),
	.datac(\cpu|registers_data[11][5]~q ),
	.datad(\cpu|Mux9~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux9~2 .lut_mask = 16'hF388;
defparam \cpu|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N6
cycloneive_lcell_comb \cpu|Mux9~8 (
// Equation(s):
// \cpu|Mux9~8_combout  = (\cpu|instruction [9] & (((\cpu|registers_data[7][5]~q ) # (\cpu|instruction [11])))) # (!\cpu|instruction [9] & (\cpu|registers_data[5][5]~q  & ((!\cpu|instruction [11]))))

	.dataa(\cpu|registers_data[5][5]~q ),
	.datab(\cpu|instruction [9]),
	.datac(\cpu|registers_data[7][5]~q ),
	.datad(\cpu|instruction [11]),
	.cin(gnd),
	.combout(\cpu|Mux9~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux9~8 .lut_mask = 16'hCCE2;
defparam \cpu|Mux9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N10
cycloneive_lcell_comb \cpu|registers_data[15][3]~249 (
// Equation(s):
// \cpu|registers_data[15][3]~249_combout  = (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & (\cpu|instruction [15] & ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]) # 
// (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]))))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datac(\cpu|instruction [15]),
	.datad(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.cin(gnd),
	.combout(\cpu|registers_data[15][3]~249_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[15][3]~249 .lut_mask = 16'h2030;
defparam \cpu|registers_data[15][3]~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N28
cycloneive_lcell_comb \cpu|Mux21~5 (
// Equation(s):
// \cpu|Mux21~5_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [5] & ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7]) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6])))

	.dataa(gnd),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datad(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.cin(gnd),
	.combout(\cpu|Mux21~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux21~5 .lut_mask = 16'hC0CC;
defparam \cpu|Mux21~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N18
cycloneive_lcell_comb \cpu|Mux16~7 (
// Equation(s):
// \cpu|Mux16~7_combout  = (\cpu|Mux21~6_combout  & (((\cpu|Mux21~5_combout )))) # (!\cpu|Mux21~6_combout  & ((\cpu|Mux21~5_combout  & ((\cpu|Mux9~0_combout ))) # (!\cpu|Mux21~5_combout  & (\cpu|Mux16~1_combout ))))

	.dataa(\cpu|Mux21~6_combout ),
	.datab(\cpu|Mux16~1_combout ),
	.datac(\cpu|Mux21~5_combout ),
	.datad(\cpu|Mux9~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux16~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux16~7 .lut_mask = 16'hF4A4;
defparam \cpu|Mux16~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N4
cycloneive_lcell_comb \cpu|Mux16~8 (
// Equation(s):
// \cpu|Mux16~8_combout  = (\cpu|Mux21~6_combout  & ((\cpu|Mux16~7_combout  & (\cpu|registers_data[15][5]~q )) # (!\cpu|Mux16~7_combout  & ((\cpu|registers_data[7][5]~q ))))) # (!\cpu|Mux21~6_combout  & (\cpu|Mux16~7_combout ))

	.dataa(\cpu|Mux21~6_combout ),
	.datab(\cpu|Mux16~7_combout ),
	.datac(\cpu|registers_data[15][5]~q ),
	.datad(\cpu|registers_data[7][5]~q ),
	.cin(gnd),
	.combout(\cpu|Mux16~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux16~8 .lut_mask = 16'hE6C4;
defparam \cpu|Mux16~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N8
cycloneive_lcell_comb \cpu|Mux16~9 (
// Equation(s):
// \cpu|Mux16~9_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4] & (\cpu|Mux16~8_combout )) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4] & ((\cpu|Mux16~6_combout )))

	.dataa(\cpu|Mux16~8_combout ),
	.datab(gnd),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.datad(\cpu|Mux16~6_combout ),
	.cin(gnd),
	.combout(\cpu|Mux16~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux16~9 .lut_mask = 16'hAFA0;
defparam \cpu|Mux16~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N18
cycloneive_lcell_comb \cpu|Mux2~2 (
// Equation(s):
// \cpu|Mux2~2_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3])) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & 
// ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & (\cpu|registers_data[10][5]~q )) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & ((\cpu|registers_data[2][5]~q )))))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datac(\cpu|registers_data[10][5]~q ),
	.datad(\cpu|registers_data[2][5]~q ),
	.cin(gnd),
	.combout(\cpu|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux2~2 .lut_mask = 16'hD9C8;
defparam \cpu|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N4
cycloneive_lcell_comb \cpu|Mux2~3 (
// Equation(s):
// \cpu|Mux2~3_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & ((\cpu|Mux2~2_combout  & ((\cpu|registers_data[14][5]~q ))) # (!\cpu|Mux2~2_combout  & (\cpu|registers_data[6][5]~q )))) # 
// (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & (((\cpu|Mux2~2_combout ))))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datab(\cpu|registers_data[6][5]~q ),
	.datac(\cpu|registers_data[14][5]~q ),
	.datad(\cpu|Mux2~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux2~3 .lut_mask = 16'hF588;
defparam \cpu|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N22
cycloneive_lcell_comb \cpu|Mux2~4 (
// Equation(s):
// \cpu|Mux2~4_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3])) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & 
// ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & (\cpu|registers_data[8][5]~q )) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & ((\cpu|registers_data[0][5]~q )))))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datac(\cpu|registers_data[8][5]~q ),
	.datad(\cpu|registers_data[0][5]~q ),
	.cin(gnd),
	.combout(\cpu|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux2~4 .lut_mask = 16'hD9C8;
defparam \cpu|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N24
cycloneive_lcell_comb \cpu|Mux2~5 (
// Equation(s):
// \cpu|Mux2~5_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & ((\cpu|Mux2~4_combout  & (\cpu|registers_data[12][5]~q )) # (!\cpu|Mux2~4_combout  & ((\cpu|registers_data[4][5]~q ))))) # 
// (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & (((\cpu|Mux2~4_combout ))))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datab(\cpu|registers_data[12][5]~q ),
	.datac(\cpu|Mux2~4_combout ),
	.datad(\cpu|registers_data[4][5]~q ),
	.cin(gnd),
	.combout(\cpu|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux2~5 .lut_mask = 16'hDAD0;
defparam \cpu|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N30
cycloneive_lcell_comb \cpu|Mux2~6 (
// Equation(s):
// \cpu|Mux2~6_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]) # ((\cpu|Mux2~3_combout )))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & 
// (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & ((\cpu|Mux2~5_combout ))))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datac(\cpu|Mux2~3_combout ),
	.datad(\cpu|Mux2~5_combout ),
	.cin(gnd),
	.combout(\cpu|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux2~6 .lut_mask = 16'hB9A8;
defparam \cpu|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N6
cycloneive_lcell_comb \cpu|Mux2~7 (
// Equation(s):
// \cpu|Mux2~7_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2])) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & 
// ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & ((\cpu|registers_data[7][5]~q ))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & (\cpu|registers_data[3][5]~q ))))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datac(\cpu|registers_data[3][5]~q ),
	.datad(\cpu|registers_data[7][5]~q ),
	.cin(gnd),
	.combout(\cpu|Mux2~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux2~7 .lut_mask = 16'hDC98;
defparam \cpu|Mux2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N8
cycloneive_lcell_comb \cpu|Mux2~8 (
// Equation(s):
// \cpu|Mux2~8_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & ((\cpu|Mux2~7_combout  & ((\cpu|registers_data[15][5]~q ))) # (!\cpu|Mux2~7_combout  & (\cpu|registers_data[11][5]~q )))) # 
// (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & (((\cpu|Mux2~7_combout ))))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datab(\cpu|registers_data[11][5]~q ),
	.datac(\cpu|registers_data[15][5]~q ),
	.datad(\cpu|Mux2~7_combout ),
	.cin(gnd),
	.combout(\cpu|Mux2~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux2~8 .lut_mask = 16'hF588;
defparam \cpu|Mux2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N22
cycloneive_lcell_comb \cpu|Mux2~0 (
// Equation(s):
// \cpu|Mux2~0_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & (((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]) # (\cpu|registers_data[9][5]~q )))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] 
// & (\cpu|registers_data[1][5]~q  & (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2])))

	.dataa(\cpu|registers_data[1][5]~q ),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datad(\cpu|registers_data[9][5]~q ),
	.cin(gnd),
	.combout(\cpu|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux2~0 .lut_mask = 16'hCEC2;
defparam \cpu|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N20
cycloneive_lcell_comb \cpu|Mux2~1 (
// Equation(s):
// \cpu|Mux2~1_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & ((\cpu|Mux2~0_combout  & (\cpu|registers_data[13][5]~q )) # (!\cpu|Mux2~0_combout  & ((\cpu|registers_data[5][5]~q ))))) # 
// (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & (((\cpu|Mux2~0_combout ))))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datab(\cpu|registers_data[13][5]~q ),
	.datac(\cpu|registers_data[5][5]~q ),
	.datad(\cpu|Mux2~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux2~1 .lut_mask = 16'hDDA0;
defparam \cpu|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N24
cycloneive_lcell_comb \cpu|Mux2~9 (
// Equation(s):
// \cpu|Mux2~9_combout  = (\cpu|Mux2~6_combout  & (((\cpu|Mux2~8_combout )) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]))) # (!\cpu|Mux2~6_combout  & (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & ((\cpu|Mux2~1_combout 
// ))))

	.dataa(\cpu|Mux2~6_combout ),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datac(\cpu|Mux2~8_combout ),
	.datad(\cpu|Mux2~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux2~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux2~9 .lut_mask = 16'hE6A2;
defparam \cpu|Mux2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N24
cycloneive_lcell_comb \cpu|registers_data~325 (
// Equation(s):
// \cpu|registers_data~325_combout  = (\cpu|Mux9~10_combout  & ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4] & (\cpu|Mux16~8_combout )) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4] & ((\cpu|Mux16~6_combout )))))

	.dataa(\cpu|Mux16~8_combout ),
	.datab(\cpu|Mux9~10_combout ),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.datad(\cpu|Mux16~6_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~325_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~325 .lut_mask = 16'h8C80;
defparam \cpu|registers_data~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N2
cycloneive_lcell_comb \cpu|registers_data~326 (
// Equation(s):
// \cpu|registers_data~326_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & (((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]) # (\cpu|registers_data~325_combout )))) # 
// (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & (\cpu|Mux2~9_combout  & (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0])))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datab(\cpu|Mux2~9_combout ),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datad(\cpu|registers_data~325_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~326_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~326 .lut_mask = 16'hAEA4;
defparam \cpu|registers_data~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N20
cycloneive_lcell_comb \cpu|registers_data~327 (
// Equation(s):
// \cpu|registers_data~327_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & ((\cpu|Mux16~9_combout  & ((!\cpu|registers_data~326_combout ) # (!\cpu|Mux9~10_combout ))) # (!\cpu|Mux16~9_combout  & (\cpu|Mux9~10_combout )))) # 
// (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & (((\cpu|registers_data~326_combout ))))

	.dataa(\cpu|Mux16~9_combout ),
	.datab(\cpu|Mux9~10_combout ),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datad(\cpu|registers_data~326_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~327_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~327 .lut_mask = 16'h6FE0;
defparam \cpu|registers_data~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N28
cycloneive_lcell_comb \cpu|registers_data[13][6]~feeder (
// Equation(s):
// \cpu|registers_data[13][6]~feeder_combout  = \cpu|registers_data~152_combout 

	.dataa(gnd),
	.datab(\cpu|registers_data~152_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|registers_data[13][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[13][6]~feeder .lut_mask = 16'hCCCC;
defparam \cpu|registers_data[13][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N29
dffeas \cpu|registers_data[13][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[13][6]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[13][6]~237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[13][6] .is_wysiwyg = "true";
defparam \cpu|registers_data[13][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N30
cycloneive_lcell_comb \cpu|registers_data[5][6]~feeder (
// Equation(s):
// \cpu|registers_data[5][6]~feeder_combout  = \cpu|registers_data~152_combout 

	.dataa(\cpu|registers_data~152_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|registers_data[5][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[5][6]~feeder .lut_mask = 16'hAAAA;
defparam \cpu|registers_data[5][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N31
dffeas \cpu|registers_data[5][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[5][6]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[5][6]~234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[5][6] .is_wysiwyg = "true";
defparam \cpu|registers_data[5][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N30
cycloneive_lcell_comb \cpu|registers_data[1][6]~feeder (
// Equation(s):
// \cpu|registers_data[1][6]~feeder_combout  = \cpu|registers_data~152_combout 

	.dataa(\cpu|registers_data~152_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|registers_data[1][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[1][6]~feeder .lut_mask = 16'hAAAA;
defparam \cpu|registers_data[1][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N31
dffeas \cpu|registers_data[1][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[1][6]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[1][6]~236_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[1][6] .is_wysiwyg = "true";
defparam \cpu|registers_data[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N20
cycloneive_lcell_comb \cpu|registers_data[9][6]~feeder (
// Equation(s):
// \cpu|registers_data[9][6]~feeder_combout  = \cpu|registers_data~152_combout 

	.dataa(\cpu|registers_data~152_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|registers_data[9][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[9][6]~feeder .lut_mask = 16'hAAAA;
defparam \cpu|registers_data[9][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N21
dffeas \cpu|registers_data[9][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[9][6]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[9][6]~235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[9][6] .is_wysiwyg = "true";
defparam \cpu|registers_data[9][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N24
cycloneive_lcell_comb \cpu|Mux15~0 (
// Equation(s):
// \cpu|Mux15~0_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6] & (((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7])))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6] & 
// ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7] & ((\cpu|registers_data[9][6]~q ))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7] & (\cpu|registers_data[1][6]~q ))))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datab(\cpu|registers_data[1][6]~q ),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datad(\cpu|registers_data[9][6]~q ),
	.cin(gnd),
	.combout(\cpu|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux15~0 .lut_mask = 16'hF4A4;
defparam \cpu|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N18
cycloneive_lcell_comb \cpu|Mux15~1 (
// Equation(s):
// \cpu|Mux15~1_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6] & ((\cpu|Mux15~0_combout  & (\cpu|registers_data[13][6]~q )) # (!\cpu|Mux15~0_combout  & ((\cpu|registers_data[5][6]~q ))))) # 
// (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6] & (((\cpu|Mux15~0_combout ))))

	.dataa(\cpu|registers_data[13][6]~q ),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datac(\cpu|registers_data[5][6]~q ),
	.datad(\cpu|Mux15~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux15~1 .lut_mask = 16'hBBC0;
defparam \cpu|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N30
cycloneive_lcell_comb \cpu|Mux15~4 (
// Equation(s):
// \cpu|Mux15~4_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6] & (((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7])))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6] & 
// ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7] & (\cpu|registers_data[8][6]~q )) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7] & ((\cpu|registers_data[0][6]~q )))))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datab(\cpu|registers_data[8][6]~q ),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datad(\cpu|registers_data[0][6]~q ),
	.cin(gnd),
	.combout(\cpu|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux15~4 .lut_mask = 16'hE5E0;
defparam \cpu|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N0
cycloneive_lcell_comb \cpu|Mux15~5 (
// Equation(s):
// \cpu|Mux15~5_combout  = (\cpu|Mux15~4_combout  & (((\cpu|registers_data[12][6]~q ) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6])))) # (!\cpu|Mux15~4_combout  & (\cpu|registers_data[4][6]~q  & 
// (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6])))

	.dataa(\cpu|Mux15~4_combout ),
	.datab(\cpu|registers_data[4][6]~q ),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datad(\cpu|registers_data[12][6]~q ),
	.cin(gnd),
	.combout(\cpu|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux15~5 .lut_mask = 16'hEA4A;
defparam \cpu|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N10
cycloneive_lcell_comb \cpu|Mux15~2 (
// Equation(s):
// \cpu|Mux15~2_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7] & ((\cpu|registers_data[10][6]~q ) # ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6])))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a 
// [7] & (((\cpu|registers_data[2][6]~q  & !\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]))))

	.dataa(\cpu|registers_data[10][6]~q ),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datac(\cpu|registers_data[2][6]~q ),
	.datad(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.cin(gnd),
	.combout(\cpu|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux15~2 .lut_mask = 16'hCCB8;
defparam \cpu|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N28
cycloneive_lcell_comb \cpu|Mux15~3 (
// Equation(s):
// \cpu|Mux15~3_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6] & ((\cpu|Mux15~2_combout  & ((\cpu|registers_data[14][6]~q ))) # (!\cpu|Mux15~2_combout  & (\cpu|registers_data[6][6]~q )))) # 
// (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6] & (((\cpu|Mux15~2_combout ))))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datab(\cpu|registers_data[6][6]~q ),
	.datac(\cpu|registers_data[14][6]~q ),
	.datad(\cpu|Mux15~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux15~3 .lut_mask = 16'hF588;
defparam \cpu|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N20
cycloneive_lcell_comb \cpu|Mux15~6 (
// Equation(s):
// \cpu|Mux15~6_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [5] & ((\cpu|Mux15~3_combout ))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [5] & (\cpu|Mux15~5_combout ))

	.dataa(gnd),
	.datab(\cpu|Mux15~5_combout ),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.datad(\cpu|Mux15~3_combout ),
	.cin(gnd),
	.combout(\cpu|Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux15~6 .lut_mask = 16'hFC0C;
defparam \cpu|Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N30
cycloneive_lcell_comb \cpu|Mux25~0 (
// Equation(s):
// \cpu|Mux25~0_combout  = (\cpu|Mux30~1_combout  & (((!\cpu|Mux30~2_combout )))) # (!\cpu|Mux30~1_combout  & ((\cpu|Mux30~2_combout  & (\cpu|Mux15~1_combout )) # (!\cpu|Mux30~2_combout  & ((\cpu|Mux15~6_combout )))))

	.dataa(\cpu|Mux15~1_combout ),
	.datab(\cpu|Mux30~1_combout ),
	.datac(\cpu|Mux30~2_combout ),
	.datad(\cpu|Mux15~6_combout ),
	.cin(gnd),
	.combout(\cpu|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux25~0 .lut_mask = 16'h2F2C;
defparam \cpu|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N26
cycloneive_lcell_comb \cpu|Mux8~0 (
// Equation(s):
// \cpu|Mux8~0_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7] & ((\cpu|registers_data[11][6]~q ))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7] & (\cpu|registers_data[3][6]~q ))

	.dataa(gnd),
	.datab(\cpu|registers_data[3][6]~q ),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datad(\cpu|registers_data[11][6]~q ),
	.cin(gnd),
	.combout(\cpu|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux8~0 .lut_mask = 16'hFC0C;
defparam \cpu|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N0
cycloneive_lcell_comb \cpu|Mux25~1 (
// Equation(s):
// \cpu|Mux25~1_combout  = (\cpu|Mux25~0_combout  & (((\cpu|Mux8~0_combout ) # (!\cpu|Mux30~0_combout )))) # (!\cpu|Mux25~0_combout  & (\cpu|registers_data[7][6]~q  & ((\cpu|Mux30~0_combout ))))

	.dataa(\cpu|Mux25~0_combout ),
	.datab(\cpu|registers_data[7][6]~q ),
	.datac(\cpu|Mux8~0_combout ),
	.datad(\cpu|Mux30~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux25~1 .lut_mask = 16'hE4AA;
defparam \cpu|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N14
cycloneive_lcell_comb \cpu|registers_data~287 (
// Equation(s):
// \cpu|registers_data~287_combout  = (\cpu|Decoder1~15_combout  & \cpu|Mux25~1_combout )

	.dataa(\cpu|Decoder1~15_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux25~1_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~287_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~287 .lut_mask = 16'hAA00;
defparam \cpu|registers_data~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N12
cycloneive_lcell_comb \cpu|registers_data[15][3]~252 (
// Equation(s):
// \cpu|registers_data[15][3]~252_combout  = (\cpu|instruction [15] & ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]) # (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3])))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datab(gnd),
	.datac(\cpu|instruction [15]),
	.datad(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.cin(gnd),
	.combout(\cpu|registers_data[15][3]~252_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[15][3]~252 .lut_mask = 16'hF0A0;
defparam \cpu|registers_data[15][3]~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N30
cycloneive_lcell_comb \cpu|registers_data[15][3]~251 (
// Equation(s):
// \cpu|registers_data[15][3]~251_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]) # (!\cpu|instruction [15])

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|instruction [15]),
	.cin(gnd),
	.combout(\cpu|registers_data[15][3]~251_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[15][3]~251 .lut_mask = 16'hAAFF;
defparam \cpu|registers_data[15][3]~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N18
cycloneive_lcell_comb \cpu|registers_data~311 (
// Equation(s):
// \cpu|registers_data~311_combout  = (\cpu|Decoder1~15_combout  & \cpu|Mux27~1_combout )

	.dataa(\cpu|Decoder1~15_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux27~1_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~311_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~311 .lut_mask = 16'hAA00;
defparam \cpu|registers_data~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N22
cycloneive_lcell_comb \cpu|registers_data~328 (
// Equation(s):
// \cpu|registers_data~328_combout  = (\cpu|registers_data[15][3]~252_combout  & (((\cpu|registers_data[15][3]~251_combout  & \cpu|registers_data~311_combout )))) # (!\cpu|registers_data[15][3]~252_combout  & 
// ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [5]) # ((!\cpu|registers_data[15][3]~251_combout ))))

	.dataa(\cpu|registers_data[15][3]~252_combout ),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.datac(\cpu|registers_data[15][3]~251_combout ),
	.datad(\cpu|registers_data~311_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~328_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~328 .lut_mask = 16'hE545;
defparam \cpu|registers_data~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N6
cycloneive_lcell_comb \cpu|registers_data~329 (
// Equation(s):
// \cpu|registers_data~329_combout  = (\cpu|registers_data[15][3]~249_combout  & ((\cpu|registers_data~328_combout  & (\cpu|registers_data~327_combout )) # (!\cpu|registers_data~328_combout  & ((\cpu|registers_data~287_combout ))))) # 
// (!\cpu|registers_data[15][3]~249_combout  & (((\cpu|registers_data~328_combout ))))

	.dataa(\cpu|registers_data[15][3]~249_combout ),
	.datab(\cpu|registers_data~327_combout ),
	.datac(\cpu|registers_data~287_combout ),
	.datad(\cpu|registers_data~328_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~329_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~329 .lut_mask = 16'hDDA0;
defparam \cpu|registers_data~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N16
cycloneive_lcell_comb \cpu|registers_data[15][3]~255 (
// Equation(s):
// \cpu|registers_data[15][3]~255_combout  = (\cpu|instruction [12] & !\cpu|instruction [15])

	.dataa(\cpu|instruction [12]),
	.datab(gnd),
	.datac(\cpu|instruction [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|registers_data[15][3]~255_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[15][3]~255 .lut_mask = 16'h0A0A;
defparam \cpu|registers_data[15][3]~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N16
cycloneive_lcell_comb \cpu|registers_data[8][3]~feeder (
// Equation(s):
// \cpu|registers_data[8][3]~feeder_combout  = \cpu|registers_data~131_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|registers_data~131_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[8][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[8][3]~feeder .lut_mask = 16'hFF00;
defparam \cpu|registers_data[8][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N17
dffeas \cpu|registers_data[8][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[8][3]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[8][6]~243_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[8][3] .is_wysiwyg = "true";
defparam \cpu|registers_data[8][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N20
cycloneive_lcell_comb \cpu|registers_data[0][3]~feeder (
// Equation(s):
// \cpu|registers_data[0][3]~feeder_combout  = \cpu|registers_data~131_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|registers_data~131_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[0][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[0][3]~feeder .lut_mask = 16'hFF00;
defparam \cpu|registers_data[0][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N22
cycloneive_lcell_comb \cpu|registers_data~97 (
// Equation(s):
// \cpu|registers_data~97_combout  = (\cpu|registers_data~94_combout  & ((\cpu|registers_data~95_combout ) # ((!\cpu|instruction [9] & \cpu|registers_data~96_combout ))))

	.dataa(\cpu|registers_data~94_combout ),
	.datab(\cpu|registers_data~95_combout ),
	.datac(\cpu|instruction [9]),
	.datad(\cpu|registers_data~96_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~97_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~97 .lut_mask = 16'h8A88;
defparam \cpu|registers_data~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N24
cycloneive_lcell_comb \cpu|Decoder1~0 (
// Equation(s):
// \cpu|Decoder1~0_combout  = (!\cpu|instruction [8] & (!\cpu|instruction [9] & (!\cpu|instruction [10] & !\cpu|instruction [11])))

	.dataa(\cpu|instruction [8]),
	.datab(\cpu|instruction [9]),
	.datac(\cpu|instruction [10]),
	.datad(\cpu|instruction [11]),
	.cin(gnd),
	.combout(\cpu|Decoder1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Decoder1~0 .lut_mask = 16'h0001;
defparam \cpu|Decoder1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N2
cycloneive_lcell_comb \cpu|registers_data[0][7]~98 (
// Equation(s):
// \cpu|registers_data[0][7]~98_combout  = (\cpu|Equal2~0_combout  & ((\cpu|registers_data~97_combout ) # ((!\cpu|pc[0]~4_combout  & \cpu|Decoder1~0_combout ))))

	.dataa(\cpu|registers_data~97_combout ),
	.datab(\cpu|Equal2~0_combout ),
	.datac(\cpu|pc[0]~4_combout ),
	.datad(\cpu|Decoder1~0_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[0][7]~98_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[0][7]~98 .lut_mask = 16'h8C88;
defparam \cpu|registers_data[0][7]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N16
cycloneive_lcell_comb \cpu|registers_data[0][1]~117 (
// Equation(s):
// \cpu|registers_data[0][1]~117_combout  = (\cpu|registers_data[0][7]~98_combout  & (((\cpu|Selector15~0_combout  & \cpu|Selector7~0_combout )) # (!\cpu|registers_data[0][1]~116_combout )))

	.dataa(\cpu|Selector15~0_combout ),
	.datab(\cpu|registers_data[0][1]~116_combout ),
	.datac(\cpu|Selector7~0_combout ),
	.datad(\cpu|registers_data[0][7]~98_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[0][1]~117_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[0][1]~117 .lut_mask = 16'hB300;
defparam \cpu|registers_data[0][1]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N21
dffeas \cpu|registers_data[0][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[0][3]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[0][1]~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[0][3] .is_wysiwyg = "true";
defparam \cpu|registers_data[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N8
cycloneive_lcell_comb \cpu|Mux18~4 (
// Equation(s):
// \cpu|Mux18~4_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7] & ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]) # ((\cpu|registers_data[8][3]~q )))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a 
// [7] & (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6] & ((\cpu|registers_data[0][3]~q ))))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datac(\cpu|registers_data[8][3]~q ),
	.datad(\cpu|registers_data[0][3]~q ),
	.cin(gnd),
	.combout(\cpu|Mux18~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux18~4 .lut_mask = 16'hB9A8;
defparam \cpu|Mux18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N0
cycloneive_lcell_comb \cpu|registers_data[4][3]~feeder (
// Equation(s):
// \cpu|registers_data[4][3]~feeder_combout  = \cpu|registers_data~131_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|registers_data~131_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[4][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[4][3]~feeder .lut_mask = 16'hFF00;
defparam \cpu|registers_data[4][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N1
dffeas \cpu|registers_data[4][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[4][3]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[4][6]~242_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[4][3] .is_wysiwyg = "true";
defparam \cpu|registers_data[4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N0
cycloneive_lcell_comb \cpu|registers_data[12][3]~feeder (
// Equation(s):
// \cpu|registers_data[12][3]~feeder_combout  = \cpu|registers_data~131_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|registers_data~131_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[12][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[12][3]~feeder .lut_mask = 16'hFF00;
defparam \cpu|registers_data[12][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N1
dffeas \cpu|registers_data[12][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[12][3]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[12][6]~244_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[12][3] .is_wysiwyg = "true";
defparam \cpu|registers_data[12][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N2
cycloneive_lcell_comb \cpu|Mux18~5 (
// Equation(s):
// \cpu|Mux18~5_combout  = (\cpu|Mux18~4_combout  & (((\cpu|registers_data[12][3]~q ) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6])))) # (!\cpu|Mux18~4_combout  & (\cpu|registers_data[4][3]~q  & 
// ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]))))

	.dataa(\cpu|Mux18~4_combout ),
	.datab(\cpu|registers_data[4][3]~q ),
	.datac(\cpu|registers_data[12][3]~q ),
	.datad(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.cin(gnd),
	.combout(\cpu|Mux18~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux18~5 .lut_mask = 16'hE4AA;
defparam \cpu|Mux18~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N0
cycloneive_lcell_comb \cpu|registers_data[14][3]~feeder (
// Equation(s):
// \cpu|registers_data[14][3]~feeder_combout  = \cpu|registers_data~131_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|registers_data~131_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[14][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[14][3]~feeder .lut_mask = 16'hFF00;
defparam \cpu|registers_data[14][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N1
dffeas \cpu|registers_data[14][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[14][3]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[14][6]~241_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[14][3] .is_wysiwyg = "true";
defparam \cpu|registers_data[14][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N10
cycloneive_lcell_comb \cpu|registers_data[2][3]~feeder (
// Equation(s):
// \cpu|registers_data[2][3]~feeder_combout  = \cpu|registers_data~131_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|registers_data~131_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[2][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[2][3]~feeder .lut_mask = 16'hFF00;
defparam \cpu|registers_data[2][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N11
dffeas \cpu|registers_data[2][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[2][3]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[2][6]~240_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[2][3] .is_wysiwyg = "true";
defparam \cpu|registers_data[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N24
cycloneive_lcell_comb \cpu|registers_data[10][3]~feeder (
// Equation(s):
// \cpu|registers_data[10][3]~feeder_combout  = \cpu|registers_data~131_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|registers_data~131_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[10][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[10][3]~feeder .lut_mask = 16'hFF00;
defparam \cpu|registers_data[10][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N25
dffeas \cpu|registers_data[10][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[10][3]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[10][6]~239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[10][3] .is_wysiwyg = "true";
defparam \cpu|registers_data[10][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N12
cycloneive_lcell_comb \cpu|Mux18~2 (
// Equation(s):
// \cpu|Mux18~2_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6] & (((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7])))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6] & 
// ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7] & ((\cpu|registers_data[10][3]~q ))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7] & (\cpu|registers_data[2][3]~q ))))

	.dataa(\cpu|registers_data[2][3]~q ),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datad(\cpu|registers_data[10][3]~q ),
	.cin(gnd),
	.combout(\cpu|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux18~2 .lut_mask = 16'hF2C2;
defparam \cpu|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N20
cycloneive_lcell_comb \cpu|registers_data[6][3]~feeder (
// Equation(s):
// \cpu|registers_data[6][3]~feeder_combout  = \cpu|registers_data~131_combout 

	.dataa(gnd),
	.datab(\cpu|registers_data~131_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|registers_data[6][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[6][3]~feeder .lut_mask = 16'hCCCC;
defparam \cpu|registers_data[6][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N21
dffeas \cpu|registers_data[6][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[6][3]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[6][6]~238_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[6][3] .is_wysiwyg = "true";
defparam \cpu|registers_data[6][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N14
cycloneive_lcell_comb \cpu|Mux18~3 (
// Equation(s):
// \cpu|Mux18~3_combout  = (\cpu|Mux18~2_combout  & ((\cpu|registers_data[14][3]~q ) # ((!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6])))) # (!\cpu|Mux18~2_combout  & (((\cpu|registers_data[6][3]~q  & 
// \RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]))))

	.dataa(\cpu|registers_data[14][3]~q ),
	.datab(\cpu|Mux18~2_combout ),
	.datac(\cpu|registers_data[6][3]~q ),
	.datad(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.cin(gnd),
	.combout(\cpu|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux18~3 .lut_mask = 16'hB8CC;
defparam \cpu|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N8
cycloneive_lcell_comb \cpu|Mux18~6 (
// Equation(s):
// \cpu|Mux18~6_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [5] & ((\cpu|Mux18~3_combout ))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [5] & (\cpu|Mux18~5_combout ))

	.dataa(\cpu|Mux18~5_combout ),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.datac(gnd),
	.datad(\cpu|Mux18~3_combout ),
	.cin(gnd),
	.combout(\cpu|Mux18~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux18~6 .lut_mask = 16'hEE22;
defparam \cpu|Mux18~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N14
cycloneive_lcell_comb \cpu|registers_data[11][3]~feeder (
// Equation(s):
// \cpu|registers_data[11][3]~feeder_combout  = \cpu|registers_data~131_combout 

	.dataa(gnd),
	.datab(\cpu|registers_data~131_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|registers_data[11][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[11][3]~feeder .lut_mask = 16'hCCCC;
defparam \cpu|registers_data[11][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N15
dffeas \cpu|registers_data[11][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[11][3]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[11][6]~232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[11][3] .is_wysiwyg = "true";
defparam \cpu|registers_data[11][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N8
cycloneive_lcell_comb \cpu|registers_data[3][3]~feeder (
// Equation(s):
// \cpu|registers_data[3][3]~feeder_combout  = \cpu|registers_data~131_combout 

	.dataa(gnd),
	.datab(\cpu|registers_data~131_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|registers_data[3][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[3][3]~feeder .lut_mask = 16'hCCCC;
defparam \cpu|registers_data[3][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N9
dffeas \cpu|registers_data[3][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[3][3]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[3][6]~233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[3][3] .is_wysiwyg = "true";
defparam \cpu|registers_data[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N30
cycloneive_lcell_comb \cpu|Mux11~0 (
// Equation(s):
// \cpu|Mux11~0_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7] & (\cpu|registers_data[11][3]~q )) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7] & ((\cpu|registers_data[3][3]~q )))

	.dataa(gnd),
	.datab(\cpu|registers_data[11][3]~q ),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datad(\cpu|registers_data[3][3]~q ),
	.cin(gnd),
	.combout(\cpu|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux11~0 .lut_mask = 16'hCFC0;
defparam \cpu|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N2
cycloneive_lcell_comb \cpu|registers_data[1][3]~feeder (
// Equation(s):
// \cpu|registers_data[1][3]~feeder_combout  = \cpu|registers_data~131_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|registers_data~131_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[1][3]~feeder .lut_mask = 16'hFF00;
defparam \cpu|registers_data[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N3
dffeas \cpu|registers_data[1][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[1][3]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[1][6]~236_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[1][3] .is_wysiwyg = "true";
defparam \cpu|registers_data[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N4
cycloneive_lcell_comb \cpu|Mux18~0 (
// Equation(s):
// \cpu|Mux18~0_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6] & (((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7])))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6] & 
// ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7] & (\cpu|registers_data[9][3]~q )) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7] & ((\cpu|registers_data[1][3]~q )))))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datab(\cpu|registers_data[9][3]~q ),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datad(\cpu|registers_data[1][3]~q ),
	.cin(gnd),
	.combout(\cpu|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux18~0 .lut_mask = 16'hE5E0;
defparam \cpu|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N30
cycloneive_lcell_comb \cpu|registers_data[13][3]~feeder (
// Equation(s):
// \cpu|registers_data[13][3]~feeder_combout  = \cpu|registers_data~131_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|registers_data~131_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[13][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[13][3]~feeder .lut_mask = 16'hFF00;
defparam \cpu|registers_data[13][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N31
dffeas \cpu|registers_data[13][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[13][3]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[13][6]~237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[13][3] .is_wysiwyg = "true";
defparam \cpu|registers_data[13][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N12
cycloneive_lcell_comb \cpu|registers_data[5][3]~feeder (
// Equation(s):
// \cpu|registers_data[5][3]~feeder_combout  = \cpu|registers_data~131_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|registers_data~131_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[5][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[5][3]~feeder .lut_mask = 16'hFF00;
defparam \cpu|registers_data[5][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N13
dffeas \cpu|registers_data[5][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[5][3]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[5][6]~234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[5][3] .is_wysiwyg = "true";
defparam \cpu|registers_data[5][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N14
cycloneive_lcell_comb \cpu|Mux18~1 (
// Equation(s):
// \cpu|Mux18~1_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6] & ((\cpu|Mux18~0_combout  & (\cpu|registers_data[13][3]~q )) # (!\cpu|Mux18~0_combout  & ((\cpu|registers_data[5][3]~q ))))) # 
// (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6] & (\cpu|Mux18~0_combout ))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datab(\cpu|Mux18~0_combout ),
	.datac(\cpu|registers_data[13][3]~q ),
	.datad(\cpu|registers_data[5][3]~q ),
	.cin(gnd),
	.combout(\cpu|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux18~1 .lut_mask = 16'hE6C4;
defparam \cpu|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N14
cycloneive_lcell_comb \cpu|Mux18~7 (
// Equation(s):
// \cpu|Mux18~7_combout  = (\cpu|Mux21~6_combout  & (\cpu|Mux21~5_combout )) # (!\cpu|Mux21~6_combout  & ((\cpu|Mux21~5_combout  & (\cpu|Mux11~0_combout )) # (!\cpu|Mux21~5_combout  & ((\cpu|Mux18~1_combout )))))

	.dataa(\cpu|Mux21~6_combout ),
	.datab(\cpu|Mux21~5_combout ),
	.datac(\cpu|Mux11~0_combout ),
	.datad(\cpu|Mux18~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux18~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux18~7 .lut_mask = 16'hD9C8;
defparam \cpu|Mux18~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N0
cycloneive_lcell_comb \cpu|registers_data[13][2]~feeder (
// Equation(s):
// \cpu|registers_data[13][2]~feeder_combout  = \cpu|registers_data~124_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|registers_data~124_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[13][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[13][2]~feeder .lut_mask = 16'hFF00;
defparam \cpu|registers_data[13][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N1
dffeas \cpu|registers_data[13][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[13][2]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[13][6]~237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[13][2] .is_wysiwyg = "true";
defparam \cpu|registers_data[13][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N8
cycloneive_lcell_comb \cpu|registers_data[5][2]~feeder (
// Equation(s):
// \cpu|registers_data[5][2]~feeder_combout  = \cpu|registers_data~124_combout 

	.dataa(\cpu|registers_data~124_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|registers_data[5][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[5][2]~feeder .lut_mask = 16'hAAAA;
defparam \cpu|registers_data[5][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N9
dffeas \cpu|registers_data[5][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[5][2]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[5][6]~234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[5][2] .is_wysiwyg = "true";
defparam \cpu|registers_data[5][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N6
cycloneive_lcell_comb \cpu|registers_data[1][2]~feeder (
// Equation(s):
// \cpu|registers_data[1][2]~feeder_combout  = \cpu|registers_data~124_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|registers_data~124_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[1][2]~feeder .lut_mask = 16'hFF00;
defparam \cpu|registers_data[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N7
dffeas \cpu|registers_data[1][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[1][2]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[1][6]~236_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[1][2] .is_wysiwyg = "true";
defparam \cpu|registers_data[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N12
cycloneive_lcell_comb \cpu|registers_data[9][2]~feeder (
// Equation(s):
// \cpu|registers_data[9][2]~feeder_combout  = \cpu|registers_data~124_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|registers_data~124_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[9][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[9][2]~feeder .lut_mask = 16'hFF00;
defparam \cpu|registers_data[9][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N13
dffeas \cpu|registers_data[9][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[9][2]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[9][6]~235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[9][2] .is_wysiwyg = "true";
defparam \cpu|registers_data[9][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N28
cycloneive_lcell_comb \cpu|Mux5~0 (
// Equation(s):
// \cpu|Mux5~0_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & (((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]) # (\cpu|registers_data[9][2]~q )))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] 
// & (\cpu|registers_data[1][2]~q  & (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2])))

	.dataa(\cpu|registers_data[1][2]~q ),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datad(\cpu|registers_data[9][2]~q ),
	.cin(gnd),
	.combout(\cpu|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux5~0 .lut_mask = 16'hCEC2;
defparam \cpu|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N12
cycloneive_lcell_comb \cpu|Mux5~1 (
// Equation(s):
// \cpu|Mux5~1_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & ((\cpu|Mux5~0_combout  & (\cpu|registers_data[13][2]~q )) # (!\cpu|Mux5~0_combout  & ((\cpu|registers_data[5][2]~q ))))) # 
// (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & (((\cpu|Mux5~0_combout ))))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datab(\cpu|registers_data[13][2]~q ),
	.datac(\cpu|registers_data[5][2]~q ),
	.datad(\cpu|Mux5~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux5~1 .lut_mask = 16'hDDA0;
defparam \cpu|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N12
cycloneive_lcell_comb \cpu|registers_data[4][2]~feeder (
// Equation(s):
// \cpu|registers_data[4][2]~feeder_combout  = \cpu|registers_data~124_combout 

	.dataa(\cpu|registers_data~124_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|registers_data[4][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[4][2]~feeder .lut_mask = 16'hAAAA;
defparam \cpu|registers_data[4][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N13
dffeas \cpu|registers_data[4][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[4][2]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[4][6]~242_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[4][2] .is_wysiwyg = "true";
defparam \cpu|registers_data[4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N30
cycloneive_lcell_comb \cpu|registers_data[8][2]~feeder (
// Equation(s):
// \cpu|registers_data[8][2]~feeder_combout  = \cpu|registers_data~124_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|registers_data~124_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[8][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[8][2]~feeder .lut_mask = 16'hFF00;
defparam \cpu|registers_data[8][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N31
dffeas \cpu|registers_data[8][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[8][2]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[8][6]~243_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[8][2] .is_wysiwyg = "true";
defparam \cpu|registers_data[8][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N18
cycloneive_lcell_comb \cpu|registers_data[0][2]~feeder (
// Equation(s):
// \cpu|registers_data[0][2]~feeder_combout  = \cpu|registers_data~124_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|registers_data~124_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[0][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[0][2]~feeder .lut_mask = 16'hFF00;
defparam \cpu|registers_data[0][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N19
dffeas \cpu|registers_data[0][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[0][2]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[0][1]~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[0][2] .is_wysiwyg = "true";
defparam \cpu|registers_data[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N20
cycloneive_lcell_comb \cpu|Mux5~4 (
// Equation(s):
// \cpu|Mux5~4_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & ((\cpu|registers_data[8][2]~q ) # ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2])))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] 
// & (((\cpu|registers_data[0][2]~q  & !\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]))))

	.dataa(\cpu|registers_data[8][2]~q ),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datac(\cpu|registers_data[0][2]~q ),
	.datad(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.cin(gnd),
	.combout(\cpu|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux5~4 .lut_mask = 16'hCCB8;
defparam \cpu|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N22
cycloneive_lcell_comb \cpu|registers_data[12][2]~feeder (
// Equation(s):
// \cpu|registers_data[12][2]~feeder_combout  = \cpu|registers_data~124_combout 

	.dataa(\cpu|registers_data~124_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|registers_data[12][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[12][2]~feeder .lut_mask = 16'hAAAA;
defparam \cpu|registers_data[12][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N23
dffeas \cpu|registers_data[12][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[12][2]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[12][6]~244_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[12][2] .is_wysiwyg = "true";
defparam \cpu|registers_data[12][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N6
cycloneive_lcell_comb \cpu|Mux5~5 (
// Equation(s):
// \cpu|Mux5~5_combout  = (\cpu|Mux5~4_combout  & (((\cpu|registers_data[12][2]~q ) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2])))) # (!\cpu|Mux5~4_combout  & (\cpu|registers_data[4][2]~q  & 
// ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]))))

	.dataa(\cpu|registers_data[4][2]~q ),
	.datab(\cpu|Mux5~4_combout ),
	.datac(\cpu|registers_data[12][2]~q ),
	.datad(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.cin(gnd),
	.combout(\cpu|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux5~5 .lut_mask = 16'hE2CC;
defparam \cpu|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N24
cycloneive_lcell_comb \cpu|registers_data[6][2]~feeder (
// Equation(s):
// \cpu|registers_data[6][2]~feeder_combout  = \cpu|registers_data~124_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|registers_data~124_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[6][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[6][2]~feeder .lut_mask = 16'hFF00;
defparam \cpu|registers_data[6][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N25
dffeas \cpu|registers_data[6][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[6][2]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[6][6]~238_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[6][2] .is_wysiwyg = "true";
defparam \cpu|registers_data[6][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N16
cycloneive_lcell_comb \cpu|Mux5~2 (
// Equation(s):
// \cpu|Mux5~2_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & (((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2])))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & 
// ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & (\cpu|registers_data[6][2]~q )) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & ((\cpu|registers_data[2][2]~q )))))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datab(\cpu|registers_data[6][2]~q ),
	.datac(\cpu|registers_data[2][2]~q ),
	.datad(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.cin(gnd),
	.combout(\cpu|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux5~2 .lut_mask = 16'hEE50;
defparam \cpu|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N30
cycloneive_lcell_comb \cpu|registers_data[10][2]~feeder (
// Equation(s):
// \cpu|registers_data[10][2]~feeder_combout  = \cpu|registers_data~124_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|registers_data~124_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[10][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[10][2]~feeder .lut_mask = 16'hFF00;
defparam \cpu|registers_data[10][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N31
dffeas \cpu|registers_data[10][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[10][2]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[10][6]~239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[10][2] .is_wysiwyg = "true";
defparam \cpu|registers_data[10][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N2
cycloneive_lcell_comb \cpu|registers_data[14][2]~feeder (
// Equation(s):
// \cpu|registers_data[14][2]~feeder_combout  = \cpu|registers_data~124_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|registers_data~124_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[14][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[14][2]~feeder .lut_mask = 16'hFF00;
defparam \cpu|registers_data[14][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N3
dffeas \cpu|registers_data[14][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[14][2]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[14][6]~241_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[14][2] .is_wysiwyg = "true";
defparam \cpu|registers_data[14][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N18
cycloneive_lcell_comb \cpu|Mux5~3 (
// Equation(s):
// \cpu|Mux5~3_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & ((\cpu|Mux5~2_combout  & ((\cpu|registers_data[14][2]~q ))) # (!\cpu|Mux5~2_combout  & (\cpu|registers_data[10][2]~q )))) # 
// (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & (\cpu|Mux5~2_combout ))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datab(\cpu|Mux5~2_combout ),
	.datac(\cpu|registers_data[10][2]~q ),
	.datad(\cpu|registers_data[14][2]~q ),
	.cin(gnd),
	.combout(\cpu|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux5~3 .lut_mask = 16'hEC64;
defparam \cpu|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N4
cycloneive_lcell_comb \cpu|Mux5~6 (
// Equation(s):
// \cpu|Mux5~6_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1])) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & 
// ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & ((\cpu|Mux5~3_combout ))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & (\cpu|Mux5~5_combout ))))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datac(\cpu|Mux5~5_combout ),
	.datad(\cpu|Mux5~3_combout ),
	.cin(gnd),
	.combout(\cpu|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux5~6 .lut_mask = 16'hDC98;
defparam \cpu|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N24
cycloneive_lcell_comb \cpu|registers_data[6][1]~feeder (
// Equation(s):
// \cpu|registers_data[6][1]~feeder_combout  = \cpu|registers_data~115_combout 

	.dataa(\cpu|registers_data~115_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|registers_data[6][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[6][1]~feeder .lut_mask = 16'hAAAA;
defparam \cpu|registers_data[6][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N25
dffeas \cpu|registers_data[6][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[6][1]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[6][6]~238_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[6][1] .is_wysiwyg = "true";
defparam \cpu|registers_data[6][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N16
cycloneive_lcell_comb \cpu|registers_data[2][1]~feeder (
// Equation(s):
// \cpu|registers_data[2][1]~feeder_combout  = \cpu|registers_data~115_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|registers_data~115_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[2][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[2][1]~feeder .lut_mask = 16'hFF00;
defparam \cpu|registers_data[2][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N17
dffeas \cpu|registers_data[2][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[2][1]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[2][6]~240_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[2][1] .is_wysiwyg = "true";
defparam \cpu|registers_data[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N26
cycloneive_lcell_comb \cpu|Mux6~0 (
// Equation(s):
// \cpu|Mux6~0_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & (((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2])))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & 
// ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & (\cpu|registers_data[6][1]~q )) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & ((\cpu|registers_data[2][1]~q )))))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datab(\cpu|registers_data[6][1]~q ),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datad(\cpu|registers_data[2][1]~q ),
	.cin(gnd),
	.combout(\cpu|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux6~0 .lut_mask = 16'hE5E0;
defparam \cpu|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N18
cycloneive_lcell_comb \cpu|registers_data[14][1]~feeder (
// Equation(s):
// \cpu|registers_data[14][1]~feeder_combout  = \cpu|registers_data~115_combout 

	.dataa(\cpu|registers_data~115_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|registers_data[14][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[14][1]~feeder .lut_mask = 16'hAAAA;
defparam \cpu|registers_data[14][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N19
dffeas \cpu|registers_data[14][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[14][1]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[14][6]~241_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[14][1] .is_wysiwyg = "true";
defparam \cpu|registers_data[14][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N18
cycloneive_lcell_comb \cpu|registers_data[10][1]~feeder (
// Equation(s):
// \cpu|registers_data[10][1]~feeder_combout  = \cpu|registers_data~115_combout 

	.dataa(gnd),
	.datab(\cpu|registers_data~115_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|registers_data[10][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[10][1]~feeder .lut_mask = 16'hCCCC;
defparam \cpu|registers_data[10][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N19
dffeas \cpu|registers_data[10][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[10][1]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[10][6]~239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[10][1] .is_wysiwyg = "true";
defparam \cpu|registers_data[10][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N28
cycloneive_lcell_comb \cpu|Mux6~1 (
// Equation(s):
// \cpu|Mux6~1_combout  = (\cpu|Mux6~0_combout  & ((\cpu|registers_data[14][1]~q ) # ((!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3])))) # (!\cpu|Mux6~0_combout  & (((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & 
// \cpu|registers_data[10][1]~q ))))

	.dataa(\cpu|Mux6~0_combout ),
	.datab(\cpu|registers_data[14][1]~q ),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datad(\cpu|registers_data[10][1]~q ),
	.cin(gnd),
	.combout(\cpu|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux6~1 .lut_mask = 16'hDA8A;
defparam \cpu|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N24
cycloneive_lcell_comb \cpu|registers_data[11][1]~feeder (
// Equation(s):
// \cpu|registers_data[11][1]~feeder_combout  = \cpu|registers_data~115_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|registers_data~115_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[11][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[11][1]~feeder .lut_mask = 16'hFF00;
defparam \cpu|registers_data[11][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N25
dffeas \cpu|registers_data[11][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[11][1]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[11][6]~232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[11][1] .is_wysiwyg = "true";
defparam \cpu|registers_data[11][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N18
cycloneive_lcell_comb \cpu|registers_data[3][1]~feeder (
// Equation(s):
// \cpu|registers_data[3][1]~feeder_combout  = \cpu|registers_data~115_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|registers_data~115_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[3][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[3][1]~feeder .lut_mask = 16'hFF00;
defparam \cpu|registers_data[3][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N19
dffeas \cpu|registers_data[3][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[3][1]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[3][6]~233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[3][1] .is_wysiwyg = "true";
defparam \cpu|registers_data[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N0
cycloneive_lcell_comb \cpu|registers_data[7][1]~feeder (
// Equation(s):
// \cpu|registers_data[7][1]~feeder_combout  = \cpu|registers_data~115_combout 

	.dataa(gnd),
	.datab(\cpu|registers_data~115_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|registers_data[7][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[7][1]~feeder .lut_mask = 16'hCCCC;
defparam \cpu|registers_data[7][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N1
dffeas \cpu|registers_data[7][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[7][1]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[7][6]~231_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[7][1] .is_wysiwyg = "true";
defparam \cpu|registers_data[7][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N30
cycloneive_lcell_comb \cpu|Mux6~7 (
// Equation(s):
// \cpu|Mux6~7_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & (((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2])))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & 
// ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & ((\cpu|registers_data[7][1]~q ))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & (\cpu|registers_data[3][1]~q ))))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datab(\cpu|registers_data[3][1]~q ),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datad(\cpu|registers_data[7][1]~q ),
	.cin(gnd),
	.combout(\cpu|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux6~7 .lut_mask = 16'hF4A4;
defparam \cpu|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N18
cycloneive_lcell_comb \cpu|registers_data~360 (
// Equation(s):
// \cpu|registers_data~360_combout  = (\cpu|registers_data~67_combout  & (((\cpu|instruction [8]) # (!\cpu|instruction [9])) # (!\cpu|Selector79~0_combout )))

	.dataa(\cpu|Selector79~0_combout ),
	.datab(\cpu|instruction [8]),
	.datac(\cpu|instruction [9]),
	.datad(\cpu|registers_data~67_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~360_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~360 .lut_mask = 16'hDF00;
defparam \cpu|registers_data~360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N10
cycloneive_lcell_comb \cpu|registers_data~208 (
// Equation(s):
// \cpu|registers_data~208_combout  = ((\cpu|registers_data~360_combout  & \cpu|registers_data[13][0]~q )) # (!\cpu|registers_data~92_combout )

	.dataa(\cpu|registers_data~92_combout ),
	.datab(\cpu|registers_data~360_combout ),
	.datac(\cpu|registers_data[13][0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|registers_data~208_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~208 .lut_mask = 16'hD5D5;
defparam \cpu|registers_data~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N11
dffeas \cpu|registers_data[13][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data~208_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[13][6]~209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[13][0] .is_wysiwyg = "true";
defparam \cpu|registers_data[13][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N28
cycloneive_lcell_comb \cpu|registers_data~361 (
// Equation(s):
// \cpu|registers_data~361_combout  = (\cpu|registers_data~67_combout  & (((\cpu|instruction [9]) # (\cpu|instruction [8])) # (!\cpu|Selector79~0_combout )))

	.dataa(\cpu|Selector79~0_combout ),
	.datab(\cpu|instruction [9]),
	.datac(\cpu|instruction [8]),
	.datad(\cpu|registers_data~67_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~361_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~361 .lut_mask = 16'hFD00;
defparam \cpu|registers_data~361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N2
cycloneive_lcell_comb \cpu|registers_data~210 (
// Equation(s):
// \cpu|registers_data~210_combout  = ((\cpu|registers_data[9][0]~q  & \cpu|registers_data~361_combout )) # (!\cpu|registers_data~92_combout )

	.dataa(\cpu|registers_data~92_combout ),
	.datab(gnd),
	.datac(\cpu|registers_data[9][0]~q ),
	.datad(\cpu|registers_data~361_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~210_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~210 .lut_mask = 16'hF555;
defparam \cpu|registers_data~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N3
dffeas \cpu|registers_data[9][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data~210_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[9][6]~211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[9][0] .is_wysiwyg = "true";
defparam \cpu|registers_data[9][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N8
cycloneive_lcell_comb \cpu|Mux14~7 (
// Equation(s):
// \cpu|Mux14~7_combout  = (\cpu|instruction [9] & (((\cpu|instruction [10])))) # (!\cpu|instruction [9] & ((\cpu|instruction [10] & (\cpu|registers_data[13][0]~q )) # (!\cpu|instruction [10] & ((\cpu|registers_data[9][0]~q )))))

	.dataa(\cpu|registers_data[13][0]~q ),
	.datab(\cpu|instruction [9]),
	.datac(\cpu|registers_data[9][0]~q ),
	.datad(\cpu|instruction [10]),
	.cin(gnd),
	.combout(\cpu|Mux14~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux14~7 .lut_mask = 16'hEE30;
defparam \cpu|Mux14~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N20
cycloneive_lcell_comb \cpu|registers_data~359 (
// Equation(s):
// \cpu|registers_data~359_combout  = (\cpu|registers_data~67_combout  & (((\cpu|instruction [9]) # (!\cpu|instruction [8])) # (!\cpu|Selector79~0_combout )))

	.dataa(\cpu|Selector79~0_combout ),
	.datab(\cpu|instruction [9]),
	.datac(\cpu|instruction [8]),
	.datad(\cpu|registers_data~67_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~359_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~359 .lut_mask = 16'hDF00;
defparam \cpu|registers_data~359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N8
cycloneive_lcell_comb \cpu|registers_data~206 (
// Equation(s):
// \cpu|registers_data~206_combout  = ((\cpu|registers_data~359_combout  & \cpu|registers_data[11][0]~q )) # (!\cpu|registers_data~92_combout )

	.dataa(\cpu|registers_data~359_combout ),
	.datab(gnd),
	.datac(\cpu|registers_data[11][0]~q ),
	.datad(\cpu|registers_data~92_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~206_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~206 .lut_mask = 16'hA0FF;
defparam \cpu|registers_data~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N9
dffeas \cpu|registers_data[11][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data~206_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[11][6]~207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[11][0] .is_wysiwyg = "true";
defparam \cpu|registers_data[11][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N10
cycloneive_lcell_comb \cpu|Mux14~8 (
// Equation(s):
// \cpu|Mux14~8_combout  = (\cpu|Mux14~7_combout  & ((\cpu|registers_data[15][0]~q ) # ((!\cpu|instruction [9])))) # (!\cpu|Mux14~7_combout  & (((\cpu|instruction [9] & \cpu|registers_data[11][0]~q ))))

	.dataa(\cpu|registers_data[15][0]~q ),
	.datab(\cpu|Mux14~7_combout ),
	.datac(\cpu|instruction [9]),
	.datad(\cpu|registers_data[11][0]~q ),
	.cin(gnd),
	.combout(\cpu|Mux14~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux14~8 .lut_mask = 16'hBC8C;
defparam \cpu|Mux14~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N2
cycloneive_lcell_comb \cpu|registers_data~193 (
// Equation(s):
// \cpu|registers_data~193_combout  = ((\cpu|registers_data~355_combout  & \cpu|registers_data[14][0]~q )) # (!\cpu|registers_data~92_combout )

	.dataa(gnd),
	.datab(\cpu|registers_data~355_combout ),
	.datac(\cpu|registers_data[14][0]~q ),
	.datad(\cpu|registers_data~92_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~193_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~193 .lut_mask = 16'hC0FF;
defparam \cpu|registers_data~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N3
dffeas \cpu|registers_data[14][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data~193_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[14][7]~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[14][0] .is_wysiwyg = "true";
defparam \cpu|registers_data[14][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N18
cycloneive_lcell_comb \cpu|registers_data~352 (
// Equation(s):
// \cpu|registers_data~352_combout  = (\cpu|registers_data~67_combout  & (((\cpu|instruction [8]) # (!\cpu|instruction [9])) # (!\cpu|Selector87~0_combout )))

	.dataa(\cpu|Selector87~0_combout ),
	.datab(\cpu|instruction [9]),
	.datac(\cpu|instruction [8]),
	.datad(\cpu|registers_data~67_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~352_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~352 .lut_mask = 16'hF700;
defparam \cpu|registers_data~352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N0
cycloneive_lcell_comb \cpu|registers_data~183 (
// Equation(s):
// \cpu|registers_data~183_combout  = ((\cpu|registers_data~352_combout  & \cpu|registers_data[12][0]~q )) # (!\cpu|registers_data~92_combout )

	.dataa(\cpu|registers_data~92_combout ),
	.datab(\cpu|registers_data~352_combout ),
	.datac(\cpu|registers_data[12][0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|registers_data~183_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~183 .lut_mask = 16'hD5D5;
defparam \cpu|registers_data~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N1
dffeas \cpu|registers_data[12][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data~183_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[12][7]~186_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[12][0] .is_wysiwyg = "true";
defparam \cpu|registers_data[12][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N8
cycloneive_lcell_comb \cpu|registers_data~187 (
// Equation(s):
// \cpu|registers_data~187_combout  = ((\cpu|registers_data[10][0]~q  & \cpu|registers_data~353_combout )) # (!\cpu|registers_data~92_combout )

	.dataa(gnd),
	.datab(\cpu|registers_data~92_combout ),
	.datac(\cpu|registers_data[10][0]~q ),
	.datad(\cpu|registers_data~353_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~187_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~187 .lut_mask = 16'hF333;
defparam \cpu|registers_data~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N9
dffeas \cpu|registers_data[10][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data~187_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[10][7]~189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[10][0] .is_wysiwyg = "true";
defparam \cpu|registers_data[10][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N22
cycloneive_lcell_comb \cpu|registers_data~354 (
// Equation(s):
// \cpu|registers_data~354_combout  = (\cpu|registers_data~67_combout  & (((\cpu|instruction [9]) # (\cpu|instruction [8])) # (!\cpu|Selector87~0_combout )))

	.dataa(\cpu|Selector87~0_combout ),
	.datab(\cpu|instruction [9]),
	.datac(\cpu|instruction [8]),
	.datad(\cpu|registers_data~67_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~354_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~354 .lut_mask = 16'hFD00;
defparam \cpu|registers_data~354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N18
cycloneive_lcell_comb \cpu|registers_data~190 (
// Equation(s):
// \cpu|registers_data~190_combout  = ((\cpu|registers_data~354_combout  & \cpu|registers_data[8][0]~q )) # (!\cpu|registers_data~92_combout )

	.dataa(\cpu|registers_data~354_combout ),
	.datab(gnd),
	.datac(\cpu|registers_data[8][0]~q ),
	.datad(\cpu|registers_data~92_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~190_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~190 .lut_mask = 16'hA0FF;
defparam \cpu|registers_data~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N19
dffeas \cpu|registers_data[8][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data~190_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[8][7]~192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[8][0] .is_wysiwyg = "true";
defparam \cpu|registers_data[8][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N26
cycloneive_lcell_comb \cpu|Mux14~2 (
// Equation(s):
// \cpu|Mux14~2_combout  = (\cpu|instruction [9] & ((\cpu|registers_data[10][0]~q ) # ((\cpu|instruction [10])))) # (!\cpu|instruction [9] & (((\cpu|registers_data[8][0]~q  & !\cpu|instruction [10]))))

	.dataa(\cpu|registers_data[10][0]~q ),
	.datab(\cpu|instruction [9]),
	.datac(\cpu|registers_data[8][0]~q ),
	.datad(\cpu|instruction [10]),
	.cin(gnd),
	.combout(\cpu|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux14~2 .lut_mask = 16'hCCB8;
defparam \cpu|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N28
cycloneive_lcell_comb \cpu|Mux14~3 (
// Equation(s):
// \cpu|Mux14~3_combout  = (\cpu|Mux14~2_combout  & ((\cpu|registers_data[14][0]~q ) # ((!\cpu|instruction [10])))) # (!\cpu|Mux14~2_combout  & (((\cpu|registers_data[12][0]~q  & \cpu|instruction [10]))))

	.dataa(\cpu|registers_data[14][0]~q ),
	.datab(\cpu|registers_data[12][0]~q ),
	.datac(\cpu|Mux14~2_combout ),
	.datad(\cpu|instruction [10]),
	.cin(gnd),
	.combout(\cpu|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux14~3 .lut_mask = 16'hACF0;
defparam \cpu|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N14
cycloneive_lcell_comb \cpu|registers_data~358 (
// Equation(s):
// \cpu|registers_data~358_combout  = (\cpu|registers_data~67_combout  & (((!\cpu|instruction [8]) # (!\cpu|Selector7~0_combout )) # (!\cpu|instruction [9])))

	.dataa(\cpu|instruction [9]),
	.datab(\cpu|registers_data~67_combout ),
	.datac(\cpu|Selector7~0_combout ),
	.datad(\cpu|instruction [8]),
	.cin(gnd),
	.combout(\cpu|registers_data~358_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~358 .lut_mask = 16'h4CCC;
defparam \cpu|registers_data~358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N10
cycloneive_lcell_comb \cpu|registers_data~203 (
// Equation(s):
// \cpu|registers_data~203_combout  = ((\cpu|registers_data~358_combout  & \cpu|registers_data[6][0]~q )) # (!\cpu|registers_data~92_combout )

	.dataa(\cpu|registers_data~92_combout ),
	.datab(\cpu|registers_data~358_combout ),
	.datac(\cpu|registers_data[6][0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|registers_data~203_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~203 .lut_mask = 16'hD5D5;
defparam \cpu|registers_data~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N11
dffeas \cpu|registers_data[6][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data~203_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[6][7]~205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[6][0] .is_wysiwyg = "true";
defparam \cpu|registers_data[6][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N28
cycloneive_lcell_comb \cpu|registers_data~356 (
// Equation(s):
// \cpu|registers_data~356_combout  = (\cpu|registers_data~67_combout  & (((\cpu|instruction [8]) # (!\cpu|Selector7~0_combout )) # (!\cpu|instruction [9])))

	.dataa(\cpu|registers_data~67_combout ),
	.datab(\cpu|instruction [9]),
	.datac(\cpu|Selector7~0_combout ),
	.datad(\cpu|instruction [8]),
	.cin(gnd),
	.combout(\cpu|registers_data~356_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~356 .lut_mask = 16'hAA2A;
defparam \cpu|registers_data~356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N4
cycloneive_lcell_comb \cpu|registers_data~196 (
// Equation(s):
// \cpu|registers_data~196_combout  = ((\cpu|registers_data[4][0]~q  & \cpu|registers_data~356_combout )) # (!\cpu|registers_data~92_combout )

	.dataa(\cpu|registers_data~92_combout ),
	.datab(gnd),
	.datac(\cpu|registers_data[4][0]~q ),
	.datad(\cpu|registers_data~356_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~196_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~196 .lut_mask = 16'hF555;
defparam \cpu|registers_data~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N5
dffeas \cpu|registers_data[4][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data~196_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[4][7]~198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[4][0] .is_wysiwyg = "true";
defparam \cpu|registers_data[4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N22
cycloneive_lcell_comb \cpu|registers_data~357 (
// Equation(s):
// \cpu|registers_data~357_combout  = (\cpu|registers_data~67_combout  & ((\cpu|instruction [9]) # ((!\cpu|instruction [8]) # (!\cpu|Selector7~0_combout ))))

	.dataa(\cpu|registers_data~67_combout ),
	.datab(\cpu|instruction [9]),
	.datac(\cpu|Selector7~0_combout ),
	.datad(\cpu|instruction [8]),
	.cin(gnd),
	.combout(\cpu|registers_data~357_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~357 .lut_mask = 16'h8AAA;
defparam \cpu|registers_data~357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N8
cycloneive_lcell_comb \cpu|registers_data~199 (
// Equation(s):
// \cpu|registers_data~199_combout  = ((\cpu|registers_data~357_combout  & \cpu|registers_data[2][0]~q )) # (!\cpu|registers_data~92_combout )

	.dataa(\cpu|registers_data~357_combout ),
	.datab(\cpu|registers_data~92_combout ),
	.datac(\cpu|registers_data[2][0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|registers_data~199_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~199 .lut_mask = 16'hB3B3;
defparam \cpu|registers_data~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N9
dffeas \cpu|registers_data[2][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data~199_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[2][7]~202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[2][0] .is_wysiwyg = "true";
defparam \cpu|registers_data[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N30
cycloneive_lcell_comb \cpu|Mux14~4 (
// Equation(s):
// \cpu|Mux14~4_combout  = (\cpu|instruction [9] & (((\cpu|registers_data[2][0]~q ) # (\cpu|instruction [10])))) # (!\cpu|instruction [9] & (\cpu|registers_data[0][0]~q  & ((!\cpu|instruction [10]))))

	.dataa(\cpu|registers_data[0][0]~q ),
	.datab(\cpu|registers_data[2][0]~q ),
	.datac(\cpu|instruction [9]),
	.datad(\cpu|instruction [10]),
	.cin(gnd),
	.combout(\cpu|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux14~4 .lut_mask = 16'hF0CA;
defparam \cpu|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N8
cycloneive_lcell_comb \cpu|Mux14~5 (
// Equation(s):
// \cpu|Mux14~5_combout  = (\cpu|instruction [10] & ((\cpu|Mux14~4_combout  & (\cpu|registers_data[6][0]~q )) # (!\cpu|Mux14~4_combout  & ((\cpu|registers_data[4][0]~q ))))) # (!\cpu|instruction [10] & (((\cpu|Mux14~4_combout ))))

	.dataa(\cpu|instruction [10]),
	.datab(\cpu|registers_data[6][0]~q ),
	.datac(\cpu|registers_data[4][0]~q ),
	.datad(\cpu|Mux14~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux14~5 .lut_mask = 16'hDDA0;
defparam \cpu|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N24
cycloneive_lcell_comb \cpu|Mux14~6 (
// Equation(s):
// \cpu|Mux14~6_combout  = (\cpu|instruction [8] & (((\cpu|instruction [11])))) # (!\cpu|instruction [8] & ((\cpu|instruction [11] & (\cpu|Mux14~3_combout )) # (!\cpu|instruction [11] & ((\cpu|Mux14~5_combout )))))

	.dataa(\cpu|instruction [8]),
	.datab(\cpu|Mux14~3_combout ),
	.datac(\cpu|Mux14~5_combout ),
	.datad(\cpu|instruction [11]),
	.cin(gnd),
	.combout(\cpu|Mux14~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux14~6 .lut_mask = 16'hEE50;
defparam \cpu|Mux14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N12
cycloneive_lcell_comb \cpu|registers_data~348 (
// Equation(s):
// \cpu|registers_data~348_combout  = (\cpu|registers_data~67_combout  & (((\cpu|instruction [8]) # (!\cpu|instruction [9])) # (!\cpu|Selector15~2_combout )))

	.dataa(\cpu|Selector15~2_combout ),
	.datab(\cpu|instruction [9]),
	.datac(\cpu|instruction [8]),
	.datad(\cpu|registers_data~67_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~348_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~348 .lut_mask = 16'hF700;
defparam \cpu|registers_data~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N16
cycloneive_lcell_comb \cpu|registers_data~174 (
// Equation(s):
// \cpu|registers_data~174_combout  = ((\cpu|registers_data[5][0]~q  & \cpu|registers_data~348_combout )) # (!\cpu|registers_data~92_combout )

	.dataa(\cpu|registers_data~92_combout ),
	.datab(gnd),
	.datac(\cpu|registers_data[5][0]~q ),
	.datad(\cpu|registers_data~348_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~174_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~174 .lut_mask = 16'hF555;
defparam \cpu|registers_data~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N17
dffeas \cpu|registers_data[5][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data~174_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[5][6]~176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[5][0] .is_wysiwyg = "true";
defparam \cpu|registers_data[5][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N12
cycloneive_lcell_comb \cpu|registers_data~350 (
// Equation(s):
// \cpu|registers_data~350_combout  = (\cpu|registers_data~67_combout  & ((\cpu|instruction [8]) # ((\cpu|instruction [9]) # (!\cpu|Selector15~2_combout ))))

	.dataa(\cpu|instruction [8]),
	.datab(\cpu|registers_data~67_combout ),
	.datac(\cpu|Selector15~2_combout ),
	.datad(\cpu|instruction [9]),
	.cin(gnd),
	.combout(\cpu|registers_data~350_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~350 .lut_mask = 16'hCC8C;
defparam \cpu|registers_data~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N24
cycloneive_lcell_comb \cpu|registers_data~179 (
// Equation(s):
// \cpu|registers_data~179_combout  = ((\cpu|registers_data[1][0]~q  & \cpu|registers_data~350_combout )) # (!\cpu|registers_data~92_combout )

	.dataa(gnd),
	.datab(\cpu|registers_data~92_combout ),
	.datac(\cpu|registers_data[1][0]~q ),
	.datad(\cpu|registers_data~350_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~179_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~179 .lut_mask = 16'hF333;
defparam \cpu|registers_data~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N24
cycloneive_lcell_comb \cpu|Decoder1~3 (
// Equation(s):
// \cpu|Decoder1~3_combout  = (!\cpu|instruction [9] & (!\cpu|instruction [11] & (\cpu|instruction [8] & !\cpu|instruction [10])))

	.dataa(\cpu|instruction [9]),
	.datab(\cpu|instruction [11]),
	.datac(\cpu|instruction [8]),
	.datad(\cpu|instruction [10]),
	.cin(gnd),
	.combout(\cpu|Decoder1~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Decoder1~3 .lut_mask = 16'h0010;
defparam \cpu|Decoder1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N26
cycloneive_lcell_comb \cpu|registers_data[1][6]~180 (
// Equation(s):
// \cpu|registers_data[1][6]~180_combout  = (\cpu|Equal2~0_combout  & ((\cpu|registers_data~175_combout ) # ((!\cpu|pc[0]~4_combout  & \cpu|Decoder1~3_combout ))))

	.dataa(\cpu|Equal2~0_combout ),
	.datab(\cpu|pc[0]~4_combout ),
	.datac(\cpu|registers_data~175_combout ),
	.datad(\cpu|Decoder1~3_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[1][6]~180_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[1][6]~180 .lut_mask = 16'hA2A0;
defparam \cpu|registers_data[1][6]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N25
dffeas \cpu|registers_data[1][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data~179_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[1][6]~180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[1][0] .is_wysiwyg = "true";
defparam \cpu|registers_data[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N18
cycloneive_lcell_comb \cpu|registers_data~349 (
// Equation(s):
// \cpu|registers_data~349_combout  = (\cpu|registers_data~67_combout  & (((\cpu|instruction [9]) # (!\cpu|Selector15~2_combout )) # (!\cpu|instruction [8])))

	.dataa(\cpu|instruction [8]),
	.datab(\cpu|registers_data~67_combout ),
	.datac(\cpu|Selector15~2_combout ),
	.datad(\cpu|instruction [9]),
	.cin(gnd),
	.combout(\cpu|registers_data~349_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~349 .lut_mask = 16'hCC4C;
defparam \cpu|registers_data~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N0
cycloneive_lcell_comb \cpu|registers_data~177 (
// Equation(s):
// \cpu|registers_data~177_combout  = ((\cpu|registers_data[3][0]~q  & \cpu|registers_data~349_combout )) # (!\cpu|registers_data~92_combout )

	.dataa(\cpu|registers_data~92_combout ),
	.datab(gnd),
	.datac(\cpu|registers_data[3][0]~q ),
	.datad(\cpu|registers_data~349_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~177_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~177 .lut_mask = 16'hF555;
defparam \cpu|registers_data~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N1
dffeas \cpu|registers_data[3][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data~177_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[3][6]~178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[3][0] .is_wysiwyg = "true";
defparam \cpu|registers_data[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N8
cycloneive_lcell_comb \cpu|Mux14~0 (
// Equation(s):
// \cpu|Mux14~0_combout  = (\cpu|instruction [9] & ((\cpu|instruction [10]) # ((\cpu|registers_data[3][0]~q )))) # (!\cpu|instruction [9] & (!\cpu|instruction [10] & (\cpu|registers_data[1][0]~q )))

	.dataa(\cpu|instruction [9]),
	.datab(\cpu|instruction [10]),
	.datac(\cpu|registers_data[1][0]~q ),
	.datad(\cpu|registers_data[3][0]~q ),
	.cin(gnd),
	.combout(\cpu|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux14~0 .lut_mask = 16'hBA98;
defparam \cpu|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N6
cycloneive_lcell_comb \cpu|registers_data~351 (
// Equation(s):
// \cpu|registers_data~351_combout  = (\cpu|registers_data~67_combout  & (((!\cpu|instruction [9]) # (!\cpu|Selector15~2_combout )) # (!\cpu|instruction [8])))

	.dataa(\cpu|instruction [8]),
	.datab(\cpu|registers_data~67_combout ),
	.datac(\cpu|Selector15~2_combout ),
	.datad(\cpu|instruction [9]),
	.cin(gnd),
	.combout(\cpu|registers_data~351_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~351 .lut_mask = 16'h4CCC;
defparam \cpu|registers_data~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N10
cycloneive_lcell_comb \cpu|registers_data~181 (
// Equation(s):
// \cpu|registers_data~181_combout  = ((\cpu|registers_data[7][0]~q  & \cpu|registers_data~351_combout )) # (!\cpu|registers_data~92_combout )

	.dataa(\cpu|registers_data~92_combout ),
	.datab(gnd),
	.datac(\cpu|registers_data[7][0]~q ),
	.datad(\cpu|registers_data~351_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~181_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~181 .lut_mask = 16'hF555;
defparam \cpu|registers_data~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N11
dffeas \cpu|registers_data[7][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data~181_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[7][6]~182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[7][0] .is_wysiwyg = "true";
defparam \cpu|registers_data[7][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N2
cycloneive_lcell_comb \cpu|Mux14~1 (
// Equation(s):
// \cpu|Mux14~1_combout  = (\cpu|instruction [10] & ((\cpu|Mux14~0_combout  & ((\cpu|registers_data[7][0]~q ))) # (!\cpu|Mux14~0_combout  & (\cpu|registers_data[5][0]~q )))) # (!\cpu|instruction [10] & (((\cpu|Mux14~0_combout ))))

	.dataa(\cpu|registers_data[5][0]~q ),
	.datab(\cpu|instruction [10]),
	.datac(\cpu|Mux14~0_combout ),
	.datad(\cpu|registers_data[7][0]~q ),
	.cin(gnd),
	.combout(\cpu|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux14~1 .lut_mask = 16'hF838;
defparam \cpu|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N20
cycloneive_lcell_comb \cpu|Mux14~9 (
// Equation(s):
// \cpu|Mux14~9_combout  = (\cpu|Mux14~6_combout  & ((\cpu|Mux14~8_combout ) # ((!\cpu|instruction [8])))) # (!\cpu|Mux14~6_combout  & (((\cpu|instruction [8] & \cpu|Mux14~1_combout ))))

	.dataa(\cpu|Mux14~8_combout ),
	.datab(\cpu|Mux14~6_combout ),
	.datac(\cpu|instruction [8]),
	.datad(\cpu|Mux14~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux14~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux14~9 .lut_mask = 16'hBC8C;
defparam \cpu|Mux14~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N4
cycloneive_lcell_comb \cpu|Add2~0 (
// Equation(s):
// \cpu|Add2~0_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & (\cpu|Mux14~9_combout  $ (VCC))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & (\cpu|Mux14~9_combout  & VCC))
// \cpu|Add2~1  = CARRY((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & \cpu|Mux14~9_combout ))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datab(\cpu|Mux14~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|Add2~0_combout ),
	.cout(\cpu|Add2~1 ));
// synopsys translate_off
defparam \cpu|Add2~0 .lut_mask = 16'h6688;
defparam \cpu|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N6
cycloneive_lcell_comb \cpu|Add2~2 (
// Equation(s):
// \cpu|Add2~2_combout  = (\cpu|Mux13~10_combout  & ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & (\cpu|Add2~1  & VCC)) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & (!\cpu|Add2~1 )))) # (!\cpu|Mux13~10_combout  & 
// ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & (!\cpu|Add2~1 )) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & ((\cpu|Add2~1 ) # (GND)))))
// \cpu|Add2~3  = CARRY((\cpu|Mux13~10_combout  & (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & !\cpu|Add2~1 )) # (!\cpu|Mux13~10_combout  & ((!\cpu|Add2~1 ) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]))))

	.dataa(\cpu|Mux13~10_combout ),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add2~1 ),
	.combout(\cpu|Add2~2_combout ),
	.cout(\cpu|Add2~3 ));
// synopsys translate_off
defparam \cpu|Add2~2 .lut_mask = 16'h9617;
defparam \cpu|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N28
cycloneive_lcell_comb \cpu|registers_data[7][2]~feeder (
// Equation(s):
// \cpu|registers_data[7][2]~feeder_combout  = \cpu|registers_data~124_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|registers_data~124_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[7][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[7][2]~feeder .lut_mask = 16'hFF00;
defparam \cpu|registers_data[7][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N29
dffeas \cpu|registers_data[7][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[7][2]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[7][6]~231_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[7][2] .is_wysiwyg = "true";
defparam \cpu|registers_data[7][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N0
cycloneive_lcell_comb \cpu|Mux19~2 (
// Equation(s):
// \cpu|Mux19~2_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6] & (((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7])))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6] & 
// ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7] & (\cpu|registers_data[10][2]~q )) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7] & ((\cpu|registers_data[2][2]~q )))))

	.dataa(\cpu|registers_data[10][2]~q ),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datac(\cpu|registers_data[2][2]~q ),
	.datad(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.cin(gnd),
	.combout(\cpu|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux19~2 .lut_mask = 16'hEE30;
defparam \cpu|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N10
cycloneive_lcell_comb \cpu|Mux19~3 (
// Equation(s):
// \cpu|Mux19~3_combout  = (\cpu|Mux19~2_combout  & (((\cpu|registers_data[14][2]~q ) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6])))) # (!\cpu|Mux19~2_combout  & (\cpu|registers_data[6][2]~q  & 
// (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6])))

	.dataa(\cpu|Mux19~2_combout ),
	.datab(\cpu|registers_data[6][2]~q ),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datad(\cpu|registers_data[14][2]~q ),
	.cin(gnd),
	.combout(\cpu|Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux19~3 .lut_mask = 16'hEA4A;
defparam \cpu|Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N30
cycloneive_lcell_comb \cpu|Mux19~4 (
// Equation(s):
// \cpu|Mux19~4_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6] & (((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7])))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6] & 
// ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7] & (\cpu|registers_data[8][2]~q )) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7] & ((\cpu|registers_data[0][2]~q )))))

	.dataa(\cpu|registers_data[8][2]~q ),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datac(\cpu|registers_data[0][2]~q ),
	.datad(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.cin(gnd),
	.combout(\cpu|Mux19~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux19~4 .lut_mask = 16'hEE30;
defparam \cpu|Mux19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N16
cycloneive_lcell_comb \cpu|Mux19~5 (
// Equation(s):
// \cpu|Mux19~5_combout  = (\cpu|Mux19~4_combout  & (((\cpu|registers_data[12][2]~q )) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]))) # (!\cpu|Mux19~4_combout  & (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6] & 
// ((\cpu|registers_data[4][2]~q ))))

	.dataa(\cpu|Mux19~4_combout ),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datac(\cpu|registers_data[12][2]~q ),
	.datad(\cpu|registers_data[4][2]~q ),
	.cin(gnd),
	.combout(\cpu|Mux19~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux19~5 .lut_mask = 16'hE6A2;
defparam \cpu|Mux19~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N10
cycloneive_lcell_comb \cpu|Mux19~6 (
// Equation(s):
// \cpu|Mux19~6_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [5] & (\cpu|Mux19~3_combout )) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [5] & ((\cpu|Mux19~5_combout )))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.datab(gnd),
	.datac(\cpu|Mux19~3_combout ),
	.datad(\cpu|Mux19~5_combout ),
	.cin(gnd),
	.combout(\cpu|Mux19~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux19~6 .lut_mask = 16'hF5A0;
defparam \cpu|Mux19~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N8
cycloneive_lcell_comb \cpu|Mux19~0 (
// Equation(s):
// \cpu|Mux19~0_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6] & (((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7])))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6] & 
// ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7] & ((\cpu|registers_data[9][2]~q ))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7] & (\cpu|registers_data[1][2]~q ))))

	.dataa(\cpu|registers_data[1][2]~q ),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datad(\cpu|registers_data[9][2]~q ),
	.cin(gnd),
	.combout(\cpu|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux19~0 .lut_mask = 16'hF2C2;
defparam \cpu|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N10
cycloneive_lcell_comb \cpu|Mux19~1 (
// Equation(s):
// \cpu|Mux19~1_combout  = (\cpu|Mux19~0_combout  & (((\cpu|registers_data[13][2]~q )) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]))) # (!\cpu|Mux19~0_combout  & (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6] & 
// (\cpu|registers_data[5][2]~q )))

	.dataa(\cpu|Mux19~0_combout ),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datac(\cpu|registers_data[5][2]~q ),
	.datad(\cpu|registers_data[13][2]~q ),
	.cin(gnd),
	.combout(\cpu|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux19~1 .lut_mask = 16'hEA62;
defparam \cpu|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N20
cycloneive_lcell_comb \cpu|Mux29~0 (
// Equation(s):
// \cpu|Mux29~0_combout  = (\cpu|Mux30~1_combout  & (!\cpu|Mux30~2_combout )) # (!\cpu|Mux30~1_combout  & ((\cpu|Mux30~2_combout  & ((\cpu|Mux19~1_combout ))) # (!\cpu|Mux30~2_combout  & (\cpu|Mux19~6_combout ))))

	.dataa(\cpu|Mux30~1_combout ),
	.datab(\cpu|Mux30~2_combout ),
	.datac(\cpu|Mux19~6_combout ),
	.datad(\cpu|Mux19~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux29~0 .lut_mask = 16'h7632;
defparam \cpu|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N20
cycloneive_lcell_comb \cpu|registers_data[11][2]~feeder (
// Equation(s):
// \cpu|registers_data[11][2]~feeder_combout  = \cpu|registers_data~124_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|registers_data~124_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[11][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[11][2]~feeder .lut_mask = 16'hFF00;
defparam \cpu|registers_data[11][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N21
dffeas \cpu|registers_data[11][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[11][2]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[11][6]~232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[11][2] .is_wysiwyg = "true";
defparam \cpu|registers_data[11][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N8
cycloneive_lcell_comb \cpu|registers_data[3][2]~feeder (
// Equation(s):
// \cpu|registers_data[3][2]~feeder_combout  = \cpu|registers_data~124_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|registers_data~124_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[3][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[3][2]~feeder .lut_mask = 16'hFF00;
defparam \cpu|registers_data[3][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N9
dffeas \cpu|registers_data[3][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[3][2]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[3][6]~233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[3][2] .is_wysiwyg = "true";
defparam \cpu|registers_data[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N0
cycloneive_lcell_comb \cpu|Mux12~0 (
// Equation(s):
// \cpu|Mux12~0_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7] & (\cpu|registers_data[11][2]~q )) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7] & ((\cpu|registers_data[3][2]~q )))

	.dataa(gnd),
	.datab(\cpu|registers_data[11][2]~q ),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datad(\cpu|registers_data[3][2]~q ),
	.cin(gnd),
	.combout(\cpu|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux12~0 .lut_mask = 16'hCFC0;
defparam \cpu|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N14
cycloneive_lcell_comb \cpu|Mux29~1 (
// Equation(s):
// \cpu|Mux29~1_combout  = (\cpu|Mux29~0_combout  & (((\cpu|Mux12~0_combout ) # (!\cpu|Mux30~0_combout )))) # (!\cpu|Mux29~0_combout  & (\cpu|registers_data[7][2]~q  & (\cpu|Mux30~0_combout )))

	.dataa(\cpu|registers_data[7][2]~q ),
	.datab(\cpu|Mux29~0_combout ),
	.datac(\cpu|Mux30~0_combout ),
	.datad(\cpu|Mux12~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux29~1 .lut_mask = 16'hEC2C;
defparam \cpu|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N8
cycloneive_lcell_comb \cpu|registers_data~245 (
// Equation(s):
// \cpu|registers_data~245_combout  = (\cpu|Decoder1~15_combout  & \cpu|Mux29~1_combout )

	.dataa(\cpu|Decoder1~15_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux29~1_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~245_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~245 .lut_mask = 16'hAA00;
defparam \cpu|registers_data~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N10
cycloneive_lcell_comb \cpu|registers_data[13][1]~feeder (
// Equation(s):
// \cpu|registers_data[13][1]~feeder_combout  = \cpu|registers_data~115_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|registers_data~115_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[13][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[13][1]~feeder .lut_mask = 16'hFF00;
defparam \cpu|registers_data[13][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N11
dffeas \cpu|registers_data[13][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[13][1]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[13][6]~237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[13][1] .is_wysiwyg = "true";
defparam \cpu|registers_data[13][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N0
cycloneive_lcell_comb \cpu|registers_data[9][1]~feeder (
// Equation(s):
// \cpu|registers_data[9][1]~feeder_combout  = \cpu|registers_data~115_combout 

	.dataa(gnd),
	.datab(\cpu|registers_data~115_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|registers_data[9][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[9][1]~feeder .lut_mask = 16'hCCCC;
defparam \cpu|registers_data[9][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N1
dffeas \cpu|registers_data[9][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[9][1]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[9][6]~235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[9][1] .is_wysiwyg = "true";
defparam \cpu|registers_data[9][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N18
cycloneive_lcell_comb \cpu|registers_data[1][1]~feeder (
// Equation(s):
// \cpu|registers_data[1][1]~feeder_combout  = \cpu|registers_data~115_combout 

	.dataa(gnd),
	.datab(\cpu|registers_data~115_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|registers_data[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[1][1]~feeder .lut_mask = 16'hCCCC;
defparam \cpu|registers_data[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N19
dffeas \cpu|registers_data[1][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[1][1]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[1][6]~236_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[1][1] .is_wysiwyg = "true";
defparam \cpu|registers_data[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N0
cycloneive_lcell_comb \cpu|Mux20~0 (
// Equation(s):
// \cpu|Mux20~0_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6] & (((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7])))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6] & 
// ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7] & (\cpu|registers_data[9][1]~q )) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7] & ((\cpu|registers_data[1][1]~q )))))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datab(\cpu|registers_data[9][1]~q ),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datad(\cpu|registers_data[1][1]~q ),
	.cin(gnd),
	.combout(\cpu|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux20~0 .lut_mask = 16'hE5E0;
defparam \cpu|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N24
cycloneive_lcell_comb \cpu|registers_data[5][1]~feeder (
// Equation(s):
// \cpu|registers_data[5][1]~feeder_combout  = \cpu|registers_data~115_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|registers_data~115_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[5][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[5][1]~feeder .lut_mask = 16'hFF00;
defparam \cpu|registers_data[5][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N25
dffeas \cpu|registers_data[5][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[5][1]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[5][6]~234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[5][1] .is_wysiwyg = "true";
defparam \cpu|registers_data[5][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N26
cycloneive_lcell_comb \cpu|Mux20~1 (
// Equation(s):
// \cpu|Mux20~1_combout  = (\cpu|Mux20~0_combout  & ((\cpu|registers_data[13][1]~q ) # ((!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6])))) # (!\cpu|Mux20~0_combout  & (((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6] & 
// \cpu|registers_data[5][1]~q ))))

	.dataa(\cpu|registers_data[13][1]~q ),
	.datab(\cpu|Mux20~0_combout ),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datad(\cpu|registers_data[5][1]~q ),
	.cin(gnd),
	.combout(\cpu|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux20~1 .lut_mask = 16'hBC8C;
defparam \cpu|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N2
cycloneive_lcell_comb \cpu|Mux13~0 (
// Equation(s):
// \cpu|Mux13~0_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7] & ((\cpu|registers_data[11][1]~q ))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7] & (\cpu|registers_data[3][1]~q ))

	.dataa(gnd),
	.datab(\cpu|registers_data[3][1]~q ),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datad(\cpu|registers_data[11][1]~q ),
	.cin(gnd),
	.combout(\cpu|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux13~0 .lut_mask = 16'hFC0C;
defparam \cpu|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N8
cycloneive_lcell_comb \cpu|Mux20~7 (
// Equation(s):
// \cpu|Mux20~7_combout  = (\cpu|Mux21~6_combout  & (((\cpu|Mux21~5_combout )))) # (!\cpu|Mux21~6_combout  & ((\cpu|Mux21~5_combout  & ((\cpu|Mux13~0_combout ))) # (!\cpu|Mux21~5_combout  & (\cpu|Mux20~1_combout ))))

	.dataa(\cpu|Mux21~6_combout ),
	.datab(\cpu|Mux20~1_combout ),
	.datac(\cpu|Mux21~5_combout ),
	.datad(\cpu|Mux13~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux20~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux20~7 .lut_mask = 16'hF4A4;
defparam \cpu|Mux20~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N18
cycloneive_lcell_comb \cpu|Mux20~8 (
// Equation(s):
// \cpu|Mux20~8_combout  = (\cpu|Mux20~7_combout  & ((\cpu|registers_data[15][1]~q ) # ((!\cpu|Mux21~6_combout )))) # (!\cpu|Mux20~7_combout  & (((\cpu|registers_data[7][1]~q  & \cpu|Mux21~6_combout ))))

	.dataa(\cpu|registers_data[15][1]~q ),
	.datab(\cpu|registers_data[7][1]~q ),
	.datac(\cpu|Mux20~7_combout ),
	.datad(\cpu|Mux21~6_combout ),
	.cin(gnd),
	.combout(\cpu|Mux20~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux20~8 .lut_mask = 16'hACF0;
defparam \cpu|Mux20~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N30
cycloneive_lcell_comb \cpu|Mux20~2 (
// Equation(s):
// \cpu|Mux20~2_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6] & (((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7])))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6] & 
// ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7] & (\cpu|registers_data[10][1]~q )) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7] & ((\cpu|registers_data[2][1]~q )))))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datab(\cpu|registers_data[10][1]~q ),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datad(\cpu|registers_data[2][1]~q ),
	.cin(gnd),
	.combout(\cpu|Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux20~2 .lut_mask = 16'hE5E0;
defparam \cpu|Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N0
cycloneive_lcell_comb \cpu|Mux20~3 (
// Equation(s):
// \cpu|Mux20~3_combout  = (\cpu|Mux20~2_combout  & ((\cpu|registers_data[14][1]~q ) # ((!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6])))) # (!\cpu|Mux20~2_combout  & (((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6] & 
// \cpu|registers_data[6][1]~q ))))

	.dataa(\cpu|Mux20~2_combout ),
	.datab(\cpu|registers_data[14][1]~q ),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datad(\cpu|registers_data[6][1]~q ),
	.cin(gnd),
	.combout(\cpu|Mux20~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux20~3 .lut_mask = 16'hDA8A;
defparam \cpu|Mux20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N24
cycloneive_lcell_comb \cpu|registers_data[4][1]~feeder (
// Equation(s):
// \cpu|registers_data[4][1]~feeder_combout  = \cpu|registers_data~115_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|registers_data~115_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[4][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[4][1]~feeder .lut_mask = 16'hFF00;
defparam \cpu|registers_data[4][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N25
dffeas \cpu|registers_data[4][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[4][1]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[4][6]~242_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[4][1] .is_wysiwyg = "true";
defparam \cpu|registers_data[4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N24
cycloneive_lcell_comb \cpu|registers_data[0][1]~feeder (
// Equation(s):
// \cpu|registers_data[0][1]~feeder_combout  = \cpu|registers_data~115_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|registers_data~115_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[0][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[0][1]~feeder .lut_mask = 16'hFF00;
defparam \cpu|registers_data[0][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N25
dffeas \cpu|registers_data[0][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[0][1]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[0][1]~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[0][1] .is_wysiwyg = "true";
defparam \cpu|registers_data[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N28
cycloneive_lcell_comb \cpu|registers_data[8][1]~feeder (
// Equation(s):
// \cpu|registers_data[8][1]~feeder_combout  = \cpu|registers_data~115_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|registers_data~115_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[8][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[8][1]~feeder .lut_mask = 16'hFF00;
defparam \cpu|registers_data[8][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N29
dffeas \cpu|registers_data[8][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[8][1]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[8][6]~243_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[8][1] .is_wysiwyg = "true";
defparam \cpu|registers_data[8][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N8
cycloneive_lcell_comb \cpu|Mux20~4 (
// Equation(s):
// \cpu|Mux20~4_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7] & (((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]) # (\cpu|registers_data[8][1]~q )))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a 
// [7] & (\cpu|registers_data[0][1]~q  & (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6])))

	.dataa(\cpu|registers_data[0][1]~q ),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datad(\cpu|registers_data[8][1]~q ),
	.cin(gnd),
	.combout(\cpu|Mux20~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux20~4 .lut_mask = 16'hCEC2;
defparam \cpu|Mux20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N24
cycloneive_lcell_comb \cpu|Mux20~5 (
// Equation(s):
// \cpu|Mux20~5_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6] & ((\cpu|Mux20~4_combout  & ((\cpu|registers_data[12][1]~q ))) # (!\cpu|Mux20~4_combout  & (\cpu|registers_data[4][1]~q )))) # 
// (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6] & (((\cpu|Mux20~4_combout ))))

	.dataa(\cpu|registers_data[4][1]~q ),
	.datab(\cpu|registers_data[12][1]~q ),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datad(\cpu|Mux20~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux20~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux20~5 .lut_mask = 16'hCFA0;
defparam \cpu|Mux20~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N12
cycloneive_lcell_comb \cpu|Mux20~6 (
// Equation(s):
// \cpu|Mux20~6_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [5] & (\cpu|Mux20~3_combout )) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [5] & ((\cpu|Mux20~5_combout )))

	.dataa(\cpu|Mux20~3_combout ),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.datac(gnd),
	.datad(\cpu|Mux20~5_combout ),
	.cin(gnd),
	.combout(\cpu|Mux20~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux20~6 .lut_mask = 16'hBB88;
defparam \cpu|Mux20~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N20
cycloneive_lcell_comb \cpu|registers_data~246 (
// Equation(s):
// \cpu|registers_data~246_combout  = (\cpu|Mux13~10_combout ) # ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4] & (\cpu|Mux20~8_combout )) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4] & ((\cpu|Mux20~6_combout ))))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.datab(\cpu|Mux20~8_combout ),
	.datac(\cpu|Mux13~10_combout ),
	.datad(\cpu|Mux20~6_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~246_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~246 .lut_mask = 16'hFDF8;
defparam \cpu|registers_data~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N6
cycloneive_lcell_comb \cpu|registers_data~247 (
// Equation(s):
// \cpu|registers_data~247_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & (((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0])))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & 
// ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & (\cpu|registers_data~246_combout )) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & ((\cpu|Mux6~9_combout )))))

	.dataa(\cpu|registers_data~246_combout ),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datad(\cpu|Mux6~9_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~247_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~247 .lut_mask = 16'hE3E0;
defparam \cpu|registers_data~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N4
cycloneive_lcell_comb \cpu|Mux20~9 (
// Equation(s):
// \cpu|Mux20~9_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4] & (\cpu|Mux20~8_combout )) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4] & ((\cpu|Mux20~6_combout )))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.datab(\cpu|Mux20~8_combout ),
	.datac(gnd),
	.datad(\cpu|Mux20~6_combout ),
	.cin(gnd),
	.combout(\cpu|Mux20~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux20~9 .lut_mask = 16'hDD88;
defparam \cpu|Mux20~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N0
cycloneive_lcell_comb \cpu|registers_data~248 (
// Equation(s):
// \cpu|registers_data~248_combout  = (\cpu|registers_data~247_combout  & ((\cpu|Mux20~9_combout  $ (\cpu|Mux13~10_combout )) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]))) # (!\cpu|registers_data~247_combout  & (\cpu|Mux20~9_combout  & 
// (\cpu|Mux13~10_combout  & \RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1])))

	.dataa(\cpu|registers_data~247_combout ),
	.datab(\cpu|Mux20~9_combout ),
	.datac(\cpu|Mux13~10_combout ),
	.datad(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.cin(gnd),
	.combout(\cpu|registers_data~248_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~248 .lut_mask = 16'h68AA;
defparam \cpu|registers_data~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N20
cycloneive_lcell_comb \cpu|Mux14~10 (
// Equation(s):
// \cpu|Mux14~10_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7] & (\cpu|registers_data[11][0]~q )) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7] & ((\cpu|registers_data[3][0]~q )))

	.dataa(\cpu|registers_data[11][0]~q ),
	.datab(gnd),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datad(\cpu|registers_data[3][0]~q ),
	.cin(gnd),
	.combout(\cpu|Mux14~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux14~10 .lut_mask = 16'hAFA0;
defparam \cpu|Mux14~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N18
cycloneive_lcell_comb \cpu|Mux21~7 (
// Equation(s):
// \cpu|Mux21~7_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7] & ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]) # ((\cpu|registers_data[9][0]~q )))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a 
// [7] & (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6] & ((\cpu|registers_data[1][0]~q ))))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datac(\cpu|registers_data[9][0]~q ),
	.datad(\cpu|registers_data[1][0]~q ),
	.cin(gnd),
	.combout(\cpu|Mux21~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux21~7 .lut_mask = 16'hB9A8;
defparam \cpu|Mux21~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N28
cycloneive_lcell_comb \cpu|Mux21~8 (
// Equation(s):
// \cpu|Mux21~8_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6] & ((\cpu|Mux21~7_combout  & (\cpu|registers_data[13][0]~q )) # (!\cpu|Mux21~7_combout  & ((\cpu|registers_data[5][0]~q ))))) # 
// (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6] & (((\cpu|Mux21~7_combout ))))

	.dataa(\cpu|registers_data[13][0]~q ),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datac(\cpu|registers_data[5][0]~q ),
	.datad(\cpu|Mux21~7_combout ),
	.cin(gnd),
	.combout(\cpu|Mux21~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux21~8 .lut_mask = 16'hBBC0;
defparam \cpu|Mux21~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N24
cycloneive_lcell_comb \cpu|Mux21~9 (
// Equation(s):
// \cpu|Mux21~9_combout  = (\cpu|Mux21~6_combout  & ((\cpu|Mux21~5_combout ) # ((\cpu|registers_data[7][0]~q )))) # (!\cpu|Mux21~6_combout  & (!\cpu|Mux21~5_combout  & (\cpu|Mux21~8_combout )))

	.dataa(\cpu|Mux21~6_combout ),
	.datab(\cpu|Mux21~5_combout ),
	.datac(\cpu|Mux21~8_combout ),
	.datad(\cpu|registers_data[7][0]~q ),
	.cin(gnd),
	.combout(\cpu|Mux21~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux21~9 .lut_mask = 16'hBA98;
defparam \cpu|Mux21~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N0
cycloneive_lcell_comb \cpu|Mux31~0 (
// Equation(s):
// \cpu|Mux31~0_combout  = (\cpu|Mux21~5_combout  & ((\cpu|Mux21~9_combout  & ((\cpu|Mux23~9_combout ))) # (!\cpu|Mux21~9_combout  & (\cpu|Mux14~10_combout )))) # (!\cpu|Mux21~5_combout  & (((\cpu|Mux21~9_combout ))))

	.dataa(\cpu|Mux14~10_combout ),
	.datab(\cpu|Mux21~5_combout ),
	.datac(\cpu|Mux23~9_combout ),
	.datad(\cpu|Mux21~9_combout ),
	.cin(gnd),
	.combout(\cpu|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux31~0 .lut_mask = 16'hF388;
defparam \cpu|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N2
cycloneive_lcell_comb \cpu|Mux21~0 (
// Equation(s):
// \cpu|Mux21~0_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7] & (((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]) # (\cpu|registers_data[10][0]~q )))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a 
// [7] & (\cpu|registers_data[2][0]~q  & (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6])))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datab(\cpu|registers_data[2][0]~q ),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datad(\cpu|registers_data[10][0]~q ),
	.cin(gnd),
	.combout(\cpu|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux21~0 .lut_mask = 16'hAEA4;
defparam \cpu|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N4
cycloneive_lcell_comb \cpu|Mux21~1 (
// Equation(s):
// \cpu|Mux21~1_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6] & ((\cpu|Mux21~0_combout  & (\cpu|registers_data[14][0]~q )) # (!\cpu|Mux21~0_combout  & ((\cpu|registers_data[6][0]~q ))))) # 
// (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6] & (((\cpu|Mux21~0_combout ))))

	.dataa(\cpu|registers_data[14][0]~q ),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datac(\cpu|registers_data[6][0]~q ),
	.datad(\cpu|Mux21~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux21~1 .lut_mask = 16'hBBC0;
defparam \cpu|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N0
cycloneive_lcell_comb \cpu|Mux21~2 (
// Equation(s):
// \cpu|Mux21~2_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7] & (((\cpu|registers_data[8][0]~q ) # (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6])))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a 
// [7] & (\cpu|registers_data[0][0]~q  & ((!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]))))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datab(\cpu|registers_data[0][0]~q ),
	.datac(\cpu|registers_data[8][0]~q ),
	.datad(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.cin(gnd),
	.combout(\cpu|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux21~2 .lut_mask = 16'hAAE4;
defparam \cpu|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N18
cycloneive_lcell_comb \cpu|Mux21~3 (
// Equation(s):
// \cpu|Mux21~3_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6] & ((\cpu|Mux21~2_combout  & (\cpu|registers_data[12][0]~q )) # (!\cpu|Mux21~2_combout  & ((\cpu|registers_data[4][0]~q ))))) # 
// (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6] & (((\cpu|Mux21~2_combout ))))

	.dataa(\cpu|registers_data[12][0]~q ),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datac(\cpu|registers_data[4][0]~q ),
	.datad(\cpu|Mux21~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux21~3 .lut_mask = 16'hBBC0;
defparam \cpu|Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N10
cycloneive_lcell_comb \cpu|Mux21~4 (
// Equation(s):
// \cpu|Mux21~4_combout  = (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4] & ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [5] & (\cpu|Mux21~1_combout )) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [5] & 
// ((\cpu|Mux21~3_combout )))))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.datab(\cpu|Mux21~1_combout ),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.datad(\cpu|Mux21~3_combout ),
	.cin(gnd),
	.combout(\cpu|Mux21~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux21~4 .lut_mask = 16'h4540;
defparam \cpu|Mux21~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N2
cycloneive_lcell_comb \cpu|registers_data~250 (
// Equation(s):
// \cpu|registers_data~250_combout  = (\cpu|Decoder1~15_combout  & ((\cpu|Mux21~4_combout ) # ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4] & \cpu|Mux31~0_combout ))))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.datab(\cpu|Mux31~0_combout ),
	.datac(\cpu|Mux21~4_combout ),
	.datad(\cpu|Decoder1~15_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~250_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~250 .lut_mask = 16'hF800;
defparam \cpu|registers_data~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N4
cycloneive_lcell_comb \cpu|registers_data~253 (
// Equation(s):
// \cpu|registers_data~253_combout  = (\cpu|registers_data[15][3]~251_combout  & ((\cpu|registers_data[15][3]~252_combout  & ((\cpu|registers_data~250_combout ))) # (!\cpu|registers_data[15][3]~252_combout  & 
// (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1])))) # (!\cpu|registers_data[15][3]~251_combout  & (((!\cpu|registers_data[15][3]~252_combout ))))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datab(\cpu|registers_data~250_combout ),
	.datac(\cpu|registers_data[15][3]~251_combout ),
	.datad(\cpu|registers_data[15][3]~252_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~253_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~253 .lut_mask = 16'hC0AF;
defparam \cpu|registers_data~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N22
cycloneive_lcell_comb \cpu|registers_data~254 (
// Equation(s):
// \cpu|registers_data~254_combout  = (\cpu|registers_data[15][3]~249_combout  & ((\cpu|registers_data~253_combout  & ((\cpu|registers_data~248_combout ))) # (!\cpu|registers_data~253_combout  & (\cpu|registers_data~245_combout )))) # 
// (!\cpu|registers_data[15][3]~249_combout  & (((\cpu|registers_data~253_combout ))))

	.dataa(\cpu|registers_data[15][3]~249_combout ),
	.datab(\cpu|registers_data~245_combout ),
	.datac(\cpu|registers_data~248_combout ),
	.datad(\cpu|registers_data~253_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~254_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~254 .lut_mask = 16'hF588;
defparam \cpu|registers_data~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N16
cycloneive_lcell_comb \cpu|registers_data[15][1]~0 (
// Equation(s):
// \cpu|registers_data[15][1]~0_combout  = (\cpu|registers_data[15][3]~255_combout  & (\cpu|Add2~2_combout )) # (!\cpu|registers_data[15][3]~255_combout  & ((\cpu|registers_data~254_combout )))

	.dataa(\cpu|Add2~2_combout ),
	.datab(\cpu|registers_data[15][3]~255_combout ),
	.datac(gnd),
	.datad(\cpu|registers_data~254_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[15][1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[15][1]~0 .lut_mask = 16'hBB88;
defparam \cpu|registers_data[15][1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N2
cycloneive_lcell_comb \cpu|Mux38~0 (
// Equation(s):
// \cpu|Mux38~0_combout  = (\cpu|instruction [8] & ((\cpu|registers_data[6][1]~q ))) # (!\cpu|instruction [8] & (\cpu|registers_data[4][1]~q ))

	.dataa(gnd),
	.datab(\cpu|instruction [8]),
	.datac(\cpu|registers_data[4][1]~q ),
	.datad(\cpu|registers_data[6][1]~q ),
	.cin(gnd),
	.combout(\cpu|Mux38~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux38~0 .lut_mask = 16'hFC30;
defparam \cpu|Mux38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N4
cycloneive_lcell_comb \cpu|Mux38~4 (
// Equation(s):
// \cpu|Mux38~4_combout  = (\cpu|instruction [8] & ((\cpu|registers_data[14][1]~q ))) # (!\cpu|instruction [8] & (\cpu|registers_data[12][1]~q ))

	.dataa(\cpu|registers_data[12][1]~q ),
	.datab(\cpu|instruction [8]),
	.datac(gnd),
	.datad(\cpu|registers_data[14][1]~q ),
	.cin(gnd),
	.combout(\cpu|Mux38~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux38~4 .lut_mask = 16'hEE22;
defparam \cpu|Mux38~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N4
cycloneive_lcell_comb \cpu|Mux38~2 (
// Equation(s):
// \cpu|Mux38~2_combout  = (\cpu|instruction [8] & ((\cpu|registers_data[2][1]~q ))) # (!\cpu|instruction [8] & (\cpu|registers_data[0][1]~q ))

	.dataa(\cpu|instruction [8]),
	.datab(\cpu|registers_data[0][1]~q ),
	.datac(gnd),
	.datad(\cpu|registers_data[2][1]~q ),
	.cin(gnd),
	.combout(\cpu|Mux38~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux38~2 .lut_mask = 16'hEE44;
defparam \cpu|Mux38~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N26
cycloneive_lcell_comb \cpu|Mux38~1 (
// Equation(s):
// \cpu|Mux38~1_combout  = (\cpu|instruction [8] & ((\cpu|registers_data[10][1]~q ))) # (!\cpu|instruction [8] & (\cpu|registers_data[8][1]~q ))

	.dataa(\cpu|instruction [8]),
	.datab(gnd),
	.datac(\cpu|registers_data[8][1]~q ),
	.datad(\cpu|registers_data[10][1]~q ),
	.cin(gnd),
	.combout(\cpu|Mux38~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux38~1 .lut_mask = 16'hFA50;
defparam \cpu|Mux38~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N6
cycloneive_lcell_comb \cpu|Mux38~3 (
// Equation(s):
// \cpu|Mux38~3_combout  = (\cpu|instruction [10] & ((\cpu|instruction [9]) # ((\cpu|Mux38~1_combout )))) # (!\cpu|instruction [10] & (!\cpu|instruction [9] & (\cpu|Mux38~2_combout )))

	.dataa(\cpu|instruction [10]),
	.datab(\cpu|instruction [9]),
	.datac(\cpu|Mux38~2_combout ),
	.datad(\cpu|Mux38~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux38~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux38~3 .lut_mask = 16'hBA98;
defparam \cpu|Mux38~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N28
cycloneive_lcell_comb \cpu|Mux38~5 (
// Equation(s):
// \cpu|Mux38~5_combout  = (\cpu|instruction [9] & ((\cpu|Mux38~3_combout  & ((\cpu|Mux38~4_combout ))) # (!\cpu|Mux38~3_combout  & (\cpu|Mux38~0_combout )))) # (!\cpu|instruction [9] & (((\cpu|Mux38~3_combout ))))

	.dataa(\cpu|Mux38~0_combout ),
	.datab(\cpu|instruction [9]),
	.datac(\cpu|Mux38~4_combout ),
	.datad(\cpu|Mux38~3_combout ),
	.cin(gnd),
	.combout(\cpu|Mux38~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux38~5 .lut_mask = 16'hF388;
defparam \cpu|Mux38~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N30
cycloneive_lcell_comb \cpu|Equal2~2 (
// Equation(s):
// \cpu|Equal2~2_combout  = (!\cpu|stage [1] & (\cpu|stage [2] & !\cpu|stage [0]))

	.dataa(\cpu|stage [1]),
	.datab(\cpu|stage [2]),
	.datac(gnd),
	.datad(\cpu|stage [0]),
	.cin(gnd),
	.combout(\cpu|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal2~2 .lut_mask = 16'h0044;
defparam \cpu|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N28
cycloneive_lcell_comb \cpu|chip8_dtimer[0]~0 (
// Equation(s):
// \cpu|chip8_dtimer[0]~0_combout  = (\cpu|Equal2~0_combout  & (!\cpu|Equal2~2_combout  & (\cpu|always0~3_combout  & \KEY[0]~input_o )))

	.dataa(\cpu|Equal2~0_combout ),
	.datab(\cpu|Equal2~2_combout ),
	.datac(\cpu|always0~3_combout ),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\cpu|chip8_dtimer[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|chip8_dtimer[0]~0 .lut_mask = 16'h2000;
defparam \cpu|chip8_dtimer[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N29
dffeas \cpu|chip8_dtimer[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|Mux38~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|chip8_dtimer[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|chip8_dtimer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|chip8_dtimer[1] .is_wysiwyg = "true";
defparam \cpu|chip8_dtimer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N14
cycloneive_lcell_comb \cpu|registers_data~256 (
// Equation(s):
// \cpu|registers_data~256_combout  = (\cpu|Equal27~0_combout  & (\cpu|Equal27~1_combout  & (\cpu|chip8_dtimer [1] & \cpu|Equal15~2_combout )))

	.dataa(\cpu|Equal27~0_combout ),
	.datab(\cpu|Equal27~1_combout ),
	.datac(\cpu|chip8_dtimer [1]),
	.datad(\cpu|Equal15~2_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~256_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~256 .lut_mask = 16'h8000;
defparam \cpu|registers_data~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N24
cycloneive_lcell_comb \cpu|registers_data[15][3]~258 (
// Equation(s):
// \cpu|registers_data[15][3]~258_combout  = (\cpu|instruction [12]) # (((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & !\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2])) # (!\cpu|instruction [15]))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datab(\cpu|instruction [12]),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datad(\cpu|instruction [15]),
	.cin(gnd),
	.combout(\cpu|registers_data[15][3]~258_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[15][3]~258 .lut_mask = 16'hCEFF;
defparam \cpu|registers_data[15][3]~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N26
cycloneive_lcell_comb \cpu|registers_data[15][3]~257 (
// Equation(s):
// \cpu|registers_data[15][3]~257_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]) # 
// (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]))))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datad(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.cin(gnd),
	.combout(\cpu|registers_data[15][3]~257_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[15][3]~257 .lut_mask = 16'hB000;
defparam \cpu|registers_data[15][3]~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N18
cycloneive_lcell_comb \cpu|registers_data[15][3]~259 (
// Equation(s):
// \cpu|registers_data[15][3]~259_combout  = (!\cpu|instruction [14] & ((\cpu|Equal27~0_combout ) # ((\cpu|registers_data[15][3]~258_combout ) # (\cpu|registers_data[15][3]~257_combout ))))

	.dataa(\cpu|Equal27~0_combout ),
	.datab(\cpu|registers_data[15][3]~258_combout ),
	.datac(\cpu|registers_data[15][3]~257_combout ),
	.datad(\cpu|instruction [14]),
	.cin(gnd),
	.combout(\cpu|registers_data[15][3]~259_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[15][3]~259 .lut_mask = 16'h00FE;
defparam \cpu|registers_data[15][3]~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N4
cycloneive_lcell_comb \cpu|registers_data[15][3]~260 (
// Equation(s):
// \cpu|registers_data[15][3]~260_combout  = (\cpu|registers_data[15][3]~259_combout ) # ((\cpu|instruction [13] & (\cpu|instruction [15])) # (!\cpu|instruction [13] & ((\cpu|instruction [14]))))

	.dataa(\cpu|instruction [15]),
	.datab(\cpu|registers_data[15][3]~259_combout ),
	.datac(\cpu|instruction [13]),
	.datad(\cpu|instruction [14]),
	.cin(gnd),
	.combout(\cpu|registers_data[15][3]~260_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[15][3]~260 .lut_mask = 16'hEFEC;
defparam \cpu|registers_data[15][3]~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N6
cycloneive_lcell_comb \cpu|registers_data[15][5]~262 (
// Equation(s):
// \cpu|registers_data[15][5]~262_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & (((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1])) # 
// (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0])))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datad(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.cin(gnd),
	.combout(\cpu|registers_data[15][5]~262_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[15][5]~262 .lut_mask = 16'hF070;
defparam \cpu|registers_data[15][5]~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N4
cycloneive_lcell_comb \cpu|registers_data[15][5]~261 (
// Equation(s):
// \cpu|registers_data[15][5]~261_combout  = (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & (\cpu|Decoder1~15_combout  & !\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]))

	.dataa(gnd),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datac(\cpu|Decoder1~15_combout ),
	.datad(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.cin(gnd),
	.combout(\cpu|registers_data[15][5]~261_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[15][5]~261 .lut_mask = 16'h0030;
defparam \cpu|registers_data[15][5]~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N26
cycloneive_lcell_comb \cpu|registers_data~99 (
// Equation(s):
// \cpu|registers_data~99_combout  = (!\cpu|instruction [13] & (!\cpu|instruction [12] & (!\cpu|instruction [14] & \cpu|instruction [15])))

	.dataa(\cpu|instruction [13]),
	.datab(\cpu|instruction [12]),
	.datac(\cpu|instruction [14]),
	.datad(\cpu|instruction [15]),
	.cin(gnd),
	.combout(\cpu|registers_data~99_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~99 .lut_mask = 16'h0100;
defparam \cpu|registers_data~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N8
cycloneive_lcell_comb \cpu|registers_data[15][5]~263 (
// Equation(s):
// \cpu|registers_data[15][5]~263_combout  = (\cpu|registers_data~99_combout  & (!\cpu|registers_data[15][3]~257_combout  & ((\cpu|registers_data[15][5]~262_combout ) # (\cpu|registers_data[15][5]~261_combout ))))

	.dataa(\cpu|registers_data[15][5]~262_combout ),
	.datab(\cpu|registers_data[15][5]~261_combout ),
	.datac(\cpu|registers_data~99_combout ),
	.datad(\cpu|registers_data[15][3]~257_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[15][5]~263_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[15][5]~263 .lut_mask = 16'h00E0;
defparam \cpu|registers_data[15][5]~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N12
cycloneive_lcell_comb \cpu|registers_data~212 (
// Equation(s):
// \cpu|registers_data~212_combout  = (!\cpu|instruction [15] & (\cpu|instruction [14] & \cpu|instruction [13]))

	.dataa(gnd),
	.datab(\cpu|instruction [15]),
	.datac(\cpu|instruction [14]),
	.datad(\cpu|instruction [13]),
	.cin(gnd),
	.combout(\cpu|registers_data~212_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~212 .lut_mask = 16'h3000;
defparam \cpu|registers_data~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N10
cycloneive_lcell_comb \cpu|registers_data[15][5]~264 (
// Equation(s):
// \cpu|registers_data[15][5]~264_combout  = (\cpu|Equal2~0_combout  & ((\cpu|registers_data[15][5]~263_combout ) # ((\cpu|Decoder1~15_combout  & \cpu|registers_data~212_combout ))))

	.dataa(\cpu|Equal2~0_combout ),
	.datab(\cpu|registers_data[15][5]~263_combout ),
	.datac(\cpu|Decoder1~15_combout ),
	.datad(\cpu|registers_data~212_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[15][5]~264_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[15][5]~264 .lut_mask = 16'hA888;
defparam \cpu|registers_data[15][5]~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N17
dffeas \cpu|registers_data[15][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[15][1]~0_combout ),
	.asdata(\cpu|registers_data~256_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|registers_data[15][3]~260_combout ),
	.ena(\cpu|registers_data[15][5]~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[15][1] .is_wysiwyg = "true";
defparam \cpu|registers_data[15][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N24
cycloneive_lcell_comb \cpu|Mux6~8 (
// Equation(s):
// \cpu|Mux6~8_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & ((\cpu|Mux6~7_combout  & ((\cpu|registers_data[15][1]~q ))) # (!\cpu|Mux6~7_combout  & (\cpu|registers_data[11][1]~q )))) # 
// (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & (((\cpu|Mux6~7_combout ))))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datab(\cpu|registers_data[11][1]~q ),
	.datac(\cpu|Mux6~7_combout ),
	.datad(\cpu|registers_data[15][1]~q ),
	.cin(gnd),
	.combout(\cpu|Mux6~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux6~8 .lut_mask = 16'hF858;
defparam \cpu|Mux6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N8
cycloneive_lcell_comb \cpu|Mux6~2 (
// Equation(s):
// \cpu|Mux6~2_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & (((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3])))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & 
// ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & ((\cpu|registers_data[9][1]~q ))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & (\cpu|registers_data[1][1]~q ))))

	.dataa(\cpu|registers_data[1][1]~q ),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datad(\cpu|registers_data[9][1]~q ),
	.cin(gnd),
	.combout(\cpu|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux6~2 .lut_mask = 16'hF2C2;
defparam \cpu|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N18
cycloneive_lcell_comb \cpu|Mux6~3 (
// Equation(s):
// \cpu|Mux6~3_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & ((\cpu|Mux6~2_combout  & (\cpu|registers_data[13][1]~q )) # (!\cpu|Mux6~2_combout  & ((\cpu|registers_data[5][1]~q ))))) # 
// (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & (((\cpu|Mux6~2_combout ))))

	.dataa(\cpu|registers_data[13][1]~q ),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datac(\cpu|Mux6~2_combout ),
	.datad(\cpu|registers_data[5][1]~q ),
	.cin(gnd),
	.combout(\cpu|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux6~3 .lut_mask = 16'hBCB0;
defparam \cpu|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N4
cycloneive_lcell_comb \cpu|Mux6~4 (
// Equation(s):
// \cpu|Mux6~4_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & (((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3])))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & 
// ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & ((\cpu|registers_data[8][1]~q ))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & (\cpu|registers_data[0][1]~q ))))

	.dataa(\cpu|registers_data[0][1]~q ),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datad(\cpu|registers_data[8][1]~q ),
	.cin(gnd),
	.combout(\cpu|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux6~4 .lut_mask = 16'hF2C2;
defparam \cpu|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N2
cycloneive_lcell_comb \cpu|Mux6~5 (
// Equation(s):
// \cpu|Mux6~5_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & ((\cpu|Mux6~4_combout  & ((\cpu|registers_data[12][1]~q ))) # (!\cpu|Mux6~4_combout  & (\cpu|registers_data[4][1]~q )))) # 
// (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & (((\cpu|Mux6~4_combout ))))

	.dataa(\cpu|registers_data[4][1]~q ),
	.datab(\cpu|registers_data[12][1]~q ),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datad(\cpu|Mux6~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux6~5 .lut_mask = 16'hCFA0;
defparam \cpu|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N24
cycloneive_lcell_comb \cpu|Mux6~6 (
// Equation(s):
// \cpu|Mux6~6_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & (((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0])))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & 
// ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & (\cpu|Mux6~3_combout )) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & ((\cpu|Mux6~5_combout )))))

	.dataa(\cpu|Mux6~3_combout ),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datad(\cpu|Mux6~5_combout ),
	.cin(gnd),
	.combout(\cpu|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux6~6 .lut_mask = 16'hE3E0;
defparam \cpu|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N10
cycloneive_lcell_comb \cpu|Mux6~9 (
// Equation(s):
// \cpu|Mux6~9_combout  = (\cpu|Mux6~6_combout  & (((\cpu|Mux6~8_combout ) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1])))) # (!\cpu|Mux6~6_combout  & (\cpu|Mux6~1_combout  & ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a 
// [1]))))

	.dataa(\cpu|Mux6~1_combout ),
	.datab(\cpu|Mux6~8_combout ),
	.datac(\cpu|Mux6~6_combout ),
	.datad(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.cin(gnd),
	.combout(\cpu|Mux6~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux6~9 .lut_mask = 16'hCAF0;
defparam \cpu|Mux6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N20
cycloneive_lcell_comb \cpu|registers_data~107 (
// Equation(s):
// \cpu|registers_data~107_combout  = (\cpu|Equal27~0_combout  & (\cpu|Equal27~1_combout  & (\cpu|chip8_dtimer [1] & \cpu|Equal15~2_combout )))

	.dataa(\cpu|Equal27~0_combout ),
	.datab(\cpu|Equal27~1_combout ),
	.datac(\cpu|chip8_dtimer [1]),
	.datad(\cpu|Equal15~2_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~107_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~107 .lut_mask = 16'h8000;
defparam \cpu|registers_data~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N30
cycloneive_lcell_comb \cpu|registers_data~111 (
// Equation(s):
// \cpu|registers_data~111_combout  = (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & (\cpu|Equal24~0_combout  & (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & \cpu|registers_data~99_combout )))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datab(\cpu|Equal24~0_combout ),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datad(\cpu|registers_data~99_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~111_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~111 .lut_mask = 16'h0400;
defparam \cpu|registers_data~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N26
cycloneive_lcell_comb \cpu|Mux21~10 (
// Equation(s):
// \cpu|Mux21~10_combout  = (\cpu|Mux21~5_combout  & ((\cpu|Mux21~9_combout  & (\cpu|registers_data[15][0]~q )) # (!\cpu|Mux21~9_combout  & ((\cpu|Mux14~10_combout ))))) # (!\cpu|Mux21~5_combout  & (((\cpu|Mux21~9_combout ))))

	.dataa(\cpu|registers_data[15][0]~q ),
	.datab(\cpu|Mux21~5_combout ),
	.datac(\cpu|Mux14~10_combout ),
	.datad(\cpu|Mux21~9_combout ),
	.cin(gnd),
	.combout(\cpu|Mux21~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux21~10 .lut_mask = 16'hBBC0;
defparam \cpu|Mux21~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N4
cycloneive_lcell_comb \cpu|Mux21~11 (
// Equation(s):
// \cpu|Mux21~11_combout  = (\cpu|Mux21~4_combout ) # ((\cpu|Mux21~10_combout  & \RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4]))

	.dataa(\cpu|Mux21~10_combout ),
	.datab(\cpu|Mux21~4_combout ),
	.datac(gnd),
	.datad(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.cin(gnd),
	.combout(\cpu|Mux21~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux21~11 .lut_mask = 16'hEECC;
defparam \cpu|Mux21~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N6
cycloneive_lcell_comb \cpu|Add3~0 (
// Equation(s):
// \cpu|Add3~0_combout  = (\cpu|Mux14~9_combout  & (\cpu|Mux21~11_combout  $ (VCC))) # (!\cpu|Mux14~9_combout  & (\cpu|Mux21~11_combout  & VCC))
// \cpu|Add3~1  = CARRY((\cpu|Mux14~9_combout  & \cpu|Mux21~11_combout ))

	.dataa(\cpu|Mux14~9_combout ),
	.datab(\cpu|Mux21~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|Add3~0_combout ),
	.cout(\cpu|Add3~1 ));
// synopsys translate_off
defparam \cpu|Add3~0 .lut_mask = 16'h6688;
defparam \cpu|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N8
cycloneive_lcell_comb \cpu|Add3~2 (
// Equation(s):
// \cpu|Add3~2_combout  = (\cpu|Mux13~10_combout  & ((\cpu|Mux20~9_combout  & (\cpu|Add3~1  & VCC)) # (!\cpu|Mux20~9_combout  & (!\cpu|Add3~1 )))) # (!\cpu|Mux13~10_combout  & ((\cpu|Mux20~9_combout  & (!\cpu|Add3~1 )) # (!\cpu|Mux20~9_combout  & 
// ((\cpu|Add3~1 ) # (GND)))))
// \cpu|Add3~3  = CARRY((\cpu|Mux13~10_combout  & (!\cpu|Mux20~9_combout  & !\cpu|Add3~1 )) # (!\cpu|Mux13~10_combout  & ((!\cpu|Add3~1 ) # (!\cpu|Mux20~9_combout ))))

	.dataa(\cpu|Mux13~10_combout ),
	.datab(\cpu|Mux20~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add3~1 ),
	.combout(\cpu|Add3~2_combout ),
	.cout(\cpu|Add3~3 ));
// synopsys translate_off
defparam \cpu|Add3~2 .lut_mask = 16'h9617;
defparam \cpu|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N20
cycloneive_lcell_comb \cpu|registers_data~109 (
// Equation(s):
// \cpu|registers_data~109_combout  = (\cpu|registers_data~99_combout  & \cpu|Equal26~0_combout )

	.dataa(gnd),
	.datab(\cpu|registers_data~99_combout ),
	.datac(\cpu|Equal26~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|registers_data~109_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~109 .lut_mask = 16'hC0C0;
defparam \cpu|registers_data~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N8
cycloneive_lcell_comb \cpu|Add4~0 (
// Equation(s):
// \cpu|Add4~0_combout  = (\cpu|Mux21~11_combout  & (\cpu|Mux14~9_combout  $ (VCC))) # (!\cpu|Mux21~11_combout  & ((\cpu|Mux14~9_combout ) # (GND)))
// \cpu|Add4~1  = CARRY((\cpu|Mux14~9_combout ) # (!\cpu|Mux21~11_combout ))

	.dataa(\cpu|Mux21~11_combout ),
	.datab(\cpu|Mux14~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|Add4~0_combout ),
	.cout(\cpu|Add4~1 ));
// synopsys translate_off
defparam \cpu|Add4~0 .lut_mask = 16'h66DD;
defparam \cpu|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N10
cycloneive_lcell_comb \cpu|Add4~2 (
// Equation(s):
// \cpu|Add4~2_combout  = (\cpu|Mux13~10_combout  & ((\cpu|Mux20~9_combout  & (!\cpu|Add4~1 )) # (!\cpu|Mux20~9_combout  & (\cpu|Add4~1  & VCC)))) # (!\cpu|Mux13~10_combout  & ((\cpu|Mux20~9_combout  & ((\cpu|Add4~1 ) # (GND))) # (!\cpu|Mux20~9_combout  & 
// (!\cpu|Add4~1 ))))
// \cpu|Add4~3  = CARRY((\cpu|Mux13~10_combout  & (\cpu|Mux20~9_combout  & !\cpu|Add4~1 )) # (!\cpu|Mux13~10_combout  & ((\cpu|Mux20~9_combout ) # (!\cpu|Add4~1 ))))

	.dataa(\cpu|Mux13~10_combout ),
	.datab(\cpu|Mux20~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add4~1 ),
	.combout(\cpu|Add4~2_combout ),
	.cout(\cpu|Add4~3 ));
// synopsys translate_off
defparam \cpu|Add4~2 .lut_mask = 16'h694D;
defparam \cpu|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N18
cycloneive_lcell_comb \cpu|registers_data~108 (
// Equation(s):
// \cpu|registers_data~108_combout  = (\cpu|registers_data~99_combout  & \cpu|registers_data~54_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|registers_data~99_combout ),
	.datad(\cpu|registers_data~54_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~108_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~108 .lut_mask = 16'hF000;
defparam \cpu|registers_data~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N22
cycloneive_lcell_comb \cpu|registers_data~110 (
// Equation(s):
// \cpu|registers_data~110_combout  = (\cpu|Add3~2_combout  & ((\cpu|registers_data~108_combout ) # ((\cpu|registers_data~109_combout  & \cpu|Add4~2_combout )))) # (!\cpu|Add3~2_combout  & (\cpu|registers_data~109_combout  & (\cpu|Add4~2_combout )))

	.dataa(\cpu|Add3~2_combout ),
	.datab(\cpu|registers_data~109_combout ),
	.datac(\cpu|Add4~2_combout ),
	.datad(\cpu|registers_data~108_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~110_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~110 .lut_mask = 16'hEAC0;
defparam \cpu|registers_data~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N12
cycloneive_lcell_comb \cpu|registers_data~112 (
// Equation(s):
// \cpu|registers_data~112_combout  = (\cpu|registers_data~107_combout ) # ((\cpu|registers_data~110_combout ) # ((\cpu|Mux6~9_combout  & \cpu|registers_data~111_combout )))

	.dataa(\cpu|Mux6~9_combout ),
	.datab(\cpu|registers_data~107_combout ),
	.datac(\cpu|registers_data~111_combout ),
	.datad(\cpu|registers_data~110_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~112_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~112 .lut_mask = 16'hFFEC;
defparam \cpu|registers_data~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N18
cycloneive_lcell_comb \cpu|registers_data~101 (
// Equation(s):
// \cpu|registers_data~101_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & (\cpu|Equal24~0_combout  & (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & \cpu|registers_data~99_combout )))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datab(\cpu|Equal24~0_combout ),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datad(\cpu|registers_data~99_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~101_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~101 .lut_mask = 16'h8000;
defparam \cpu|registers_data~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N0
cycloneive_lcell_comb \cpu|registers_data~100 (
// Equation(s):
// \cpu|registers_data~100_combout  = (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & (\cpu|Equal24~0_combout  & (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & \cpu|registers_data~99_combout )))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datab(\cpu|Equal24~0_combout ),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datad(\cpu|registers_data~99_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~100_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~100 .lut_mask = 16'h4000;
defparam \cpu|registers_data~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N24
cycloneive_lcell_comb \cpu|registers_data~102 (
// Equation(s):
// \cpu|registers_data~102_combout  = (\cpu|registers_data~100_combout  & (((\cpu|Mux20~9_combout ) # (\cpu|Mux13~10_combout )))) # (!\cpu|registers_data~100_combout  & (\cpu|registers_data~101_combout  & (\cpu|Mux20~9_combout  $ (\cpu|Mux13~10_combout ))))

	.dataa(\cpu|registers_data~101_combout ),
	.datab(\cpu|Mux20~9_combout ),
	.datac(\cpu|Mux13~10_combout ),
	.datad(\cpu|registers_data~100_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~102_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~102 .lut_mask = 16'hFC28;
defparam \cpu|registers_data~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N8
cycloneive_lcell_comb \cpu|registers_data~103 (
// Equation(s):
// \cpu|registers_data~103_combout  = (\cpu|Equal18~0_combout  & \cpu|registers_data~99_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Equal18~0_combout ),
	.datad(\cpu|registers_data~99_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~103_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~103 .lut_mask = 16'hF000;
defparam \cpu|registers_data~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N16
cycloneive_lcell_comb \cpu|registers_data~104 (
// Equation(s):
// \cpu|registers_data~104_combout  = (\cpu|registers_data~103_combout  & ((\cpu|Mux21~4_combout ) # ((\cpu|Mux31~0_combout  & \RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4]))))

	.dataa(\cpu|Mux21~4_combout ),
	.datab(\cpu|Mux31~0_combout ),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.datad(\cpu|registers_data~103_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~104_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~104 .lut_mask = 16'hEA00;
defparam \cpu|registers_data~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N20
cycloneive_lcell_comb \cpu|registers_data~105 (
// Equation(s):
// \cpu|registers_data~105_combout  = (\cpu|Equal24~0_combout  & (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & \cpu|registers_data~99_combout )))

	.dataa(\cpu|Equal24~0_combout ),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datad(\cpu|registers_data~99_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~105_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~105 .lut_mask = 16'h2000;
defparam \cpu|registers_data~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N2
cycloneive_lcell_comb \cpu|registers_data~106 (
// Equation(s):
// \cpu|registers_data~106_combout  = (\cpu|registers_data~104_combout ) # ((\cpu|Mux20~9_combout  & (\cpu|Mux13~10_combout  & \cpu|registers_data~105_combout )))

	.dataa(\cpu|registers_data~104_combout ),
	.datab(\cpu|Mux20~9_combout ),
	.datac(\cpu|Mux13~10_combout ),
	.datad(\cpu|registers_data~105_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~106_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~106 .lut_mask = 16'hEAAA;
defparam \cpu|registers_data~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N12
cycloneive_lcell_comb \cpu|registers_data~113 (
// Equation(s):
// \cpu|registers_data~113_combout  = (\cpu|registers_data~99_combout  & \cpu|registers_data~55_combout )

	.dataa(\cpu|registers_data~99_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|registers_data~55_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~113_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~113 .lut_mask = 16'hAA00;
defparam \cpu|registers_data~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N26
cycloneive_lcell_comb \cpu|registers_data~114 (
// Equation(s):
// \cpu|registers_data~114_combout  = (\cpu|Mux29~1_combout  & ((\cpu|registers_data~113_combout ) # ((\cpu|Equal15~0_combout  & \cpu|Add2~2_combout )))) # (!\cpu|Mux29~1_combout  & (((\cpu|Equal15~0_combout  & \cpu|Add2~2_combout ))))

	.dataa(\cpu|Mux29~1_combout ),
	.datab(\cpu|registers_data~113_combout ),
	.datac(\cpu|Equal15~0_combout ),
	.datad(\cpu|Add2~2_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~114_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~114 .lut_mask = 16'hF888;
defparam \cpu|registers_data~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N30
cycloneive_lcell_comb \cpu|registers_data~115 (
// Equation(s):
// \cpu|registers_data~115_combout  = (\cpu|registers_data~112_combout ) # ((\cpu|registers_data~102_combout ) # ((\cpu|registers_data~106_combout ) # (\cpu|registers_data~114_combout )))

	.dataa(\cpu|registers_data~112_combout ),
	.datab(\cpu|registers_data~102_combout ),
	.datac(\cpu|registers_data~106_combout ),
	.datad(\cpu|registers_data~114_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~115_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~115 .lut_mask = 16'hFFFE;
defparam \cpu|registers_data~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N2
cycloneive_lcell_comb \cpu|registers_data[12][1]~feeder (
// Equation(s):
// \cpu|registers_data[12][1]~feeder_combout  = \cpu|registers_data~115_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|registers_data~115_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[12][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[12][1]~feeder .lut_mask = 16'hFF00;
defparam \cpu|registers_data[12][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N3
dffeas \cpu|registers_data[12][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[12][1]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[12][6]~244_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[12][1] .is_wysiwyg = "true";
defparam \cpu|registers_data[12][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N10
cycloneive_lcell_comb \cpu|Mux13~3 (
// Equation(s):
// \cpu|Mux13~3_combout  = (\cpu|instruction [9] & (((\cpu|instruction [11])))) # (!\cpu|instruction [9] & ((\cpu|instruction [11] & (\cpu|registers_data[12][1]~q )) # (!\cpu|instruction [11] & ((\cpu|registers_data[4][1]~q )))))

	.dataa(\cpu|registers_data[12][1]~q ),
	.datab(\cpu|registers_data[4][1]~q ),
	.datac(\cpu|instruction [9]),
	.datad(\cpu|instruction [11]),
	.cin(gnd),
	.combout(\cpu|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux13~3 .lut_mask = 16'hFA0C;
defparam \cpu|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N12
cycloneive_lcell_comb \cpu|Mux13~4 (
// Equation(s):
// \cpu|Mux13~4_combout  = (\cpu|Mux13~3_combout  & ((\cpu|registers_data[14][1]~q ) # ((!\cpu|instruction [9])))) # (!\cpu|Mux13~3_combout  & (((\cpu|instruction [9] & \cpu|registers_data[6][1]~q ))))

	.dataa(\cpu|Mux13~3_combout ),
	.datab(\cpu|registers_data[14][1]~q ),
	.datac(\cpu|instruction [9]),
	.datad(\cpu|registers_data[6][1]~q ),
	.cin(gnd),
	.combout(\cpu|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux13~4 .lut_mask = 16'hDA8A;
defparam \cpu|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N2
cycloneive_lcell_comb \cpu|Mux13~5 (
// Equation(s):
// \cpu|Mux13~5_combout  = (\cpu|instruction [11] & ((\cpu|registers_data[8][1]~q ) # ((\cpu|instruction [9])))) # (!\cpu|instruction [11] & (((!\cpu|instruction [9] & \cpu|registers_data[0][1]~q ))))

	.dataa(\cpu|instruction [11]),
	.datab(\cpu|registers_data[8][1]~q ),
	.datac(\cpu|instruction [9]),
	.datad(\cpu|registers_data[0][1]~q ),
	.cin(gnd),
	.combout(\cpu|Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux13~5 .lut_mask = 16'hADA8;
defparam \cpu|Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N6
cycloneive_lcell_comb \cpu|Mux13~6 (
// Equation(s):
// \cpu|Mux13~6_combout  = (\cpu|Mux13~5_combout  & (((\cpu|registers_data[10][1]~q ) # (!\cpu|instruction [9])))) # (!\cpu|Mux13~5_combout  & (\cpu|registers_data[2][1]~q  & (\cpu|instruction [9])))

	.dataa(\cpu|registers_data[2][1]~q ),
	.datab(\cpu|Mux13~5_combout ),
	.datac(\cpu|instruction [9]),
	.datad(\cpu|registers_data[10][1]~q ),
	.cin(gnd),
	.combout(\cpu|Mux13~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux13~6 .lut_mask = 16'hEC2C;
defparam \cpu|Mux13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N8
cycloneive_lcell_comb \cpu|Mux13~7 (
// Equation(s):
// \cpu|Mux13~7_combout  = (\cpu|instruction [8] & (((\cpu|instruction [10])))) # (!\cpu|instruction [8] & ((\cpu|instruction [10] & (\cpu|Mux13~4_combout )) # (!\cpu|instruction [10] & ((\cpu|Mux13~6_combout )))))

	.dataa(\cpu|Mux13~4_combout ),
	.datab(\cpu|instruction [8]),
	.datac(\cpu|instruction [10]),
	.datad(\cpu|Mux13~6_combout ),
	.cin(gnd),
	.combout(\cpu|Mux13~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux13~7 .lut_mask = 16'hE3E0;
defparam \cpu|Mux13~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N28
cycloneive_lcell_comb \cpu|Mux13~1 (
// Equation(s):
// \cpu|Mux13~1_combout  = (\cpu|instruction [11] & (((\cpu|instruction [9]) # (\cpu|registers_data[9][1]~q )))) # (!\cpu|instruction [11] & (\cpu|registers_data[1][1]~q  & (!\cpu|instruction [9])))

	.dataa(\cpu|registers_data[1][1]~q ),
	.datab(\cpu|instruction [11]),
	.datac(\cpu|instruction [9]),
	.datad(\cpu|registers_data[9][1]~q ),
	.cin(gnd),
	.combout(\cpu|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux13~1 .lut_mask = 16'hCEC2;
defparam \cpu|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N26
cycloneive_lcell_comb \cpu|Mux13~2 (
// Equation(s):
// \cpu|Mux13~2_combout  = (\cpu|Mux13~1_combout  & (((\cpu|registers_data[11][1]~q ) # (!\cpu|instruction [9])))) # (!\cpu|Mux13~1_combout  & (\cpu|registers_data[3][1]~q  & (\cpu|instruction [9])))

	.dataa(\cpu|Mux13~1_combout ),
	.datab(\cpu|registers_data[3][1]~q ),
	.datac(\cpu|instruction [9]),
	.datad(\cpu|registers_data[11][1]~q ),
	.cin(gnd),
	.combout(\cpu|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux13~2 .lut_mask = 16'hEA4A;
defparam \cpu|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N22
cycloneive_lcell_comb \cpu|Mux13~8 (
// Equation(s):
// \cpu|Mux13~8_combout  = (\cpu|instruction [9] & (\cpu|instruction [11])) # (!\cpu|instruction [9] & ((\cpu|instruction [11] & ((\cpu|registers_data[13][1]~q ))) # (!\cpu|instruction [11] & (\cpu|registers_data[5][1]~q ))))

	.dataa(\cpu|instruction [9]),
	.datab(\cpu|instruction [11]),
	.datac(\cpu|registers_data[5][1]~q ),
	.datad(\cpu|registers_data[13][1]~q ),
	.cin(gnd),
	.combout(\cpu|Mux13~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux13~8 .lut_mask = 16'hDC98;
defparam \cpu|Mux13~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N28
cycloneive_lcell_comb \cpu|Mux13~9 (
// Equation(s):
// \cpu|Mux13~9_combout  = (\cpu|instruction [9] & ((\cpu|Mux13~8_combout  & (\cpu|registers_data[15][1]~q )) # (!\cpu|Mux13~8_combout  & ((\cpu|registers_data[7][1]~q ))))) # (!\cpu|instruction [9] & (((\cpu|Mux13~8_combout ))))

	.dataa(\cpu|registers_data[15][1]~q ),
	.datab(\cpu|instruction [9]),
	.datac(\cpu|Mux13~8_combout ),
	.datad(\cpu|registers_data[7][1]~q ),
	.cin(gnd),
	.combout(\cpu|Mux13~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux13~9 .lut_mask = 16'hBCB0;
defparam \cpu|Mux13~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N14
cycloneive_lcell_comb \cpu|Mux13~10 (
// Equation(s):
// \cpu|Mux13~10_combout  = (\cpu|Mux13~7_combout  & (((\cpu|Mux13~9_combout )) # (!\cpu|instruction [8]))) # (!\cpu|Mux13~7_combout  & (\cpu|instruction [8] & (\cpu|Mux13~2_combout )))

	.dataa(\cpu|Mux13~7_combout ),
	.datab(\cpu|instruction [8]),
	.datac(\cpu|Mux13~2_combout ),
	.datad(\cpu|Mux13~9_combout ),
	.cin(gnd),
	.combout(\cpu|Mux13~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux13~10 .lut_mask = 16'hEA62;
defparam \cpu|Mux13~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N8
cycloneive_lcell_comb \cpu|Add2~4 (
// Equation(s):
// \cpu|Add2~4_combout  = ((\cpu|Mux12~10_combout  $ (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] $ (!\cpu|Add2~3 )))) # (GND)
// \cpu|Add2~5  = CARRY((\cpu|Mux12~10_combout  & ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]) # (!\cpu|Add2~3 ))) # (!\cpu|Mux12~10_combout  & (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & !\cpu|Add2~3 )))

	.dataa(\cpu|Mux12~10_combout ),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add2~3 ),
	.combout(\cpu|Add2~4_combout ),
	.cout(\cpu|Add2~5 ));
// synopsys translate_off
defparam \cpu|Add2~4 .lut_mask = 16'h698E;
defparam \cpu|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N6
cycloneive_lcell_comb \cpu|Mux30~3 (
// Equation(s):
// \cpu|Mux30~3_combout  = (\cpu|Mux30~2_combout  & (!\cpu|Mux30~1_combout  & (\cpu|Mux20~1_combout ))) # (!\cpu|Mux30~2_combout  & ((\cpu|Mux30~1_combout ) # ((\cpu|Mux20~6_combout ))))

	.dataa(\cpu|Mux30~2_combout ),
	.datab(\cpu|Mux30~1_combout ),
	.datac(\cpu|Mux20~1_combout ),
	.datad(\cpu|Mux20~6_combout ),
	.cin(gnd),
	.combout(\cpu|Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux30~3 .lut_mask = 16'h7564;
defparam \cpu|Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N16
cycloneive_lcell_comb \cpu|Mux30~4 (
// Equation(s):
// \cpu|Mux30~4_combout  = (\cpu|Mux30~3_combout  & ((\cpu|Mux13~0_combout ) # ((!\cpu|Mux30~0_combout )))) # (!\cpu|Mux30~3_combout  & (((\cpu|Mux30~0_combout  & \cpu|registers_data[7][1]~q ))))

	.dataa(\cpu|Mux30~3_combout ),
	.datab(\cpu|Mux13~0_combout ),
	.datac(\cpu|Mux30~0_combout ),
	.datad(\cpu|registers_data[7][1]~q ),
	.cin(gnd),
	.combout(\cpu|Mux30~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux30~4 .lut_mask = 16'hDA8A;
defparam \cpu|Mux30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N26
cycloneive_lcell_comb \cpu|registers_data~307 (
// Equation(s):
// \cpu|registers_data~307_combout  = (\cpu|Mux30~4_combout  & \cpu|Decoder1~15_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux30~4_combout ),
	.datad(\cpu|Decoder1~15_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~307_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~307 .lut_mask = 16'hF000;
defparam \cpu|registers_data~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N28
cycloneive_lcell_comb \cpu|registers_data~308 (
// Equation(s):
// \cpu|registers_data~308_combout  = (\cpu|instruction [15] & ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & (\cpu|registers_data~307_combout )) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & 
// ((!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]))))) # (!\cpu|instruction [15] & (((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]))))

	.dataa(\cpu|instruction [15]),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datac(\cpu|registers_data~307_combout ),
	.datad(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.cin(gnd),
	.combout(\cpu|registers_data~308_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~308 .lut_mask = 16'hD5A2;
defparam \cpu|registers_data~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N6
cycloneive_lcell_comb \cpu|Mux19~7 (
// Equation(s):
// \cpu|Mux19~7_combout  = (\cpu|Mux21~5_combout  & (((\cpu|Mux21~6_combout )))) # (!\cpu|Mux21~5_combout  & ((\cpu|Mux21~6_combout  & (\cpu|registers_data[7][2]~q )) # (!\cpu|Mux21~6_combout  & ((\cpu|Mux19~1_combout )))))

	.dataa(\cpu|Mux21~5_combout ),
	.datab(\cpu|registers_data[7][2]~q ),
	.datac(\cpu|Mux21~6_combout ),
	.datad(\cpu|Mux19~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux19~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux19~7 .lut_mask = 16'hE5E0;
defparam \cpu|Mux19~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N24
cycloneive_lcell_comb \cpu|Mux19~8 (
// Equation(s):
// \cpu|Mux19~8_combout  = (\cpu|Mux21~5_combout  & ((\cpu|Mux19~7_combout  & (\cpu|registers_data[15][2]~q )) # (!\cpu|Mux19~7_combout  & ((\cpu|Mux12~0_combout ))))) # (!\cpu|Mux21~5_combout  & (((\cpu|Mux19~7_combout ))))

	.dataa(\cpu|registers_data[15][2]~q ),
	.datab(\cpu|Mux12~0_combout ),
	.datac(\cpu|Mux21~5_combout ),
	.datad(\cpu|Mux19~7_combout ),
	.cin(gnd),
	.combout(\cpu|Mux19~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux19~8 .lut_mask = 16'hAFC0;
defparam \cpu|Mux19~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N2
cycloneive_lcell_comb \cpu|Mux19~9 (
// Equation(s):
// \cpu|Mux19~9_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4] & ((\cpu|Mux19~8_combout ))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4] & (\cpu|Mux19~6_combout ))

	.dataa(\cpu|Mux19~6_combout ),
	.datab(gnd),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.datad(\cpu|Mux19~8_combout ),
	.cin(gnd),
	.combout(\cpu|Mux19~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux19~9 .lut_mask = 16'hFA0A;
defparam \cpu|Mux19~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N26
cycloneive_lcell_comb \cpu|registers_data~304 (
// Equation(s):
// \cpu|registers_data~304_combout  = (\cpu|Mux12~10_combout  & ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4] & (\cpu|Mux19~8_combout )) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4] & ((\cpu|Mux19~6_combout )))))

	.dataa(\cpu|Mux12~10_combout ),
	.datab(\cpu|Mux19~8_combout ),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.datad(\cpu|Mux19~6_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~304_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~304 .lut_mask = 16'h8A80;
defparam \cpu|registers_data~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N4
cycloneive_lcell_comb \cpu|registers_data~305 (
// Equation(s):
// \cpu|registers_data~305_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & (((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1])))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & 
// ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & ((\cpu|registers_data~304_combout ))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & (\cpu|Mux5~9_combout ))))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datab(\cpu|Mux5~9_combout ),
	.datac(\cpu|registers_data~304_combout ),
	.datad(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.cin(gnd),
	.combout(\cpu|registers_data~305_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~305 .lut_mask = 16'hFA44;
defparam \cpu|registers_data~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N22
cycloneive_lcell_comb \cpu|registers_data~306 (
// Equation(s):
// \cpu|registers_data~306_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & ((\cpu|Mux12~10_combout  & ((!\cpu|registers_data~305_combout ) # (!\cpu|Mux19~9_combout ))) # (!\cpu|Mux12~10_combout  & (\cpu|Mux19~9_combout )))) # 
// (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & (((\cpu|registers_data~305_combout ))))

	.dataa(\cpu|Mux12~10_combout ),
	.datab(\cpu|Mux19~9_combout ),
	.datac(\cpu|registers_data~305_combout ),
	.datad(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.cin(gnd),
	.combout(\cpu|registers_data~306_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~306 .lut_mask = 16'h6EF0;
defparam \cpu|registers_data~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N10
cycloneive_lcell_comb \cpu|Mux28~0 (
// Equation(s):
// \cpu|Mux28~0_combout  = (\cpu|Mux30~1_combout  & (!\cpu|Mux30~2_combout )) # (!\cpu|Mux30~1_combout  & ((\cpu|Mux30~2_combout  & ((\cpu|Mux18~1_combout ))) # (!\cpu|Mux30~2_combout  & (\cpu|Mux18~6_combout ))))

	.dataa(\cpu|Mux30~1_combout ),
	.datab(\cpu|Mux30~2_combout ),
	.datac(\cpu|Mux18~6_combout ),
	.datad(\cpu|Mux18~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux28~0 .lut_mask = 16'h7632;
defparam \cpu|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N24
cycloneive_lcell_comb \cpu|registers_data[7][3]~feeder (
// Equation(s):
// \cpu|registers_data[7][3]~feeder_combout  = \cpu|registers_data~131_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|registers_data~131_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[7][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[7][3]~feeder .lut_mask = 16'hFF00;
defparam \cpu|registers_data[7][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N25
dffeas \cpu|registers_data[7][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[7][3]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[7][6]~231_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[7][3] .is_wysiwyg = "true";
defparam \cpu|registers_data[7][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N28
cycloneive_lcell_comb \cpu|Mux28~1 (
// Equation(s):
// \cpu|Mux28~1_combout  = (\cpu|Mux28~0_combout  & ((\cpu|Mux11~0_combout ) # ((!\cpu|Mux30~0_combout )))) # (!\cpu|Mux28~0_combout  & (((\cpu|Mux30~0_combout  & \cpu|registers_data[7][3]~q ))))

	.dataa(\cpu|Mux28~0_combout ),
	.datab(\cpu|Mux11~0_combout ),
	.datac(\cpu|Mux30~0_combout ),
	.datad(\cpu|registers_data[7][3]~q ),
	.cin(gnd),
	.combout(\cpu|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux28~1 .lut_mask = 16'hDA8A;
defparam \cpu|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N24
cycloneive_lcell_comb \cpu|registers_data~303 (
// Equation(s):
// \cpu|registers_data~303_combout  = (\cpu|Mux28~1_combout  & \cpu|Decoder1~15_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux28~1_combout ),
	.datad(\cpu|Decoder1~15_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~303_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~303 .lut_mask = 16'hF000;
defparam \cpu|registers_data~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N14
cycloneive_lcell_comb \cpu|registers_data~309 (
// Equation(s):
// \cpu|registers_data~309_combout  = (\cpu|registers_data[15][3]~249_combout  & ((\cpu|registers_data~308_combout  & (\cpu|registers_data~306_combout )) # (!\cpu|registers_data~308_combout  & ((\cpu|registers_data~303_combout ))))) # 
// (!\cpu|registers_data[15][3]~249_combout  & (\cpu|registers_data~308_combout ))

	.dataa(\cpu|registers_data[15][3]~249_combout ),
	.datab(\cpu|registers_data~308_combout ),
	.datac(\cpu|registers_data~306_combout ),
	.datad(\cpu|registers_data~303_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~309_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~309 .lut_mask = 16'hE6C4;
defparam \cpu|registers_data~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N18
cycloneive_lcell_comb \cpu|registers_data[15][2]~1 (
// Equation(s):
// \cpu|registers_data[15][2]~1_combout  = (\cpu|registers_data[15][3]~255_combout  & (\cpu|Add2~4_combout )) # (!\cpu|registers_data[15][3]~255_combout  & ((\cpu|registers_data~309_combout )))

	.dataa(\cpu|Add2~4_combout ),
	.datab(\cpu|registers_data~309_combout ),
	.datac(gnd),
	.datad(\cpu|registers_data[15][3]~255_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[15][2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[15][2]~1 .lut_mask = 16'hAACC;
defparam \cpu|registers_data[15][2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N12
cycloneive_lcell_comb \cpu|Mux37~0 (
// Equation(s):
// \cpu|Mux37~0_combout  = (\cpu|instruction [8] & ((\cpu|registers_data[6][2]~q ))) # (!\cpu|instruction [8] & (\cpu|registers_data[4][2]~q ))

	.dataa(\cpu|registers_data[4][2]~q ),
	.datab(gnd),
	.datac(\cpu|instruction [8]),
	.datad(\cpu|registers_data[6][2]~q ),
	.cin(gnd),
	.combout(\cpu|Mux37~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux37~0 .lut_mask = 16'hFA0A;
defparam \cpu|Mux37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N30
cycloneive_lcell_comb \cpu|Mux37~2 (
// Equation(s):
// \cpu|Mux37~2_combout  = (\cpu|instruction [8] & (\cpu|registers_data[2][2]~q )) # (!\cpu|instruction [8] & ((\cpu|registers_data[0][2]~q )))

	.dataa(\cpu|instruction [8]),
	.datab(\cpu|registers_data[2][2]~q ),
	.datac(\cpu|registers_data[0][2]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|Mux37~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux37~2 .lut_mask = 16'hD8D8;
defparam \cpu|Mux37~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N12
cycloneive_lcell_comb \cpu|Mux37~1 (
// Equation(s):
// \cpu|Mux37~1_combout  = (\cpu|instruction [8] & (\cpu|registers_data[10][2]~q )) # (!\cpu|instruction [8] & ((\cpu|registers_data[8][2]~q )))

	.dataa(\cpu|registers_data[10][2]~q ),
	.datab(\cpu|registers_data[8][2]~q ),
	.datac(\cpu|instruction [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|Mux37~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux37~1 .lut_mask = 16'hACAC;
defparam \cpu|Mux37~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N8
cycloneive_lcell_comb \cpu|Mux37~3 (
// Equation(s):
// \cpu|Mux37~3_combout  = (\cpu|instruction [10] & (((\cpu|instruction [9]) # (\cpu|Mux37~1_combout )))) # (!\cpu|instruction [10] & (\cpu|Mux37~2_combout  & (!\cpu|instruction [9])))

	.dataa(\cpu|Mux37~2_combout ),
	.datab(\cpu|instruction [10]),
	.datac(\cpu|instruction [9]),
	.datad(\cpu|Mux37~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux37~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux37~3 .lut_mask = 16'hCEC2;
defparam \cpu|Mux37~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N18
cycloneive_lcell_comb \cpu|Mux37~4 (
// Equation(s):
// \cpu|Mux37~4_combout  = (\cpu|instruction [8] & ((\cpu|registers_data[14][2]~q ))) # (!\cpu|instruction [8] & (\cpu|registers_data[12][2]~q ))

	.dataa(\cpu|registers_data[12][2]~q ),
	.datab(gnd),
	.datac(\cpu|instruction [8]),
	.datad(\cpu|registers_data[14][2]~q ),
	.cin(gnd),
	.combout(\cpu|Mux37~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux37~4 .lut_mask = 16'hFA0A;
defparam \cpu|Mux37~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N2
cycloneive_lcell_comb \cpu|Mux37~5 (
// Equation(s):
// \cpu|Mux37~5_combout  = (\cpu|instruction [9] & ((\cpu|Mux37~3_combout  & ((\cpu|Mux37~4_combout ))) # (!\cpu|Mux37~3_combout  & (\cpu|Mux37~0_combout )))) # (!\cpu|instruction [9] & (((\cpu|Mux37~3_combout ))))

	.dataa(\cpu|Mux37~0_combout ),
	.datab(\cpu|instruction [9]),
	.datac(\cpu|Mux37~3_combout ),
	.datad(\cpu|Mux37~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux37~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux37~5 .lut_mask = 16'hF838;
defparam \cpu|Mux37~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N3
dffeas \cpu|chip8_dtimer[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|Mux37~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|chip8_dtimer[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|chip8_dtimer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|chip8_dtimer[2] .is_wysiwyg = "true";
defparam \cpu|chip8_dtimer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N28
cycloneive_lcell_comb \cpu|registers_data~310 (
// Equation(s):
// \cpu|registers_data~310_combout  = (\cpu|Equal27~1_combout  & (\cpu|Equal27~0_combout  & (\cpu|chip8_dtimer [2] & \cpu|Equal15~2_combout )))

	.dataa(\cpu|Equal27~1_combout ),
	.datab(\cpu|Equal27~0_combout ),
	.datac(\cpu|chip8_dtimer [2]),
	.datad(\cpu|Equal15~2_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~310_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~310 .lut_mask = 16'h8000;
defparam \cpu|registers_data~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N19
dffeas \cpu|registers_data[15][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[15][2]~1_combout ),
	.asdata(\cpu|registers_data~310_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|registers_data[15][3]~260_combout ),
	.ena(\cpu|registers_data[15][5]~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[15][2] .is_wysiwyg = "true";
defparam \cpu|registers_data[15][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N12
cycloneive_lcell_comb \cpu|Mux5~7 (
// Equation(s):
// \cpu|Mux5~7_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & (((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]) # (\cpu|registers_data[7][2]~q )))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] 
// & (\cpu|registers_data[3][2]~q  & (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3])))

	.dataa(\cpu|registers_data[3][2]~q ),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datad(\cpu|registers_data[7][2]~q ),
	.cin(gnd),
	.combout(\cpu|Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux5~7 .lut_mask = 16'hCEC2;
defparam \cpu|Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N30
cycloneive_lcell_comb \cpu|Mux5~8 (
// Equation(s):
// \cpu|Mux5~8_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & ((\cpu|Mux5~7_combout  & (\cpu|registers_data[15][2]~q )) # (!\cpu|Mux5~7_combout  & ((\cpu|registers_data[11][2]~q ))))) # 
// (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & (((\cpu|Mux5~7_combout ))))

	.dataa(\cpu|registers_data[15][2]~q ),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datac(\cpu|registers_data[11][2]~q ),
	.datad(\cpu|Mux5~7_combout ),
	.cin(gnd),
	.combout(\cpu|Mux5~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux5~8 .lut_mask = 16'hBBC0;
defparam \cpu|Mux5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N8
cycloneive_lcell_comb \cpu|Mux5~9 (
// Equation(s):
// \cpu|Mux5~9_combout  = (\cpu|Mux5~6_combout  & (((\cpu|Mux5~8_combout ) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0])))) # (!\cpu|Mux5~6_combout  & (\cpu|Mux5~1_combout  & ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a 
// [0]))))

	.dataa(\cpu|Mux5~1_combout ),
	.datab(\cpu|Mux5~6_combout ),
	.datac(\cpu|Mux5~8_combout ),
	.datad(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.cin(gnd),
	.combout(\cpu|Mux5~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux5~9 .lut_mask = 16'hE2CC;
defparam \cpu|Mux5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N22
cycloneive_lcell_comb \cpu|registers_data~120 (
// Equation(s):
// \cpu|registers_data~120_combout  = (\cpu|Mux5~9_combout  & ((\cpu|registers_data~111_combout ) # ((\cpu|chip8_dtimer [2] & \cpu|always0~0_combout )))) # (!\cpu|Mux5~9_combout  & (\cpu|chip8_dtimer [2] & ((\cpu|always0~0_combout ))))

	.dataa(\cpu|Mux5~9_combout ),
	.datab(\cpu|chip8_dtimer [2]),
	.datac(\cpu|registers_data~111_combout ),
	.datad(\cpu|always0~0_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~120_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~120 .lut_mask = 16'hECA0;
defparam \cpu|registers_data~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N24
cycloneive_lcell_comb \cpu|registers_data~118 (
// Equation(s):
// \cpu|registers_data~118_combout  = (\cpu|Mux12~10_combout  & ((\cpu|Mux19~9_combout  & (\cpu|registers_data~105_combout )) # (!\cpu|Mux19~9_combout  & ((\cpu|registers_data~101_combout ))))) # (!\cpu|Mux12~10_combout  & (((\cpu|registers_data~101_combout  
// & \cpu|Mux19~9_combout ))))

	.dataa(\cpu|registers_data~105_combout ),
	.datab(\cpu|Mux12~10_combout ),
	.datac(\cpu|registers_data~101_combout ),
	.datad(\cpu|Mux19~9_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~118_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~118 .lut_mask = 16'hB8C0;
defparam \cpu|registers_data~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N26
cycloneive_lcell_comb \cpu|registers_data~119 (
// Equation(s):
// \cpu|registers_data~119_combout  = (\cpu|registers_data~100_combout  & ((\cpu|Mux19~9_combout ) # (\cpu|Mux12~10_combout )))

	.dataa(gnd),
	.datab(\cpu|Mux19~9_combout ),
	.datac(\cpu|Mux12~10_combout ),
	.datad(\cpu|registers_data~100_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~119_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~119 .lut_mask = 16'hFC00;
defparam \cpu|registers_data~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N20
cycloneive_lcell_comb \cpu|registers_data~122 (
// Equation(s):
// \cpu|registers_data~122_combout  = (\cpu|registers_data~103_combout  & ((\cpu|Mux30~4_combout ) # ((\cpu|Mux28~1_combout  & \cpu|registers_data~113_combout )))) # (!\cpu|registers_data~103_combout  & (((\cpu|Mux28~1_combout  & 
// \cpu|registers_data~113_combout ))))

	.dataa(\cpu|registers_data~103_combout ),
	.datab(\cpu|Mux30~4_combout ),
	.datac(\cpu|Mux28~1_combout ),
	.datad(\cpu|registers_data~113_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~122_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~122 .lut_mask = 16'hF888;
defparam \cpu|registers_data~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N10
cycloneive_lcell_comb \cpu|Add3~4 (
// Equation(s):
// \cpu|Add3~4_combout  = ((\cpu|Mux19~9_combout  $ (\cpu|Mux12~10_combout  $ (!\cpu|Add3~3 )))) # (GND)
// \cpu|Add3~5  = CARRY((\cpu|Mux19~9_combout  & ((\cpu|Mux12~10_combout ) # (!\cpu|Add3~3 ))) # (!\cpu|Mux19~9_combout  & (\cpu|Mux12~10_combout  & !\cpu|Add3~3 )))

	.dataa(\cpu|Mux19~9_combout ),
	.datab(\cpu|Mux12~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add3~3 ),
	.combout(\cpu|Add3~4_combout ),
	.cout(\cpu|Add3~5 ));
// synopsys translate_off
defparam \cpu|Add3~4 .lut_mask = 16'h698E;
defparam \cpu|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N12
cycloneive_lcell_comb \cpu|Add4~4 (
// Equation(s):
// \cpu|Add4~4_combout  = ((\cpu|Mux19~9_combout  $ (\cpu|Mux12~10_combout  $ (\cpu|Add4~3 )))) # (GND)
// \cpu|Add4~5  = CARRY((\cpu|Mux19~9_combout  & (\cpu|Mux12~10_combout  & !\cpu|Add4~3 )) # (!\cpu|Mux19~9_combout  & ((\cpu|Mux12~10_combout ) # (!\cpu|Add4~3 ))))

	.dataa(\cpu|Mux19~9_combout ),
	.datab(\cpu|Mux12~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add4~3 ),
	.combout(\cpu|Add4~4_combout ),
	.cout(\cpu|Add4~5 ));
// synopsys translate_off
defparam \cpu|Add4~4 .lut_mask = 16'h964D;
defparam \cpu|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N0
cycloneive_lcell_comb \cpu|registers_data~121 (
// Equation(s):
// \cpu|registers_data~121_combout  = (\cpu|Add3~4_combout  & ((\cpu|registers_data~108_combout ) # ((\cpu|registers_data~109_combout  & \cpu|Add4~4_combout )))) # (!\cpu|Add3~4_combout  & (\cpu|registers_data~109_combout  & (\cpu|Add4~4_combout )))

	.dataa(\cpu|Add3~4_combout ),
	.datab(\cpu|registers_data~109_combout ),
	.datac(\cpu|Add4~4_combout ),
	.datad(\cpu|registers_data~108_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~121_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~121 .lut_mask = 16'hEAC0;
defparam \cpu|registers_data~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N10
cycloneive_lcell_comb \cpu|registers_data~123 (
// Equation(s):
// \cpu|registers_data~123_combout  = (\cpu|registers_data~122_combout ) # ((\cpu|registers_data~121_combout ) # ((\cpu|Add2~4_combout  & \cpu|Equal15~0_combout )))

	.dataa(\cpu|Add2~4_combout ),
	.datab(\cpu|registers_data~122_combout ),
	.datac(\cpu|Equal15~0_combout ),
	.datad(\cpu|registers_data~121_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~123_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~123 .lut_mask = 16'hFFEC;
defparam \cpu|registers_data~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N28
cycloneive_lcell_comb \cpu|registers_data~124 (
// Equation(s):
// \cpu|registers_data~124_combout  = (\cpu|registers_data~120_combout ) # ((\cpu|registers_data~118_combout ) # ((\cpu|registers_data~119_combout ) # (\cpu|registers_data~123_combout )))

	.dataa(\cpu|registers_data~120_combout ),
	.datab(\cpu|registers_data~118_combout ),
	.datac(\cpu|registers_data~119_combout ),
	.datad(\cpu|registers_data~123_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~124_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~124 .lut_mask = 16'hFFFE;
defparam \cpu|registers_data~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N10
cycloneive_lcell_comb \cpu|registers_data[2][2]~feeder (
// Equation(s):
// \cpu|registers_data[2][2]~feeder_combout  = \cpu|registers_data~124_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|registers_data~124_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[2][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[2][2]~feeder .lut_mask = 16'hFF00;
defparam \cpu|registers_data[2][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N11
dffeas \cpu|registers_data[2][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[2][2]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[2][6]~240_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[2][2] .is_wysiwyg = "true";
defparam \cpu|registers_data[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N28
cycloneive_lcell_comb \cpu|Mux12~3 (
// Equation(s):
// \cpu|Mux12~3_combout  = (\cpu|instruction [10] & (((\cpu|instruction [11])))) # (!\cpu|instruction [10] & ((\cpu|instruction [11] & ((\cpu|registers_data[10][2]~q ))) # (!\cpu|instruction [11] & (\cpu|registers_data[2][2]~q ))))

	.dataa(\cpu|instruction [10]),
	.datab(\cpu|registers_data[2][2]~q ),
	.datac(\cpu|registers_data[10][2]~q ),
	.datad(\cpu|instruction [11]),
	.cin(gnd),
	.combout(\cpu|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux12~3 .lut_mask = 16'hFA44;
defparam \cpu|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N14
cycloneive_lcell_comb \cpu|Mux12~4 (
// Equation(s):
// \cpu|Mux12~4_combout  = (\cpu|Mux12~3_combout  & (((\cpu|registers_data[14][2]~q ) # (!\cpu|instruction [10])))) # (!\cpu|Mux12~3_combout  & (\cpu|registers_data[6][2]~q  & (\cpu|instruction [10])))

	.dataa(\cpu|Mux12~3_combout ),
	.datab(\cpu|registers_data[6][2]~q ),
	.datac(\cpu|instruction [10]),
	.datad(\cpu|registers_data[14][2]~q ),
	.cin(gnd),
	.combout(\cpu|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux12~4 .lut_mask = 16'hEA4A;
defparam \cpu|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N10
cycloneive_lcell_comb \cpu|Mux12~5 (
// Equation(s):
// \cpu|Mux12~5_combout  = (\cpu|instruction [11] & ((\cpu|registers_data[8][2]~q ) # ((\cpu|instruction [10])))) # (!\cpu|instruction [11] & (((!\cpu|instruction [10] & \cpu|registers_data[0][2]~q ))))

	.dataa(\cpu|instruction [11]),
	.datab(\cpu|registers_data[8][2]~q ),
	.datac(\cpu|instruction [10]),
	.datad(\cpu|registers_data[0][2]~q ),
	.cin(gnd),
	.combout(\cpu|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux12~5 .lut_mask = 16'hADA8;
defparam \cpu|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N28
cycloneive_lcell_comb \cpu|Mux12~6 (
// Equation(s):
// \cpu|Mux12~6_combout  = (\cpu|instruction [10] & ((\cpu|Mux12~5_combout  & ((\cpu|registers_data[12][2]~q ))) # (!\cpu|Mux12~5_combout  & (\cpu|registers_data[4][2]~q )))) # (!\cpu|instruction [10] & (((\cpu|Mux12~5_combout ))))

	.dataa(\cpu|registers_data[4][2]~q ),
	.datab(\cpu|instruction [10]),
	.datac(\cpu|registers_data[12][2]~q ),
	.datad(\cpu|Mux12~5_combout ),
	.cin(gnd),
	.combout(\cpu|Mux12~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux12~6 .lut_mask = 16'hF388;
defparam \cpu|Mux12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N6
cycloneive_lcell_comb \cpu|Mux12~7 (
// Equation(s):
// \cpu|Mux12~7_combout  = (\cpu|instruction [9] & ((\cpu|Mux12~4_combout ) # ((\cpu|instruction [8])))) # (!\cpu|instruction [9] & (((!\cpu|instruction [8] & \cpu|Mux12~6_combout ))))

	.dataa(\cpu|Mux12~4_combout ),
	.datab(\cpu|instruction [9]),
	.datac(\cpu|instruction [8]),
	.datad(\cpu|Mux12~6_combout ),
	.cin(gnd),
	.combout(\cpu|Mux12~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux12~7 .lut_mask = 16'hCBC8;
defparam \cpu|Mux12~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N18
cycloneive_lcell_comb \cpu|Mux12~8 (
// Equation(s):
// \cpu|Mux12~8_combout  = (\cpu|instruction [10] & (\cpu|instruction [11])) # (!\cpu|instruction [10] & ((\cpu|instruction [11] & (\cpu|registers_data[11][2]~q )) # (!\cpu|instruction [11] & ((\cpu|registers_data[3][2]~q )))))

	.dataa(\cpu|instruction [10]),
	.datab(\cpu|instruction [11]),
	.datac(\cpu|registers_data[11][2]~q ),
	.datad(\cpu|registers_data[3][2]~q ),
	.cin(gnd),
	.combout(\cpu|Mux12~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux12~8 .lut_mask = 16'hD9C8;
defparam \cpu|Mux12~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N28
cycloneive_lcell_comb \cpu|Mux12~9 (
// Equation(s):
// \cpu|Mux12~9_combout  = (\cpu|instruction [10] & ((\cpu|Mux12~8_combout  & ((\cpu|registers_data[15][2]~q ))) # (!\cpu|Mux12~8_combout  & (\cpu|registers_data[7][2]~q )))) # (!\cpu|instruction [10] & (((\cpu|Mux12~8_combout ))))

	.dataa(\cpu|instruction [10]),
	.datab(\cpu|registers_data[7][2]~q ),
	.datac(\cpu|registers_data[15][2]~q ),
	.datad(\cpu|Mux12~8_combout ),
	.cin(gnd),
	.combout(\cpu|Mux12~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux12~9 .lut_mask = 16'hF588;
defparam \cpu|Mux12~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N26
cycloneive_lcell_comb \cpu|Mux12~1 (
// Equation(s):
// \cpu|Mux12~1_combout  = (\cpu|instruction [11] & (((\cpu|instruction [10]) # (\cpu|registers_data[9][2]~q )))) # (!\cpu|instruction [11] & (\cpu|registers_data[1][2]~q  & (!\cpu|instruction [10])))

	.dataa(\cpu|registers_data[1][2]~q ),
	.datab(\cpu|instruction [11]),
	.datac(\cpu|instruction [10]),
	.datad(\cpu|registers_data[9][2]~q ),
	.cin(gnd),
	.combout(\cpu|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux12~1 .lut_mask = 16'hCEC2;
defparam \cpu|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N16
cycloneive_lcell_comb \cpu|Mux12~2 (
// Equation(s):
// \cpu|Mux12~2_combout  = (\cpu|instruction [10] & ((\cpu|Mux12~1_combout  & ((\cpu|registers_data[13][2]~q ))) # (!\cpu|Mux12~1_combout  & (\cpu|registers_data[5][2]~q )))) # (!\cpu|instruction [10] & (((\cpu|Mux12~1_combout ))))

	.dataa(\cpu|instruction [10]),
	.datab(\cpu|registers_data[5][2]~q ),
	.datac(\cpu|Mux12~1_combout ),
	.datad(\cpu|registers_data[13][2]~q ),
	.cin(gnd),
	.combout(\cpu|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux12~2 .lut_mask = 16'hF858;
defparam \cpu|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N16
cycloneive_lcell_comb \cpu|Mux12~10 (
// Equation(s):
// \cpu|Mux12~10_combout  = (\cpu|Mux12~7_combout  & ((\cpu|Mux12~9_combout ) # ((!\cpu|instruction [8])))) # (!\cpu|Mux12~7_combout  & (((\cpu|instruction [8] & \cpu|Mux12~2_combout ))))

	.dataa(\cpu|Mux12~7_combout ),
	.datab(\cpu|Mux12~9_combout ),
	.datac(\cpu|instruction [8]),
	.datad(\cpu|Mux12~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux12~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux12~10 .lut_mask = 16'hDA8A;
defparam \cpu|Mux12~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N10
cycloneive_lcell_comb \cpu|Add2~6 (
// Equation(s):
// \cpu|Add2~6_combout  = (\cpu|Mux11~10_combout  & ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & (\cpu|Add2~5  & VCC)) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & (!\cpu|Add2~5 )))) # (!\cpu|Mux11~10_combout  & 
// ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & (!\cpu|Add2~5 )) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & ((\cpu|Add2~5 ) # (GND)))))
// \cpu|Add2~7  = CARRY((\cpu|Mux11~10_combout  & (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & !\cpu|Add2~5 )) # (!\cpu|Mux11~10_combout  & ((!\cpu|Add2~5 ) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]))))

	.dataa(\cpu|Mux11~10_combout ),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add2~5 ),
	.combout(\cpu|Add2~6_combout ),
	.cout(\cpu|Add2~7 ));
// synopsys translate_off
defparam \cpu|Add2~6 .lut_mask = 16'h9617;
defparam \cpu|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N0
cycloneive_lcell_comb \cpu|registers_data~315 (
// Equation(s):
// \cpu|registers_data~315_combout  = (\cpu|instruction [15] & ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & (\cpu|registers_data~245_combout )) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & 
// ((!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]))))) # (!\cpu|instruction [15] & (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]))

	.dataa(\cpu|instruction [15]),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datac(\cpu|registers_data~245_combout ),
	.datad(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.cin(gnd),
	.combout(\cpu|registers_data~315_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~315 .lut_mask = 16'hC4E6;
defparam \cpu|registers_data~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N6
cycloneive_lcell_comb \cpu|Mux4~7 (
// Equation(s):
// \cpu|Mux4~7_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & ((\cpu|registers_data[13][3]~q ) # ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1])))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a 
// [3] & (((!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & \cpu|registers_data[5][3]~q ))))

	.dataa(\cpu|registers_data[13][3]~q ),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datad(\cpu|registers_data[5][3]~q ),
	.cin(gnd),
	.combout(\cpu|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux4~7 .lut_mask = 16'hCBC8;
defparam \cpu|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N2
cycloneive_lcell_comb \cpu|Mux4~8 (
// Equation(s):
// \cpu|Mux4~8_combout  = (\cpu|Mux4~7_combout  & (((\cpu|registers_data[15][3]~q )) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]))) # (!\cpu|Mux4~7_combout  & (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & 
// ((\cpu|registers_data[7][3]~q ))))

	.dataa(\cpu|Mux4~7_combout ),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datac(\cpu|registers_data[15][3]~q ),
	.datad(\cpu|registers_data[7][3]~q ),
	.cin(gnd),
	.combout(\cpu|Mux4~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux4~8 .lut_mask = 16'hE6A2;
defparam \cpu|Mux4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N26
cycloneive_lcell_comb \cpu|Mux4~4 (
// Equation(s):
// \cpu|Mux4~4_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & (((\cpu|registers_data[8][3]~q ) # (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1])))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] 
// & (\cpu|registers_data[0][3]~q  & ((!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]))))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datab(\cpu|registers_data[0][3]~q ),
	.datac(\cpu|registers_data[8][3]~q ),
	.datad(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.cin(gnd),
	.combout(\cpu|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux4~4 .lut_mask = 16'hAAE4;
defparam \cpu|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N28
cycloneive_lcell_comb \cpu|Mux4~5 (
// Equation(s):
// \cpu|Mux4~5_combout  = (\cpu|Mux4~4_combout  & (((\cpu|registers_data[10][3]~q ) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1])))) # (!\cpu|Mux4~4_combout  & (\cpu|registers_data[2][3]~q  & 
// ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]))))

	.dataa(\cpu|registers_data[2][3]~q ),
	.datab(\cpu|registers_data[10][3]~q ),
	.datac(\cpu|Mux4~4_combout ),
	.datad(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.cin(gnd),
	.combout(\cpu|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux4~5 .lut_mask = 16'hCAF0;
defparam \cpu|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N16
cycloneive_lcell_comb \cpu|Mux4~2 (
// Equation(s):
// \cpu|Mux4~2_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & (((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]) # (\cpu|registers_data[12][3]~q )))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a 
// [3] & (\cpu|registers_data[4][3]~q  & (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1])))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datab(\cpu|registers_data[4][3]~q ),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datad(\cpu|registers_data[12][3]~q ),
	.cin(gnd),
	.combout(\cpu|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux4~2 .lut_mask = 16'hAEA4;
defparam \cpu|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N16
cycloneive_lcell_comb \cpu|Mux4~3 (
// Equation(s):
// \cpu|Mux4~3_combout  = (\cpu|Mux4~2_combout  & ((\cpu|registers_data[14][3]~q ) # ((!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1])))) # (!\cpu|Mux4~2_combout  & (((\cpu|registers_data[6][3]~q  & 
// \RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]))))

	.dataa(\cpu|registers_data[14][3]~q ),
	.datab(\cpu|Mux4~2_combout ),
	.datac(\cpu|registers_data[6][3]~q ),
	.datad(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.cin(gnd),
	.combout(\cpu|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux4~3 .lut_mask = 16'hB8CC;
defparam \cpu|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N22
cycloneive_lcell_comb \cpu|Mux4~6 (
// Equation(s):
// \cpu|Mux4~6_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & (((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2])))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & 
// ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & ((\cpu|Mux4~3_combout ))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & (\cpu|Mux4~5_combout ))))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datab(\cpu|Mux4~5_combout ),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datad(\cpu|Mux4~3_combout ),
	.cin(gnd),
	.combout(\cpu|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux4~6 .lut_mask = 16'hF4A4;
defparam \cpu|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N20
cycloneive_lcell_comb \cpu|Mux4~0 (
// Equation(s):
// \cpu|Mux4~0_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3])) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & 
// ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & (\cpu|registers_data[9][3]~q )) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & ((\cpu|registers_data[1][3]~q )))))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datac(\cpu|registers_data[9][3]~q ),
	.datad(\cpu|registers_data[1][3]~q ),
	.cin(gnd),
	.combout(\cpu|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux4~0 .lut_mask = 16'hD9C8;
defparam \cpu|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N26
cycloneive_lcell_comb \cpu|Mux4~1 (
// Equation(s):
// \cpu|Mux4~1_combout  = (\cpu|Mux4~0_combout  & ((\cpu|registers_data[11][3]~q ) # ((!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1])))) # (!\cpu|Mux4~0_combout  & (((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & 
// \cpu|registers_data[3][3]~q ))))

	.dataa(\cpu|Mux4~0_combout ),
	.datab(\cpu|registers_data[11][3]~q ),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datad(\cpu|registers_data[3][3]~q ),
	.cin(gnd),
	.combout(\cpu|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux4~1 .lut_mask = 16'hDA8A;
defparam \cpu|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N12
cycloneive_lcell_comb \cpu|Mux4~9 (
// Equation(s):
// \cpu|Mux4~9_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & ((\cpu|Mux4~6_combout  & (\cpu|Mux4~8_combout )) # (!\cpu|Mux4~6_combout  & ((\cpu|Mux4~1_combout ))))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a 
// [0] & (((\cpu|Mux4~6_combout ))))

	.dataa(\cpu|Mux4~8_combout ),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datac(\cpu|Mux4~6_combout ),
	.datad(\cpu|Mux4~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux4~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux4~9 .lut_mask = 16'hBCB0;
defparam \cpu|Mux4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N22
cycloneive_lcell_comb \cpu|registers_data~312 (
// Equation(s):
// \cpu|registers_data~312_combout  = (\cpu|Mux11~10_combout ) # ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4] & ((\cpu|Mux18~8_combout ))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4] & (\cpu|Mux18~6_combout )))

	.dataa(\cpu|Mux18~6_combout ),
	.datab(\cpu|Mux18~8_combout ),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.datad(\cpu|Mux11~10_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~312_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~312 .lut_mask = 16'hFFCA;
defparam \cpu|registers_data~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N16
cycloneive_lcell_comb \cpu|registers_data~313 (
// Equation(s):
// \cpu|registers_data~313_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & (((\cpu|registers_data~312_combout ) # (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1])))) # 
// (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & (\cpu|Mux4~9_combout  & ((!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]))))

	.dataa(\cpu|Mux4~9_combout ),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datac(\cpu|registers_data~312_combout ),
	.datad(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.cin(gnd),
	.combout(\cpu|registers_data~313_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~313 .lut_mask = 16'hCCE2;
defparam \cpu|registers_data~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N2
cycloneive_lcell_comb \cpu|registers_data~314 (
// Equation(s):
// \cpu|registers_data~314_combout  = (\cpu|Mux11~10_combout  & (\cpu|registers_data~313_combout  $ (((\cpu|Mux18~9_combout  & \RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]))))) # (!\cpu|Mux11~10_combout  & (\cpu|registers_data~313_combout  & 
// ((\cpu|Mux18~9_combout ) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]))))

	.dataa(\cpu|Mux11~10_combout ),
	.datab(\cpu|registers_data~313_combout ),
	.datac(\cpu|Mux18~9_combout ),
	.datad(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.cin(gnd),
	.combout(\cpu|registers_data~314_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~314 .lut_mask = 16'h68CC;
defparam \cpu|registers_data~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N18
cycloneive_lcell_comb \cpu|registers_data~316 (
// Equation(s):
// \cpu|registers_data~316_combout  = (\cpu|registers_data[15][3]~249_combout  & ((\cpu|registers_data~315_combout  & (\cpu|registers_data~314_combout )) # (!\cpu|registers_data~315_combout  & ((\cpu|registers_data~311_combout ))))) # 
// (!\cpu|registers_data[15][3]~249_combout  & (\cpu|registers_data~315_combout ))

	.dataa(\cpu|registers_data[15][3]~249_combout ),
	.datab(\cpu|registers_data~315_combout ),
	.datac(\cpu|registers_data~314_combout ),
	.datad(\cpu|registers_data~311_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~316_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~316 .lut_mask = 16'hE6C4;
defparam \cpu|registers_data~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N12
cycloneive_lcell_comb \cpu|registers_data[15][3]~2 (
// Equation(s):
// \cpu|registers_data[15][3]~2_combout  = (\cpu|registers_data[15][3]~255_combout  & (\cpu|Add2~6_combout )) # (!\cpu|registers_data[15][3]~255_combout  & ((\cpu|registers_data~316_combout )))

	.dataa(\cpu|Add2~6_combout ),
	.datab(\cpu|registers_data[15][3]~255_combout ),
	.datac(gnd),
	.datad(\cpu|registers_data~316_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[15][3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[15][3]~2 .lut_mask = 16'hBB88;
defparam \cpu|registers_data[15][3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N14
cycloneive_lcell_comb \cpu|Mux36~1 (
// Equation(s):
// \cpu|Mux36~1_combout  = (\cpu|instruction [8] & (\cpu|registers_data[6][3]~q )) # (!\cpu|instruction [8] & ((\cpu|registers_data[4][3]~q )))

	.dataa(\cpu|registers_data[6][3]~q ),
	.datab(\cpu|registers_data[4][3]~q ),
	.datac(gnd),
	.datad(\cpu|instruction [8]),
	.cin(gnd),
	.combout(\cpu|Mux36~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux36~1 .lut_mask = 16'hAACC;
defparam \cpu|Mux36~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N18
cycloneive_lcell_comb \cpu|Mux36~2 (
// Equation(s):
// \cpu|Mux36~2_combout  = (\cpu|instruction [8] & (\cpu|registers_data[2][3]~q )) # (!\cpu|instruction [8] & ((\cpu|registers_data[0][3]~q )))

	.dataa(\cpu|registers_data[2][3]~q ),
	.datab(\cpu|registers_data[0][3]~q ),
	.datac(\cpu|instruction [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|Mux36~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux36~2 .lut_mask = 16'hACAC;
defparam \cpu|Mux36~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N20
cycloneive_lcell_comb \cpu|Mux36~3 (
// Equation(s):
// \cpu|Mux36~3_combout  = (\cpu|instruction [9] & ((\cpu|Mux36~1_combout ) # ((\cpu|instruction [10])))) # (!\cpu|instruction [9] & (((\cpu|Mux36~2_combout  & !\cpu|instruction [10]))))

	.dataa(\cpu|Mux36~1_combout ),
	.datab(\cpu|Mux36~2_combout ),
	.datac(\cpu|instruction [9]),
	.datad(\cpu|instruction [10]),
	.cin(gnd),
	.combout(\cpu|Mux36~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux36~3 .lut_mask = 16'hF0AC;
defparam \cpu|Mux36~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N6
cycloneive_lcell_comb \cpu|Mux36~4 (
// Equation(s):
// \cpu|Mux36~4_combout  = (\cpu|instruction [8] & (\cpu|registers_data[14][3]~q )) # (!\cpu|instruction [8] & ((\cpu|registers_data[12][3]~q )))

	.dataa(\cpu|registers_data[14][3]~q ),
	.datab(\cpu|instruction [8]),
	.datac(\cpu|registers_data[12][3]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|Mux36~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux36~4 .lut_mask = 16'hB8B8;
defparam \cpu|Mux36~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N0
cycloneive_lcell_comb \cpu|Mux36~0 (
// Equation(s):
// \cpu|Mux36~0_combout  = (\cpu|instruction [8] & ((\cpu|registers_data[10][3]~q ))) # (!\cpu|instruction [8] & (\cpu|registers_data[8][3]~q ))

	.dataa(gnd),
	.datab(\cpu|registers_data[8][3]~q ),
	.datac(\cpu|instruction [8]),
	.datad(\cpu|registers_data[10][3]~q ),
	.cin(gnd),
	.combout(\cpu|Mux36~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux36~0 .lut_mask = 16'hFC0C;
defparam \cpu|Mux36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N22
cycloneive_lcell_comb \cpu|Mux36~5 (
// Equation(s):
// \cpu|Mux36~5_combout  = (\cpu|Mux36~3_combout  & ((\cpu|Mux36~4_combout ) # ((!\cpu|instruction [10])))) # (!\cpu|Mux36~3_combout  & (((\cpu|Mux36~0_combout  & \cpu|instruction [10]))))

	.dataa(\cpu|Mux36~3_combout ),
	.datab(\cpu|Mux36~4_combout ),
	.datac(\cpu|Mux36~0_combout ),
	.datad(\cpu|instruction [10]),
	.cin(gnd),
	.combout(\cpu|Mux36~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux36~5 .lut_mask = 16'hD8AA;
defparam \cpu|Mux36~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N23
dffeas \cpu|chip8_dtimer[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|Mux36~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|chip8_dtimer[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|chip8_dtimer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|chip8_dtimer[3] .is_wysiwyg = "true";
defparam \cpu|chip8_dtimer[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N0
cycloneive_lcell_comb \cpu|registers_data~317 (
// Equation(s):
// \cpu|registers_data~317_combout  = (\cpu|Equal27~0_combout  & (\cpu|chip8_dtimer [3] & (\cpu|Equal27~1_combout  & \cpu|Equal15~2_combout )))

	.dataa(\cpu|Equal27~0_combout ),
	.datab(\cpu|chip8_dtimer [3]),
	.datac(\cpu|Equal27~1_combout ),
	.datad(\cpu|Equal15~2_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~317_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~317 .lut_mask = 16'h8000;
defparam \cpu|registers_data~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N13
dffeas \cpu|registers_data[15][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[15][3]~2_combout ),
	.asdata(\cpu|registers_data~317_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|registers_data[15][3]~260_combout ),
	.ena(\cpu|registers_data[15][5]~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[15][3] .is_wysiwyg = "true";
defparam \cpu|registers_data[15][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N24
cycloneive_lcell_comb \cpu|Mux18~8 (
// Equation(s):
// \cpu|Mux18~8_combout  = (\cpu|Mux21~6_combout  & ((\cpu|Mux18~7_combout  & (\cpu|registers_data[15][3]~q )) # (!\cpu|Mux18~7_combout  & ((\cpu|registers_data[7][3]~q ))))) # (!\cpu|Mux21~6_combout  & (\cpu|Mux18~7_combout ))

	.dataa(\cpu|Mux21~6_combout ),
	.datab(\cpu|Mux18~7_combout ),
	.datac(\cpu|registers_data[15][3]~q ),
	.datad(\cpu|registers_data[7][3]~q ),
	.cin(gnd),
	.combout(\cpu|Mux18~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux18~8 .lut_mask = 16'hE6C4;
defparam \cpu|Mux18~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N8
cycloneive_lcell_comb \cpu|Mux18~9 (
// Equation(s):
// \cpu|Mux18~9_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4] & ((\cpu|Mux18~8_combout ))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4] & (\cpu|Mux18~6_combout ))

	.dataa(\cpu|Mux18~6_combout ),
	.datab(gnd),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.datad(\cpu|Mux18~8_combout ),
	.cin(gnd),
	.combout(\cpu|Mux18~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux18~9 .lut_mask = 16'hFA0A;
defparam \cpu|Mux18~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N14
cycloneive_lcell_comb \cpu|registers_data~126 (
// Equation(s):
// \cpu|registers_data~126_combout  = (\cpu|always0~0_combout  & ((\cpu|chip8_dtimer [3]) # ((\cpu|registers_data~111_combout  & \cpu|Mux4~9_combout )))) # (!\cpu|always0~0_combout  & (((\cpu|registers_data~111_combout  & \cpu|Mux4~9_combout ))))

	.dataa(\cpu|always0~0_combout ),
	.datab(\cpu|chip8_dtimer [3]),
	.datac(\cpu|registers_data~111_combout ),
	.datad(\cpu|Mux4~9_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~126_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~126 .lut_mask = 16'hF888;
defparam \cpu|registers_data~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N24
cycloneive_lcell_comb \cpu|registers_data~127 (
// Equation(s):
// \cpu|registers_data~127_combout  = (\cpu|registers_data~126_combout ) # ((\cpu|Mux11~10_combout  & (\cpu|Mux18~9_combout  & \cpu|registers_data~105_combout )))

	.dataa(\cpu|Mux11~10_combout ),
	.datab(\cpu|Mux18~9_combout ),
	.datac(\cpu|registers_data~126_combout ),
	.datad(\cpu|registers_data~105_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~127_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~127 .lut_mask = 16'hF8F0;
defparam \cpu|registers_data~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N10
cycloneive_lcell_comb \cpu|registers_data~125 (
// Equation(s):
// \cpu|registers_data~125_combout  = (\cpu|registers_data~100_combout  & ((\cpu|Mux11~10_combout ) # ((\cpu|Mux18~9_combout )))) # (!\cpu|registers_data~100_combout  & (\cpu|registers_data~101_combout  & (\cpu|Mux11~10_combout  $ (\cpu|Mux18~9_combout ))))

	.dataa(\cpu|Mux11~10_combout ),
	.datab(\cpu|registers_data~101_combout ),
	.datac(\cpu|Mux18~9_combout ),
	.datad(\cpu|registers_data~100_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~125_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~125 .lut_mask = 16'hFA48;
defparam \cpu|registers_data~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N14
cycloneive_lcell_comb \cpu|Add4~6 (
// Equation(s):
// \cpu|Add4~6_combout  = (\cpu|Mux18~9_combout  & ((\cpu|Mux11~10_combout  & (!\cpu|Add4~5 )) # (!\cpu|Mux11~10_combout  & ((\cpu|Add4~5 ) # (GND))))) # (!\cpu|Mux18~9_combout  & ((\cpu|Mux11~10_combout  & (\cpu|Add4~5  & VCC)) # (!\cpu|Mux11~10_combout  & 
// (!\cpu|Add4~5 ))))
// \cpu|Add4~7  = CARRY((\cpu|Mux18~9_combout  & ((!\cpu|Add4~5 ) # (!\cpu|Mux11~10_combout ))) # (!\cpu|Mux18~9_combout  & (!\cpu|Mux11~10_combout  & !\cpu|Add4~5 )))

	.dataa(\cpu|Mux18~9_combout ),
	.datab(\cpu|Mux11~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add4~5 ),
	.combout(\cpu|Add4~6_combout ),
	.cout(\cpu|Add4~7 ));
// synopsys translate_off
defparam \cpu|Add4~6 .lut_mask = 16'h692B;
defparam \cpu|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N12
cycloneive_lcell_comb \cpu|Add3~6 (
// Equation(s):
// \cpu|Add3~6_combout  = (\cpu|Mux18~9_combout  & ((\cpu|Mux11~10_combout  & (\cpu|Add3~5  & VCC)) # (!\cpu|Mux11~10_combout  & (!\cpu|Add3~5 )))) # (!\cpu|Mux18~9_combout  & ((\cpu|Mux11~10_combout  & (!\cpu|Add3~5 )) # (!\cpu|Mux11~10_combout  & 
// ((\cpu|Add3~5 ) # (GND)))))
// \cpu|Add3~7  = CARRY((\cpu|Mux18~9_combout  & (!\cpu|Mux11~10_combout  & !\cpu|Add3~5 )) # (!\cpu|Mux18~9_combout  & ((!\cpu|Add3~5 ) # (!\cpu|Mux11~10_combout ))))

	.dataa(\cpu|Mux18~9_combout ),
	.datab(\cpu|Mux11~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add3~5 ),
	.combout(\cpu|Add3~6_combout ),
	.cout(\cpu|Add3~7 ));
// synopsys translate_off
defparam \cpu|Add3~6 .lut_mask = 16'h9617;
defparam \cpu|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N12
cycloneive_lcell_comb \cpu|registers_data~128 (
// Equation(s):
// \cpu|registers_data~128_combout  = (\cpu|Add4~6_combout  & ((\cpu|registers_data~109_combout ) # ((\cpu|Add3~6_combout  & \cpu|registers_data~108_combout )))) # (!\cpu|Add4~6_combout  & (((\cpu|Add3~6_combout  & \cpu|registers_data~108_combout ))))

	.dataa(\cpu|Add4~6_combout ),
	.datab(\cpu|registers_data~109_combout ),
	.datac(\cpu|Add3~6_combout ),
	.datad(\cpu|registers_data~108_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~128_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~128 .lut_mask = 16'hF888;
defparam \cpu|registers_data~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N30
cycloneive_lcell_comb \cpu|registers_data~129 (
// Equation(s):
// \cpu|registers_data~129_combout  = (\cpu|Mux27~1_combout  & ((\cpu|registers_data~113_combout ) # ((\cpu|registers_data~103_combout  & \cpu|Mux29~1_combout )))) # (!\cpu|Mux27~1_combout  & (((\cpu|registers_data~103_combout  & \cpu|Mux29~1_combout ))))

	.dataa(\cpu|Mux27~1_combout ),
	.datab(\cpu|registers_data~113_combout ),
	.datac(\cpu|registers_data~103_combout ),
	.datad(\cpu|Mux29~1_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~129_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~129 .lut_mask = 16'hF888;
defparam \cpu|registers_data~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N30
cycloneive_lcell_comb \cpu|registers_data~130 (
// Equation(s):
// \cpu|registers_data~130_combout  = (\cpu|registers_data~128_combout ) # ((\cpu|registers_data~129_combout ) # ((\cpu|Equal15~0_combout  & \cpu|Add2~6_combout )))

	.dataa(\cpu|registers_data~128_combout ),
	.datab(\cpu|Equal15~0_combout ),
	.datac(\cpu|Add2~6_combout ),
	.datad(\cpu|registers_data~129_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~130_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~130 .lut_mask = 16'hFFEA;
defparam \cpu|registers_data~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N2
cycloneive_lcell_comb \cpu|registers_data~131 (
// Equation(s):
// \cpu|registers_data~131_combout  = (\cpu|registers_data~127_combout ) # ((\cpu|registers_data~125_combout ) # (\cpu|registers_data~130_combout ))

	.dataa(gnd),
	.datab(\cpu|registers_data~127_combout ),
	.datac(\cpu|registers_data~125_combout ),
	.datad(\cpu|registers_data~130_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~131_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~131 .lut_mask = 16'hFFFC;
defparam \cpu|registers_data~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N24
cycloneive_lcell_comb \cpu|registers_data[9][3]~feeder (
// Equation(s):
// \cpu|registers_data[9][3]~feeder_combout  = \cpu|registers_data~131_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|registers_data~131_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[9][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[9][3]~feeder .lut_mask = 16'hFF00;
defparam \cpu|registers_data[9][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N25
dffeas \cpu|registers_data[9][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[9][3]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[9][6]~235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[9][3] .is_wysiwyg = "true";
defparam \cpu|registers_data[9][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N16
cycloneive_lcell_comb \cpu|Mux11~1 (
// Equation(s):
// \cpu|Mux11~1_combout  = (\cpu|instruction [9] & (\cpu|instruction [11])) # (!\cpu|instruction [9] & ((\cpu|instruction [11] & (\cpu|registers_data[9][3]~q )) # (!\cpu|instruction [11] & ((\cpu|registers_data[1][3]~q )))))

	.dataa(\cpu|instruction [9]),
	.datab(\cpu|instruction [11]),
	.datac(\cpu|registers_data[9][3]~q ),
	.datad(\cpu|registers_data[1][3]~q ),
	.cin(gnd),
	.combout(\cpu|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux11~1 .lut_mask = 16'hD9C8;
defparam \cpu|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N16
cycloneive_lcell_comb \cpu|Mux11~2 (
// Equation(s):
// \cpu|Mux11~2_combout  = (\cpu|instruction [9] & ((\cpu|Mux11~1_combout  & (\cpu|registers_data[11][3]~q )) # (!\cpu|Mux11~1_combout  & ((\cpu|registers_data[3][3]~q ))))) # (!\cpu|instruction [9] & (\cpu|Mux11~1_combout ))

	.dataa(\cpu|instruction [9]),
	.datab(\cpu|Mux11~1_combout ),
	.datac(\cpu|registers_data[11][3]~q ),
	.datad(\cpu|registers_data[3][3]~q ),
	.cin(gnd),
	.combout(\cpu|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux11~2 .lut_mask = 16'hE6C4;
defparam \cpu|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N2
cycloneive_lcell_comb \cpu|Mux11~8 (
// Equation(s):
// \cpu|Mux11~8_combout  = (\cpu|instruction [9] & (\cpu|instruction [11])) # (!\cpu|instruction [9] & ((\cpu|instruction [11] & (\cpu|registers_data[13][3]~q )) # (!\cpu|instruction [11] & ((\cpu|registers_data[5][3]~q )))))

	.dataa(\cpu|instruction [9]),
	.datab(\cpu|instruction [11]),
	.datac(\cpu|registers_data[13][3]~q ),
	.datad(\cpu|registers_data[5][3]~q ),
	.cin(gnd),
	.combout(\cpu|Mux11~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux11~8 .lut_mask = 16'hD9C8;
defparam \cpu|Mux11~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N26
cycloneive_lcell_comb \cpu|Mux11~9 (
// Equation(s):
// \cpu|Mux11~9_combout  = (\cpu|instruction [9] & ((\cpu|Mux11~8_combout  & (\cpu|registers_data[15][3]~q )) # (!\cpu|Mux11~8_combout  & ((\cpu|registers_data[7][3]~q ))))) # (!\cpu|instruction [9] & (\cpu|Mux11~8_combout ))

	.dataa(\cpu|instruction [9]),
	.datab(\cpu|Mux11~8_combout ),
	.datac(\cpu|registers_data[15][3]~q ),
	.datad(\cpu|registers_data[7][3]~q ),
	.cin(gnd),
	.combout(\cpu|Mux11~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux11~9 .lut_mask = 16'hE6C4;
defparam \cpu|Mux11~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N22
cycloneive_lcell_comb \cpu|Mux11~3 (
// Equation(s):
// \cpu|Mux11~3_combout  = (\cpu|instruction [11] & (((\cpu|instruction [9]) # (\cpu|registers_data[12][3]~q )))) # (!\cpu|instruction [11] & (\cpu|registers_data[4][3]~q  & (!\cpu|instruction [9])))

	.dataa(\cpu|instruction [11]),
	.datab(\cpu|registers_data[4][3]~q ),
	.datac(\cpu|instruction [9]),
	.datad(\cpu|registers_data[12][3]~q ),
	.cin(gnd),
	.combout(\cpu|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux11~3 .lut_mask = 16'hAEA4;
defparam \cpu|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N30
cycloneive_lcell_comb \cpu|Mux11~4 (
// Equation(s):
// \cpu|Mux11~4_combout  = (\cpu|Mux11~3_combout  & ((\cpu|registers_data[14][3]~q ) # ((!\cpu|instruction [9])))) # (!\cpu|Mux11~3_combout  & (((\cpu|registers_data[6][3]~q  & \cpu|instruction [9]))))

	.dataa(\cpu|registers_data[14][3]~q ),
	.datab(\cpu|Mux11~3_combout ),
	.datac(\cpu|registers_data[6][3]~q ),
	.datad(\cpu|instruction [9]),
	.cin(gnd),
	.combout(\cpu|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux11~4 .lut_mask = 16'hB8CC;
defparam \cpu|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N4
cycloneive_lcell_comb \cpu|Mux11~5 (
// Equation(s):
// \cpu|Mux11~5_combout  = (\cpu|instruction [9] & (((\cpu|instruction [11])))) # (!\cpu|instruction [9] & ((\cpu|instruction [11] & (\cpu|registers_data[8][3]~q )) # (!\cpu|instruction [11] & ((\cpu|registers_data[0][3]~q )))))

	.dataa(\cpu|registers_data[8][3]~q ),
	.datab(\cpu|registers_data[0][3]~q ),
	.datac(\cpu|instruction [9]),
	.datad(\cpu|instruction [11]),
	.cin(gnd),
	.combout(\cpu|Mux11~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux11~5 .lut_mask = 16'hFA0C;
defparam \cpu|Mux11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N30
cycloneive_lcell_comb \cpu|Mux11~6 (
// Equation(s):
// \cpu|Mux11~6_combout  = (\cpu|Mux11~5_combout  & (((\cpu|registers_data[10][3]~q ) # (!\cpu|instruction [9])))) # (!\cpu|Mux11~5_combout  & (\cpu|registers_data[2][3]~q  & (\cpu|instruction [9])))

	.dataa(\cpu|registers_data[2][3]~q ),
	.datab(\cpu|Mux11~5_combout ),
	.datac(\cpu|instruction [9]),
	.datad(\cpu|registers_data[10][3]~q ),
	.cin(gnd),
	.combout(\cpu|Mux11~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux11~6 .lut_mask = 16'hEC2C;
defparam \cpu|Mux11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N16
cycloneive_lcell_comb \cpu|Mux11~7 (
// Equation(s):
// \cpu|Mux11~7_combout  = (\cpu|instruction [8] & (\cpu|instruction [10])) # (!\cpu|instruction [8] & ((\cpu|instruction [10] & (\cpu|Mux11~4_combout )) # (!\cpu|instruction [10] & ((\cpu|Mux11~6_combout )))))

	.dataa(\cpu|instruction [8]),
	.datab(\cpu|instruction [10]),
	.datac(\cpu|Mux11~4_combout ),
	.datad(\cpu|Mux11~6_combout ),
	.cin(gnd),
	.combout(\cpu|Mux11~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux11~7 .lut_mask = 16'hD9C8;
defparam \cpu|Mux11~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N4
cycloneive_lcell_comb \cpu|Mux11~10 (
// Equation(s):
// \cpu|Mux11~10_combout  = (\cpu|instruction [8] & ((\cpu|Mux11~7_combout  & ((\cpu|Mux11~9_combout ))) # (!\cpu|Mux11~7_combout  & (\cpu|Mux11~2_combout )))) # (!\cpu|instruction [8] & (((\cpu|Mux11~7_combout ))))

	.dataa(\cpu|instruction [8]),
	.datab(\cpu|Mux11~2_combout ),
	.datac(\cpu|Mux11~9_combout ),
	.datad(\cpu|Mux11~7_combout ),
	.cin(gnd),
	.combout(\cpu|Mux11~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux11~10 .lut_mask = 16'hF588;
defparam \cpu|Mux11~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N12
cycloneive_lcell_comb \cpu|Add2~8 (
// Equation(s):
// \cpu|Add2~8_combout  = ((\cpu|Mux10~10_combout  $ (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4] $ (!\cpu|Add2~7 )))) # (GND)
// \cpu|Add2~9  = CARRY((\cpu|Mux10~10_combout  & ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4]) # (!\cpu|Add2~7 ))) # (!\cpu|Mux10~10_combout  & (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4] & !\cpu|Add2~7 )))

	.dataa(\cpu|Mux10~10_combout ),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add2~7 ),
	.combout(\cpu|Add2~8_combout ),
	.cout(\cpu|Add2~9 ));
// synopsys translate_off
defparam \cpu|Add2~8 .lut_mask = 16'h698E;
defparam \cpu|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N14
cycloneive_lcell_comb \cpu|Add2~10 (
// Equation(s):
// \cpu|Add2~10_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [5] & ((\cpu|Mux9~10_combout  & (\cpu|Add2~9  & VCC)) # (!\cpu|Mux9~10_combout  & (!\cpu|Add2~9 )))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [5] & 
// ((\cpu|Mux9~10_combout  & (!\cpu|Add2~9 )) # (!\cpu|Mux9~10_combout  & ((\cpu|Add2~9 ) # (GND)))))
// \cpu|Add2~11  = CARRY((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [5] & (!\cpu|Mux9~10_combout  & !\cpu|Add2~9 )) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [5] & ((!\cpu|Add2~9 ) # (!\cpu|Mux9~10_combout ))))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.datab(\cpu|Mux9~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add2~9 ),
	.combout(\cpu|Add2~10_combout ),
	.cout(\cpu|Add2~11 ));
// synopsys translate_off
defparam \cpu|Add2~10 .lut_mask = 16'h9617;
defparam \cpu|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N24
cycloneive_lcell_comb \cpu|registers_data[15][5]~4 (
// Equation(s):
// \cpu|registers_data[15][5]~4_combout  = (\cpu|registers_data[15][3]~255_combout  & ((\cpu|Add2~10_combout ))) # (!\cpu|registers_data[15][3]~255_combout  & (\cpu|registers_data~329_combout ))

	.dataa(\cpu|registers_data~329_combout ),
	.datab(\cpu|registers_data[15][3]~255_combout ),
	.datac(gnd),
	.datad(\cpu|Add2~10_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[15][5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[15][5]~4 .lut_mask = 16'hEE22;
defparam \cpu|registers_data[15][5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N26
cycloneive_lcell_comb \cpu|Mux34~1 (
// Equation(s):
// \cpu|Mux34~1_combout  = (\cpu|instruction [8] & ((\cpu|registers_data[6][5]~q ))) # (!\cpu|instruction [8] & (\cpu|registers_data[4][5]~q ))

	.dataa(\cpu|registers_data[4][5]~q ),
	.datab(gnd),
	.datac(\cpu|registers_data[6][5]~q ),
	.datad(\cpu|instruction [8]),
	.cin(gnd),
	.combout(\cpu|Mux34~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux34~1 .lut_mask = 16'hF0AA;
defparam \cpu|Mux34~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N20
cycloneive_lcell_comb \cpu|Mux34~2 (
// Equation(s):
// \cpu|Mux34~2_combout  = (\cpu|instruction [8] & ((\cpu|registers_data[2][5]~q ))) # (!\cpu|instruction [8] & (\cpu|registers_data[0][5]~q ))

	.dataa(\cpu|registers_data[0][5]~q ),
	.datab(\cpu|registers_data[2][5]~q ),
	.datac(gnd),
	.datad(\cpu|instruction [8]),
	.cin(gnd),
	.combout(\cpu|Mux34~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux34~2 .lut_mask = 16'hCCAA;
defparam \cpu|Mux34~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N14
cycloneive_lcell_comb \cpu|Mux34~3 (
// Equation(s):
// \cpu|Mux34~3_combout  = (\cpu|instruction [9] & ((\cpu|Mux34~1_combout ) # ((\cpu|instruction [10])))) # (!\cpu|instruction [9] & (((!\cpu|instruction [10] & \cpu|Mux34~2_combout ))))

	.dataa(\cpu|Mux34~1_combout ),
	.datab(\cpu|instruction [9]),
	.datac(\cpu|instruction [10]),
	.datad(\cpu|Mux34~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux34~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux34~3 .lut_mask = 16'hCBC8;
defparam \cpu|Mux34~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N30
cycloneive_lcell_comb \cpu|Mux34~4 (
// Equation(s):
// \cpu|Mux34~4_combout  = (\cpu|instruction [8] & (\cpu|registers_data[14][5]~q )) # (!\cpu|instruction [8] & ((\cpu|registers_data[12][5]~q )))

	.dataa(gnd),
	.datab(\cpu|registers_data[14][5]~q ),
	.datac(\cpu|registers_data[12][5]~q ),
	.datad(\cpu|instruction [8]),
	.cin(gnd),
	.combout(\cpu|Mux34~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux34~4 .lut_mask = 16'hCCF0;
defparam \cpu|Mux34~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N0
cycloneive_lcell_comb \cpu|Mux34~0 (
// Equation(s):
// \cpu|Mux34~0_combout  = (\cpu|instruction [8] & (\cpu|registers_data[10][5]~q )) # (!\cpu|instruction [8] & ((\cpu|registers_data[8][5]~q )))

	.dataa(\cpu|registers_data[10][5]~q ),
	.datab(\cpu|registers_data[8][5]~q ),
	.datac(gnd),
	.datad(\cpu|instruction [8]),
	.cin(gnd),
	.combout(\cpu|Mux34~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux34~0 .lut_mask = 16'hAACC;
defparam \cpu|Mux34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N24
cycloneive_lcell_comb \cpu|Mux34~5 (
// Equation(s):
// \cpu|Mux34~5_combout  = (\cpu|Mux34~3_combout  & ((\cpu|Mux34~4_combout ) # ((!\cpu|instruction [10])))) # (!\cpu|Mux34~3_combout  & (((\cpu|instruction [10] & \cpu|Mux34~0_combout ))))

	.dataa(\cpu|Mux34~3_combout ),
	.datab(\cpu|Mux34~4_combout ),
	.datac(\cpu|instruction [10]),
	.datad(\cpu|Mux34~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux34~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux34~5 .lut_mask = 16'hDA8A;
defparam \cpu|Mux34~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N25
dffeas \cpu|chip8_dtimer[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|Mux34~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|chip8_dtimer[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|chip8_dtimer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|chip8_dtimer[5] .is_wysiwyg = "true";
defparam \cpu|chip8_dtimer[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N30
cycloneive_lcell_comb \cpu|registers_data~330 (
// Equation(s):
// \cpu|registers_data~330_combout  = (\cpu|Equal27~1_combout  & (\cpu|Equal27~0_combout  & (\cpu|chip8_dtimer [5] & \cpu|Equal15~2_combout )))

	.dataa(\cpu|Equal27~1_combout ),
	.datab(\cpu|Equal27~0_combout ),
	.datac(\cpu|chip8_dtimer [5]),
	.datad(\cpu|Equal15~2_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~330_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~330 .lut_mask = 16'h8000;
defparam \cpu|registers_data~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N25
dffeas \cpu|registers_data[15][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[15][5]~4_combout ),
	.asdata(\cpu|registers_data~330_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|registers_data[15][3]~260_combout ),
	.ena(\cpu|registers_data[15][5]~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[15][5] .is_wysiwyg = "true";
defparam \cpu|registers_data[15][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N24
cycloneive_lcell_comb \cpu|Mux9~9 (
// Equation(s):
// \cpu|Mux9~9_combout  = (\cpu|Mux9~8_combout  & (((\cpu|registers_data[15][5]~q )) # (!\cpu|instruction [11]))) # (!\cpu|Mux9~8_combout  & (\cpu|instruction [11] & (\cpu|registers_data[13][5]~q )))

	.dataa(\cpu|Mux9~8_combout ),
	.datab(\cpu|instruction [11]),
	.datac(\cpu|registers_data[13][5]~q ),
	.datad(\cpu|registers_data[15][5]~q ),
	.cin(gnd),
	.combout(\cpu|Mux9~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux9~9 .lut_mask = 16'hEA62;
defparam \cpu|Mux9~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N18
cycloneive_lcell_comb \cpu|Mux9~10 (
// Equation(s):
// \cpu|Mux9~10_combout  = (\cpu|instruction [8] & ((\cpu|Mux9~7_combout  & ((\cpu|Mux9~9_combout ))) # (!\cpu|Mux9~7_combout  & (\cpu|Mux9~2_combout )))) # (!\cpu|instruction [8] & (\cpu|Mux9~7_combout ))

	.dataa(\cpu|instruction [8]),
	.datab(\cpu|Mux9~7_combout ),
	.datac(\cpu|Mux9~2_combout ),
	.datad(\cpu|Mux9~9_combout ),
	.cin(gnd),
	.combout(\cpu|Mux9~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux9~10 .lut_mask = 16'hEC64;
defparam \cpu|Mux9~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N16
cycloneive_lcell_comb \cpu|Add2~12 (
// Equation(s):
// \cpu|Add2~12_combout  = ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6] $ (\cpu|Mux8~10_combout  $ (!\cpu|Add2~11 )))) # (GND)
// \cpu|Add2~13  = CARRY((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6] & ((\cpu|Mux8~10_combout ) # (!\cpu|Add2~11 ))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6] & (\cpu|Mux8~10_combout  & !\cpu|Add2~11 )))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datab(\cpu|Mux8~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add2~11 ),
	.combout(\cpu|Add2~12_combout ),
	.cout(\cpu|Add2~13 ));
// synopsys translate_off
defparam \cpu|Add2~12 .lut_mask = 16'h698E;
defparam \cpu|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N24
cycloneive_lcell_comb \cpu|registers_data[15][7]~281 (
// Equation(s):
// \cpu|registers_data[15][7]~281_combout  = (\cpu|Decoder1~15_combout  & (!\cpu|instruction [15] & \cpu|instruction [13]))

	.dataa(\cpu|Decoder1~15_combout ),
	.datab(\cpu|instruction [15]),
	.datac(gnd),
	.datad(\cpu|instruction [13]),
	.cin(gnd),
	.combout(\cpu|registers_data[15][7]~281_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[15][7]~281 .lut_mask = 16'h2200;
defparam \cpu|registers_data[15][7]~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N0
cycloneive_lcell_comb \cpu|registers_data[15][6]~331 (
// Equation(s):
// \cpu|registers_data[15][6]~331_combout  = (\cpu|registers_data[15][7]~281_combout  & ((\cpu|instruction [12] & (\cpu|Add2~12_combout )) # (!\cpu|instruction [12] & ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6])))))

	.dataa(\cpu|Add2~12_combout ),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datac(\cpu|instruction [12]),
	.datad(\cpu|registers_data[15][7]~281_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[15][6]~331_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[15][6]~331 .lut_mask = 16'hAC00;
defparam \cpu|registers_data[15][6]~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N10
cycloneive_lcell_comb \cpu|Mux15~7 (
// Equation(s):
// \cpu|Mux15~7_combout  = (\cpu|Mux21~6_combout  & ((\cpu|registers_data[7][6]~q ) # ((\cpu|Mux21~5_combout )))) # (!\cpu|Mux21~6_combout  & (((!\cpu|Mux21~5_combout  & \cpu|Mux15~1_combout ))))

	.dataa(\cpu|Mux21~6_combout ),
	.datab(\cpu|registers_data[7][6]~q ),
	.datac(\cpu|Mux21~5_combout ),
	.datad(\cpu|Mux15~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux15~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux15~7 .lut_mask = 16'hADA8;
defparam \cpu|Mux15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N12
cycloneive_lcell_comb \cpu|Mux15~8 (
// Equation(s):
// \cpu|Mux15~8_combout  = (\cpu|Mux21~5_combout  & ((\cpu|Mux15~7_combout  & ((\cpu|registers_data[15][6]~q ))) # (!\cpu|Mux15~7_combout  & (\cpu|Mux8~0_combout )))) # (!\cpu|Mux21~5_combout  & (((\cpu|Mux15~7_combout ))))

	.dataa(\cpu|Mux8~0_combout ),
	.datab(\cpu|registers_data[15][6]~q ),
	.datac(\cpu|Mux21~5_combout ),
	.datad(\cpu|Mux15~7_combout ),
	.cin(gnd),
	.combout(\cpu|Mux15~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux15~8 .lut_mask = 16'hCFA0;
defparam \cpu|Mux15~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N14
cycloneive_lcell_comb \cpu|Mux15~9 (
// Equation(s):
// \cpu|Mux15~9_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4] & ((\cpu|Mux15~8_combout ))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4] & (\cpu|Mux15~6_combout ))

	.dataa(gnd),
	.datab(\cpu|Mux15~6_combout ),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.datad(\cpu|Mux15~8_combout ),
	.cin(gnd),
	.combout(\cpu|Mux15~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux15~9 .lut_mask = 16'hFC0C;
defparam \cpu|Mux15~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N10
cycloneive_lcell_comb \cpu|registers_data[15][6]~333 (
// Equation(s):
// \cpu|registers_data[15][6]~333_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & (\cpu|Mux15~9_combout  $ (\cpu|Mux8~10_combout ))) # 
// (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & (\cpu|Mux15~9_combout  & \cpu|Mux8~10_combout ))))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datac(\cpu|Mux15~9_combout ),
	.datad(\cpu|Mux8~10_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[15][6]~333_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[15][6]~333 .lut_mask = 16'h4880;
defparam \cpu|registers_data[15][6]~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N8
cycloneive_lcell_comb \cpu|Mux1~0 (
// Equation(s):
// \cpu|Mux1~0_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & ((\cpu|registers_data[5][6]~q ) # ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1])))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] 
// & (((\cpu|registers_data[4][6]~q  & !\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]))))

	.dataa(\cpu|registers_data[5][6]~q ),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datac(\cpu|registers_data[4][6]~q ),
	.datad(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.cin(gnd),
	.combout(\cpu|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux1~0 .lut_mask = 16'hCCB8;
defparam \cpu|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N10
cycloneive_lcell_comb \cpu|Mux1~1 (
// Equation(s):
// \cpu|Mux1~1_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & ((\cpu|Mux1~0_combout  & ((\cpu|registers_data[7][6]~q ))) # (!\cpu|Mux1~0_combout  & (\cpu|registers_data[6][6]~q )))) # 
// (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & (((\cpu|Mux1~0_combout ))))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datab(\cpu|registers_data[6][6]~q ),
	.datac(\cpu|Mux1~0_combout ),
	.datad(\cpu|registers_data[7][6]~q ),
	.cin(gnd),
	.combout(\cpu|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux1~1 .lut_mask = 16'hF858;
defparam \cpu|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N12
cycloneive_lcell_comb \cpu|Mux1~2 (
// Equation(s):
// \cpu|Mux1~2_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & (((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1])))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & 
// ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & ((\cpu|registers_data[10][6]~q ))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & (\cpu|registers_data[8][6]~q ))))

	.dataa(\cpu|registers_data[8][6]~q ),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datad(\cpu|registers_data[10][6]~q ),
	.cin(gnd),
	.combout(\cpu|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux1~2 .lut_mask = 16'hF2C2;
defparam \cpu|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N6
cycloneive_lcell_comb \cpu|Mux1~3 (
// Equation(s):
// \cpu|Mux1~3_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & ((\cpu|Mux1~2_combout  & ((\cpu|registers_data[11][6]~q ))) # (!\cpu|Mux1~2_combout  & (\cpu|registers_data[9][6]~q )))) # 
// (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & (((\cpu|Mux1~2_combout ))))

	.dataa(\cpu|registers_data[9][6]~q ),
	.datab(\cpu|registers_data[11][6]~q ),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datad(\cpu|Mux1~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux1~3 .lut_mask = 16'hCFA0;
defparam \cpu|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N26
cycloneive_lcell_comb \cpu|Mux1~4 (
// Equation(s):
// \cpu|Mux1~4_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & (((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1])))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & 
// ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & (\cpu|registers_data[2][6]~q )) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & ((\cpu|registers_data[0][6]~q )))))

	.dataa(\cpu|registers_data[2][6]~q ),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datad(\cpu|registers_data[0][6]~q ),
	.cin(gnd),
	.combout(\cpu|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux1~4 .lut_mask = 16'hE3E0;
defparam \cpu|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N4
cycloneive_lcell_comb \cpu|Mux1~5 (
// Equation(s):
// \cpu|Mux1~5_combout  = (\cpu|Mux1~4_combout  & (((\cpu|registers_data[3][6]~q )) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]))) # (!\cpu|Mux1~4_combout  & (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & 
// ((\cpu|registers_data[1][6]~q ))))

	.dataa(\cpu|Mux1~4_combout ),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datac(\cpu|registers_data[3][6]~q ),
	.datad(\cpu|registers_data[1][6]~q ),
	.cin(gnd),
	.combout(\cpu|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux1~5 .lut_mask = 16'hE6A2;
defparam \cpu|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N16
cycloneive_lcell_comb \cpu|Mux1~6 (
// Equation(s):
// \cpu|Mux1~6_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & ((\cpu|Mux1~3_combout ) # ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2])))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & 
// (((\cpu|Mux1~5_combout  & !\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]))))

	.dataa(\cpu|Mux1~3_combout ),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datac(\cpu|Mux1~5_combout ),
	.datad(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.cin(gnd),
	.combout(\cpu|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux1~6 .lut_mask = 16'hCCB8;
defparam \cpu|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N18
cycloneive_lcell_comb \cpu|Mux1~7 (
// Equation(s):
// \cpu|Mux1~7_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & (((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0])))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & 
// ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & ((\cpu|registers_data[13][6]~q ))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & (\cpu|registers_data[12][6]~q ))))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datab(\cpu|registers_data[12][6]~q ),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datad(\cpu|registers_data[13][6]~q ),
	.cin(gnd),
	.combout(\cpu|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux1~7 .lut_mask = 16'hF4A4;
defparam \cpu|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N2
cycloneive_lcell_comb \cpu|Mux1~8 (
// Equation(s):
// \cpu|Mux1~8_combout  = (\cpu|Mux1~7_combout  & (((\cpu|registers_data[15][6]~q ) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1])))) # (!\cpu|Mux1~7_combout  & (\cpu|registers_data[14][6]~q  & 
// ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]))))

	.dataa(\cpu|registers_data[14][6]~q ),
	.datab(\cpu|Mux1~7_combout ),
	.datac(\cpu|registers_data[15][6]~q ),
	.datad(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.cin(gnd),
	.combout(\cpu|Mux1~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux1~8 .lut_mask = 16'hE2CC;
defparam \cpu|Mux1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N20
cycloneive_lcell_comb \cpu|Mux1~9 (
// Equation(s):
// \cpu|Mux1~9_combout  = (\cpu|Mux1~6_combout  & (((\cpu|Mux1~8_combout ) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2])))) # (!\cpu|Mux1~6_combout  & (\cpu|Mux1~1_combout  & (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a 
// [2])))

	.dataa(\cpu|Mux1~1_combout ),
	.datab(\cpu|Mux1~6_combout ),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datad(\cpu|Mux1~8_combout ),
	.cin(gnd),
	.combout(\cpu|Mux1~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux1~9 .lut_mask = 16'hEC2C;
defparam \cpu|Mux1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N28
cycloneive_lcell_comb \cpu|registers_data[15][6]~334 (
// Equation(s):
// \cpu|registers_data[15][6]~334_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & ((\cpu|Mux8~10_combout ) # ((\cpu|Mux15~9_combout )))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & (((\cpu|Mux1~9_combout 
// ))))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datab(\cpu|Mux8~10_combout ),
	.datac(\cpu|Mux15~9_combout ),
	.datad(\cpu|Mux1~9_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[15][6]~334_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[15][6]~334 .lut_mask = 16'hFDA8;
defparam \cpu|registers_data[15][6]~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N14
cycloneive_lcell_comb \cpu|registers_data[15][6]~335 (
// Equation(s):
// \cpu|registers_data[15][6]~335_combout  = (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & ((\cpu|registers_data[15][6]~333_combout ) # ((!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & 
// \cpu|registers_data[15][6]~334_combout ))))

	.dataa(\cpu|registers_data[15][6]~333_combout ),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datad(\cpu|registers_data[15][6]~334_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[15][6]~335_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[15][6]~335 .lut_mask = 16'h0B0A;
defparam \cpu|registers_data[15][6]~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N28
cycloneive_lcell_comb \cpu|Equal24~1 (
// Equation(s):
// \cpu|Equal24~1_combout  = (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & !\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]))

	.dataa(gnd),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datad(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.cin(gnd),
	.combout(\cpu|Equal24~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal24~1 .lut_mask = 16'h0003;
defparam \cpu|Equal24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N22
cycloneive_lcell_comb \cpu|registers_data~274 (
// Equation(s):
// \cpu|registers_data~274_combout  = ((\cpu|registers_data[3][7]~q  & \cpu|registers_data~349_combout )) # (!\cpu|registers_data~172_combout )

	.dataa(gnd),
	.datab(\cpu|registers_data~172_combout ),
	.datac(\cpu|registers_data[3][7]~q ),
	.datad(\cpu|registers_data~349_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~274_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~274 .lut_mask = 16'hF333;
defparam \cpu|registers_data~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N23
dffeas \cpu|registers_data[3][7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data~274_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[3][6]~178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[3][7] .is_wysiwyg = "true";
defparam \cpu|registers_data[3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N6
cycloneive_lcell_comb \cpu|registers_data~362 (
// Equation(s):
// \cpu|registers_data~362_combout  = (((\cpu|Equal15~0_combout ) # (!\cpu|Equal15~1_combout )) # (!\cpu|Mux25~1_combout )) # (!\cpu|Equal18~0_combout )

	.dataa(\cpu|Equal18~0_combout ),
	.datab(\cpu|Mux25~1_combout ),
	.datac(\cpu|Equal15~1_combout ),
	.datad(\cpu|Equal15~0_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~362_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~362 .lut_mask = 16'hFF7F;
defparam \cpu|registers_data~362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N18
cycloneive_lcell_comb \cpu|Add2~14 (
// Equation(s):
// \cpu|Add2~14_combout  = \cpu|Mux22~10_combout  $ (\cpu|Add2~13  $ (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7]))

	.dataa(gnd),
	.datab(\cpu|Mux22~10_combout ),
	.datac(gnd),
	.datad(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.cin(\cpu|Add2~13 ),
	.combout(\cpu|Add2~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add2~14 .lut_mask = 16'hC33C;
defparam \cpu|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N18
cycloneive_lcell_comb \cpu|registers_data~164 (
// Equation(s):
// \cpu|registers_data~164_combout  = (\cpu|Equal15~0_combout  & (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & (!\cpu|Equal15~1_combout  & \cpu|Add2~14_combout )))

	.dataa(\cpu|Equal15~0_combout ),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datac(\cpu|Equal15~1_combout ),
	.datad(\cpu|Add2~14_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~164_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~164 .lut_mask = 16'h0200;
defparam \cpu|registers_data~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N26
cycloneive_lcell_comb \cpu|registers_data~267 (
// Equation(s):
// \cpu|registers_data~267_combout  = ((!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & \RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2])) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3])

	.dataa(gnd),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datad(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.cin(gnd),
	.combout(\cpu|registers_data~267_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~267 .lut_mask = 16'h3F0F;
defparam \cpu|registers_data~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N4
cycloneive_lcell_comb \cpu|registers_data~159 (
// Equation(s):
// \cpu|registers_data~159_combout  = (!\cpu|Equal15~1_combout  & (\cpu|Equal15~0_combout  & \cpu|Add2~14_combout ))

	.dataa(\cpu|Equal15~1_combout ),
	.datab(\cpu|Equal15~0_combout ),
	.datac(gnd),
	.datad(\cpu|Add2~14_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~159_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~159 .lut_mask = 16'h4400;
defparam \cpu|registers_data~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N28
cycloneive_lcell_comb \cpu|registers_data~364 (
// Equation(s):
// \cpu|registers_data~364_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & (((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & !\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3])) # 
// (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datad(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.cin(gnd),
	.combout(\cpu|registers_data~364_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~364 .lut_mask = 16'h1B9B;
defparam \cpu|registers_data~364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N24
cycloneive_lcell_comb \cpu|registers_data~268 (
// Equation(s):
// \cpu|registers_data~268_combout  = ((!\cpu|always0~1_combout  & \cpu|registers_data~364_combout )) # (!\cpu|registers_data~159_combout )

	.dataa(\cpu|always0~1_combout ),
	.datab(gnd),
	.datac(\cpu|registers_data~159_combout ),
	.datad(\cpu|registers_data~364_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~268_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~268 .lut_mask = 16'h5F0F;
defparam \cpu|registers_data~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N16
cycloneive_lcell_comb \cpu|registers_data~269 (
// Equation(s):
// \cpu|registers_data~269_combout  = (\cpu|registers_data~362_combout  & (\cpu|registers_data~268_combout  & ((\cpu|registers_data~267_combout ) # (!\cpu|registers_data~164_combout ))))

	.dataa(\cpu|registers_data~362_combout ),
	.datab(\cpu|registers_data~164_combout ),
	.datac(\cpu|registers_data~267_combout ),
	.datad(\cpu|registers_data~268_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~269_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~269 .lut_mask = 16'hA200;
defparam \cpu|registers_data~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N20
cycloneive_lcell_comb \cpu|registers_data~272 (
// Equation(s):
// \cpu|registers_data~272_combout  = ((\cpu|registers_data[11][7]~q  & \cpu|registers_data~359_combout )) # (!\cpu|registers_data~157_combout )

	.dataa(\cpu|registers_data[11][7]~q ),
	.datab(\cpu|registers_data~157_combout ),
	.datac(gnd),
	.datad(\cpu|registers_data~359_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~272_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~272 .lut_mask = 16'hBB33;
defparam \cpu|registers_data~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N30
cycloneive_lcell_comb \cpu|registers_data~273 (
// Equation(s):
// \cpu|registers_data~273_combout  = (((\cpu|registers_data~363_combout ) # (\cpu|registers_data~272_combout )) # (!\cpu|registers_data~269_combout )) # (!\cpu|registers_data~266_combout )

	.dataa(\cpu|registers_data~266_combout ),
	.datab(\cpu|registers_data~269_combout ),
	.datac(\cpu|registers_data~363_combout ),
	.datad(\cpu|registers_data~272_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~273_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~273 .lut_mask = 16'hFFF7;
defparam \cpu|registers_data~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N20
cycloneive_lcell_comb \cpu|registers_data[11][7]~feeder (
// Equation(s):
// \cpu|registers_data[11][7]~feeder_combout  = \cpu|registers_data~273_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|registers_data~273_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[11][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[11][7]~feeder .lut_mask = 16'hFF00;
defparam \cpu|registers_data[11][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N21
dffeas \cpu|registers_data[11][7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[11][7]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[11][6]~207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[11][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[11][7] .is_wysiwyg = "true";
defparam \cpu|registers_data[11][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N4
cycloneive_lcell_comb \cpu|Mux0~7 (
// Equation(s):
// \cpu|Mux0~7_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & (((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]) # (\cpu|registers_data[11][7]~q )))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a 
// [3] & (\cpu|registers_data[3][7]~q  & (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2])))

	.dataa(\cpu|registers_data[3][7]~q ),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datad(\cpu|registers_data[11][7]~q ),
	.cin(gnd),
	.combout(\cpu|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux0~7 .lut_mask = 16'hCEC2;
defparam \cpu|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N16
cycloneive_lcell_comb \cpu|Mux0~8 (
// Equation(s):
// \cpu|Mux0~8_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & ((\cpu|Mux0~7_combout  & (\cpu|registers_data[15][7]~q )) # (!\cpu|Mux0~7_combout  & ((\cpu|registers_data[7][7]~q ))))) # 
// (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & (\cpu|Mux0~7_combout ))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datab(\cpu|Mux0~7_combout ),
	.datac(\cpu|registers_data[15][7]~q ),
	.datad(\cpu|registers_data[7][7]~q ),
	.cin(gnd),
	.combout(\cpu|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux0~8 .lut_mask = 16'hE6C4;
defparam \cpu|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N30
cycloneive_lcell_comb \cpu|registers_data~298 (
// Equation(s):
// \cpu|registers_data~298_combout  = ((\cpu|registers_data[4][7]~q  & \cpu|registers_data~356_combout )) # (!\cpu|registers_data~157_combout )

	.dataa(gnd),
	.datab(\cpu|registers_data~157_combout ),
	.datac(\cpu|registers_data[4][7]~q ),
	.datad(\cpu|registers_data~356_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~298_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~298 .lut_mask = 16'hF333;
defparam \cpu|registers_data~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N24
cycloneive_lcell_comb \cpu|registers_data~299 (
// Equation(s):
// \cpu|registers_data~299_combout  = ((\cpu|registers_data~363_combout ) # ((\cpu|registers_data~298_combout ) # (!\cpu|registers_data~269_combout ))) # (!\cpu|registers_data~266_combout )

	.dataa(\cpu|registers_data~266_combout ),
	.datab(\cpu|registers_data~363_combout ),
	.datac(\cpu|registers_data~298_combout ),
	.datad(\cpu|registers_data~269_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~299_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~299 .lut_mask = 16'hFDFF;
defparam \cpu|registers_data~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N14
cycloneive_lcell_comb \cpu|registers_data[4][7]~feeder (
// Equation(s):
// \cpu|registers_data[4][7]~feeder_combout  = \cpu|registers_data~299_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|registers_data~299_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[4][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[4][7]~feeder .lut_mask = 16'hFF00;
defparam \cpu|registers_data[4][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N15
dffeas \cpu|registers_data[4][7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[4][7]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[4][7]~198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[4][7] .is_wysiwyg = "true";
defparam \cpu|registers_data[4][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N10
cycloneive_lcell_comb \cpu|Mux0~4 (
// Equation(s):
// \cpu|Mux0~4_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]) # ((\cpu|registers_data[4][7]~q )))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] 
// & (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & (\cpu|registers_data[0][7]~q )))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datac(\cpu|registers_data[0][7]~q ),
	.datad(\cpu|registers_data[4][7]~q ),
	.cin(gnd),
	.combout(\cpu|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux0~4 .lut_mask = 16'hBA98;
defparam \cpu|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N22
cycloneive_lcell_comb \cpu|registers_data~302 (
// Equation(s):
// \cpu|registers_data~302_combout  = ((\cpu|registers_data~352_combout  & \cpu|registers_data[12][7]~q )) # (!\cpu|registers_data~172_combout )

	.dataa(gnd),
	.datab(\cpu|registers_data~352_combout ),
	.datac(\cpu|registers_data[12][7]~q ),
	.datad(\cpu|registers_data~172_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~302_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~302 .lut_mask = 16'hC0FF;
defparam \cpu|registers_data~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N23
dffeas \cpu|registers_data[12][7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data~302_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[12][7]~186_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[12][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[12][7] .is_wysiwyg = "true";
defparam \cpu|registers_data[12][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N0
cycloneive_lcell_comb \cpu|registers_data~300 (
// Equation(s):
// \cpu|registers_data~300_combout  = ((\cpu|registers_data~354_combout  & \cpu|registers_data[8][7]~q )) # (!\cpu|registers_data~157_combout )

	.dataa(\cpu|registers_data~354_combout ),
	.datab(gnd),
	.datac(\cpu|registers_data[8][7]~q ),
	.datad(\cpu|registers_data~157_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~300_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~300 .lut_mask = 16'hA0FF;
defparam \cpu|registers_data~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N10
cycloneive_lcell_comb \cpu|registers_data~301 (
// Equation(s):
// \cpu|registers_data~301_combout  = (((\cpu|registers_data~363_combout ) # (\cpu|registers_data~300_combout )) # (!\cpu|registers_data~269_combout )) # (!\cpu|registers_data~266_combout )

	.dataa(\cpu|registers_data~266_combout ),
	.datab(\cpu|registers_data~269_combout ),
	.datac(\cpu|registers_data~363_combout ),
	.datad(\cpu|registers_data~300_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~301_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~301 .lut_mask = 16'hFFF7;
defparam \cpu|registers_data~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N14
cycloneive_lcell_comb \cpu|registers_data[8][7]~feeder (
// Equation(s):
// \cpu|registers_data[8][7]~feeder_combout  = \cpu|registers_data~301_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|registers_data~301_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[8][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[8][7]~feeder .lut_mask = 16'hFF00;
defparam \cpu|registers_data[8][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N15
dffeas \cpu|registers_data[8][7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[8][7]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[8][7]~192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[8][7] .is_wysiwyg = "true";
defparam \cpu|registers_data[8][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N4
cycloneive_lcell_comb \cpu|Mux0~5 (
// Equation(s):
// \cpu|Mux0~5_combout  = (\cpu|Mux0~4_combout  & (((\cpu|registers_data[12][7]~q )) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]))) # (!\cpu|Mux0~4_combout  & (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & 
// ((\cpu|registers_data[8][7]~q ))))

	.dataa(\cpu|Mux0~4_combout ),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datac(\cpu|registers_data[12][7]~q ),
	.datad(\cpu|registers_data[8][7]~q ),
	.cin(gnd),
	.combout(\cpu|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux0~5 .lut_mask = 16'hE6A2;
defparam \cpu|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N12
cycloneive_lcell_comb \cpu|registers_data~294 (
// Equation(s):
// \cpu|registers_data~294_combout  = ((\cpu|registers_data~358_combout  & \cpu|registers_data[6][7]~q )) # (!\cpu|registers_data~172_combout )

	.dataa(gnd),
	.datab(\cpu|registers_data~358_combout ),
	.datac(\cpu|registers_data[6][7]~q ),
	.datad(\cpu|registers_data~172_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~294_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~294 .lut_mask = 16'hC0FF;
defparam \cpu|registers_data~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N13
dffeas \cpu|registers_data[6][7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data~294_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[6][7]~205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[6][7] .is_wysiwyg = "true";
defparam \cpu|registers_data[6][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N24
cycloneive_lcell_comb \cpu|Mux0~2 (
// Equation(s):
// \cpu|Mux0~2_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & ((\cpu|registers_data[6][7]~q ) # ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3])))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] 
// & (((\cpu|registers_data[2][7]~q  & !\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]))))

	.dataa(\cpu|registers_data[6][7]~q ),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datac(\cpu|registers_data[2][7]~q ),
	.datad(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.cin(gnd),
	.combout(\cpu|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux0~2 .lut_mask = 16'hCCB8;
defparam \cpu|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N26
cycloneive_lcell_comb \cpu|Mux0~3 (
// Equation(s):
// \cpu|Mux0~3_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & ((\cpu|Mux0~2_combout  & ((\cpu|registers_data[14][7]~q ))) # (!\cpu|Mux0~2_combout  & (\cpu|registers_data[10][7]~q )))) # 
// (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & (((\cpu|Mux0~2_combout ))))

	.dataa(\cpu|registers_data[10][7]~q ),
	.datab(\cpu|registers_data[14][7]~q ),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datad(\cpu|Mux0~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux0~3 .lut_mask = 16'hCFA0;
defparam \cpu|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N22
cycloneive_lcell_comb \cpu|Mux0~6 (
// Equation(s):
// \cpu|Mux0~6_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & (((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1])))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & 
// ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & ((\cpu|Mux0~3_combout ))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & (\cpu|Mux0~5_combout ))))

	.dataa(\cpu|Mux0~5_combout ),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datad(\cpu|Mux0~3_combout ),
	.cin(gnd),
	.combout(\cpu|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux0~6 .lut_mask = 16'hF2C2;
defparam \cpu|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N8
cycloneive_lcell_comb \cpu|registers_data~275 (
// Equation(s):
// \cpu|registers_data~275_combout  = ((\cpu|registers_data~348_combout  & \cpu|registers_data[5][7]~q )) # (!\cpu|registers_data~157_combout )

	.dataa(\cpu|registers_data~348_combout ),
	.datab(\cpu|registers_data[5][7]~q ),
	.datac(gnd),
	.datad(\cpu|registers_data~157_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~275_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~275 .lut_mask = 16'h88FF;
defparam \cpu|registers_data~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N26
cycloneive_lcell_comb \cpu|registers_data~276 (
// Equation(s):
// \cpu|registers_data~276_combout  = (\cpu|registers_data~363_combout ) # (((\cpu|registers_data~275_combout ) # (!\cpu|registers_data~266_combout )) # (!\cpu|registers_data~269_combout ))

	.dataa(\cpu|registers_data~363_combout ),
	.datab(\cpu|registers_data~269_combout ),
	.datac(\cpu|registers_data~275_combout ),
	.datad(\cpu|registers_data~266_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~276_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~276 .lut_mask = 16'hFBFF;
defparam \cpu|registers_data~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N28
cycloneive_lcell_comb \cpu|registers_data[5][7]~feeder (
// Equation(s):
// \cpu|registers_data[5][7]~feeder_combout  = \cpu|registers_data~276_combout 

	.dataa(\cpu|registers_data~276_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|registers_data[5][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[5][7]~feeder .lut_mask = 16'hAAAA;
defparam \cpu|registers_data[5][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N29
dffeas \cpu|registers_data[5][7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[5][7]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[5][6]~176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[5][7] .is_wysiwyg = "true";
defparam \cpu|registers_data[5][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N22
cycloneive_lcell_comb \cpu|registers_data~277 (
// Equation(s):
// \cpu|registers_data~277_combout  = ((\cpu|registers_data[9][7]~q  & \cpu|registers_data~361_combout )) # (!\cpu|registers_data~172_combout )

	.dataa(\cpu|registers_data~172_combout ),
	.datab(gnd),
	.datac(\cpu|registers_data[9][7]~q ),
	.datad(\cpu|registers_data~361_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~277_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~277 .lut_mask = 16'hF555;
defparam \cpu|registers_data~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N23
dffeas \cpu|registers_data[9][7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data~277_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[9][6]~211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[9][7] .is_wysiwyg = "true";
defparam \cpu|registers_data[9][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N2
cycloneive_lcell_comb \cpu|registers_data~278 (
// Equation(s):
// \cpu|registers_data~278_combout  = ((\cpu|registers_data[1][7]~q  & \cpu|registers_data~350_combout )) # (!\cpu|registers_data~172_combout )

	.dataa(\cpu|registers_data~172_combout ),
	.datab(gnd),
	.datac(\cpu|registers_data[1][7]~q ),
	.datad(\cpu|registers_data~350_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~278_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~278 .lut_mask = 16'hF555;
defparam \cpu|registers_data~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N3
dffeas \cpu|registers_data[1][7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data~278_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[1][6]~180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[1][7] .is_wysiwyg = "true";
defparam \cpu|registers_data[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N30
cycloneive_lcell_comb \cpu|Mux0~0 (
// Equation(s):
// \cpu|Mux0~0_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3])) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & 
// ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & (\cpu|registers_data[9][7]~q )) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & ((\cpu|registers_data[1][7]~q )))))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datac(\cpu|registers_data[9][7]~q ),
	.datad(\cpu|registers_data[1][7]~q ),
	.cin(gnd),
	.combout(\cpu|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux0~0 .lut_mask = 16'hD9C8;
defparam \cpu|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N12
cycloneive_lcell_comb \cpu|registers_data~279 (
// Equation(s):
// \cpu|registers_data~279_combout  = ((\cpu|registers_data~360_combout  & \cpu|registers_data[13][7]~q )) # (!\cpu|registers_data~172_combout )

	.dataa(\cpu|registers_data~172_combout ),
	.datab(\cpu|registers_data~360_combout ),
	.datac(\cpu|registers_data[13][7]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|registers_data~279_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~279 .lut_mask = 16'hD5D5;
defparam \cpu|registers_data~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N13
dffeas \cpu|registers_data[13][7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data~279_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[13][6]~209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[13][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[13][7] .is_wysiwyg = "true";
defparam \cpu|registers_data[13][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N16
cycloneive_lcell_comb \cpu|Mux0~1 (
// Equation(s):
// \cpu|Mux0~1_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & ((\cpu|Mux0~0_combout  & ((\cpu|registers_data[13][7]~q ))) # (!\cpu|Mux0~0_combout  & (\cpu|registers_data[5][7]~q )))) # 
// (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & (((\cpu|Mux0~0_combout ))))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datab(\cpu|registers_data[5][7]~q ),
	.datac(\cpu|Mux0~0_combout ),
	.datad(\cpu|registers_data[13][7]~q ),
	.cin(gnd),
	.combout(\cpu|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux0~1 .lut_mask = 16'hF858;
defparam \cpu|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N26
cycloneive_lcell_comb \cpu|Mux0~9 (
// Equation(s):
// \cpu|Mux0~9_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & ((\cpu|Mux0~6_combout  & (\cpu|Mux0~8_combout )) # (!\cpu|Mux0~6_combout  & ((\cpu|Mux0~1_combout ))))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a 
// [0] & (((\cpu|Mux0~6_combout ))))

	.dataa(\cpu|Mux0~8_combout ),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datac(\cpu|Mux0~6_combout ),
	.datad(\cpu|Mux0~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux0~9 .lut_mask = 16'hBCB0;
defparam \cpu|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N6
cycloneive_lcell_comb \cpu|registers_data~165 (
// Equation(s):
// \cpu|registers_data~165_combout  = ((!\cpu|registers_data~164_combout  & ((!\cpu|Mux0~9_combout ) # (!\cpu|registers_data~62_combout )))) # (!\cpu|Equal24~1_combout )

	.dataa(\cpu|registers_data~62_combout ),
	.datab(\cpu|Equal24~1_combout ),
	.datac(\cpu|Mux0~9_combout ),
	.datad(\cpu|registers_data~164_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~165_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~165 .lut_mask = 16'h337F;
defparam \cpu|registers_data~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N0
cycloneive_lcell_comb \cpu|always0~2 (
// Equation(s):
// \cpu|always0~2_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & !\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datac(gnd),
	.datad(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.cin(gnd),
	.combout(\cpu|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|always0~2 .lut_mask = 16'h0022;
defparam \cpu|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N28
cycloneive_lcell_comb \cpu|registers_data~76 (
// Equation(s):
// \cpu|registers_data~76_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & 
// !\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3])))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datad(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.cin(gnd),
	.combout(\cpu|registers_data~76_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~76 .lut_mask = 16'h0002;
defparam \cpu|registers_data~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N20
cycloneive_lcell_comb \cpu|registers_data~166 (
// Equation(s):
// \cpu|registers_data~166_combout  = (!\cpu|registers_data~76_combout  & ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]) # (!\cpu|always0~2_combout )))

	.dataa(gnd),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datac(\cpu|always0~2_combout ),
	.datad(\cpu|registers_data~76_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~166_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~166 .lut_mask = 16'h00CF;
defparam \cpu|registers_data~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N22
cycloneive_lcell_comb \cpu|registers_data~167 (
// Equation(s):
// \cpu|registers_data~167_combout  = ((\cpu|registers_data~166_combout ) # ((\cpu|Equal15~1_combout ) # (!\cpu|Add2~14_combout ))) # (!\cpu|Equal15~0_combout )

	.dataa(\cpu|Equal15~0_combout ),
	.datab(\cpu|registers_data~166_combout ),
	.datac(\cpu|Equal15~1_combout ),
	.datad(\cpu|Add2~14_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~167_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~167 .lut_mask = 16'hFDFF;
defparam \cpu|registers_data~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N10
cycloneive_lcell_comb \cpu|registers_data[7][4]~feeder (
// Equation(s):
// \cpu|registers_data[7][4]~feeder_combout  = \cpu|registers_data~138_combout 

	.dataa(gnd),
	.datab(\cpu|registers_data~138_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|registers_data[7][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[7][4]~feeder .lut_mask = 16'hCCCC;
defparam \cpu|registers_data[7][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N11
dffeas \cpu|registers_data[7][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[7][4]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[7][6]~231_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[7][4] .is_wysiwyg = "true";
defparam \cpu|registers_data[7][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N4
cycloneive_lcell_comb \cpu|registers_data[6][4]~feeder (
// Equation(s):
// \cpu|registers_data[6][4]~feeder_combout  = \cpu|registers_data~138_combout 

	.dataa(gnd),
	.datab(\cpu|registers_data~138_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|registers_data[6][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[6][4]~feeder .lut_mask = 16'hCCCC;
defparam \cpu|registers_data[6][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N5
dffeas \cpu|registers_data[6][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[6][4]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[6][6]~238_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[6][4] .is_wysiwyg = "true";
defparam \cpu|registers_data[6][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N30
cycloneive_lcell_comb \cpu|registers_data[14][4]~feeder (
// Equation(s):
// \cpu|registers_data[14][4]~feeder_combout  = \cpu|registers_data~138_combout 

	.dataa(gnd),
	.datab(\cpu|registers_data~138_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|registers_data[14][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[14][4]~feeder .lut_mask = 16'hCCCC;
defparam \cpu|registers_data[14][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N31
dffeas \cpu|registers_data[14][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[14][4]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[14][6]~241_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[14][4] .is_wysiwyg = "true";
defparam \cpu|registers_data[14][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N4
cycloneive_lcell_comb \cpu|registers_data[10][4]~feeder (
// Equation(s):
// \cpu|registers_data[10][4]~feeder_combout  = \cpu|registers_data~138_combout 

	.dataa(gnd),
	.datab(\cpu|registers_data~138_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|registers_data[10][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[10][4]~feeder .lut_mask = 16'hCCCC;
defparam \cpu|registers_data[10][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N5
dffeas \cpu|registers_data[10][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[10][4]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[10][6]~239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[10][4] .is_wysiwyg = "true";
defparam \cpu|registers_data[10][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N22
cycloneive_lcell_comb \cpu|registers_data[2][4]~feeder (
// Equation(s):
// \cpu|registers_data[2][4]~feeder_combout  = \cpu|registers_data~138_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|registers_data~138_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[2][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[2][4]~feeder .lut_mask = 16'hFF00;
defparam \cpu|registers_data[2][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N23
dffeas \cpu|registers_data[2][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[2][4]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[2][6]~240_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[2][4] .is_wysiwyg = "true";
defparam \cpu|registers_data[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N16
cycloneive_lcell_comb \cpu|Mux17~2 (
// Equation(s):
// \cpu|Mux17~2_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7] & ((\cpu|registers_data[10][4]~q ) # ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6])))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a 
// [7] & (((\cpu|registers_data[2][4]~q  & !\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]))))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datab(\cpu|registers_data[10][4]~q ),
	.datac(\cpu|registers_data[2][4]~q ),
	.datad(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.cin(gnd),
	.combout(\cpu|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux17~2 .lut_mask = 16'hAAD8;
defparam \cpu|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N10
cycloneive_lcell_comb \cpu|Mux17~3 (
// Equation(s):
// \cpu|Mux17~3_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6] & ((\cpu|Mux17~2_combout  & ((\cpu|registers_data[14][4]~q ))) # (!\cpu|Mux17~2_combout  & (\cpu|registers_data[6][4]~q )))) # 
// (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6] & (((\cpu|Mux17~2_combout ))))

	.dataa(\cpu|registers_data[6][4]~q ),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datac(\cpu|registers_data[14][4]~q ),
	.datad(\cpu|Mux17~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux17~3 .lut_mask = 16'hF388;
defparam \cpu|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N5
dffeas \cpu|registers_data[12][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data~138_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[12][6]~244_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[12][4] .is_wysiwyg = "true";
defparam \cpu|registers_data[12][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N18
cycloneive_lcell_comb \cpu|registers_data[4][4]~feeder (
// Equation(s):
// \cpu|registers_data[4][4]~feeder_combout  = \cpu|registers_data~138_combout 

	.dataa(gnd),
	.datab(\cpu|registers_data~138_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|registers_data[4][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[4][4]~feeder .lut_mask = 16'hCCCC;
defparam \cpu|registers_data[4][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N19
dffeas \cpu|registers_data[4][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[4][4]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[4][6]~242_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[4][4] .is_wysiwyg = "true";
defparam \cpu|registers_data[4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N10
cycloneive_lcell_comb \cpu|registers_data[8][4]~feeder (
// Equation(s):
// \cpu|registers_data[8][4]~feeder_combout  = \cpu|registers_data~138_combout 

	.dataa(gnd),
	.datab(\cpu|registers_data~138_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|registers_data[8][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[8][4]~feeder .lut_mask = 16'hCCCC;
defparam \cpu|registers_data[8][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N11
dffeas \cpu|registers_data[8][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[8][4]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[8][6]~243_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[8][4] .is_wysiwyg = "true";
defparam \cpu|registers_data[8][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N12
cycloneive_lcell_comb \cpu|Mux17~4 (
// Equation(s):
// \cpu|Mux17~4_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7] & (((\cpu|registers_data[8][4]~q ) # (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6])))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a 
// [7] & (\cpu|registers_data[0][4]~q  & ((!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]))))

	.dataa(\cpu|registers_data[0][4]~q ),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datac(\cpu|registers_data[8][4]~q ),
	.datad(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.cin(gnd),
	.combout(\cpu|Mux17~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux17~4 .lut_mask = 16'hCCE2;
defparam \cpu|Mux17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N14
cycloneive_lcell_comb \cpu|Mux17~5 (
// Equation(s):
// \cpu|Mux17~5_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6] & ((\cpu|Mux17~4_combout  & (\cpu|registers_data[12][4]~q )) # (!\cpu|Mux17~4_combout  & ((\cpu|registers_data[4][4]~q ))))) # 
// (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6] & (((\cpu|Mux17~4_combout ))))

	.dataa(\cpu|registers_data[12][4]~q ),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datac(\cpu|registers_data[4][4]~q ),
	.datad(\cpu|Mux17~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux17~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux17~5 .lut_mask = 16'hBBC0;
defparam \cpu|Mux17~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N16
cycloneive_lcell_comb \cpu|Mux17~6 (
// Equation(s):
// \cpu|Mux17~6_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [5] & (\cpu|Mux17~3_combout )) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [5] & ((\cpu|Mux17~5_combout )))

	.dataa(\cpu|Mux17~3_combout ),
	.datab(\cpu|Mux17~5_combout ),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|Mux17~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux17~6 .lut_mask = 16'hACAC;
defparam \cpu|Mux17~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N0
cycloneive_lcell_comb \cpu|registers_data~319 (
// Equation(s):
// \cpu|registers_data~319_combout  = (\cpu|Mux10~10_combout  & ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4] & (\cpu|Mux17~8_combout )) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4] & ((\cpu|Mux17~6_combout )))))

	.dataa(\cpu|Mux17~8_combout ),
	.datab(\cpu|Mux10~10_combout ),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.datad(\cpu|Mux17~6_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~319_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~319 .lut_mask = 16'h8C80;
defparam \cpu|registers_data~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N24
cycloneive_lcell_comb \cpu|Mux3~7 (
// Equation(s):
// \cpu|Mux3~7_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & ((\cpu|registers_data[14][4]~q ) # ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0])))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a 
// [1] & (((\cpu|registers_data[12][4]~q  & !\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]))))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datab(\cpu|registers_data[14][4]~q ),
	.datac(\cpu|registers_data[12][4]~q ),
	.datad(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.cin(gnd),
	.combout(\cpu|Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux3~7 .lut_mask = 16'hAAD8;
defparam \cpu|Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N12
cycloneive_lcell_comb \cpu|registers_data[13][4]~feeder (
// Equation(s):
// \cpu|registers_data[13][4]~feeder_combout  = \cpu|registers_data~138_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|registers_data~138_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[13][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[13][4]~feeder .lut_mask = 16'hFF00;
defparam \cpu|registers_data[13][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N13
dffeas \cpu|registers_data[13][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[13][4]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[13][6]~237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[13][4] .is_wysiwyg = "true";
defparam \cpu|registers_data[13][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N14
cycloneive_lcell_comb \cpu|Mux3~8 (
// Equation(s):
// \cpu|Mux3~8_combout  = (\cpu|Mux3~7_combout  & (((\cpu|registers_data[15][4]~q ) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0])))) # (!\cpu|Mux3~7_combout  & (\cpu|registers_data[13][4]~q  & 
// (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0])))

	.dataa(\cpu|Mux3~7_combout ),
	.datab(\cpu|registers_data[13][4]~q ),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datad(\cpu|registers_data[15][4]~q ),
	.cin(gnd),
	.combout(\cpu|Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux3~8 .lut_mask = 16'hEA4A;
defparam \cpu|Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N26
cycloneive_lcell_comb \cpu|Mux3~0 (
// Equation(s):
// \cpu|Mux3~0_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]) # ((\cpu|registers_data[6][4]~q )))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] 
// & (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & ((\cpu|registers_data[4][4]~q ))))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datac(\cpu|registers_data[6][4]~q ),
	.datad(\cpu|registers_data[4][4]~q ),
	.cin(gnd),
	.combout(\cpu|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux3~0 .lut_mask = 16'hB9A8;
defparam \cpu|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N10
cycloneive_lcell_comb \cpu|registers_data[5][4]~feeder (
// Equation(s):
// \cpu|registers_data[5][4]~feeder_combout  = \cpu|registers_data~138_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|registers_data~138_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[5][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[5][4]~feeder .lut_mask = 16'hFF00;
defparam \cpu|registers_data[5][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N11
dffeas \cpu|registers_data[5][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[5][4]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[5][6]~234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[5][4] .is_wysiwyg = "true";
defparam \cpu|registers_data[5][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N26
cycloneive_lcell_comb \cpu|Mux3~1 (
// Equation(s):
// \cpu|Mux3~1_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & ((\cpu|Mux3~0_combout  & (\cpu|registers_data[7][4]~q )) # (!\cpu|Mux3~0_combout  & ((\cpu|registers_data[5][4]~q ))))) # 
// (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & (((\cpu|Mux3~0_combout ))))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datab(\cpu|registers_data[7][4]~q ),
	.datac(\cpu|Mux3~0_combout ),
	.datad(\cpu|registers_data[5][4]~q ),
	.cin(gnd),
	.combout(\cpu|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux3~1 .lut_mask = 16'hDAD0;
defparam \cpu|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N4
cycloneive_lcell_comb \cpu|registers_data[3][4]~feeder (
// Equation(s):
// \cpu|registers_data[3][4]~feeder_combout  = \cpu|registers_data~138_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|registers_data~138_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[3][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[3][4]~feeder .lut_mask = 16'hFF00;
defparam \cpu|registers_data[3][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N5
dffeas \cpu|registers_data[3][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[3][4]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[3][6]~233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[3][4] .is_wysiwyg = "true";
defparam \cpu|registers_data[3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N14
cycloneive_lcell_comb \cpu|Mux3~4 (
// Equation(s):
// \cpu|Mux3~4_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & ((\cpu|registers_data[2][4]~q ) # ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0])))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] 
// & (((!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & \cpu|registers_data[0][4]~q ))))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datab(\cpu|registers_data[2][4]~q ),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datad(\cpu|registers_data[0][4]~q ),
	.cin(gnd),
	.combout(\cpu|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux3~4 .lut_mask = 16'hADA8;
defparam \cpu|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N28
cycloneive_lcell_comb \cpu|Mux3~5 (
// Equation(s):
// \cpu|Mux3~5_combout  = (\cpu|Mux3~4_combout  & ((\cpu|registers_data[3][4]~q ) # ((!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0])))) # (!\cpu|Mux3~4_combout  & (((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & 
// \cpu|registers_data[1][4]~q ))))

	.dataa(\cpu|registers_data[3][4]~q ),
	.datab(\cpu|Mux3~4_combout ),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datad(\cpu|registers_data[1][4]~q ),
	.cin(gnd),
	.combout(\cpu|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux3~5 .lut_mask = 16'hBC8C;
defparam \cpu|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N10
cycloneive_lcell_comb \cpu|registers_data[11][4]~feeder (
// Equation(s):
// \cpu|registers_data[11][4]~feeder_combout  = \cpu|registers_data~138_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|registers_data~138_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[11][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[11][4]~feeder .lut_mask = 16'hFF00;
defparam \cpu|registers_data[11][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N11
dffeas \cpu|registers_data[11][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[11][4]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[11][6]~232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[11][4] .is_wysiwyg = "true";
defparam \cpu|registers_data[11][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N4
cycloneive_lcell_comb \cpu|Mux3~2 (
// Equation(s):
// \cpu|Mux3~2_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & (((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1])))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & 
// ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & (\cpu|registers_data[10][4]~q )) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & ((\cpu|registers_data[8][4]~q )))))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datab(\cpu|registers_data[10][4]~q ),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datad(\cpu|registers_data[8][4]~q ),
	.cin(gnd),
	.combout(\cpu|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux3~2 .lut_mask = 16'hE5E0;
defparam \cpu|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N4
cycloneive_lcell_comb \cpu|registers_data[9][4]~feeder (
// Equation(s):
// \cpu|registers_data[9][4]~feeder_combout  = \cpu|registers_data~138_combout 

	.dataa(gnd),
	.datab(\cpu|registers_data~138_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|registers_data[9][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[9][4]~feeder .lut_mask = 16'hCCCC;
defparam \cpu|registers_data[9][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N5
dffeas \cpu|registers_data[9][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[9][4]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[9][6]~235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[9][4] .is_wysiwyg = "true";
defparam \cpu|registers_data[9][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N26
cycloneive_lcell_comb \cpu|Mux3~3 (
// Equation(s):
// \cpu|Mux3~3_combout  = (\cpu|Mux3~2_combout  & ((\cpu|registers_data[11][4]~q ) # ((!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0])))) # (!\cpu|Mux3~2_combout  & (((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & 
// \cpu|registers_data[9][4]~q ))))

	.dataa(\cpu|registers_data[11][4]~q ),
	.datab(\cpu|Mux3~2_combout ),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datad(\cpu|registers_data[9][4]~q ),
	.cin(gnd),
	.combout(\cpu|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux3~3 .lut_mask = 16'hBC8C;
defparam \cpu|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N12
cycloneive_lcell_comb \cpu|Mux3~6 (
// Equation(s):
// \cpu|Mux3~6_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]) # ((\cpu|Mux3~3_combout )))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & 
// (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & (\cpu|Mux3~5_combout )))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datac(\cpu|Mux3~5_combout ),
	.datad(\cpu|Mux3~3_combout ),
	.cin(gnd),
	.combout(\cpu|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux3~6 .lut_mask = 16'hBA98;
defparam \cpu|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N14
cycloneive_lcell_comb \cpu|Mux3~9 (
// Equation(s):
// \cpu|Mux3~9_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & ((\cpu|Mux3~6_combout  & (\cpu|Mux3~8_combout )) # (!\cpu|Mux3~6_combout  & ((\cpu|Mux3~1_combout ))))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a 
// [2] & (((\cpu|Mux3~6_combout ))))

	.dataa(\cpu|Mux3~8_combout ),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datac(\cpu|Mux3~1_combout ),
	.datad(\cpu|Mux3~6_combout ),
	.cin(gnd),
	.combout(\cpu|Mux3~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux3~9 .lut_mask = 16'hBBC0;
defparam \cpu|Mux3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N4
cycloneive_lcell_comb \cpu|registers_data~320 (
// Equation(s):
// \cpu|registers_data~320_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & (((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1])))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & 
// ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & (\cpu|registers_data~319_combout )) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & ((\cpu|Mux3~9_combout )))))

	.dataa(\cpu|registers_data~319_combout ),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datad(\cpu|Mux3~9_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~320_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~320 .lut_mask = 16'hE3E0;
defparam \cpu|registers_data~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N4
cycloneive_lcell_comb \cpu|registers_data~321 (
// Equation(s):
// \cpu|registers_data~321_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & ((\cpu|Mux10~10_combout  & ((!\cpu|registers_data~320_combout ) # (!\cpu|Mux17~9_combout ))) # (!\cpu|Mux10~10_combout  & (\cpu|Mux17~9_combout )))) # 
// (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & (((\cpu|registers_data~320_combout ))))

	.dataa(\cpu|Mux10~10_combout ),
	.datab(\cpu|Mux17~9_combout ),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datad(\cpu|registers_data~320_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~321_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~321 .lut_mask = 16'h6FE0;
defparam \cpu|registers_data~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N12
cycloneive_lcell_comb \cpu|registers_data~322 (
// Equation(s):
// \cpu|registers_data~322_combout  = (\cpu|registers_data[15][3]~251_combout  & ((\cpu|registers_data[15][3]~252_combout  & ((\cpu|registers_data~303_combout ))) # (!\cpu|registers_data[15][3]~252_combout  & 
// (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4])))) # (!\cpu|registers_data[15][3]~251_combout  & (((!\cpu|registers_data[15][3]~252_combout ))))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.datab(\cpu|registers_data~303_combout ),
	.datac(\cpu|registers_data[15][3]~251_combout ),
	.datad(\cpu|registers_data[15][3]~252_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~322_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~322 .lut_mask = 16'hC0AF;
defparam \cpu|registers_data~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N30
cycloneive_lcell_comb \cpu|registers_data~323 (
// Equation(s):
// \cpu|registers_data~323_combout  = (\cpu|registers_data[15][3]~249_combout  & ((\cpu|registers_data~322_combout  & (\cpu|registers_data~321_combout )) # (!\cpu|registers_data~322_combout  & ((\cpu|registers_data~318_combout ))))) # 
// (!\cpu|registers_data[15][3]~249_combout  & (((\cpu|registers_data~322_combout ))))

	.dataa(\cpu|registers_data[15][3]~249_combout ),
	.datab(\cpu|registers_data~321_combout ),
	.datac(\cpu|registers_data~322_combout ),
	.datad(\cpu|registers_data~318_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~323_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~323 .lut_mask = 16'hDAD0;
defparam \cpu|registers_data~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N14
cycloneive_lcell_comb \cpu|registers_data[15][4]~3 (
// Equation(s):
// \cpu|registers_data[15][4]~3_combout  = (\cpu|registers_data[15][3]~255_combout  & (\cpu|Add2~8_combout )) # (!\cpu|registers_data[15][3]~255_combout  & ((\cpu|registers_data~323_combout )))

	.dataa(\cpu|Add2~8_combout ),
	.datab(\cpu|registers_data[15][3]~255_combout ),
	.datac(gnd),
	.datad(\cpu|registers_data~323_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[15][4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[15][4]~3 .lut_mask = 16'hBB88;
defparam \cpu|registers_data[15][4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N2
cycloneive_lcell_comb \cpu|Mux35~2 (
// Equation(s):
// \cpu|Mux35~2_combout  = (\cpu|instruction [8] & ((\cpu|registers_data[2][4]~q ))) # (!\cpu|instruction [8] & (\cpu|registers_data[0][4]~q ))

	.dataa(gnd),
	.datab(\cpu|registers_data[0][4]~q ),
	.datac(\cpu|registers_data[2][4]~q ),
	.datad(\cpu|instruction [8]),
	.cin(gnd),
	.combout(\cpu|Mux35~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux35~2 .lut_mask = 16'hF0CC;
defparam \cpu|Mux35~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N0
cycloneive_lcell_comb \cpu|Mux35~1 (
// Equation(s):
// \cpu|Mux35~1_combout  = (\cpu|instruction [8] & (\cpu|registers_data[10][4]~q )) # (!\cpu|instruction [8] & ((\cpu|registers_data[8][4]~q )))

	.dataa(gnd),
	.datab(\cpu|instruction [8]),
	.datac(\cpu|registers_data[10][4]~q ),
	.datad(\cpu|registers_data[8][4]~q ),
	.cin(gnd),
	.combout(\cpu|Mux35~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux35~1 .lut_mask = 16'hF3C0;
defparam \cpu|Mux35~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N12
cycloneive_lcell_comb \cpu|Mux35~3 (
// Equation(s):
// \cpu|Mux35~3_combout  = (\cpu|instruction [10] & (((\cpu|instruction [9]) # (\cpu|Mux35~1_combout )))) # (!\cpu|instruction [10] & (\cpu|Mux35~2_combout  & (!\cpu|instruction [9])))

	.dataa(\cpu|instruction [10]),
	.datab(\cpu|Mux35~2_combout ),
	.datac(\cpu|instruction [9]),
	.datad(\cpu|Mux35~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux35~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux35~3 .lut_mask = 16'hAEA4;
defparam \cpu|Mux35~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N22
cycloneive_lcell_comb \cpu|Mux35~4 (
// Equation(s):
// \cpu|Mux35~4_combout  = (\cpu|instruction [8] & ((\cpu|registers_data[14][4]~q ))) # (!\cpu|instruction [8] & (\cpu|registers_data[12][4]~q ))

	.dataa(gnd),
	.datab(\cpu|registers_data[12][4]~q ),
	.datac(\cpu|registers_data[14][4]~q ),
	.datad(\cpu|instruction [8]),
	.cin(gnd),
	.combout(\cpu|Mux35~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux35~4 .lut_mask = 16'hF0CC;
defparam \cpu|Mux35~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N6
cycloneive_lcell_comb \cpu|Mux35~0 (
// Equation(s):
// \cpu|Mux35~0_combout  = (\cpu|instruction [8] & ((\cpu|registers_data[6][4]~q ))) # (!\cpu|instruction [8] & (\cpu|registers_data[4][4]~q ))

	.dataa(\cpu|registers_data[4][4]~q ),
	.datab(gnd),
	.datac(\cpu|registers_data[6][4]~q ),
	.datad(\cpu|instruction [8]),
	.cin(gnd),
	.combout(\cpu|Mux35~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux35~0 .lut_mask = 16'hF0AA;
defparam \cpu|Mux35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N8
cycloneive_lcell_comb \cpu|Mux35~5 (
// Equation(s):
// \cpu|Mux35~5_combout  = (\cpu|Mux35~3_combout  & (((\cpu|Mux35~4_combout )) # (!\cpu|instruction [9]))) # (!\cpu|Mux35~3_combout  & (\cpu|instruction [9] & ((\cpu|Mux35~0_combout ))))

	.dataa(\cpu|Mux35~3_combout ),
	.datab(\cpu|instruction [9]),
	.datac(\cpu|Mux35~4_combout ),
	.datad(\cpu|Mux35~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux35~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux35~5 .lut_mask = 16'hE6A2;
defparam \cpu|Mux35~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N9
dffeas \cpu|chip8_dtimer[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|Mux35~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|chip8_dtimer[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|chip8_dtimer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|chip8_dtimer[4] .is_wysiwyg = "true";
defparam \cpu|chip8_dtimer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N2
cycloneive_lcell_comb \cpu|registers_data~324 (
// Equation(s):
// \cpu|registers_data~324_combout  = (\cpu|Equal27~0_combout  & (\cpu|Equal27~1_combout  & (\cpu|chip8_dtimer [4] & \cpu|Equal15~2_combout )))

	.dataa(\cpu|Equal27~0_combout ),
	.datab(\cpu|Equal27~1_combout ),
	.datac(\cpu|chip8_dtimer [4]),
	.datad(\cpu|Equal15~2_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~324_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~324 .lut_mask = 16'h8000;
defparam \cpu|registers_data~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N15
dffeas \cpu|registers_data[15][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[15][4]~3_combout ),
	.asdata(\cpu|registers_data~324_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|registers_data[15][3]~260_combout ),
	.ena(\cpu|registers_data[15][5]~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[15][4] .is_wysiwyg = "true";
defparam \cpu|registers_data[15][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N30
cycloneive_lcell_comb \cpu|Mux17~7 (
// Equation(s):
// \cpu|Mux17~7_combout  = (\cpu|Mux21~5_combout  & (\cpu|Mux21~6_combout  & ((\cpu|registers_data[15][4]~q )))) # (!\cpu|Mux21~5_combout  & (((\cpu|registers_data[7][4]~q )) # (!\cpu|Mux21~6_combout )))

	.dataa(\cpu|Mux21~5_combout ),
	.datab(\cpu|Mux21~6_combout ),
	.datac(\cpu|registers_data[7][4]~q ),
	.datad(\cpu|registers_data[15][4]~q ),
	.cin(gnd),
	.combout(\cpu|Mux17~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux17~7 .lut_mask = 16'hD951;
defparam \cpu|Mux17~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N0
cycloneive_lcell_comb \cpu|Mux10~0 (
// Equation(s):
// \cpu|Mux10~0_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7] & (\cpu|registers_data[11][4]~q )) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7] & ((\cpu|registers_data[3][4]~q )))

	.dataa(\cpu|registers_data[11][4]~q ),
	.datab(gnd),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datad(\cpu|registers_data[3][4]~q ),
	.cin(gnd),
	.combout(\cpu|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux10~0 .lut_mask = 16'hAFA0;
defparam \cpu|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N8
cycloneive_lcell_comb \cpu|Mux17~8 (
// Equation(s):
// \cpu|Mux17~8_combout  = (\cpu|Mux17~7_combout  & (((\cpu|Mux21~6_combout ) # (\cpu|Mux17~1_combout )))) # (!\cpu|Mux17~7_combout  & (\cpu|Mux10~0_combout  & (!\cpu|Mux21~6_combout )))

	.dataa(\cpu|Mux17~7_combout ),
	.datab(\cpu|Mux10~0_combout ),
	.datac(\cpu|Mux21~6_combout ),
	.datad(\cpu|Mux17~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux17~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux17~8 .lut_mask = 16'hAEA4;
defparam \cpu|Mux17~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N30
cycloneive_lcell_comb \cpu|Mux17~9 (
// Equation(s):
// \cpu|Mux17~9_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4] & (\cpu|Mux17~8_combout )) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4] & ((\cpu|Mux17~6_combout )))

	.dataa(\cpu|Mux17~8_combout ),
	.datab(gnd),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.datad(\cpu|Mux17~6_combout ),
	.cin(gnd),
	.combout(\cpu|Mux17~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux17~9 .lut_mask = 16'hAFA0;
defparam \cpu|Mux17~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N16
cycloneive_lcell_comb \cpu|Add4~8 (
// Equation(s):
// \cpu|Add4~8_combout  = ((\cpu|Mux17~9_combout  $ (\cpu|Mux10~10_combout  $ (\cpu|Add4~7 )))) # (GND)
// \cpu|Add4~9  = CARRY((\cpu|Mux17~9_combout  & (\cpu|Mux10~10_combout  & !\cpu|Add4~7 )) # (!\cpu|Mux17~9_combout  & ((\cpu|Mux10~10_combout ) # (!\cpu|Add4~7 ))))

	.dataa(\cpu|Mux17~9_combout ),
	.datab(\cpu|Mux10~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add4~7 ),
	.combout(\cpu|Add4~8_combout ),
	.cout(\cpu|Add4~9 ));
// synopsys translate_off
defparam \cpu|Add4~8 .lut_mask = 16'h964D;
defparam \cpu|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N18
cycloneive_lcell_comb \cpu|Add4~10 (
// Equation(s):
// \cpu|Add4~10_combout  = (\cpu|Mux9~10_combout  & ((\cpu|Mux16~9_combout  & (!\cpu|Add4~9 )) # (!\cpu|Mux16~9_combout  & (\cpu|Add4~9  & VCC)))) # (!\cpu|Mux9~10_combout  & ((\cpu|Mux16~9_combout  & ((\cpu|Add4~9 ) # (GND))) # (!\cpu|Mux16~9_combout  & 
// (!\cpu|Add4~9 ))))
// \cpu|Add4~11  = CARRY((\cpu|Mux9~10_combout  & (\cpu|Mux16~9_combout  & !\cpu|Add4~9 )) # (!\cpu|Mux9~10_combout  & ((\cpu|Mux16~9_combout ) # (!\cpu|Add4~9 ))))

	.dataa(\cpu|Mux9~10_combout ),
	.datab(\cpu|Mux16~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add4~9 ),
	.combout(\cpu|Add4~10_combout ),
	.cout(\cpu|Add4~11 ));
// synopsys translate_off
defparam \cpu|Add4~10 .lut_mask = 16'h694D;
defparam \cpu|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N20
cycloneive_lcell_comb \cpu|Add4~12 (
// Equation(s):
// \cpu|Add4~12_combout  = ((\cpu|Mux15~9_combout  $ (\cpu|Mux8~10_combout  $ (\cpu|Add4~11 )))) # (GND)
// \cpu|Add4~13  = CARRY((\cpu|Mux15~9_combout  & (\cpu|Mux8~10_combout  & !\cpu|Add4~11 )) # (!\cpu|Mux15~9_combout  & ((\cpu|Mux8~10_combout ) # (!\cpu|Add4~11 ))))

	.dataa(\cpu|Mux15~9_combout ),
	.datab(\cpu|Mux8~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add4~11 ),
	.combout(\cpu|Add4~12_combout ),
	.cout(\cpu|Add4~13 ));
// synopsys translate_off
defparam \cpu|Add4~12 .lut_mask = 16'h964D;
defparam \cpu|Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N22
cycloneive_lcell_comb \cpu|Add4~14 (
// Equation(s):
// \cpu|Add4~14_combout  = (\cpu|Mux23~9_combout  & ((\cpu|Mux22~10_combout  & (!\cpu|Add4~13 )) # (!\cpu|Mux22~10_combout  & ((\cpu|Add4~13 ) # (GND))))) # (!\cpu|Mux23~9_combout  & ((\cpu|Mux22~10_combout  & (\cpu|Add4~13  & VCC)) # (!\cpu|Mux22~10_combout 
//  & (!\cpu|Add4~13 ))))
// \cpu|Add4~15  = CARRY((\cpu|Mux23~9_combout  & ((!\cpu|Add4~13 ) # (!\cpu|Mux22~10_combout ))) # (!\cpu|Mux23~9_combout  & (!\cpu|Mux22~10_combout  & !\cpu|Add4~13 )))

	.dataa(\cpu|Mux23~9_combout ),
	.datab(\cpu|Mux22~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add4~13 ),
	.combout(\cpu|Add4~14_combout ),
	.cout(\cpu|Add4~15 ));
// synopsys translate_off
defparam \cpu|Add4~14 .lut_mask = 16'h692B;
defparam \cpu|Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N0
cycloneive_lcell_comb \cpu|Equal26~1 (
// Equation(s):
// \cpu|Equal26~1_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & !\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]))

	.dataa(gnd),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datad(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.cin(gnd),
	.combout(\cpu|Equal26~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal26~1 .lut_mask = 16'h00C0;
defparam \cpu|Equal26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N30
cycloneive_lcell_comb \cpu|registers_data~265 (
// Equation(s):
// \cpu|registers_data~265_combout  = ((!\cpu|registers_data~164_combout  & ((!\cpu|registers_data~62_combout ) # (!\cpu|Add4~14_combout )))) # (!\cpu|Equal26~1_combout )

	.dataa(\cpu|Add4~14_combout ),
	.datab(\cpu|Equal26~1_combout ),
	.datac(\cpu|registers_data~62_combout ),
	.datad(\cpu|registers_data~164_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~265_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~265 .lut_mask = 16'h337F;
defparam \cpu|registers_data~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N28
cycloneive_lcell_comb \cpu|registers_data~346 (
// Equation(s):
// \cpu|registers_data~346_combout  = (\cpu|Equal27~0_combout  & (\cpu|registers_data~159_combout  & ((!\cpu|Equal15~2_combout ) # (!\cpu|Equal27~1_combout ))))

	.dataa(\cpu|Equal27~0_combout ),
	.datab(\cpu|registers_data~159_combout ),
	.datac(\cpu|Equal27~1_combout ),
	.datad(\cpu|Equal15~2_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~346_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~346 .lut_mask = 16'h0888;
defparam \cpu|registers_data~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N8
cycloneive_lcell_comb \cpu|registers_data~266 (
// Equation(s):
// \cpu|registers_data~266_combout  = (\cpu|registers_data~165_combout  & (\cpu|registers_data~167_combout  & (\cpu|registers_data~265_combout  & !\cpu|registers_data~346_combout )))

	.dataa(\cpu|registers_data~165_combout ),
	.datab(\cpu|registers_data~167_combout ),
	.datac(\cpu|registers_data~265_combout ),
	.datad(\cpu|registers_data~346_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~266_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~266 .lut_mask = 16'h0080;
defparam \cpu|registers_data~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N24
cycloneive_lcell_comb \cpu|registers_data~270 (
// Equation(s):
// \cpu|registers_data~270_combout  = ((\cpu|registers_data[7][7]~q  & \cpu|registers_data~351_combout )) # (!\cpu|registers_data~157_combout )

	.dataa(gnd),
	.datab(\cpu|registers_data~157_combout ),
	.datac(\cpu|registers_data[7][7]~q ),
	.datad(\cpu|registers_data~351_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~270_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~270 .lut_mask = 16'hF333;
defparam \cpu|registers_data~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N2
cycloneive_lcell_comb \cpu|registers_data~271 (
// Equation(s):
// \cpu|registers_data~271_combout  = (((\cpu|registers_data~363_combout ) # (\cpu|registers_data~270_combout )) # (!\cpu|registers_data~269_combout )) # (!\cpu|registers_data~266_combout )

	.dataa(\cpu|registers_data~266_combout ),
	.datab(\cpu|registers_data~269_combout ),
	.datac(\cpu|registers_data~363_combout ),
	.datad(\cpu|registers_data~270_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~271_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~271 .lut_mask = 16'hFFF7;
defparam \cpu|registers_data~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N28
cycloneive_lcell_comb \cpu|registers_data[7][7]~feeder (
// Equation(s):
// \cpu|registers_data[7][7]~feeder_combout  = \cpu|registers_data~271_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|registers_data~271_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[7][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[7][7]~feeder .lut_mask = 16'hFF00;
defparam \cpu|registers_data[7][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N29
dffeas \cpu|registers_data[7][7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[7][7]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[7][6]~182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[7][7] .is_wysiwyg = "true";
defparam \cpu|registers_data[7][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N16
cycloneive_lcell_comb \cpu|Mux22~0 (
// Equation(s):
// \cpu|Mux22~0_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7] & ((\cpu|registers_data[11][7]~q ))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7] & (\cpu|registers_data[3][7]~q ))

	.dataa(\cpu|registers_data[3][7]~q ),
	.datab(gnd),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datad(\cpu|registers_data[11][7]~q ),
	.cin(gnd),
	.combout(\cpu|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux22~0 .lut_mask = 16'hFA0A;
defparam \cpu|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N26
cycloneive_lcell_comb \cpu|Mux23~0 (
// Equation(s):
// \cpu|Mux23~0_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7] & ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]) # ((\cpu|registers_data[9][7]~q )))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a 
// [7] & (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6] & ((\cpu|registers_data[1][7]~q ))))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datac(\cpu|registers_data[9][7]~q ),
	.datad(\cpu|registers_data[1][7]~q ),
	.cin(gnd),
	.combout(\cpu|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux23~0 .lut_mask = 16'hB9A8;
defparam \cpu|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N20
cycloneive_lcell_comb \cpu|Mux23~1 (
// Equation(s):
// \cpu|Mux23~1_combout  = (\cpu|Mux23~0_combout  & (((\cpu|registers_data[13][7]~q )) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]))) # (!\cpu|Mux23~0_combout  & (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6] & 
// (\cpu|registers_data[5][7]~q )))

	.dataa(\cpu|Mux23~0_combout ),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datac(\cpu|registers_data[5][7]~q ),
	.datad(\cpu|registers_data[13][7]~q ),
	.cin(gnd),
	.combout(\cpu|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux23~1 .lut_mask = 16'hEA62;
defparam \cpu|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N16
cycloneive_lcell_comb \cpu|Mux23~4 (
// Equation(s):
// \cpu|Mux23~4_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6] & ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7]) # ((\cpu|registers_data[6][7]~q )))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a 
// [6] & (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7] & (\cpu|registers_data[2][7]~q )))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datac(\cpu|registers_data[2][7]~q ),
	.datad(\cpu|registers_data[6][7]~q ),
	.cin(gnd),
	.combout(\cpu|Mux23~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux23~4 .lut_mask = 16'hBA98;
defparam \cpu|Mux23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N2
cycloneive_lcell_comb \cpu|Mux23~5 (
// Equation(s):
// \cpu|Mux23~5_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7] & ((\cpu|Mux23~4_combout  & ((\cpu|registers_data[14][7]~q ))) # (!\cpu|Mux23~4_combout  & (\cpu|registers_data[10][7]~q )))) # 
// (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7] & (((\cpu|Mux23~4_combout ))))

	.dataa(\cpu|registers_data[10][7]~q ),
	.datab(\cpu|registers_data[14][7]~q ),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datad(\cpu|Mux23~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux23~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux23~5 .lut_mask = 16'hCFA0;
defparam \cpu|Mux23~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N12
cycloneive_lcell_comb \cpu|Mux23~6 (
// Equation(s):
// \cpu|Mux23~6_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7] & ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]) # ((\cpu|registers_data[8][7]~q )))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a 
// [7] & (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6] & ((\cpu|registers_data[0][7]~q ))))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datac(\cpu|registers_data[8][7]~q ),
	.datad(\cpu|registers_data[0][7]~q ),
	.cin(gnd),
	.combout(\cpu|Mux23~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux23~6 .lut_mask = 16'hB9A8;
defparam \cpu|Mux23~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N6
cycloneive_lcell_comb \cpu|Mux23~7 (
// Equation(s):
// \cpu|Mux23~7_combout  = (\cpu|Mux23~6_combout  & (((\cpu|registers_data[12][7]~q )) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]))) # (!\cpu|Mux23~6_combout  & (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6] & 
// (\cpu|registers_data[4][7]~q )))

	.dataa(\cpu|Mux23~6_combout ),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datac(\cpu|registers_data[4][7]~q ),
	.datad(\cpu|registers_data[12][7]~q ),
	.cin(gnd),
	.combout(\cpu|Mux23~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux23~7 .lut_mask = 16'hEA62;
defparam \cpu|Mux23~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N20
cycloneive_lcell_comb \cpu|Mux23~8 (
// Equation(s):
// \cpu|Mux23~8_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [5] & (\cpu|Mux23~5_combout )) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [5] & ((\cpu|Mux23~7_combout )))

	.dataa(\cpu|Mux23~5_combout ),
	.datab(gnd),
	.datac(\cpu|Mux23~7_combout ),
	.datad(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.cin(gnd),
	.combout(\cpu|Mux23~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux23~8 .lut_mask = 16'hAAF0;
defparam \cpu|Mux23~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N12
cycloneive_lcell_comb \cpu|Mux24~0 (
// Equation(s):
// \cpu|Mux24~0_combout  = (\cpu|Mux30~1_combout  & (!\cpu|Mux30~2_combout )) # (!\cpu|Mux30~1_combout  & ((\cpu|Mux30~2_combout  & (\cpu|Mux23~1_combout )) # (!\cpu|Mux30~2_combout  & ((\cpu|Mux23~8_combout )))))

	.dataa(\cpu|Mux30~1_combout ),
	.datab(\cpu|Mux30~2_combout ),
	.datac(\cpu|Mux23~1_combout ),
	.datad(\cpu|Mux23~8_combout ),
	.cin(gnd),
	.combout(\cpu|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux24~0 .lut_mask = 16'h7362;
defparam \cpu|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N6
cycloneive_lcell_comb \cpu|Mux24~1 (
// Equation(s):
// \cpu|Mux24~1_combout  = (\cpu|Mux30~0_combout  & ((\cpu|Mux24~0_combout  & ((\cpu|Mux22~0_combout ))) # (!\cpu|Mux24~0_combout  & (\cpu|registers_data[7][7]~q )))) # (!\cpu|Mux30~0_combout  & (((\cpu|Mux24~0_combout ))))

	.dataa(\cpu|registers_data[7][7]~q ),
	.datab(\cpu|Mux22~0_combout ),
	.datac(\cpu|Mux30~0_combout ),
	.datad(\cpu|Mux24~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux24~1 .lut_mask = 16'hCFA0;
defparam \cpu|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N18
cycloneive_lcell_comb \cpu|registers_data[15][6]~332 (
// Equation(s):
// \cpu|registers_data[15][6]~332_combout  = (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & (\cpu|Mux24~1_combout  & (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & \RAM1|altsyncram_component|auto_generated|altsyncram1|q_a 
// [1])))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datab(\cpu|Mux24~1_combout ),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datad(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.cin(gnd),
	.combout(\cpu|registers_data[15][6]~332_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[15][6]~332 .lut_mask = 16'h4000;
defparam \cpu|registers_data[15][6]~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N4
cycloneive_lcell_comb \cpu|registers_data[15][6]~336 (
// Equation(s):
// \cpu|registers_data[15][6]~336_combout  = (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & (\cpu|Decoder1~15_combout  & ((\cpu|registers_data[15][6]~335_combout ) # (\cpu|registers_data[15][6]~332_combout ))))

	.dataa(\cpu|registers_data[15][6]~335_combout ),
	.datab(\cpu|registers_data[15][6]~332_combout ),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datad(\cpu|Decoder1~15_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[15][6]~336_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[15][6]~336 .lut_mask = 16'h0E00;
defparam \cpu|registers_data[15][6]~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N2
cycloneive_lcell_comb \cpu|registers_data[15][6]~340 (
// Equation(s):
// \cpu|registers_data[15][6]~340_combout  = (\cpu|registers_data[15][6]~331_combout ) # ((!\cpu|instruction [13] & ((\cpu|registers_data[15][6]~339_combout ) # (\cpu|registers_data[15][6]~336_combout ))))

	.dataa(\cpu|registers_data[15][6]~339_combout ),
	.datab(\cpu|registers_data[15][6]~331_combout ),
	.datac(\cpu|instruction [13]),
	.datad(\cpu|registers_data[15][6]~336_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[15][6]~340_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[15][6]~340 .lut_mask = 16'hCFCE;
defparam \cpu|registers_data[15][6]~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N20
cycloneive_lcell_comb \cpu|registers_data[15][7]~280 (
// Equation(s):
// \cpu|registers_data[15][7]~280_combout  = (\cpu|Equal2~0_combout  & ((\cpu|registers_data~99_combout ) # ((\cpu|instruction [14] & \cpu|instruction [13]))))

	.dataa(\cpu|registers_data~99_combout ),
	.datab(\cpu|Equal2~0_combout ),
	.datac(\cpu|instruction [14]),
	.datad(\cpu|instruction [13]),
	.cin(gnd),
	.combout(\cpu|registers_data[15][7]~280_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[15][7]~280 .lut_mask = 16'hC888;
defparam \cpu|registers_data[15][7]~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N26
cycloneive_lcell_comb \cpu|registers_data[15][6]~341 (
// Equation(s):
// \cpu|registers_data[15][6]~341_combout  = (\cpu|registers_data[15][6]~340_combout  & ((\cpu|registers_data[15][7]~280_combout ) # ((\cpu|registers_data[15][6]~q  & \cpu|registers_data[15][6]~291_combout )))) # (!\cpu|registers_data[15][6]~340_combout  & 
// (((\cpu|registers_data[15][6]~q  & \cpu|registers_data[15][6]~291_combout ))))

	.dataa(\cpu|registers_data[15][6]~340_combout ),
	.datab(\cpu|registers_data[15][7]~280_combout ),
	.datac(\cpu|registers_data[15][6]~q ),
	.datad(\cpu|registers_data[15][6]~291_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[15][6]~341_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[15][6]~341 .lut_mask = 16'hF888;
defparam \cpu|registers_data[15][6]~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N27
dffeas \cpu|registers_data[15][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[15][6]~341_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[15][6] .is_wysiwyg = "true";
defparam \cpu|registers_data[15][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N4
cycloneive_lcell_comb \cpu|Mux8~9 (
// Equation(s):
// \cpu|Mux8~9_combout  = (\cpu|Mux8~8_combout  & (((\cpu|registers_data[15][6]~q ) # (!\cpu|instruction [11])))) # (!\cpu|Mux8~8_combout  & (\cpu|registers_data[11][6]~q  & ((\cpu|instruction [11]))))

	.dataa(\cpu|Mux8~8_combout ),
	.datab(\cpu|registers_data[11][6]~q ),
	.datac(\cpu|registers_data[15][6]~q ),
	.datad(\cpu|instruction [11]),
	.cin(gnd),
	.combout(\cpu|Mux8~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux8~9 .lut_mask = 16'hE4AA;
defparam \cpu|Mux8~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N28
cycloneive_lcell_comb \cpu|Mux8~1 (
// Equation(s):
// \cpu|Mux8~1_combout  = (\cpu|instruction [11] & (\cpu|instruction [10])) # (!\cpu|instruction [11] & ((\cpu|instruction [10] & (\cpu|registers_data[5][6]~q )) # (!\cpu|instruction [10] & ((\cpu|registers_data[1][6]~q )))))

	.dataa(\cpu|instruction [11]),
	.datab(\cpu|instruction [10]),
	.datac(\cpu|registers_data[5][6]~q ),
	.datad(\cpu|registers_data[1][6]~q ),
	.cin(gnd),
	.combout(\cpu|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux8~1 .lut_mask = 16'hD9C8;
defparam \cpu|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N6
cycloneive_lcell_comb \cpu|Mux8~2 (
// Equation(s):
// \cpu|Mux8~2_combout  = (\cpu|instruction [11] & ((\cpu|Mux8~1_combout  & (\cpu|registers_data[13][6]~q )) # (!\cpu|Mux8~1_combout  & ((\cpu|registers_data[9][6]~q ))))) # (!\cpu|instruction [11] & (((\cpu|Mux8~1_combout ))))

	.dataa(\cpu|registers_data[13][6]~q ),
	.datab(\cpu|registers_data[9][6]~q ),
	.datac(\cpu|instruction [11]),
	.datad(\cpu|Mux8~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux8~2 .lut_mask = 16'hAFC0;
defparam \cpu|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N22
cycloneive_lcell_comb \cpu|Mux8~10 (
// Equation(s):
// \cpu|Mux8~10_combout  = (\cpu|Mux8~7_combout  & (((\cpu|Mux8~9_combout )) # (!\cpu|instruction [8]))) # (!\cpu|Mux8~7_combout  & (\cpu|instruction [8] & ((\cpu|Mux8~2_combout ))))

	.dataa(\cpu|Mux8~7_combout ),
	.datab(\cpu|instruction [8]),
	.datac(\cpu|Mux8~9_combout ),
	.datad(\cpu|Mux8~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux8~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux8~10 .lut_mask = 16'hE6A2;
defparam \cpu|Mux8~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N14
cycloneive_lcell_comb \cpu|Add3~8 (
// Equation(s):
// \cpu|Add3~8_combout  = ((\cpu|Mux10~10_combout  $ (\cpu|Mux17~9_combout  $ (!\cpu|Add3~7 )))) # (GND)
// \cpu|Add3~9  = CARRY((\cpu|Mux10~10_combout  & ((\cpu|Mux17~9_combout ) # (!\cpu|Add3~7 ))) # (!\cpu|Mux10~10_combout  & (\cpu|Mux17~9_combout  & !\cpu|Add3~7 )))

	.dataa(\cpu|Mux10~10_combout ),
	.datab(\cpu|Mux17~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add3~7 ),
	.combout(\cpu|Add3~8_combout ),
	.cout(\cpu|Add3~9 ));
// synopsys translate_off
defparam \cpu|Add3~8 .lut_mask = 16'h698E;
defparam \cpu|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N16
cycloneive_lcell_comb \cpu|Add3~10 (
// Equation(s):
// \cpu|Add3~10_combout  = (\cpu|Mux9~10_combout  & ((\cpu|Mux16~9_combout  & (\cpu|Add3~9  & VCC)) # (!\cpu|Mux16~9_combout  & (!\cpu|Add3~9 )))) # (!\cpu|Mux9~10_combout  & ((\cpu|Mux16~9_combout  & (!\cpu|Add3~9 )) # (!\cpu|Mux16~9_combout  & 
// ((\cpu|Add3~9 ) # (GND)))))
// \cpu|Add3~11  = CARRY((\cpu|Mux9~10_combout  & (!\cpu|Mux16~9_combout  & !\cpu|Add3~9 )) # (!\cpu|Mux9~10_combout  & ((!\cpu|Add3~9 ) # (!\cpu|Mux16~9_combout ))))

	.dataa(\cpu|Mux9~10_combout ),
	.datab(\cpu|Mux16~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add3~9 ),
	.combout(\cpu|Add3~10_combout ),
	.cout(\cpu|Add3~11 ));
// synopsys translate_off
defparam \cpu|Add3~10 .lut_mask = 16'h9617;
defparam \cpu|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N18
cycloneive_lcell_comb \cpu|Add3~12 (
// Equation(s):
// \cpu|Add3~12_combout  = ((\cpu|Mux8~10_combout  $ (\cpu|Mux15~9_combout  $ (!\cpu|Add3~11 )))) # (GND)
// \cpu|Add3~13  = CARRY((\cpu|Mux8~10_combout  & ((\cpu|Mux15~9_combout ) # (!\cpu|Add3~11 ))) # (!\cpu|Mux8~10_combout  & (\cpu|Mux15~9_combout  & !\cpu|Add3~11 )))

	.dataa(\cpu|Mux8~10_combout ),
	.datab(\cpu|Mux15~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add3~11 ),
	.combout(\cpu|Add3~12_combout ),
	.cout(\cpu|Add3~13 ));
// synopsys translate_off
defparam \cpu|Add3~12 .lut_mask = 16'h698E;
defparam \cpu|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N20
cycloneive_lcell_comb \cpu|Add3~14 (
// Equation(s):
// \cpu|Add3~14_combout  = (\cpu|Mux23~9_combout  & ((\cpu|Mux22~10_combout  & (\cpu|Add3~13  & VCC)) # (!\cpu|Mux22~10_combout  & (!\cpu|Add3~13 )))) # (!\cpu|Mux23~9_combout  & ((\cpu|Mux22~10_combout  & (!\cpu|Add3~13 )) # (!\cpu|Mux22~10_combout  & 
// ((\cpu|Add3~13 ) # (GND)))))
// \cpu|Add3~15  = CARRY((\cpu|Mux23~9_combout  & (!\cpu|Mux22~10_combout  & !\cpu|Add3~13 )) # (!\cpu|Mux23~9_combout  & ((!\cpu|Add3~13 ) # (!\cpu|Mux22~10_combout ))))

	.dataa(\cpu|Mux23~9_combout ),
	.datab(\cpu|Mux22~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add3~13 ),
	.combout(\cpu|Add3~14_combout ),
	.cout(\cpu|Add3~15 ));
// synopsys translate_off
defparam \cpu|Add3~14 .lut_mask = 16'h9617;
defparam \cpu|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N14
cycloneive_lcell_comb \cpu|registers_data~363 (
// Equation(s):
// \cpu|registers_data~363_combout  = (\cpu|Add3~14_combout  & (!\cpu|Equal15~0_combout  & (\cpu|registers_data~54_combout  & \cpu|Equal15~1_combout )))

	.dataa(\cpu|Add3~14_combout ),
	.datab(\cpu|Equal15~0_combout ),
	.datac(\cpu|registers_data~54_combout ),
	.datad(\cpu|Equal15~1_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~363_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~363 .lut_mask = 16'h2000;
defparam \cpu|registers_data~363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N4
cycloneive_lcell_comb \cpu|registers_data~295 (
// Equation(s):
// \cpu|registers_data~295_combout  = ((\cpu|registers_data~357_combout  & \cpu|registers_data[2][7]~q )) # (!\cpu|registers_data~157_combout )

	.dataa(gnd),
	.datab(\cpu|registers_data~157_combout ),
	.datac(\cpu|registers_data~357_combout ),
	.datad(\cpu|registers_data[2][7]~q ),
	.cin(gnd),
	.combout(\cpu|registers_data~295_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~295 .lut_mask = 16'hF333;
defparam \cpu|registers_data~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N6
cycloneive_lcell_comb \cpu|registers_data~296 (
// Equation(s):
// \cpu|registers_data~296_combout  = (\cpu|registers_data~363_combout ) # (((\cpu|registers_data~295_combout ) # (!\cpu|registers_data~266_combout )) # (!\cpu|registers_data~269_combout ))

	.dataa(\cpu|registers_data~363_combout ),
	.datab(\cpu|registers_data~269_combout ),
	.datac(\cpu|registers_data~295_combout ),
	.datad(\cpu|registers_data~266_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~296_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~296 .lut_mask = 16'hFBFF;
defparam \cpu|registers_data~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N22
cycloneive_lcell_comb \cpu|registers_data[2][7]~feeder (
// Equation(s):
// \cpu|registers_data[2][7]~feeder_combout  = \cpu|registers_data~296_combout 

	.dataa(gnd),
	.datab(\cpu|registers_data~296_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|registers_data[2][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[2][7]~feeder .lut_mask = 16'hCCCC;
defparam \cpu|registers_data[2][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N23
dffeas \cpu|registers_data[2][7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[2][7]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[2][7]~202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[2][7] .is_wysiwyg = "true";
defparam \cpu|registers_data[2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N20
cycloneive_lcell_comb \cpu|Mux22~3 (
// Equation(s):
// \cpu|Mux22~3_combout  = (\cpu|instruction [10] & ((\cpu|instruction [11]) # ((\cpu|registers_data[6][7]~q )))) # (!\cpu|instruction [10] & (!\cpu|instruction [11] & (\cpu|registers_data[2][7]~q )))

	.dataa(\cpu|instruction [10]),
	.datab(\cpu|instruction [11]),
	.datac(\cpu|registers_data[2][7]~q ),
	.datad(\cpu|registers_data[6][7]~q ),
	.cin(gnd),
	.combout(\cpu|Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux22~3 .lut_mask = 16'hBA98;
defparam \cpu|Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N6
cycloneive_lcell_comb \cpu|Mux22~4 (
// Equation(s):
// \cpu|Mux22~4_combout  = (\cpu|instruction [11] & ((\cpu|Mux22~3_combout  & ((\cpu|registers_data[14][7]~q ))) # (!\cpu|Mux22~3_combout  & (\cpu|registers_data[10][7]~q )))) # (!\cpu|instruction [11] & (((\cpu|Mux22~3_combout ))))

	.dataa(\cpu|registers_data[10][7]~q ),
	.datab(\cpu|instruction [11]),
	.datac(\cpu|registers_data[14][7]~q ),
	.datad(\cpu|Mux22~3_combout ),
	.cin(gnd),
	.combout(\cpu|Mux22~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux22~4 .lut_mask = 16'hF388;
defparam \cpu|Mux22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N0
cycloneive_lcell_comb \cpu|Mux22~5 (
// Equation(s):
// \cpu|Mux22~5_combout  = (\cpu|instruction [11] & (((\cpu|instruction [10])))) # (!\cpu|instruction [11] & ((\cpu|instruction [10] & ((\cpu|registers_data[4][7]~q ))) # (!\cpu|instruction [10] & (\cpu|registers_data[0][7]~q ))))

	.dataa(\cpu|registers_data[0][7]~q ),
	.datab(\cpu|instruction [11]),
	.datac(\cpu|instruction [10]),
	.datad(\cpu|registers_data[4][7]~q ),
	.cin(gnd),
	.combout(\cpu|Mux22~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux22~5 .lut_mask = 16'hF2C2;
defparam \cpu|Mux22~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N18
cycloneive_lcell_comb \cpu|Mux22~6 (
// Equation(s):
// \cpu|Mux22~6_combout  = (\cpu|instruction [11] & ((\cpu|Mux22~5_combout  & ((\cpu|registers_data[12][7]~q ))) # (!\cpu|Mux22~5_combout  & (\cpu|registers_data[8][7]~q )))) # (!\cpu|instruction [11] & (((\cpu|Mux22~5_combout ))))

	.dataa(\cpu|registers_data[8][7]~q ),
	.datab(\cpu|instruction [11]),
	.datac(\cpu|registers_data[12][7]~q ),
	.datad(\cpu|Mux22~5_combout ),
	.cin(gnd),
	.combout(\cpu|Mux22~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux22~6 .lut_mask = 16'hF388;
defparam \cpu|Mux22~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N12
cycloneive_lcell_comb \cpu|Mux22~7 (
// Equation(s):
// \cpu|Mux22~7_combout  = (\cpu|instruction [9] & ((\cpu|instruction [8]) # ((\cpu|Mux22~4_combout )))) # (!\cpu|instruction [9] & (!\cpu|instruction [8] & ((\cpu|Mux22~6_combout ))))

	.dataa(\cpu|instruction [9]),
	.datab(\cpu|instruction [8]),
	.datac(\cpu|Mux22~4_combout ),
	.datad(\cpu|Mux22~6_combout ),
	.cin(gnd),
	.combout(\cpu|Mux22~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux22~7 .lut_mask = 16'hB9A8;
defparam \cpu|Mux22~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N26
cycloneive_lcell_comb \cpu|Mux22~8 (
// Equation(s):
// \cpu|Mux22~8_combout  = (\cpu|instruction [11] & (((\cpu|instruction [10])))) # (!\cpu|instruction [11] & ((\cpu|instruction [10] & (\cpu|registers_data[7][7]~q )) # (!\cpu|instruction [10] & ((\cpu|registers_data[3][7]~q )))))

	.dataa(\cpu|instruction [11]),
	.datab(\cpu|registers_data[7][7]~q ),
	.datac(\cpu|registers_data[3][7]~q ),
	.datad(\cpu|instruction [10]),
	.cin(gnd),
	.combout(\cpu|Mux22~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux22~8 .lut_mask = 16'hEE50;
defparam \cpu|Mux22~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N30
cycloneive_lcell_comb \cpu|Mux22~9 (
// Equation(s):
// \cpu|Mux22~9_combout  = (\cpu|Mux22~8_combout  & (((\cpu|registers_data[15][7]~q )) # (!\cpu|instruction [11]))) # (!\cpu|Mux22~8_combout  & (\cpu|instruction [11] & ((\cpu|registers_data[11][7]~q ))))

	.dataa(\cpu|Mux22~8_combout ),
	.datab(\cpu|instruction [11]),
	.datac(\cpu|registers_data[15][7]~q ),
	.datad(\cpu|registers_data[11][7]~q ),
	.cin(gnd),
	.combout(\cpu|Mux22~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux22~9 .lut_mask = 16'hE6A2;
defparam \cpu|Mux22~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N28
cycloneive_lcell_comb \cpu|Mux22~1 (
// Equation(s):
// \cpu|Mux22~1_combout  = (\cpu|instruction [10] & ((\cpu|registers_data[5][7]~q ) # ((\cpu|instruction [11])))) # (!\cpu|instruction [10] & (((\cpu|registers_data[1][7]~q  & !\cpu|instruction [11]))))

	.dataa(\cpu|registers_data[5][7]~q ),
	.datab(\cpu|registers_data[1][7]~q ),
	.datac(\cpu|instruction [10]),
	.datad(\cpu|instruction [11]),
	.cin(gnd),
	.combout(\cpu|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux22~1 .lut_mask = 16'hF0AC;
defparam \cpu|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N6
cycloneive_lcell_comb \cpu|Mux22~2 (
// Equation(s):
// \cpu|Mux22~2_combout  = (\cpu|instruction [11] & ((\cpu|Mux22~1_combout  & (\cpu|registers_data[13][7]~q )) # (!\cpu|Mux22~1_combout  & ((\cpu|registers_data[9][7]~q ))))) # (!\cpu|instruction [11] & (((\cpu|Mux22~1_combout ))))

	.dataa(\cpu|registers_data[13][7]~q ),
	.datab(\cpu|instruction [11]),
	.datac(\cpu|registers_data[9][7]~q ),
	.datad(\cpu|Mux22~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux22~2 .lut_mask = 16'hBBC0;
defparam \cpu|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N8
cycloneive_lcell_comb \cpu|Mux22~10 (
// Equation(s):
// \cpu|Mux22~10_combout  = (\cpu|Mux22~7_combout  & (((\cpu|Mux22~9_combout )) # (!\cpu|instruction [8]))) # (!\cpu|Mux22~7_combout  & (\cpu|instruction [8] & ((\cpu|Mux22~2_combout ))))

	.dataa(\cpu|Mux22~7_combout ),
	.datab(\cpu|instruction [8]),
	.datac(\cpu|Mux22~9_combout ),
	.datad(\cpu|Mux22~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux22~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux22~10 .lut_mask = 16'hE6A2;
defparam \cpu|Mux22~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N8
cycloneive_lcell_comb \cpu|registers_data~52 (
// Equation(s):
// \cpu|registers_data~52_combout  = (!\cpu|Equal15~0_combout  & \cpu|Equal15~1_combout )

	.dataa(\cpu|Equal15~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Equal15~1_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~52_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~52 .lut_mask = 16'h5500;
defparam \cpu|registers_data~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N12
cycloneive_lcell_comb \cpu|registers_data~156 (
// Equation(s):
// \cpu|registers_data~156_combout  = (\cpu|registers_data~79_combout  & (\cpu|registers_data~52_combout  & (\cpu|Mux22~10_combout  $ (\cpu|Mux23~9_combout ))))

	.dataa(\cpu|registers_data~79_combout ),
	.datab(\cpu|Mux22~10_combout ),
	.datac(\cpu|Mux23~9_combout ),
	.datad(\cpu|registers_data~52_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~156_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~156 .lut_mask = 16'h2800;
defparam \cpu|registers_data~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N0
cycloneive_lcell_comb \cpu|Mux32~2 (
// Equation(s):
// \cpu|Mux32~2_combout  = (\cpu|instruction [8] & (\cpu|registers_data[2][7]~q )) # (!\cpu|instruction [8] & ((\cpu|registers_data[0][7]~q )))

	.dataa(\cpu|instruction [8]),
	.datab(gnd),
	.datac(\cpu|registers_data[2][7]~q ),
	.datad(\cpu|registers_data[0][7]~q ),
	.cin(gnd),
	.combout(\cpu|Mux32~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux32~2 .lut_mask = 16'hF5A0;
defparam \cpu|Mux32~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N30
cycloneive_lcell_comb \cpu|Mux32~1 (
// Equation(s):
// \cpu|Mux32~1_combout  = (\cpu|instruction [8] & ((\cpu|registers_data[6][7]~q ))) # (!\cpu|instruction [8] & (\cpu|registers_data[4][7]~q ))

	.dataa(\cpu|instruction [8]),
	.datab(gnd),
	.datac(\cpu|registers_data[4][7]~q ),
	.datad(\cpu|registers_data[6][7]~q ),
	.cin(gnd),
	.combout(\cpu|Mux32~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux32~1 .lut_mask = 16'hFA50;
defparam \cpu|Mux32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N18
cycloneive_lcell_comb \cpu|Mux32~3 (
// Equation(s):
// \cpu|Mux32~3_combout  = (\cpu|instruction [10] & (((\cpu|instruction [9])))) # (!\cpu|instruction [10] & ((\cpu|instruction [9] & ((\cpu|Mux32~1_combout ))) # (!\cpu|instruction [9] & (\cpu|Mux32~2_combout ))))

	.dataa(\cpu|instruction [10]),
	.datab(\cpu|Mux32~2_combout ),
	.datac(\cpu|Mux32~1_combout ),
	.datad(\cpu|instruction [9]),
	.cin(gnd),
	.combout(\cpu|Mux32~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux32~3 .lut_mask = 16'hFA44;
defparam \cpu|Mux32~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N4
cycloneive_lcell_comb \cpu|Mux32~0 (
// Equation(s):
// \cpu|Mux32~0_combout  = (\cpu|instruction [8] & (\cpu|registers_data[10][7]~q )) # (!\cpu|instruction [8] & ((\cpu|registers_data[8][7]~q )))

	.dataa(\cpu|instruction [8]),
	.datab(\cpu|registers_data[10][7]~q ),
	.datac(gnd),
	.datad(\cpu|registers_data[8][7]~q ),
	.cin(gnd),
	.combout(\cpu|Mux32~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux32~0 .lut_mask = 16'hDD88;
defparam \cpu|Mux32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N28
cycloneive_lcell_comb \cpu|Mux32~4 (
// Equation(s):
// \cpu|Mux32~4_combout  = (\cpu|instruction [8] & ((\cpu|registers_data[14][7]~q ))) # (!\cpu|instruction [8] & (\cpu|registers_data[12][7]~q ))

	.dataa(\cpu|registers_data[12][7]~q ),
	.datab(gnd),
	.datac(\cpu|registers_data[14][7]~q ),
	.datad(\cpu|instruction [8]),
	.cin(gnd),
	.combout(\cpu|Mux32~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux32~4 .lut_mask = 16'hF0AA;
defparam \cpu|Mux32~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N16
cycloneive_lcell_comb \cpu|Mux32~5 (
// Equation(s):
// \cpu|Mux32~5_combout  = (\cpu|instruction [10] & ((\cpu|Mux32~3_combout  & ((\cpu|Mux32~4_combout ))) # (!\cpu|Mux32~3_combout  & (\cpu|Mux32~0_combout )))) # (!\cpu|instruction [10] & (\cpu|Mux32~3_combout ))

	.dataa(\cpu|instruction [10]),
	.datab(\cpu|Mux32~3_combout ),
	.datac(\cpu|Mux32~0_combout ),
	.datad(\cpu|Mux32~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux32~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux32~5 .lut_mask = 16'hEC64;
defparam \cpu|Mux32~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N17
dffeas \cpu|chip8_dtimer[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|Mux32~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|chip8_dtimer[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|chip8_dtimer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|chip8_dtimer[7] .is_wysiwyg = "true";
defparam \cpu|chip8_dtimer[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N30
cycloneive_lcell_comb \cpu|registers_data~153 (
// Equation(s):
// \cpu|registers_data~153_combout  = (\cpu|always0~2_combout  & (\cpu|registers_data~62_combout  & ((\cpu|Mux23~9_combout ) # (\cpu|Mux22~10_combout ))))

	.dataa(\cpu|Mux23~9_combout ),
	.datab(\cpu|Mux22~10_combout ),
	.datac(\cpu|always0~2_combout ),
	.datad(\cpu|registers_data~62_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~153_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~153 .lut_mask = 16'hE000;
defparam \cpu|registers_data~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N20
cycloneive_lcell_comb \cpu|registers_data~68 (
// Equation(s):
// \cpu|registers_data~68_combout  = (\cpu|always0~0_combout  & (!\cpu|Equal15~0_combout  & (\cpu|Equal27~0_combout  & !\cpu|Equal15~1_combout )))

	.dataa(\cpu|always0~0_combout ),
	.datab(\cpu|Equal15~0_combout ),
	.datac(\cpu|Equal27~0_combout ),
	.datad(\cpu|Equal15~1_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~68_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~68 .lut_mask = 16'h0020;
defparam \cpu|registers_data~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N0
cycloneive_lcell_comb \cpu|registers_data~154 (
// Equation(s):
// \cpu|registers_data~154_combout  = (!\cpu|registers_data~153_combout  & ((!\cpu|registers_data~68_combout ) # (!\cpu|chip8_dtimer [7])))

	.dataa(\cpu|chip8_dtimer [7]),
	.datab(gnd),
	.datac(\cpu|registers_data~153_combout ),
	.datad(\cpu|registers_data~68_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~154_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~154 .lut_mask = 16'h050F;
defparam \cpu|registers_data~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N2
cycloneive_lcell_comb \cpu|registers_data~344 (
// Equation(s):
// \cpu|registers_data~344_combout  = (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & (\cpu|Equal15~1_combout  & (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & !\cpu|Equal15~0_combout )))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datab(\cpu|Equal15~1_combout ),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datad(\cpu|Equal15~0_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~344_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~344 .lut_mask = 16'h0004;
defparam \cpu|registers_data~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N10
cycloneive_lcell_comb \cpu|registers_data~155 (
// Equation(s):
// \cpu|registers_data~155_combout  = (\cpu|registers_data~344_combout  & (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & (\cpu|Mux23~9_combout  & \cpu|Mux22~10_combout )))

	.dataa(\cpu|registers_data~344_combout ),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datac(\cpu|Mux23~9_combout ),
	.datad(\cpu|Mux22~10_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~155_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~155 .lut_mask = 16'h2000;
defparam \cpu|registers_data~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N6
cycloneive_lcell_comb \cpu|registers_data~157 (
// Equation(s):
// \cpu|registers_data~157_combout  = (!\cpu|registers_data~156_combout  & (\cpu|registers_data~154_combout  & ((!\cpu|registers_data~155_combout ) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]))))

	.dataa(\cpu|registers_data~156_combout ),
	.datab(\cpu|registers_data~154_combout ),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datad(\cpu|registers_data~155_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~157_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~157 .lut_mask = 16'h0444;
defparam \cpu|registers_data~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N12
cycloneive_lcell_comb \cpu|registers_data~158 (
// Equation(s):
// \cpu|registers_data~158_combout  = (\cpu|registers_data~157_combout  & (((!\cpu|Equal26~1_combout ) # (!\cpu|Add4~14_combout )) # (!\cpu|registers_data~62_combout )))

	.dataa(\cpu|registers_data~62_combout ),
	.datab(\cpu|registers_data~157_combout ),
	.datac(\cpu|Add4~14_combout ),
	.datad(\cpu|Equal26~1_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~158_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~158 .lut_mask = 16'h4CCC;
defparam \cpu|registers_data~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N22
cycloneive_lcell_comb \cpu|registers_data~168 (
// Equation(s):
// \cpu|registers_data~168_combout  = (\cpu|Equal15~1_combout ) # ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]) # ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & !\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a 
// [0])))

	.dataa(\cpu|Equal15~1_combout ),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datad(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.cin(gnd),
	.combout(\cpu|registers_data~168_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~168 .lut_mask = 16'hFAFE;
defparam \cpu|registers_data~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N0
cycloneive_lcell_comb \cpu|registers_data~169 (
// Equation(s):
// \cpu|registers_data~169_combout  = (\cpu|registers_data~168_combout ) # (((!\cpu|Add2~14_combout ) # (!\cpu|Equal15~0_combout )) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]))

	.dataa(\cpu|registers_data~168_combout ),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datac(\cpu|Equal15~0_combout ),
	.datad(\cpu|Add2~14_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~169_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~169 .lut_mask = 16'hBFFF;
defparam \cpu|registers_data~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N24
cycloneive_lcell_comb \cpu|registers_data~170 (
// Equation(s):
// \cpu|registers_data~170_combout  = (\cpu|registers_data~167_combout  & (\cpu|registers_data~169_combout  & ((!\cpu|registers_data~164_combout ) # (!\cpu|Equal26~1_combout ))))

	.dataa(\cpu|Equal26~1_combout ),
	.datab(\cpu|registers_data~167_combout ),
	.datac(\cpu|registers_data~169_combout ),
	.datad(\cpu|registers_data~164_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~170_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~170 .lut_mask = 16'h40C0;
defparam \cpu|registers_data~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N18
cycloneive_lcell_comb \cpu|registers_data~171 (
// Equation(s):
// \cpu|registers_data~171_combout  = (\cpu|registers_data~165_combout  & \cpu|registers_data~170_combout )

	.dataa(\cpu|registers_data~165_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|registers_data~170_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~171_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~171 .lut_mask = 16'hAA00;
defparam \cpu|registers_data~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N12
cycloneive_lcell_comb \cpu|registers_data~345 (
// Equation(s):
// \cpu|registers_data~345_combout  = ((\cpu|Equal15~0_combout ) # ((!\cpu|Equal15~1_combout ) # (!\cpu|registers_data~54_combout ))) # (!\cpu|Add3~14_combout )

	.dataa(\cpu|Add3~14_combout ),
	.datab(\cpu|Equal15~0_combout ),
	.datac(\cpu|registers_data~54_combout ),
	.datad(\cpu|Equal15~1_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~345_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~345 .lut_mask = 16'hDFFF;
defparam \cpu|registers_data~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N6
cycloneive_lcell_comb \cpu|registers_data~160 (
// Equation(s):
// \cpu|registers_data~160_combout  = ((!\cpu|registers_data~55_combout  & (!\cpu|registers_data~79_combout  & !\cpu|registers_data~54_combout ))) # (!\cpu|registers_data~159_combout )

	.dataa(\cpu|registers_data~55_combout ),
	.datab(\cpu|registers_data~159_combout ),
	.datac(\cpu|registers_data~79_combout ),
	.datad(\cpu|registers_data~54_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~160_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~160 .lut_mask = 16'h3337;
defparam \cpu|registers_data~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N8
cycloneive_lcell_comb \cpu|registers_data~58 (
// Equation(s):
// \cpu|registers_data~58_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & 
// \RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3])))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datad(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.cin(gnd),
	.combout(\cpu|registers_data~58_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~58 .lut_mask = 16'h2000;
defparam \cpu|registers_data~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N24
cycloneive_lcell_comb \cpu|registers_data~161 (
// Equation(s):
// \cpu|registers_data~161_combout  = ((!\cpu|registers_data~59_combout  & (!\cpu|always0~1_combout  & !\cpu|registers_data~58_combout ))) # (!\cpu|registers_data~159_combout )

	.dataa(\cpu|registers_data~59_combout ),
	.datab(\cpu|always0~1_combout ),
	.datac(\cpu|registers_data~58_combout ),
	.datad(\cpu|registers_data~159_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~161_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~161 .lut_mask = 16'h01FF;
defparam \cpu|registers_data~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N10
cycloneive_lcell_comb \cpu|registers_data~64 (
// Equation(s):
// \cpu|registers_data~64_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & 
// \RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2])))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datad(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.cin(gnd),
	.combout(\cpu|registers_data~64_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~64 .lut_mask = 16'h8000;
defparam \cpu|registers_data~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N28
cycloneive_lcell_comb \cpu|registers_data~347 (
// Equation(s):
// \cpu|registers_data~347_combout  = (!\cpu|Equal15~0_combout  & (\cpu|Equal18~0_combout  & (\cpu|Mux25~1_combout  & \cpu|Equal15~1_combout )))

	.dataa(\cpu|Equal15~0_combout ),
	.datab(\cpu|Equal18~0_combout ),
	.datac(\cpu|Mux25~1_combout ),
	.datad(\cpu|Equal15~1_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~347_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~347 .lut_mask = 16'h4000;
defparam \cpu|registers_data~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N24
cycloneive_lcell_comb \cpu|registers_data~162 (
// Equation(s):
// \cpu|registers_data~162_combout  = (!\cpu|registers_data~347_combout  & (((!\cpu|registers_data~64_combout  & !\cpu|Equal18~0_combout )) # (!\cpu|registers_data~159_combout )))

	.dataa(\cpu|registers_data~64_combout ),
	.datab(\cpu|registers_data~347_combout ),
	.datac(\cpu|Equal18~0_combout ),
	.datad(\cpu|registers_data~159_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~162_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~162 .lut_mask = 16'h0133;
defparam \cpu|registers_data~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N26
cycloneive_lcell_comb \cpu|registers_data~163 (
// Equation(s):
// \cpu|registers_data~163_combout  = (\cpu|registers_data~160_combout  & (!\cpu|registers_data~346_combout  & (\cpu|registers_data~161_combout  & \cpu|registers_data~162_combout )))

	.dataa(\cpu|registers_data~160_combout ),
	.datab(\cpu|registers_data~346_combout ),
	.datac(\cpu|registers_data~161_combout ),
	.datad(\cpu|registers_data~162_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~163_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~163 .lut_mask = 16'h2000;
defparam \cpu|registers_data~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N4
cycloneive_lcell_comb \cpu|registers_data~172 (
// Equation(s):
// \cpu|registers_data~172_combout  = (\cpu|registers_data~158_combout  & (\cpu|registers_data~171_combout  & (\cpu|registers_data~345_combout  & \cpu|registers_data~163_combout )))

	.dataa(\cpu|registers_data~158_combout ),
	.datab(\cpu|registers_data~171_combout ),
	.datac(\cpu|registers_data~345_combout ),
	.datad(\cpu|registers_data~163_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~172_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~172 .lut_mask = 16'h8000;
defparam \cpu|registers_data~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N2
cycloneive_lcell_comb \cpu|registers_data~173 (
// Equation(s):
// \cpu|registers_data~173_combout  = ((\cpu|registers_data~343_combout  & \cpu|registers_data[0][7]~q )) # (!\cpu|registers_data~172_combout )

	.dataa(\cpu|registers_data~343_combout ),
	.datab(gnd),
	.datac(\cpu|registers_data[0][7]~q ),
	.datad(\cpu|registers_data~172_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~173_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~173 .lut_mask = 16'hA0FF;
defparam \cpu|registers_data~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N3
dffeas \cpu|registers_data[0][7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data~173_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[0][7]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[0][7] .is_wysiwyg = "true";
defparam \cpu|registers_data[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N6
cycloneive_lcell_comb \cpu|Add5~0 (
// Equation(s):
// \cpu|Add5~0_combout  = (\cpu|registers_data[0][0]~q  & (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] $ (VCC))) # (!\cpu|registers_data[0][0]~q  & (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & VCC))
// \cpu|Add5~1  = CARRY((\cpu|registers_data[0][0]~q  & \RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]))

	.dataa(\cpu|registers_data[0][0]~q ),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|Add5~0_combout ),
	.cout(\cpu|Add5~1 ));
// synopsys translate_off
defparam \cpu|Add5~0 .lut_mask = 16'h6688;
defparam \cpu|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N8
cycloneive_lcell_comb \cpu|Add5~2 (
// Equation(s):
// \cpu|Add5~2_combout  = (\cpu|registers_data[0][1]~q  & ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & (\cpu|Add5~1  & VCC)) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & (!\cpu|Add5~1 )))) # 
// (!\cpu|registers_data[0][1]~q  & ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & (!\cpu|Add5~1 )) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & ((\cpu|Add5~1 ) # (GND)))))
// \cpu|Add5~3  = CARRY((\cpu|registers_data[0][1]~q  & (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & !\cpu|Add5~1 )) # (!\cpu|registers_data[0][1]~q  & ((!\cpu|Add5~1 ) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a 
// [1]))))

	.dataa(\cpu|registers_data[0][1]~q ),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add5~1 ),
	.combout(\cpu|Add5~2_combout ),
	.cout(\cpu|Add5~3 ));
// synopsys translate_off
defparam \cpu|Add5~2 .lut_mask = 16'h9617;
defparam \cpu|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N10
cycloneive_lcell_comb \cpu|Add5~4 (
// Equation(s):
// \cpu|Add5~4_combout  = ((\cpu|registers_data[0][2]~q  $ (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] $ (!\cpu|Add5~3 )))) # (GND)
// \cpu|Add5~5  = CARRY((\cpu|registers_data[0][2]~q  & ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]) # (!\cpu|Add5~3 ))) # (!\cpu|registers_data[0][2]~q  & (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & !\cpu|Add5~3 )))

	.dataa(\cpu|registers_data[0][2]~q ),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add5~3 ),
	.combout(\cpu|Add5~4_combout ),
	.cout(\cpu|Add5~5 ));
// synopsys translate_off
defparam \cpu|Add5~4 .lut_mask = 16'h698E;
defparam \cpu|Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N12
cycloneive_lcell_comb \cpu|Add5~6 (
// Equation(s):
// \cpu|Add5~6_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & ((\cpu|registers_data[0][3]~q  & (\cpu|Add5~5  & VCC)) # (!\cpu|registers_data[0][3]~q  & (!\cpu|Add5~5 )))) # 
// (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & ((\cpu|registers_data[0][3]~q  & (!\cpu|Add5~5 )) # (!\cpu|registers_data[0][3]~q  & ((\cpu|Add5~5 ) # (GND)))))
// \cpu|Add5~7  = CARRY((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & (!\cpu|registers_data[0][3]~q  & !\cpu|Add5~5 )) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & ((!\cpu|Add5~5 ) # (!\cpu|registers_data[0][3]~q 
// ))))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datab(\cpu|registers_data[0][3]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add5~5 ),
	.combout(\cpu|Add5~6_combout ),
	.cout(\cpu|Add5~7 ));
// synopsys translate_off
defparam \cpu|Add5~6 .lut_mask = 16'h9617;
defparam \cpu|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N14
cycloneive_lcell_comb \cpu|Add5~8 (
// Equation(s):
// \cpu|Add5~8_combout  = ((\cpu|registers_data[0][4]~q  $ (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4] $ (!\cpu|Add5~7 )))) # (GND)
// \cpu|Add5~9  = CARRY((\cpu|registers_data[0][4]~q  & ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4]) # (!\cpu|Add5~7 ))) # (!\cpu|registers_data[0][4]~q  & (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4] & !\cpu|Add5~7 )))

	.dataa(\cpu|registers_data[0][4]~q ),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add5~7 ),
	.combout(\cpu|Add5~8_combout ),
	.cout(\cpu|Add5~9 ));
// synopsys translate_off
defparam \cpu|Add5~8 .lut_mask = 16'h698E;
defparam \cpu|Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N16
cycloneive_lcell_comb \cpu|Add5~10 (
// Equation(s):
// \cpu|Add5~10_combout  = (\cpu|registers_data[0][5]~q  & ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [5] & (\cpu|Add5~9  & VCC)) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [5] & (!\cpu|Add5~9 )))) # 
// (!\cpu|registers_data[0][5]~q  & ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [5] & (!\cpu|Add5~9 )) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [5] & ((\cpu|Add5~9 ) # (GND)))))
// \cpu|Add5~11  = CARRY((\cpu|registers_data[0][5]~q  & (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [5] & !\cpu|Add5~9 )) # (!\cpu|registers_data[0][5]~q  & ((!\cpu|Add5~9 ) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a 
// [5]))))

	.dataa(\cpu|registers_data[0][5]~q ),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add5~9 ),
	.combout(\cpu|Add5~10_combout ),
	.cout(\cpu|Add5~11 ));
// synopsys translate_off
defparam \cpu|Add5~10 .lut_mask = 16'h9617;
defparam \cpu|Add5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N18
cycloneive_lcell_comb \cpu|Add5~12 (
// Equation(s):
// \cpu|Add5~12_combout  = ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6] $ (\cpu|registers_data[0][6]~q  $ (!\cpu|Add5~11 )))) # (GND)
// \cpu|Add5~13  = CARRY((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6] & ((\cpu|registers_data[0][6]~q ) # (!\cpu|Add5~11 ))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6] & (\cpu|registers_data[0][6]~q  & !\cpu|Add5~11 
// )))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datab(\cpu|registers_data[0][6]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add5~11 ),
	.combout(\cpu|Add5~12_combout ),
	.cout(\cpu|Add5~13 ));
// synopsys translate_off
defparam \cpu|Add5~12 .lut_mask = 16'h698E;
defparam \cpu|Add5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N20
cycloneive_lcell_comb \cpu|Add5~14 (
// Equation(s):
// \cpu|Add5~14_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7] & ((\cpu|registers_data[0][7]~q  & (\cpu|Add5~13  & VCC)) # (!\cpu|registers_data[0][7]~q  & (!\cpu|Add5~13 )))) # 
// (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7] & ((\cpu|registers_data[0][7]~q  & (!\cpu|Add5~13 )) # (!\cpu|registers_data[0][7]~q  & ((\cpu|Add5~13 ) # (GND)))))
// \cpu|Add5~15  = CARRY((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7] & (!\cpu|registers_data[0][7]~q  & !\cpu|Add5~13 )) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7] & ((!\cpu|Add5~13 ) # (!\cpu|registers_data[0][7]~q 
// ))))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datab(\cpu|registers_data[0][7]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add5~13 ),
	.combout(\cpu|Add5~14_combout ),
	.cout(\cpu|Add5~15 ));
// synopsys translate_off
defparam \cpu|Add5~14 .lut_mask = 16'h9617;
defparam \cpu|Add5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N20
cycloneive_lcell_comb \cpu|pc~63 (
// Equation(s):
// \cpu|pc~63_combout  = (\cpu|pc~62_combout  & ((\cpu|Add7~12_combout ) # ((!\cpu|pc[5]~48_combout )))) # (!\cpu|pc~62_combout  & (((\cpu|Add5~14_combout  & \cpu|pc[5]~48_combout ))))

	.dataa(\cpu|Add7~12_combout ),
	.datab(\cpu|pc~62_combout ),
	.datac(\cpu|Add5~14_combout ),
	.datad(\cpu|pc[5]~48_combout ),
	.cin(gnd),
	.combout(\cpu|pc~63_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pc~63 .lut_mask = 16'hB8CC;
defparam \cpu|pc~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N2
cycloneive_lcell_comb \cpu|registers_data~288 (
// Equation(s):
// \cpu|registers_data~288_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0])) # 
// (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]))))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & 
// (((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]))))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datad(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.cin(gnd),
	.combout(\cpu|registers_data~288_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~288 .lut_mask = 16'hF780;
defparam \cpu|registers_data~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N10
cycloneive_lcell_comb \cpu|pc~16 (
// Equation(s):
// \cpu|pc~16_combout  = (\cpu|Equal2~0_combout  & (!\cpu|Equal15~3_combout  & !\cpu|Equal15~0_combout ))

	.dataa(\cpu|Equal2~0_combout ),
	.datab(\cpu|Equal15~3_combout ),
	.datac(gnd),
	.datad(\cpu|Equal15~0_combout ),
	.cin(gnd),
	.combout(\cpu|pc~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pc~16 .lut_mask = 16'h0022;
defparam \cpu|pc~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N28
cycloneive_lcell_comb \cpu|pc~18 (
// Equation(s):
// \cpu|pc~18_combout  = ((\cpu|pc~16_combout  & ((\cpu|registers_data~288_combout ) # (!\cpu|Equal15~1_combout )))) # (!\cpu|pc[12]~17_combout )

	.dataa(\cpu|registers_data~288_combout ),
	.datab(\cpu|pc[12]~17_combout ),
	.datac(\cpu|Equal15~1_combout ),
	.datad(\cpu|pc~16_combout ),
	.cin(gnd),
	.combout(\cpu|pc~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pc~18 .lut_mask = 16'hBF33;
defparam \cpu|pc~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N10
cycloneive_lcell_comb \cpu|Equal15~11 (
// Equation(s):
// \cpu|Equal15~11_combout  = (\cpu|instruction [15] & (!\cpu|instruction [12] & (\cpu|instruction [13] & \cpu|instruction [14])))

	.dataa(\cpu|instruction [15]),
	.datab(\cpu|instruction [12]),
	.datac(\cpu|instruction [13]),
	.datad(\cpu|instruction [14]),
	.cin(gnd),
	.combout(\cpu|Equal15~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal15~11 .lut_mask = 16'h2000;
defparam \cpu|Equal15~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N0
cycloneive_lcell_comb \cpu|always0~5 (
// Equation(s):
// \cpu|always0~5_combout  = (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6] & (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7] & (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4] & 
// !\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [5])))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.datad(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.cin(gnd),
	.combout(\cpu|always0~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|always0~5 .lut_mask = 16'h0040;
defparam \cpu|always0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N30
cycloneive_lcell_comb \cpu|always0~9 (
// Equation(s):
// \cpu|always0~9_combout  = (\cpu|Equal15~11_combout  & (\cpu|Equal18~0_combout  & \cpu|always0~5_combout ))

	.dataa(\cpu|Equal15~11_combout ),
	.datab(\cpu|Equal18~0_combout ),
	.datac(gnd),
	.datad(\cpu|always0~5_combout ),
	.cin(gnd),
	.combout(\cpu|always0~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|always0~9 .lut_mask = 16'h8800;
defparam \cpu|always0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N16
cycloneive_lcell_comb \cpu|always0~7 (
// Equation(s):
// \cpu|always0~7_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7] & (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [5] & (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4] & 
// !\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1])))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.datad(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.cin(gnd),
	.combout(\cpu|always0~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|always0~7 .lut_mask = 16'h0008;
defparam \cpu|always0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N10
cycloneive_lcell_comb \cpu|always0~8 (
// Equation(s):
// \cpu|always0~8_combout  = (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6] & (\cpu|always0~7_combout  & (\cpu|always0~2_combout  & \cpu|Equal15~11_combout )))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datab(\cpu|always0~7_combout ),
	.datac(\cpu|always0~2_combout ),
	.datad(\cpu|Equal15~11_combout ),
	.cin(gnd),
	.combout(\cpu|always0~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|always0~8 .lut_mask = 16'h4000;
defparam \cpu|always0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N8
cycloneive_lcell_comb \cpu|pc[11]~51 (
// Equation(s):
// \cpu|pc[11]~51_combout  = (\cpu|always0~4_combout ) # ((\cpu|pc[11]~6_combout  & (!\cpu|always0~9_combout  & !\cpu|always0~8_combout )))

	.dataa(\cpu|pc[11]~6_combout ),
	.datab(\cpu|always0~4_combout ),
	.datac(\cpu|always0~9_combout ),
	.datad(\cpu|always0~8_combout ),
	.cin(gnd),
	.combout(\cpu|pc[11]~51_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pc[11]~51 .lut_mask = 16'hCCCE;
defparam \cpu|pc[11]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N4
cycloneive_lcell_comb \cpu|pc[11]~52 (
// Equation(s):
// \cpu|pc[11]~52_combout  = (\cpu|Equal2~0_combout  & (((\cpu|pc~46_combout ) # (!\cpu|pc[11]~51_combout )) # (!\cpu|pc[5]~38_combout )))

	.dataa(\cpu|pc[5]~38_combout ),
	.datab(\cpu|pc~46_combout ),
	.datac(\cpu|Equal2~0_combout ),
	.datad(\cpu|pc[11]~51_combout ),
	.cin(gnd),
	.combout(\cpu|pc[11]~52_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pc[11]~52 .lut_mask = 16'hD0F0;
defparam \cpu|pc[11]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N28
cycloneive_lcell_comb \cpu|Equal2~3 (
// Equation(s):
// \cpu|Equal2~3_combout  = (!\cpu|stage [0] & !\cpu|stage [1])

	.dataa(gnd),
	.datab(\cpu|stage [0]),
	.datac(gnd),
	.datad(\cpu|stage [1]),
	.cin(gnd),
	.combout(\cpu|Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal2~3 .lut_mask = 16'h0033;
defparam \cpu|Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N22
cycloneive_lcell_comb \cpu|pc[11]~53 (
// Equation(s):
// \cpu|pc[11]~53_combout  = (!\cpu|Equal2~1_combout  & (!\cpu|Equal2~3_combout  & ((\cpu|pc[11]~52_combout ) # (!\cpu|pc~18_combout ))))

	.dataa(\cpu|pc~18_combout ),
	.datab(\cpu|pc[11]~52_combout ),
	.datac(\cpu|Equal2~1_combout ),
	.datad(\cpu|Equal2~3_combout ),
	.cin(gnd),
	.combout(\cpu|pc[11]~53_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pc[11]~53 .lut_mask = 16'h000D;
defparam \cpu|pc[11]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y15_N21
dffeas \cpu|pc[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|pc~63_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pc[11]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pc[7] .is_wysiwyg = "true";
defparam \cpu|pc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N14
cycloneive_lcell_comb \cpu|Equal2~4 (
// Equation(s):
// \cpu|Equal2~4_combout  = (!\cpu|stage [0] & (!\cpu|stage [2] & !\cpu|stage [1]))

	.dataa(\cpu|stage [0]),
	.datab(\cpu|stage [2]),
	.datac(gnd),
	.datad(\cpu|stage [1]),
	.cin(gnd),
	.combout(\cpu|Equal2~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal2~4 .lut_mask = 16'h0011;
defparam \cpu|Equal2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N2
cycloneive_lcell_comb \cpu|ram_address_out[0]~12 (
// Equation(s):
// \cpu|ram_address_out[0]~12_combout  = (\cpu|pc [0] & (\cpu|Equal2~4_combout  $ (GND))) # (!\cpu|pc [0] & (!\cpu|Equal2~4_combout  & VCC))
// \cpu|ram_address_out[0]~13  = CARRY((\cpu|pc [0] & !\cpu|Equal2~4_combout ))

	.dataa(\cpu|pc [0]),
	.datab(\cpu|Equal2~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|ram_address_out[0]~12_combout ),
	.cout(\cpu|ram_address_out[0]~13 ));
// synopsys translate_off
defparam \cpu|ram_address_out[0]~12 .lut_mask = 16'h9922;
defparam \cpu|ram_address_out[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N4
cycloneive_lcell_comb \cpu|ram_address_out[1]~14 (
// Equation(s):
// \cpu|ram_address_out[1]~14_combout  = (\cpu|pc [1] & (!\cpu|ram_address_out[0]~13 )) # (!\cpu|pc [1] & ((\cpu|ram_address_out[0]~13 ) # (GND)))
// \cpu|ram_address_out[1]~15  = CARRY((!\cpu|ram_address_out[0]~13 ) # (!\cpu|pc [1]))

	.dataa(gnd),
	.datab(\cpu|pc [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|ram_address_out[0]~13 ),
	.combout(\cpu|ram_address_out[1]~14_combout ),
	.cout(\cpu|ram_address_out[1]~15 ));
// synopsys translate_off
defparam \cpu|ram_address_out[1]~14 .lut_mask = 16'h3C3F;
defparam \cpu|ram_address_out[1]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N6
cycloneive_lcell_comb \cpu|ram_address_out[2]~16 (
// Equation(s):
// \cpu|ram_address_out[2]~16_combout  = (\cpu|pc [2] & (\cpu|ram_address_out[1]~15  $ (GND))) # (!\cpu|pc [2] & (!\cpu|ram_address_out[1]~15  & VCC))
// \cpu|ram_address_out[2]~17  = CARRY((\cpu|pc [2] & !\cpu|ram_address_out[1]~15 ))

	.dataa(gnd),
	.datab(\cpu|pc [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|ram_address_out[1]~15 ),
	.combout(\cpu|ram_address_out[2]~16_combout ),
	.cout(\cpu|ram_address_out[2]~17 ));
// synopsys translate_off
defparam \cpu|ram_address_out[2]~16 .lut_mask = 16'hC30C;
defparam \cpu|ram_address_out[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N8
cycloneive_lcell_comb \cpu|ram_address_out[3]~18 (
// Equation(s):
// \cpu|ram_address_out[3]~18_combout  = (\cpu|pc [3] & (!\cpu|ram_address_out[2]~17 )) # (!\cpu|pc [3] & ((\cpu|ram_address_out[2]~17 ) # (GND)))
// \cpu|ram_address_out[3]~19  = CARRY((!\cpu|ram_address_out[2]~17 ) # (!\cpu|pc [3]))

	.dataa(\cpu|pc [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|ram_address_out[2]~17 ),
	.combout(\cpu|ram_address_out[3]~18_combout ),
	.cout(\cpu|ram_address_out[3]~19 ));
// synopsys translate_off
defparam \cpu|ram_address_out[3]~18 .lut_mask = 16'h5A5F;
defparam \cpu|ram_address_out[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N10
cycloneive_lcell_comb \cpu|ram_address_out[4]~20 (
// Equation(s):
// \cpu|ram_address_out[4]~20_combout  = (\cpu|pc [4] & (\cpu|ram_address_out[3]~19  $ (GND))) # (!\cpu|pc [4] & (!\cpu|ram_address_out[3]~19  & VCC))
// \cpu|ram_address_out[4]~21  = CARRY((\cpu|pc [4] & !\cpu|ram_address_out[3]~19 ))

	.dataa(gnd),
	.datab(\cpu|pc [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|ram_address_out[3]~19 ),
	.combout(\cpu|ram_address_out[4]~20_combout ),
	.cout(\cpu|ram_address_out[4]~21 ));
// synopsys translate_off
defparam \cpu|ram_address_out[4]~20 .lut_mask = 16'hC30C;
defparam \cpu|ram_address_out[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N12
cycloneive_lcell_comb \cpu|ram_address_out[5]~22 (
// Equation(s):
// \cpu|ram_address_out[5]~22_combout  = (\cpu|pc [5] & (!\cpu|ram_address_out[4]~21 )) # (!\cpu|pc [5] & ((\cpu|ram_address_out[4]~21 ) # (GND)))
// \cpu|ram_address_out[5]~23  = CARRY((!\cpu|ram_address_out[4]~21 ) # (!\cpu|pc [5]))

	.dataa(\cpu|pc [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|ram_address_out[4]~21 ),
	.combout(\cpu|ram_address_out[5]~22_combout ),
	.cout(\cpu|ram_address_out[5]~23 ));
// synopsys translate_off
defparam \cpu|ram_address_out[5]~22 .lut_mask = 16'h5A5F;
defparam \cpu|ram_address_out[5]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N14
cycloneive_lcell_comb \cpu|ram_address_out[6]~24 (
// Equation(s):
// \cpu|ram_address_out[6]~24_combout  = (\cpu|pc [6] & (\cpu|ram_address_out[5]~23  $ (GND))) # (!\cpu|pc [6] & (!\cpu|ram_address_out[5]~23  & VCC))
// \cpu|ram_address_out[6]~25  = CARRY((\cpu|pc [6] & !\cpu|ram_address_out[5]~23 ))

	.dataa(gnd),
	.datab(\cpu|pc [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|ram_address_out[5]~23 ),
	.combout(\cpu|ram_address_out[6]~24_combout ),
	.cout(\cpu|ram_address_out[6]~25 ));
// synopsys translate_off
defparam \cpu|ram_address_out[6]~24 .lut_mask = 16'hC30C;
defparam \cpu|ram_address_out[6]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N16
cycloneive_lcell_comb \cpu|ram_address_out[7]~26 (
// Equation(s):
// \cpu|ram_address_out[7]~26_combout  = (\cpu|pc [7] & (!\cpu|ram_address_out[6]~25 )) # (!\cpu|pc [7] & ((\cpu|ram_address_out[6]~25 ) # (GND)))
// \cpu|ram_address_out[7]~27  = CARRY((!\cpu|ram_address_out[6]~25 ) # (!\cpu|pc [7]))

	.dataa(gnd),
	.datab(\cpu|pc [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|ram_address_out[6]~25 ),
	.combout(\cpu|ram_address_out[7]~26_combout ),
	.cout(\cpu|ram_address_out[7]~27 ));
// synopsys translate_off
defparam \cpu|ram_address_out[7]~26 .lut_mask = 16'h3C3F;
defparam \cpu|ram_address_out[7]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N8
cycloneive_lcell_comb \cpu|Equal2~5 (
// Equation(s):
// \cpu|Equal2~5_combout  = (!\cpu|stage [2] & !\cpu|stage [1])

	.dataa(gnd),
	.datab(\cpu|stage [2]),
	.datac(gnd),
	.datad(\cpu|stage [1]),
	.cin(gnd),
	.combout(\cpu|Equal2~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal2~5 .lut_mask = 16'h0033;
defparam \cpu|Equal2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N17
dffeas \cpu|ram_address_out[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|ram_address_out[7]~26_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Equal2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ram_address_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ram_address_out[7] .is_wysiwyg = "true";
defparam \cpu|ram_address_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N18
cycloneive_lcell_comb \cpu|Add7~14 (
// Equation(s):
// \cpu|Add7~14_combout  = (\cpu|pc [8] & (!\cpu|Add7~13 )) # (!\cpu|pc [8] & ((\cpu|Add7~13 ) # (GND)))
// \cpu|Add7~15  = CARRY((!\cpu|Add7~13 ) # (!\cpu|pc [8]))

	.dataa(gnd),
	.datab(\cpu|pc [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add7~13 ),
	.combout(\cpu|Add7~14_combout ),
	.cout(\cpu|Add7~15 ));
// synopsys translate_off
defparam \cpu|Add7~14 .lut_mask = 16'h3C3F;
defparam \cpu|Add7~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N22
cycloneive_lcell_comb \cpu|Add5~16 (
// Equation(s):
// \cpu|Add5~16_combout  = (\cpu|instruction [8] & (\cpu|Add5~15  $ (GND))) # (!\cpu|instruction [8] & (!\cpu|Add5~15  & VCC))
// \cpu|Add5~17  = CARRY((\cpu|instruction [8] & !\cpu|Add5~15 ))

	.dataa(gnd),
	.datab(\cpu|instruction [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add5~15 ),
	.combout(\cpu|Add5~16_combout ),
	.cout(\cpu|Add5~17 ));
// synopsys translate_off
defparam \cpu|Add5~16 .lut_mask = 16'hC30C;
defparam \cpu|Add5~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N12
cycloneive_lcell_comb \cpu|pc~64 (
// Equation(s):
// \cpu|pc~64_combout  = (\cpu|pc[5]~47_combout  & (\cpu|pc[5]~48_combout )) # (!\cpu|pc[5]~47_combout  & ((\cpu|pc[5]~48_combout  & (\cpu|Add5~16_combout )) # (!\cpu|pc[5]~48_combout  & ((\cpu|instruction [8])))))

	.dataa(\cpu|pc[5]~47_combout ),
	.datab(\cpu|pc[5]~48_combout ),
	.datac(\cpu|Add5~16_combout ),
	.datad(\cpu|instruction [8]),
	.cin(gnd),
	.combout(\cpu|pc~64_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pc~64 .lut_mask = 16'hD9C8;
defparam \cpu|pc~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N22
cycloneive_lcell_comb \cpu|Add6~12 (
// Equation(s):
// \cpu|Add6~12_combout  = (\cpu|pc [8] & (\cpu|Add6~11  $ (GND))) # (!\cpu|pc [8] & (!\cpu|Add6~11  & VCC))
// \cpu|Add6~13  = CARRY((\cpu|pc [8] & !\cpu|Add6~11 ))

	.dataa(\cpu|pc [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add6~11 ),
	.combout(\cpu|Add6~12_combout ),
	.cout(\cpu|Add6~13 ));
// synopsys translate_off
defparam \cpu|Add6~12 .lut_mask = 16'hA50A;
defparam \cpu|Add6~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N28
cycloneive_lcell_comb \cpu|pc~65 (
// Equation(s):
// \cpu|pc~65_combout  = (\cpu|pc[5]~47_combout  & ((\cpu|pc~64_combout  & (\cpu|Add7~14_combout )) # (!\cpu|pc~64_combout  & ((\cpu|Add6~12_combout ))))) # (!\cpu|pc[5]~47_combout  & (((\cpu|pc~64_combout ))))

	.dataa(\cpu|pc[5]~47_combout ),
	.datab(\cpu|Add7~14_combout ),
	.datac(\cpu|pc~64_combout ),
	.datad(\cpu|Add6~12_combout ),
	.cin(gnd),
	.combout(\cpu|pc~65_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pc~65 .lut_mask = 16'hDAD0;
defparam \cpu|pc~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N29
dffeas \cpu|pc[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|pc~65_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pc[11]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pc[8] .is_wysiwyg = "true";
defparam \cpu|pc[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N18
cycloneive_lcell_comb \cpu|ram_address_out[8]~28 (
// Equation(s):
// \cpu|ram_address_out[8]~28_combout  = (\cpu|pc [8] & (\cpu|ram_address_out[7]~27  $ (GND))) # (!\cpu|pc [8] & (!\cpu|ram_address_out[7]~27  & VCC))
// \cpu|ram_address_out[8]~29  = CARRY((\cpu|pc [8] & !\cpu|ram_address_out[7]~27 ))

	.dataa(gnd),
	.datab(\cpu|pc [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|ram_address_out[7]~27 ),
	.combout(\cpu|ram_address_out[8]~28_combout ),
	.cout(\cpu|ram_address_out[8]~29 ));
// synopsys translate_off
defparam \cpu|ram_address_out[8]~28 .lut_mask = 16'hC30C;
defparam \cpu|ram_address_out[8]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y15_N19
dffeas \cpu|ram_address_out[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|ram_address_out[8]~28_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Equal2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ram_address_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ram_address_out[8] .is_wysiwyg = "true";
defparam \cpu|ram_address_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N20
cycloneive_lcell_comb \cpu|Add7~16 (
// Equation(s):
// \cpu|Add7~16_combout  = (\cpu|pc [9] & (\cpu|Add7~15  $ (GND))) # (!\cpu|pc [9] & (!\cpu|Add7~15  & VCC))
// \cpu|Add7~17  = CARRY((\cpu|pc [9] & !\cpu|Add7~15 ))

	.dataa(\cpu|pc [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add7~15 ),
	.combout(\cpu|Add7~16_combout ),
	.cout(\cpu|Add7~17 ));
// synopsys translate_off
defparam \cpu|Add7~16 .lut_mask = 16'hA50A;
defparam \cpu|Add7~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N24
cycloneive_lcell_comb \cpu|Add6~14 (
// Equation(s):
// \cpu|Add6~14_combout  = (\cpu|pc [9] & (!\cpu|Add6~13 )) # (!\cpu|pc [9] & ((\cpu|Add6~13 ) # (GND)))
// \cpu|Add6~15  = CARRY((!\cpu|Add6~13 ) # (!\cpu|pc [9]))

	.dataa(\cpu|pc [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add6~13 ),
	.combout(\cpu|Add6~14_combout ),
	.cout(\cpu|Add6~15 ));
// synopsys translate_off
defparam \cpu|Add6~14 .lut_mask = 16'h5A5F;
defparam \cpu|Add6~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N8
cycloneive_lcell_comb \cpu|pc~66 (
// Equation(s):
// \cpu|pc~66_combout  = (\cpu|pc[5]~47_combout  & ((\cpu|Add6~14_combout ) # ((\cpu|pc[5]~48_combout )))) # (!\cpu|pc[5]~47_combout  & (((\cpu|instruction [9] & !\cpu|pc[5]~48_combout ))))

	.dataa(\cpu|pc[5]~47_combout ),
	.datab(\cpu|Add6~14_combout ),
	.datac(\cpu|instruction [9]),
	.datad(\cpu|pc[5]~48_combout ),
	.cin(gnd),
	.combout(\cpu|pc~66_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pc~66 .lut_mask = 16'hAAD8;
defparam \cpu|pc~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N24
cycloneive_lcell_comb \cpu|Add5~18 (
// Equation(s):
// \cpu|Add5~18_combout  = (\cpu|instruction [9] & (!\cpu|Add5~17 )) # (!\cpu|instruction [9] & ((\cpu|Add5~17 ) # (GND)))
// \cpu|Add5~19  = CARRY((!\cpu|Add5~17 ) # (!\cpu|instruction [9]))

	.dataa(gnd),
	.datab(\cpu|instruction [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add5~17 ),
	.combout(\cpu|Add5~18_combout ),
	.cout(\cpu|Add5~19 ));
// synopsys translate_off
defparam \cpu|Add5~18 .lut_mask = 16'h3C3F;
defparam \cpu|Add5~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N14
cycloneive_lcell_comb \cpu|pc~67 (
// Equation(s):
// \cpu|pc~67_combout  = (\cpu|pc~66_combout  & ((\cpu|Add7~16_combout ) # ((!\cpu|pc[5]~48_combout )))) # (!\cpu|pc~66_combout  & (((\cpu|Add5~18_combout  & \cpu|pc[5]~48_combout ))))

	.dataa(\cpu|Add7~16_combout ),
	.datab(\cpu|pc~66_combout ),
	.datac(\cpu|Add5~18_combout ),
	.datad(\cpu|pc[5]~48_combout ),
	.cin(gnd),
	.combout(\cpu|pc~67_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pc~67 .lut_mask = 16'hB8CC;
defparam \cpu|pc~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y15_N15
dffeas \cpu|pc[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|pc~67_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pc[11]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pc[9] .is_wysiwyg = "true";
defparam \cpu|pc[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N20
cycloneive_lcell_comb \cpu|ram_address_out[9]~30 (
// Equation(s):
// \cpu|ram_address_out[9]~30_combout  = (\cpu|pc [9] & (!\cpu|ram_address_out[8]~29 )) # (!\cpu|pc [9] & ((\cpu|ram_address_out[8]~29 ) # (GND)))
// \cpu|ram_address_out[9]~31  = CARRY((!\cpu|ram_address_out[8]~29 ) # (!\cpu|pc [9]))

	.dataa(gnd),
	.datab(\cpu|pc [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|ram_address_out[8]~29 ),
	.combout(\cpu|ram_address_out[9]~30_combout ),
	.cout(\cpu|ram_address_out[9]~31 ));
// synopsys translate_off
defparam \cpu|ram_address_out[9]~30 .lut_mask = 16'h3C3F;
defparam \cpu|ram_address_out[9]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y15_N21
dffeas \cpu|ram_address_out[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|ram_address_out[9]~30_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Equal2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ram_address_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ram_address_out[9] .is_wysiwyg = "true";
defparam \cpu|ram_address_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N26
cycloneive_lcell_comb \cpu|Add5~20 (
// Equation(s):
// \cpu|Add5~20_combout  = (\cpu|instruction [10] & (\cpu|Add5~19  $ (GND))) # (!\cpu|instruction [10] & (!\cpu|Add5~19  & VCC))
// \cpu|Add5~21  = CARRY((\cpu|instruction [10] & !\cpu|Add5~19 ))

	.dataa(gnd),
	.datab(\cpu|instruction [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add5~19 ),
	.combout(\cpu|Add5~20_combout ),
	.cout(\cpu|Add5~21 ));
// synopsys translate_off
defparam \cpu|Add5~20 .lut_mask = 16'hC30C;
defparam \cpu|Add5~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N2
cycloneive_lcell_comb \cpu|pc~68 (
// Equation(s):
// \cpu|pc~68_combout  = (\cpu|pc[5]~48_combout  & ((\cpu|Add5~20_combout ) # ((\cpu|pc[5]~47_combout )))) # (!\cpu|pc[5]~48_combout  & (((\cpu|instruction [10] & !\cpu|pc[5]~47_combout ))))

	.dataa(\cpu|pc[5]~48_combout ),
	.datab(\cpu|Add5~20_combout ),
	.datac(\cpu|instruction [10]),
	.datad(\cpu|pc[5]~47_combout ),
	.cin(gnd),
	.combout(\cpu|pc~68_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pc~68 .lut_mask = 16'hAAD8;
defparam \cpu|pc~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N22
cycloneive_lcell_comb \cpu|Add7~18 (
// Equation(s):
// \cpu|Add7~18_combout  = (\cpu|pc [10] & (!\cpu|Add7~17 )) # (!\cpu|pc [10] & ((\cpu|Add7~17 ) # (GND)))
// \cpu|Add7~19  = CARRY((!\cpu|Add7~17 ) # (!\cpu|pc [10]))

	.dataa(gnd),
	.datab(\cpu|pc [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add7~17 ),
	.combout(\cpu|Add7~18_combout ),
	.cout(\cpu|Add7~19 ));
// synopsys translate_off
defparam \cpu|Add7~18 .lut_mask = 16'h3C3F;
defparam \cpu|Add7~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N26
cycloneive_lcell_comb \cpu|Add6~16 (
// Equation(s):
// \cpu|Add6~16_combout  = (\cpu|pc [10] & (\cpu|Add6~15  $ (GND))) # (!\cpu|pc [10] & (!\cpu|Add6~15  & VCC))
// \cpu|Add6~17  = CARRY((\cpu|pc [10] & !\cpu|Add6~15 ))

	.dataa(gnd),
	.datab(\cpu|pc [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add6~15 ),
	.combout(\cpu|Add6~16_combout ),
	.cout(\cpu|Add6~17 ));
// synopsys translate_off
defparam \cpu|Add6~16 .lut_mask = 16'hC30C;
defparam \cpu|Add6~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N6
cycloneive_lcell_comb \cpu|pc~69 (
// Equation(s):
// \cpu|pc~69_combout  = (\cpu|pc~68_combout  & ((\cpu|Add7~18_combout ) # ((!\cpu|pc[5]~47_combout )))) # (!\cpu|pc~68_combout  & (((\cpu|Add6~16_combout  & \cpu|pc[5]~47_combout ))))

	.dataa(\cpu|pc~68_combout ),
	.datab(\cpu|Add7~18_combout ),
	.datac(\cpu|Add6~16_combout ),
	.datad(\cpu|pc[5]~47_combout ),
	.cin(gnd),
	.combout(\cpu|pc~69_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pc~69 .lut_mask = 16'hD8AA;
defparam \cpu|pc~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N5
dffeas \cpu|pc[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|pc~69_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|pc[11]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pc[10] .is_wysiwyg = "true";
defparam \cpu|pc[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N22
cycloneive_lcell_comb \cpu|ram_address_out[10]~32 (
// Equation(s):
// \cpu|ram_address_out[10]~32_combout  = (\cpu|pc [10] & (\cpu|ram_address_out[9]~31  $ (GND))) # (!\cpu|pc [10] & (!\cpu|ram_address_out[9]~31  & VCC))
// \cpu|ram_address_out[10]~33  = CARRY((\cpu|pc [10] & !\cpu|ram_address_out[9]~31 ))

	.dataa(\cpu|pc [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|ram_address_out[9]~31 ),
	.combout(\cpu|ram_address_out[10]~32_combout ),
	.cout(\cpu|ram_address_out[10]~33 ));
// synopsys translate_off
defparam \cpu|ram_address_out[10]~32 .lut_mask = 16'hA50A;
defparam \cpu|ram_address_out[10]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y15_N23
dffeas \cpu|ram_address_out[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|ram_address_out[10]~32_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Equal2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ram_address_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ram_address_out[10] .is_wysiwyg = "true";
defparam \cpu|ram_address_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N24
cycloneive_lcell_comb \cpu|Add7~20 (
// Equation(s):
// \cpu|Add7~20_combout  = \cpu|Add7~19  $ (!\cpu|pc [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|pc [11]),
	.cin(\cpu|Add7~19 ),
	.combout(\cpu|Add7~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add7~20 .lut_mask = 16'hF00F;
defparam \cpu|Add7~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N28
cycloneive_lcell_comb \cpu|Add5~22 (
// Equation(s):
// \cpu|Add5~22_combout  = \cpu|instruction [11] $ (\cpu|Add5~21 )

	.dataa(\cpu|instruction [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\cpu|Add5~21 ),
	.combout(\cpu|Add5~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add5~22 .lut_mask = 16'h5A5A;
defparam \cpu|Add5~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N28
cycloneive_lcell_comb \cpu|Add6~18 (
// Equation(s):
// \cpu|Add6~18_combout  = \cpu|Add6~17  $ (\cpu|pc [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|pc [11]),
	.cin(\cpu|Add6~17 ),
	.combout(\cpu|Add6~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add6~18 .lut_mask = 16'h0FF0;
defparam \cpu|Add6~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N0
cycloneive_lcell_comb \cpu|pc~70 (
// Equation(s):
// \cpu|pc~70_combout  = (\cpu|pc[5]~48_combout  & (((\cpu|pc[5]~47_combout )))) # (!\cpu|pc[5]~48_combout  & ((\cpu|pc[5]~47_combout  & (\cpu|Add6~18_combout )) # (!\cpu|pc[5]~47_combout  & ((\cpu|instruction [11])))))

	.dataa(\cpu|pc[5]~48_combout ),
	.datab(\cpu|Add6~18_combout ),
	.datac(\cpu|instruction [11]),
	.datad(\cpu|pc[5]~47_combout ),
	.cin(gnd),
	.combout(\cpu|pc~70_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pc~70 .lut_mask = 16'hEE50;
defparam \cpu|pc~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N30
cycloneive_lcell_comb \cpu|pc~71 (
// Equation(s):
// \cpu|pc~71_combout  = (\cpu|pc~70_combout  & ((\cpu|Add7~20_combout ) # ((!\cpu|pc[5]~48_combout )))) # (!\cpu|pc~70_combout  & (((\cpu|Add5~22_combout  & \cpu|pc[5]~48_combout ))))

	.dataa(\cpu|Add7~20_combout ),
	.datab(\cpu|Add5~22_combout ),
	.datac(\cpu|pc~70_combout ),
	.datad(\cpu|pc[5]~48_combout ),
	.cin(gnd),
	.combout(\cpu|pc~71_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pc~71 .lut_mask = 16'hACF0;
defparam \cpu|pc~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N7
dffeas \cpu|pc[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|pc~71_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|pc[11]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pc[11] .is_wysiwyg = "true";
defparam \cpu|pc[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N24
cycloneive_lcell_comb \cpu|ram_address_out[11]~34 (
// Equation(s):
// \cpu|ram_address_out[11]~34_combout  = \cpu|ram_address_out[10]~33  $ (\cpu|pc [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|pc [11]),
	.cin(\cpu|ram_address_out[10]~33 ),
	.combout(\cpu|ram_address_out[11]~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ram_address_out[11]~34 .lut_mask = 16'h0FF0;
defparam \cpu|ram_address_out[11]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y15_N25
dffeas \cpu|ram_address_out[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|ram_address_out[11]~34_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Equal2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ram_address_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ram_address_out[11] .is_wysiwyg = "true";
defparam \cpu|ram_address_out[11] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y19_N0
cycloneive_ram_block \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\cpu|ram_address_out [11],\cpu|ram_address_out [10],\cpu|ram_address_out [9],\cpu|ram_address_out [8],\cpu|ram_address_out [7],\cpu|ram_address_out [6],\cpu|ram_address_out [5],\cpu|ram_address_out [4],\cpu|ram_address_out [3],\cpu|ram_address_out [2],\cpu|ram_address_out [1],\cpu|ram_address_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7],\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ),
	.portbdataout(\RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_offset_in_bits = 1;
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_width_in_bits = 1;
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .init_file = "ram1.hex";
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .init_file_layout = "port_a";
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .logical_ram_name = "ram2:RAM1|altsyncram:altsyncram_component|altsyncram_7aj1:auto_generated|altsyncram_kk92:altsyncram1|ALTSYNCRAM";
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .operation_mode = "bidir_dual_port";
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_clear = "none";
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_width = 12;
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_byte_enable_clock = "none";
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clear = "none";
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clock = "clock0";
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_width = 2;
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_address = 0;
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_bit_number = 5;
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_last_address = 4095;
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_depth = 4096;
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_width = 8;
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clear = "none";
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clock = "clock1";
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_width = 12;
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_in_clock = "clock1";
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clear = "none";
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clock = "none";
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_width = 2;
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_address = 0;
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_bit_number = 5;
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_last_address = 4095;
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_depth = 4096;
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_width = 8;
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_enable_clock = "clock1";
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_write_enable_clock = "clock1";
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .ram_block_type = "M9K";
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000032222112121;
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N18
cycloneive_lcell_comb \RAM1|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\RAM1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 16'h8000;
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N10
cycloneive_lcell_comb \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 (
	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_b [7]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\RAM1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .lut_mask = 16'hAAB8;
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N28
cycloneive_lcell_comb \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datac(\RAM1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(\RAM1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1 .lut_mask = 16'hFFCF;
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N11
dffeas \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .is_wysiwyg = "true";
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y20_N0
cycloneive_ram_block \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\cpu|ram_address_out [11],\cpu|ram_address_out [10],\cpu|ram_address_out [9],\cpu|ram_address_out [8],\cpu|ram_address_out [7],\cpu|ram_address_out [6],\cpu|ram_address_out [5],\cpu|ram_address_out [4],\cpu|ram_address_out [3],\cpu|ram_address_out [2],\cpu|ram_address_out [1],\cpu|ram_address_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6],\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ),
	.portbdataout(\RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_offset_in_bits = 1;
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_width_in_bits = 1;
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file = "ram1.hex";
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file_layout = "port_a";
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .logical_ram_name = "ram2:RAM1|altsyncram:altsyncram_component|altsyncram_7aj1:auto_generated|altsyncram_kk92:altsyncram1|ALTSYNCRAM";
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .operation_mode = "bidir_dual_port";
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_clear = "none";
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_width = 12;
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_byte_enable_clock = "none";
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clear = "none";
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clock = "clock0";
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_width = 2;
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_address = 0;
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_bit_number = 4;
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_last_address = 4095;
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_depth = 4096;
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_width = 8;
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clear = "none";
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clock = "clock1";
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_width = 12;
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_in_clock = "clock1";
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clear = "none";
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clock = "none";
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_width = 2;
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_address = 0;
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_bit_number = 4;
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_last_address = 4095;
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_depth = 4096;
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_width = 8;
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_enable_clock = "clock1";
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_write_enable_clock = "clock1";
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .ram_block_type = "M9K";
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000030044224306;
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N30
cycloneive_lcell_comb \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 (
	.dataa(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.datab(\RAM1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datad(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_b [6]),
	.cin(gnd),
	.combout(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .lut_mask = 16'hFE02;
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N31
dffeas \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .is_wysiwyg = "true";
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N12
cycloneive_lcell_comb \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 (
	.dataa(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_b [5]),
	.datad(\RAM1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .lut_mask = 16'hF0E2;
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N13
dffeas \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .is_wysiwyg = "true";
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N0
cycloneive_lcell_comb \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 (
	.dataa(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.datab(\RAM1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datad(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_b [4]),
	.cin(gnd),
	.combout(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .lut_mask = 16'hFE02;
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N1
dffeas \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .is_wysiwyg = "true";
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y22_N0
cycloneive_ram_block \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\cpu|ram_address_out [11],\cpu|ram_address_out [10],\cpu|ram_address_out [9],\cpu|ram_address_out [8],\cpu|ram_address_out [7],\cpu|ram_address_out [6],\cpu|ram_address_out [5],\cpu|ram_address_out [4],\cpu|ram_address_out [3],\cpu|ram_address_out [2],\cpu|ram_address_out [1],\cpu|ram_address_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3],\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ),
	.portbdataout(\RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_offset_in_bits = 1;
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_width_in_bits = 1;
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file = "ram1.hex";
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file_layout = "port_a";
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .logical_ram_name = "ram2:RAM1|altsyncram:altsyncram_component|altsyncram_7aj1:auto_generated|altsyncram_kk92:altsyncram1|ALTSYNCRAM";
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .operation_mode = "bidir_dual_port";
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_clear = "none";
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_width = 12;
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_byte_enable_clock = "none";
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clear = "none";
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clock = "clock0";
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_width = 2;
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_address = 0;
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_bit_number = 2;
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_last_address = 4095;
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_depth = 4096;
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_width = 8;
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clear = "none";
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clock = "clock1";
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_width = 12;
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_in_clock = "clock1";
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clear = "none";
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clock = "none";
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_width = 2;
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_address = 0;
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_bit_number = 2;
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_last_address = 4095;
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_depth = 4096;
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_width = 8;
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_enable_clock = "clock1";
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_write_enable_clock = "clock1";
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .ram_block_type = "M9K";
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000084C44004000;
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N16
cycloneive_lcell_comb \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 (
	.dataa(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_b [3]),
	.datad(\RAM1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .lut_mask = 16'hF0E2;
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N17
dffeas \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .is_wysiwyg = "true";
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N6
cycloneive_lcell_comb \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 (
	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_b [2]),
	.datab(\RAM1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datad(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.cin(gnd),
	.combout(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .lut_mask = 16'hABA8;
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N7
dffeas \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .is_wysiwyg = "true";
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y21_N0
cycloneive_ram_block \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\cpu|ram_address_out [11],\cpu|ram_address_out [10],\cpu|ram_address_out [9],\cpu|ram_address_out [8],\cpu|ram_address_out [7],\cpu|ram_address_out [6],\cpu|ram_address_out [5],\cpu|ram_address_out [4],\cpu|ram_address_out [3],\cpu|ram_address_out [2],\cpu|ram_address_out [1],\cpu|ram_address_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1],\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file = "ram1.hex";
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file_layout = "port_a";
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "ram2:RAM1|altsyncram:altsyncram_component|altsyncram_7aj1:auto_generated|altsyncram_kk92:altsyncram1|ALTSYNCRAM";
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 12;
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "none";
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "clock0";
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 2;
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 4095;
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 4096;
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 8;
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 12;
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 2;
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 4095;
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 4096;
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 8;
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_clock = "clock1";
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_write_enable_clock = "clock1";
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M9K";
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000088844500418;
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N2
cycloneive_lcell_comb \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 (
	.dataa(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.datab(\RAM1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_b [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.cin(gnd),
	.combout(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .lut_mask = 16'hF0E2;
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N3
dffeas \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .is_wysiwyg = "true";
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N2
cycloneive_lcell_comb \cpu|Equal27~0 (
// Equation(s):
// \cpu|Equal27~0_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & 
// !\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3])))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datad(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.cin(gnd),
	.combout(\cpu|Equal27~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal27~0 .lut_mask = 16'h0080;
defparam \cpu|Equal27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N16
cycloneive_lcell_comb \cpu|always0~0 (
// Equation(s):
// \cpu|always0~0_combout  = (\cpu|Equal27~0_combout  & (\cpu|Equal27~1_combout  & \cpu|Equal15~2_combout ))

	.dataa(\cpu|Equal27~0_combout ),
	.datab(\cpu|Equal27~1_combout ),
	.datac(gnd),
	.datad(\cpu|Equal15~2_combout ),
	.cin(gnd),
	.combout(\cpu|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|always0~0 .lut_mask = 16'h8800;
defparam \cpu|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N22
cycloneive_lcell_comb \cpu|Mux33~4 (
// Equation(s):
// \cpu|Mux33~4_combout  = (\cpu|instruction [8] & ((\cpu|registers_data[14][6]~q ))) # (!\cpu|instruction [8] & (\cpu|registers_data[12][6]~q ))

	.dataa(\cpu|registers_data[12][6]~q ),
	.datab(gnd),
	.datac(\cpu|registers_data[14][6]~q ),
	.datad(\cpu|instruction [8]),
	.cin(gnd),
	.combout(\cpu|Mux33~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux33~4 .lut_mask = 16'hF0AA;
defparam \cpu|Mux33~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N8
cycloneive_lcell_comb \cpu|Mux33~1 (
// Equation(s):
// \cpu|Mux33~1_combout  = (\cpu|instruction [8] & (\cpu|registers_data[10][6]~q )) # (!\cpu|instruction [8] & ((\cpu|registers_data[8][6]~q )))

	.dataa(\cpu|registers_data[10][6]~q ),
	.datab(\cpu|registers_data[8][6]~q ),
	.datac(gnd),
	.datad(\cpu|instruction [8]),
	.cin(gnd),
	.combout(\cpu|Mux33~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux33~1 .lut_mask = 16'hAACC;
defparam \cpu|Mux33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N18
cycloneive_lcell_comb \cpu|Mux33~2 (
// Equation(s):
// \cpu|Mux33~2_combout  = (\cpu|instruction [8] & ((\cpu|registers_data[2][6]~q ))) # (!\cpu|instruction [8] & (\cpu|registers_data[0][6]~q ))

	.dataa(\cpu|registers_data[0][6]~q ),
	.datab(gnd),
	.datac(\cpu|registers_data[2][6]~q ),
	.datad(\cpu|instruction [8]),
	.cin(gnd),
	.combout(\cpu|Mux33~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux33~2 .lut_mask = 16'hF0AA;
defparam \cpu|Mux33~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N20
cycloneive_lcell_comb \cpu|Mux33~3 (
// Equation(s):
// \cpu|Mux33~3_combout  = (\cpu|instruction [9] & (((\cpu|instruction [10])))) # (!\cpu|instruction [9] & ((\cpu|instruction [10] & (\cpu|Mux33~1_combout )) # (!\cpu|instruction [10] & ((\cpu|Mux33~2_combout )))))

	.dataa(\cpu|instruction [9]),
	.datab(\cpu|Mux33~1_combout ),
	.datac(\cpu|instruction [10]),
	.datad(\cpu|Mux33~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux33~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux33~3 .lut_mask = 16'hE5E0;
defparam \cpu|Mux33~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N6
cycloneive_lcell_comb \cpu|Mux33~0 (
// Equation(s):
// \cpu|Mux33~0_combout  = (\cpu|instruction [8] & ((\cpu|registers_data[6][6]~q ))) # (!\cpu|instruction [8] & (\cpu|registers_data[4][6]~q ))

	.dataa(gnd),
	.datab(\cpu|registers_data[4][6]~q ),
	.datac(\cpu|registers_data[6][6]~q ),
	.datad(\cpu|instruction [8]),
	.cin(gnd),
	.combout(\cpu|Mux33~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux33~0 .lut_mask = 16'hF0CC;
defparam \cpu|Mux33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N12
cycloneive_lcell_comb \cpu|Mux33~5 (
// Equation(s):
// \cpu|Mux33~5_combout  = (\cpu|Mux33~3_combout  & ((\cpu|Mux33~4_combout ) # ((!\cpu|instruction [9])))) # (!\cpu|Mux33~3_combout  & (((\cpu|instruction [9] & \cpu|Mux33~0_combout ))))

	.dataa(\cpu|Mux33~4_combout ),
	.datab(\cpu|Mux33~3_combout ),
	.datac(\cpu|instruction [9]),
	.datad(\cpu|Mux33~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux33~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux33~5 .lut_mask = 16'hBC8C;
defparam \cpu|Mux33~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N13
dffeas \cpu|chip8_dtimer[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|Mux33~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|chip8_dtimer[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|chip8_dtimer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|chip8_dtimer[6] .is_wysiwyg = "true";
defparam \cpu|chip8_dtimer[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N14
cycloneive_lcell_comb \cpu|registers_data~148 (
// Equation(s):
// \cpu|registers_data~148_combout  = (\cpu|always0~0_combout  & ((\cpu|chip8_dtimer [6]) # ((\cpu|registers_data~111_combout  & \cpu|Mux1~9_combout )))) # (!\cpu|always0~0_combout  & (((\cpu|registers_data~111_combout  & \cpu|Mux1~9_combout ))))

	.dataa(\cpu|always0~0_combout ),
	.datab(\cpu|chip8_dtimer [6]),
	.datac(\cpu|registers_data~111_combout ),
	.datad(\cpu|Mux1~9_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~148_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~148 .lut_mask = 16'hF888;
defparam \cpu|registers_data~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N16
cycloneive_lcell_comb \cpu|registers_data~146 (
// Equation(s):
// \cpu|registers_data~146_combout  = (\cpu|Mux8~10_combout  & ((\cpu|Mux15~9_combout  & ((\cpu|registers_data~105_combout ))) # (!\cpu|Mux15~9_combout  & (\cpu|registers_data~101_combout )))) # (!\cpu|Mux8~10_combout  & (\cpu|registers_data~101_combout  & 
// (\cpu|Mux15~9_combout )))

	.dataa(\cpu|registers_data~101_combout ),
	.datab(\cpu|Mux8~10_combout ),
	.datac(\cpu|Mux15~9_combout ),
	.datad(\cpu|registers_data~105_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~146_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~146 .lut_mask = 16'hE828;
defparam \cpu|registers_data~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N26
cycloneive_lcell_comb \cpu|registers_data~147 (
// Equation(s):
// \cpu|registers_data~147_combout  = (\cpu|registers_data~100_combout  & ((\cpu|Mux8~10_combout ) # (\cpu|Mux15~9_combout )))

	.dataa(gnd),
	.datab(\cpu|Mux8~10_combout ),
	.datac(\cpu|Mux15~9_combout ),
	.datad(\cpu|registers_data~100_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~147_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~147 .lut_mask = 16'hFC00;
defparam \cpu|registers_data~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N6
cycloneive_lcell_comb \cpu|registers_data~149 (
// Equation(s):
// \cpu|registers_data~149_combout  = (\cpu|Add3~12_combout  & ((\cpu|registers_data~108_combout ) # ((\cpu|registers_data~109_combout  & \cpu|Add4~12_combout )))) # (!\cpu|Add3~12_combout  & (\cpu|registers_data~109_combout  & (\cpu|Add4~12_combout )))

	.dataa(\cpu|Add3~12_combout ),
	.datab(\cpu|registers_data~109_combout ),
	.datac(\cpu|Add4~12_combout ),
	.datad(\cpu|registers_data~108_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~149_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~149 .lut_mask = 16'hEAC0;
defparam \cpu|registers_data~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N6
cycloneive_lcell_comb \cpu|registers_data~150 (
// Equation(s):
// \cpu|registers_data~150_combout  = (\cpu|Mux26~1_combout  & ((\cpu|registers_data~103_combout ) # ((\cpu|Mux24~1_combout  & \cpu|registers_data~113_combout )))) # (!\cpu|Mux26~1_combout  & (\cpu|Mux24~1_combout  & ((\cpu|registers_data~113_combout ))))

	.dataa(\cpu|Mux26~1_combout ),
	.datab(\cpu|Mux24~1_combout ),
	.datac(\cpu|registers_data~103_combout ),
	.datad(\cpu|registers_data~113_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~150_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~150 .lut_mask = 16'hECA0;
defparam \cpu|registers_data~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N16
cycloneive_lcell_comb \cpu|registers_data~151 (
// Equation(s):
// \cpu|registers_data~151_combout  = (\cpu|registers_data~149_combout ) # ((\cpu|registers_data~150_combout ) # ((\cpu|Equal15~0_combout  & \cpu|Add2~12_combout )))

	.dataa(\cpu|registers_data~149_combout ),
	.datab(\cpu|Equal15~0_combout ),
	.datac(\cpu|registers_data~150_combout ),
	.datad(\cpu|Add2~12_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~151_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~151 .lut_mask = 16'hFEFA;
defparam \cpu|registers_data~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N4
cycloneive_lcell_comb \cpu|registers_data~152 (
// Equation(s):
// \cpu|registers_data~152_combout  = (\cpu|registers_data~148_combout ) # ((\cpu|registers_data~146_combout ) # ((\cpu|registers_data~147_combout ) # (\cpu|registers_data~151_combout )))

	.dataa(\cpu|registers_data~148_combout ),
	.datab(\cpu|registers_data~146_combout ),
	.datac(\cpu|registers_data~147_combout ),
	.datad(\cpu|registers_data~151_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~152_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~152 .lut_mask = 16'hFFFE;
defparam \cpu|registers_data~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N26
cycloneive_lcell_comb \cpu|registers_data[0][6]~feeder (
// Equation(s):
// \cpu|registers_data[0][6]~feeder_combout  = \cpu|registers_data~152_combout 

	.dataa(\cpu|registers_data~152_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|registers_data[0][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[0][6]~feeder .lut_mask = 16'hAAAA;
defparam \cpu|registers_data[0][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N27
dffeas \cpu|registers_data[0][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[0][6]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[0][1]~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[0][6] .is_wysiwyg = "true";
defparam \cpu|registers_data[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N30
cycloneive_lcell_comb \cpu|pc~60 (
// Equation(s):
// \cpu|pc~60_combout  = (\cpu|pc[5]~47_combout  & (((\cpu|pc[5]~48_combout )))) # (!\cpu|pc[5]~47_combout  & ((\cpu|pc[5]~48_combout  & (\cpu|Add5~12_combout )) # (!\cpu|pc[5]~48_combout  & ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a 
// [6])))))

	.dataa(\cpu|pc[5]~47_combout ),
	.datab(\cpu|Add5~12_combout ),
	.datac(\cpu|pc[5]~48_combout ),
	.datad(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.cin(gnd),
	.combout(\cpu|pc~60_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pc~60 .lut_mask = 16'hE5E0;
defparam \cpu|pc~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N26
cycloneive_lcell_comb \cpu|pc~61 (
// Equation(s):
// \cpu|pc~61_combout  = (\cpu|pc~60_combout  & (((\cpu|Add7~10_combout ) # (!\cpu|pc[5]~47_combout )))) # (!\cpu|pc~60_combout  & (\cpu|Add6~8_combout  & ((\cpu|pc[5]~47_combout ))))

	.dataa(\cpu|pc~60_combout ),
	.datab(\cpu|Add6~8_combout ),
	.datac(\cpu|Add7~10_combout ),
	.datad(\cpu|pc[5]~47_combout ),
	.cin(gnd),
	.combout(\cpu|pc~61_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pc~61 .lut_mask = 16'hE4AA;
defparam \cpu|pc~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N27
dffeas \cpu|pc[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|pc~61_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pc[11]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pc[6] .is_wysiwyg = "true";
defparam \cpu|pc[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N15
dffeas \cpu|ram_address_out[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|ram_address_out[6]~24_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Equal2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ram_address_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ram_address_out[6] .is_wysiwyg = "true";
defparam \cpu|ram_address_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N2
cycloneive_lcell_comb \cpu|registers_data~59 (
// Equation(s):
// \cpu|registers_data~59_combout  = (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & 
// \RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3])))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datad(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.cin(gnd),
	.combout(\cpu|registers_data~59_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~59 .lut_mask = 16'h0400;
defparam \cpu|registers_data~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N12
cycloneive_lcell_comb \cpu|registers_data~60 (
// Equation(s):
// \cpu|registers_data~60_combout  = (!\cpu|Equal15~0_combout  & ((\cpu|registers_data~59_combout ) # (\cpu|registers_data~58_combout )))

	.dataa(gnd),
	.datab(\cpu|registers_data~59_combout ),
	.datac(\cpu|Equal15~0_combout ),
	.datad(\cpu|registers_data~58_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~60_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~60 .lut_mask = 16'h0F0C;
defparam \cpu|registers_data~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N24
cycloneive_lcell_comb \cpu|registers_data~61 (
// Equation(s):
// \cpu|registers_data~61_combout  = (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & (!\cpu|Equal15~1_combout  & !\cpu|Equal15~0_combout ))

	.dataa(gnd),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datac(\cpu|Equal15~1_combout ),
	.datad(\cpu|Equal15~0_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~61_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~61 .lut_mask = 16'h0003;
defparam \cpu|registers_data~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N16
cycloneive_lcell_comb \cpu|registers_data~63 (
// Equation(s):
// \cpu|registers_data~63_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & ((\cpu|registers_data~62_combout ) # (\cpu|registers_data~61_combout ))))

	.dataa(\cpu|registers_data~62_combout ),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datad(\cpu|registers_data~61_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~63_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~63 .lut_mask = 16'hC080;
defparam \cpu|registers_data~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N30
cycloneive_lcell_comb \cpu|registers_data~65 (
// Equation(s):
// \cpu|registers_data~65_combout  = (!\cpu|Equal15~0_combout  & ((\cpu|registers_data~64_combout ) # ((!\cpu|Equal15~1_combout  & \cpu|Equal18~0_combout ))))

	.dataa(\cpu|Equal15~1_combout ),
	.datab(\cpu|Equal18~0_combout ),
	.datac(\cpu|Equal15~0_combout ),
	.datad(\cpu|registers_data~64_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~65_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~65 .lut_mask = 16'h0F04;
defparam \cpu|registers_data~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N10
cycloneive_lcell_comb \cpu|Equal28~0 (
// Equation(s):
// \cpu|Equal28~0_combout  = (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & 
// \RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3])))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datad(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.cin(gnd),
	.combout(\cpu|Equal28~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal28~0 .lut_mask = 16'h0100;
defparam \cpu|Equal28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N6
cycloneive_lcell_comb \cpu|registers_data~57 (
// Equation(s):
// \cpu|registers_data~57_combout  = (!\cpu|Equal15~0_combout  & ((\cpu|Equal28~0_combout ) # (\cpu|always0~1_combout )))

	.dataa(\cpu|Equal28~0_combout ),
	.datab(\cpu|Equal15~0_combout ),
	.datac(\cpu|always0~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|registers_data~57_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~57 .lut_mask = 16'h3232;
defparam \cpu|registers_data~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N14
cycloneive_lcell_comb \cpu|registers_data~66 (
// Equation(s):
// \cpu|registers_data~66_combout  = (\cpu|registers_data~60_combout ) # ((\cpu|registers_data~63_combout ) # ((\cpu|registers_data~65_combout ) # (\cpu|registers_data~57_combout )))

	.dataa(\cpu|registers_data~60_combout ),
	.datab(\cpu|registers_data~63_combout ),
	.datac(\cpu|registers_data~65_combout ),
	.datad(\cpu|registers_data~57_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~66_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~66 .lut_mask = 16'hFFFE;
defparam \cpu|registers_data~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N16
cycloneive_lcell_comb \cpu|registers_data~342 (
// Equation(s):
// \cpu|registers_data~342_combout  = (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & (!\cpu|Equal15~1_combout  & (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & !\cpu|Equal15~0_combout )))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datab(\cpu|Equal15~1_combout ),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datad(\cpu|Equal15~0_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~342_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~342 .lut_mask = 16'h0001;
defparam \cpu|registers_data~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N24
cycloneive_lcell_comb \cpu|registers_data~51 (
// Equation(s):
// \cpu|registers_data~51_combout  = (!\cpu|Equal15~0_combout  & !\cpu|Equal15~1_combout )

	.dataa(gnd),
	.datab(\cpu|Equal15~0_combout ),
	.datac(gnd),
	.datad(\cpu|Equal15~1_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~51_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~51 .lut_mask = 16'h0033;
defparam \cpu|registers_data~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N0
cycloneive_lcell_comb \cpu|registers_data~56 (
// Equation(s):
// \cpu|registers_data~56_combout  = (\cpu|registers_data~51_combout  & ((\cpu|registers_data~55_combout ) # ((\cpu|Equal26~0_combout ) # (\cpu|registers_data~54_combout ))))

	.dataa(\cpu|registers_data~55_combout ),
	.datab(\cpu|Equal26~0_combout ),
	.datac(\cpu|registers_data~54_combout ),
	.datad(\cpu|registers_data~51_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~56_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~56 .lut_mask = 16'hFE00;
defparam \cpu|registers_data~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N10
cycloneive_lcell_comb \cpu|registers_data~53 (
// Equation(s):
// \cpu|registers_data~53_combout  = (!\cpu|always0~0_combout  & (\cpu|Equal27~0_combout  & ((\cpu|registers_data~52_combout ) # (\cpu|registers_data~51_combout ))))

	.dataa(\cpu|always0~0_combout ),
	.datab(\cpu|registers_data~52_combout ),
	.datac(\cpu|Equal27~0_combout ),
	.datad(\cpu|registers_data~51_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~53_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~53 .lut_mask = 16'h5040;
defparam \cpu|registers_data~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N26
cycloneive_lcell_comb \cpu|registers_data~67 (
// Equation(s):
// \cpu|registers_data~67_combout  = (\cpu|registers_data~66_combout ) # ((\cpu|registers_data~342_combout ) # ((\cpu|registers_data~56_combout ) # (\cpu|registers_data~53_combout )))

	.dataa(\cpu|registers_data~66_combout ),
	.datab(\cpu|registers_data~342_combout ),
	.datac(\cpu|registers_data~56_combout ),
	.datad(\cpu|registers_data~53_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~67_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~67 .lut_mask = 16'hFFFE;
defparam \cpu|registers_data~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N16
cycloneive_lcell_comb \cpu|registers_data[0][1]~116 (
// Equation(s):
// \cpu|registers_data[0][1]~116_combout  = (!\cpu|Equal15~3_combout  & \cpu|registers_data~67_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Equal15~3_combout ),
	.datad(\cpu|registers_data~67_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[0][1]~116_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[0][1]~116 .lut_mask = 16'h0F00;
defparam \cpu|registers_data[0][1]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N24
cycloneive_lcell_comb \cpu|registers_data[1][6]~236 (
// Equation(s):
// \cpu|registers_data[1][6]~236_combout  = (\cpu|registers_data[1][6]~180_combout  & (((\cpu|Selector15~0_combout  & \cpu|Selector15~2_combout )) # (!\cpu|registers_data[0][1]~116_combout )))

	.dataa(\cpu|registers_data[0][1]~116_combout ),
	.datab(\cpu|Selector15~0_combout ),
	.datac(\cpu|Selector15~2_combout ),
	.datad(\cpu|registers_data[1][6]~180_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[1][6]~236_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[1][6]~236 .lut_mask = 16'hD500;
defparam \cpu|registers_data[1][6]~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N15
dffeas \cpu|registers_data[1][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[1][4]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[1][6]~236_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[1][4] .is_wysiwyg = "true";
defparam \cpu|registers_data[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N10
cycloneive_lcell_comb \cpu|Mux17~0 (
// Equation(s):
// \cpu|Mux17~0_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7] & (((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]) # (\cpu|registers_data[9][4]~q )))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a 
// [7] & (\cpu|registers_data[1][4]~q  & (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6])))

	.dataa(\cpu|registers_data[1][4]~q ),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datad(\cpu|registers_data[9][4]~q ),
	.cin(gnd),
	.combout(\cpu|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux17~0 .lut_mask = 16'hCEC2;
defparam \cpu|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N12
cycloneive_lcell_comb \cpu|Mux17~1 (
// Equation(s):
// \cpu|Mux17~1_combout  = (\cpu|Mux17~0_combout  & ((\cpu|registers_data[13][4]~q ) # ((!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6])))) # (!\cpu|Mux17~0_combout  & (((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6] & 
// \cpu|registers_data[5][4]~q ))))

	.dataa(\cpu|Mux17~0_combout ),
	.datab(\cpu|registers_data[13][4]~q ),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datad(\cpu|registers_data[5][4]~q ),
	.cin(gnd),
	.combout(\cpu|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux17~1 .lut_mask = 16'hDA8A;
defparam \cpu|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N22
cycloneive_lcell_comb \cpu|Mux27~0 (
// Equation(s):
// \cpu|Mux27~0_combout  = (\cpu|Mux30~2_combout  & (\cpu|Mux17~1_combout  & (!\cpu|Mux30~1_combout ))) # (!\cpu|Mux30~2_combout  & (((\cpu|Mux30~1_combout ) # (\cpu|Mux17~6_combout ))))

	.dataa(\cpu|Mux17~1_combout ),
	.datab(\cpu|Mux30~2_combout ),
	.datac(\cpu|Mux30~1_combout ),
	.datad(\cpu|Mux17~6_combout ),
	.cin(gnd),
	.combout(\cpu|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux27~0 .lut_mask = 16'h3B38;
defparam \cpu|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N24
cycloneive_lcell_comb \cpu|Mux27~1 (
// Equation(s):
// \cpu|Mux27~1_combout  = (\cpu|Mux27~0_combout  & (((\cpu|Mux10~0_combout )) # (!\cpu|Mux30~0_combout ))) # (!\cpu|Mux27~0_combout  & (\cpu|Mux30~0_combout  & (\cpu|registers_data[7][4]~q )))

	.dataa(\cpu|Mux27~0_combout ),
	.datab(\cpu|Mux30~0_combout ),
	.datac(\cpu|registers_data[7][4]~q ),
	.datad(\cpu|Mux10~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux27~1 .lut_mask = 16'hEA62;
defparam \cpu|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N10
cycloneive_lcell_comb \cpu|registers_data~143 (
// Equation(s):
// \cpu|registers_data~143_combout  = (\cpu|Mux27~1_combout  & ((\cpu|registers_data~103_combout ) # ((\cpu|Mux25~1_combout  & \cpu|registers_data~113_combout )))) # (!\cpu|Mux27~1_combout  & (\cpu|Mux25~1_combout  & ((\cpu|registers_data~113_combout ))))

	.dataa(\cpu|Mux27~1_combout ),
	.datab(\cpu|Mux25~1_combout ),
	.datac(\cpu|registers_data~103_combout ),
	.datad(\cpu|registers_data~113_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~143_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~143 .lut_mask = 16'hECA0;
defparam \cpu|registers_data~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N28
cycloneive_lcell_comb \cpu|registers_data~142 (
// Equation(s):
// \cpu|registers_data~142_combout  = (\cpu|Add3~10_combout  & ((\cpu|registers_data~108_combout ) # ((\cpu|registers_data~109_combout  & \cpu|Add4~10_combout )))) # (!\cpu|Add3~10_combout  & (\cpu|registers_data~109_combout  & (\cpu|Add4~10_combout )))

	.dataa(\cpu|Add3~10_combout ),
	.datab(\cpu|registers_data~109_combout ),
	.datac(\cpu|Add4~10_combout ),
	.datad(\cpu|registers_data~108_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~142_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~142 .lut_mask = 16'hEAC0;
defparam \cpu|registers_data~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N28
cycloneive_lcell_comb \cpu|registers_data~144 (
// Equation(s):
// \cpu|registers_data~144_combout  = (\cpu|registers_data~143_combout ) # ((\cpu|registers_data~142_combout ) # ((\cpu|Equal15~0_combout  & \cpu|Add2~10_combout )))

	.dataa(\cpu|registers_data~143_combout ),
	.datab(\cpu|registers_data~142_combout ),
	.datac(\cpu|Equal15~0_combout ),
	.datad(\cpu|Add2~10_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~144_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~144 .lut_mask = 16'hFEEE;
defparam \cpu|registers_data~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N4
cycloneive_lcell_comb \cpu|registers_data~140 (
// Equation(s):
// \cpu|registers_data~140_combout  = (\cpu|registers_data~100_combout  & ((\cpu|Mux16~9_combout ) # (\cpu|Mux9~10_combout )))

	.dataa(gnd),
	.datab(\cpu|Mux16~9_combout ),
	.datac(\cpu|Mux9~10_combout ),
	.datad(\cpu|registers_data~100_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~140_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~140 .lut_mask = 16'hFC00;
defparam \cpu|registers_data~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N12
cycloneive_lcell_comb \cpu|registers_data~141 (
// Equation(s):
// \cpu|registers_data~141_combout  = (\cpu|always0~0_combout  & ((\cpu|chip8_dtimer [5]) # ((\cpu|registers_data~111_combout  & \cpu|Mux2~9_combout )))) # (!\cpu|always0~0_combout  & (\cpu|registers_data~111_combout  & ((\cpu|Mux2~9_combout ))))

	.dataa(\cpu|always0~0_combout ),
	.datab(\cpu|registers_data~111_combout ),
	.datac(\cpu|chip8_dtimer [5]),
	.datad(\cpu|Mux2~9_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~141_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~141 .lut_mask = 16'hECA0;
defparam \cpu|registers_data~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N2
cycloneive_lcell_comb \cpu|registers_data~139 (
// Equation(s):
// \cpu|registers_data~139_combout  = (\cpu|Mux16~9_combout  & ((\cpu|Mux9~10_combout  & (\cpu|registers_data~105_combout )) # (!\cpu|Mux9~10_combout  & ((\cpu|registers_data~101_combout ))))) # (!\cpu|Mux16~9_combout  & (((\cpu|registers_data~101_combout  & 
// \cpu|Mux9~10_combout ))))

	.dataa(\cpu|registers_data~105_combout ),
	.datab(\cpu|Mux16~9_combout ),
	.datac(\cpu|registers_data~101_combout ),
	.datad(\cpu|Mux9~10_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~139_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~139 .lut_mask = 16'hB8C0;
defparam \cpu|registers_data~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N30
cycloneive_lcell_comb \cpu|registers_data~145 (
// Equation(s):
// \cpu|registers_data~145_combout  = (\cpu|registers_data~144_combout ) # ((\cpu|registers_data~140_combout ) # ((\cpu|registers_data~141_combout ) # (\cpu|registers_data~139_combout )))

	.dataa(\cpu|registers_data~144_combout ),
	.datab(\cpu|registers_data~140_combout ),
	.datac(\cpu|registers_data~141_combout ),
	.datad(\cpu|registers_data~139_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~145_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~145 .lut_mask = 16'hFFFE;
defparam \cpu|registers_data~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N0
cycloneive_lcell_comb \cpu|registers_data[0][5]~feeder (
// Equation(s):
// \cpu|registers_data[0][5]~feeder_combout  = \cpu|registers_data~145_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|registers_data~145_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[0][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[0][5]~feeder .lut_mask = 16'hFF00;
defparam \cpu|registers_data[0][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N1
dffeas \cpu|registers_data[0][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[0][5]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[0][1]~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[0][5] .is_wysiwyg = "true";
defparam \cpu|registers_data[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N18
cycloneive_lcell_comb \cpu|pc~59 (
// Equation(s):
// \cpu|pc~59_combout  = (\cpu|pc~58_combout  & (((\cpu|Add7~8_combout )) # (!\cpu|pc[5]~48_combout ))) # (!\cpu|pc~58_combout  & (\cpu|pc[5]~48_combout  & (\cpu|Add5~10_combout )))

	.dataa(\cpu|pc~58_combout ),
	.datab(\cpu|pc[5]~48_combout ),
	.datac(\cpu|Add5~10_combout ),
	.datad(\cpu|Add7~8_combout ),
	.cin(gnd),
	.combout(\cpu|pc~59_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pc~59 .lut_mask = 16'hEA62;
defparam \cpu|pc~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y15_N19
dffeas \cpu|pc[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|pc~59_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pc[11]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pc[5] .is_wysiwyg = "true";
defparam \cpu|pc[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N13
dffeas \cpu|ram_address_out[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|ram_address_out[5]~22_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Equal2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ram_address_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ram_address_out[5] .is_wysiwyg = "true";
defparam \cpu|ram_address_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y17_N29
dffeas \cpu|instruction[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instruction [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instruction[8] .is_wysiwyg = "true";
defparam \cpu|instruction[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N20
cycloneive_lcell_comb \cpu|Mux10~3 (
// Equation(s):
// \cpu|Mux10~3_combout  = (\cpu|instruction [11] & (((\cpu|instruction [10])))) # (!\cpu|instruction [11] & ((\cpu|instruction [10] & ((\cpu|registers_data[6][4]~q ))) # (!\cpu|instruction [10] & (\cpu|registers_data[2][4]~q ))))

	.dataa(\cpu|instruction [11]),
	.datab(\cpu|registers_data[2][4]~q ),
	.datac(\cpu|instruction [10]),
	.datad(\cpu|registers_data[6][4]~q ),
	.cin(gnd),
	.combout(\cpu|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux10~3 .lut_mask = 16'hF4A4;
defparam \cpu|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N30
cycloneive_lcell_comb \cpu|Mux10~4 (
// Equation(s):
// \cpu|Mux10~4_combout  = (\cpu|instruction [11] & ((\cpu|Mux10~3_combout  & (\cpu|registers_data[14][4]~q )) # (!\cpu|Mux10~3_combout  & ((\cpu|registers_data[10][4]~q ))))) # (!\cpu|instruction [11] & (((\cpu|Mux10~3_combout ))))

	.dataa(\cpu|instruction [11]),
	.datab(\cpu|registers_data[14][4]~q ),
	.datac(\cpu|registers_data[10][4]~q ),
	.datad(\cpu|Mux10~3_combout ),
	.cin(gnd),
	.combout(\cpu|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux10~4 .lut_mask = 16'hDDA0;
defparam \cpu|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N10
cycloneive_lcell_comb \cpu|Mux10~5 (
// Equation(s):
// \cpu|Mux10~5_combout  = (\cpu|instruction [11] & (((\cpu|instruction [10])))) # (!\cpu|instruction [11] & ((\cpu|instruction [10] & ((\cpu|registers_data[4][4]~q ))) # (!\cpu|instruction [10] & (\cpu|registers_data[0][4]~q ))))

	.dataa(\cpu|registers_data[0][4]~q ),
	.datab(\cpu|registers_data[4][4]~q ),
	.datac(\cpu|instruction [11]),
	.datad(\cpu|instruction [10]),
	.cin(gnd),
	.combout(\cpu|Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux10~5 .lut_mask = 16'hFC0A;
defparam \cpu|Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N20
cycloneive_lcell_comb \cpu|Mux10~6 (
// Equation(s):
// \cpu|Mux10~6_combout  = (\cpu|instruction [11] & ((\cpu|Mux10~5_combout  & (\cpu|registers_data[12][4]~q )) # (!\cpu|Mux10~5_combout  & ((\cpu|registers_data[8][4]~q ))))) # (!\cpu|instruction [11] & (((\cpu|Mux10~5_combout ))))

	.dataa(\cpu|registers_data[12][4]~q ),
	.datab(\cpu|registers_data[8][4]~q ),
	.datac(\cpu|instruction [11]),
	.datad(\cpu|Mux10~5_combout ),
	.cin(gnd),
	.combout(\cpu|Mux10~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux10~6 .lut_mask = 16'hAFC0;
defparam \cpu|Mux10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N6
cycloneive_lcell_comb \cpu|Mux10~7 (
// Equation(s):
// \cpu|Mux10~7_combout  = (\cpu|instruction [8] & (((\cpu|instruction [9])))) # (!\cpu|instruction [8] & ((\cpu|instruction [9] & (\cpu|Mux10~4_combout )) # (!\cpu|instruction [9] & ((\cpu|Mux10~6_combout )))))

	.dataa(\cpu|instruction [8]),
	.datab(\cpu|Mux10~4_combout ),
	.datac(\cpu|instruction [9]),
	.datad(\cpu|Mux10~6_combout ),
	.cin(gnd),
	.combout(\cpu|Mux10~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux10~7 .lut_mask = 16'hE5E0;
defparam \cpu|Mux10~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N16
cycloneive_lcell_comb \cpu|Mux10~8 (
// Equation(s):
// \cpu|Mux10~8_combout  = (\cpu|instruction [11] & (\cpu|instruction [10])) # (!\cpu|instruction [11] & ((\cpu|instruction [10] & (\cpu|registers_data[7][4]~q )) # (!\cpu|instruction [10] & ((\cpu|registers_data[3][4]~q )))))

	.dataa(\cpu|instruction [11]),
	.datab(\cpu|instruction [10]),
	.datac(\cpu|registers_data[7][4]~q ),
	.datad(\cpu|registers_data[3][4]~q ),
	.cin(gnd),
	.combout(\cpu|Mux10~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux10~8 .lut_mask = 16'hD9C8;
defparam \cpu|Mux10~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N18
cycloneive_lcell_comb \cpu|Mux10~9 (
// Equation(s):
// \cpu|Mux10~9_combout  = (\cpu|Mux10~8_combout  & (((\cpu|registers_data[15][4]~q ) # (!\cpu|instruction [11])))) # (!\cpu|Mux10~8_combout  & (\cpu|registers_data[11][4]~q  & (\cpu|instruction [11])))

	.dataa(\cpu|registers_data[11][4]~q ),
	.datab(\cpu|Mux10~8_combout ),
	.datac(\cpu|instruction [11]),
	.datad(\cpu|registers_data[15][4]~q ),
	.cin(gnd),
	.combout(\cpu|Mux10~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux10~9 .lut_mask = 16'hEC2C;
defparam \cpu|Mux10~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N2
cycloneive_lcell_comb \cpu|Mux10~1 (
// Equation(s):
// \cpu|Mux10~1_combout  = (\cpu|instruction [10] & (((\cpu|instruction [11])))) # (!\cpu|instruction [10] & ((\cpu|instruction [11] & ((\cpu|registers_data[9][4]~q ))) # (!\cpu|instruction [11] & (\cpu|registers_data[1][4]~q ))))

	.dataa(\cpu|registers_data[1][4]~q ),
	.datab(\cpu|instruction [10]),
	.datac(\cpu|instruction [11]),
	.datad(\cpu|registers_data[9][4]~q ),
	.cin(gnd),
	.combout(\cpu|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux10~1 .lut_mask = 16'hF2C2;
defparam \cpu|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N20
cycloneive_lcell_comb \cpu|Mux10~2 (
// Equation(s):
// \cpu|Mux10~2_combout  = (\cpu|instruction [10] & ((\cpu|Mux10~1_combout  & ((\cpu|registers_data[13][4]~q ))) # (!\cpu|Mux10~1_combout  & (\cpu|registers_data[5][4]~q )))) # (!\cpu|instruction [10] & (((\cpu|Mux10~1_combout ))))

	.dataa(\cpu|instruction [10]),
	.datab(\cpu|registers_data[5][4]~q ),
	.datac(\cpu|registers_data[13][4]~q ),
	.datad(\cpu|Mux10~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux10~2 .lut_mask = 16'hF588;
defparam \cpu|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N4
cycloneive_lcell_comb \cpu|Mux10~10 (
// Equation(s):
// \cpu|Mux10~10_combout  = (\cpu|Mux10~7_combout  & ((\cpu|Mux10~9_combout ) # ((!\cpu|instruction [8])))) # (!\cpu|Mux10~7_combout  & (((\cpu|instruction [8] & \cpu|Mux10~2_combout ))))

	.dataa(\cpu|Mux10~7_combout ),
	.datab(\cpu|Mux10~9_combout ),
	.datac(\cpu|instruction [8]),
	.datad(\cpu|Mux10~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux10~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux10~10 .lut_mask = 16'hDA8A;
defparam \cpu|Mux10~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N0
cycloneive_lcell_comb \cpu|registers_data~136 (
// Equation(s):
// \cpu|registers_data~136_combout  = (\cpu|Mux26~1_combout  & ((\cpu|registers_data~113_combout ) # ((\cpu|registers_data~103_combout  & \cpu|Mux28~1_combout )))) # (!\cpu|Mux26~1_combout  & (\cpu|registers_data~103_combout  & (\cpu|Mux28~1_combout )))

	.dataa(\cpu|Mux26~1_combout ),
	.datab(\cpu|registers_data~103_combout ),
	.datac(\cpu|Mux28~1_combout ),
	.datad(\cpu|registers_data~113_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~136_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~136 .lut_mask = 16'hEAC0;
defparam \cpu|registers_data~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N26
cycloneive_lcell_comb \cpu|registers_data~135 (
// Equation(s):
// \cpu|registers_data~135_combout  = (\cpu|Add3~8_combout  & ((\cpu|registers_data~108_combout ) # ((\cpu|registers_data~109_combout  & \cpu|Add4~8_combout )))) # (!\cpu|Add3~8_combout  & (\cpu|registers_data~109_combout  & (\cpu|Add4~8_combout )))

	.dataa(\cpu|Add3~8_combout ),
	.datab(\cpu|registers_data~109_combout ),
	.datac(\cpu|Add4~8_combout ),
	.datad(\cpu|registers_data~108_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~135_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~135 .lut_mask = 16'hEAC0;
defparam \cpu|registers_data~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N20
cycloneive_lcell_comb \cpu|registers_data~137 (
// Equation(s):
// \cpu|registers_data~137_combout  = (\cpu|registers_data~136_combout ) # ((\cpu|registers_data~135_combout ) # ((\cpu|Add2~8_combout  & \cpu|Equal15~0_combout )))

	.dataa(\cpu|Add2~8_combout ),
	.datab(\cpu|registers_data~136_combout ),
	.datac(\cpu|Equal15~0_combout ),
	.datad(\cpu|registers_data~135_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~137_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~137 .lut_mask = 16'hFFEC;
defparam \cpu|registers_data~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N0
cycloneive_lcell_comb \cpu|registers_data~132 (
// Equation(s):
// \cpu|registers_data~132_combout  = (\cpu|Mux10~10_combout  & ((\cpu|Mux17~9_combout  & ((\cpu|registers_data~105_combout ))) # (!\cpu|Mux17~9_combout  & (\cpu|registers_data~101_combout )))) # (!\cpu|Mux10~10_combout  & (\cpu|registers_data~101_combout  & 
// ((\cpu|Mux17~9_combout ))))

	.dataa(\cpu|Mux10~10_combout ),
	.datab(\cpu|registers_data~101_combout ),
	.datac(\cpu|registers_data~105_combout ),
	.datad(\cpu|Mux17~9_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~132_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~132 .lut_mask = 16'hE488;
defparam \cpu|registers_data~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N26
cycloneive_lcell_comb \cpu|registers_data~133 (
// Equation(s):
// \cpu|registers_data~133_combout  = (\cpu|always0~0_combout  & ((\cpu|chip8_dtimer [4]) # ((\cpu|registers_data~111_combout  & \cpu|Mux3~9_combout )))) # (!\cpu|always0~0_combout  & (((\cpu|registers_data~111_combout  & \cpu|Mux3~9_combout ))))

	.dataa(\cpu|always0~0_combout ),
	.datab(\cpu|chip8_dtimer [4]),
	.datac(\cpu|registers_data~111_combout ),
	.datad(\cpu|Mux3~9_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~133_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~133 .lut_mask = 16'hF888;
defparam \cpu|registers_data~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N24
cycloneive_lcell_comb \cpu|registers_data~134 (
// Equation(s):
// \cpu|registers_data~134_combout  = (\cpu|registers_data~133_combout ) # ((\cpu|registers_data~100_combout  & ((\cpu|Mux17~9_combout ) # (\cpu|Mux10~10_combout ))))

	.dataa(\cpu|registers_data~133_combout ),
	.datab(\cpu|Mux17~9_combout ),
	.datac(\cpu|Mux10~10_combout ),
	.datad(\cpu|registers_data~100_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~134_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~134 .lut_mask = 16'hFEAA;
defparam \cpu|registers_data~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N4
cycloneive_lcell_comb \cpu|registers_data~138 (
// Equation(s):
// \cpu|registers_data~138_combout  = (\cpu|registers_data~137_combout ) # ((\cpu|registers_data~132_combout ) # (\cpu|registers_data~134_combout ))

	.dataa(\cpu|registers_data~137_combout ),
	.datab(\cpu|registers_data~132_combout ),
	.datac(gnd),
	.datad(\cpu|registers_data~134_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~138_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~138 .lut_mask = 16'hFFEE;
defparam \cpu|registers_data~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N6
cycloneive_lcell_comb \cpu|registers_data[0][4]~feeder (
// Equation(s):
// \cpu|registers_data[0][4]~feeder_combout  = \cpu|registers_data~138_combout 

	.dataa(gnd),
	.datab(\cpu|registers_data~138_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|registers_data[0][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[0][4]~feeder .lut_mask = 16'hCCCC;
defparam \cpu|registers_data[0][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N7
dffeas \cpu|registers_data[0][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[0][4]~feeder_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[0][1]~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[0][4] .is_wysiwyg = "true";
defparam \cpu|registers_data[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N4
cycloneive_lcell_comb \cpu|pc~56 (
// Equation(s):
// \cpu|pc~56_combout  = (\cpu|pc[5]~47_combout  & (((\cpu|pc[5]~48_combout )))) # (!\cpu|pc[5]~47_combout  & ((\cpu|pc[5]~48_combout  & ((\cpu|Add5~8_combout ))) # (!\cpu|pc[5]~48_combout  & (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4]))))

	.dataa(\cpu|pc[5]~47_combout ),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.datac(\cpu|Add5~8_combout ),
	.datad(\cpu|pc[5]~48_combout ),
	.cin(gnd),
	.combout(\cpu|pc~56_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pc~56 .lut_mask = 16'hFA44;
defparam \cpu|pc~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N2
cycloneive_lcell_comb \cpu|pc~57 (
// Equation(s):
// \cpu|pc~57_combout  = (\cpu|pc~56_combout  & (((\cpu|Add7~6_combout ) # (!\cpu|pc[5]~47_combout )))) # (!\cpu|pc~56_combout  & (\cpu|Add6~4_combout  & ((\cpu|pc[5]~47_combout ))))

	.dataa(\cpu|pc~56_combout ),
	.datab(\cpu|Add6~4_combout ),
	.datac(\cpu|Add7~6_combout ),
	.datad(\cpu|pc[5]~47_combout ),
	.cin(gnd),
	.combout(\cpu|pc~57_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pc~57 .lut_mask = 16'hE4AA;
defparam \cpu|pc~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N3
dffeas \cpu|pc[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|pc~57_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pc[11]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pc[4] .is_wysiwyg = "true";
defparam \cpu|pc[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N11
dffeas \cpu|ram_address_out[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|ram_address_out[4]~20_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Equal2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ram_address_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ram_address_out[4] .is_wysiwyg = "true";
defparam \cpu|ram_address_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y15_N1
dffeas \cpu|instruction[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instruction [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instruction[11] .is_wysiwyg = "true";
defparam \cpu|instruction[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N0
cycloneive_lcell_comb \cpu|Decoder1~15 (
// Equation(s):
// \cpu|Decoder1~15_combout  = (\cpu|instruction [11] & (\cpu|instruction [9] & (\cpu|instruction [10] & \cpu|instruction [8])))

	.dataa(\cpu|instruction [11]),
	.datab(\cpu|instruction [9]),
	.datac(\cpu|instruction [10]),
	.datad(\cpu|instruction [8]),
	.cin(gnd),
	.combout(\cpu|Decoder1~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Decoder1~15 .lut_mask = 16'h8000;
defparam \cpu|Decoder1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N18
cycloneive_lcell_comb \cpu|registers_data[15][6]~291 (
// Equation(s):
// \cpu|registers_data[15][6]~291_combout  = ((\cpu|instruction [13] & ((\cpu|instruction [15]) # (!\cpu|Decoder1~15_combout )))) # (!\cpu|registers_data[15][7]~280_combout )

	.dataa(\cpu|Decoder1~15_combout ),
	.datab(\cpu|registers_data[15][7]~280_combout ),
	.datac(\cpu|instruction [15]),
	.datad(\cpu|instruction [13]),
	.cin(gnd),
	.combout(\cpu|registers_data[15][6]~291_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[15][6]~291 .lut_mask = 16'hF733;
defparam \cpu|registers_data[15][6]~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N6
cycloneive_lcell_comb \cpu|registers_data~289 (
// Equation(s):
// \cpu|registers_data~289_combout  = (\cpu|registers_data~288_combout  & ((\cpu|registers_data[15][7]~q ) # ((\cpu|Equal18~0_combout  & \cpu|registers_data~287_combout )))) # (!\cpu|registers_data~288_combout  & (\cpu|Equal18~0_combout  & 
// ((\cpu|registers_data~287_combout ))))

	.dataa(\cpu|registers_data~288_combout ),
	.datab(\cpu|Equal18~0_combout ),
	.datac(\cpu|registers_data[15][7]~q ),
	.datad(\cpu|registers_data~287_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~289_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~289 .lut_mask = 16'hECA0;
defparam \cpu|registers_data~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N18
cycloneive_lcell_comb \cpu|registers_data~284 (
// Equation(s):
// \cpu|registers_data~284_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & ((\cpu|Mux23~9_combout ) # ((\cpu|Mux22~10_combout )))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & (((\cpu|Mux0~9_combout ))))

	.dataa(\cpu|Mux23~9_combout ),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datac(\cpu|Mux22~10_combout ),
	.datad(\cpu|Mux0~9_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~284_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~284 .lut_mask = 16'hFBC8;
defparam \cpu|registers_data~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N8
cycloneive_lcell_comb \cpu|registers_data~283 (
// Equation(s):
// \cpu|registers_data~283_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & (\cpu|Mux23~9_combout  $ (\cpu|Mux22~10_combout ))) # 
// (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & (\cpu|Mux23~9_combout  & \cpu|Mux22~10_combout ))))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datac(\cpu|Mux23~9_combout ),
	.datad(\cpu|Mux22~10_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~283_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~283 .lut_mask = 16'h2880;
defparam \cpu|registers_data~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N20
cycloneive_lcell_comb \cpu|registers_data~285 (
// Equation(s):
// \cpu|registers_data~285_combout  = (\cpu|Decoder1~15_combout  & ((\cpu|registers_data~283_combout ) # ((!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & \cpu|registers_data~284_combout ))))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datab(\cpu|registers_data~284_combout ),
	.datac(\cpu|registers_data~283_combout ),
	.datad(\cpu|Decoder1~15_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~285_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~285 .lut_mask = 16'hF400;
defparam \cpu|registers_data~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N28
cycloneive_lcell_comb \cpu|registers_data~286 (
// Equation(s):
// \cpu|registers_data~286_combout  = (\cpu|Equal24~0_combout  & ((\cpu|registers_data~285_combout ) # ((!\cpu|Decoder1~15_combout  & \cpu|registers_data[15][7]~q ))))

	.dataa(\cpu|Decoder1~15_combout ),
	.datab(\cpu|registers_data[15][7]~q ),
	.datac(\cpu|registers_data~285_combout ),
	.datad(\cpu|Equal24~0_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~286_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~286 .lut_mask = 16'hF400;
defparam \cpu|registers_data~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N10
cycloneive_lcell_comb \cpu|registers_data[15][7]~282 (
// Equation(s):
// \cpu|registers_data[15][7]~282_combout  = (\cpu|registers_data[15][7]~281_combout  & ((\cpu|instruction [12] & ((\cpu|Add2~14_combout ))) # (!\cpu|instruction [12] & (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7]))))

	.dataa(\cpu|instruction [12]),
	.datab(\cpu|registers_data[15][7]~281_combout ),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datad(\cpu|Add2~14_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[15][7]~282_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[15][7]~282 .lut_mask = 16'hC840;
defparam \cpu|registers_data[15][7]~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N16
cycloneive_lcell_comb \cpu|registers_data[15][7]~290 (
// Equation(s):
// \cpu|registers_data[15][7]~290_combout  = (\cpu|registers_data[15][7]~282_combout ) # ((!\cpu|instruction [13] & ((\cpu|registers_data~289_combout ) # (\cpu|registers_data~286_combout ))))

	.dataa(\cpu|registers_data~289_combout ),
	.datab(\cpu|registers_data~286_combout ),
	.datac(\cpu|registers_data[15][7]~282_combout ),
	.datad(\cpu|instruction [13]),
	.cin(gnd),
	.combout(\cpu|registers_data[15][7]~290_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[15][7]~290 .lut_mask = 16'hF0FE;
defparam \cpu|registers_data[15][7]~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N8
cycloneive_lcell_comb \cpu|registers_data[15][7]~292 (
// Equation(s):
// \cpu|registers_data[15][7]~292_combout  = (\cpu|registers_data[15][6]~291_combout  & ((\cpu|registers_data[15][7]~q ) # ((\cpu|registers_data[15][7]~280_combout  & \cpu|registers_data[15][7]~290_combout )))) # (!\cpu|registers_data[15][6]~291_combout  & 
// (\cpu|registers_data[15][7]~280_combout  & ((\cpu|registers_data[15][7]~290_combout ))))

	.dataa(\cpu|registers_data[15][6]~291_combout ),
	.datab(\cpu|registers_data[15][7]~280_combout ),
	.datac(\cpu|registers_data[15][7]~q ),
	.datad(\cpu|registers_data[15][7]~290_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[15][7]~292_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[15][7]~292 .lut_mask = 16'hECA0;
defparam \cpu|registers_data[15][7]~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N9
dffeas \cpu|registers_data[15][7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[15][7]~292_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[15][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[15][7] .is_wysiwyg = "true";
defparam \cpu|registers_data[15][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N0
cycloneive_lcell_comb \cpu|Mux23~2 (
// Equation(s):
// \cpu|Mux23~2_combout  = (\cpu|Mux21~6_combout  & (((\cpu|Mux21~5_combout )))) # (!\cpu|Mux21~6_combout  & ((\cpu|Mux21~5_combout  & (\cpu|Mux22~0_combout )) # (!\cpu|Mux21~5_combout  & ((\cpu|Mux23~1_combout )))))

	.dataa(\cpu|Mux21~6_combout ),
	.datab(\cpu|Mux22~0_combout ),
	.datac(\cpu|Mux23~1_combout ),
	.datad(\cpu|Mux21~5_combout ),
	.cin(gnd),
	.combout(\cpu|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux23~2 .lut_mask = 16'hEE50;
defparam \cpu|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N18
cycloneive_lcell_comb \cpu|Mux23~3 (
// Equation(s):
// \cpu|Mux23~3_combout  = (\cpu|Mux21~6_combout  & ((\cpu|Mux23~2_combout  & (\cpu|registers_data[15][7]~q )) # (!\cpu|Mux23~2_combout  & ((\cpu|registers_data[7][7]~q ))))) # (!\cpu|Mux21~6_combout  & (((\cpu|Mux23~2_combout ))))

	.dataa(\cpu|Mux21~6_combout ),
	.datab(\cpu|registers_data[15][7]~q ),
	.datac(\cpu|registers_data[7][7]~q ),
	.datad(\cpu|Mux23~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux23~3 .lut_mask = 16'hDDA0;
defparam \cpu|Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N22
cycloneive_lcell_comb \cpu|Mux23~9 (
// Equation(s):
// \cpu|Mux23~9_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4] & (\cpu|Mux23~3_combout )) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4] & ((\cpu|Mux23~8_combout )))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.datab(\cpu|Mux23~3_combout ),
	.datac(gnd),
	.datad(\cpu|Mux23~8_combout ),
	.cin(gnd),
	.combout(\cpu|Mux23~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux23~9 .lut_mask = 16'hDD88;
defparam \cpu|Mux23~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N6
cycloneive_lcell_comb \cpu|Equal25~3 (
// Equation(s):
// \cpu|Equal25~3_combout  = (\cpu|Mux23~9_combout  & (\cpu|Mux22~10_combout  & (\cpu|Mux8~10_combout  $ (!\cpu|Mux15~9_combout )))) # (!\cpu|Mux23~9_combout  & (!\cpu|Mux22~10_combout  & (\cpu|Mux8~10_combout  $ (!\cpu|Mux15~9_combout ))))

	.dataa(\cpu|Mux23~9_combout ),
	.datab(\cpu|Mux22~10_combout ),
	.datac(\cpu|Mux8~10_combout ),
	.datad(\cpu|Mux15~9_combout ),
	.cin(gnd),
	.combout(\cpu|Equal25~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal25~3 .lut_mask = 16'h9009;
defparam \cpu|Equal25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N26
cycloneive_lcell_comb \cpu|Equal25~1 (
// Equation(s):
// \cpu|Equal25~1_combout  = (\cpu|Mux12~10_combout  & (\cpu|Mux19~9_combout  & (\cpu|Mux11~10_combout  $ (!\cpu|Mux18~9_combout )))) # (!\cpu|Mux12~10_combout  & (!\cpu|Mux19~9_combout  & (\cpu|Mux11~10_combout  $ (!\cpu|Mux18~9_combout ))))

	.dataa(\cpu|Mux12~10_combout ),
	.datab(\cpu|Mux11~10_combout ),
	.datac(\cpu|Mux19~9_combout ),
	.datad(\cpu|Mux18~9_combout ),
	.cin(gnd),
	.combout(\cpu|Equal25~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal25~1 .lut_mask = 16'h8421;
defparam \cpu|Equal25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N0
cycloneive_lcell_comb \cpu|Equal25~0 (
// Equation(s):
// \cpu|Equal25~0_combout  = (\cpu|Mux13~10_combout  & (\cpu|Mux20~9_combout  & (\cpu|Mux21~11_combout  $ (!\cpu|Mux14~9_combout )))) # (!\cpu|Mux13~10_combout  & (!\cpu|Mux20~9_combout  & (\cpu|Mux21~11_combout  $ (!\cpu|Mux14~9_combout ))))

	.dataa(\cpu|Mux13~10_combout ),
	.datab(\cpu|Mux21~11_combout ),
	.datac(\cpu|Mux14~9_combout ),
	.datad(\cpu|Mux20~9_combout ),
	.cin(gnd),
	.combout(\cpu|Equal25~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal25~0 .lut_mask = 16'h8241;
defparam \cpu|Equal25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N30
cycloneive_lcell_comb \cpu|pc~42 (
// Equation(s):
// \cpu|pc~42_combout  = (\cpu|Equal25~3_combout  & (\cpu|Equal25~1_combout  & \cpu|Equal25~0_combout ))

	.dataa(\cpu|Equal25~3_combout ),
	.datab(gnd),
	.datac(\cpu|Equal25~1_combout ),
	.datad(\cpu|Equal25~0_combout ),
	.cin(gnd),
	.combout(\cpu|pc~42_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pc~42 .lut_mask = 16'hA000;
defparam \cpu|pc~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N0
cycloneive_lcell_comb \cpu|pc~23 (
// Equation(s):
// \cpu|pc~23_combout  = (\cpu|Equal24~2_combout  & ((\cpu|Equal15~4_combout ) # ((!\cpu|Equal15~5_combout  & \cpu|Equal15~6_combout ))))

	.dataa(\cpu|Equal15~5_combout ),
	.datab(\cpu|Equal15~4_combout ),
	.datac(\cpu|Equal24~2_combout ),
	.datad(\cpu|Equal15~6_combout ),
	.cin(gnd),
	.combout(\cpu|pc~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pc~23 .lut_mask = 16'hD0C0;
defparam \cpu|pc~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N26
cycloneive_lcell_comb \cpu|Equal22~3 (
// Equation(s):
// \cpu|Equal22~3_combout  = (\cpu|Mux8~10_combout  & (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6] & (\cpu|Mux22~10_combout  $ (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7])))) # (!\cpu|Mux8~10_combout  & 
// (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6] & (\cpu|Mux22~10_combout  $ (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7]))))

	.dataa(\cpu|Mux8~10_combout ),
	.datab(\cpu|Mux22~10_combout ),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datad(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.cin(gnd),
	.combout(\cpu|Equal22~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal22~3 .lut_mask = 16'h8241;
defparam \cpu|Equal22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N24
cycloneive_lcell_comb \cpu|Equal22~2 (
// Equation(s):
// \cpu|Equal22~2_combout  = (\cpu|Mux9~10_combout  & (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [5] & (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4] $ (!\cpu|Mux10~10_combout )))) # (!\cpu|Mux9~10_combout  & 
// (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [5] & (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4] $ (!\cpu|Mux10~10_combout ))))

	.dataa(\cpu|Mux9~10_combout ),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.datad(\cpu|Mux10~10_combout ),
	.cin(gnd),
	.combout(\cpu|Equal22~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal22~2 .lut_mask = 16'h8421;
defparam \cpu|Equal22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N4
cycloneive_lcell_comb \cpu|Equal22~0 (
// Equation(s):
// \cpu|Equal22~0_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & (\cpu|Mux14~9_combout  & (\cpu|Mux13~10_combout  $ (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1])))) # 
// (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & (!\cpu|Mux14~9_combout  & (\cpu|Mux13~10_combout  $ (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]))))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datab(\cpu|Mux13~10_combout ),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datad(\cpu|Mux14~9_combout ),
	.cin(gnd),
	.combout(\cpu|Equal22~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal22~0 .lut_mask = 16'h8241;
defparam \cpu|Equal22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N6
cycloneive_lcell_comb \cpu|Equal22~1 (
// Equation(s):
// \cpu|Equal22~1_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & (\cpu|Mux12~10_combout  & (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] $ (!\cpu|Mux11~10_combout )))) # 
// (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & (!\cpu|Mux12~10_combout  & (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] $ (!\cpu|Mux11~10_combout ))))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datab(\cpu|Mux12~10_combout ),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datad(\cpu|Mux11~10_combout ),
	.cin(gnd),
	.combout(\cpu|Equal22~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal22~1 .lut_mask = 16'h9009;
defparam \cpu|Equal22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N12
cycloneive_lcell_comb \cpu|Equal22~4 (
// Equation(s):
// \cpu|Equal22~4_combout  = (\cpu|Equal22~3_combout  & (\cpu|Equal22~2_combout  & (\cpu|Equal22~0_combout  & \cpu|Equal22~1_combout )))

	.dataa(\cpu|Equal22~3_combout ),
	.datab(\cpu|Equal22~2_combout ),
	.datac(\cpu|Equal22~0_combout ),
	.datad(\cpu|Equal22~1_combout ),
	.cin(gnd),
	.combout(\cpu|Equal22~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal22~4 .lut_mask = 16'h8000;
defparam \cpu|Equal22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N20
cycloneive_lcell_comb \cpu|pc~41 (
// Equation(s):
// \cpu|pc~41_combout  = (\cpu|Equal15~7_combout  & (((!\cpu|Equal22~4_combout )))) # (!\cpu|Equal15~7_combout  & (\cpu|pc~23_combout  & ((\cpu|pc~5_combout ))))

	.dataa(\cpu|Equal15~7_combout ),
	.datab(\cpu|pc~23_combout ),
	.datac(\cpu|Equal22~4_combout ),
	.datad(\cpu|pc~5_combout ),
	.cin(gnd),
	.combout(\cpu|pc~41_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pc~41 .lut_mask = 16'h4E0A;
defparam \cpu|pc~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N4
cycloneive_lcell_comb \cpu|Equal25~2 (
// Equation(s):
// \cpu|Equal25~2_combout  = (\cpu|Mux9~10_combout  & (\cpu|Mux16~9_combout  & (\cpu|Mux10~10_combout  $ (!\cpu|Mux17~9_combout )))) # (!\cpu|Mux9~10_combout  & (!\cpu|Mux16~9_combout  & (\cpu|Mux10~10_combout  $ (!\cpu|Mux17~9_combout ))))

	.dataa(\cpu|Mux9~10_combout ),
	.datab(\cpu|Mux10~10_combout ),
	.datac(\cpu|Mux17~9_combout ),
	.datad(\cpu|Mux16~9_combout ),
	.cin(gnd),
	.combout(\cpu|Equal25~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal25~2 .lut_mask = 16'h8241;
defparam \cpu|Equal25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N30
cycloneive_lcell_comb \cpu|pc~43 (
// Equation(s):
// \cpu|pc~43_combout  = (\cpu|pc~41_combout  & ((\cpu|Equal15~7_combout ) # ((\cpu|pc~42_combout  & \cpu|Equal25~2_combout ))))

	.dataa(\cpu|pc~42_combout ),
	.datab(\cpu|pc~41_combout ),
	.datac(\cpu|Equal25~2_combout ),
	.datad(\cpu|Equal15~7_combout ),
	.cin(gnd),
	.combout(\cpu|pc~43_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pc~43 .lut_mask = 16'hCC80;
defparam \cpu|pc~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N18
cycloneive_lcell_comb \cpu|pc~45 (
// Equation(s):
// \cpu|pc~45_combout  = (!\cpu|Equal15~7_combout  & ((\cpu|Equal15~5_combout ) # ((\cpu|Equal15~4_combout  & \cpu|Equal24~2_combout ))))

	.dataa(\cpu|Equal15~5_combout ),
	.datab(\cpu|Equal15~4_combout ),
	.datac(\cpu|Equal24~2_combout ),
	.datad(\cpu|Equal15~7_combout ),
	.cin(gnd),
	.combout(\cpu|pc~45_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pc~45 .lut_mask = 16'h00EA;
defparam \cpu|pc~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N2
cycloneive_lcell_comb \cpu|Equal25~4 (
// Equation(s):
// \cpu|Equal25~4_combout  = (\cpu|Equal25~1_combout  & (\cpu|Equal25~0_combout  & (\cpu|Equal25~2_combout  & \cpu|Equal25~3_combout )))

	.dataa(\cpu|Equal25~1_combout ),
	.datab(\cpu|Equal25~0_combout ),
	.datac(\cpu|Equal25~2_combout ),
	.datad(\cpu|Equal25~3_combout ),
	.cin(gnd),
	.combout(\cpu|Equal25~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal25~4 .lut_mask = 16'h8000;
defparam \cpu|Equal25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N8
cycloneive_lcell_comb \cpu|pc~44 (
// Equation(s):
// \cpu|pc~44_combout  = (\cpu|pc~23_combout  & (!\cpu|Equal25~4_combout )) # (!\cpu|pc~23_combout  & ((\cpu|Equal22~4_combout )))

	.dataa(gnd),
	.datab(\cpu|Equal25~4_combout ),
	.datac(\cpu|Equal22~4_combout ),
	.datad(\cpu|pc~23_combout ),
	.cin(gnd),
	.combout(\cpu|pc~44_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pc~44 .lut_mask = 16'h33F0;
defparam \cpu|pc~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N4
cycloneive_lcell_comb \cpu|Equal27~2 (
// Equation(s):
// \cpu|Equal27~2_combout  = (\cpu|Equal27~1_combout  & \cpu|Equal27~0_combout )

	.dataa(gnd),
	.datab(\cpu|Equal27~1_combout ),
	.datac(gnd),
	.datad(\cpu|Equal27~0_combout ),
	.cin(gnd),
	.combout(\cpu|Equal27~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal27~2 .lut_mask = 16'hCC00;
defparam \cpu|Equal27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N30
cycloneive_lcell_comb \cpu|pc~9 (
// Equation(s):
// \cpu|pc~9_combout  = ((!\cpu|Equal27~2_combout  & ((!\cpu|Equal26~2_combout ) # (!\cpu|Equal28~0_combout )))) # (!\cpu|Equal15~2_combout )

	.dataa(\cpu|Equal28~0_combout ),
	.datab(\cpu|Equal27~2_combout ),
	.datac(\cpu|Equal26~2_combout ),
	.datad(\cpu|Equal15~2_combout ),
	.cin(gnd),
	.combout(\cpu|pc~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pc~9 .lut_mask = 16'h13FF;
defparam \cpu|pc~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N16
cycloneive_lcell_comb \cpu|pc~39 (
// Equation(s):
// \cpu|pc~39_combout  = (!\cpu|Equal15~7_combout  & (!\cpu|pc~23_combout  & \cpu|pc~5_combout ))

	.dataa(\cpu|Equal15~7_combout ),
	.datab(\cpu|pc~23_combout ),
	.datac(gnd),
	.datad(\cpu|pc~5_combout ),
	.cin(gnd),
	.combout(\cpu|pc~39_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pc~39 .lut_mask = 16'h1100;
defparam \cpu|pc~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N28
cycloneive_lcell_comb \cpu|pc~26 (
// Equation(s):
// \cpu|pc~26_combout  = (!\cpu|Mux12~10_combout  & (!\cpu|Mux14~9_combout  & (!\cpu|Mux13~10_combout  & !\cpu|Mux11~10_combout )))

	.dataa(\cpu|Mux12~10_combout ),
	.datab(\cpu|Mux14~9_combout ),
	.datac(\cpu|Mux13~10_combout ),
	.datad(\cpu|Mux11~10_combout ),
	.cin(gnd),
	.combout(\cpu|pc~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pc~26 .lut_mask = 16'h0001;
defparam \cpu|pc~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N20
cycloneive_lcell_comb \cpu|pc~10 (
// Equation(s):
// \cpu|pc~10_combout  = (!\cpu|always0~4_combout  & (((!\cpu|always0~5_combout ) # (!\cpu|Equal18~0_combout )) # (!\cpu|Equal15~11_combout )))

	.dataa(\cpu|Equal15~11_combout ),
	.datab(\cpu|Equal18~0_combout ),
	.datac(\cpu|always0~4_combout ),
	.datad(\cpu|always0~5_combout ),
	.cin(gnd),
	.combout(\cpu|pc~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pc~10 .lut_mask = 16'h070F;
defparam \cpu|pc~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N12
cycloneive_lcell_comb \cpu|pc~28 (
// Equation(s):
// \cpu|pc~28_combout  = (!\cpu|pc~26_combout  & (\cpu|pc~10_combout  & \cpu|always0~8_combout ))

	.dataa(\cpu|pc~26_combout ),
	.datab(\cpu|pc~10_combout ),
	.datac(gnd),
	.datad(\cpu|always0~8_combout ),
	.cin(gnd),
	.combout(\cpu|pc~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pc~28 .lut_mask = 16'h4400;
defparam \cpu|pc~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N18
cycloneive_lcell_comb \cpu|pc~27 (
// Equation(s):
// \cpu|pc~27_combout  = (\KEY[1]~input_o  & (!\cpu|always0~4_combout  & (\cpu|always0~9_combout  & \cpu|pc~26_combout )))

	.dataa(\KEY[1]~input_o ),
	.datab(\cpu|always0~4_combout ),
	.datac(\cpu|always0~9_combout ),
	.datad(\cpu|pc~26_combout ),
	.cin(gnd),
	.combout(\cpu|pc~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pc~27 .lut_mask = 16'h2000;
defparam \cpu|pc~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N0
cycloneive_lcell_comb \cpu|pc~25 (
// Equation(s):
// \cpu|pc~25_combout  = (!\KEY[1]~input_o  & ((\cpu|always0~4_combout ) # ((!\cpu|always0~9_combout  & \cpu|always0~8_combout ))))

	.dataa(\KEY[1]~input_o ),
	.datab(\cpu|always0~4_combout ),
	.datac(\cpu|always0~9_combout ),
	.datad(\cpu|always0~8_combout ),
	.cin(gnd),
	.combout(\cpu|pc~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pc~25 .lut_mask = 16'h4544;
defparam \cpu|pc~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N22
cycloneive_lcell_comb \cpu|pc~29 (
// Equation(s):
// \cpu|pc~29_combout  = (\cpu|pc~28_combout ) # ((\cpu|pc~27_combout ) # ((\cpu|pc~11_combout ) # (\cpu|pc~25_combout )))

	.dataa(\cpu|pc~28_combout ),
	.datab(\cpu|pc~27_combout ),
	.datac(\cpu|pc~11_combout ),
	.datad(\cpu|pc~25_combout ),
	.cin(gnd),
	.combout(\cpu|pc~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pc~29 .lut_mask = 16'hFFFE;
defparam \cpu|pc~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N10
cycloneive_lcell_comb \cpu|pc~40 (
// Equation(s):
// \cpu|pc~40_combout  = (\cpu|pc~39_combout  & (((\cpu|always0~3_combout ) # (!\cpu|pc~29_combout )) # (!\cpu|pc~9_combout )))

	.dataa(\cpu|pc~9_combout ),
	.datab(\cpu|pc~39_combout ),
	.datac(\cpu|always0~3_combout ),
	.datad(\cpu|pc~29_combout ),
	.cin(gnd),
	.combout(\cpu|pc~40_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pc~40 .lut_mask = 16'hC4CC;
defparam \cpu|pc~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N12
cycloneive_lcell_comb \cpu|pc~46 (
// Equation(s):
// \cpu|pc~46_combout  = (\cpu|pc~43_combout ) # ((\cpu|pc~40_combout ) # ((\cpu|pc~45_combout  & \cpu|pc~44_combout )))

	.dataa(\cpu|pc~43_combout ),
	.datab(\cpu|pc~45_combout ),
	.datac(\cpu|pc~44_combout ),
	.datad(\cpu|pc~40_combout ),
	.cin(gnd),
	.combout(\cpu|pc~46_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pc~46 .lut_mask = 16'hFFEA;
defparam \cpu|pc~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N16
cycloneive_lcell_comb \cpu|pc[5]~48 (
// Equation(s):
// \cpu|pc[5]~48_combout  = (\cpu|Equal15~10_combout ) # (((\cpu|pc[5]~38_combout  & \cpu|pc~46_combout )) # (!\cpu|pc~18_combout ))

	.dataa(\cpu|pc[5]~38_combout ),
	.datab(\cpu|pc~46_combout ),
	.datac(\cpu|Equal15~10_combout ),
	.datad(\cpu|pc~18_combout ),
	.cin(gnd),
	.combout(\cpu|pc[5]~48_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pc[5]~48 .lut_mask = 16'hF8FF;
defparam \cpu|pc[5]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N24
cycloneive_lcell_comb \cpu|pc~54 (
// Equation(s):
// \cpu|pc~54_combout  = (\cpu|pc[5]~48_combout  & (((\cpu|pc[5]~47_combout )))) # (!\cpu|pc[5]~48_combout  & ((\cpu|pc[5]~47_combout  & (\cpu|Add6~2_combout )) # (!\cpu|pc[5]~47_combout  & ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3])))))

	.dataa(\cpu|Add6~2_combout ),
	.datab(\cpu|pc[5]~48_combout ),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datad(\cpu|pc[5]~47_combout ),
	.cin(gnd),
	.combout(\cpu|pc~54_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pc~54 .lut_mask = 16'hEE30;
defparam \cpu|pc~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N8
cycloneive_lcell_comb \cpu|pc~55 (
// Equation(s):
// \cpu|pc~55_combout  = (\cpu|pc~54_combout  & ((\cpu|Add7~4_combout ) # ((!\cpu|pc[5]~48_combout )))) # (!\cpu|pc~54_combout  & (((\cpu|Add5~6_combout  & \cpu|pc[5]~48_combout ))))

	.dataa(\cpu|Add7~4_combout ),
	.datab(\cpu|pc~54_combout ),
	.datac(\cpu|Add5~6_combout ),
	.datad(\cpu|pc[5]~48_combout ),
	.cin(gnd),
	.combout(\cpu|pc~55_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pc~55 .lut_mask = 16'hB8CC;
defparam \cpu|pc~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y15_N9
dffeas \cpu|pc[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|pc~55_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pc[11]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pc[3] .is_wysiwyg = "true";
defparam \cpu|pc[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N9
dffeas \cpu|ram_address_out[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|ram_address_out[3]~18_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Equal2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ram_address_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ram_address_out[3] .is_wysiwyg = "true";
defparam \cpu|ram_address_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N23
dffeas \cpu|instruction[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instruction [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instruction[15] .is_wysiwyg = "true";
defparam \cpu|instruction[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N6
cycloneive_lcell_comb \cpu|pc~37 (
// Equation(s):
// \cpu|pc~37_combout  = (\cpu|instruction [12] & (!\cpu|instruction [14] & (\cpu|instruction [15] $ (!\cpu|instruction [13]))))

	.dataa(\cpu|instruction [15]),
	.datab(\cpu|instruction [12]),
	.datac(\cpu|instruction [13]),
	.datad(\cpu|instruction [14]),
	.cin(gnd),
	.combout(\cpu|pc~37_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pc~37 .lut_mask = 16'h0084;
defparam \cpu|pc~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N30
cycloneive_lcell_comb \cpu|pc[5]~38 (
// Equation(s):
// \cpu|pc[5]~38_combout  = (!\cpu|pc~37_combout  & \cpu|pc~7_combout )

	.dataa(\cpu|pc~37_combout ),
	.datab(gnd),
	.datac(\cpu|pc~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|pc[5]~38_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pc[5]~38 .lut_mask = 16'h5050;
defparam \cpu|pc[5]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N6
cycloneive_lcell_comb \cpu|pc[5]~47 (
// Equation(s):
// \cpu|pc[5]~47_combout  = ((\cpu|pc[5]~38_combout  & ((\cpu|pc~46_combout ) # (!\cpu|Equal15~10_combout )))) # (!\cpu|pc~18_combout )

	.dataa(\cpu|pc[5]~38_combout ),
	.datab(\cpu|pc~46_combout ),
	.datac(\cpu|Equal15~10_combout ),
	.datad(\cpu|pc~18_combout ),
	.cin(gnd),
	.combout(\cpu|pc[5]~47_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pc[5]~47 .lut_mask = 16'h8AFF;
defparam \cpu|pc[5]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N2
cycloneive_lcell_comb \cpu|pc~49 (
// Equation(s):
// \cpu|pc~49_combout  = (\cpu|pc[5]~47_combout  & (((\cpu|pc[5]~48_combout )))) # (!\cpu|pc[5]~47_combout  & ((\cpu|pc[5]~48_combout  & ((\cpu|Add5~4_combout ))) # (!\cpu|pc[5]~48_combout  & (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]))))

	.dataa(\cpu|pc[5]~47_combout ),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datac(\cpu|Add5~4_combout ),
	.datad(\cpu|pc[5]~48_combout ),
	.cin(gnd),
	.combout(\cpu|pc~49_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pc~49 .lut_mask = 16'hFA44;
defparam \cpu|pc~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N0
cycloneive_lcell_comb \cpu|pc~50 (
// Equation(s):
// \cpu|pc~50_combout  = (\cpu|pc~49_combout  & ((\cpu|Add7~2_combout ) # ((!\cpu|pc[5]~47_combout )))) # (!\cpu|pc~49_combout  & (((\cpu|Add6~0_combout  & \cpu|pc[5]~47_combout ))))

	.dataa(\cpu|Add7~2_combout ),
	.datab(\cpu|Add6~0_combout ),
	.datac(\cpu|pc~49_combout ),
	.datad(\cpu|pc[5]~47_combout ),
	.cin(gnd),
	.combout(\cpu|pc~50_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pc~50 .lut_mask = 16'hACF0;
defparam \cpu|pc~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N1
dffeas \cpu|pc[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|pc~50_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pc[11]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pc[2] .is_wysiwyg = "true";
defparam \cpu|pc[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N7
dffeas \cpu|ram_address_out[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|ram_address_out[2]~16_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Equal2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ram_address_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ram_address_out[2] .is_wysiwyg = "true";
defparam \cpu|ram_address_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y22_N11
dffeas \cpu|instruction[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Equal2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instruction [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instruction[4] .is_wysiwyg = "true";
defparam \cpu|instruction[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y22_N13
dffeas \cpu|instruction[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Equal2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instruction [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instruction[7] .is_wysiwyg = "true";
defparam \cpu|instruction[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N10
cycloneive_lcell_comb \cpu|Equal38~0 (
// Equation(s):
// \cpu|Equal38~0_combout  = (!\cpu|instruction [6] & (!\cpu|instruction [5] & (!\cpu|instruction [4] & !\cpu|instruction [7])))

	.dataa(\cpu|instruction [6]),
	.datab(\cpu|instruction [5]),
	.datac(\cpu|instruction [4]),
	.datad(\cpu|instruction [7]),
	.cin(gnd),
	.combout(\cpu|Equal38~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal38~0 .lut_mask = 16'h0001;
defparam \cpu|Equal38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N20
cycloneive_lcell_comb \cpu|instruction[1]~feeder (
// Equation(s):
// \cpu|instruction[1]~feeder_combout  = \RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.cin(gnd),
	.combout(\cpu|instruction[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|instruction[1]~feeder .lut_mask = 16'hFF00;
defparam \cpu|instruction[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N21
dffeas \cpu|instruction[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|instruction[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Equal2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instruction [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instruction[1] .is_wysiwyg = "true";
defparam \cpu|instruction[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N16
cycloneive_lcell_comb \cpu|instruction[3]~feeder (
// Equation(s):
// \cpu|instruction[3]~feeder_combout  = \RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.cin(gnd),
	.combout(\cpu|instruction[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|instruction[3]~feeder .lut_mask = 16'hFF00;
defparam \cpu|instruction[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N17
dffeas \cpu|instruction[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|instruction[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Equal2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instruction [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instruction[3] .is_wysiwyg = "true";
defparam \cpu|instruction[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y22_N21
dffeas \cpu|instruction[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Equal2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instruction [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instruction[0] .is_wysiwyg = "true";
defparam \cpu|instruction[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N18
cycloneive_lcell_comb \cpu|instruction[2]~feeder (
// Equation(s):
// \cpu|instruction[2]~feeder_combout  = \RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.cin(gnd),
	.combout(\cpu|instruction[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|instruction[2]~feeder .lut_mask = 16'hFF00;
defparam \cpu|instruction[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N19
dffeas \cpu|instruction[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|instruction[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Equal2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instruction [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instruction[2] .is_wysiwyg = "true";
defparam \cpu|instruction[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N20
cycloneive_lcell_comb \cpu|Equal38~1 (
// Equation(s):
// \cpu|Equal38~1_combout  = (!\cpu|instruction [1] & (!\cpu|instruction [3] & (!\cpu|instruction [0] & !\cpu|instruction [2])))

	.dataa(\cpu|instruction [1]),
	.datab(\cpu|instruction [3]),
	.datac(\cpu|instruction [0]),
	.datad(\cpu|instruction [2]),
	.cin(gnd),
	.combout(\cpu|Equal38~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal38~1 .lut_mask = 16'h0001;
defparam \cpu|Equal38~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N14
cycloneive_lcell_comb \cpu|Equal38~2 (
// Equation(s):
// \cpu|Equal38~2_combout  = (\cpu|Equal38~0_combout  & (\cpu|Equal38~1_combout  & \cpu|Equal18~2_combout ))

	.dataa(\cpu|Equal38~0_combout ),
	.datab(\cpu|Equal38~1_combout ),
	.datac(gnd),
	.datad(\cpu|Equal18~2_combout ),
	.cin(gnd),
	.combout(\cpu|Equal38~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal38~2 .lut_mask = 16'h8800;
defparam \cpu|Equal38~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N12
cycloneive_lcell_comb \cpu|pc[12]~17 (
// Equation(s):
// \cpu|pc[12]~17_combout  = (\cpu|stage [1] & (!\cpu|stage [2] & ((\cpu|Equal38~2_combout ) # (!\cpu|stage [0]))))

	.dataa(\cpu|stage [1]),
	.datab(\cpu|stage [0]),
	.datac(\cpu|stage [2]),
	.datad(\cpu|Equal38~2_combout ),
	.cin(gnd),
	.combout(\cpu|pc[12]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pc[12]~17 .lut_mask = 16'h0A02;
defparam \cpu|pc[12]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N4
cycloneive_lcell_comb \cpu|pc[1]~33 (
// Equation(s):
// \cpu|pc[1]~33_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & ((\cpu|Equal15~9_combout ) # ((!\cpu|pc~7_combout  & !\cpu|Equal15~10_combout ))))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datab(\cpu|Equal15~9_combout ),
	.datac(\cpu|pc~7_combout ),
	.datad(\cpu|Equal15~10_combout ),
	.cin(gnd),
	.combout(\cpu|pc[1]~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pc[1]~33 .lut_mask = 16'h888A;
defparam \cpu|pc[1]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N22
cycloneive_lcell_comb \cpu|pc[1]~34 (
// Equation(s):
// \cpu|pc[1]~34_combout  = (\cpu|pc[1]~33_combout ) # ((\cpu|Equal15~10_combout  & (\cpu|Add5~2_combout  & !\cpu|Equal15~9_combout )))

	.dataa(\cpu|Equal15~10_combout ),
	.datab(\cpu|Add5~2_combout ),
	.datac(\cpu|pc[1]~33_combout ),
	.datad(\cpu|Equal15~9_combout ),
	.cin(gnd),
	.combout(\cpu|pc[1]~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pc[1]~34 .lut_mask = 16'hF0F8;
defparam \cpu|pc[1]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N28
cycloneive_lcell_comb \cpu|pc[1]~35 (
// Equation(s):
// \cpu|pc[1]~35_combout  = (\cpu|pc~18_combout  & ((\cpu|Equal2~0_combout  & ((\cpu|pc[1]~34_combout ))) # (!\cpu|Equal2~0_combout  & (\cpu|Add7~0_combout )))) # (!\cpu|pc~18_combout  & (((\cpu|Add7~0_combout ))))

	.dataa(\cpu|pc~18_combout ),
	.datab(\cpu|Equal2~0_combout ),
	.datac(\cpu|Add7~0_combout ),
	.datad(\cpu|pc[1]~34_combout ),
	.cin(gnd),
	.combout(\cpu|pc[1]~35_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pc[1]~35 .lut_mask = 16'hF870;
defparam \cpu|pc[1]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N26
cycloneive_lcell_comb \cpu|pc[1]~20 (
// Equation(s):
// \cpu|pc[1]~20_combout  = (\cpu|pc[12]~17_combout  & (!\cpu|Equal2~1_combout  & (\cpu|Add7~0_combout  & !\cpu|Equal2~3_combout )))

	.dataa(\cpu|pc[12]~17_combout ),
	.datab(\cpu|Equal2~1_combout ),
	.datac(\cpu|Add7~0_combout ),
	.datad(\cpu|Equal2~3_combout ),
	.cin(gnd),
	.combout(\cpu|pc[1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pc[1]~20 .lut_mask = 16'h0020;
defparam \cpu|pc[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N0
cycloneive_lcell_comb \cpu|pc[1]~19 (
// Equation(s):
// \cpu|pc[1]~19_combout  = (\cpu|pc [1] & (\cpu|Equal2~0_combout  & \cpu|pc~18_combout ))

	.dataa(\cpu|pc [1]),
	.datab(\cpu|Equal2~0_combout ),
	.datac(gnd),
	.datad(\cpu|pc~18_combout ),
	.cin(gnd),
	.combout(\cpu|pc[1]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pc[1]~19 .lut_mask = 16'h8800;
defparam \cpu|pc[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N26
cycloneive_lcell_comb \cpu|pc~21 (
// Equation(s):
// \cpu|pc~21_combout  = (!\cpu|Equal27~2_combout  & (((!\cpu|Equal28~0_combout  & !\cpu|Equal26~0_combout )) # (!\cpu|Equal26~2_combout )))

	.dataa(\cpu|Equal28~0_combout ),
	.datab(\cpu|Equal27~2_combout ),
	.datac(\cpu|Equal26~2_combout ),
	.datad(\cpu|Equal26~0_combout ),
	.cin(gnd),
	.combout(\cpu|pc~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pc~21 .lut_mask = 16'h0313;
defparam \cpu|pc~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N6
cycloneive_lcell_comb \cpu|pc~22 (
// Equation(s):
// \cpu|pc~22_combout  = (\cpu|pc~5_combout  & (((\cpu|pc~21_combout )) # (!\cpu|Equal15~2_combout ))) # (!\cpu|pc~5_combout  & (((!\cpu|Equal22~4_combout ))))

	.dataa(\cpu|Equal15~2_combout ),
	.datab(\cpu|pc~21_combout ),
	.datac(\cpu|Equal22~4_combout ),
	.datad(\cpu|pc~5_combout ),
	.cin(gnd),
	.combout(\cpu|pc~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pc~22 .lut_mask = 16'hDD0F;
defparam \cpu|pc~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N26
cycloneive_lcell_comb \cpu|pc~24 (
// Equation(s):
// \cpu|pc~24_combout  = (\cpu|pc~23_combout  & ((\cpu|Equal25~4_combout  $ (\cpu|pc~5_combout )))) # (!\cpu|pc~23_combout  & (\cpu|pc~22_combout ))

	.dataa(\cpu|pc~22_combout ),
	.datab(\cpu|pc~23_combout ),
	.datac(\cpu|Equal25~4_combout ),
	.datad(\cpu|pc~5_combout ),
	.cin(gnd),
	.combout(\cpu|pc~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pc~24 .lut_mask = 16'h2EE2;
defparam \cpu|pc~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N28
cycloneive_lcell_comb \cpu|pc~30 (
// Equation(s):
// \cpu|pc~30_combout  = ((\cpu|pc~29_combout ) # ((\cpu|Equal15~6_combout  & \cpu|Equal24~2_combout ))) # (!\cpu|pc~5_combout )

	.dataa(\cpu|Equal15~6_combout ),
	.datab(\cpu|pc~5_combout ),
	.datac(\cpu|Equal24~2_combout ),
	.datad(\cpu|pc~29_combout ),
	.cin(gnd),
	.combout(\cpu|pc~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pc~30 .lut_mask = 16'hFFB3;
defparam \cpu|pc~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N14
cycloneive_lcell_comb \cpu|pc~31 (
// Equation(s):
// \cpu|pc~31_combout  = (\cpu|Equal15~7_combout  & (\cpu|Equal22~4_combout )) # (!\cpu|Equal15~7_combout  & (((\cpu|pc~24_combout  & \cpu|pc~30_combout ))))

	.dataa(\cpu|Equal15~7_combout ),
	.datab(\cpu|Equal22~4_combout ),
	.datac(\cpu|pc~24_combout ),
	.datad(\cpu|pc~30_combout ),
	.cin(gnd),
	.combout(\cpu|pc~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pc~31 .lut_mask = 16'hD888;
defparam \cpu|pc~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N10
cycloneive_lcell_comb \cpu|pc[1]~32 (
// Equation(s):
// \cpu|pc[1]~32_combout  = (\cpu|pc[0]~8_combout  & ((\cpu|pc~31_combout  & ((\cpu|pc[1]~19_combout ))) # (!\cpu|pc~31_combout  & (\cpu|pc[1]~20_combout ))))

	.dataa(\cpu|pc[1]~20_combout ),
	.datab(\cpu|pc[0]~8_combout ),
	.datac(\cpu|pc[1]~19_combout ),
	.datad(\cpu|pc~31_combout ),
	.cin(gnd),
	.combout(\cpu|pc[1]~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pc[1]~32 .lut_mask = 16'hC088;
defparam \cpu|pc[1]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N24
cycloneive_lcell_comb \cpu|pc[1]~36 (
// Equation(s):
// \cpu|pc[1]~36_combout  = (\cpu|pc[1]~32_combout ) # ((\cpu|pc[12]~17_combout  & (\cpu|pc[1]~35_combout )) # (!\cpu|pc[12]~17_combout  & ((\cpu|pc [1]))))

	.dataa(\cpu|pc[12]~17_combout ),
	.datab(\cpu|pc[1]~35_combout ),
	.datac(\cpu|pc [1]),
	.datad(\cpu|pc[1]~32_combout ),
	.cin(gnd),
	.combout(\cpu|pc[1]~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pc[1]~36 .lut_mask = 16'hFFD8;
defparam \cpu|pc[1]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N25
dffeas \cpu|pc[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|pc[1]~36_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pc[1] .is_wysiwyg = "true";
defparam \cpu|pc[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N5
dffeas \cpu|ram_address_out[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|ram_address_out[1]~14_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Equal2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ram_address_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ram_address_out[1] .is_wysiwyg = "true";
defparam \cpu|ram_address_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N0
cycloneive_lcell_comb \cpu|Equal26~2 (
// Equation(s):
// \cpu|Equal26~2_combout  = (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [5] & (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6] & (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7] & 
// \RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4])))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datad(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.cin(gnd),
	.combout(\cpu|Equal26~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal26~2 .lut_mask = 16'h0100;
defparam \cpu|Equal26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N6
cycloneive_lcell_comb \cpu|always0~6 (
// Equation(s):
// \cpu|always0~6_combout  = (\cpu|Equal26~2_combout  & (\cpu|Equal18~0_combout  & \cpu|Equal15~2_combout ))

	.dataa(\cpu|Equal26~2_combout ),
	.datab(\cpu|Equal18~0_combout ),
	.datac(\cpu|Equal15~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|always0~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|always0~6 .lut_mask = 16'h8080;
defparam \cpu|always0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N20
cycloneive_lcell_comb \cpu|Equal15~12 (
// Equation(s):
// \cpu|Equal15~12_combout  = (\cpu|instruction [15] & (!\cpu|instruction [12] & (\cpu|instruction [13] & !\cpu|instruction [14])))

	.dataa(\cpu|instruction [15]),
	.datab(\cpu|instruction [12]),
	.datac(\cpu|instruction [13]),
	.datad(\cpu|instruction [14]),
	.cin(gnd),
	.combout(\cpu|Equal15~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal15~12 .lut_mask = 16'h0020;
defparam \cpu|Equal15~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N4
cycloneive_lcell_comb \cpu|pc~11 (
// Equation(s):
// \cpu|pc~11_combout  = (!\cpu|always0~6_combout  & (\cpu|pc~10_combout  & (!\cpu|Equal15~12_combout  & !\cpu|always0~8_combout )))

	.dataa(\cpu|always0~6_combout ),
	.datab(\cpu|pc~10_combout ),
	.datac(\cpu|Equal15~12_combout ),
	.datad(\cpu|always0~8_combout ),
	.cin(gnd),
	.combout(\cpu|pc~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pc~11 .lut_mask = 16'h0004;
defparam \cpu|pc~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N6
cycloneive_lcell_comb \cpu|stage~5 (
// Equation(s):
// \cpu|stage~5_combout  = (!\cpu|stage [0] & (\cpu|pc~11_combout  & (\cpu|pc~9_combout  & \cpu|registers_data~94_combout )))

	.dataa(\cpu|stage [0]),
	.datab(\cpu|pc~11_combout ),
	.datac(\cpu|pc~9_combout ),
	.datad(\cpu|registers_data~94_combout ),
	.cin(gnd),
	.combout(\cpu|stage~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|stage~5 .lut_mask = 16'h4000;
defparam \cpu|stage~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N16
cycloneive_lcell_comb \cpu|delay_time~0 (
// Equation(s):
// \cpu|delay_time~0_combout  = (!\cpu|stage [1] & (\cpu|stage [2] & (!\cpu|delay_time [0] & !\cpu|stage [0])))

	.dataa(\cpu|stage [1]),
	.datab(\cpu|stage [2]),
	.datac(\cpu|delay_time [0]),
	.datad(\cpu|stage [0]),
	.cin(gnd),
	.combout(\cpu|delay_time~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|delay_time~0 .lut_mask = 16'h0004;
defparam \cpu|delay_time~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N2
cycloneive_lcell_comb \cpu|delay_time[0]~1 (
// Equation(s):
// \cpu|delay_time[0]~1_combout  = (!\cpu|stage [1] & (\KEY[0]~input_o  & ((!\cpu|stage [0]) # (!\cpu|stage [2]))))

	.dataa(\cpu|stage [1]),
	.datab(\cpu|stage [2]),
	.datac(\KEY[0]~input_o ),
	.datad(\cpu|stage [0]),
	.cin(gnd),
	.combout(\cpu|delay_time[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|delay_time[0]~1 .lut_mask = 16'h1050;
defparam \cpu|delay_time[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N17
dffeas \cpu|delay_time[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|delay_time~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|delay_time[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|delay_time [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|delay_time[0] .is_wysiwyg = "true";
defparam \cpu|delay_time[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N20
cycloneive_lcell_comb \cpu|delay_time~3 (
// Equation(s):
// \cpu|delay_time~3_combout  = (\cpu|delay_time [1] $ (!\cpu|delay_time [0])) # (!\cpu|Equal2~2_combout )

	.dataa(\cpu|Equal2~2_combout ),
	.datab(gnd),
	.datac(\cpu|delay_time [1]),
	.datad(\cpu|delay_time [0]),
	.cin(gnd),
	.combout(\cpu|delay_time~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|delay_time~3 .lut_mask = 16'hF55F;
defparam \cpu|delay_time~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N21
dffeas \cpu|delay_time[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|delay_time~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|delay_time[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|delay_time [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|delay_time[1] .is_wysiwyg = "true";
defparam \cpu|delay_time[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N10
cycloneive_lcell_comb \cpu|delay_time~2 (
// Equation(s):
// \cpu|delay_time~2_combout  = (\cpu|Equal2~2_combout  & (\cpu|delay_time [2] $ (((!\cpu|delay_time [0] & !\cpu|delay_time [1])))))

	.dataa(\cpu|Equal2~2_combout ),
	.datab(\cpu|delay_time [0]),
	.datac(\cpu|delay_time [2]),
	.datad(\cpu|delay_time [1]),
	.cin(gnd),
	.combout(\cpu|delay_time~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|delay_time~2 .lut_mask = 16'hA082;
defparam \cpu|delay_time~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N11
dffeas \cpu|delay_time[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|delay_time~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|delay_time[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|delay_time [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|delay_time[2] .is_wysiwyg = "true";
defparam \cpu|delay_time[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N6
cycloneive_lcell_comb \cpu|stage~8 (
// Equation(s):
// \cpu|stage~8_combout  = (\cpu|delay_time [2]) # (((\cpu|delay_time [1]) # (!\cpu|Equal2~3_combout )) # (!\cpu|delay_time [0]))

	.dataa(\cpu|delay_time [2]),
	.datab(\cpu|delay_time [0]),
	.datac(\cpu|delay_time [1]),
	.datad(\cpu|Equal2~3_combout ),
	.cin(gnd),
	.combout(\cpu|stage~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|stage~8 .lut_mask = 16'hFBFF;
defparam \cpu|stage~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N18
cycloneive_lcell_comb \cpu|stage~9 (
// Equation(s):
// \cpu|stage~9_combout  = (\cpu|stage [2] & (((\cpu|stage~8_combout )))) # (!\cpu|stage [2] & (((\cpu|stage~5_combout )) # (!\cpu|stage [1])))

	.dataa(\cpu|stage [1]),
	.datab(\cpu|stage~5_combout ),
	.datac(\cpu|stage [2]),
	.datad(\cpu|stage~8_combout ),
	.cin(gnd),
	.combout(\cpu|stage~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|stage~9 .lut_mask = 16'hFD0D;
defparam \cpu|stage~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N19
dffeas \cpu|stage[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|stage~9_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|stage [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|stage[2] .is_wysiwyg = "true";
defparam \cpu|stage[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N26
cycloneive_lcell_comb \cpu|stage~6 (
// Equation(s):
// \cpu|stage~6_combout  = (\cpu|stage [2] & (\cpu|stage [0])) # (!\cpu|stage [2] & ((\cpu|stage~5_combout ) # ((\cpu|stage [0] & !\cpu|Equal38~2_combout ))))

	.dataa(\cpu|stage [2]),
	.datab(\cpu|stage [0]),
	.datac(\cpu|stage~5_combout ),
	.datad(\cpu|Equal38~2_combout ),
	.cin(gnd),
	.combout(\cpu|stage~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|stage~6 .lut_mask = 16'hD8DC;
defparam \cpu|stage~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N8
cycloneive_lcell_comb \cpu|stage_delay[1]~0 (
// Equation(s):
// \cpu|stage_delay[1]~0_combout  = (!\cpu|stage [2] & (\KEY[0]~input_o  & !\cpu|stage [1]))

	.dataa(gnd),
	.datab(\cpu|stage [2]),
	.datac(\KEY[0]~input_o ),
	.datad(\cpu|stage [1]),
	.cin(gnd),
	.combout(\cpu|stage_delay[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|stage_delay[1]~0 .lut_mask = 16'h0030;
defparam \cpu|stage_delay[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N27
dffeas \cpu|stage_delay[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Equal2~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|stage_delay[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|stage_delay [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|stage_delay[0] .is_wysiwyg = "true";
defparam \cpu|stage_delay[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N24
cycloneive_lcell_comb \cpu|stage~4 (
// Equation(s):
// \cpu|stage~4_combout  = (!\cpu|delay_time [2] & (\cpu|delay_time [0] & (!\cpu|delay_time [1] & \cpu|stage_delay [0])))

	.dataa(\cpu|delay_time [2]),
	.datab(\cpu|delay_time [0]),
	.datac(\cpu|delay_time [1]),
	.datad(\cpu|stage_delay [0]),
	.cin(gnd),
	.combout(\cpu|stage~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|stage~4 .lut_mask = 16'h0400;
defparam \cpu|stage~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N0
cycloneive_lcell_comb \cpu|stage~7 (
// Equation(s):
// \cpu|stage~7_combout  = (\cpu|stage [1] & (((\cpu|stage~6_combout )))) # (!\cpu|stage [1] & (\cpu|stage [2] & ((\cpu|stage~6_combout ) # (\cpu|stage~4_combout ))))

	.dataa(\cpu|stage [1]),
	.datab(\cpu|stage [2]),
	.datac(\cpu|stage~6_combout ),
	.datad(\cpu|stage~4_combout ),
	.cin(gnd),
	.combout(\cpu|stage~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|stage~7 .lut_mask = 16'hE4E0;
defparam \cpu|stage~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N1
dffeas \cpu|stage[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|stage~7_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|stage [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|stage[0] .is_wysiwyg = "true";
defparam \cpu|stage[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N26
cycloneive_lcell_comb \cpu|stage~2 (
// Equation(s):
// \cpu|stage~2_combout  = (\cpu|stage [0]) # ((!\KEY[1]~input_o  & \cpu|always0~4_combout ))

	.dataa(\KEY[1]~input_o ),
	.datab(\cpu|stage [0]),
	.datac(gnd),
	.datad(\cpu|always0~4_combout ),
	.cin(gnd),
	.combout(\cpu|stage~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|stage~2 .lut_mask = 16'hDDCC;
defparam \cpu|stage~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N22
cycloneive_lcell_comb \cpu|stage_delay[1]~1 (
// Equation(s):
// \cpu|stage_delay[1]~1_combout  = !\cpu|Equal2~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Equal2~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|stage_delay[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|stage_delay[1]~1 .lut_mask = 16'h0F0F;
defparam \cpu|stage_delay[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N23
dffeas \cpu|stage_delay[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|stage_delay[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|stage_delay[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|stage_delay [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|stage_delay[1] .is_wysiwyg = "true";
defparam \cpu|stage_delay[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N14
cycloneive_lcell_comb \cpu|stage~0 (
// Equation(s):
// \cpu|stage~0_combout  = (!\cpu|delay_time [2] & (\cpu|delay_time [0] & (!\cpu|delay_time [1] & !\cpu|stage [0])))

	.dataa(\cpu|delay_time [2]),
	.datab(\cpu|delay_time [0]),
	.datac(\cpu|delay_time [1]),
	.datad(\cpu|stage [0]),
	.cin(gnd),
	.combout(\cpu|stage~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|stage~0 .lut_mask = 16'h0004;
defparam \cpu|stage~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N16
cycloneive_lcell_comb \cpu|stage~1 (
// Equation(s):
// \cpu|stage~1_combout  = (\cpu|stage [2] & ((\cpu|stage [1]) # ((\cpu|stage_delay [1] & \cpu|stage~0_combout ))))

	.dataa(\cpu|stage_delay [1]),
	.datab(\cpu|stage [2]),
	.datac(\cpu|stage~0_combout ),
	.datad(\cpu|stage [1]),
	.cin(gnd),
	.combout(\cpu|stage~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|stage~1 .lut_mask = 16'hCC80;
defparam \cpu|stage~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N2
cycloneive_lcell_comb \cpu|stage~3 (
// Equation(s):
// \cpu|stage~3_combout  = (\cpu|stage~1_combout ) # ((\cpu|stage~2_combout  & (!\cpu|Equal38~2_combout  & \cpu|stage [1])))

	.dataa(\cpu|stage~2_combout ),
	.datab(\cpu|Equal38~2_combout ),
	.datac(\cpu|stage [1]),
	.datad(\cpu|stage~1_combout ),
	.cin(gnd),
	.combout(\cpu|stage~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|stage~3 .lut_mask = 16'hFF20;
defparam \cpu|stage~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N3
dffeas \cpu|stage[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|stage~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|stage [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|stage[1] .is_wysiwyg = "true";
defparam \cpu|stage[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N4
cycloneive_lcell_comb \cpu|Equal2~0 (
// Equation(s):
// \cpu|Equal2~0_combout  = (\cpu|stage [1] & (!\cpu|stage [2] & !\cpu|stage [0]))

	.dataa(\cpu|stage [1]),
	.datab(\cpu|stage [2]),
	.datac(gnd),
	.datad(\cpu|stage [0]),
	.cin(gnd),
	.combout(\cpu|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal2~0 .lut_mask = 16'h0022;
defparam \cpu|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N24
cycloneive_lcell_comb \cpu|pc[0]~13 (
// Equation(s):
// \cpu|pc[0]~13_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & ((\cpu|Equal15~9_combout ) # ((!\cpu|Equal15~10_combout  & \cpu|Equal15~8_combout ))))

	.dataa(\cpu|Equal15~10_combout ),
	.datab(\cpu|Equal15~8_combout ),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datad(\cpu|Equal15~9_combout ),
	.cin(gnd),
	.combout(\cpu|pc[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pc[0]~13 .lut_mask = 16'hF040;
defparam \cpu|pc[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N18
cycloneive_lcell_comb \cpu|pc[0]~14 (
// Equation(s):
// \cpu|pc[0]~14_combout  = (\cpu|pc[0]~13_combout ) # ((\cpu|Equal15~10_combout  & (\cpu|Add5~0_combout  & !\cpu|Equal15~9_combout )))

	.dataa(\cpu|Equal15~10_combout ),
	.datab(\cpu|pc[0]~13_combout ),
	.datac(\cpu|Add5~0_combout ),
	.datad(\cpu|Equal15~9_combout ),
	.cin(gnd),
	.combout(\cpu|pc[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pc[0]~14 .lut_mask = 16'hCCEC;
defparam \cpu|pc[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N12
cycloneive_lcell_comb \cpu|pc[0]~12 (
// Equation(s):
// \cpu|pc[0]~12_combout  = (\cpu|pc [0] & (((\cpu|pc[0]~8_combout ) # (!\cpu|pc[0]~4_combout )) # (!\cpu|Equal2~0_combout )))

	.dataa(\cpu|Equal2~0_combout ),
	.datab(\cpu|pc[0]~8_combout ),
	.datac(\cpu|pc[0]~4_combout ),
	.datad(\cpu|pc [0]),
	.cin(gnd),
	.combout(\cpu|pc[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pc[0]~12 .lut_mask = 16'hDF00;
defparam \cpu|pc[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N26
cycloneive_lcell_comb \cpu|pc[0]~15 (
// Equation(s):
// \cpu|pc[0]~15_combout  = (\cpu|pc[0]~12_combout ) # ((\cpu|Equal2~0_combout  & (\cpu|pc[0]~14_combout  & \cpu|pc[0]~4_combout )))

	.dataa(\cpu|Equal2~0_combout ),
	.datab(\cpu|pc[0]~14_combout ),
	.datac(\cpu|pc[0]~4_combout ),
	.datad(\cpu|pc[0]~12_combout ),
	.cin(gnd),
	.combout(\cpu|pc[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pc[0]~15 .lut_mask = 16'hFF80;
defparam \cpu|pc[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N27
dffeas \cpu|pc[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|pc[0]~15_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pc[0] .is_wysiwyg = "true";
defparam \cpu|pc[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N3
dffeas \cpu|ram_address_out[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|ram_address_out[0]~12_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Equal2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ram_address_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ram_address_out[0] .is_wysiwyg = "true";
defparam \cpu|ram_address_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N8
cycloneive_lcell_comb \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 (
	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_b [0]),
	.datab(\RAM1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datad(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.cin(gnd),
	.combout(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .lut_mask = 16'hABA8;
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N9
dffeas \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .is_wysiwyg = "true";
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N12
cycloneive_lcell_comb \RAM1|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 (
	.dataa(\RAM1|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ),
	.datab(\RAM1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.datad(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.cin(gnd),
	.combout(\RAM1|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .lut_mask = 16'h5D08;
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N2
cycloneive_lcell_comb \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 (
	.dataa(gnd),
	.datab(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.cout(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ));
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .lut_mask = 16'h33CC;
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N4
cycloneive_lcell_comb \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 (
	.dataa(gnd),
	.datab(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ),
	.combout(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ),
	.cout(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ));
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 .lut_mask = 16'h3C3F;
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N26
cycloneive_lcell_comb \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .lut_mask = 16'h0A0A;
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N6
cycloneive_lcell_comb \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .lut_mask = 16'hA0A0;
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N2
cycloneive_lcell_comb \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~18 (
	.dataa(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~18 .lut_mask = 16'hFF20;
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y23_N5
dffeas \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19_combout ),
	.sload(gnd),
	.ena(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N6
cycloneive_lcell_comb \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 (
	.dataa(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ),
	.combout(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout ),
	.cout(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12 ));
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 .lut_mask = 16'hA50A;
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y23_N7
dffeas \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19_combout ),
	.sload(gnd),
	.ena(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N8
cycloneive_lcell_comb \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13 (
	.dataa(gnd),
	.datab(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12 ),
	.combout(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout ),
	.cout(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14 ));
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13 .lut_mask = 16'h3C3F;
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y23_N9
dffeas \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19_combout ),
	.sload(gnd),
	.ena(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N10
cycloneive_lcell_comb \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.cin(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14 ),
	.combout(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15 .lut_mask = 16'hF00F;
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y23_N11
dffeas \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19_combout ),
	.sload(gnd),
	.ena(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .is_wysiwyg = "true";
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N22
cycloneive_lcell_comb \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~17 (
	.dataa(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datad(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.cin(gnd),
	.combout(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~17_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~17 .lut_mask = 16'hF7FF;
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N26
cycloneive_lcell_comb \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~17_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19 .lut_mask = 16'hA0B3;
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y23_N3
dffeas \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19_combout ),
	.sload(gnd),
	.ena(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N20
cycloneive_lcell_comb \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 (
	.dataa(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datad(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.cin(gnd),
	.combout(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .lut_mask = 16'h9180;
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N24
cycloneive_lcell_comb \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 (
	.dataa(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datad(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.cin(gnd),
	.combout(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .lut_mask = 16'hEE28;
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N10
cycloneive_lcell_comb \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.datad(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.cin(gnd),
	.combout(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 16'h3210;
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N12
cycloneive_lcell_comb \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 (
	.dataa(gnd),
	.datab(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datad(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .lut_mask = 16'hC000;
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N18
cycloneive_lcell_comb \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 (
	.dataa(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datad(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.cin(gnd),
	.combout(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 .lut_mask = 16'h0001;
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N24
cycloneive_lcell_comb \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15 (
	.dataa(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.datad(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout ),
	.cin(gnd),
	.combout(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15 .lut_mask = 16'h3210;
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N22
cycloneive_lcell_comb \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16 (
	.dataa(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15_combout ),
	.cin(gnd),
	.combout(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16 .lut_mask = 16'h5540;
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N8
cycloneive_lcell_comb \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~6 (
	.dataa(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~6 .lut_mask = 16'hFFA8;
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y23_N23
dffeas \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N0
cycloneive_lcell_comb \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 (
	.dataa(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .lut_mask = 16'h55FF;
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N30
cycloneive_lcell_comb \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 (
	.dataa(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datad(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .lut_mask = 16'hAA01;
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N16
cycloneive_lcell_comb \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 (
	.dataa(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.datac(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.datad(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.cin(gnd),
	.combout(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 .lut_mask = 16'hDC50;
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N12
cycloneive_lcell_comb \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 (
	.dataa(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.datad(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ),
	.cin(gnd),
	.combout(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 .lut_mask = 16'h5140;
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y23_N13
dffeas \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N26
cycloneive_lcell_comb \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 (
	.dataa(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datad(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.cin(gnd),
	.combout(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .lut_mask = 16'h3174;
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N28
cycloneive_lcell_comb \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17 (
	.dataa(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.datad(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.cin(gnd),
	.combout(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17 .lut_mask = 16'hDE5E;
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N4
cycloneive_lcell_comb \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 (
	.dataa(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17_combout ),
	.cin(gnd),
	.combout(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .lut_mask = 16'h4045;
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y23_N5
dffeas \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N0
cycloneive_lcell_comb \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 (
	.dataa(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.datad(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .lut_mask = 16'h00EA;
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y23_N1
dffeas \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N6
cycloneive_lcell_comb \RAM1|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 (
	.dataa(\RAM1|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\RAM1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.cin(gnd),
	.combout(\RAM1|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 .lut_mask = 16'hFA0A;
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\RAM1|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12 .lut_mask = 16'hA800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .lut_mask = 16'hFF02;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .lut_mask = 16'h0400;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .lut_mask = 16'hF0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 .lut_mask = 16'h2000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .lut_mask = 16'h0080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 .lut_mask = 16'h5000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y20_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y20_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .lut_mask = 16'hF0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y20_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y20_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .lut_mask = 16'h0400;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y22_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7 .lut_mask = 16'h55AA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~14 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13 .lut_mask = 16'h5AAF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~14 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15 .lut_mask = 16'hA505;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~12 .lut_mask = 16'hF888;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17 .lut_mask = 16'h3C3C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y22_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~11 .lut_mask = 16'hFFFE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~11_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19 .lut_mask = 16'hAB03;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9 .lut_mask = 16'hC303;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y22_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y22_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .lut_mask = 16'h0074;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .lut_mask = 16'h6066;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .lut_mask = 16'h4F44;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7 .lut_mask = 16'h8000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .lut_mask = 16'hAACC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .lut_mask = 16'hFC33;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 .lut_mask = 16'hEA6A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .lut_mask = 16'h0055;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 .lut_mask = 16'hAE0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y22_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 .lut_mask = 16'hCCAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .lut_mask = 16'hF0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y22_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15 .lut_mask = 16'h7016;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16 .lut_mask = 16'h3A2B;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 .lut_mask = 16'hAACC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 .lut_mask = 16'h622B;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 .lut_mask = 16'h4F40;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y22_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 .lut_mask = 16'hEE44;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .lut_mask = 16'h0FFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena .lut_mask = 16'hFC00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y22_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y22_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y22_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y22_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .lut_mask = 16'hECA0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .lut_mask = 16'hFFAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .lut_mask = 16'h00CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y18_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .lut_mask = 16'hFFF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y18_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .lut_mask = 16'h00AA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y18_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .lut_mask = 16'hFFCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y18_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .lut_mask = 16'hCC00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 .lut_mask = 16'h33CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 .lut_mask = 16'h5A5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 .lut_mask = 16'hC3C3;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23 .lut_mask = 16'hBAAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13 .lut_mask = 16'hFFEF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22 .lut_mask = 16'hA0B3;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 .lut_mask = 16'h3C3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y20_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 .lut_mask = 16'hC30C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y20_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y20_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .lut_mask = 16'h0080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .lut_mask = 16'h2300;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 .lut_mask = 16'h070D;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 .lut_mask = 16'h0004;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 .lut_mask = 16'hDCCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12 .lut_mask = 16'hFEAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .lut_mask = 16'h3022;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .lut_mask = 16'h00E2;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .lut_mask = 16'h5444;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .lut_mask = 16'hFEFE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .lut_mask = 16'h00AC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 .lut_mask = 16'h5040;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11 .lut_mask = 16'hFFFE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \altera_internal_jtag~TCKUTAPclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\altera_internal_jtag~TCKUTAP }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ));
// synopsys translate_off
defparam \altera_internal_jtag~TCKUTAPclkctrl .clock_type = "global clock";
defparam \altera_internal_jtag~TCKUTAPclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .lut_mask = 16'hC0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .lut_mask = 16'hF0C8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .lut_mask = 16'hBF80;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .lut_mask = 16'h0444;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .lut_mask = 16'hBA10;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N4
cycloneive_lcell_comb \RAM1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\RAM1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .lut_mask = 16'h0080;
defparam \RAM1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N3
dffeas \cpu|instruction[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instruction [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instruction[13] .is_wysiwyg = "true";
defparam \cpu|instruction[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N0
cycloneive_lcell_comb \cpu|registers_data[15][0]~214 (
// Equation(s):
// \cpu|registers_data[15][0]~214_combout  = (\cpu|instruction [13] & ((\cpu|instruction [12] & ((\cpu|Add2~0_combout ))) # (!\cpu|instruction [12] & (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]))))

	.dataa(\cpu|instruction [13]),
	.datab(\cpu|instruction [12]),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datad(\cpu|Add2~0_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[15][0]~214_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[15][0]~214 .lut_mask = 16'hA820;
defparam \cpu|registers_data[15][0]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N10
cycloneive_lcell_comb \cpu|registers_data[15][0]~213 (
// Equation(s):
// \cpu|registers_data[15][0]~213_combout  = (\cpu|instruction [13] & (\cpu|Decoder1~15_combout  & ((\cpu|registers_data~99_combout ) # (\cpu|registers_data~212_combout )))) # (!\cpu|instruction [13] & ((\cpu|registers_data~99_combout ) # 
// ((\cpu|registers_data~212_combout ))))

	.dataa(\cpu|instruction [13]),
	.datab(\cpu|registers_data~99_combout ),
	.datac(\cpu|registers_data~212_combout ),
	.datad(\cpu|Decoder1~15_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[15][0]~213_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[15][0]~213 .lut_mask = 16'hFC54;
defparam \cpu|registers_data[15][0]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N28
cycloneive_lcell_comb \cpu|registers_data[15][0]~215 (
// Equation(s):
// \cpu|registers_data[15][0]~215_combout  = (\cpu|Equal2~0_combout  & ((\cpu|registers_data[15][0]~213_combout  & (\cpu|registers_data[15][0]~214_combout )) # (!\cpu|registers_data[15][0]~213_combout  & ((\cpu|registers_data[15][0]~q ))))) # 
// (!\cpu|Equal2~0_combout  & (((\cpu|registers_data[15][0]~q ))))

	.dataa(\cpu|registers_data[15][0]~214_combout ),
	.datab(\cpu|registers_data[15][0]~q ),
	.datac(\cpu|Equal2~0_combout ),
	.datad(\cpu|registers_data[15][0]~213_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[15][0]~215_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[15][0]~215 .lut_mask = 16'hACCC;
defparam \cpu|registers_data[15][0]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N14
cycloneive_lcell_comb \cpu|registers_data[15][0]~216 (
// Equation(s):
// \cpu|registers_data[15][0]~216_combout  = (\cpu|Equal2~0_combout  & ((\cpu|registers_data~99_combout ) # (\cpu|registers_data~212_combout )))

	.dataa(gnd),
	.datab(\cpu|Equal2~0_combout ),
	.datac(\cpu|registers_data~99_combout ),
	.datad(\cpu|registers_data~212_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[15][0]~216_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[15][0]~216 .lut_mask = 16'hCCC0;
defparam \cpu|registers_data[15][0]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N28
cycloneive_lcell_comb \cpu|registers_data~217 (
// Equation(s):
// \cpu|registers_data~217_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & \RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1])

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datab(gnd),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|registers_data~217_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~217 .lut_mask = 16'hA0A0;
defparam \cpu|registers_data~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N22
cycloneive_lcell_comb \cpu|registers_data~218 (
// Equation(s):
// \cpu|registers_data~218_combout  = (\cpu|registers_data~217_combout  & (\cpu|Mux23~9_combout  & (!\cpu|Decoder1~15_combout ))) # (!\cpu|registers_data~217_combout  & (((\cpu|registers_data[15][0]~q ))))

	.dataa(\cpu|Mux23~9_combout ),
	.datab(\cpu|Decoder1~15_combout ),
	.datac(\cpu|registers_data~217_combout ),
	.datad(\cpu|registers_data[15][0]~q ),
	.cin(gnd),
	.combout(\cpu|registers_data~218_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~218 .lut_mask = 16'h2F20;
defparam \cpu|registers_data~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N24
cycloneive_lcell_comb \cpu|Add4~16 (
// Equation(s):
// \cpu|Add4~16_combout  = \cpu|Add4~15 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\cpu|Add4~15 ),
	.combout(\cpu|Add4~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add4~16 .lut_mask = 16'hF0F0;
defparam \cpu|Add4~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N2
cycloneive_lcell_comb \cpu|registers_data~220 (
// Equation(s):
// \cpu|registers_data~220_combout  = (\cpu|Decoder1~15_combout  & ((\cpu|Mux14~9_combout ) # ((\cpu|Mux21~11_combout )))) # (!\cpu|Decoder1~15_combout  & (((\cpu|registers_data[15][0]~q ))))

	.dataa(\cpu|Mux14~9_combout ),
	.datab(\cpu|Decoder1~15_combout ),
	.datac(\cpu|Mux21~11_combout ),
	.datad(\cpu|registers_data[15][0]~q ),
	.cin(gnd),
	.combout(\cpu|registers_data~220_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~220 .lut_mask = 16'hFBC8;
defparam \cpu|registers_data~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N24
cycloneive_lcell_comb \cpu|registers_data~219 (
// Equation(s):
// \cpu|registers_data~219_combout  = (\cpu|Decoder1~15_combout  & (\cpu|Add3~0_combout )) # (!\cpu|Decoder1~15_combout  & ((\cpu|registers_data[15][0]~q )))

	.dataa(gnd),
	.datab(\cpu|Decoder1~15_combout ),
	.datac(\cpu|Add3~0_combout ),
	.datad(\cpu|registers_data[15][0]~q ),
	.cin(gnd),
	.combout(\cpu|registers_data~219_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~219 .lut_mask = 16'hF3C0;
defparam \cpu|registers_data~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N4
cycloneive_lcell_comb \cpu|registers_data~221 (
// Equation(s):
// \cpu|registers_data~221_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & (((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]) # (\cpu|registers_data~219_combout )))) # 
// (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & (\cpu|registers_data~220_combout  & (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2])))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datab(\cpu|registers_data~220_combout ),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datad(\cpu|registers_data~219_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~221_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~221 .lut_mask = 16'hAEA4;
defparam \cpu|registers_data~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N14
cycloneive_lcell_comb \cpu|registers_data~222 (
// Equation(s):
// \cpu|registers_data~222_combout  = (\cpu|registers_data~221_combout  & (((\cpu|registers_data[15][0]~q ) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2])))) # (!\cpu|registers_data~221_combout  & (!\cpu|Add4~16_combout  & 
// ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]))))

	.dataa(\cpu|Add4~16_combout ),
	.datab(\cpu|registers_data[15][0]~q ),
	.datac(\cpu|registers_data~221_combout ),
	.datad(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.cin(gnd),
	.combout(\cpu|registers_data~222_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~222 .lut_mask = 16'hC5F0;
defparam \cpu|registers_data~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N22
cycloneive_lcell_comb \cpu|Add3~16 (
// Equation(s):
// \cpu|Add3~16_combout  = !\cpu|Add3~15 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\cpu|Add3~15 ),
	.combout(\cpu|Add3~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add3~16 .lut_mask = 16'h0F0F;
defparam \cpu|Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N30
cycloneive_lcell_comb \cpu|registers_data~226 (
// Equation(s):
// \cpu|registers_data~226_combout  = (\cpu|Decoder1~15_combout  & (\cpu|Mux30~4_combout )) # (!\cpu|Decoder1~15_combout  & ((\cpu|Mux21~11_combout )))

	.dataa(gnd),
	.datab(\cpu|Mux30~4_combout ),
	.datac(\cpu|Mux21~11_combout ),
	.datad(\cpu|Decoder1~15_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~226_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~226 .lut_mask = 16'hCCF0;
defparam \cpu|registers_data~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N26
cycloneive_lcell_comb \cpu|registers_data~224 (
// Equation(s):
// \cpu|registers_data~224_combout  = (\cpu|Decoder1~15_combout  & (\cpu|Mux7~9_combout )) # (!\cpu|Decoder1~15_combout  & ((\cpu|registers_data[15][0]~q )))

	.dataa(gnd),
	.datab(\cpu|Decoder1~15_combout ),
	.datac(\cpu|Mux7~9_combout ),
	.datad(\cpu|registers_data[15][0]~q ),
	.cin(gnd),
	.combout(\cpu|registers_data~224_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~224 .lut_mask = 16'hF3C0;
defparam \cpu|registers_data~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N0
cycloneive_lcell_comb \cpu|registers_data~223 (
// Equation(s):
// \cpu|registers_data~223_combout  = (\cpu|Decoder1~15_combout  & (\cpu|Mux14~9_combout  & (\cpu|Mux21~11_combout ))) # (!\cpu|Decoder1~15_combout  & (((\cpu|registers_data[15][0]~q ))))

	.dataa(\cpu|Mux14~9_combout ),
	.datab(\cpu|Decoder1~15_combout ),
	.datac(\cpu|Mux21~11_combout ),
	.datad(\cpu|registers_data[15][0]~q ),
	.cin(gnd),
	.combout(\cpu|registers_data~223_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~223 .lut_mask = 16'hB380;
defparam \cpu|registers_data~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N20
cycloneive_lcell_comb \cpu|registers_data~225 (
// Equation(s):
// \cpu|registers_data~225_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]) # ((\cpu|registers_data~223_combout )))) # 
// (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & (\cpu|registers_data~224_combout )))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datac(\cpu|registers_data~224_combout ),
	.datad(\cpu|registers_data~223_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~225_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~225 .lut_mask = 16'hBA98;
defparam \cpu|registers_data~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N8
cycloneive_lcell_comb \cpu|registers_data~227 (
// Equation(s):
// \cpu|registers_data~227_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & ((\cpu|registers_data~225_combout  & ((\cpu|registers_data~226_combout ))) # (!\cpu|registers_data~225_combout  & (\cpu|Add3~16_combout )))) # 
// (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & (((\cpu|registers_data~225_combout ))))

	.dataa(\cpu|Add3~16_combout ),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datac(\cpu|registers_data~226_combout ),
	.datad(\cpu|registers_data~225_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~227_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~227 .lut_mask = 16'hF388;
defparam \cpu|registers_data~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N18
cycloneive_lcell_comb \cpu|registers_data~228 (
// Equation(s):
// \cpu|registers_data~228_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & (((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0])))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & 
// ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & (\cpu|registers_data~222_combout )) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & ((\cpu|registers_data~227_combout )))))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datab(\cpu|registers_data~222_combout ),
	.datac(\cpu|registers_data~227_combout ),
	.datad(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.cin(gnd),
	.combout(\cpu|registers_data~228_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~228 .lut_mask = 16'hEE50;
defparam \cpu|registers_data~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N12
cycloneive_lcell_comb \cpu|registers_data~229 (
// Equation(s):
// \cpu|registers_data~229_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & ((\cpu|registers_data~228_combout  & (\cpu|registers_data[15][0]~q )) # (!\cpu|registers_data~228_combout  & ((\cpu|registers_data~218_combout ))))) # 
// (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & (((\cpu|registers_data~228_combout ))))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datab(\cpu|registers_data[15][0]~q ),
	.datac(\cpu|registers_data~218_combout ),
	.datad(\cpu|registers_data~228_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~229_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~229 .lut_mask = 16'hDDA0;
defparam \cpu|registers_data~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N16
cycloneive_lcell_comb \cpu|registers_data[15][0]~230 (
// Equation(s):
// \cpu|registers_data[15][0]~230_combout  = (\cpu|registers_data[15][0]~215_combout ) # ((!\cpu|instruction [13] & (\cpu|registers_data[15][0]~216_combout  & \cpu|registers_data~229_combout )))

	.dataa(\cpu|instruction [13]),
	.datab(\cpu|registers_data[15][0]~215_combout ),
	.datac(\cpu|registers_data[15][0]~216_combout ),
	.datad(\cpu|registers_data~229_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data[15][0]~230_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data[15][0]~230 .lut_mask = 16'hDCCC;
defparam \cpu|registers_data[15][0]~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N17
dffeas \cpu|registers_data[15][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data[15][0]~230_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[15][0] .is_wysiwyg = "true";
defparam \cpu|registers_data[15][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N30
cycloneive_lcell_comb \cpu|Mux7~7 (
// Equation(s):
// \cpu|Mux7~7_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & (((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2])))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & 
// ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & (\cpu|registers_data[7][0]~q )) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & ((\cpu|registers_data[3][0]~q )))))

	.dataa(\cpu|registers_data[7][0]~q ),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datad(\cpu|registers_data[3][0]~q ),
	.cin(gnd),
	.combout(\cpu|Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux7~7 .lut_mask = 16'hE3E0;
defparam \cpu|Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N30
cycloneive_lcell_comb \cpu|Mux7~8 (
// Equation(s):
// \cpu|Mux7~8_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & ((\cpu|Mux7~7_combout  & (\cpu|registers_data[15][0]~q )) # (!\cpu|Mux7~7_combout  & ((\cpu|registers_data[11][0]~q ))))) # 
// (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & (((\cpu|Mux7~7_combout ))))

	.dataa(\cpu|registers_data[15][0]~q ),
	.datab(\cpu|registers_data[11][0]~q ),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datad(\cpu|Mux7~7_combout ),
	.cin(gnd),
	.combout(\cpu|Mux7~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux7~8 .lut_mask = 16'hAFC0;
defparam \cpu|Mux7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N6
cycloneive_lcell_comb \cpu|Mux7~0 (
// Equation(s):
// \cpu|Mux7~0_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3])) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & 
// ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & (\cpu|registers_data[9][0]~q )) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & ((\cpu|registers_data[1][0]~q )))))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datac(\cpu|registers_data[9][0]~q ),
	.datad(\cpu|registers_data[1][0]~q ),
	.cin(gnd),
	.combout(\cpu|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux7~0 .lut_mask = 16'hD9C8;
defparam \cpu|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N24
cycloneive_lcell_comb \cpu|Mux7~1 (
// Equation(s):
// \cpu|Mux7~1_combout  = (\cpu|Mux7~0_combout  & (((\cpu|registers_data[13][0]~q )) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]))) # (!\cpu|Mux7~0_combout  & (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & 
// (\cpu|registers_data[5][0]~q )))

	.dataa(\cpu|Mux7~0_combout ),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datac(\cpu|registers_data[5][0]~q ),
	.datad(\cpu|registers_data[13][0]~q ),
	.cin(gnd),
	.combout(\cpu|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux7~1 .lut_mask = 16'hEA62;
defparam \cpu|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N18
cycloneive_lcell_comb \cpu|Mux7~4 (
// Equation(s):
// \cpu|Mux7~4_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & ((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]) # ((\cpu|registers_data[4][0]~q )))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] 
// & (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & ((\cpu|registers_data[0][0]~q ))))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datac(\cpu|registers_data[4][0]~q ),
	.datad(\cpu|registers_data[0][0]~q ),
	.cin(gnd),
	.combout(\cpu|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux7~4 .lut_mask = 16'hB9A8;
defparam \cpu|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N20
cycloneive_lcell_comb \cpu|Mux7~5 (
// Equation(s):
// \cpu|Mux7~5_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & ((\cpu|Mux7~4_combout  & ((\cpu|registers_data[12][0]~q ))) # (!\cpu|Mux7~4_combout  & (\cpu|registers_data[8][0]~q )))) # 
// (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & (((\cpu|Mux7~4_combout ))))

	.dataa(\cpu|registers_data[8][0]~q ),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datac(\cpu|registers_data[12][0]~q ),
	.datad(\cpu|Mux7~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux7~5 .lut_mask = 16'hF388;
defparam \cpu|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N6
cycloneive_lcell_comb \cpu|Mux7~2 (
// Equation(s):
// \cpu|Mux7~2_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & (((\cpu|registers_data[6][0]~q ) # (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3])))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2] 
// & (\cpu|registers_data[2][0]~q  & ((!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]))))

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datab(\cpu|registers_data[2][0]~q ),
	.datac(\cpu|registers_data[6][0]~q ),
	.datad(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.cin(gnd),
	.combout(\cpu|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux7~2 .lut_mask = 16'hAAE4;
defparam \cpu|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N16
cycloneive_lcell_comb \cpu|Mux7~3 (
// Equation(s):
// \cpu|Mux7~3_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & ((\cpu|Mux7~2_combout  & (\cpu|registers_data[14][0]~q )) # (!\cpu|Mux7~2_combout  & ((\cpu|registers_data[10][0]~q ))))) # 
// (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & (((\cpu|Mux7~2_combout ))))

	.dataa(\cpu|registers_data[14][0]~q ),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datac(\cpu|registers_data[10][0]~q ),
	.datad(\cpu|Mux7~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux7~3 .lut_mask = 16'hBBC0;
defparam \cpu|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N22
cycloneive_lcell_comb \cpu|Mux7~6 (
// Equation(s):
// \cpu|Mux7~6_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & (((\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]) # (\cpu|Mux7~3_combout )))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & 
// (\cpu|Mux7~5_combout  & (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0])))

	.dataa(\cpu|Mux7~5_combout ),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datad(\cpu|Mux7~3_combout ),
	.cin(gnd),
	.combout(\cpu|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux7~6 .lut_mask = 16'hCEC2;
defparam \cpu|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N26
cycloneive_lcell_comb \cpu|Mux7~9 (
// Equation(s):
// \cpu|Mux7~9_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & ((\cpu|Mux7~6_combout  & (\cpu|Mux7~8_combout )) # (!\cpu|Mux7~6_combout  & ((\cpu|Mux7~1_combout ))))) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a 
// [0] & (((\cpu|Mux7~6_combout ))))

	.dataa(\cpu|Mux7~8_combout ),
	.datab(\cpu|Mux7~1_combout ),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datad(\cpu|Mux7~6_combout ),
	.cin(gnd),
	.combout(\cpu|Mux7~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux7~9 .lut_mask = 16'hAFC0;
defparam \cpu|Mux7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N4
cycloneive_lcell_comb \cpu|registers_data~71 (
// Equation(s):
// \cpu|registers_data~71_combout  = (\cpu|Equal15~0_combout  & (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & (!\cpu|Equal15~1_combout  & \cpu|Add2~0_combout )))

	.dataa(\cpu|Equal15~0_combout ),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datac(\cpu|Equal15~1_combout ),
	.datad(\cpu|Add2~0_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~71_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~71 .lut_mask = 16'h0200;
defparam \cpu|registers_data~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N14
cycloneive_lcell_comb \cpu|registers_data~72 (
// Equation(s):
// \cpu|registers_data~72_combout  = ((!\cpu|registers_data~71_combout  & ((!\cpu|registers_data~62_combout ) # (!\cpu|Mux7~9_combout )))) # (!\cpu|Equal24~1_combout )

	.dataa(\cpu|Mux7~9_combout ),
	.datab(\cpu|Equal24~1_combout ),
	.datac(\cpu|registers_data~62_combout ),
	.datad(\cpu|registers_data~71_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~72_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~72 .lut_mask = 16'h337F;
defparam \cpu|registers_data~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N14
cycloneive_lcell_comb \cpu|registers_data~73 (
// Equation(s):
// \cpu|registers_data~73_combout  = (\cpu|Equal15~0_combout  & (!\cpu|Equal15~1_combout  & \cpu|Add2~0_combout ))

	.dataa(\cpu|Equal15~0_combout ),
	.datab(gnd),
	.datac(\cpu|Equal15~1_combout ),
	.datad(\cpu|Add2~0_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~73_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~73 .lut_mask = 16'h0A00;
defparam \cpu|registers_data~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N10
cycloneive_lcell_comb \cpu|registers_data~74 (
// Equation(s):
// \cpu|registers_data~74_combout  = (\cpu|registers_data~72_combout  & ((\cpu|always0~0_combout ) # ((!\cpu|Equal27~0_combout ) # (!\cpu|registers_data~73_combout ))))

	.dataa(\cpu|registers_data~72_combout ),
	.datab(\cpu|always0~0_combout ),
	.datac(\cpu|registers_data~73_combout ),
	.datad(\cpu|Equal27~0_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~74_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~74 .lut_mask = 16'h8AAA;
defparam \cpu|registers_data~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N16
cycloneive_lcell_comb \cpu|registers_data~69 (
// Equation(s):
// \cpu|registers_data~69_combout  = (\cpu|always0~2_combout  & (\cpu|registers_data~62_combout  & ((\cpu|Mux14~9_combout ) # (\cpu|Mux21~11_combout ))))

	.dataa(\cpu|Mux14~9_combout ),
	.datab(\cpu|Mux21~11_combout ),
	.datac(\cpu|always0~2_combout ),
	.datad(\cpu|registers_data~62_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~69_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~69 .lut_mask = 16'hE000;
defparam \cpu|registers_data~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N26
cycloneive_lcell_comb \cpu|Mux39~4 (
// Equation(s):
// \cpu|Mux39~4_combout  = (\cpu|instruction [8] & (\cpu|registers_data[14][0]~q )) # (!\cpu|instruction [8] & ((\cpu|registers_data[12][0]~q )))

	.dataa(\cpu|instruction [8]),
	.datab(\cpu|registers_data[14][0]~q ),
	.datac(gnd),
	.datad(\cpu|registers_data[12][0]~q ),
	.cin(gnd),
	.combout(\cpu|Mux39~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux39~4 .lut_mask = 16'hDD88;
defparam \cpu|Mux39~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N12
cycloneive_lcell_comb \cpu|Mux39~2 (
// Equation(s):
// \cpu|Mux39~2_combout  = (\cpu|instruction [8] & ((\cpu|registers_data[2][0]~q ))) # (!\cpu|instruction [8] & (\cpu|registers_data[0][0]~q ))

	.dataa(\cpu|registers_data[0][0]~q ),
	.datab(\cpu|registers_data[2][0]~q ),
	.datac(gnd),
	.datad(\cpu|instruction [8]),
	.cin(gnd),
	.combout(\cpu|Mux39~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux39~2 .lut_mask = 16'hCCAA;
defparam \cpu|Mux39~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N10
cycloneive_lcell_comb \cpu|Mux39~1 (
// Equation(s):
// \cpu|Mux39~1_combout  = (\cpu|instruction [8] & (\cpu|registers_data[10][0]~q )) # (!\cpu|instruction [8] & ((\cpu|registers_data[8][0]~q )))

	.dataa(\cpu|registers_data[10][0]~q ),
	.datab(gnd),
	.datac(\cpu|registers_data[8][0]~q ),
	.datad(\cpu|instruction [8]),
	.cin(gnd),
	.combout(\cpu|Mux39~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux39~1 .lut_mask = 16'hAAF0;
defparam \cpu|Mux39~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N14
cycloneive_lcell_comb \cpu|Mux39~3 (
// Equation(s):
// \cpu|Mux39~3_combout  = (\cpu|instruction [10] & (((\cpu|instruction [9]) # (\cpu|Mux39~1_combout )))) # (!\cpu|instruction [10] & (\cpu|Mux39~2_combout  & (!\cpu|instruction [9])))

	.dataa(\cpu|instruction [10]),
	.datab(\cpu|Mux39~2_combout ),
	.datac(\cpu|instruction [9]),
	.datad(\cpu|Mux39~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux39~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux39~3 .lut_mask = 16'hAEA4;
defparam \cpu|Mux39~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N24
cycloneive_lcell_comb \cpu|Mux39~0 (
// Equation(s):
// \cpu|Mux39~0_combout  = (\cpu|instruction [8] & ((\cpu|registers_data[6][0]~q ))) # (!\cpu|instruction [8] & (\cpu|registers_data[4][0]~q ))

	.dataa(gnd),
	.datab(\cpu|registers_data[4][0]~q ),
	.datac(\cpu|registers_data[6][0]~q ),
	.datad(\cpu|instruction [8]),
	.cin(gnd),
	.combout(\cpu|Mux39~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux39~0 .lut_mask = 16'hF0CC;
defparam \cpu|Mux39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N0
cycloneive_lcell_comb \cpu|Mux39~5 (
// Equation(s):
// \cpu|Mux39~5_combout  = (\cpu|instruction [9] & ((\cpu|Mux39~3_combout  & (\cpu|Mux39~4_combout )) # (!\cpu|Mux39~3_combout  & ((\cpu|Mux39~0_combout ))))) # (!\cpu|instruction [9] & (((\cpu|Mux39~3_combout ))))

	.dataa(\cpu|Mux39~4_combout ),
	.datab(\cpu|instruction [9]),
	.datac(\cpu|Mux39~3_combout ),
	.datad(\cpu|Mux39~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux39~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux39~5 .lut_mask = 16'hBCB0;
defparam \cpu|Mux39~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N1
dffeas \cpu|chip8_dtimer[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|Mux39~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|chip8_dtimer[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|chip8_dtimer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|chip8_dtimer[0] .is_wysiwyg = "true";
defparam \cpu|chip8_dtimer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N2
cycloneive_lcell_comb \cpu|registers_data~70 (
// Equation(s):
// \cpu|registers_data~70_combout  = (!\cpu|registers_data~69_combout  & ((!\cpu|registers_data~68_combout ) # (!\cpu|chip8_dtimer [0])))

	.dataa(gnd),
	.datab(\cpu|registers_data~69_combout ),
	.datac(\cpu|chip8_dtimer [0]),
	.datad(\cpu|registers_data~68_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~70_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~70 .lut_mask = 16'h0333;
defparam \cpu|registers_data~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N22
cycloneive_lcell_comb \cpu|registers_data~91 (
// Equation(s):
// \cpu|registers_data~91_combout  = (\cpu|Mux14~9_combout  & (\cpu|registers_data~76_combout  & (\cpu|Mux21~11_combout  & \cpu|registers_data~52_combout )))

	.dataa(\cpu|Mux14~9_combout ),
	.datab(\cpu|registers_data~76_combout ),
	.datac(\cpu|Mux21~11_combout ),
	.datad(\cpu|registers_data~52_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~91_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~91 .lut_mask = 16'h8000;
defparam \cpu|registers_data~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N0
cycloneive_lcell_comb \cpu|registers_data~77 (
// Equation(s):
// \cpu|registers_data~77_combout  = (\cpu|registers_data~76_combout ) # ((!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & \cpu|always0~2_combout ))

	.dataa(gnd),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datac(\cpu|always0~2_combout ),
	.datad(\cpu|registers_data~76_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~77_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~77 .lut_mask = 16'hFF30;
defparam \cpu|registers_data~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N2
cycloneive_lcell_comb \cpu|registers_data~78 (
// Equation(s):
// \cpu|registers_data~78_combout  = (((\cpu|Equal15~1_combout ) # (!\cpu|Add2~0_combout )) # (!\cpu|registers_data~77_combout )) # (!\cpu|Equal15~0_combout )

	.dataa(\cpu|Equal15~0_combout ),
	.datab(\cpu|registers_data~77_combout ),
	.datac(\cpu|Equal15~1_combout ),
	.datad(\cpu|Add2~0_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~78_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~78 .lut_mask = 16'hF7FF;
defparam \cpu|registers_data~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N12
cycloneive_lcell_comb \cpu|registers_data~80 (
// Equation(s):
// \cpu|registers_data~80_combout  = ((!\cpu|registers_data~55_combout  & (!\cpu|registers_data~79_combout  & !\cpu|registers_data~54_combout ))) # (!\cpu|registers_data~73_combout )

	.dataa(\cpu|registers_data~55_combout ),
	.datab(\cpu|registers_data~79_combout ),
	.datac(\cpu|registers_data~73_combout ),
	.datad(\cpu|registers_data~54_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~80_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~80 .lut_mask = 16'h0F1F;
defparam \cpu|registers_data~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N30
cycloneive_lcell_comb \cpu|registers_data~81 (
// Equation(s):
// \cpu|registers_data~81_combout  = ((!\cpu|registers_data~59_combout  & (!\cpu|registers_data~58_combout  & !\cpu|always0~1_combout ))) # (!\cpu|registers_data~73_combout )

	.dataa(\cpu|registers_data~59_combout ),
	.datab(\cpu|registers_data~58_combout ),
	.datac(\cpu|registers_data~73_combout ),
	.datad(\cpu|always0~1_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~81_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~81 .lut_mask = 16'h0F1F;
defparam \cpu|registers_data~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N10
cycloneive_lcell_comb \cpu|registers_data~75 (
// Equation(s):
// \cpu|registers_data~75_combout  = ((!\cpu|registers_data~71_combout  & ((!\cpu|Add4~0_combout ) # (!\cpu|registers_data~62_combout )))) # (!\cpu|Equal26~1_combout )

	.dataa(\cpu|registers_data~71_combout ),
	.datab(\cpu|Equal26~1_combout ),
	.datac(\cpu|registers_data~62_combout ),
	.datad(\cpu|Add4~0_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~75_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~75 .lut_mask = 16'h3777;
defparam \cpu|registers_data~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N8
cycloneive_lcell_comb \cpu|registers_data~82 (
// Equation(s):
// \cpu|registers_data~82_combout  = (\cpu|registers_data~78_combout  & (\cpu|registers_data~80_combout  & (\cpu|registers_data~81_combout  & \cpu|registers_data~75_combout )))

	.dataa(\cpu|registers_data~78_combout ),
	.datab(\cpu|registers_data~80_combout ),
	.datac(\cpu|registers_data~81_combout ),
	.datad(\cpu|registers_data~75_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~82_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~82 .lut_mask = 16'h8000;
defparam \cpu|registers_data~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N0
cycloneive_lcell_comb \cpu|registers_data~83 (
// Equation(s):
// \cpu|registers_data~83_combout  = (((!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & \RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2])) # (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3])) # 
// (!\cpu|registers_data~71_combout )

	.dataa(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datab(\cpu|registers_data~71_combout ),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datad(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.cin(gnd),
	.combout(\cpu|registers_data~83_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~83 .lut_mask = 16'h7F3F;
defparam \cpu|registers_data~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N16
cycloneive_lcell_comb \cpu|registers_data~87 (
// Equation(s):
// \cpu|registers_data~87_combout  = (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & (\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & !\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]))

	.dataa(gnd),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datad(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.cin(gnd),
	.combout(\cpu|registers_data~87_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~87 .lut_mask = 16'h00C0;
defparam \cpu|registers_data~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N2
cycloneive_lcell_comb \cpu|registers_data~88 (
// Equation(s):
// \cpu|registers_data~88_combout  = (\cpu|Add3~0_combout  & (\cpu|registers_data~52_combout  & (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & \cpu|registers_data~87_combout )))

	.dataa(\cpu|Add3~0_combout ),
	.datab(\cpu|registers_data~52_combout ),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datad(\cpu|registers_data~87_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~88_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~88 .lut_mask = 16'h0800;
defparam \cpu|registers_data~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N4
cycloneive_lcell_comb \cpu|registers_data~89 (
// Equation(s):
// \cpu|registers_data~89_combout  = (!\cpu|registers_data~88_combout  & (((!\cpu|registers_data~64_combout  & !\cpu|Equal18~0_combout )) # (!\cpu|registers_data~73_combout )))

	.dataa(\cpu|registers_data~64_combout ),
	.datab(\cpu|registers_data~88_combout ),
	.datac(\cpu|registers_data~73_combout ),
	.datad(\cpu|Equal18~0_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~89_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~89 .lut_mask = 16'h0313;
defparam \cpu|registers_data~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N18
cycloneive_lcell_comb \cpu|registers_data~84 (
// Equation(s):
// \cpu|registers_data~84_combout  = (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & \RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]))

	.dataa(gnd),
	.datab(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datad(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.cin(gnd),
	.combout(\cpu|registers_data~84_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~84 .lut_mask = 16'h0300;
defparam \cpu|registers_data~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N12
cycloneive_lcell_comb \cpu|registers_data~85 (
// Equation(s):
// \cpu|registers_data~85_combout  = (\cpu|Add3~0_combout  & (\cpu|registers_data~52_combout  & (!\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3] & \cpu|registers_data~84_combout )))

	.dataa(\cpu|Add3~0_combout ),
	.datab(\cpu|registers_data~52_combout ),
	.datac(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datad(\cpu|registers_data~84_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~85_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~85 .lut_mask = 16'h0800;
defparam \cpu|registers_data~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N6
cycloneive_lcell_comb \cpu|registers_data~86 (
// Equation(s):
// \cpu|registers_data~86_combout  = (!\cpu|registers_data~85_combout  & (((!\cpu|registers_data~55_combout ) # (!\cpu|registers_data~52_combout )) # (!\cpu|Mux30~4_combout )))

	.dataa(\cpu|registers_data~85_combout ),
	.datab(\cpu|Mux30~4_combout ),
	.datac(\cpu|registers_data~52_combout ),
	.datad(\cpu|registers_data~55_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~86_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~86 .lut_mask = 16'h1555;
defparam \cpu|registers_data~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N14
cycloneive_lcell_comb \cpu|registers_data~90 (
// Equation(s):
// \cpu|registers_data~90_combout  = (\cpu|registers_data~82_combout  & (\cpu|registers_data~83_combout  & (\cpu|registers_data~89_combout  & \cpu|registers_data~86_combout )))

	.dataa(\cpu|registers_data~82_combout ),
	.datab(\cpu|registers_data~83_combout ),
	.datac(\cpu|registers_data~89_combout ),
	.datad(\cpu|registers_data~86_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~90_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~90 .lut_mask = 16'h8000;
defparam \cpu|registers_data~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N24
cycloneive_lcell_comb \cpu|registers_data~92 (
// Equation(s):
// \cpu|registers_data~92_combout  = (\cpu|registers_data~74_combout  & (\cpu|registers_data~70_combout  & (!\cpu|registers_data~91_combout  & \cpu|registers_data~90_combout )))

	.dataa(\cpu|registers_data~74_combout ),
	.datab(\cpu|registers_data~70_combout ),
	.datac(\cpu|registers_data~91_combout ),
	.datad(\cpu|registers_data~90_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~92_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~92 .lut_mask = 16'h0800;
defparam \cpu|registers_data~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N8
cycloneive_lcell_comb \cpu|registers_data~93 (
// Equation(s):
// \cpu|registers_data~93_combout  = ((\cpu|registers_data[0][0]~q  & \cpu|registers_data~343_combout )) # (!\cpu|registers_data~92_combout )

	.dataa(\cpu|registers_data~92_combout ),
	.datab(gnd),
	.datac(\cpu|registers_data[0][0]~q ),
	.datad(\cpu|registers_data~343_combout ),
	.cin(gnd),
	.combout(\cpu|registers_data~93_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registers_data~93 .lut_mask = 16'hF555;
defparam \cpu|registers_data~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N9
dffeas \cpu|registers_data[0][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cpu|registers_data~93_combout ),
	.asdata(\RAM1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal15~3_combout ),
	.ena(\cpu|registers_data[0][7]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|registers_data[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|registers_data[0][0] .is_wysiwyg = "true";
defparam \cpu|registers_data[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y21_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y21_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N0
cycloneive_lcell_comb \auto_hub|~GND (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|~GND~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|~GND .lut_mask = 16'h0000;
defparam \auto_hub|~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .lut_mask = 16'h0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N22
cycloneive_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N15
cycloneive_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y34_N8
cycloneive_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y17_N15
cycloneive_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N8
cycloneive_io_ibuf \EPCS_DATA0~input (
	.i(EPCS_DATA0),
	.ibar(gnd),
	.o(\EPCS_DATA0~input_o ));
// synopsys translate_off
defparam \EPCS_DATA0~input .bus_hold = "false";
defparam \EPCS_DATA0~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N15
cycloneive_io_ibuf \G_SENSOR_INT~input (
	.i(G_SENSOR_INT),
	.ibar(gnd),
	.o(\G_SENSOR_INT~input_o ));
// synopsys translate_off
defparam \G_SENSOR_INT~input .bus_hold = "false";
defparam \G_SENSOR_INT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y34_N1
cycloneive_io_ibuf \ADC_SDAT~input (
	.i(ADC_SDAT),
	.ibar(gnd),
	.o(\ADC_SDAT~input_o ));
// synopsys translate_off
defparam \ADC_SDAT~input .bus_hold = "false";
defparam \ADC_SDAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y17_N1
cycloneive_io_ibuf \GPIO_2_IN[0]~input (
	.i(GPIO_2_IN[0]),
	.ibar(gnd),
	.o(\GPIO_2_IN[0]~input_o ));
// synopsys translate_off
defparam \GPIO_2_IN[0]~input .bus_hold = "false";
defparam \GPIO_2_IN[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y17_N8
cycloneive_io_ibuf \GPIO_2_IN[1]~input (
	.i(GPIO_2_IN[1]),
	.ibar(gnd),
	.o(\GPIO_2_IN[1]~input_o ));
// synopsys translate_off
defparam \GPIO_2_IN[1]~input .bus_hold = "false";
defparam \GPIO_2_IN[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y17_N22
cycloneive_io_ibuf \GPIO_2_IN[2]~input (
	.i(GPIO_2_IN[2]),
	.ibar(gnd),
	.o(\GPIO_2_IN[2]~input_o ));
// synopsys translate_off
defparam \GPIO_2_IN[2]~input .bus_hold = "false";
defparam \GPIO_2_IN[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y34_N15
cycloneive_io_ibuf \GPIO_0_IN[0]~input (
	.i(GPIO_0_IN[0]),
	.ibar(gnd),
	.o(\GPIO_0_IN[0]~input_o ));
// synopsys translate_off
defparam \GPIO_0_IN[0]~input .bus_hold = "false";
defparam \GPIO_0_IN[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y34_N22
cycloneive_io_ibuf \GPIO_0_IN[1]~input (
	.i(GPIO_0_IN[1]),
	.ibar(gnd),
	.o(\GPIO_0_IN[1]~input_o ));
// synopsys translate_off
defparam \GPIO_0_IN[1]~input .bus_hold = "false";
defparam \GPIO_0_IN[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N1
cycloneive_io_ibuf \GPIO_1_IN[0]~input (
	.i(GPIO_1_IN[0]),
	.ibar(gnd),
	.o(\GPIO_1_IN[0]~input_o ));
// synopsys translate_off
defparam \GPIO_1_IN[0]~input .bus_hold = "false";
defparam \GPIO_1_IN[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N8
cycloneive_io_ibuf \GPIO_1_IN[1]~input (
	.i(GPIO_1_IN[1]),
	.ibar(gnd),
	.o(\GPIO_1_IN[1]~input_o ));
// synopsys translate_off
defparam \GPIO_1_IN[1]~input .bus_hold = "false";
defparam \GPIO_1_IN[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N15
cycloneive_io_ibuf \DRAM_DQ[0]~input (
	.i(DRAM_DQ[0]),
	.ibar(gnd),
	.o(\DRAM_DQ[0]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[0]~input .bus_hold = "false";
defparam \DRAM_DQ[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N22
cycloneive_io_ibuf \DRAM_DQ[1]~input (
	.i(DRAM_DQ[1]),
	.ibar(gnd),
	.o(\DRAM_DQ[1]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[1]~input .bus_hold = "false";
defparam \DRAM_DQ[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N8
cycloneive_io_ibuf \DRAM_DQ[2]~input (
	.i(DRAM_DQ[2]),
	.ibar(gnd),
	.o(\DRAM_DQ[2]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[2]~input .bus_hold = "false";
defparam \DRAM_DQ[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N8
cycloneive_io_ibuf \DRAM_DQ[3]~input (
	.i(DRAM_DQ[3]),
	.ibar(gnd),
	.o(\DRAM_DQ[3]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[3]~input .bus_hold = "false";
defparam \DRAM_DQ[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y12_N1
cycloneive_io_ibuf \DRAM_DQ[4]~input (
	.i(DRAM_DQ[4]),
	.ibar(gnd),
	.o(\DRAM_DQ[4]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[4]~input .bus_hold = "false";
defparam \DRAM_DQ[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y15_N1
cycloneive_io_ibuf \DRAM_DQ[5]~input (
	.i(DRAM_DQ[5]),
	.ibar(gnd),
	.o(\DRAM_DQ[5]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[5]~input .bus_hold = "false";
defparam \DRAM_DQ[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y15_N8
cycloneive_io_ibuf \DRAM_DQ[6]~input (
	.i(DRAM_DQ[6]),
	.ibar(gnd),
	.o(\DRAM_DQ[6]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[6]~input .bus_hold = "false";
defparam \DRAM_DQ[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N15
cycloneive_io_ibuf \DRAM_DQ[7]~input (
	.i(DRAM_DQ[7]),
	.ibar(gnd),
	.o(\DRAM_DQ[7]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[7]~input .bus_hold = "false";
defparam \DRAM_DQ[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N15
cycloneive_io_ibuf \DRAM_DQ[8]~input (
	.i(DRAM_DQ[8]),
	.ibar(gnd),
	.o(\DRAM_DQ[8]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[8]~input .bus_hold = "false";
defparam \DRAM_DQ[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N1
cycloneive_io_ibuf \DRAM_DQ[9]~input (
	.i(DRAM_DQ[9]),
	.ibar(gnd),
	.o(\DRAM_DQ[9]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[9]~input .bus_hold = "false";
defparam \DRAM_DQ[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N1
cycloneive_io_ibuf \DRAM_DQ[10]~input (
	.i(DRAM_DQ[10]),
	.ibar(gnd),
	.o(\DRAM_DQ[10]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[10]~input .bus_hold = "false";
defparam \DRAM_DQ[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N8
cycloneive_io_ibuf \DRAM_DQ[11]~input (
	.i(DRAM_DQ[11]),
	.ibar(gnd),
	.o(\DRAM_DQ[11]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[11]~input .bus_hold = "false";
defparam \DRAM_DQ[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N22
cycloneive_io_ibuf \DRAM_DQ[12]~input (
	.i(DRAM_DQ[12]),
	.ibar(gnd),
	.o(\DRAM_DQ[12]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[12]~input .bus_hold = "false";
defparam \DRAM_DQ[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N15
cycloneive_io_ibuf \DRAM_DQ[13]~input (
	.i(DRAM_DQ[13]),
	.ibar(gnd),
	.o(\DRAM_DQ[13]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[13]~input .bus_hold = "false";
defparam \DRAM_DQ[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N22
cycloneive_io_ibuf \DRAM_DQ[14]~input (
	.i(DRAM_DQ[14]),
	.ibar(gnd),
	.o(\DRAM_DQ[14]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[14]~input .bus_hold = "false";
defparam \DRAM_DQ[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y12_N8
cycloneive_io_ibuf \DRAM_DQ[15]~input (
	.i(DRAM_DQ[15]),
	.ibar(gnd),
	.o(\DRAM_DQ[15]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[15]~input .bus_hold = "false";
defparam \DRAM_DQ[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N1
cycloneive_io_ibuf \I2C_SDAT~input (
	.i(I2C_SDAT),
	.ibar(gnd),
	.o(\I2C_SDAT~input_o ));
// synopsys translate_off
defparam \I2C_SDAT~input .bus_hold = "false";
defparam \I2C_SDAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X47_Y34_N22
cycloneive_io_ibuf \GPIO_2[0]~input (
	.i(GPIO_2[0]),
	.ibar(gnd),
	.o(\GPIO_2[0]~input_o ));
// synopsys translate_off
defparam \GPIO_2[0]~input .bus_hold = "false";
defparam \GPIO_2[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y22_N1
cycloneive_io_ibuf \GPIO_2[1]~input (
	.i(GPIO_2[1]),
	.ibar(gnd),
	.o(\GPIO_2[1]~input_o ));
// synopsys translate_off
defparam \GPIO_2[1]~input .bus_hold = "false";
defparam \GPIO_2[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y34_N1
cycloneive_io_ibuf \GPIO_2[2]~input (
	.i(GPIO_2[2]),
	.ibar(gnd),
	.o(\GPIO_2[2]~input_o ));
// synopsys translate_off
defparam \GPIO_2[2]~input .bus_hold = "false";
defparam \GPIO_2[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y30_N8
cycloneive_io_ibuf \GPIO_2[3]~input (
	.i(GPIO_2[3]),
	.ibar(gnd),
	.o(\GPIO_2[3]~input_o ));
// synopsys translate_off
defparam \GPIO_2[3]~input .bus_hold = "false";
defparam \GPIO_2[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y30_N1
cycloneive_io_ibuf \GPIO_2[4]~input (
	.i(GPIO_2[4]),
	.ibar(gnd),
	.o(\GPIO_2[4]~input_o ));
// synopsys translate_off
defparam \GPIO_2[4]~input .bus_hold = "false";
defparam \GPIO_2[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y25_N1
cycloneive_io_ibuf \GPIO_2[5]~input (
	.i(GPIO_2[5]),
	.ibar(gnd),
	.o(\GPIO_2[5]~input_o ));
// synopsys translate_off
defparam \GPIO_2[5]~input .bus_hold = "false";
defparam \GPIO_2[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y26_N22
cycloneive_io_ibuf \GPIO_2[6]~input (
	.i(GPIO_2[6]),
	.ibar(gnd),
	.o(\GPIO_2[6]~input_o ));
// synopsys translate_off
defparam \GPIO_2[6]~input .bus_hold = "false";
defparam \GPIO_2[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y34_N8
cycloneive_io_ibuf \GPIO_2[7]~input (
	.i(GPIO_2[7]),
	.ibar(gnd),
	.o(\GPIO_2[7]~input_o ));
// synopsys translate_off
defparam \GPIO_2[7]~input .bus_hold = "false";
defparam \GPIO_2[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y22_N8
cycloneive_io_ibuf \GPIO_2[8]~input (
	.i(GPIO_2[8]),
	.ibar(gnd),
	.o(\GPIO_2[8]~input_o ));
// synopsys translate_off
defparam \GPIO_2[8]~input .bus_hold = "false";
defparam \GPIO_2[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y21_N15
cycloneive_io_ibuf \GPIO_2[9]~input (
	.i(GPIO_2[9]),
	.ibar(gnd),
	.o(\GPIO_2[9]~input_o ));
// synopsys translate_off
defparam \GPIO_2[9]~input .bus_hold = "false";
defparam \GPIO_2[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y24_N22
cycloneive_io_ibuf \GPIO_2[10]~input (
	.i(GPIO_2[10]),
	.ibar(gnd),
	.o(\GPIO_2[10]~input_o ));
// synopsys translate_off
defparam \GPIO_2[10]~input .bus_hold = "false";
defparam \GPIO_2[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y20_N22
cycloneive_io_ibuf \GPIO_2[11]~input (
	.i(GPIO_2[11]),
	.ibar(gnd),
	.o(\GPIO_2[11]~input_o ));
// synopsys translate_off
defparam \GPIO_2[11]~input .bus_hold = "false";
defparam \GPIO_2[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y20_N15
cycloneive_io_ibuf \GPIO_2[12]~input (
	.i(GPIO_2[12]),
	.ibar(gnd),
	.o(\GPIO_2[12]~input_o ));
// synopsys translate_off
defparam \GPIO_2[12]~input .bus_hold = "false";
defparam \GPIO_2[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y34_N8
cycloneive_io_ibuf \GPIO_0[0]~input (
	.i(GPIO_0[0]),
	.ibar(gnd),
	.o(\GPIO_0[0]~input_o ));
// synopsys translate_off
defparam \GPIO_0[0]~input .bus_hold = "false";
defparam \GPIO_0[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y34_N1
cycloneive_io_ibuf \GPIO_0[1]~input (
	.i(GPIO_0[1]),
	.ibar(gnd),
	.o(\GPIO_0[1]~input_o ));
// synopsys translate_off
defparam \GPIO_0[1]~input .bus_hold = "false";
defparam \GPIO_0[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y34_N8
cycloneive_io_ibuf \GPIO_0[2]~input (
	.i(GPIO_0[2]),
	.ibar(gnd),
	.o(\GPIO_0[2]~input_o ));
// synopsys translate_off
defparam \GPIO_0[2]~input .bus_hold = "false";
defparam \GPIO_0[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y34_N15
cycloneive_io_ibuf \GPIO_0[3]~input (
	.i(GPIO_0[3]),
	.ibar(gnd),
	.o(\GPIO_0[3]~input_o ));
// synopsys translate_off
defparam \GPIO_0[3]~input .bus_hold = "false";
defparam \GPIO_0[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y34_N1
cycloneive_io_ibuf \GPIO_0[4]~input (
	.i(GPIO_0[4]),
	.ibar(gnd),
	.o(\GPIO_0[4]~input_o ));
// synopsys translate_off
defparam \GPIO_0[4]~input .bus_hold = "false";
defparam \GPIO_0[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y34_N1
cycloneive_io_ibuf \GPIO_0[5]~input (
	.i(GPIO_0[5]),
	.ibar(gnd),
	.o(\GPIO_0[5]~input_o ));
// synopsys translate_off
defparam \GPIO_0[5]~input .bus_hold = "false";
defparam \GPIO_0[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y34_N22
cycloneive_io_ibuf \GPIO_0[6]~input (
	.i(GPIO_0[6]),
	.ibar(gnd),
	.o(\GPIO_0[6]~input_o ));
// synopsys translate_off
defparam \GPIO_0[6]~input .bus_hold = "false";
defparam \GPIO_0[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y34_N1
cycloneive_io_ibuf \GPIO_0[7]~input (
	.i(GPIO_0[7]),
	.ibar(gnd),
	.o(\GPIO_0[7]~input_o ));
// synopsys translate_off
defparam \GPIO_0[7]~input .bus_hold = "false";
defparam \GPIO_0[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y34_N22
cycloneive_io_ibuf \GPIO_0[8]~input (
	.i(GPIO_0[8]),
	.ibar(gnd),
	.o(\GPIO_0[8]~input_o ));
// synopsys translate_off
defparam \GPIO_0[8]~input .bus_hold = "false";
defparam \GPIO_0[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y34_N15
cycloneive_io_ibuf \GPIO_0[9]~input (
	.i(GPIO_0[9]),
	.ibar(gnd),
	.o(\GPIO_0[9]~input_o ));
// synopsys translate_off
defparam \GPIO_0[9]~input .bus_hold = "false";
defparam \GPIO_0[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y34_N8
cycloneive_io_ibuf \GPIO_0[10]~input (
	.i(GPIO_0[10]),
	.ibar(gnd),
	.o(\GPIO_0[10]~input_o ));
// synopsys translate_off
defparam \GPIO_0[10]~input .bus_hold = "false";
defparam \GPIO_0[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y34_N1
cycloneive_io_ibuf \GPIO_0[11]~input (
	.i(GPIO_0[11]),
	.ibar(gnd),
	.o(\GPIO_0[11]~input_o ));
// synopsys translate_off
defparam \GPIO_0[11]~input .bus_hold = "false";
defparam \GPIO_0[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y34_N1
cycloneive_io_ibuf \GPIO_0[12]~input (
	.i(GPIO_0[12]),
	.ibar(gnd),
	.o(\GPIO_0[12]~input_o ));
// synopsys translate_off
defparam \GPIO_0[12]~input .bus_hold = "false";
defparam \GPIO_0[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y34_N8
cycloneive_io_ibuf \GPIO_0[13]~input (
	.i(GPIO_0[13]),
	.ibar(gnd),
	.o(\GPIO_0[13]~input_o ));
// synopsys translate_off
defparam \GPIO_0[13]~input .bus_hold = "false";
defparam \GPIO_0[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y34_N22
cycloneive_io_ibuf \GPIO_0[14]~input (
	.i(GPIO_0[14]),
	.ibar(gnd),
	.o(\GPIO_0[14]~input_o ));
// synopsys translate_off
defparam \GPIO_0[14]~input .bus_hold = "false";
defparam \GPIO_0[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y34_N22
cycloneive_io_ibuf \GPIO_0[15]~input (
	.i(GPIO_0[15]),
	.ibar(gnd),
	.o(\GPIO_0[15]~input_o ));
// synopsys translate_off
defparam \GPIO_0[15]~input .bus_hold = "false";
defparam \GPIO_0[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y34_N15
cycloneive_io_ibuf \GPIO_0[16]~input (
	.i(GPIO_0[16]),
	.ibar(gnd),
	.o(\GPIO_0[16]~input_o ));
// synopsys translate_off
defparam \GPIO_0[16]~input .bus_hold = "false";
defparam \GPIO_0[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y34_N15
cycloneive_io_ibuf \GPIO_0[17]~input (
	.i(GPIO_0[17]),
	.ibar(gnd),
	.o(\GPIO_0[17]~input_o ));
// synopsys translate_off
defparam \GPIO_0[17]~input .bus_hold = "false";
defparam \GPIO_0[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y34_N15
cycloneive_io_ibuf \GPIO_0[18]~input (
	.i(GPIO_0[18]),
	.ibar(gnd),
	.o(\GPIO_0[18]~input_o ));
// synopsys translate_off
defparam \GPIO_0[18]~input .bus_hold = "false";
defparam \GPIO_0[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y34_N22
cycloneive_io_ibuf \GPIO_0[19]~input (
	.i(GPIO_0[19]),
	.ibar(gnd),
	.o(\GPIO_0[19]~input_o ));
// synopsys translate_off
defparam \GPIO_0[19]~input .bus_hold = "false";
defparam \GPIO_0[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y34_N8
cycloneive_io_ibuf \GPIO_0[20]~input (
	.i(GPIO_0[20]),
	.ibar(gnd),
	.o(\GPIO_0[20]~input_o ));
// synopsys translate_off
defparam \GPIO_0[20]~input .bus_hold = "false";
defparam \GPIO_0[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y34_N15
cycloneive_io_ibuf \GPIO_0[21]~input (
	.i(GPIO_0[21]),
	.ibar(gnd),
	.o(\GPIO_0[21]~input_o ));
// synopsys translate_off
defparam \GPIO_0[21]~input .bus_hold = "false";
defparam \GPIO_0[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y34_N1
cycloneive_io_ibuf \GPIO_0[22]~input (
	.i(GPIO_0[22]),
	.ibar(gnd),
	.o(\GPIO_0[22]~input_o ));
// synopsys translate_off
defparam \GPIO_0[22]~input .bus_hold = "false";
defparam \GPIO_0[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y34_N15
cycloneive_io_ibuf \GPIO_0[23]~input (
	.i(GPIO_0[23]),
	.ibar(gnd),
	.o(\GPIO_0[23]~input_o ));
// synopsys translate_off
defparam \GPIO_0[23]~input .bus_hold = "false";
defparam \GPIO_0[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y34_N1
cycloneive_io_ibuf \GPIO_0[24]~input (
	.i(GPIO_0[24]),
	.ibar(gnd),
	.o(\GPIO_0[24]~input_o ));
// synopsys translate_off
defparam \GPIO_0[24]~input .bus_hold = "false";
defparam \GPIO_0[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y34_N8
cycloneive_io_ibuf \GPIO_0[25]~input (
	.i(GPIO_0[25]),
	.ibar(gnd),
	.o(\GPIO_0[25]~input_o ));
// synopsys translate_off
defparam \GPIO_0[25]~input .bus_hold = "false";
defparam \GPIO_0[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y34_N8
cycloneive_io_ibuf \GPIO_0[26]~input (
	.i(GPIO_0[26]),
	.ibar(gnd),
	.o(\GPIO_0[26]~input_o ));
// synopsys translate_off
defparam \GPIO_0[26]~input .bus_hold = "false";
defparam \GPIO_0[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y34_N15
cycloneive_io_ibuf \GPIO_0[27]~input (
	.i(GPIO_0[27]),
	.ibar(gnd),
	.o(\GPIO_0[27]~input_o ));
// synopsys translate_off
defparam \GPIO_0[27]~input .bus_hold = "false";
defparam \GPIO_0[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y34_N1
cycloneive_io_ibuf \GPIO_0[28]~input (
	.i(GPIO_0[28]),
	.ibar(gnd),
	.o(\GPIO_0[28]~input_o ));
// synopsys translate_off
defparam \GPIO_0[28]~input .bus_hold = "false";
defparam \GPIO_0[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y34_N8
cycloneive_io_ibuf \GPIO_0[29]~input (
	.i(GPIO_0[29]),
	.ibar(gnd),
	.o(\GPIO_0[29]~input_o ));
// synopsys translate_off
defparam \GPIO_0[29]~input .bus_hold = "false";
defparam \GPIO_0[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y34_N15
cycloneive_io_ibuf \GPIO_0[30]~input (
	.i(GPIO_0[30]),
	.ibar(gnd),
	.o(\GPIO_0[30]~input_o ));
// synopsys translate_off
defparam \GPIO_0[30]~input .bus_hold = "false";
defparam \GPIO_0[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y34_N15
cycloneive_io_ibuf \GPIO_0[31]~input (
	.i(GPIO_0[31]),
	.ibar(gnd),
	.o(\GPIO_0[31]~input_o ));
// synopsys translate_off
defparam \GPIO_0[31]~input .bus_hold = "false";
defparam \GPIO_0[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y34_N22
cycloneive_io_ibuf \GPIO_0[32]~input (
	.i(GPIO_0[32]),
	.ibar(gnd),
	.o(\GPIO_0[32]~input_o ));
// synopsys translate_off
defparam \GPIO_0[32]~input .bus_hold = "false";
defparam \GPIO_0[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y34_N22
cycloneive_io_ibuf \GPIO_0[33]~input (
	.i(GPIO_0[33]),
	.ibar(gnd),
	.o(\GPIO_0[33]~input_o ));
// synopsys translate_off
defparam \GPIO_0[33]~input .bus_hold = "false";
defparam \GPIO_0[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y21_N22
cycloneive_io_ibuf \GPIO_1[0]~input (
	.i(GPIO_1[0]),
	.ibar(gnd),
	.o(\GPIO_1[0]~input_o ));
// synopsys translate_off
defparam \GPIO_1[0]~input .bus_hold = "false";
defparam \GPIO_1[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y0_N15
cycloneive_io_ibuf \GPIO_1[1]~input (
	.i(GPIO_1[1]),
	.ibar(gnd),
	.o(\GPIO_1[1]~input_o ));
// synopsys translate_off
defparam \GPIO_1[1]~input .bus_hold = "false";
defparam \GPIO_1[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y0_N22
cycloneive_io_ibuf \GPIO_1[2]~input (
	.i(GPIO_1[2]),
	.ibar(gnd),
	.o(\GPIO_1[2]~input_o ));
// synopsys translate_off
defparam \GPIO_1[2]~input .bus_hold = "false";
defparam \GPIO_1[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N15
cycloneive_io_ibuf \GPIO_1[3]~input (
	.i(GPIO_1[3]),
	.ibar(gnd),
	.o(\GPIO_1[3]~input_o ));
// synopsys translate_off
defparam \GPIO_1[3]~input .bus_hold = "false";
defparam \GPIO_1[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N22
cycloneive_io_ibuf \GPIO_1[4]~input (
	.i(GPIO_1[4]),
	.ibar(gnd),
	.o(\GPIO_1[4]~input_o ));
// synopsys translate_off
defparam \GPIO_1[4]~input .bus_hold = "false";
defparam \GPIO_1[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N8
cycloneive_io_ibuf \GPIO_1[5]~input (
	.i(GPIO_1[5]),
	.ibar(gnd),
	.o(\GPIO_1[5]~input_o ));
// synopsys translate_off
defparam \GPIO_1[5]~input .bus_hold = "false";
defparam \GPIO_1[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N15
cycloneive_io_ibuf \GPIO_1[6]~input (
	.i(GPIO_1[6]),
	.ibar(gnd),
	.o(\GPIO_1[6]~input_o ));
// synopsys translate_off
defparam \GPIO_1[6]~input .bus_hold = "false";
defparam \GPIO_1[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N22
cycloneive_io_ibuf \GPIO_1[7]~input (
	.i(GPIO_1[7]),
	.ibar(gnd),
	.o(\GPIO_1[7]~input_o ));
// synopsys translate_off
defparam \GPIO_1[7]~input .bus_hold = "false";
defparam \GPIO_1[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N15
cycloneive_io_ibuf \GPIO_1[8]~input (
	.i(GPIO_1[8]),
	.ibar(gnd),
	.o(\GPIO_1[8]~input_o ));
// synopsys translate_off
defparam \GPIO_1[8]~input .bus_hold = "false";
defparam \GPIO_1[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cycloneive_io_ibuf \GPIO_1[9]~input (
	.i(GPIO_1[9]),
	.ibar(gnd),
	.o(\GPIO_1[9]~input_o ));
// synopsys translate_off
defparam \GPIO_1[9]~input .bus_hold = "false";
defparam \GPIO_1[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
cycloneive_io_ibuf \GPIO_1[10]~input (
	.i(GPIO_1[10]),
	.ibar(gnd),
	.o(\GPIO_1[10]~input_o ));
// synopsys translate_off
defparam \GPIO_1[10]~input .bus_hold = "false";
defparam \GPIO_1[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N22
cycloneive_io_ibuf \GPIO_1[11]~input (
	.i(GPIO_1[11]),
	.ibar(gnd),
	.o(\GPIO_1[11]~input_o ));
// synopsys translate_off
defparam \GPIO_1[11]~input .bus_hold = "false";
defparam \GPIO_1[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X47_Y0_N22
cycloneive_io_ibuf \GPIO_1[12]~input (
	.i(GPIO_1[12]),
	.ibar(gnd),
	.o(\GPIO_1[12]~input_o ));
// synopsys translate_off
defparam \GPIO_1[12]~input .bus_hold = "false";
defparam \GPIO_1[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N8
cycloneive_io_ibuf \GPIO_1[13]~input (
	.i(GPIO_1[13]),
	.ibar(gnd),
	.o(\GPIO_1[13]~input_o ));
// synopsys translate_off
defparam \GPIO_1[13]~input .bus_hold = "false";
defparam \GPIO_1[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N1
cycloneive_io_ibuf \GPIO_1[14]~input (
	.i(GPIO_1[14]),
	.ibar(gnd),
	.o(\GPIO_1[14]~input_o ));
// synopsys translate_off
defparam \GPIO_1[14]~input .bus_hold = "false";
defparam \GPIO_1[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y0_N15
cycloneive_io_ibuf \GPIO_1[15]~input (
	.i(GPIO_1[15]),
	.ibar(gnd),
	.o(\GPIO_1[15]~input_o ));
// synopsys translate_off
defparam \GPIO_1[15]~input .bus_hold = "false";
defparam \GPIO_1[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y11_N8
cycloneive_io_ibuf \GPIO_1[16]~input (
	.i(GPIO_1[16]),
	.ibar(gnd),
	.o(\GPIO_1[16]~input_o ));
// synopsys translate_off
defparam \GPIO_1[16]~input .bus_hold = "false";
defparam \GPIO_1[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y12_N1
cycloneive_io_ibuf \GPIO_1[17]~input (
	.i(GPIO_1[17]),
	.ibar(gnd),
	.o(\GPIO_1[17]~input_o ));
// synopsys translate_off
defparam \GPIO_1[17]~input .bus_hold = "false";
defparam \GPIO_1[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y8_N22
cycloneive_io_ibuf \GPIO_1[18]~input (
	.i(GPIO_1[18]),
	.ibar(gnd),
	.o(\GPIO_1[18]~input_o ));
// synopsys translate_off
defparam \GPIO_1[18]~input .bus_hold = "false";
defparam \GPIO_1[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y11_N1
cycloneive_io_ibuf \GPIO_1[19]~input (
	.i(GPIO_1[19]),
	.ibar(gnd),
	.o(\GPIO_1[19]~input_o ));
// synopsys translate_off
defparam \GPIO_1[19]~input .bus_hold = "false";
defparam \GPIO_1[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y6_N15
cycloneive_io_ibuf \GPIO_1[20]~input (
	.i(GPIO_1[20]),
	.ibar(gnd),
	.o(\GPIO_1[20]~input_o ));
// synopsys translate_off
defparam \GPIO_1[20]~input .bus_hold = "false";
defparam \GPIO_1[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y7_N8
cycloneive_io_ibuf \GPIO_1[21]~input (
	.i(GPIO_1[21]),
	.ibar(gnd),
	.o(\GPIO_1[21]~input_o ));
// synopsys translate_off
defparam \GPIO_1[21]~input .bus_hold = "false";
defparam \GPIO_1[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N1
cycloneive_io_ibuf \GPIO_1[22]~input (
	.i(GPIO_1[22]),
	.ibar(gnd),
	.o(\GPIO_1[22]~input_o ));
// synopsys translate_off
defparam \GPIO_1[22]~input .bus_hold = "false";
defparam \GPIO_1[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y9_N22
cycloneive_io_ibuf \GPIO_1[23]~input (
	.i(GPIO_1[23]),
	.ibar(gnd),
	.o(\GPIO_1[23]~input_o ));
// synopsys translate_off
defparam \GPIO_1[23]~input .bus_hold = "false";
defparam \GPIO_1[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y9_N15
cycloneive_io_ibuf \GPIO_1[24]~input (
	.i(GPIO_1[24]),
	.ibar(gnd),
	.o(\GPIO_1[24]~input_o ));
// synopsys translate_off
defparam \GPIO_1[24]~input .bus_hold = "false";
defparam \GPIO_1[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N8
cycloneive_io_ibuf \GPIO_1[25]~input (
	.i(GPIO_1[25]),
	.ibar(gnd),
	.o(\GPIO_1[25]~input_o ));
// synopsys translate_off
defparam \GPIO_1[25]~input .bus_hold = "false";
defparam \GPIO_1[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y9_N8
cycloneive_io_ibuf \GPIO_1[26]~input (
	.i(GPIO_1[26]),
	.ibar(gnd),
	.o(\GPIO_1[26]~input_o ));
// synopsys translate_off
defparam \GPIO_1[26]~input .bus_hold = "false";
defparam \GPIO_1[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y6_N22
cycloneive_io_ibuf \GPIO_1[27]~input (
	.i(GPIO_1[27]),
	.ibar(gnd),
	.o(\GPIO_1[27]~input_o ));
// synopsys translate_off
defparam \GPIO_1[27]~input .bus_hold = "false";
defparam \GPIO_1[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y0_N22
cycloneive_io_ibuf \GPIO_1[28]~input (
	.i(GPIO_1[28]),
	.ibar(gnd),
	.o(\GPIO_1[28]~input_o ));
// synopsys translate_off
defparam \GPIO_1[28]~input .bus_hold = "false";
defparam \GPIO_1[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y10_N15
cycloneive_io_ibuf \GPIO_1[29]~input (
	.i(GPIO_1[29]),
	.ibar(gnd),
	.o(\GPIO_1[29]~input_o ));
// synopsys translate_off
defparam \GPIO_1[29]~input .bus_hold = "false";
defparam \GPIO_1[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y14_N8
cycloneive_io_ibuf \GPIO_1[30]~input (
	.i(GPIO_1[30]),
	.ibar(gnd),
	.o(\GPIO_1[30]~input_o ));
// synopsys translate_off
defparam \GPIO_1[30]~input .bus_hold = "false";
defparam \GPIO_1[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y13_N8
cycloneive_io_ibuf \GPIO_1[31]~input (
	.i(GPIO_1[31]),
	.ibar(gnd),
	.o(\GPIO_1[31]~input_o ));
// synopsys translate_off
defparam \GPIO_1[31]~input .bus_hold = "false";
defparam \GPIO_1[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y16_N8
cycloneive_io_ibuf \GPIO_1[32]~input (
	.i(GPIO_1[32]),
	.ibar(gnd),
	.o(\GPIO_1[32]~input_o ));
// synopsys translate_off
defparam \GPIO_1[32]~input .bus_hold = "false";
defparam \GPIO_1[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y15_N8
cycloneive_io_ibuf \GPIO_1[33]~input (
	.i(GPIO_1[33]),
	.ibar(gnd),
	.o(\GPIO_1[33]~input_o ));
// synopsys translate_off
defparam \GPIO_1[33]~input .bus_hold = "false";
defparam \GPIO_1[33]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
