<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html>
<head>
<link rel="STYLESHEET" href="MyHDL.css" type='text/css'>
<link rel="SHORTCUT ICON" href="../icons/pyfav.gif">
<link rel="start" href="../Overview.html" title='Overview'>
<link rel="first" href="MyHDL.html" title='The MyHDL manual'>
<link rel="contents" href="contents.html" title="Contents">
<link rel="index" href="genindex.html" title="Index">
<link rel='last' href='about.html' title='About this document...'>
<link rel='help' href='about.html' title='About this document...'>

<LINK REL="next" href="conv-usage-comb.html">
<LINK REL="previous" href="conv-usage.html">
<LINK REL="up" href="conv-usage.html">
<LINK REL="next" href="conv-usage-comb.html">
<meta name='aesop' content='information'>
<META NAME="description" CONTENT="6.6.1 A small sequential design">
<META NAME="keywords" CONTENT="MyHDL">
<META NAME="resource-type" CONTENT="document">
<META NAME="distribution" CONTENT="global">
<title>6.6.1 A small sequential design</title>
</head>
<body>
<DIV CLASS="navigation">
<table align="center" width="100%" cellpadding="0" cellspacing="2">
<tr>
<td><A href="conv-usage.html"><img src='../icons/previous.gif'
  border='0' height='32'  alt='Previous Page' width='32'></A></td>
<td><A href="conv-usage.html"><img src='../icons/up.gif'
  border='0' height='32'  alt='Up One Level' width='32'></A></td>
<td><A href="conv-usage-comb.html"><img src='../icons/next.gif'
  border='0' height='32'  alt='Next Page' width='32'></A></td>
<td align="center" width="100%">The MyHDL manual</td>
<td><A href="contents.html"><img src='../icons/contents.gif'
  border='0' height='32'  alt='Contents' width='32'></A></td>
<td><img src='../icons/blank.gif'
  border='0' height='32'  alt='' width='32'></td>
<td><A href="genindex.html"><img src='../icons/index.gif'
  border='0' height='32'  alt='Index' width='32'></A></td>
</tr></table>
<b class="navlabel">Previous:</b> <a class="sectref" href="conv-usage.html">6.6 Converter usage</A>
<b class="navlabel">Up:</b> <a class="sectref" href="conv-usage.html">6.6 Converter usage</A>
<b class="navlabel">Next:</b> <a class="sectref" href="conv-usage-comb.html">6.6.2 A small combinatorial</A>
<br><hr>
</DIV>
<!--End of Navigation Panel-->

<H2><A NAME="SECTION007610000000000000000">&nbsp;</A>
<BR>
6.6.1 A small sequential design
</H2>

<P>
Consider the following MyHDL code for an incrementer module:

<P>
<div class="verbatim"><pre>
ACTIVE_LOW, INACTIVE_HIGH = 0, 1

def inc(count, enable, clock, reset, n):
    
    """ Incrementer with enable.
    
    count -- output
    enable -- control input, increment when 1
    clock -- clock input
    reset -- asynchronous reset input
    n -- counter max value
    
    """
    
    @always(clock.posedge, reset.negedge)
    def incProcess():
        if reset == ACTIVE_LOW:
            count.next = 0
        else:
            if enable:
                count.next = (count + 1) % n
                
    return incProcess
</pre></div>

<P>
In Verilog terminology, function <tt class="function">inc</tt> corresponds to a
module, while the decorated function <tt class="function">incProcess</tt>
roughly corresponds to an always block.

<P>
Normally, to simulate the design, we would "elaborate" an instance
as follows:

<P>
<div class="verbatim"><pre>
m = 8
n = 2 ** m
 
count = Signal(intbv(0)[m:])
enable = Signal(bool(0))
clock, reset = [Signal(bool()) for i in range(2)]

inc_inst = inc(count, enable, clock, reset, n=n)
</pre></div>

<P>
<code>inc_inst</code> is an elaborated design instance that can be simulated. To
convert it to Verilog, we change the last line as follows:

<P>
<div class="verbatim"><pre>
inc_inst = toVerilog(inc, count, enable, clock, reset, n=n)
</pre></div>

<P>
Again, this creates an instance that can be simulated, but as a side
effect, it also generates an equivalent Verilog module in file <span class="file">inc.v</span>.
The Verilog code looks as follows:

<P>
<div class="verbatim"><pre>
module inc_inst (
    count,
    enable,
    clock,
    reset
);

output [7:0] count;
reg [7:0] count;
input enable;
input clock;
input reset;


always @(posedge clock or negedge reset) begin: _MYHDL1_BLOCK
    if ((reset == 0)) begin
        count &lt;= 0;
    end
    else begin
        if (enable) begin
            count &lt;= ((count + 1) % 256);
        end
    end
end

endmodule
</pre></div>

<P>
You can see the module interface and the always block, as expected
from the MyHDL design. 

<P>

<DIV CLASS="navigation">
<p><hr>
<table align="center" width="100%" cellpadding="0" cellspacing="2">
<tr>
<td><A href="conv-usage.html"><img src='../icons/previous.gif'
  border='0' height='32'  alt='Previous Page' width='32'></A></td>
<td><A href="conv-usage.html"><img src='../icons/up.gif'
  border='0' height='32'  alt='Up One Level' width='32'></A></td>
<td><A href="conv-usage-comb.html"><img src='../icons/next.gif'
  border='0' height='32'  alt='Next Page' width='32'></A></td>
<td align="center" width="100%">The MyHDL manual</td>
<td><A href="contents.html"><img src='../icons/contents.gif'
  border='0' height='32'  alt='Contents' width='32'></A></td>
<td><img src='../icons/blank.gif'
  border='0' height='32'  alt='' width='32'></td>
<td><A href="genindex.html"><img src='../icons/index.gif'
  border='0' height='32'  alt='Index' width='32'></A></td>
</tr></table>
<b class="navlabel">Previous:</b> <a class="sectref" href="conv-usage.html">6.6 Converter usage</A>
<b class="navlabel">Up:</b> <a class="sectref" href="conv-usage.html">6.6 Converter usage</A>
<b class="navlabel">Next:</b> <a class="sectref" href="conv-usage-comb.html">6.6.2 A small combinatorial</A>
<hr>
<span class="release-info">Release 0.5.1, documentation updated on May 1, 2006.</span>
</DIV>
<!--End of Navigation Panel-->
<ADDRESS>
<i><a href="about.html">About this document</a></i>
</ADDRESS>
</BODY>
</HTML>
