
*** Running vivado
    with args -log Overall_MSGR.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Overall_MSGR.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Users/jwredhead/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
source Overall_MSGR.tcl -notrace
Command: open_checkpoint D:/Vivado_Projects/MSGR/MSGR.runs/impl_1/Overall_MSGR.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 254.602 ; gain = 0.000
WARNING: [Board 49-91] Board repository path '{D:Xilinxivado-boards
ewoard_files}' does not exist, it will not be used to search board files.
INFO: [Netlist 29-17] Analyzing 11036 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.089 . Memory (MB): peak = 961.598 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 324 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 324 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3 (64-bit) build 2405991
open_checkpoint: Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 961.598 ; gain = 706.996
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port Output[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port Output[10] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port Output[11] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port Output[12] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port Output[13] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port Output[14] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port Output[15] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port Output[16] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port Output[17] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port Output[18] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port Output[19] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port Output[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port Output[20] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port Output[21] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port Output[22] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port Output[23] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port Output[24] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port Output[25] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port Output[26] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port Output[27] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port Output[28] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port Output[29] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port Output[2] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port Output[30] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port Output[31] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port Output[3] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port Output[4] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port Output[5] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port Output[6] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port Output[7] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port Output[8] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port Output[9] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port err expects both input and output buffering but the buffers are incomplete.
INFO: [Project 1-461] DRC finished with 0 Errors, 33 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 961.598 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 13bcb7a3b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1543.949 ; gain = 582.352

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 59 inverter(s) to 1318 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: e1022896

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1636.883 ; gain = 0.035
INFO: [Opt 31-389] Phase Retarget created 2664 cells and removed 3201 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 70c0c12a

Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 1636.883 ; gain = 0.035
INFO: [Opt 31-389] Phase Constant propagation created 1770 cells and removed 16884 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 8af6e9b6

Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1636.883 ; gain = 0.035
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 439 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 8af6e9b6

Time (s): cpu = 00:00:36 ; elapsed = 00:00:35 . Memory (MB): peak = 1636.883 ; gain = 0.035
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 87daf18d

Time (s): cpu = 00:00:46 ; elapsed = 00:00:46 . Memory (MB): peak = 1636.883 ; gain = 0.035
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 87daf18d

Time (s): cpu = 00:00:48 ; elapsed = 00:00:48 . Memory (MB): peak = 1636.883 ; gain = 0.035
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |            2664  |            3201  |                                              0  |
|  Constant propagation         |            1770  |           16884  |                                              0  |
|  Sweep                        |               0  |             439  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.425 . Memory (MB): peak = 1636.883 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 87daf18d

Time (s): cpu = 00:00:49 ; elapsed = 00:00:48 . Memory (MB): peak = 1636.883 ; gain = 0.035

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 87daf18d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.213 . Memory (MB): peak = 1636.883 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 87daf18d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1636.883 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 1636.883 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 87daf18d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 1636.883 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:10 ; elapsed = 00:01:07 . Memory (MB): peak = 1636.883 ; gain = 675.285
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 1636.883 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Vivado_Projects/MSGR/MSGR.runs/impl_1/Overall_MSGR_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 1636.883 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file Overall_MSGR_drc_opted.rpt -pb Overall_MSGR_drc_opted.pb -rpx Overall_MSGR_drc_opted.rpx
Command: report_drc -file Overall_MSGR_drc_opted.rpt -pb Overall_MSGR_drc_opted.pb -rpx Overall_MSGR_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Vivado_Projects/MSGR/MSGR.runs/impl_1/Overall_MSGR_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1636.883 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port Output[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port Output[10] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port Output[11] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port Output[12] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port Output[13] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port Output[14] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port Output[15] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port Output[16] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port Output[17] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port Output[18] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port Output[19] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port Output[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port Output[20] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port Output[21] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port Output[22] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port Output[23] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port Output[24] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port Output[25] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port Output[26] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port Output[27] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port Output[28] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port Output[29] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port Output[2] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port Output[30] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port Output[31] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port Output[3] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port Output[4] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port Output[5] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port Output[6] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port Output[7] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port Output[8] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port Output[9] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port err expects both input and output buffering but the buffers are incomplete.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 33 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 1636.883 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 71e9cacc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.217 . Memory (MB): peak = 1636.883 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 1636.883 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c35f9041

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1731.191 ; gain = 94.309

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1473ed907

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1785.063 ; gain = 148.180

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1473ed907

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1785.063 ; gain = 148.180
Phase 1 Placer Initialization | Checksum: 1473ed907

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1785.063 ; gain = 148.180

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1473ed907

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1785.063 ; gain = 148.180
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 1704fc334

Time (s): cpu = 00:00:59 ; elapsed = 00:00:54 . Memory (MB): peak = 1831.121 ; gain = 194.238

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1704fc334

Time (s): cpu = 00:00:59 ; elapsed = 00:00:54 . Memory (MB): peak = 1831.121 ; gain = 194.238

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: ae0bc72c

Time (s): cpu = 00:01:08 ; elapsed = 00:01:04 . Memory (MB): peak = 1831.121 ; gain = 194.238

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: ba5e9a25

Time (s): cpu = 00:01:09 ; elapsed = 00:01:05 . Memory (MB): peak = 1831.121 ; gain = 194.238

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 116e115a7

Time (s): cpu = 00:01:09 ; elapsed = 00:01:05 . Memory (MB): peak = 1831.121 ; gain = 194.238

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 12236e3de

Time (s): cpu = 00:01:24 ; elapsed = 00:01:19 . Memory (MB): peak = 1871.480 ; gain = 234.598

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 12236e3de

Time (s): cpu = 00:01:30 ; elapsed = 00:01:27 . Memory (MB): peak = 1871.480 ; gain = 234.598

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 13e2a8505

Time (s): cpu = 00:01:31 ; elapsed = 00:01:28 . Memory (MB): peak = 1871.480 ; gain = 234.598
Phase 3 Detail Placement | Checksum: 13e2a8505

Time (s): cpu = 00:01:31 ; elapsed = 00:01:28 . Memory (MB): peak = 1871.480 ; gain = 234.598

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 13e2a8505

Time (s): cpu = 00:01:32 ; elapsed = 00:01:29 . Memory (MB): peak = 1871.480 ; gain = 234.598

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 13e2a8505

Time (s): cpu = 00:01:33 ; elapsed = 00:01:30 . Memory (MB): peak = 1871.480 ; gain = 234.598

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 13e2a8505

Time (s): cpu = 00:01:33 ; elapsed = 00:01:30 . Memory (MB): peak = 1871.480 ; gain = 234.598

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.105 . Memory (MB): peak = 1871.480 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 154358e94

Time (s): cpu = 00:01:34 ; elapsed = 00:01:31 . Memory (MB): peak = 1871.480 ; gain = 234.598
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 154358e94

Time (s): cpu = 00:01:34 ; elapsed = 00:01:31 . Memory (MB): peak = 1871.480 ; gain = 234.598
Ending Placer Task | Checksum: deaeccff

Time (s): cpu = 00:01:34 ; elapsed = 00:01:32 . Memory (MB): peak = 1871.480 ; gain = 234.598
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 69 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:39 ; elapsed = 00:01:35 . Memory (MB): peak = 1871.480 ; gain = 234.598
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 1871.480 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 1905.293 ; gain = 33.813
INFO: [Common 17-1381] The checkpoint 'D:/Vivado_Projects/MSGR/MSGR.runs/impl_1/Overall_MSGR_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:39 ; elapsed = 00:00:19 . Memory (MB): peak = 1908.305 ; gain = 36.824
INFO: [runtcl-4] Executing : report_io -file Overall_MSGR_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.107 . Memory (MB): peak = 1911.703 ; gain = 3.398
INFO: [runtcl-4] Executing : report_utilization -file Overall_MSGR_utilization_placed.rpt -pb Overall_MSGR_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Overall_MSGR_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.124 . Memory (MB): peak = 1912.766 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 54ba2135 ConstDB: 0 ShapeSum: 89f4abca RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1186e1e5b

Time (s): cpu = 00:00:48 ; elapsed = 00:00:33 . Memory (MB): peak = 2041.137 ; gain = 81.988
Post Restoration Checksum: NetGraph: 6bc4bba2 NumContArr: aca962b9 Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1186e1e5b

Time (s): cpu = 00:00:49 ; elapsed = 00:00:34 . Memory (MB): peak = 2052.832 ; gain = 93.684

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1186e1e5b

Time (s): cpu = 00:00:49 ; elapsed = 00:00:34 . Memory (MB): peak = 2052.832 ; gain = 93.684
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: d33ec179

Time (s): cpu = 00:00:51 ; elapsed = 00:00:37 . Memory (MB): peak = 2086.766 ; gain = 127.617

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 18df21fc0

Time (s): cpu = 00:01:01 ; elapsed = 00:00:42 . Memory (MB): peak = 2087.121 ; gain = 127.973

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3167
 Number of Nodes with overlaps = 84
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 10e30ad42

Time (s): cpu = 00:01:17 ; elapsed = 00:00:52 . Memory (MB): peak = 2088.164 ; gain = 129.016
Phase 4 Rip-up And Reroute | Checksum: 10e30ad42

Time (s): cpu = 00:01:17 ; elapsed = 00:00:52 . Memory (MB): peak = 2088.164 ; gain = 129.016

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 10e30ad42

Time (s): cpu = 00:01:17 ; elapsed = 00:00:52 . Memory (MB): peak = 2088.164 ; gain = 129.016

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 10e30ad42

Time (s): cpu = 00:01:17 ; elapsed = 00:00:52 . Memory (MB): peak = 2088.164 ; gain = 129.016
Phase 6 Post Hold Fix | Checksum: 10e30ad42

Time (s): cpu = 00:01:17 ; elapsed = 00:00:52 . Memory (MB): peak = 2088.164 ; gain = 129.016

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 17.0272 %
  Global Horizontal Routing Utilization  = 20.1059 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 74.7748%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 61.2613%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 75%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 73.5294%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 10e30ad42

Time (s): cpu = 00:01:18 ; elapsed = 00:00:53 . Memory (MB): peak = 2088.164 ; gain = 129.016

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 10e30ad42

Time (s): cpu = 00:01:18 ; elapsed = 00:00:53 . Memory (MB): peak = 2090.020 ; gain = 130.871

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1461991b4

Time (s): cpu = 00:01:27 ; elapsed = 00:01:04 . Memory (MB): peak = 2095.609 ; gain = 136.461
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:27 ; elapsed = 00:01:04 . Memory (MB): peak = 2095.609 ; gain = 136.461

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 70 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:34 ; elapsed = 00:01:08 . Memory (MB): peak = 2095.609 ; gain = 182.844
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 2095.609 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:24 ; elapsed = 00:00:08 . Memory (MB): peak = 2164.340 ; gain = 68.730
INFO: [Common 17-1381] The checkpoint 'D:/Vivado_Projects/MSGR/MSGR.runs/impl_1/Overall_MSGR_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:40 ; elapsed = 00:00:20 . Memory (MB): peak = 2166.848 ; gain = 71.238
INFO: [runtcl-4] Executing : report_drc -file Overall_MSGR_drc_routed.rpt -pb Overall_MSGR_drc_routed.pb -rpx Overall_MSGR_drc_routed.rpx
Command: report_drc -file Overall_MSGR_drc_routed.rpt -pb Overall_MSGR_drc_routed.pb -rpx Overall_MSGR_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Vivado_Projects/MSGR/MSGR.runs/impl_1/Overall_MSGR_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 2203.184 ; gain = 36.336
INFO: [runtcl-4] Executing : report_methodology -file Overall_MSGR_methodology_drc_routed.rpt -pb Overall_MSGR_methodology_drc_routed.pb -rpx Overall_MSGR_methodology_drc_routed.rpx
Command: report_methodology -file Overall_MSGR_methodology_drc_routed.rpt -pb Overall_MSGR_methodology_drc_routed.pb -rpx Overall_MSGR_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/Vivado_Projects/MSGR/MSGR.runs/impl_1/Overall_MSGR_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 2219.395 ; gain = 16.211
INFO: [runtcl-4] Executing : report_power -file Overall_MSGR_power_routed.rpt -pb Overall_MSGR_power_summary_routed.pb -rpx Overall_MSGR_power_routed.rpx
Command: report_power -file Overall_MSGR_power_routed.rpt -pb Overall_MSGR_power_summary_routed.pb -rpx Overall_MSGR_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
63 Infos, 72 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 2364.602 ; gain = 145.207
INFO: [runtcl-4] Executing : report_route_status -file Overall_MSGR_route_status.rpt -pb Overall_MSGR_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Overall_MSGR_timing_summary_routed.rpt -pb Overall_MSGR_timing_summary_routed.pb -rpx Overall_MSGR_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file Overall_MSGR_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Overall_MSGR_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Overall_MSGR_bus_skew_routed.rpt -pb Overall_MSGR_bus_skew_routed.pb -rpx Overall_MSGR_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Apr 18 21:30:33 2019...
