ARM GAS  C:\Users\PRESID~1\AppData\Local\Temp\ccqIHsyJ.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 2
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"os_memory_mmu_setup.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.align	1
  16              		.p2align 2,,3
  17              		.global	OS_MmuSetup
  18              		.syntax unified
  19              		.thumb
  20              		.thumb_func
  21              		.fpu softvfp
  23              	OS_MmuSetup:
  24              	.LFB0:
  25              		.file 1 "E:\\NeuOrga\\Programmieren\\c_cpp\\github_os\\input\\src\\os_base\\os_memory_mmu_setup.c"
   1:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c **** #include "os_firstinc.h"
   2:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c **** #include "os_memory_mmu_setup.h"
   3:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c **** /*
   4:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c **** RQ: the MMU might be configured for every task, because every task has own ACL / access rights!!
   5:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c **** for documentation of the MPU please read:
   6:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    ST  AN4838
   7:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    Application note
   8:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    Managing memory protection unit (MPU) in STM32 MCUs
   9:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c **** */
  10:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c **** #define MPU_RNR  ((volatile uint32*)0xE000ED98)
  11:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c **** #define MPU_RBAR ((volatile uint32*)0xE000ED9C)
  12:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c **** #define MPU_RASR ((volatile uint32*)0xE000EDA0)
  13:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c **** 
  14:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c **** #define MPU_ASR_NON_CACHABLE                    0x00080000
  15:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c **** #define MPU_ASR_STRONGLY_ORDERED                0x00000000
  16:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c **** 
  17:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c **** #define MPU_ASR_ACCESS_PRIV_RO_UNPRIV_RO        0x07000000
  18:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c **** #define MPU_ASR_ACCESS_PRIV_RW_UNPRIV_RW        0x03000000
  19:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c **** #define MPU_ASR_ACCESS_PRIV_RW_UNPRIV_NOACCESS  0x01000000
  20:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c **** 
  21:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c **** #define MPU_ASR_REGION_SIZE_FLASH       0x20000000
  22:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c **** #define MPU_ASR_REGION_SIZE_RAM         0x20000000
  23:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c **** #define MPU_ASR_REGION_SIZE_PERIPHERIE  0x20000000
  24:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c **** #define MPU_ASR_REGION_ENABLE           0x00000001
  25:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c **** 
  26:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c **** void OS_MmuSetup(void)
  27:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c **** {
  26              		.loc 1 27 0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 0
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30              		@ link register save eliminated.
  28:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    #if(CFG_PROCESSOR == cMCU_CORTEX_M4)
ARM GAS  C:\Users\PRESID~1\AppData\Local\Temp\ccqIHsyJ.s 			page 2


  29:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    /* assign every task a mmu region + the scheduler an own region */
  30:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    /* the mmu needs to be reconfigured before and after every task switch, because the tasks might 
  31:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****       hardware register access shall be only possible in supervisor / kernel mode via system call..
  32:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    /* the MPU is implementation depended in STM32F4 MCU..., the eval board does have a MPU with 8 r
  33:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c **** 
  34:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    /* FLASH: Start Addr: 0x08000000, Length: 1024K */
  35:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c **** 
  36:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    /* RAM:   Start Addr: 0x20000000, Length: 112kB *//* + 64kB CCM, 16 kB SysRAM */
  37:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c **** 
  38:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    /* peripherie Start Addr: 0x40000000, Length: 0xFFFFFFFF - 0x40000000 + 1 *//* + 64kB CCM, 16 kB
  39:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c **** 
  40:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    /* interrupts are still disabled at this point of startup, no 2nd disable required... */
  41:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    /* region 0 FLASH */
  42:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    *MPU_RNR  = 0;
  31              		.loc 1 42 0
  32 0000 1049     		ldr	r1, .L4
  43:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    *MPU_RBAR = 0x08000000;/* FLASH Start */
  33              		.loc 1 43 0
  34 0002 114A     		ldr	r2, .L4+4
  44:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    *MPU_RASR = MPU_ASR_NON_CACHABLE | MPU_ASR_ACCESS_PRIV_RO_UNPRIV_RO | MPU_ASR_REGION_SIZE_FLASH 
  35              		.loc 1 44 0
  36 0004 114B     		ldr	r3, .L4+8
  45:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c **** 
  46:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    /* region 1 RAM */
  47:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    *MPU_RNR  = 1;
  48:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    *MPU_RBAR = 0x20000000;/* RAM Start */
  49:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    *MPU_RASR = MPU_ASR_NON_CACHABLE | MPU_ASR_ACCESS_PRIV_RW_UNPRIV_RW | MPU_ASR_REGION_SIZE_RAM | 
  50:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c **** 
  51:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    /* region 2 Peripherie */
  52:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    *MPU_RNR  = 2;
  53:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    *MPU_RBAR = 0x40000000;/* Peripherie Start */
  54:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    *MPU_RASR = MPU_ASR_STRONGLY_ORDERED | MPU_ASR_ACCESS_PRIV_RW_UNPRIV_NOACCESS | MPU_ASR_REGION_S
  37              		.loc 1 54 0
  38 0006 1248     		ldr	r0, .L4+12
  27:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    #if(CFG_PROCESSOR == cMCU_CORTEX_M4)
  39              		.loc 1 27 0
  40 0008 70B4     		push	{r4, r5, r6}
  41              		.cfi_def_cfa_offset 12
  42              		.cfi_offset 4, -12
  43              		.cfi_offset 5, -8
  44              		.cfi_offset 6, -4
  42:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    *MPU_RBAR = 0x08000000;/* FLASH Start */
  45              		.loc 1 42 0
  46 000a 0026     		movs	r6, #0
  47 000c 0E60     		str	r6, [r1]
  44:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c **** 
  48              		.loc 1 44 0
  49 000e 114D     		ldr	r5, .L4+16
  49:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c **** 
  50              		.loc 1 49 0
  51 0010 114C     		ldr	r4, .L4+20
  43:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    *MPU_RASR = MPU_ASR_NON_CACHABLE | MPU_ASR_ACCESS_PRIV_RO_UNPRIV_RO | MPU_ASR_REGION_SIZE_FLASH 
  52              		.loc 1 43 0
  53 0012 4FF00066 		mov	r6, #134217728
  54 0016 1660     		str	r6, [r2]
  44:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c **** 
  55              		.loc 1 44 0
ARM GAS  C:\Users\PRESID~1\AppData\Local\Temp\ccqIHsyJ.s 			page 3


  56 0018 1D60     		str	r5, [r3]
  47:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    *MPU_RBAR = 0x20000000;/* RAM Start */
  57              		.loc 1 47 0
  58 001a 0125     		movs	r5, #1
  59 001c 0D60     		str	r5, [r1]
  48:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    *MPU_RASR = MPU_ASR_NON_CACHABLE | MPU_ASR_ACCESS_PRIV_RW_UNPRIV_RW | MPU_ASR_REGION_SIZE_RAM | 
  60              		.loc 1 48 0
  61 001e 4FF00055 		mov	r5, #536870912
  62 0022 1560     		str	r5, [r2]
  49:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c **** 
  63              		.loc 1 49 0
  64 0024 1C60     		str	r4, [r3]
  52:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    *MPU_RBAR = 0x40000000;/* Peripherie Start */
  65              		.loc 1 52 0
  66 0026 0225     		movs	r5, #2
  53:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    *MPU_RASR = MPU_ASR_STRONGLY_ORDERED | MPU_ASR_ACCESS_PRIV_RW_UNPRIV_NOACCESS | MPU_ASR_REGION_S
  67              		.loc 1 53 0
  68 0028 4FF08044 		mov	r4, #1073741824
  52:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    *MPU_RBAR = 0x40000000;/* Peripherie Start */
  69              		.loc 1 52 0
  70 002c 0D60     		str	r5, [r1]
  53:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    *MPU_RASR = MPU_ASR_STRONGLY_ORDERED | MPU_ASR_ACCESS_PRIV_RW_UNPRIV_NOACCESS | MPU_ASR_REGION_S
  71              		.loc 1 53 0
  72 002e 1460     		str	r4, [r2]
  55:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    /* region 3 Peripherie 2 */
  56:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    *MPU_RNR  = 3;
  73              		.loc 1 56 0
  74 0030 0325     		movs	r5, #3
  57:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    *MPU_RBAR = 0xE0000000;/* Peripherie Start */
  75              		.loc 1 57 0
  76 0032 4FF06044 		mov	r4, #-536870912
  54:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    /* region 3 Peripherie 2 */
  77              		.loc 1 54 0
  78 0036 1860     		str	r0, [r3]
  56:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    *MPU_RBAR = 0xE0000000;/* Peripherie Start */
  79              		.loc 1 56 0
  80 0038 0D60     		str	r5, [r1]
  81              		.loc 1 57 0
  82 003a 1460     		str	r4, [r2]
  58:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    *MPU_RASR = MPU_ASR_STRONGLY_ORDERED | MPU_ASR_ACCESS_PRIV_RW_UNPRIV_NOACCESS | MPU_ASR_REGION_S
  83              		.loc 1 58 0
  84 003c 1860     		str	r0, [r3]
  59:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    /* region 4 */
  60:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    /* region 5 */
  61:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    /* region 6 */
  62:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    /* region 7 */
  63:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    #endif
  64:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    /* now activate the MPU */
  65:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    LLF_MPU_ENABLE();
  66:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c **** }
  85              		.loc 1 66 0
  86 003e 70BC     		pop	{r4, r5, r6}
  87              		.cfi_restore 6
  88              		.cfi_restore 5
  89              		.cfi_restore 4
  90              		.cfi_def_cfa_offset 0
  65:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c **** }
ARM GAS  C:\Users\PRESID~1\AppData\Local\Temp\ccqIHsyJ.s 			page 4


  91              		.loc 1 65 0
  92 0040 FFF7FEBF 		b	LLF_MPU_ENABLE
  93              	.LVL0:
  94              	.L5:
  95              		.align	2
  96              	.L4:
  97 0044 98ED00E0 		.word	-536810088
  98 0048 9CED00E0 		.word	-536810084
  99 004c A0ED00E0 		.word	-536810080
 100 0050 01000021 		.word	553648129
 101 0054 01000827 		.word	654835713
 102 0058 01000823 		.word	587726849
 103              		.cfi_endproc
 104              	.LFE0:
 106              	.Letext0:
 107              		.file 2 "e:\\neuorga\\programmieren\\c_cpp\\github_os\\input\\src\\os_base\\os_base_types.h"
 108              		.file 3 "e:\\neuorga\\programmieren\\c_cpp\\github_os\\input\\src\\os_base\\os_common.h"
 109              		.file 4 "e:\\neuorga\\programmieren\\c_cpp\\github_os\\input\\src\\os_drivers\\lld_core.h"
 110              		.file 5 "e:\\neuorga\\programmieren\\c_cpp\\github_os\\input\\src\\os_base\\os_task_common.h"
 111              		.file 6 "e:\\neuorga\\programmieren\\c_cpp\\github_os\\input\\src\\os_base\\os_ram.h"
 112              		.file 7 "e:\\neuorga\\programmieren\\c_cpp\\github_os\\input\\src\\os_drivers\\lld_global.h"
ARM GAS  C:\Users\PRESID~1\AppData\Local\Temp\ccqIHsyJ.s 			page 5


DEFINED SYMBOLS
                            *ABS*:00000000 os_memory_mmu_setup.c
C:\Users\PRESID~1\AppData\Local\Temp\ccqIHsyJ.s:15     .text:00000000 $t
C:\Users\PRESID~1\AppData\Local\Temp\ccqIHsyJ.s:23     .text:00000000 OS_MmuSetup
C:\Users\PRESID~1\AppData\Local\Temp\ccqIHsyJ.s:97     .text:00000044 $d
                           .group:00000000 wm4.0.d67ddeb5d3f434a0386bf4e126239e16
                           .group:00000000 wm4.os_base_types.h.2.f3c0267f175f5cbacca6b71710665a02
                           .group:00000000 wm4.os_common.h.2.7d3083dfb0b17ee9cbe20f6fe4481cd9
                           .group:00000000 wm4.os_task_config.h.2.a73335dbec9f276504b3b94e79d1d898
                           .group:00000000 wm4.os_task_common.h.97.d031f1e6a25f19c1fb076c4a4d7927a1
                           .group:00000000 wm4.os_stack.h.2.f736ad9941e78e3f128684d765efeb27
                           .group:00000000 wm4.os_heap.h.2.89074aae455d2462b5952479e3530dd1
                           .group:00000000 wm4.os_main.h.2.1f66ae3841c27bd36097fa1d2e1fe6a7

UNDEFINED SYMBOLS
LLF_MPU_ENABLE
