<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p476" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_476{left:69px;bottom:68px;letter-spacing:0.08px;}
#t2_476{left:95px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.01px;}
#t3_476{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_476{left:69px;bottom:1079px;letter-spacing:0.14px;}
#t5_476{left:150px;bottom:1079px;letter-spacing:0.22px;word-spacing:-0.03px;}
#t6_476{left:69px;bottom:1056px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t7_476{left:247px;bottom:1056px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t8_476{left:368px;bottom:1056px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t9_476{left:69px;bottom:1039px;letter-spacing:-0.15px;word-spacing:-0.76px;}
#ta_476{left:69px;bottom:1022px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tb_476{left:69px;bottom:1005px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tc_476{left:69px;bottom:988px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#td_476{left:69px;bottom:972px;letter-spacing:-0.14px;word-spacing:-0.79px;}
#te_476{left:69px;bottom:955px;letter-spacing:-0.17px;word-spacing:-0.86px;}
#tf_476{left:69px;bottom:938px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tg_476{left:69px;bottom:921px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#th_476{left:69px;bottom:863px;letter-spacing:0.12px;}
#ti_476{left:151px;bottom:863px;letter-spacing:0.15px;word-spacing:0.01px;}
#tj_476{left:69px;bottom:840px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tk_476{left:69px;bottom:823px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tl_476{left:69px;bottom:807px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tm_476{left:69px;bottom:784px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tn_476{left:69px;bottom:767px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#to_476{left:69px;bottom:750px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tp_476{left:69px;bottom:724px;}
#tq_476{left:95px;bottom:727px;letter-spacing:-0.15px;word-spacing:-0.56px;}
#tr_476{left:95px;bottom:710px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#ts_476{left:95px;bottom:694px;letter-spacing:-0.14px;}
#tt_476{left:69px;bottom:667px;}
#tu_476{left:95px;bottom:671px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tv_476{left:95px;bottom:654px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tw_476{left:95px;bottom:637px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tx_476{left:69px;bottom:611px;}
#ty_476{left:95px;bottom:614px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tz_476{left:95px;bottom:597px;letter-spacing:-0.15px;word-spacing:-0.76px;}
#t10_476{left:95px;bottom:580px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#t11_476{left:69px;bottom:554px;}
#t12_476{left:95px;bottom:558px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t13_476{left:95px;bottom:541px;letter-spacing:-0.15px;word-spacing:-0.76px;}
#t14_476{left:95px;bottom:524px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#t15_476{left:69px;bottom:499px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t16_476{left:69px;bottom:483px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t17_476{left:69px;bottom:466px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t18_476{left:69px;bottom:441px;letter-spacing:-0.14px;word-spacing:-1.05px;}
#t19_476{left:69px;bottom:425px;letter-spacing:-0.12px;word-spacing:-0.52px;}
#t1a_476{left:127px;bottom:431px;}
#t1b_476{left:142px;bottom:425px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#t1c_476{left:69px;bottom:400px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1d_476{left:69px;bottom:376px;letter-spacing:-0.15px;word-spacing:-1.2px;}
#t1e_476{left:69px;bottom:359px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1f_476{left:69px;bottom:342px;letter-spacing:-0.14px;word-spacing:-1.24px;}
#t1g_476{left:502px;bottom:342px;letter-spacing:-0.16px;word-spacing:-1.25px;}
#t1h_476{left:706px;bottom:342px;}
#t1i_476{left:712px;bottom:342px;letter-spacing:-0.23px;}
#t1j_476{left:762px;bottom:342px;letter-spacing:-0.23px;word-spacing:-1.16px;}
#t1k_476{left:69px;bottom:325px;letter-spacing:-0.17px;word-spacing:-0.4px;}
#t1l_476{left:69px;bottom:299px;}
#t1m_476{left:95px;bottom:302px;letter-spacing:-0.16px;word-spacing:-0.38px;}
#t1n_476{left:330px;bottom:302px;letter-spacing:-0.23px;}
#t1o_476{left:390px;bottom:302px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1p_476{left:69px;bottom:276px;}
#t1q_476{left:95px;bottom:279px;letter-spacing:-0.18px;word-spacing:-0.36px;}
#t1r_476{left:289px;bottom:279px;letter-spacing:-0.23px;}
#t1s_476{left:350px;bottom:279px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#t1t_476{left:95px;bottom:263px;letter-spacing:-0.19px;word-spacing:-0.49px;}
#t1u_476{left:69px;bottom:238px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1v_476{left:69px;bottom:180px;letter-spacing:0.11px;}
#t1w_476{left:151px;bottom:180px;letter-spacing:0.15px;word-spacing:0.01px;}
#t1x_476{left:69px;bottom:157px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1y_476{left:69px;bottom:140px;letter-spacing:-0.15px;word-spacing:-1.08px;}
#t1z_476{left:69px;bottom:124px;letter-spacing:-0.14px;word-spacing:0.01px;}

.s1_476{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_476{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_476{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_476{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_476{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s6_476{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_476{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s8_476{font-size:11px;font-family:Verdana_b5t;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts476" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg476Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg476" style="-webkit-user-select: none;"><object width="935" height="1210" data="476/476.svg" type="image/svg+xml" id="pdf476" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_476" class="t s1_476">E-2 </span><span id="t2_476" class="t s1_476">Vol. 1 </span>
<span id="t3_476" class="t s2_476">INTEL® MEMORY PROTECTION EXTENSIONS </span>
<span id="t4_476" class="t s3_476">E.3 </span><span id="t5_476" class="t s3_476">INTEL MPX PROGRAMMING ENVIRONMENT </span>
<span id="t6_476" class="t s4_476">Intel MPX introduces new </span><span id="t7_476" class="t s5_476">bounds register</span><span id="t8_476" class="t s4_476">s and new instructions that operate on bounds registers. Intel MPX </span>
<span id="t9_476" class="t s4_476">allows an OS to support user mode software (operating at CPL=3) and supervisor mode software (CPL &lt; 3) to add </span>
<span id="ta_476" class="t s4_476">memory protection capability against buffer overrun. It provides controls to enable Intel MPX extensions for user </span>
<span id="tb_476" class="t s4_476">mode and supervisor mode independently. Intel MPX extensions are designed to allow software to associate </span>
<span id="tc_476" class="t s4_476">bounds with pointers, and allow software to check memory references against the bounds associated with the </span>
<span id="td_476" class="t s4_476">pointer to prevent out of bound memory access (thus preventing buffer overflow).The bounds registers hold lower </span>
<span id="te_476" class="t s4_476">bound and upper bound that can be checked when referencing memory. An out-of-bounds memory reference then </span>
<span id="tf_476" class="t s4_476">causes a #BR exception. Intel MPX also introduces configuration facilities that the OS must manage to support </span>
<span id="tg_476" class="t s4_476">enabling of user-mode (and/or supervisor-mode) software operations using bounds registers. </span>
<span id="th_476" class="t s6_476">E.3.1 </span><span id="ti_476" class="t s6_476">Detection and Enumeration of Intel MPX Interfaces </span>
<span id="tj_476" class="t s4_476">Detection of hardware support for processor extended state component is provided by the main CPUID leaf func- </span>
<span id="tk_476" class="t s4_476">tion 0DH with index ECX = 0. Specifically, the return value in EDX:EAX of CPUID.(EAX=0DH, ECX=0) provides a </span>
<span id="tl_476" class="t s4_476">64-bit wide bit vector of hardware support of processor state components. </span>
<span id="tm_476" class="t s4_476">If CPUID.(EAX=07H,ECX=0H):EBX.MPX[bit 14] = 1 (the processor supports Intel MPX), </span>
<span id="tn_476" class="t s4_476">CPUID.(EAX=0DH,ECX=0):EAX[bits 4:3] will enumerate the XSAVE state components associated with Intel MPX. </span>
<span id="to_476" class="t s4_476">These two component states of Intel MPX are the following: </span>
<span id="tp_476" class="t s7_476">• </span><span id="tq_476" class="t s4_476">BNDREGS: CPUID.(EAX=0DH,ECX=0):EAX[3] indicates XCR0.BNDREGS[bit 3] is supported. This bit indicates </span>
<span id="tr_476" class="t s4_476">bound register component of Intel MPX state, comprised of four bounds registers, BND0-BND3 (see Appendix </span>
<span id="ts_476" class="t s4_476">E.3.2). </span>
<span id="tt_476" class="t s7_476">• </span><span id="tu_476" class="t s4_476">BNDCSR: CPUID.(EAX=0DH,ECX=0):EAX[4] indicates XCR0.BNDCSR[bit 4] is supported. This bit indicates </span>
<span id="tv_476" class="t s4_476">bounds configuration and status component of Intel MPX comprised of BNDCFGU and BNDSTATUS. OS must </span>
<span id="tw_476" class="t s4_476">enable both BNDCSR and BNDREGS bits in XCR0 to ensure full Intel MPX support to applications. </span>
<span id="tx_476" class="t s7_476">• </span><span id="ty_476" class="t s4_476">The size of the processor state component, enabled by XCR0.BNDREGS, is enumerated by </span>
<span id="tz_476" class="t s4_476">CPUID.(EAX=0DH,ECX=03H).EAX[31:0] and the byte offset of this component relative to the beginning of the </span>
<span id="t10_476" class="t s4_476">XSAVE/XRSTOR area is reported by CPUID.(EAX=0DH, ECX=03H).EBX[31:0]. </span>
<span id="t11_476" class="t s7_476">• </span><span id="t12_476" class="t s4_476">The size of the processor state component, enabled by XCR0.BNDCSR, is enumerated by </span>
<span id="t13_476" class="t s4_476">CPUID.(EAX=0DH,ECX=04H).EAX[31:0] and the byte offset of this component relative to the beginning of the </span>
<span id="t14_476" class="t s4_476">XSAVE/XRSTOR area is reported by CPUID.(EAX=0DH, ECX=04H).EBX[31:0]. </span>
<span id="t15_476" class="t s4_476">On processors that support Intel MPX, CPUID.(EAX=0DH,ECX=0):EAX[3] and CPUID.(EAX=0DH,ECX=0):EAX[4] </span>
<span id="t16_476" class="t s4_476">will both be 1. On processors that do not support Intel MPX, CPUID.(EAX=0DH,ECX=0):EAX[3] and </span>
<span id="t17_476" class="t s4_476">CPUID.(EAX=0DH,ECX=0):EAX[4] will both be 0. </span>
<span id="t18_476" class="t s4_476">The layout of XCR0 for extended processor state components defined in Intel Architecture is shown in Figure 2-8 of </span>
<span id="t19_476" class="t s4_476">the Intel </span>
<span id="t1a_476" class="t s8_476">® </span>
<span id="t1b_476" class="t s4_476">64 and IA-32 Architectures Software Developer’s Manual, Volume 3A. </span>
<span id="t1c_476" class="t s4_476">Enabling Intel MPX requires an OS to manage bits [4:3] of XCR0; see Section 13.5. </span>
<span id="t1d_476" class="t s4_476">The BNDLDX and BNDSTX instructions (Appendix E.4.3) each take an operand whose bits are used to traverse data </span>
<span id="t1e_476" class="t s4_476">structures in memory. In 64-bit mode, these instructions operate only on the lower bits in the supplied 64-bit </span>
<span id="t1f_476" class="t s4_476">addresses. The number of bits used is 48 plus a value called the </span><span id="t1g_476" class="t s5_476">MPX address-width adjust </span><span id="t1h_476" class="t s4_476">(</span><span id="t1i_476" class="t s5_476">MAWA</span><span id="t1j_476" class="t s4_476">). The MAWA </span>
<span id="t1k_476" class="t s4_476">value depends on CPL: </span>
<span id="t1l_476" class="t s7_476">• </span><span id="t1m_476" class="t s4_476">If CPL &lt; 3, the supervisor MAWA (</span><span id="t1n_476" class="t s5_476">MAWAS</span><span id="t1o_476" class="t s4_476">) is used. This value is 0. </span>
<span id="t1p_476" class="t s7_476">• </span><span id="t1q_476" class="t s4_476">If CPL = 3, the user MAWA (</span><span id="t1r_476" class="t s5_476">MAWAU</span><span id="t1s_476" class="t s4_476">) is used. The value of MAWAU is enumerated in </span>
<span id="t1t_476" class="t s4_476">CPUID.(EAX=07H,ECX=0H):ECX.MAWAU[bits 21:17]. </span>
<span id="t1u_476" class="t s4_476">(Outside of 64-bit mode, BNDLDX, and BNDSTX use the entire 32 bits of the supplied linear-address operands.) </span>
<span id="t1v_476" class="t s6_476">E.3.2 </span><span id="t1w_476" class="t s6_476">Bounds Registers </span>
<span id="t1x_476" class="t s4_476">Intel MPX Architecture defines four new registers, BND0-BND3, which Intel MPX instructions operate on. Each </span>
<span id="t1y_476" class="t s4_476">bounds register stores a pair of 64-bit values which are the lower bound (LB) and upper bound (UB) of a buffer, see </span>
<span id="t1z_476" class="t s4_476">Figure E-1. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
