{"Source Block": ["hdl/library/axi_adc_decimate/cic_decim.v@72:88@HdlStmProcess", "    endcase\n  end\n\n  wire [15:0] counter_in = counter[16] == 1'b1 ? rate : counter[15:0];\n\n  always @(posedge clk) begin\n    if (reset == 1'b1) begin\n      counter <= {1'b1,16'h00};\n    end else if (clk_enable == 1'b1) begin\n      counter <= counter_in - 1'b1;\n    end\n  end\n\n  always @(posedge clk) begin\n    if (reset == 1'b1) begin\n      ce_comb <= 1'b0;\n    end else begin\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[80, "    end else if (clk_enable == 1'b1) begin\n"]], "Add": [[80, "    end else if (clk_enable == 1'b1 && enable[0] == 1'b1) begin\n"]]}}