// Seed: 1947148022
`timescale 1ps / 1ps
module module_0;
  type_4(
      1, id_0 - id_0
  ); type_5(
      id_1, 1'b0
  );
  logic id_2;
  logic id_3;
endmodule
