==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_lp/max_pool_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_lp/max_pool_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_lp/flat.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_lp/dense_out.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_lp/dense_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_lp/dense_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_lp/conv_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_lp/conv_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_lp/cnn.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:01:59 . Memory (MB): peak = 186.109 ; gain = 119.648
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:01:59 . Memory (MB): peak = 186.109 ; gain = 119.648
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:02:16 . Memory (MB): peak = 434.160 ; gain = 367.699
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::exp<15, 7>' into 'soft_max' (cnn_ap_lp/dense_out.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'dense_1' into 'cnn' (cnn_ap_lp/cnn.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'dense_2' into 'cnn' (cnn_ap_lp/cnn.cpp:63) automatically.
INFO: [XFORM 203-602] Inlining function 'dense_out' into 'cnn' (cnn_ap_lp/cnn.cpp:67) automatically.
WARNING: [SYNCHK 200-23] C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:02:17 . Memory (MB): peak = 505.500 ; gain = 439.039
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'exp_reduce::exp<15, 7>' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:29).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'W_Row_Loop' (cnn_ap_lp/conv_2.cpp:19) in function 'conv_2' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:190) in function 'exp_reduce::exp<15, 7>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:197) in function 'exp_reduce::exp<15, 7>' completely with a factor of 22.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:254) in function 'exp_reduce::exp<15, 7>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:260) in function 'exp_reduce::exp<15, 7>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:263) in function 'exp_reduce::exp<15, 7>' completely with a factor of 17.
INFO: [HLS 200-489] Unrolling loop 'W_Col_Loop' (cnn_ap_lp/conv_2.cpp:22) in function 'conv_2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Filter1_Loop' (cnn_ap_lp/conv_2.cpp:25) in function 'conv_2' completely with a factor of 6.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.2' in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp<15, 7>' into 'soft_max' (cnn_ap_lp/dense_out.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'dense_1' into 'cnn' (cnn_ap_lp/cnn.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'dense_2' into 'cnn' (cnn_ap_lp/cnn.cpp:63) automatically.
INFO: [XFORM 203-602] Inlining function 'dense_out' into 'cnn' (cnn_ap_lp/cnn.cpp:67) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:867:1) in function 'exp_reduce::exp<15, 7>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_lp/conv_2.cpp:34:21) to (cnn_ap_lp/conv_2.cpp:34:21) in function 'conv_2'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_lp/conv_1.cpp:29:9) to (cnn_ap_lp/conv_1.cpp:29:9) in function 'conv_1'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_lp/cnn.cpp:27:4) to (cnn_ap_lp/cnn.cpp:25:26) in function 'cnn'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_lp/cnn.cpp:70:33) to (cnn_ap_lp/cnn.cpp:69:25) in function 'cnn'... converting 10 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'exp_reduce::exp<15, 7>' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:1)...11 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:02:20 . Memory (MB): peak = 659.785 ; gain = 593.324
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Filter2_Loop' (cnn_ap_lp/conv_2.cpp:15:14) in function 'conv_2' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Col_Loop' (cnn_ap_lp/conv_2.cpp:12:10) in function 'conv_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (cnn_ap_lp/conv_2.cpp:9:6) in function 'conv_2'.
WARNING: [XFORM 203-631] Renaming function 'exp_reduce::exp<15, 7>' to 'exp<15, 7>' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:02:23 . Memory (MB): peak = 754.387 ; gain = 687.926
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'exp<15, 7>' to 'exp_15_7_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 143.409 seconds; current allocated memory: 668.256 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.245 seconds; current allocated memory: 668.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.273 seconds; current allocated memory: 669.128 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 669.370 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'W_Row_Loop'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_2' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('add_ln1192_11', cnn_ap_lp/conv_2.cpp:26) and 'add' operation ('add_ln1192', cnn_ap_lp/conv_2.cpp:26).
WARNING: [SCHED 204-68] The II Violation in module 'conv_2' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation ('add_ln1192_14', cnn_ap_lp/conv_2.cpp:26) and 'add' operation ('add_ln1192_2', cnn_ap_lp/conv_2.cpp:26).
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_V_load_6', cnn_ap_lp/conv_2.cpp:26) on array 'input_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.474 seconds; current allocated memory: 670.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.458 seconds; current allocated memory: 671.646 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.517 seconds; current allocated memory: 671.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.172 seconds; current allocated memory: 672.178 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.223 seconds; current allocated memory: 672.302 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.191 seconds; current allocated memory: 672.501 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_15_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'exp<15, 7>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.265 seconds; current allocated memory: 672.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 673.009 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'soft_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.204 seconds; current allocated memory: 673.240 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 673.455 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.293 seconds; current allocated memory: 674.280 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.665 seconds; current allocated memory: 675.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_V' to 'conv_1_conv_1_weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_bias_V' to 'conv_1_conv_1_biacud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_dcmp_64ns_64ns_1_2_1' to 'cnn_dcmp_64ns_64ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mul_mul_14s_9s_24_1_1' to 'cnn_mul_mul_14s_9eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_dcmp_64ns_64ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mul_mul_14s_9eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
INFO: [HLS 200-111]  Elapsed time: 0.728 seconds; current allocated memory: 676.897 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_1'.
INFO: [HLS 200-111]  Elapsed time: 0.636 seconds; current allocated memory: 677.575 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_0' to 'conv_2_conv_2_weifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_1' to 'conv_2_conv_2_weig8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_2' to 'conv_2_conv_2_weihbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_3' to 'conv_2_conv_2_weiibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_4' to 'conv_2_conv_2_weijbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_5' to 'conv_2_conv_2_weikbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_0' to 'conv_2_conv_2_weilbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_1' to 'conv_2_conv_2_weimb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_2' to 'conv_2_conv_2_weincg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_3' to 'conv_2_conv_2_weiocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_4' to 'conv_2_conv_2_weipcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_5' to 'conv_2_conv_2_weiqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_0' to 'conv_2_conv_2_weircU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_1' to 'conv_2_conv_2_weisc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_2' to 'conv_2_conv_2_weitde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_3' to 'conv_2_conv_2_weiudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_4' to 'conv_2_conv_2_weivdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_5' to 'conv_2_conv_2_weiwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_bias_V' to 'conv_2_conv_2_biaxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_4ns_5ns_4ns_8_1_1' to 'cnn_mac_muladd_4nyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mul_mul_14s_8s_23_1_1' to 'cnn_mul_mul_14s_8zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mul_mul_14s_10s_25_1_1' to 'cnn_mul_mul_14s_1Aem' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_dcmp_64ns_64ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_4nyd2': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mul_mul_14s_1Aem': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mul_mul_14s_8zec': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mul_mul_14s_9eOg': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
INFO: [HLS 200-111]  Elapsed time: 0.699 seconds; current allocated memory: 680.334 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2'.
INFO: [HLS 200-111]  Elapsed time: 1.711 seconds; current allocated memory: 681.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'flat'.
INFO: [HLS 200-111]  Elapsed time: 0.396 seconds; current allocated memory: 681.607 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_15_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'exp_15_7_s_f_x_lsb_table_V' to 'exp_15_7_s_f_x_lsBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_15_7_s_exp_x_msb_2_m_1_tabl' to 'exp_15_7_s_exp_x_CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_15_7_s_exp_x_msb_1_table_V' to 'exp_15_7_s_exp_x_DeQ' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_15_7_s'.
INFO: [HLS 200-111]  Elapsed time: 0.544 seconds; current allocated memory: 682.276 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'soft_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnn_sdiv_22ns_14s_14_26_seq_1' to 'cnn_sdiv_22ns_14sEe0' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_sdiv_22ns_14sEe0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'soft_max'.
INFO: [HLS 200-111]  Elapsed time: 0.463 seconds; current allocated memory: 682.972 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/cnn_input' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/prediction_output' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'cnn_dense_1_weights_V' to 'cnn_dense_1_weighFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_dense_2_weights_V' to 'cnn_dense_2_weighGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_dense_out_weights_V' to 'cnn_dense_out_weiHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_dense_out_bias_V' to 'cnn_dense_out_biaIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_V' to 'cnn_max_pool_1_ouJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_2_out_V' to 'cnn_max_pool_2_ouKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fpext_32ns_64_2_1' to 'cnn_fpext_32ns_64Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_9s_14s_22ns_22_1_1' to 'cnn_mac_muladd_9sMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_9s_13ns_22ns_22_1_1' to 'cnn_mac_muladd_9sNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_13ns_9s_22ns_22_1_1' to 'cnn_mac_muladd_13OgC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fpext_32ns_64Lf8': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_13OgC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_9sMgi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_9sNgs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111]  Elapsed time: 0.649 seconds; current allocated memory: 685.369 MB.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weibkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_biacud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weifYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weig8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weihbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiibs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weijbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weikbM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weilbW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weimb6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weincg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weipcA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiqcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weircU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weisc4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weitde_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiudo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weivdy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiwdI_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_biaxdS_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_15_7_s_f_x_lsBew_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_15_7_s_exp_x_CeG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_15_7_s_exp_x_DeQ_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'cnn_sdiv_22ns_14sEe0_div'
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_1_weighFfa_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_1_bias_V_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_2_weighGfk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_2_bias_V_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_out_weiHfu_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_out_biaIfE_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_dense_array_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_1_input_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_1_out_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_1_ouJfO_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_2_out_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_2_ouKfY_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_dense_1_out_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_dense_2_out_V_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:31 ; elapsed = 00:02:43 . Memory (MB): peak = 798.395 ; gain = 731.934
INFO: [VHDL 208-304] Generating VHDL RTL for cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn.
INFO: [HLS 200-112] Total elapsed time: 162.672 seconds; peak allocated memory: 685.369 MB.
