

================================================================
== Vivado HLS Report for 'Reorder_fft'
================================================================
* Date:           Sun Mar 28 22:19:58 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        FFR_Reorder_x_num
* Solution:       with_out_OP
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.320|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+-------+----------+-----------+-----------+------------+----------+
        |             |    Latency   | Iteration|  Initiation Interval  |    Trip    |          |
        |  Loop Name  |  min |  max  |  Latency |  achieved |   target  |    Count   | Pipelined|
        +-------------+------+-------+----------+-----------+-----------+------------+----------+
        |- Loop 1     |     ?|      ?|       152|          -|          -|           ?|    no    |
        | + Loop 1.1  |   144|    144|        36|          -|          -|           4|    no    |
        |- Loop 2     |  3360|  56448|         7|          -|          -| 480 ~ 8064 |    no    |
        +-------------+------+-------+----------+-----------+-----------+------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 52
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (!tmp_30)
	46  / (tmp_30)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / (!exitcond)
	3  / (exitcond)
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	10  / true
46 --> 
	47  / (!exitcond1)
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	46  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.89>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%num_word_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %num_word) nounwind" [FFR_Reorder_x_num/Reorder_FFT.cpp:16]   --->   Operation 53 'read' 'num_word_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.89ns)   --->   "%p_neg = sub i32 -3, %num_word_read" [FFR_Reorder_x_num/Reorder_FFT.cpp:16]   --->   Operation 54 'sub' 'p_neg' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%p_lshr = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %p_neg, i32 2, i32 31)" [FFR_Reorder_x_num/Reorder_FFT.cpp:16]   --->   Operation 55 'partselect' 'p_lshr' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.35>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %num_word) nounwind, !map !7"   --->   Operation 56 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16384 x float]* %Real_r) nounwind, !map !13"   --->   Operation 57 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16384 x float]* %Imag) nounwind, !map !19"   --->   Operation 58 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @Reorder_fft_str) nounwind"   --->   Operation 59 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([16384 x float]* %Real_r, [1 x i8]* @p_str, [12 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [FFR_Reorder_x_num/Reorder_FFT.cpp:24]   --->   Operation 60 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([16384 x float]* %Imag, [1 x i8]* @p_str, [12 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [FFR_Reorder_x_num/Reorder_FFT.cpp:25]   --->   Operation 61 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.96ns)   --->   "%tmp = icmp eq i32 %num_word_read, 1024" [FFR_Reorder_x_num/Reorder_FFT.cpp:53]   --->   Operation 62 'icmp' 'tmp' <Predicate = true> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (1.96ns)   --->   "%tmp_1 = icmp eq i32 %num_word_read, 4096" [FFR_Reorder_x_num/Reorder_FFT.cpp:58]   --->   Operation 63 'icmp' 'tmp_1' <Predicate = true> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node leng_reorder_2)   --->   "%p_cast = select i1 %tmp, i12 480, i12 2016" [FFR_Reorder_x_num/Reorder_FFT.cpp:58]   --->   Operation 64 'select' 'p_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.80ns)   --->   "%tmp_7 = or i1 %tmp, %tmp_1" [FFR_Reorder_x_num/Reorder_FFT.cpp:58]   --->   Operation 65 'or' 'tmp_7' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.59ns) (out node of the LUT)   --->   "%leng_reorder_2 = select i1 %tmp_7, i12 %p_cast, i12 -128" [FFR_Reorder_x_num/Reorder_FFT.cpp:58]   --->   Operation 66 'select' 'leng_reorder_2' <Predicate = true> <Delay = 0.59> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node tmp_28)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %num_word_read, i32 31)" [FFR_Reorder_x_num/Reorder_FFT.cpp:16]   --->   Operation 67 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (1.89ns)   --->   "%num_word_op_op = add i32 %num_word_read, 3" [FFR_Reorder_x_num/Reorder_FFT.cpp:16]   --->   Operation 68 'add' 'num_word_op_op' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node tmp_28)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %num_word_op_op, i32 31)" [FFR_Reorder_x_num/Reorder_FFT.cpp:16]   --->   Operation 69 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (1.84ns)   --->   "%p_neg_t = sub i30 0, %p_lshr" [FFR_Reorder_x_num/Reorder_FFT.cpp:16]   --->   Operation 70 'sub' 'p_neg_t' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node tmp_28)   --->   "%tmp_26 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %num_word_op_op, i32 2, i32 31)" [FFR_Reorder_x_num/Reorder_FFT.cpp:16]   --->   Operation 71 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node tmp_28)   --->   "%tmp_27 = select i1 %tmp_11, i30 %p_neg_t, i30 %tmp_26" [FFR_Reorder_x_num/Reorder_FFT.cpp:16]   --->   Operation 72 'select' 'tmp_27' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.72ns) (out node of the LUT)   --->   "%tmp_28 = select i1 %tmp_2, i30 0, i30 %tmp_27" [FFR_Reorder_x_num/Reorder_FFT.cpp:16]   --->   Operation 73 'select' 'tmp_28' <Predicate = true> <Delay = 0.72> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_29 = call i32 @_ssdm_op_BitConcatenate.i32.i30.i2(i30 %tmp_28, i2 0)" [FFR_Reorder_x_num/Reorder_FFT.cpp:16]   --->   Operation 74 'bitconcatenate' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.46ns)   --->   "br label %0" [FFR_Reorder_x_num/Reorder_FFT.cpp:72]   --->   Operation 75 'br' <Predicate = true> <Delay = 0.46>

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%c = phi i32 [ 0, %meminst36.preheader_ifconv ], [ %c_1, %4 ]"   --->   Operation 76 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (1.96ns)   --->   "%tmp_30 = icmp eq i32 %c, %tmp_29" [FFR_Reorder_x_num/Reorder_FFT.cpp:72]   --->   Operation 77 'icmp' 'tmp_30' <Predicate = true> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "br i1 %tmp_30, label %.preheader.preheader, label %1" [FFR_Reorder_x_num/Reorder_FFT.cpp:72]   --->   Operation 78 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%ind1 = or i32 %c, 1" [FFR_Reorder_x_num/Reorder_FFT.cpp:74]   --->   Operation 79 'or' 'ind1' <Predicate = (!tmp_30)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_3 = sext i32 %c to i64" [FFR_Reorder_x_num/Reorder_FFT.cpp:78]   --->   Operation 80 'sext' 'tmp_3' <Predicate = (!tmp_30)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%Real_addr = getelementptr [16384 x float]* %Real_r, i64 0, i64 %tmp_3" [FFR_Reorder_x_num/Reorder_FFT.cpp:78]   --->   Operation 81 'getelementptr' 'Real_addr' <Predicate = (!tmp_30)> <Delay = 0.00>
ST_3 : Operation 82 [2/2] (2.77ns)   --->   "%RE_vec_128_a = load volatile float* %Real_addr, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:78]   --->   Operation 82 'load' 'RE_vec_128_a' <Predicate = (!tmp_30)> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 16384> <RAM>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_5 = zext i32 %ind1 to i64" [FFR_Reorder_x_num/Reorder_FFT.cpp:80]   --->   Operation 83 'zext' 'tmp_5' <Predicate = (!tmp_30)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%Real_addr_2 = getelementptr [16384 x float]* %Real_r, i64 0, i64 %tmp_5" [FFR_Reorder_x_num/Reorder_FFT.cpp:80]   --->   Operation 84 'getelementptr' 'Real_addr_2' <Predicate = (!tmp_30)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%Imag_addr = getelementptr [16384 x float]* %Imag, i64 0, i64 %tmp_5" [FFR_Reorder_x_num/Reorder_FFT.cpp:81]   --->   Operation 85 'getelementptr' 'Imag_addr' <Predicate = (!tmp_30)> <Delay = 0.00>
ST_3 : Operation 86 [2/2] (2.77ns)   --->   "%RE_vec_128_c_1 = load volatile float* %Imag_addr, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:81]   --->   Operation 86 'load' 'RE_vec_128_c_1' <Predicate = (!tmp_30)> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 16384> <RAM>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%indexJ = alloca i32"   --->   Operation 87 'alloca' 'indexJ' <Predicate = (tmp_30)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%indexI = alloca i32"   --->   Operation 88 'alloca' 'indexI' <Predicate = (tmp_30)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (1.96ns)   --->   "%tmp_8 = icmp eq i32 %num_word_read, 16384" [FFR_Reorder_x_num/Reorder_FFT.cpp:133]   --->   Operation 89 'icmp' 'tmp_8' <Predicate = (tmp_30)> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_9 = sext i12 %leng_reorder_2 to i13" [FFR_Reorder_x_num/Reorder_FFT.cpp:58]   --->   Operation 90 'sext' 'tmp_9' <Predicate = (tmp_30)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp2)   --->   "%sel_tmp1 = xor i1 %tmp, true" [FFR_Reorder_x_num/Reorder_FFT.cpp:53]   --->   Operation 91 'xor' 'sel_tmp1' <Predicate = (tmp_30)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.80ns) (out node of the LUT)   --->   "%sel_tmp2 = and i1 %tmp_1, %sel_tmp1" [FFR_Reorder_x_num/Reorder_FFT.cpp:128]   --->   Operation 92 'and' 'sel_tmp2' <Predicate = (tmp_30)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp7)   --->   "%sel_tmp6 = xor i1 %tmp_7, true" [FFR_Reorder_x_num/Reorder_FFT.cpp:128]   --->   Operation 93 'xor' 'sel_tmp6' <Predicate = (tmp_30)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.80ns) (out node of the LUT)   --->   "%sel_tmp7 = and i1 %tmp_8, %sel_tmp6" [FFR_Reorder_x_num/Reorder_FFT.cpp:133]   --->   Operation 94 'and' 'sel_tmp7' <Predicate = (tmp_30)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.46ns)   --->   "br label %.preheader" [FFR_Reorder_x_num/Reorder_FFT.cpp:118]   --->   Operation 95 'br' <Predicate = (tmp_30)> <Delay = 0.46>

State 4 <SV = 3> <Delay = 2.77>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%ind2 = or i32 %c, 2" [FFR_Reorder_x_num/Reorder_FFT.cpp:75]   --->   Operation 96 'or' 'ind2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%ind3 = or i32 %c, 3" [FFR_Reorder_x_num/Reorder_FFT.cpp:76]   --->   Operation 97 'or' 'ind3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/2] (2.77ns)   --->   "%RE_vec_128_a = load volatile float* %Real_addr, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:78]   --->   Operation 98 'load' 'RE_vec_128_a' <Predicate = true> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 16384> <RAM>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_4 = zext i32 %ind2 to i64" [FFR_Reorder_x_num/Reorder_FFT.cpp:79]   --->   Operation 99 'zext' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%Real_addr_1 = getelementptr [16384 x float]* %Real_r, i64 0, i64 %tmp_4" [FFR_Reorder_x_num/Reorder_FFT.cpp:79]   --->   Operation 100 'getelementptr' 'Real_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [2/2] (2.77ns)   --->   "%RE_vec_128_b = load volatile float* %Real_addr_1, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:79]   --->   Operation 101 'load' 'RE_vec_128_b' <Predicate = true> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 16384> <RAM>
ST_4 : Operation 102 [1/2] (2.77ns)   --->   "%RE_vec_128_c_1 = load volatile float* %Imag_addr, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:81]   --->   Operation 102 'load' 'RE_vec_128_c_1' <Predicate = true> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 16384> <RAM>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_6 = zext i32 %ind3 to i64" [FFR_Reorder_x_num/Reorder_FFT.cpp:82]   --->   Operation 103 'zext' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%Real_addr_3 = getelementptr [16384 x float]* %Real_r, i64 0, i64 %tmp_6" [FFR_Reorder_x_num/Reorder_FFT.cpp:82]   --->   Operation 104 'getelementptr' 'Real_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%Imag_addr_1 = getelementptr [16384 x float]* %Imag, i64 0, i64 %tmp_6" [FFR_Reorder_x_num/Reorder_FFT.cpp:83]   --->   Operation 105 'getelementptr' 'Imag_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [2/2] (2.77ns)   --->   "%RE_vec_128_d_1 = load volatile float* %Imag_addr_1, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:83]   --->   Operation 106 'load' 'RE_vec_128_d_1' <Predicate = true> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 16384> <RAM>

State 5 <SV = 4> <Delay = 2.77>
ST_5 : Operation 107 [1/2] (2.77ns)   --->   "%RE_vec_128_b = load volatile float* %Real_addr_1, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:79]   --->   Operation 107 'load' 'RE_vec_128_b' <Predicate = true> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 16384> <RAM>
ST_5 : Operation 108 [2/2] (2.77ns)   --->   "%RE_vec_128_c_0 = load volatile float* %Real_addr_2, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:80]   --->   Operation 108 'load' 'RE_vec_128_c_0' <Predicate = true> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 16384> <RAM>
ST_5 : Operation 109 [1/2] (2.77ns)   --->   "%RE_vec_128_d_1 = load volatile float* %Imag_addr_1, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:83]   --->   Operation 109 'load' 'RE_vec_128_d_1' <Predicate = true> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 16384> <RAM>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%Imag_addr_2 = getelementptr [16384 x float]* %Imag, i64 0, i64 %tmp_3" [FFR_Reorder_x_num/Reorder_FFT.cpp:87]   --->   Operation 110 'getelementptr' 'Imag_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [2/2] (2.77ns)   --->   "%IM_vec_128_a = load volatile float* %Imag_addr_2, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:87]   --->   Operation 111 'load' 'IM_vec_128_a' <Predicate = true> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 16384> <RAM>

State 6 <SV = 5> <Delay = 2.77>
ST_6 : Operation 112 [1/2] (2.77ns)   --->   "%RE_vec_128_c_0 = load volatile float* %Real_addr_2, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:80]   --->   Operation 112 'load' 'RE_vec_128_c_0' <Predicate = true> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 16384> <RAM>
ST_6 : Operation 113 [2/2] (2.77ns)   --->   "%RE_vec_128_d_0 = load volatile float* %Real_addr_3, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:82]   --->   Operation 113 'load' 'RE_vec_128_d_0' <Predicate = true> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 16384> <RAM>
ST_6 : Operation 114 [1/2] (2.77ns)   --->   "%IM_vec_128_a = load volatile float* %Imag_addr_2, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:87]   --->   Operation 114 'load' 'IM_vec_128_a' <Predicate = true> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 16384> <RAM>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%Imag_addr_3 = getelementptr [16384 x float]* %Imag, i64 0, i64 %tmp_4" [FFR_Reorder_x_num/Reorder_FFT.cpp:88]   --->   Operation 115 'getelementptr' 'Imag_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 116 [2/2] (2.77ns)   --->   "%IM_vec_128_b = load volatile float* %Imag_addr_3, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:88]   --->   Operation 116 'load' 'IM_vec_128_b' <Predicate = true> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 16384> <RAM>

State 7 <SV = 6> <Delay = 2.77>
ST_7 : Operation 117 [1/2] (2.77ns)   --->   "%RE_vec_128_d_0 = load volatile float* %Real_addr_3, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:82]   --->   Operation 117 'load' 'RE_vec_128_d_0' <Predicate = true> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 16384> <RAM>
ST_7 : Operation 118 [1/2] (2.77ns)   --->   "%IM_vec_128_b = load volatile float* %Imag_addr_3, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:88]   --->   Operation 118 'load' 'IM_vec_128_b' <Predicate = true> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 16384> <RAM>
ST_7 : Operation 119 [2/2] (2.77ns)   --->   "%IM_vec_128_c_0 = load volatile float* %Imag_addr, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:89]   --->   Operation 119 'load' 'IM_vec_128_c_0' <Predicate = true> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 16384> <RAM>
ST_7 : Operation 120 [2/2] (2.77ns)   --->   "%IM_vec_128_c_1 = load volatile float* %Real_addr_2, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:90]   --->   Operation 120 'load' 'IM_vec_128_c_1' <Predicate = true> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 16384> <RAM>

State 8 <SV = 7> <Delay = 2.77>
ST_8 : Operation 121 [1/2] (2.77ns)   --->   "%IM_vec_128_c_0 = load volatile float* %Imag_addr, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:89]   --->   Operation 121 'load' 'IM_vec_128_c_0' <Predicate = true> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 16384> <RAM>
ST_8 : Operation 122 [1/2] (2.77ns)   --->   "%IM_vec_128_c_1 = load volatile float* %Real_addr_2, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:90]   --->   Operation 122 'load' 'IM_vec_128_c_1' <Predicate = true> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 16384> <RAM>
ST_8 : Operation 123 [2/2] (2.77ns)   --->   "%IM_vec_128_d_0 = load volatile float* %Imag_addr_1, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:91]   --->   Operation 123 'load' 'IM_vec_128_d_0' <Predicate = true> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 16384> <RAM>
ST_8 : Operation 124 [2/2] (2.77ns)   --->   "%IM_vec_128_d_1 = load volatile float* %Real_addr_3, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:92]   --->   Operation 124 'load' 'IM_vec_128_d_1' <Predicate = true> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 16384> <RAM>

State 9 <SV = 8> <Delay = 2.77>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_31 = trunc i32 %c to i16" [FFR_Reorder_x_num/Reorder_FFT.cpp:78]   --->   Operation 125 'trunc' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 126 [1/2] (2.77ns)   --->   "%IM_vec_128_d_0 = load volatile float* %Imag_addr_1, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:91]   --->   Operation 126 'load' 'IM_vec_128_d_0' <Predicate = true> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 16384> <RAM>
ST_9 : Operation 127 [1/2] (2.77ns)   --->   "%IM_vec_128_d_1 = load volatile float* %Real_addr_3, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:92]   --->   Operation 127 'load' 'IM_vec_128_d_1' <Predicate = true> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 16384> <RAM>
ST_9 : Operation 128 [1/1] (0.46ns)   --->   "br label %2" [FFR_Reorder_x_num/Reorder_FFT.cpp:96]   --->   Operation 128 'br' <Predicate = true> <Delay = 0.46>

State 10 <SV = 9> <Delay = 1.89>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%c_aux = phi i3 [ 0, %1 ], [ %c_aux_1, %3 ]"   --->   Operation 129 'phi' 'c_aux' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 130 [1/1] (0.98ns)   --->   "%exitcond = icmp eq i3 %c_aux, -4" [FFR_Reorder_x_num/Reorder_FFT.cpp:96]   --->   Operation 130 'icmp' 'exitcond' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 131 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 132 [1/1] (0.76ns)   --->   "%c_aux_1 = add i3 %c_aux, 1" [FFR_Reorder_x_num/Reorder_FFT.cpp:96]   --->   Operation 132 'add' 'c_aux_1' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %4, label %3" [FFR_Reorder_x_num/Reorder_FFT.cpp:96]   --->   Operation 133 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_cast = zext i3 %c_aux to i16" [FFR_Reorder_x_num/Reorder_FFT.cpp:101]   --->   Operation 134 'zext' 'tmp_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_32 = trunc i3 %c_aux to i2" [FFR_Reorder_x_num/Reorder_FFT.cpp:101]   --->   Operation 135 'trunc' 'tmp_32' <Predicate = (!exitcond)> <Delay = 0.00>
ST_10 : Operation 136 [1/1] (1.42ns)   --->   "%tmp_10 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float 1.000000e+00, float -1.000000e+00, float 1.000000e+00, float -1.000000e+00, i2 %tmp_32) nounwind" [FFR_Reorder_x_num/Reorder_FFT.cpp:101]   --->   Operation 136 'mux' 'tmp_10' <Predicate = (!exitcond)> <Delay = 1.42> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_33 = trunc i3 %c_aux to i1" [FFR_Reorder_x_num/Reorder_FFT.cpp:102]   --->   Operation 137 'trunc' 'tmp_33' <Predicate = (!exitcond)> <Delay = 0.00>
ST_10 : Operation 138 [1/1] (0.70ns)   --->   "%RE_vec_128_d_load_ph = select i1 %tmp_33, float %RE_vec_128_d_1, float %RE_vec_128_d_0" [FFR_Reorder_x_num/Reorder_FFT.cpp:102]   --->   Operation 138 'select' 'RE_vec_128_d_load_ph' <Predicate = (!exitcond)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 139 [1/1] (0.70ns)   --->   "%RE_vec_128_c_load_ph = select i1 %tmp_33, float %RE_vec_128_c_1, float %RE_vec_128_c_0" [FFR_Reorder_x_num/Reorder_FFT.cpp:102]   --->   Operation 139 'select' 'RE_vec_128_c_load_ph' <Predicate = (!exitcond)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 140 [1/1] (0.70ns)   --->   "%IM_vec_128_d_load_ph = select i1 %tmp_33, float %IM_vec_128_d_1, float %IM_vec_128_d_0" [FFR_Reorder_x_num/Reorder_FFT.cpp:108]   --->   Operation 140 'select' 'IM_vec_128_d_load_ph' <Predicate = (!exitcond)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 141 [1/1] (0.70ns)   --->   "%IM_vec_128_c_load_ph = select i1 %tmp_33, float %IM_vec_128_c_1, float %IM_vec_128_c_0" [FFR_Reorder_x_num/Reorder_FFT.cpp:108]   --->   Operation 141 'select' 'IM_vec_128_c_load_ph' <Predicate = (!exitcond)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 142 [1/1] (1.54ns)   --->   "%sum8 = add i16 %tmp_31, %tmp_cast" [FFR_Reorder_x_num/Reorder_FFT.cpp:111]   --->   Operation 142 'add' 'sum8' <Predicate = (!exitcond)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 143 [1/1] (1.89ns)   --->   "%c_1 = add nsw i32 %c, 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:72]   --->   Operation 143 'add' 'c_1' <Predicate = (exitcond)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "br label %0" [FFR_Reorder_x_num/Reorder_FFT.cpp:72]   --->   Operation 144 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 3.66>
ST_11 : Operation 145 [5/5] (3.66ns)   --->   "%tmp_s = fmul float %RE_vec_128_b, %tmp_10" [FFR_Reorder_x_num/Reorder_FFT.cpp:101]   --->   Operation 145 'fmul' 'tmp_s' <Predicate = true> <Delay = 3.66> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 146 [5/5] (3.66ns)   --->   "%tmp_12 = fmul float %tmp_10, %RE_vec_128_d_load_ph" [FFR_Reorder_x_num/Reorder_FFT.cpp:102]   --->   Operation 146 'fmul' 'tmp_12' <Predicate = true> <Delay = 3.66> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 147 [5/5] (3.66ns)   --->   "%tmp_17 = fmul float %IM_vec_128_b, %tmp_10" [FFR_Reorder_x_num/Reorder_FFT.cpp:107]   --->   Operation 147 'fmul' 'tmp_17' <Predicate = true> <Delay = 3.66> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 148 [5/5] (3.66ns)   --->   "%tmp_18 = fmul float %tmp_10, %IM_vec_128_d_load_ph" [FFR_Reorder_x_num/Reorder_FFT.cpp:108]   --->   Operation 148 'fmul' 'tmp_18' <Predicate = true> <Delay = 3.66> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.66>
ST_12 : Operation 149 [4/5] (3.66ns)   --->   "%tmp_s = fmul float %RE_vec_128_b, %tmp_10" [FFR_Reorder_x_num/Reorder_FFT.cpp:101]   --->   Operation 149 'fmul' 'tmp_s' <Predicate = true> <Delay = 3.66> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 150 [4/5] (3.66ns)   --->   "%tmp_12 = fmul float %tmp_10, %RE_vec_128_d_load_ph" [FFR_Reorder_x_num/Reorder_FFT.cpp:102]   --->   Operation 150 'fmul' 'tmp_12' <Predicate = true> <Delay = 3.66> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 151 [4/5] (3.66ns)   --->   "%tmp_17 = fmul float %IM_vec_128_b, %tmp_10" [FFR_Reorder_x_num/Reorder_FFT.cpp:107]   --->   Operation 151 'fmul' 'tmp_17' <Predicate = true> <Delay = 3.66> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 152 [4/5] (3.66ns)   --->   "%tmp_18 = fmul float %tmp_10, %IM_vec_128_d_load_ph" [FFR_Reorder_x_num/Reorder_FFT.cpp:108]   --->   Operation 152 'fmul' 'tmp_18' <Predicate = true> <Delay = 3.66> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.66>
ST_13 : Operation 153 [3/5] (3.66ns)   --->   "%tmp_s = fmul float %RE_vec_128_b, %tmp_10" [FFR_Reorder_x_num/Reorder_FFT.cpp:101]   --->   Operation 153 'fmul' 'tmp_s' <Predicate = true> <Delay = 3.66> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 154 [3/5] (3.66ns)   --->   "%tmp_12 = fmul float %tmp_10, %RE_vec_128_d_load_ph" [FFR_Reorder_x_num/Reorder_FFT.cpp:102]   --->   Operation 154 'fmul' 'tmp_12' <Predicate = true> <Delay = 3.66> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 155 [3/5] (3.66ns)   --->   "%tmp_17 = fmul float %IM_vec_128_b, %tmp_10" [FFR_Reorder_x_num/Reorder_FFT.cpp:107]   --->   Operation 155 'fmul' 'tmp_17' <Predicate = true> <Delay = 3.66> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 156 [3/5] (3.66ns)   --->   "%tmp_18 = fmul float %tmp_10, %IM_vec_128_d_load_ph" [FFR_Reorder_x_num/Reorder_FFT.cpp:108]   --->   Operation 156 'fmul' 'tmp_18' <Predicate = true> <Delay = 3.66> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.66>
ST_14 : Operation 157 [2/5] (3.66ns)   --->   "%tmp_s = fmul float %RE_vec_128_b, %tmp_10" [FFR_Reorder_x_num/Reorder_FFT.cpp:101]   --->   Operation 157 'fmul' 'tmp_s' <Predicate = true> <Delay = 3.66> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 158 [2/5] (3.66ns)   --->   "%tmp_12 = fmul float %tmp_10, %RE_vec_128_d_load_ph" [FFR_Reorder_x_num/Reorder_FFT.cpp:102]   --->   Operation 158 'fmul' 'tmp_12' <Predicate = true> <Delay = 3.66> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 159 [2/5] (3.66ns)   --->   "%tmp_17 = fmul float %IM_vec_128_b, %tmp_10" [FFR_Reorder_x_num/Reorder_FFT.cpp:107]   --->   Operation 159 'fmul' 'tmp_17' <Predicate = true> <Delay = 3.66> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 160 [2/5] (3.66ns)   --->   "%tmp_18 = fmul float %tmp_10, %IM_vec_128_d_load_ph" [FFR_Reorder_x_num/Reorder_FFT.cpp:108]   --->   Operation 160 'fmul' 'tmp_18' <Predicate = true> <Delay = 3.66> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.66>
ST_15 : Operation 161 [1/5] (3.66ns)   --->   "%tmp_s = fmul float %RE_vec_128_b, %tmp_10" [FFR_Reorder_x_num/Reorder_FFT.cpp:101]   --->   Operation 161 'fmul' 'tmp_s' <Predicate = true> <Delay = 3.66> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 162 [1/5] (3.66ns)   --->   "%tmp_12 = fmul float %tmp_10, %RE_vec_128_d_load_ph" [FFR_Reorder_x_num/Reorder_FFT.cpp:102]   --->   Operation 162 'fmul' 'tmp_12' <Predicate = true> <Delay = 3.66> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 163 [1/5] (3.66ns)   --->   "%tmp_17 = fmul float %IM_vec_128_b, %tmp_10" [FFR_Reorder_x_num/Reorder_FFT.cpp:107]   --->   Operation 163 'fmul' 'tmp_17' <Predicate = true> <Delay = 3.66> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 164 [1/5] (3.66ns)   --->   "%tmp_18 = fmul float %tmp_10, %IM_vec_128_d_load_ph" [FFR_Reorder_x_num/Reorder_FFT.cpp:108]   --->   Operation 164 'fmul' 'tmp_18' <Predicate = true> <Delay = 3.66> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.32>
ST_16 : Operation 165 [8/8] (4.32ns)   --->   "%tmp_13 = fadd float %tmp_12, %RE_vec_128_c_load_ph" [FFR_Reorder_x_num/Reorder_FFT.cpp:102]   --->   Operation 165 'fadd' 'tmp_13' <Predicate = true> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 166 [8/8] (4.32ns)   --->   "%tmp_19 = fadd float %tmp_18, %IM_vec_128_c_load_ph" [FFR_Reorder_x_num/Reorder_FFT.cpp:108]   --->   Operation 166 'fadd' 'tmp_19' <Predicate = true> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.32>
ST_17 : Operation 167 [7/8] (4.32ns)   --->   "%tmp_13 = fadd float %tmp_12, %RE_vec_128_c_load_ph" [FFR_Reorder_x_num/Reorder_FFT.cpp:102]   --->   Operation 167 'fadd' 'tmp_13' <Predicate = true> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 168 [7/8] (4.32ns)   --->   "%tmp_19 = fadd float %tmp_18, %IM_vec_128_c_load_ph" [FFR_Reorder_x_num/Reorder_FFT.cpp:108]   --->   Operation 168 'fadd' 'tmp_19' <Predicate = true> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.32>
ST_18 : Operation 169 [6/8] (4.32ns)   --->   "%tmp_13 = fadd float %tmp_12, %RE_vec_128_c_load_ph" [FFR_Reorder_x_num/Reorder_FFT.cpp:102]   --->   Operation 169 'fadd' 'tmp_13' <Predicate = true> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 170 [6/8] (4.32ns)   --->   "%tmp_19 = fadd float %tmp_18, %IM_vec_128_c_load_ph" [FFR_Reorder_x_num/Reorder_FFT.cpp:108]   --->   Operation 170 'fadd' 'tmp_19' <Predicate = true> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.32>
ST_19 : Operation 171 [5/8] (4.32ns)   --->   "%tmp_13 = fadd float %tmp_12, %RE_vec_128_c_load_ph" [FFR_Reorder_x_num/Reorder_FFT.cpp:102]   --->   Operation 171 'fadd' 'tmp_13' <Predicate = true> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 172 [5/8] (4.32ns)   --->   "%tmp_19 = fadd float %tmp_18, %IM_vec_128_c_load_ph" [FFR_Reorder_x_num/Reorder_FFT.cpp:108]   --->   Operation 172 'fadd' 'tmp_19' <Predicate = true> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.32>
ST_20 : Operation 173 [4/8] (4.32ns)   --->   "%tmp_13 = fadd float %tmp_12, %RE_vec_128_c_load_ph" [FFR_Reorder_x_num/Reorder_FFT.cpp:102]   --->   Operation 173 'fadd' 'tmp_13' <Predicate = true> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 174 [4/8] (4.32ns)   --->   "%tmp_19 = fadd float %tmp_18, %IM_vec_128_c_load_ph" [FFR_Reorder_x_num/Reorder_FFT.cpp:108]   --->   Operation 174 'fadd' 'tmp_19' <Predicate = true> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.32>
ST_21 : Operation 175 [3/8] (4.32ns)   --->   "%tmp_13 = fadd float %tmp_12, %RE_vec_128_c_load_ph" [FFR_Reorder_x_num/Reorder_FFT.cpp:102]   --->   Operation 175 'fadd' 'tmp_13' <Predicate = true> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 176 [3/8] (4.32ns)   --->   "%tmp_19 = fadd float %tmp_18, %IM_vec_128_c_load_ph" [FFR_Reorder_x_num/Reorder_FFT.cpp:108]   --->   Operation 176 'fadd' 'tmp_19' <Predicate = true> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.32>
ST_22 : Operation 177 [2/8] (4.32ns)   --->   "%tmp_13 = fadd float %tmp_12, %RE_vec_128_c_load_ph" [FFR_Reorder_x_num/Reorder_FFT.cpp:102]   --->   Operation 177 'fadd' 'tmp_13' <Predicate = true> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 178 [2/8] (4.32ns)   --->   "%tmp_19 = fadd float %tmp_18, %IM_vec_128_c_load_ph" [FFR_Reorder_x_num/Reorder_FFT.cpp:108]   --->   Operation 178 'fadd' 'tmp_19' <Predicate = true> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.32>
ST_23 : Operation 179 [1/8] (4.32ns)   --->   "%tmp_13 = fadd float %tmp_12, %RE_vec_128_c_load_ph" [FFR_Reorder_x_num/Reorder_FFT.cpp:102]   --->   Operation 179 'fadd' 'tmp_13' <Predicate = true> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 180 [1/1] (1.42ns)   --->   "%tmp_14 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float 1.000000e+00, float 1.000000e+00, float -1.000000e+00, float -1.000000e+00, i2 %tmp_32) nounwind" [FFR_Reorder_x_num/Reorder_FFT.cpp:103]   --->   Operation 180 'mux' 'tmp_14' <Predicate = true> <Delay = 1.42> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 181 [1/8] (4.32ns)   --->   "%tmp_19 = fadd float %tmp_18, %IM_vec_128_c_load_ph" [FFR_Reorder_x_num/Reorder_FFT.cpp:108]   --->   Operation 181 'fadd' 'tmp_19' <Predicate = true> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 182 [1/1] (1.42ns)   --->   "%tmp_20 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float 1.000000e+00, float -1.000000e+00, float -1.000000e+00, float 1.000000e+00, i2 %tmp_32) nounwind" [FFR_Reorder_x_num/Reorder_FFT.cpp:109]   --->   Operation 182 'mux' 'tmp_20' <Predicate = true> <Delay = 1.42> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.66>
ST_24 : Operation 183 [5/5] (3.66ns)   --->   "%tmp_15 = fmul float %tmp_14, %tmp_13" [FFR_Reorder_x_num/Reorder_FFT.cpp:103]   --->   Operation 183 'fmul' 'tmp_15' <Predicate = true> <Delay = 3.66> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 184 [5/5] (3.66ns)   --->   "%tmp_21 = fmul float %tmp_20, %tmp_19" [FFR_Reorder_x_num/Reorder_FFT.cpp:109]   --->   Operation 184 'fmul' 'tmp_21' <Predicate = true> <Delay = 3.66> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.66>
ST_25 : Operation 185 [4/5] (3.66ns)   --->   "%tmp_15 = fmul float %tmp_14, %tmp_13" [FFR_Reorder_x_num/Reorder_FFT.cpp:103]   --->   Operation 185 'fmul' 'tmp_15' <Predicate = true> <Delay = 3.66> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 186 [4/5] (3.66ns)   --->   "%tmp_21 = fmul float %tmp_20, %tmp_19" [FFR_Reorder_x_num/Reorder_FFT.cpp:109]   --->   Operation 186 'fmul' 'tmp_21' <Predicate = true> <Delay = 3.66> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.66>
ST_26 : Operation 187 [3/5] (3.66ns)   --->   "%tmp_15 = fmul float %tmp_14, %tmp_13" [FFR_Reorder_x_num/Reorder_FFT.cpp:103]   --->   Operation 187 'fmul' 'tmp_15' <Predicate = true> <Delay = 3.66> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 188 [3/5] (3.66ns)   --->   "%tmp_21 = fmul float %tmp_20, %tmp_19" [FFR_Reorder_x_num/Reorder_FFT.cpp:109]   --->   Operation 188 'fmul' 'tmp_21' <Predicate = true> <Delay = 3.66> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.66>
ST_27 : Operation 189 [2/5] (3.66ns)   --->   "%tmp_15 = fmul float %tmp_14, %tmp_13" [FFR_Reorder_x_num/Reorder_FFT.cpp:103]   --->   Operation 189 'fmul' 'tmp_15' <Predicate = true> <Delay = 3.66> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 190 [2/5] (3.66ns)   --->   "%tmp_21 = fmul float %tmp_20, %tmp_19" [FFR_Reorder_x_num/Reorder_FFT.cpp:109]   --->   Operation 190 'fmul' 'tmp_21' <Predicate = true> <Delay = 3.66> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.66>
ST_28 : Operation 191 [1/5] (3.66ns)   --->   "%tmp_15 = fmul float %tmp_14, %tmp_13" [FFR_Reorder_x_num/Reorder_FFT.cpp:103]   --->   Operation 191 'fmul' 'tmp_15' <Predicate = true> <Delay = 3.66> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 192 [1/5] (3.66ns)   --->   "%tmp_21 = fmul float %tmp_20, %tmp_19" [FFR_Reorder_x_num/Reorder_FFT.cpp:109]   --->   Operation 192 'fmul' 'tmp_21' <Predicate = true> <Delay = 3.66> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.32>
ST_29 : Operation 193 [8/8] (4.32ns)   --->   "%tmp10 = fadd float %tmp_s, %tmp_15" [FFR_Reorder_x_num/Reorder_FFT.cpp:103]   --->   Operation 193 'fadd' 'tmp10' <Predicate = true> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 194 [8/8] (4.32ns)   --->   "%tmp11 = fadd float %tmp_17, %tmp_21" [FFR_Reorder_x_num/Reorder_FFT.cpp:109]   --->   Operation 194 'fadd' 'tmp11' <Predicate = true> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.32>
ST_30 : Operation 195 [7/8] (4.32ns)   --->   "%tmp10 = fadd float %tmp_s, %tmp_15" [FFR_Reorder_x_num/Reorder_FFT.cpp:103]   --->   Operation 195 'fadd' 'tmp10' <Predicate = true> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 196 [7/8] (4.32ns)   --->   "%tmp11 = fadd float %tmp_17, %tmp_21" [FFR_Reorder_x_num/Reorder_FFT.cpp:109]   --->   Operation 196 'fadd' 'tmp11' <Predicate = true> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.32>
ST_31 : Operation 197 [6/8] (4.32ns)   --->   "%tmp10 = fadd float %tmp_s, %tmp_15" [FFR_Reorder_x_num/Reorder_FFT.cpp:103]   --->   Operation 197 'fadd' 'tmp10' <Predicate = true> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 198 [6/8] (4.32ns)   --->   "%tmp11 = fadd float %tmp_17, %tmp_21" [FFR_Reorder_x_num/Reorder_FFT.cpp:109]   --->   Operation 198 'fadd' 'tmp11' <Predicate = true> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.32>
ST_32 : Operation 199 [5/8] (4.32ns)   --->   "%tmp10 = fadd float %tmp_s, %tmp_15" [FFR_Reorder_x_num/Reorder_FFT.cpp:103]   --->   Operation 199 'fadd' 'tmp10' <Predicate = true> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 200 [5/8] (4.32ns)   --->   "%tmp11 = fadd float %tmp_17, %tmp_21" [FFR_Reorder_x_num/Reorder_FFT.cpp:109]   --->   Operation 200 'fadd' 'tmp11' <Predicate = true> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.32>
ST_33 : Operation 201 [4/8] (4.32ns)   --->   "%tmp10 = fadd float %tmp_s, %tmp_15" [FFR_Reorder_x_num/Reorder_FFT.cpp:103]   --->   Operation 201 'fadd' 'tmp10' <Predicate = true> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 202 [4/8] (4.32ns)   --->   "%tmp11 = fadd float %tmp_17, %tmp_21" [FFR_Reorder_x_num/Reorder_FFT.cpp:109]   --->   Operation 202 'fadd' 'tmp11' <Predicate = true> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.32>
ST_34 : Operation 203 [3/8] (4.32ns)   --->   "%tmp10 = fadd float %tmp_s, %tmp_15" [FFR_Reorder_x_num/Reorder_FFT.cpp:103]   --->   Operation 203 'fadd' 'tmp10' <Predicate = true> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 204 [3/8] (4.32ns)   --->   "%tmp11 = fadd float %tmp_17, %tmp_21" [FFR_Reorder_x_num/Reorder_FFT.cpp:109]   --->   Operation 204 'fadd' 'tmp11' <Predicate = true> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.32>
ST_35 : Operation 205 [2/8] (4.32ns)   --->   "%tmp10 = fadd float %tmp_s, %tmp_15" [FFR_Reorder_x_num/Reorder_FFT.cpp:103]   --->   Operation 205 'fadd' 'tmp10' <Predicate = true> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 206 [2/8] (4.32ns)   --->   "%tmp11 = fadd float %tmp_17, %tmp_21" [FFR_Reorder_x_num/Reorder_FFT.cpp:109]   --->   Operation 206 'fadd' 'tmp11' <Predicate = true> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.32>
ST_36 : Operation 207 [1/8] (4.32ns)   --->   "%tmp10 = fadd float %tmp_s, %tmp_15" [FFR_Reorder_x_num/Reorder_FFT.cpp:103]   --->   Operation 207 'fadd' 'tmp10' <Predicate = true> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 208 [1/8] (4.32ns)   --->   "%tmp11 = fadd float %tmp_17, %tmp_21" [FFR_Reorder_x_num/Reorder_FFT.cpp:109]   --->   Operation 208 'fadd' 'tmp11' <Predicate = true> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 4.32>
ST_37 : Operation 209 [8/8] (4.32ns)   --->   "%tmp_16 = fadd float %tmp10, %RE_vec_128_a" [FFR_Reorder_x_num/Reorder_FFT.cpp:103]   --->   Operation 209 'fadd' 'tmp_16' <Predicate = true> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 210 [8/8] (4.32ns)   --->   "%tmp_22 = fadd float %tmp11, %IM_vec_128_a" [FFR_Reorder_x_num/Reorder_FFT.cpp:109]   --->   Operation 210 'fadd' 'tmp_22' <Predicate = true> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 4.32>
ST_38 : Operation 211 [7/8] (4.32ns)   --->   "%tmp_16 = fadd float %tmp10, %RE_vec_128_a" [FFR_Reorder_x_num/Reorder_FFT.cpp:103]   --->   Operation 211 'fadd' 'tmp_16' <Predicate = true> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 212 [7/8] (4.32ns)   --->   "%tmp_22 = fadd float %tmp11, %IM_vec_128_a" [FFR_Reorder_x_num/Reorder_FFT.cpp:109]   --->   Operation 212 'fadd' 'tmp_22' <Predicate = true> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 4.32>
ST_39 : Operation 213 [6/8] (4.32ns)   --->   "%tmp_16 = fadd float %tmp10, %RE_vec_128_a" [FFR_Reorder_x_num/Reorder_FFT.cpp:103]   --->   Operation 213 'fadd' 'tmp_16' <Predicate = true> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 214 [6/8] (4.32ns)   --->   "%tmp_22 = fadd float %tmp11, %IM_vec_128_a" [FFR_Reorder_x_num/Reorder_FFT.cpp:109]   --->   Operation 214 'fadd' 'tmp_22' <Predicate = true> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 4.32>
ST_40 : Operation 215 [5/8] (4.32ns)   --->   "%tmp_16 = fadd float %tmp10, %RE_vec_128_a" [FFR_Reorder_x_num/Reorder_FFT.cpp:103]   --->   Operation 215 'fadd' 'tmp_16' <Predicate = true> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 216 [5/8] (4.32ns)   --->   "%tmp_22 = fadd float %tmp11, %IM_vec_128_a" [FFR_Reorder_x_num/Reorder_FFT.cpp:109]   --->   Operation 216 'fadd' 'tmp_22' <Predicate = true> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 4.32>
ST_41 : Operation 217 [4/8] (4.32ns)   --->   "%tmp_16 = fadd float %tmp10, %RE_vec_128_a" [FFR_Reorder_x_num/Reorder_FFT.cpp:103]   --->   Operation 217 'fadd' 'tmp_16' <Predicate = true> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 218 [4/8] (4.32ns)   --->   "%tmp_22 = fadd float %tmp11, %IM_vec_128_a" [FFR_Reorder_x_num/Reorder_FFT.cpp:109]   --->   Operation 218 'fadd' 'tmp_22' <Predicate = true> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 4.32>
ST_42 : Operation 219 [3/8] (4.32ns)   --->   "%tmp_16 = fadd float %tmp10, %RE_vec_128_a" [FFR_Reorder_x_num/Reorder_FFT.cpp:103]   --->   Operation 219 'fadd' 'tmp_16' <Predicate = true> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 220 [3/8] (4.32ns)   --->   "%tmp_22 = fadd float %tmp11, %IM_vec_128_a" [FFR_Reorder_x_num/Reorder_FFT.cpp:109]   --->   Operation 220 'fadd' 'tmp_22' <Predicate = true> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 4.32>
ST_43 : Operation 221 [2/8] (4.32ns)   --->   "%tmp_16 = fadd float %tmp10, %RE_vec_128_a" [FFR_Reorder_x_num/Reorder_FFT.cpp:103]   --->   Operation 221 'fadd' 'tmp_16' <Predicate = true> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 222 [2/8] (4.32ns)   --->   "%tmp_22 = fadd float %tmp11, %IM_vec_128_a" [FFR_Reorder_x_num/Reorder_FFT.cpp:109]   --->   Operation 222 'fadd' 'tmp_22' <Predicate = true> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 4.32>
ST_44 : Operation 223 [1/8] (4.32ns)   --->   "%tmp_16 = fadd float %tmp10, %RE_vec_128_a" [FFR_Reorder_x_num/Reorder_FFT.cpp:103]   --->   Operation 223 'fadd' 'tmp_16' <Predicate = true> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 224 [1/8] (4.32ns)   --->   "%tmp_22 = fadd float %tmp11, %IM_vec_128_a" [FFR_Reorder_x_num/Reorder_FFT.cpp:109]   --->   Operation 224 'fadd' 'tmp_22' <Predicate = true> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 2.77>
ST_45 : Operation 225 [1/1] (0.00ns)   --->   "%sum8_cast = sext i16 %sum8 to i64" [FFR_Reorder_x_num/Reorder_FFT.cpp:111]   --->   Operation 225 'sext' 'sum8_cast' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 226 [1/1] (0.00ns)   --->   "%Real_addr_4 = getelementptr [16384 x float]* %Real_r, i64 0, i64 %sum8_cast" [FFR_Reorder_x_num/Reorder_FFT.cpp:111]   --->   Operation 226 'getelementptr' 'Real_addr_4' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 227 [1/1] (2.77ns)   --->   "store volatile float %tmp_16, float* %Real_addr_4, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:111]   --->   Operation 227 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 16384> <RAM>
ST_45 : Operation 228 [1/1] (0.00ns)   --->   "%Imag_addr_4 = getelementptr [16384 x float]* %Imag, i64 0, i64 %sum8_cast" [FFR_Reorder_x_num/Reorder_FFT.cpp:112]   --->   Operation 228 'getelementptr' 'Imag_addr_4' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 229 [1/1] (2.77ns)   --->   "store volatile float %tmp_22, float* %Imag_addr_4, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:112]   --->   Operation 229 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 16384> <RAM>
ST_45 : Operation 230 [1/1] (0.00ns)   --->   "br label %2" [FFR_Reorder_x_num/Reorder_FFT.cpp:96]   --->   Operation 230 'br' <Predicate = true> <Delay = 0.00>

State 46 <SV = 3> <Delay = 2.77>
ST_46 : Operation 231 [1/1] (0.00ns)   --->   "%i = phi i13 [ %i_1, %_ifconv ], [ 0, %.preheader.preheader ]"   --->   Operation 231 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 232 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 480, i64 8064, i64 0) nounwind"   --->   Operation 232 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 233 [1/1] (1.90ns)   --->   "%exitcond1 = icmp eq i13 %i, %tmp_9" [FFR_Reorder_x_num/Reorder_FFT.cpp:118]   --->   Operation 233 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.90> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 234 [1/1] (1.53ns)   --->   "%i_1 = add i13 %i, 1" [FFR_Reorder_x_num/Reorder_FFT.cpp:118]   --->   Operation 234 'add' 'i_1' <Predicate = true> <Delay = 1.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 235 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %5, label %_ifconv" [FFR_Reorder_x_num/Reorder_FFT.cpp:118]   --->   Operation 235 'br' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_23 = zext i13 %i to i64" [FFR_Reorder_x_num/Reorder_FFT.cpp:125]   --->   Operation 236 'zext' 'tmp_23' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_46 : Operation 237 [1/1] (0.00ns)   --->   "%lut_reorder_I_1024_a = getelementptr [480 x i10]* @lut_reorder_I_1024, i64 0, i64 %tmp_23" [FFR_Reorder_x_num/Reorder_FFT.cpp:125]   --->   Operation 237 'getelementptr' 'lut_reorder_I_1024_a' <Predicate = (!exitcond1 & tmp & !sel_tmp2 & !sel_tmp7)> <Delay = 0.00>
ST_46 : Operation 238 [2/2] (2.77ns)   --->   "%indexI_1 = load i10* %lut_reorder_I_1024_a, align 2" [FFR_Reorder_x_num/Reorder_FFT.cpp:125]   --->   Operation 238 'load' 'indexI_1' <Predicate = (!exitcond1 & tmp & !sel_tmp2 & !sel_tmp7)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 8064> <ROM>
ST_46 : Operation 239 [1/1] (0.00ns)   --->   "%lut_reorder_J_1024_a = getelementptr [480 x i10]* @lut_reorder_J_1024, i64 0, i64 %tmp_23" [FFR_Reorder_x_num/Reorder_FFT.cpp:126]   --->   Operation 239 'getelementptr' 'lut_reorder_J_1024_a' <Predicate = (!exitcond1 & tmp & !sel_tmp2 & !sel_tmp7)> <Delay = 0.00>
ST_46 : Operation 240 [2/2] (2.77ns)   --->   "%indexJ_1 = load i10* %lut_reorder_J_1024_a, align 2" [FFR_Reorder_x_num/Reorder_FFT.cpp:126]   --->   Operation 240 'load' 'indexJ_1' <Predicate = (!exitcond1 & tmp & !sel_tmp2 & !sel_tmp7)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 8064> <ROM>
ST_46 : Operation 241 [1/1] (0.00ns)   --->   "%lut_reorder_I_4096_a = getelementptr [2016 x i10]* @lut_reorder_I_4096, i64 0, i64 %tmp_23" [FFR_Reorder_x_num/Reorder_FFT.cpp:130]   --->   Operation 241 'getelementptr' 'lut_reorder_I_4096_a' <Predicate = (!exitcond1 & sel_tmp2 & !sel_tmp7)> <Delay = 0.00>
ST_46 : Operation 242 [2/2] (2.77ns)   --->   "%indexI_2 = load i10* %lut_reorder_I_4096_a, align 2" [FFR_Reorder_x_num/Reorder_FFT.cpp:130]   --->   Operation 242 'load' 'indexI_2' <Predicate = (!exitcond1 & sel_tmp2 & !sel_tmp7)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 8064> <ROM>
ST_46 : Operation 243 [1/1] (0.00ns)   --->   "%lut_reorder_J_4096_a = getelementptr [2016 x i12]* @lut_reorder_J_4096, i64 0, i64 %tmp_23" [FFR_Reorder_x_num/Reorder_FFT.cpp:131]   --->   Operation 243 'getelementptr' 'lut_reorder_J_4096_a' <Predicate = (!exitcond1 & sel_tmp2 & !sel_tmp7)> <Delay = 0.00>
ST_46 : Operation 244 [2/2] (2.77ns)   --->   "%indexJ_2 = load i12* %lut_reorder_J_4096_a, align 2" [FFR_Reorder_x_num/Reorder_FFT.cpp:131]   --->   Operation 244 'load' 'indexJ_2' <Predicate = (!exitcond1 & sel_tmp2 & !sel_tmp7)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 8064> <ROM>
ST_46 : Operation 245 [1/1] (0.00ns)   --->   "%lut_reorder_I_16384_s = getelementptr [8064 x i9]* @lut_reorder_I_16384, i64 0, i64 %tmp_23" [FFR_Reorder_x_num/Reorder_FFT.cpp:135]   --->   Operation 245 'getelementptr' 'lut_reorder_I_16384_s' <Predicate = (!exitcond1 & sel_tmp7)> <Delay = 0.00>
ST_46 : Operation 246 [2/2] (2.77ns)   --->   "%indexI_4 = load i9* %lut_reorder_I_16384_s, align 2" [FFR_Reorder_x_num/Reorder_FFT.cpp:135]   --->   Operation 246 'load' 'indexI_4' <Predicate = (!exitcond1 & sel_tmp7)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 8064> <ROM>
ST_46 : Operation 247 [1/1] (0.00ns)   --->   "%lut_reorder_J_16384_s = getelementptr [8064 x i14]* @lut_reorder_J_16384, i64 0, i64 %tmp_23" [FFR_Reorder_x_num/Reorder_FFT.cpp:136]   --->   Operation 247 'getelementptr' 'lut_reorder_J_16384_s' <Predicate = (!exitcond1 & sel_tmp7)> <Delay = 0.00>
ST_46 : Operation 248 [2/2] (2.77ns)   --->   "%indexJ_4 = load i14* %lut_reorder_J_16384_s, align 2" [FFR_Reorder_x_num/Reorder_FFT.cpp:136]   --->   Operation 248 'load' 'indexJ_4' <Predicate = (!exitcond1 & sel_tmp7)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 8064> <ROM>
ST_46 : Operation 249 [1/1] (0.00ns)   --->   "ret void" [FFR_Reorder_x_num/Reorder_FFT.cpp:148]   --->   Operation 249 'ret' <Predicate = (exitcond1)> <Delay = 0.00>

State 47 <SV = 4> <Delay = 4.18>
ST_47 : Operation 250 [1/1] (0.00ns)   --->   "%indexJ_load = load i32* %indexJ"   --->   Operation 250 'load' 'indexJ_load' <Predicate = (!tmp & !sel_tmp2 & !sel_tmp7)> <Delay = 0.00>
ST_47 : Operation 251 [1/1] (0.00ns)   --->   "%indexI_load = load i32* %indexI"   --->   Operation 251 'load' 'indexI_load' <Predicate = (!tmp & !sel_tmp2 & !sel_tmp7)> <Delay = 0.00>
ST_47 : Operation 252 [1/2] (2.77ns)   --->   "%indexI_1 = load i10* %lut_reorder_I_1024_a, align 2" [FFR_Reorder_x_num/Reorder_FFT.cpp:125]   --->   Operation 252 'load' 'indexI_1' <Predicate = (tmp & !sel_tmp2 & !sel_tmp7)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 8064> <ROM>
ST_47 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node indexI_6)   --->   "%indexI_1_cast = zext i10 %indexI_1 to i32" [FFR_Reorder_x_num/Reorder_FFT.cpp:125]   --->   Operation 253 'zext' 'indexI_1_cast' <Predicate = (tmp & !sel_tmp2 & !sel_tmp7)> <Delay = 0.00>
ST_47 : Operation 254 [1/2] (2.77ns)   --->   "%indexJ_1 = load i10* %lut_reorder_J_1024_a, align 2" [FFR_Reorder_x_num/Reorder_FFT.cpp:126]   --->   Operation 254 'load' 'indexJ_1' <Predicate = (tmp & !sel_tmp2 & !sel_tmp7)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 8064> <ROM>
ST_47 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node indexJ_6)   --->   "%indexJ_1_cast = zext i10 %indexJ_1 to i32" [FFR_Reorder_x_num/Reorder_FFT.cpp:126]   --->   Operation 255 'zext' 'indexJ_1_cast' <Predicate = (tmp & !sel_tmp2 & !sel_tmp7)> <Delay = 0.00>
ST_47 : Operation 256 [1/2] (2.77ns)   --->   "%indexI_2 = load i10* %lut_reorder_I_4096_a, align 2" [FFR_Reorder_x_num/Reorder_FFT.cpp:130]   --->   Operation 256 'load' 'indexI_2' <Predicate = (sel_tmp2 & !sel_tmp7)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 8064> <ROM>
ST_47 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node indexI_6)   --->   "%indexI_2_cast = zext i10 %indexI_2 to i32" [FFR_Reorder_x_num/Reorder_FFT.cpp:130]   --->   Operation 257 'zext' 'indexI_2_cast' <Predicate = (sel_tmp2 & !sel_tmp7)> <Delay = 0.00>
ST_47 : Operation 258 [1/2] (2.77ns)   --->   "%indexJ_2 = load i12* %lut_reorder_J_4096_a, align 2" [FFR_Reorder_x_num/Reorder_FFT.cpp:131]   --->   Operation 258 'load' 'indexJ_2' <Predicate = (sel_tmp2 & !sel_tmp7)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 8064> <ROM>
ST_47 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node indexJ_6)   --->   "%indexJ_2_cast = zext i12 %indexJ_2 to i32" [FFR_Reorder_x_num/Reorder_FFT.cpp:131]   --->   Operation 259 'zext' 'indexJ_2_cast' <Predicate = (sel_tmp2 & !sel_tmp7)> <Delay = 0.00>
ST_47 : Operation 260 [1/2] (2.77ns)   --->   "%indexI_4 = load i9* %lut_reorder_I_16384_s, align 2" [FFR_Reorder_x_num/Reorder_FFT.cpp:135]   --->   Operation 260 'load' 'indexI_4' <Predicate = (sel_tmp7)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 8064> <ROM>
ST_47 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node indexI_3)   --->   "%indexI_4_cast = zext i9 %indexI_4 to i32" [FFR_Reorder_x_num/Reorder_FFT.cpp:135]   --->   Operation 261 'zext' 'indexI_4_cast' <Predicate = (sel_tmp7)> <Delay = 0.00>
ST_47 : Operation 262 [1/2] (2.77ns)   --->   "%indexJ_4 = load i14* %lut_reorder_J_16384_s, align 2" [FFR_Reorder_x_num/Reorder_FFT.cpp:136]   --->   Operation 262 'load' 'indexJ_4' <Predicate = (sel_tmp7)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 8064> <ROM>
ST_47 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node indexJ_3)   --->   "%indexJ_4_cast = zext i14 %indexJ_4 to i32" [FFR_Reorder_x_num/Reorder_FFT.cpp:136]   --->   Operation 263 'zext' 'indexJ_4_cast' <Predicate = (sel_tmp7)> <Delay = 0.00>
ST_47 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node indexI_6)   --->   "%indexI_5 = select i1 %tmp, i32 %indexI_1_cast, i32 %indexI_load" [FFR_Reorder_x_num/Reorder_FFT.cpp:53]   --->   Operation 264 'select' 'indexI_5' <Predicate = (!sel_tmp2 & !sel_tmp7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 265 [1/1] (0.70ns) (out node of the LUT)   --->   "%indexI_6 = select i1 %sel_tmp2, i32 %indexI_2_cast, i32 %indexI_5" [FFR_Reorder_x_num/Reorder_FFT.cpp:128]   --->   Operation 265 'select' 'indexI_6' <Predicate = (!sel_tmp7)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 266 [1/1] (0.70ns) (out node of the LUT)   --->   "%indexI_3 = select i1 %sel_tmp7, i32 %indexI_4_cast, i32 %indexI_6" [FFR_Reorder_x_num/Reorder_FFT.cpp:133]   --->   Operation 266 'select' 'indexI_3' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node indexJ_6)   --->   "%indexJ_5 = select i1 %tmp, i32 %indexJ_1_cast, i32 %indexJ_load" [FFR_Reorder_x_num/Reorder_FFT.cpp:53]   --->   Operation 267 'select' 'indexJ_5' <Predicate = (!sel_tmp2 & !sel_tmp7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 268 [1/1] (0.70ns) (out node of the LUT)   --->   "%indexJ_6 = select i1 %sel_tmp2, i32 %indexJ_2_cast, i32 %indexJ_5" [FFR_Reorder_x_num/Reorder_FFT.cpp:128]   --->   Operation 268 'select' 'indexJ_6' <Predicate = (!sel_tmp7)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 269 [1/1] (0.70ns) (out node of the LUT)   --->   "%indexJ_3 = select i1 %sel_tmp7, i32 %indexJ_4_cast, i32 %indexJ_6" [FFR_Reorder_x_num/Reorder_FFT.cpp:133]   --->   Operation 269 'select' 'indexJ_3' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_24 = sext i32 %indexI_3 to i64" [FFR_Reorder_x_num/Reorder_FFT.cpp:140]   --->   Operation 270 'sext' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 271 [1/1] (0.00ns)   --->   "%Real_addr_5 = getelementptr [16384 x float]* %Real_r, i64 0, i64 %tmp_24" [FFR_Reorder_x_num/Reorder_FFT.cpp:140]   --->   Operation 271 'getelementptr' 'Real_addr_5' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 272 [1/1] (0.00ns)   --->   "%Imag_addr_5 = getelementptr [16384 x float]* %Imag, i64 0, i64 %tmp_24" [FFR_Reorder_x_num/Reorder_FFT.cpp:141]   --->   Operation 272 'getelementptr' 'Imag_addr_5' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_25 = sext i32 %indexJ_3 to i64" [FFR_Reorder_x_num/Reorder_FFT.cpp:142]   --->   Operation 273 'sext' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 274 [1/1] (0.00ns)   --->   "%Real_addr_6 = getelementptr [16384 x float]* %Real_r, i64 0, i64 %tmp_25" [FFR_Reorder_x_num/Reorder_FFT.cpp:142]   --->   Operation 274 'getelementptr' 'Real_addr_6' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 275 [1/1] (0.00ns)   --->   "%Imag_addr_6 = getelementptr [16384 x float]* %Imag, i64 0, i64 %tmp_25" [FFR_Reorder_x_num/Reorder_FFT.cpp:143]   --->   Operation 275 'getelementptr' 'Imag_addr_6' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 276 [1/1] (0.00ns)   --->   "store i32 %indexI_3, i32* %indexI" [FFR_Reorder_x_num/Reorder_FFT.cpp:133]   --->   Operation 276 'store' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 277 [1/1] (0.00ns)   --->   "store i32 %indexJ_3, i32* %indexJ" [FFR_Reorder_x_num/Reorder_FFT.cpp:133]   --->   Operation 277 'store' <Predicate = true> <Delay = 0.00>

State 48 <SV = 5> <Delay = 2.77>
ST_48 : Operation 278 [2/2] (2.77ns)   --->   "%tempr = load volatile float* %Real_addr_5, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:140]   --->   Operation 278 'load' 'tempr' <Predicate = true> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 16384> <RAM>
ST_48 : Operation 279 [2/2] (2.77ns)   --->   "%tempi = load volatile float* %Imag_addr_5, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:141]   --->   Operation 279 'load' 'tempi' <Predicate = true> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 16384> <RAM>

State 49 <SV = 6> <Delay = 2.77>
ST_49 : Operation 280 [1/2] (2.77ns)   --->   "%tempr = load volatile float* %Real_addr_5, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:140]   --->   Operation 280 'load' 'tempr' <Predicate = true> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 16384> <RAM>
ST_49 : Operation 281 [1/2] (2.77ns)   --->   "%tempi = load volatile float* %Imag_addr_5, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:141]   --->   Operation 281 'load' 'tempi' <Predicate = true> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 16384> <RAM>
ST_49 : Operation 282 [2/2] (2.77ns)   --->   "%Real_load = load volatile float* %Real_addr_6, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:142]   --->   Operation 282 'load' 'Real_load' <Predicate = true> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 16384> <RAM>
ST_49 : Operation 283 [2/2] (2.77ns)   --->   "%Imag_load = load volatile float* %Imag_addr_6, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:143]   --->   Operation 283 'load' 'Imag_load' <Predicate = true> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 16384> <RAM>

State 50 <SV = 7> <Delay = 2.77>
ST_50 : Operation 284 [1/2] (2.77ns)   --->   "%Real_load = load volatile float* %Real_addr_6, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:142]   --->   Operation 284 'load' 'Real_load' <Predicate = true> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 16384> <RAM>
ST_50 : Operation 285 [1/2] (2.77ns)   --->   "%Imag_load = load volatile float* %Imag_addr_6, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:143]   --->   Operation 285 'load' 'Imag_load' <Predicate = true> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 16384> <RAM>

State 51 <SV = 8> <Delay = 2.77>
ST_51 : Operation 286 [1/1] (2.77ns)   --->   "store volatile float %Real_load, float* %Real_addr_5, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:142]   --->   Operation 286 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 16384> <RAM>
ST_51 : Operation 287 [1/1] (2.77ns)   --->   "store volatile float %Imag_load, float* %Imag_addr_5, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:143]   --->   Operation 287 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 16384> <RAM>

State 52 <SV = 9> <Delay = 2.77>
ST_52 : Operation 288 [1/1] (2.77ns)   --->   "store volatile float %tempr, float* %Real_addr_6, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:144]   --->   Operation 288 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 16384> <RAM>
ST_52 : Operation 289 [1/1] (2.77ns)   --->   "store volatile float %tempi, float* %Imag_addr_6, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:145]   --->   Operation 289 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 16384> <RAM>
ST_52 : Operation 290 [1/1] (0.00ns)   --->   "br label %.preheader" [FFR_Reorder_x_num/Reorder_FFT.cpp:118]   --->   Operation 290 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.9ns
The critical path consists of the following:
	wire read on port 'num_word' (FFR_Reorder_x_num/Reorder_FFT.cpp:16) [14]  (0 ns)
	'sub' operation ('p_neg', FFR_Reorder_x_num/Reorder_FFT.cpp:16) [25]  (1.9 ns)

 <State 2>: 3.36ns
The critical path consists of the following:
	'icmp' operation ('tmp', FFR_Reorder_x_num/Reorder_FFT.cpp:53) [17]  (1.97 ns)
	'or' operation ('tmp_7', FFR_Reorder_x_num/Reorder_FFT.cpp:58) [20]  (0.8 ns)
	'select' operation ('leng_reorder_2', FFR_Reorder_x_num/Reorder_FFT.cpp:58) [21]  (0.59 ns)

 <State 3>: 2.77ns
The critical path consists of the following:
	'phi' operation ('c') with incoming values : ('c', FFR_Reorder_x_num/Reorder_FFT.cpp:72) [34]  (0 ns)
	'getelementptr' operation ('Real_addr', FFR_Reorder_x_num/Reorder_FFT.cpp:78) [43]  (0 ns)
	'load' operation ('RE_vec_128_a', FFR_Reorder_x_num/Reorder_FFT.cpp:78) on array 'Real_r' [44]  (2.77 ns)

 <State 4>: 2.77ns
The critical path consists of the following:
	'or' operation ('ind2', FFR_Reorder_x_num/Reorder_FFT.cpp:75) [39]  (0 ns)
	'getelementptr' operation ('Real_addr_1', FFR_Reorder_x_num/Reorder_FFT.cpp:79) [46]  (0 ns)
	'load' operation ('RE_vec_128_b', FFR_Reorder_x_num/Reorder_FFT.cpp:79) on array 'Real_r' [47]  (2.77 ns)

 <State 5>: 2.77ns
The critical path consists of the following:
	'load' operation ('RE_vec_128_b', FFR_Reorder_x_num/Reorder_FFT.cpp:79) on array 'Real_r' [47]  (2.77 ns)

 <State 6>: 2.77ns
The critical path consists of the following:
	'load' operation ('RE_vec_128_c[0]', FFR_Reorder_x_num/Reorder_FFT.cpp:80) on array 'Real_r' [50]  (2.77 ns)

 <State 7>: 2.77ns
The critical path consists of the following:
	'load' operation ('RE_vec_128_d[0]', FFR_Reorder_x_num/Reorder_FFT.cpp:82) on array 'Real_r' [55]  (2.77 ns)

 <State 8>: 2.77ns
The critical path consists of the following:
	'load' operation ('IM_vec_128_c[0]', FFR_Reorder_x_num/Reorder_FFT.cpp:89) on array 'Imag' [62]  (2.77 ns)

 <State 9>: 2.77ns
The critical path consists of the following:
	'load' operation ('IM_vec_128_d[0]', FFR_Reorder_x_num/Reorder_FFT.cpp:91) on array 'Imag' [64]  (2.77 ns)

 <State 10>: 1.9ns
The critical path consists of the following:
	'add' operation ('c', FFR_Reorder_x_num/Reorder_FFT.cpp:72) [104]  (1.9 ns)

 <State 11>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_s', FFR_Reorder_x_num/Reorder_FFT.cpp:101) [77]  (3.66 ns)

 <State 12>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_s', FFR_Reorder_x_num/Reorder_FFT.cpp:101) [77]  (3.66 ns)

 <State 13>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_s', FFR_Reorder_x_num/Reorder_FFT.cpp:101) [77]  (3.66 ns)

 <State 14>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_s', FFR_Reorder_x_num/Reorder_FFT.cpp:101) [77]  (3.66 ns)

 <State 15>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_s', FFR_Reorder_x_num/Reorder_FFT.cpp:101) [77]  (3.66 ns)

 <State 16>: 4.32ns
The critical path consists of the following:
	'fadd' operation ('tmp_13', FFR_Reorder_x_num/Reorder_FFT.cpp:102) [82]  (4.32 ns)

 <State 17>: 4.32ns
The critical path consists of the following:
	'fadd' operation ('tmp_13', FFR_Reorder_x_num/Reorder_FFT.cpp:102) [82]  (4.32 ns)

 <State 18>: 4.32ns
The critical path consists of the following:
	'fadd' operation ('tmp_13', FFR_Reorder_x_num/Reorder_FFT.cpp:102) [82]  (4.32 ns)

 <State 19>: 4.32ns
The critical path consists of the following:
	'fadd' operation ('tmp_13', FFR_Reorder_x_num/Reorder_FFT.cpp:102) [82]  (4.32 ns)

 <State 20>: 4.32ns
The critical path consists of the following:
	'fadd' operation ('tmp_13', FFR_Reorder_x_num/Reorder_FFT.cpp:102) [82]  (4.32 ns)

 <State 21>: 4.32ns
The critical path consists of the following:
	'fadd' operation ('tmp_13', FFR_Reorder_x_num/Reorder_FFT.cpp:102) [82]  (4.32 ns)

 <State 22>: 4.32ns
The critical path consists of the following:
	'fadd' operation ('tmp_13', FFR_Reorder_x_num/Reorder_FFT.cpp:102) [82]  (4.32 ns)

 <State 23>: 4.32ns
The critical path consists of the following:
	'fadd' operation ('tmp_13', FFR_Reorder_x_num/Reorder_FFT.cpp:102) [82]  (4.32 ns)

 <State 24>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_15', FFR_Reorder_x_num/Reorder_FFT.cpp:103) [84]  (3.66 ns)

 <State 25>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_15', FFR_Reorder_x_num/Reorder_FFT.cpp:103) [84]  (3.66 ns)

 <State 26>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_15', FFR_Reorder_x_num/Reorder_FFT.cpp:103) [84]  (3.66 ns)

 <State 27>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_15', FFR_Reorder_x_num/Reorder_FFT.cpp:103) [84]  (3.66 ns)

 <State 28>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_15', FFR_Reorder_x_num/Reorder_FFT.cpp:103) [84]  (3.66 ns)

 <State 29>: 4.32ns
The critical path consists of the following:
	'fadd' operation ('tmp10', FFR_Reorder_x_num/Reorder_FFT.cpp:103) [85]  (4.32 ns)

 <State 30>: 4.32ns
The critical path consists of the following:
	'fadd' operation ('tmp10', FFR_Reorder_x_num/Reorder_FFT.cpp:103) [85]  (4.32 ns)

 <State 31>: 4.32ns
The critical path consists of the following:
	'fadd' operation ('tmp10', FFR_Reorder_x_num/Reorder_FFT.cpp:103) [85]  (4.32 ns)

 <State 32>: 4.32ns
The critical path consists of the following:
	'fadd' operation ('tmp10', FFR_Reorder_x_num/Reorder_FFT.cpp:103) [85]  (4.32 ns)

 <State 33>: 4.32ns
The critical path consists of the following:
	'fadd' operation ('tmp10', FFR_Reorder_x_num/Reorder_FFT.cpp:103) [85]  (4.32 ns)

 <State 34>: 4.32ns
The critical path consists of the following:
	'fadd' operation ('tmp10', FFR_Reorder_x_num/Reorder_FFT.cpp:103) [85]  (4.32 ns)

 <State 35>: 4.32ns
The critical path consists of the following:
	'fadd' operation ('tmp10', FFR_Reorder_x_num/Reorder_FFT.cpp:103) [85]  (4.32 ns)

 <State 36>: 4.32ns
The critical path consists of the following:
	'fadd' operation ('tmp10', FFR_Reorder_x_num/Reorder_FFT.cpp:103) [85]  (4.32 ns)

 <State 37>: 4.32ns
The critical path consists of the following:
	'fadd' operation ('tmp_16', FFR_Reorder_x_num/Reorder_FFT.cpp:103) [86]  (4.32 ns)

 <State 38>: 4.32ns
The critical path consists of the following:
	'fadd' operation ('tmp_16', FFR_Reorder_x_num/Reorder_FFT.cpp:103) [86]  (4.32 ns)

 <State 39>: 4.32ns
The critical path consists of the following:
	'fadd' operation ('tmp_16', FFR_Reorder_x_num/Reorder_FFT.cpp:103) [86]  (4.32 ns)

 <State 40>: 4.32ns
The critical path consists of the following:
	'fadd' operation ('tmp_16', FFR_Reorder_x_num/Reorder_FFT.cpp:103) [86]  (4.32 ns)

 <State 41>: 4.32ns
The critical path consists of the following:
	'fadd' operation ('tmp_16', FFR_Reorder_x_num/Reorder_FFT.cpp:103) [86]  (4.32 ns)

 <State 42>: 4.32ns
The critical path consists of the following:
	'fadd' operation ('tmp_16', FFR_Reorder_x_num/Reorder_FFT.cpp:103) [86]  (4.32 ns)

 <State 43>: 4.32ns
The critical path consists of the following:
	'fadd' operation ('tmp_16', FFR_Reorder_x_num/Reorder_FFT.cpp:103) [86]  (4.32 ns)

 <State 44>: 4.32ns
The critical path consists of the following:
	'fadd' operation ('tmp_16', FFR_Reorder_x_num/Reorder_FFT.cpp:103) [86]  (4.32 ns)

 <State 45>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('Real_addr_4', FFR_Reorder_x_num/Reorder_FFT.cpp:111) [98]  (0 ns)
	'store' operation (FFR_Reorder_x_num/Reorder_FFT.cpp:111) of variable 'tmp_16', FFR_Reorder_x_num/Reorder_FFT.cpp:103 on array 'Real_r' [99]  (2.77 ns)

 <State 46>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', FFR_Reorder_x_num/Reorder_FFT.cpp:118) [117]  (0 ns)
	'getelementptr' operation ('lut_reorder_I_1024_a', FFR_Reorder_x_num/Reorder_FFT.cpp:125) [126]  (0 ns)
	'load' operation ('indexI', FFR_Reorder_x_num/Reorder_FFT.cpp:125) on array 'lut_reorder_I_1024' [127]  (2.77 ns)

 <State 47>: 4.18ns
The critical path consists of the following:
	'load' operation ('indexI', FFR_Reorder_x_num/Reorder_FFT.cpp:125) on array 'lut_reorder_I_1024' [127]  (2.77 ns)
	'select' operation ('indexI', FFR_Reorder_x_num/Reorder_FFT.cpp:53) [144]  (0 ns)
	'select' operation ('indexI', FFR_Reorder_x_num/Reorder_FFT.cpp:128) [145]  (0.705 ns)
	'select' operation ('indexI', FFR_Reorder_x_num/Reorder_FFT.cpp:133) [146]  (0.705 ns)

 <State 48>: 2.77ns
The critical path consists of the following:
	'load' operation ('tempr', FFR_Reorder_x_num/Reorder_FFT.cpp:140) on array 'Real_r' [152]  (2.77 ns)

 <State 49>: 2.77ns
The critical path consists of the following:
	'load' operation ('tempr', FFR_Reorder_x_num/Reorder_FFT.cpp:140) on array 'Real_r' [152]  (2.77 ns)

 <State 50>: 2.77ns
The critical path consists of the following:
	'load' operation ('Real_load', FFR_Reorder_x_num/Reorder_FFT.cpp:142) on array 'Real_r' [157]  (2.77 ns)

 <State 51>: 2.77ns
The critical path consists of the following:
	'store' operation (FFR_Reorder_x_num/Reorder_FFT.cpp:142) of variable 'Real_load', FFR_Reorder_x_num/Reorder_FFT.cpp:142 on array 'Real_r' [158]  (2.77 ns)

 <State 52>: 2.77ns
The critical path consists of the following:
	'store' operation (FFR_Reorder_x_num/Reorder_FFT.cpp:144) of variable 'tempr', FFR_Reorder_x_num/Reorder_FFT.cpp:140 on array 'Real_r' [162]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
