
*** Running vivado
    with args -log Basys3_CPU.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Basys3_CPU.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Basys3_CPU.tcl -notrace
Command: synth_design -top Basys3_CPU -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3964 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 359.191 ; gain = 99.945
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Basys3_CPU' [E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Basys3_CPU.v:23]
INFO: [Synth 8-6157] synthesizing module 'top_CPU' [E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/top_CPU.v:23]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ControlUnit.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ControlUnit.v:42]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (1#1) [E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ControlUnit.v:23]
WARNING: [Synth 8-350] instance 'ControlUnit' of module 'ControlUnit' requires 15 connections, but only 14 given [E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/top_CPU.v:60]
INFO: [Synth 8-6157] synthesizing module 'PC' [E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (2#1) [E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/InstructionMemory.v:23]
INFO: [Synth 8-3876] $readmem data file 'E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/test_instructions.txt' is read successfully [E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/InstructionMemory.v:33]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (3#1) [E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/InstructionMemory.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/RegisterFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (4#1) [E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/RegisterFile.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'WriteReg' does not match port width (5) of module 'RegisterFile' [E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/top_CPU.v:77]
INFO: [Synth 8-6157] synthesizing module 'ALU' [E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (5#1) [E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/DataMemory.v:23]
WARNING: [Synth 8-4767] Trying to implement RAM 'RAM_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "RAM_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (6#1) [E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/DataMemory.v:23]
INFO: [Synth 8-6157] synthesizing module 'ImmediateExtend' [E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ImmediateExtend.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmediateExtend' (7#1) [E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ImmediateExtend.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mux4_32bits' [E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Mux4_32bits.v:23]
INFO: [Synth 8-226] default block is never used [E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Mux4_32bits.v:33]
INFO: [Synth 8-6155] done synthesizing module 'Mux4_32bits' (8#1) [E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Mux4_32bits.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mux2_5bits' [E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Mux2_5bits.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Mux2_5bits' (9#1) [E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Mux2_5bits.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'out' does not match port width (5) of module 'Mux2_5bits' [E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/top_CPU.v:101]
INFO: [Synth 8-6157] synthesizing module 'Mux2_32bits' [E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Mux2_32bits.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Mux2_32bits' (10#1) [E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Mux2_32bits.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_CPU' (11#1) [E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/top_CPU.v:23]
INFO: [Synth 8-6157] synthesizing module 'Four_LED' [E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Four_LED.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (12#1) [E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'Counter4' [E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Counter4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Counter4' (13#1) [E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Counter4.v:23]
INFO: [Synth 8-6157] synthesizing module 'Hex_To_7Seg' [E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Hex_To_7Seg.v:23]
INFO: [Synth 8-226] default block is never used [E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Hex_To_7Seg.v:31]
INFO: [Synth 8-6155] done synthesizing module 'Hex_To_7Seg' (14#1) [E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Hex_To_7Seg.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mux4_4bits' [E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Mux4_4bits.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Mux4_4bits' (15#1) [E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Mux4_4bits.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Four_LED' (16#1) [E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Four_LED.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mux4_16bits' [E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Mux4_16bits.v:23]
INFO: [Synth 8-226] default block is never used [E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Mux4_16bits.v:33]
INFO: [Synth 8-6155] done synthesizing module 'Mux4_16bits' (17#1) [E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Mux4_16bits.v:23]
INFO: [Synth 8-6157] synthesizing module 'Button_Debounce' [E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Button_Debounce.v:23]
INFO: [Synth 8-6157] synthesizing module 'ClockDivisor' [E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Button_Debounce.v:43]
	Parameter n bound to: 1000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ClockDivisor' (18#1) [E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Button_Debounce.v:43]
INFO: [Synth 8-6155] done synthesizing module 'Button_Debounce' (19#1) [E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Button_Debounce.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Basys3_CPU' (20#1) [E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Basys3_CPU.v:23]
WARNING: [Synth 8-3331] design Four_LED has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 420.707 ; gain = 161.461
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 420.707 ; gain = 161.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 420.707 ; gain = 161.461
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/constrs_1/new/Basys3_CPU_1.xdc]
Finished Parsing XDC File [E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/constrs_1/new/Basys3_CPU_1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/constrs_1/new/Basys3_CPU_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Basys3_CPU_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Basys3_CPU_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 758.301 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 758.301 ; gain = 499.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 758.301 ; gain = 499.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 758.301 ; gain = 499.055
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "PCWre" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "file_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "file_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "file_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "file_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "file_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "file_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "file_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "file_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "file_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "file_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "file_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "file_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "file_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "file_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "file_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "file_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "file_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "file_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "file_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "file_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "file_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "file_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "file_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "file_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "file_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "file_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "file_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "file_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "file_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "file_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "file_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'PCWre_reg' [E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ControlUnit.v:44]
WARNING: [Synth 8-327] inferring latch for variable 'ALUSrcA_reg' [E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ControlUnit.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'ALUSrcB_reg' [E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ControlUnit.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'mRD_reg' [E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ControlUnit.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'RegWre_reg' [E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ControlUnit.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'InsMemRW_reg' [E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ControlUnit.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'mWR_reg' [E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ControlUnit.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'RegDst_reg' [E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ControlUnit.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'ExtSel_reg' [E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ControlUnit.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'PCSrc_reg' [E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ControlUnit.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'ALUOp_reg' [E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ControlUnit.v:46]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 758.301 ; gain = 499.055
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 33    
	                8 Bit    Registers := 64    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 36    
	   2 Input      8 Bit        Muxes := 60    
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	  17 Input      3 Bit        Muxes := 1     
	  17 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 4     
	  17 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 91    
	   4 Input      1 Bit        Muxes := 16    
	   5 Input      1 Bit        Muxes := 48    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ControlUnit 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      3 Bit        Muxes := 1     
	  17 Input      2 Bit        Muxes := 1     
	  17 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 1     
Module PC 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module InstructionMemory 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
Module RegisterFile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 31    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 31    
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module DataMemory 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 64    
+---Muxes : 
	   4 Input      8 Bit        Muxes := 36    
	   2 Input      8 Bit        Muxes := 60    
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 58    
	   4 Input      1 Bit        Muxes := 16    
	   5 Input      1 Bit        Muxes := 48    
Module ImmediateExtend 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Mux4_32bits 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module Mux2_5bits 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module Mux2_32bits 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module top_CPU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
Module clk_div 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Counter4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module Mux4_4bits 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module Four_LED 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module Mux4_16bits 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
Module ClockDivisor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Button_Debounce 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "top_CPU/ALU/zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[31]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[30]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[29]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[28]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[27]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[26]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[25]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[24]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[23]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[22]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[21]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[20]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[19]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[18]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[17]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[16]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[15]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[14]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[13]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[12]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[11]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[10]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[9]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[8]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[7]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[6]
INFO: [Synth 8-3886] merging instance 'Button_Debounce/t_20ms/count_reg[30]' (FDR) to 'Button_Debounce/t_20ms/count_reg[20]'
INFO: [Synth 8-3886] merging instance 'Button_Debounce/t_20ms/count_reg[31]' (FDR) to 'Button_Debounce/t_20ms/count_reg[20]'
INFO: [Synth 8-3886] merging instance 'Button_Debounce/t_20ms/count_reg[29]' (FDR) to 'Button_Debounce/t_20ms/count_reg[20]'
INFO: [Synth 8-3886] merging instance 'Button_Debounce/t_20ms/count_reg[28]' (FDR) to 'Button_Debounce/t_20ms/count_reg[20]'
INFO: [Synth 8-3886] merging instance 'Button_Debounce/t_20ms/count_reg[27]' (FDR) to 'Button_Debounce/t_20ms/count_reg[20]'
INFO: [Synth 8-3886] merging instance 'Button_Debounce/t_20ms/count_reg[26]' (FDR) to 'Button_Debounce/t_20ms/count_reg[20]'
INFO: [Synth 8-3886] merging instance 'Button_Debounce/t_20ms/count_reg[25]' (FDR) to 'Button_Debounce/t_20ms/count_reg[20]'
INFO: [Synth 8-3886] merging instance 'Button_Debounce/t_20ms/count_reg[24]' (FDR) to 'Button_Debounce/t_20ms/count_reg[20]'
INFO: [Synth 8-3886] merging instance 'Button_Debounce/t_20ms/count_reg[23]' (FDR) to 'Button_Debounce/t_20ms/count_reg[20]'
INFO: [Synth 8-3886] merging instance 'Button_Debounce/t_20ms/count_reg[22]' (FDR) to 'Button_Debounce/t_20ms/count_reg[20]'
INFO: [Synth 8-3886] merging instance 'Button_Debounce/t_20ms/count_reg[21]' (FDR) to 'Button_Debounce/t_20ms/count_reg[20]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Button_Debounce/t_20ms/count_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_CPU/PC/currentIAddr_reg_rep[0] )
WARNING: [Synth 8-3332] Sequential element (top_CPU/ControlUnit/InsMemRW_reg) is unused and will be removed from module Basys3_CPU.
WARNING: [Synth 8-3332] Sequential element (top_CPU/PC/currentIAddr_reg_rep[31]) is unused and will be removed from module Basys3_CPU.
WARNING: [Synth 8-3332] Sequential element (top_CPU/PC/currentIAddr_reg_rep[30]) is unused and will be removed from module Basys3_CPU.
WARNING: [Synth 8-3332] Sequential element (top_CPU/PC/currentIAddr_reg_rep[29]) is unused and will be removed from module Basys3_CPU.
WARNING: [Synth 8-3332] Sequential element (top_CPU/PC/currentIAddr_reg_rep[28]) is unused and will be removed from module Basys3_CPU.
WARNING: [Synth 8-3332] Sequential element (top_CPU/PC/currentIAddr_reg_rep[27]) is unused and will be removed from module Basys3_CPU.
WARNING: [Synth 8-3332] Sequential element (top_CPU/PC/currentIAddr_reg_rep[26]) is unused and will be removed from module Basys3_CPU.
WARNING: [Synth 8-3332] Sequential element (top_CPU/PC/currentIAddr_reg_rep[25]) is unused and will be removed from module Basys3_CPU.
WARNING: [Synth 8-3332] Sequential element (top_CPU/PC/currentIAddr_reg_rep[24]) is unused and will be removed from module Basys3_CPU.
WARNING: [Synth 8-3332] Sequential element (top_CPU/PC/currentIAddr_reg_rep[23]) is unused and will be removed from module Basys3_CPU.
WARNING: [Synth 8-3332] Sequential element (top_CPU/PC/currentIAddr_reg_rep[22]) is unused and will be removed from module Basys3_CPU.
WARNING: [Synth 8-3332] Sequential element (top_CPU/PC/currentIAddr_reg_rep[21]) is unused and will be removed from module Basys3_CPU.
WARNING: [Synth 8-3332] Sequential element (top_CPU/PC/currentIAddr_reg_rep[20]) is unused and will be removed from module Basys3_CPU.
WARNING: [Synth 8-3332] Sequential element (top_CPU/PC/currentIAddr_reg_rep[19]) is unused and will be removed from module Basys3_CPU.
WARNING: [Synth 8-3332] Sequential element (top_CPU/PC/currentIAddr_reg_rep[18]) is unused and will be removed from module Basys3_CPU.
WARNING: [Synth 8-3332] Sequential element (top_CPU/PC/currentIAddr_reg_rep[17]) is unused and will be removed from module Basys3_CPU.
WARNING: [Synth 8-3332] Sequential element (top_CPU/PC/currentIAddr_reg_rep[16]) is unused and will be removed from module Basys3_CPU.
WARNING: [Synth 8-3332] Sequential element (top_CPU/PC/currentIAddr_reg_rep[15]) is unused and will be removed from module Basys3_CPU.
WARNING: [Synth 8-3332] Sequential element (top_CPU/PC/currentIAddr_reg_rep[14]) is unused and will be removed from module Basys3_CPU.
WARNING: [Synth 8-3332] Sequential element (top_CPU/PC/currentIAddr_reg_rep[13]) is unused and will be removed from module Basys3_CPU.
WARNING: [Synth 8-3332] Sequential element (top_CPU/PC/currentIAddr_reg_rep[12]) is unused and will be removed from module Basys3_CPU.
WARNING: [Synth 8-3332] Sequential element (top_CPU/PC/currentIAddr_reg_rep[11]) is unused and will be removed from module Basys3_CPU.
WARNING: [Synth 8-3332] Sequential element (top_CPU/PC/currentIAddr_reg_rep[10]) is unused and will be removed from module Basys3_CPU.
WARNING: [Synth 8-3332] Sequential element (top_CPU/PC/currentIAddr_reg_rep[9]) is unused and will be removed from module Basys3_CPU.
WARNING: [Synth 8-3332] Sequential element (top_CPU/PC/currentIAddr_reg_rep[8]) is unused and will be removed from module Basys3_CPU.
WARNING: [Synth 8-3332] Sequential element (top_CPU/PC/currentIAddr_reg_rep[7]) is unused and will be removed from module Basys3_CPU.
WARNING: [Synth 8-3332] Sequential element (top_CPU/PC/currentIAddr_reg_rep[0]) is unused and will be removed from module Basys3_CPU.
WARNING: [Synth 8-3332] Sequential element (top_CPU/PC/currentIAddr_reg[31]) is unused and will be removed from module Basys3_CPU.
WARNING: [Synth 8-3332] Sequential element (top_CPU/PC/currentIAddr_reg[30]) is unused and will be removed from module Basys3_CPU.
WARNING: [Synth 8-3332] Sequential element (top_CPU/PC/currentIAddr_reg[29]) is unused and will be removed from module Basys3_CPU.
WARNING: [Synth 8-3332] Sequential element (top_CPU/PC/currentIAddr_reg[28]) is unused and will be removed from module Basys3_CPU.
WARNING: [Synth 8-3332] Sequential element (top_CPU/PC/currentIAddr_reg[27]) is unused and will be removed from module Basys3_CPU.
WARNING: [Synth 8-3332] Sequential element (top_CPU/PC/currentIAddr_reg[26]) is unused and will be removed from module Basys3_CPU.
WARNING: [Synth 8-3332] Sequential element (top_CPU/PC/currentIAddr_reg[25]) is unused and will be removed from module Basys3_CPU.
WARNING: [Synth 8-3332] Sequential element (top_CPU/PC/currentIAddr_reg[24]) is unused and will be removed from module Basys3_CPU.
WARNING: [Synth 8-3332] Sequential element (top_CPU/PC/currentIAddr_reg[23]) is unused and will be removed from module Basys3_CPU.
WARNING: [Synth 8-3332] Sequential element (top_CPU/PC/currentIAddr_reg[22]) is unused and will be removed from module Basys3_CPU.
WARNING: [Synth 8-3332] Sequential element (top_CPU/PC/currentIAddr_reg[21]) is unused and will be removed from module Basys3_CPU.
WARNING: [Synth 8-3332] Sequential element (top_CPU/PC/currentIAddr_reg[20]) is unused and will be removed from module Basys3_CPU.
WARNING: [Synth 8-3332] Sequential element (top_CPU/PC/currentIAddr_reg[19]) is unused and will be removed from module Basys3_CPU.
WARNING: [Synth 8-3332] Sequential element (top_CPU/PC/currentIAddr_reg[18]) is unused and will be removed from module Basys3_CPU.
WARNING: [Synth 8-3332] Sequential element (top_CPU/PC/currentIAddr_reg[17]) is unused and will be removed from module Basys3_CPU.
WARNING: [Synth 8-3332] Sequential element (top_CPU/PC/currentIAddr_reg[16]) is unused and will be removed from module Basys3_CPU.
WARNING: [Synth 8-3332] Sequential element (top_CPU/PC/currentIAddr_reg[15]) is unused and will be removed from module Basys3_CPU.
WARNING: [Synth 8-3332] Sequential element (top_CPU/PC/currentIAddr_reg[14]) is unused and will be removed from module Basys3_CPU.
WARNING: [Synth 8-3332] Sequential element (top_CPU/PC/currentIAddr_reg[13]) is unused and will be removed from module Basys3_CPU.
WARNING: [Synth 8-3332] Sequential element (top_CPU/PC/currentIAddr_reg[12]) is unused and will be removed from module Basys3_CPU.
WARNING: [Synth 8-3332] Sequential element (top_CPU/PC/currentIAddr_reg[11]) is unused and will be removed from module Basys3_CPU.
WARNING: [Synth 8-3332] Sequential element (top_CPU/PC/currentIAddr_reg[10]) is unused and will be removed from module Basys3_CPU.
WARNING: [Synth 8-3332] Sequential element (top_CPU/PC/currentIAddr_reg[9]) is unused and will be removed from module Basys3_CPU.
WARNING: [Synth 8-3332] Sequential element (top_CPU/PC/currentIAddr_reg[8]) is unused and will be removed from module Basys3_CPU.
WARNING: [Synth 8-3332] Sequential element (top_CPU/PC/currentIAddr_reg[0]) is unused and will be removed from module Basys3_CPU.
WARNING: [Synth 8-3332] Sequential element (Button_Debounce/t_20ms/count_reg[20]) is unused and will be removed from module Basys3_CPU.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:13 ; elapsed = 00:01:21 . Memory (MB): peak = 758.301 ; gain = 499.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------+------------+---------------+----------------+
|Module Name       | RTL Object | Depth x Width | Implemented As | 
+------------------+------------+---------------+----------------+
|InstructionMemory | p_0_out    | 128x8         | LUT            | 
|InstructionMemory | p_0_out    | 128x8         | LUT            | 
|InstructionMemory | p_0_out    | 128x8         | LUT            | 
|InstructionMemory | p_0_out    | 128x8         | LUT            | 
|Basys3_CPU        | p_0_out    | 128x8         | LUT            | 
|Basys3_CPU        | p_0_out    | 128x8         | LUT            | 
|Basys3_CPU        | p_0_out    | 128x8         | LUT            | 
|Basys3_CPU        | p_0_out    | 128x8         | LUT            | 
+------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:23 ; elapsed = 00:01:32 . Memory (MB): peak = 759.980 ; gain = 500.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:35 ; elapsed = 00:01:44 . Memory (MB): peak = 763.258 ; gain = 504.012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (Button_Debounce/btn_reg[2]) is unused and will be removed from module Basys3_CPU.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:45 ; elapsed = 00:01:54 . Memory (MB): peak = 825.809 ; gain = 566.563
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:46 ; elapsed = 00:01:56 . Memory (MB): peak = 825.809 ; gain = 566.563
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:46 ; elapsed = 00:01:56 . Memory (MB): peak = 825.809 ; gain = 566.563
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:46 ; elapsed = 00:01:56 . Memory (MB): peak = 825.809 ; gain = 566.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:46 ; elapsed = 00:01:56 . Memory (MB): peak = 825.809 ; gain = 566.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:47 ; elapsed = 00:01:56 . Memory (MB): peak = 825.809 ; gain = 566.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:47 ; elapsed = 00:01:56 . Memory (MB): peak = 825.809 ; gain = 566.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    36|
|3     |LUT1   |    17|
|4     |LUT2   |    52|
|5     |LUT3   |   122|
|6     |LUT4   |    88|
|7     |LUT5   |   395|
|8     |LUT6   |  1551|
|9     |MUXF7  |   546|
|10    |MUXF8  |   183|
|11    |FDCE   |  1005|
|12    |FDRE   |   563|
|13    |FDSE   |     1|
|14    |LD     |    13|
|15    |IBUF   |     5|
|16    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+------------------+----------------+------+
|      |Instance          |Module          |Cells |
+------+------------------+----------------+------+
|1     |top               |                |  4591|
|2     |  Button_Debounce |Button_Debounce |    34|
|3     |    t_20ms        |ClockDivisor    |    31|
|4     |  Four_LED        |Four_LED        |    49|
|5     |    Counter4      |Counter4        |     8|
|6     |    clk_div       |clk_div         |    41|
|7     |  top_CPU         |top_CPU         |  4489|
|8     |    ALU           |ALU             |    55|
|9     |    ControlUnit   |ControlUnit     |   353|
|10    |    DataMemory    |DataMemory      |  1477|
|11    |    PC            |PC              |   338|
|12    |    RegisterFile  |RegisterFile    |  2262|
+------+------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:47 ; elapsed = 00:01:56 . Memory (MB): peak = 825.809 ; gain = 566.563
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 91 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:33 ; elapsed = 00:01:44 . Memory (MB): peak = 825.809 ; gain = 228.969
Synthesis Optimization Complete : Time (s): cpu = 00:01:47 ; elapsed = 00:01:56 . Memory (MB): peak = 825.809 ; gain = 566.563
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 783 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  LD => LDCE: 13 instances

INFO: [Common 17-83] Releasing license: Synthesis
104 Infos, 96 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:49 ; elapsed = 00:02:01 . Memory (MB): peak = 825.809 ; gain = 579.574
INFO: [Common 17-1381] The checkpoint 'E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.runs/synth_1/Basys3_CPU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Basys3_CPU_utilization_synth.rpt -pb Basys3_CPU_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 825.809 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Nov 19 18:00:23 2018...
