# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../DelMaal1.srcs/sources_1/new/Shifter.vhd" \
"../../../../DelMaal1.srcs/sources_1/new/Correlator_TOF.vhd" \
"../../../../DelMaal1.srcs/sources_1/new/SignalLatch.vhd" \
"../../../../DelMaal1.ip_user_files/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.vhd" \
"../../../../DelMaal1.ip_user_files/bd/design_1/ip/design_1_Shifter_0_0/sim/design_1_Shifter_0_0.vhd" \
"../../../../DelMaal1.ip_user_files/bd/design_1/ip/design_1_Correlator_TOF_0_0/sim/design_1_Correlator_TOF_0_0.vhd" \
"../../../../DelMaal1.ip_user_files/bd/design_1/ip/design_1_SignalLatch_0_0/sim/design_1_SignalLatch_0_0.vhd" \
"../../../../DelMaal1.ip_user_files/bd/design_1/sim/design_1.vhd" \
"../../../../DelMaal1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" \

# Do not sort compile order
nosort
