
Aufgabe_extra.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000004  00800100  00000550  000005e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000550  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000024  00800104  00800104  000005e8  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000005e8  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000618  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000070  00000000  00000000  00000658  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00000b9c  00000000  00000000  000006c8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000809  00000000  00000000  00001264  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000054a  00000000  00000000  00001a6d  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  0000011c  00000000  00000000  00001fb8  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000004fc  00000000  00000000  000020d4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000037b  00000000  00000000  000025d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000050  00000000  00000000  0000294b  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  1c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  24:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  2c:	0c 94 47 01 	jmp	0x28e	; 0x28e <__vector_11>
  30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  34:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  38:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  40:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  48:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  4c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  54:	0c 94 e6 00 	jmp	0x1cc	; 0x1cc <__vector_21>
  58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
  74:	11 e0       	ldi	r17, 0x01	; 1
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	e0 e5       	ldi	r30, 0x50	; 80
  7c:	f5 e0       	ldi	r31, 0x05	; 5
  7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
  80:	05 90       	lpm	r0, Z+
  82:	0d 92       	st	X+, r0
  84:	a4 30       	cpi	r26, 0x04	; 4
  86:	b1 07       	cpc	r27, r17
  88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>

0000008a <__do_clear_bss>:
  8a:	21 e0       	ldi	r18, 0x01	; 1
  8c:	a4 e0       	ldi	r26, 0x04	; 4
  8e:	b1 e0       	ldi	r27, 0x01	; 1
  90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
  92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
  94:	a8 32       	cpi	r26, 0x28	; 40
  96:	b2 07       	cpc	r27, r18
  98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
  9a:	0e 94 79 02 	call	0x4f2	; 0x4f2 <main>
  9e:	0c 94 a6 02 	jmp	0x54c	; 0x54c <_exit>

000000a2 <__bad_interrupt>:
  a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <pwm_pins_init>:
*/
void pwm_pins_init() {	
	// set the timer
	uint16_t time = 0x01FF;			// 511
	// split up the 16 bit time variable to two 8 bit registers
	OCR1A = (uint8_t) time;			
  a6:	8f ef       	ldi	r24, 0xFF	; 255
  a8:	90 e0       	ldi	r25, 0x00	; 0
  aa:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__DATA_REGION_ORIGIN__+0x29>
  ae:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__DATA_REGION_ORIGIN__+0x28>
	OCR1B = (uint8_t)(time >> 8);
  b2:	81 e0       	ldi	r24, 0x01	; 1
  b4:	90 e0       	ldi	r25, 0x00	; 0
  b6:	90 93 8b 00 	sts	0x008B, r25	; 0x80008b <__DATA_REGION_ORIGIN__+0x2b>
  ba:	80 93 8a 00 	sts	0x008A, r24	; 0x80008a <__DATA_REGION_ORIGIN__+0x2a>
	
	// set timer mode to CTC
	SET_PIN_HIGH(TCCR1A, WGM11);
  be:	e0 e8       	ldi	r30, 0x80	; 128
  c0:	f0 e0       	ldi	r31, 0x00	; 0
  c2:	80 81       	ld	r24, Z
  c4:	82 60       	ori	r24, 0x02	; 2
  c6:	80 83       	st	Z, r24

	// set the ISR COMPA vect (interrupt)
	SET_PIN_HIGH(TIMSK1, OCIE1A);
  c8:	ef e6       	ldi	r30, 0x6F	; 111
  ca:	f0 e0       	ldi	r31, 0x00	; 0
  cc:	80 81       	ld	r24, Z
  ce:	82 60       	ori	r24, 0x02	; 2
  d0:	80 83       	st	Z, r24

	// set prescaler to 0 and start timer
	SET_PIN_HIGH(TCCR1B, CS10);
  d2:	e1 e8       	ldi	r30, 0x81	; 129
  d4:	f0 e0       	ldi	r31, 0x00	; 0
  d6:	80 81       	ld	r24, Z
  d8:	81 60       	ori	r24, 0x01	; 1
  da:	80 83       	st	Z, r24
	
	// get addresses from ports
	portContainerArray[0].destination_port = &PORTD;
  dc:	a0 e1       	ldi	r26, 0x10	; 16
  de:	b1 e0       	ldi	r27, 0x01	; 1
  e0:	8b e2       	ldi	r24, 0x2B	; 43
  e2:	90 e0       	ldi	r25, 0x00	; 0
  e4:	11 96       	adiw	r26, 0x01	; 1
  e6:	9c 93       	st	X, r25
  e8:	8e 93       	st	-X, r24
	portContainerArray[0].portBits = 0x00;
  ea:	12 96       	adiw	r26, 0x02	; 2
  ec:	1c 92       	st	X, r1
  ee:	12 97       	sbiw	r26, 0x02	; 2
	portContainerArray[1].destination_port = &PORTB;
  f0:	85 e2       	ldi	r24, 0x25	; 37
  f2:	90 e0       	ldi	r25, 0x00	; 0
  f4:	14 96       	adiw	r26, 0x04	; 4
  f6:	9c 93       	st	X, r25
  f8:	8e 93       	st	-X, r24
  fa:	13 97       	sbiw	r26, 0x03	; 3
	portContainerArray[1].portBits = 0x00;
  fc:	15 96       	adiw	r26, 0x05	; 5
  fe:	1c 92       	st	X, r1
 100:	15 97       	sbiw	r26, 0x05	; 5

	// set pwm pins 
	pins[0].targetPortContainer = portContainerArray;
 102:	e6 e1       	ldi	r30, 0x16	; 22
 104:	f1 e0       	ldi	r31, 0x01	; 1
 106:	b1 83       	std	Z+1, r27	; 0x01
 108:	a0 83       	st	Z, r26
	pins[0].bit_in_register = (1 << PORTD3);
 10a:	28 e0       	ldi	r18, 0x08	; 8
 10c:	22 83       	std	Z+2, r18	; 0x02
	pins[1].targetPortContainer = portContainerArray;
 10e:	b4 83       	std	Z+4, r27	; 0x04
 110:	a3 83       	std	Z+3, r26	; 0x03
	pins[1].bit_in_register = (1 << PORTD5);
 112:	80 e2       	ldi	r24, 0x20	; 32
 114:	85 83       	std	Z+5, r24	; 0x05
	pins[2].targetPortContainer = portContainerArray;
 116:	b7 83       	std	Z+7, r27	; 0x07
 118:	a6 83       	std	Z+6, r26	; 0x06
	pins[2].bit_in_register = (1 << PORTD6);
 11a:	80 e4       	ldi	r24, 0x40	; 64
 11c:	80 87       	std	Z+8, r24	; 0x08
	pins[3].targetPortContainer = portContainerArray+1;
 11e:	83 e1       	ldi	r24, 0x13	; 19
 120:	91 e0       	ldi	r25, 0x01	; 1
 122:	92 87       	std	Z+10, r25	; 0x0a
 124:	81 87       	std	Z+9, r24	; 0x09
	pins[3].bit_in_register = (1 << PORTB1);
 126:	32 e0       	ldi	r19, 0x02	; 2
 128:	33 87       	std	Z+11, r19	; 0x0b
	pins[4].targetPortContainer = portContainerArray+1;
 12a:	95 87       	std	Z+13, r25	; 0x0d
 12c:	84 87       	std	Z+12, r24	; 0x0c
	pins[4].bit_in_register = (1 << PORTB2);
 12e:	34 e0       	ldi	r19, 0x04	; 4
 130:	36 87       	std	Z+14, r19	; 0x0e
	pins[5].targetPortContainer = portContainerArray+1;
 132:	90 8b       	std	Z+16, r25	; 0x10
 134:	87 87       	std	Z+15, r24	; 0x0f
	pins[5].bit_in_register = (1 << PORTB3);
 136:	21 8b       	std	Z+17, r18	; 0x11
	
	// set the two Data Direction Registers accordingly
	DDRD |= 0b01101000;
 138:	8a b1       	in	r24, 0x0a	; 10
 13a:	88 66       	ori	r24, 0x68	; 104
 13c:	8a b9       	out	0x0a, r24	; 10
	DDRB |= 0b00001110;
 13e:	84 b1       	in	r24, 0x04	; 4
 140:	8e 60       	ori	r24, 0x0E	; 14
 142:	84 b9       	out	0x04, r24	; 4
	
	// turn all LEDS off
	for (int i = 0; i < PWM_PINS; i++) {
 144:	80 e0       	ldi	r24, 0x00	; 0
 146:	90 e0       	ldi	r25, 0x00	; 0
/* sets the pin in the cache byte to HIGH or LOW
	id	  = pin number
	level = HIGH or LOW
*/
inline void set_pin_active(uint8_t id, bool state) {
	PIN* target_pin = pins + id;						// get the correct pin
 148:	fc 01       	movw	r30, r24
 14a:	ff 27       	eor	r31, r31
 14c:	9f 01       	movw	r18, r30
 14e:	22 0f       	add	r18, r18
 150:	33 1f       	adc	r19, r19
 152:	e2 0f       	add	r30, r18
 154:	f3 1f       	adc	r31, r19
 156:	ea 5e       	subi	r30, 0xEA	; 234
 158:	fe 4f       	sbci	r31, 0xFE	; 254
	if (state) {
		target_pin->targetPortContainer->portBits |=  (target_pin->bit_in_register);	// sets the specified bit accordingly
	}
	else {
		target_pin->targetPortContainer->portBits &= ~(target_pin->bit_in_register);	// clears the specified bit accordingly
 15a:	a0 81       	ld	r26, Z
 15c:	b1 81       	ldd	r27, Z+1	; 0x01
 15e:	12 96       	adiw	r26, 0x02	; 2
 160:	3c 91       	ld	r19, X
 162:	12 97       	sbiw	r26, 0x02	; 2
 164:	22 81       	ldd	r18, Z+2	; 0x02
 166:	20 95       	com	r18
 168:	23 23       	and	r18, r19
 16a:	12 96       	adiw	r26, 0x02	; 2
 16c:	2c 93       	st	X, r18
	// set the two Data Direction Registers accordingly
	DDRD |= 0b01101000;
	DDRB |= 0b00001110;
	
	// turn all LEDS off
	for (int i = 0; i < PWM_PINS; i++) {
 16e:	01 96       	adiw	r24, 0x01	; 1
 170:	86 30       	cpi	r24, 0x06	; 6
 172:	91 05       	cpc	r25, r1
 174:	49 f7       	brne	.-46     	; 0x148 <pwm_pins_init+0xa2>
	level = HIGH or LOW
*/
inline void set_pin_active(uint8_t id, bool state) {
	PIN* target_pin = pins + id;						// get the correct pin
	if (state) {
		target_pin->targetPortContainer->portBits |=  (target_pin->bit_in_register);	// sets the specified bit accordingly
 176:	a6 e1       	ldi	r26, 0x16	; 22
 178:	b1 e0       	ldi	r27, 0x01	; 1
 17a:	ed 91       	ld	r30, X+
 17c:	fc 91       	ld	r31, X
 17e:	11 97       	sbiw	r26, 0x01	; 1
 180:	92 81       	ldd	r25, Z+2	; 0x02
 182:	12 96       	adiw	r26, 0x02	; 2
 184:	8c 91       	ld	r24, X
 186:	89 2b       	or	r24, r25
 188:	82 83       	std	Z+2, r24	; 0x02
 18a:	08 95       	ret

0000018c <analog_init>:


// init analog stuff
void analog_init() {
	// A0
	ADMUX = 0;
 18c:	ec e7       	ldi	r30, 0x7C	; 124
 18e:	f0 e0       	ldi	r31, 0x00	; 0
 190:	10 82       	st	Z, r1
	
	// use AVcc as the reference
	SET_PIN_HIGH(ADMUX, REFS0);
 192:	80 81       	ld	r24, Z
 194:	80 64       	ori	r24, 0x40	; 64
 196:	80 83       	st	Z, r24
	
	// prescale to 128 for 16Mhz
	SET_PIN_HIGH(ADCSRA, ADPS2);
 198:	ea e7       	ldi	r30, 0x7A	; 122
 19a:	f0 e0       	ldi	r31, 0x00	; 0
 19c:	80 81       	ld	r24, Z
 19e:	84 60       	ori	r24, 0x04	; 4
 1a0:	80 83       	st	Z, r24
	SET_PIN_HIGH(ADCSRA, ADPS1);
 1a2:	80 81       	ld	r24, Z
 1a4:	82 60       	ori	r24, 0x02	; 2
 1a6:	80 83       	st	Z, r24
	SET_PIN_HIGH(ADCSRA, ADPS0);
 1a8:	80 81       	ld	r24, Z
 1aa:	81 60       	ori	r24, 0x01	; 1
 1ac:	80 83       	st	Z, r24

	// Set ADC Auto Trigger Enable
	SET_PIN_HIGH(ADCSRA, ADATE);
 1ae:	80 81       	ld	r24, Z
 1b0:	80 62       	ori	r24, 0x20	; 32
 1b2:	80 83       	st	Z, r24
	
	// LOW (0) for free running mode
	ADCSRB = LOW;
 1b4:	10 92 7b 00 	sts	0x007B, r1	; 0x80007b <__DATA_REGION_ORIGIN__+0x1b>

	// Enable the ADC (Analog Digital Converter)
	SET_PIN_HIGH(ADCSRA, ADEN);
 1b8:	80 81       	ld	r24, Z
 1ba:	80 68       	ori	r24, 0x80	; 128
 1bc:	80 83       	st	Z, r24
	
	// Enable ADC Interrupts
	SET_PIN_HIGH(ADCSRA, ADIE);
 1be:	80 81       	ld	r24, Z
 1c0:	88 60       	ori	r24, 0x08	; 8
 1c2:	80 83       	st	Z, r24

	// Start the ADC conversion
	SET_PIN_HIGH(ADCSRA, ADSC);
 1c4:	80 81       	ld	r24, Z
 1c6:	80 64       	ori	r24, 0x40	; 64
 1c8:	80 83       	st	Z, r24
 1ca:	08 95       	ret

000001cc <__vector_21>:
}

// Interrupt: Analog read
ISR(ADC_vect) {
 1cc:	1f 92       	push	r1
 1ce:	0f 92       	push	r0
 1d0:	0f b6       	in	r0, 0x3f	; 63
 1d2:	0f 92       	push	r0
 1d4:	11 24       	eor	r1, r1
 1d6:	2f 93       	push	r18
 1d8:	8f 93       	push	r24
 1da:	9f 93       	push	r25
 1dc:	ef 93       	push	r30
 1de:	ff 93       	push	r31
	uint16_t result = (ADCL | (ADCH << 8));
 1e0:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <__DATA_REGION_ORIGIN__+0x18>
 1e4:	20 91 79 00 	lds	r18, 0x0079	; 0x800079 <__DATA_REGION_ORIGIN__+0x19>
	if (result_counter==1) // to prevent ADC lock 
 1e8:	90 91 04 01 	lds	r25, 0x0104	; 0x800104 <__data_end>
 1ec:	91 30       	cpi	r25, 0x01	; 1
 1ee:	d9 f5       	brne	.+118    	; 0x266 <__vector_21+0x9a>
	SET_PIN_HIGH(ADCSRA, ADSC);
}

// Interrupt: Analog read
ISR(ADC_vect) {
	uint16_t result = (ADCL | (ADCH << 8));
 1f0:	90 e0       	ldi	r25, 0x00	; 0
 1f2:	92 2b       	or	r25, r18
	if (result_counter==1) // to prevent ADC lock 
	/*If these bits are changed during a conversion,
	the change will not go in effect until this conversion
	is complete (ADIF in ADCSRA is set).*/
	{
		if ((ADMUX & 0x0F) == X_PIN) {						// if X_PIN was read
 1f4:	20 91 7c 00 	lds	r18, 0x007C	; 0x80007c <__DATA_REGION_ORIGIN__+0x1c>
 1f8:	2f 70       	andi	r18, 0x0F	; 15
 1fa:	21 30       	cpi	r18, 0x01	; 1
 1fc:	61 f4       	brne	.+24     	; 0x216 <__vector_21+0x4a>
			ADC_X = result - 512;							// set ADC_X and normalize it to 0 by subtracting 512 (middle pos = 0)
 1fe:	92 50       	subi	r25, 0x02	; 2
 200:	90 93 0d 01 	sts	0x010D, r25	; 0x80010d <ADC_X+0x1>
 204:	80 93 0c 01 	sts	0x010C, r24	; 0x80010c <ADC_X>
			ADMUX = (ADMUX & 0xF0) | Z_PIN;					// set ADMUX to PIN_Z
 208:	ec e7       	ldi	r30, 0x7C	; 124
 20a:	f0 e0       	ldi	r31, 0x00	; 0
 20c:	80 81       	ld	r24, Z
 20e:	80 7f       	andi	r24, 0xF0	; 240
 210:	85 60       	ori	r24, 0x05	; 5
 212:	80 83       	st	Z, r24
 214:	28 c0       	rjmp	.+80     	; 0x266 <__vector_21+0x9a>
		}
		else if ((ADMUX & 0x0F) == Z_PIN) {					// if Z_PIN was read
 216:	20 91 7c 00 	lds	r18, 0x007C	; 0x80007c <__DATA_REGION_ORIGIN__+0x1c>
 21a:	2f 70       	andi	r18, 0x0F	; 15
 21c:	25 30       	cpi	r18, 0x05	; 5
 21e:	51 f4       	brne	.+20     	; 0x234 <__vector_21+0x68>
			ADC_Z = result;									// set ADC_Z
 220:	90 93 09 01 	sts	0x0109, r25	; 0x800109 <ADC_Z+0x1>
 224:	80 93 08 01 	sts	0x0108, r24	; 0x800108 <ADC_Z>
			ADMUX = (ADMUX & 0xF0) | Y_PIN;					// set ADMUX to PIN_Y
 228:	ec e7       	ldi	r30, 0x7C	; 124
 22a:	f0 e0       	ldi	r31, 0x00	; 0
 22c:	80 81       	ld	r24, Z
 22e:	80 7f       	andi	r24, 0xF0	; 240
 230:	80 83       	st	Z, r24
 232:	19 c0       	rjmp	.+50     	; 0x266 <__vector_21+0x9a>
		}
		else {												// else Y_PIN was read
			ADC_Y = result;									// set ADC_Y
 234:	90 93 0b 01 	sts	0x010B, r25	; 0x80010b <ADC_Y+0x1>
 238:	80 93 0a 01 	sts	0x010A, r24	; 0x80010a <ADC_Y>
			percent = ADC_Y / BRIGHTNESS_CONVERSION_FACTOR;	// scale the brightness
 23c:	80 91 0a 01 	lds	r24, 0x010A	; 0x80010a <ADC_Y>
 240:	90 91 0b 01 	lds	r25, 0x010B	; 0x80010b <ADC_Y+0x1>
 244:	99 23       	and	r25, r25
 246:	0c f4       	brge	.+2      	; 0x24a <__vector_21+0x7e>
 248:	03 96       	adiw	r24, 0x03	; 3
 24a:	95 95       	asr	r25
 24c:	87 95       	ror	r24
 24e:	95 95       	asr	r25
 250:	87 95       	ror	r24
 252:	90 93 01 01 	sts	0x0101, r25	; 0x800101 <__data_start+0x1>
 256:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__data_start>
			ADMUX = (ADMUX & 0xF0) | X_PIN;					// set ADMUX to PIN_X
 25a:	ec e7       	ldi	r30, 0x7C	; 124
 25c:	f0 e0       	ldi	r31, 0x00	; 0
 25e:	80 81       	ld	r24, Z
 260:	80 7f       	andi	r24, 0xF0	; 240
 262:	81 60       	ori	r24, 0x01	; 1
 264:	80 83       	st	Z, r24
		}
	}
	result_counter++;
 266:	80 91 04 01 	lds	r24, 0x0104	; 0x800104 <__data_end>
 26a:	8f 5f       	subi	r24, 0xFF	; 255
	if (result_counter>1)
 26c:	82 30       	cpi	r24, 0x02	; 2
 26e:	18 f4       	brcc	.+6      	; 0x276 <__vector_21+0xaa>
			ADC_Y = result;									// set ADC_Y
			percent = ADC_Y / BRIGHTNESS_CONVERSION_FACTOR;	// scale the brightness
			ADMUX = (ADMUX & 0xF0) | X_PIN;					// set ADMUX to PIN_X
		}
	}
	result_counter++;
 270:	80 93 04 01 	sts	0x0104, r24	; 0x800104 <__data_end>
 274:	02 c0       	rjmp	.+4      	; 0x27a <__vector_21+0xae>
	if (result_counter>1)
	{
		result_counter = 0;
 276:	10 92 04 01 	sts	0x0104, r1	; 0x800104 <__data_end>
	}
}
 27a:	ff 91       	pop	r31
 27c:	ef 91       	pop	r30
 27e:	9f 91       	pop	r25
 280:	8f 91       	pop	r24
 282:	2f 91       	pop	r18
 284:	0f 90       	pop	r0
 286:	0f be       	out	0x3f, r0	; 63
 288:	0f 90       	pop	r0
 28a:	1f 90       	pop	r1
 28c:	18 95       	reti

0000028e <__vector_11>:


// Interrupt: Timer overflow -> PWM 
ISR (TIMER1_COMPA_vect)	{
 28e:	1f 92       	push	r1
 290:	0f 92       	push	r0
 292:	0f b6       	in	r0, 0x3f	; 63
 294:	0f 92       	push	r0
 296:	11 24       	eor	r1, r1
 298:	2f 93       	push	r18
 29a:	3f 93       	push	r19
 29c:	4f 93       	push	r20
 29e:	5f 93       	push	r21
 2a0:	6f 93       	push	r22
 2a2:	7f 93       	push	r23
 2a4:	8f 93       	push	r24
 2a6:	9f 93       	push	r25
 2a8:	af 93       	push	r26
 2aa:	bf 93       	push	r27
 2ac:	cf 93       	push	r28
 2ae:	df 93       	push	r29
 2b0:	ef 93       	push	r30
 2b2:	ff 93       	push	r31
	counter++;
 2b4:	80 91 05 01 	lds	r24, 0x0105	; 0x800105 <counter>
 2b8:	90 91 06 01 	lds	r25, 0x0106	; 0x800106 <counter+0x1>
 2bc:	01 96       	adiw	r24, 0x01	; 1
	if(counter >= BUDGET)
 2be:	8f 3f       	cpi	r24, 0xFF	; 255
 2c0:	91 05       	cpc	r25, r1
 2c2:	28 f4       	brcc	.+10     	; 0x2ce <__vector_11+0x40>
}


// Interrupt: Timer overflow -> PWM 
ISR (TIMER1_COMPA_vect)	{
	counter++;
 2c4:	90 93 06 01 	sts	0x0106, r25	; 0x800106 <counter+0x1>
 2c8:	80 93 05 01 	sts	0x0105, r24	; 0x800105 <counter>
 2cc:	04 c0       	rjmp	.+8      	; 0x2d6 <__vector_11+0x48>
	if(counter >= BUDGET)
		counter = 0;
 2ce:	10 92 06 01 	sts	0x0106, r1	; 0x800106 <counter+0x1>
 2d2:	10 92 05 01 	sts	0x0105, r1	; 0x800105 <counter>
	uint8_t targetMode = (counter >= percent) ? LOW:HIGH;
 2d6:	40 91 05 01 	lds	r20, 0x0105	; 0x800105 <counter>
 2da:	50 91 06 01 	lds	r21, 0x0106	; 0x800106 <counter+0x1>
 2de:	20 91 00 01 	lds	r18, 0x0100	; 0x800100 <__data_start>
 2e2:	30 91 01 01 	lds	r19, 0x0101	; 0x800101 <__data_start+0x1>
 2e6:	e0 e1       	ldi	r30, 0x10	; 16
 2e8:	f1 e0       	ldi	r31, 0x01	; 1
 2ea:	80 e0       	ldi	r24, 0x00	; 0
 2ec:	90 e0       	ldi	r25, 0x00	; 0
	for (uint8_t i = 0; i < PORTS; i++) {	
		if(targetMode == HIGH) {
 2ee:	42 17       	cp	r20, r18
 2f0:	53 07       	cpc	r21, r19
 2f2:	68 f4       	brcc	.+26     	; 0x30e <__vector_11+0x80>
			// sets the specified bit for the PORTB/D Register
			*portContainerArray[i].destination_port = portContainerArray[i].portBits;			
 2f4:	c0 81       	ld	r28, Z
 2f6:	d1 81       	ldd	r29, Z+1	; 0x01
 2f8:	dc 01       	movw	r26, r24
 2fa:	aa 0f       	add	r26, r26
 2fc:	bb 1f       	adc	r27, r27
 2fe:	a8 0f       	add	r26, r24
 300:	b9 1f       	adc	r27, r25
 302:	a0 5f       	subi	r26, 0xF0	; 240
 304:	be 4f       	sbci	r27, 0xFE	; 254
 306:	12 96       	adiw	r26, 0x02	; 2
 308:	6c 91       	ld	r22, X
 30a:	68 83       	st	Y, r22
 30c:	0f c0       	rjmp	.+30     	; 0x32c <__vector_11+0x9e>
		}
		else {
			// clears the specified bit for the PORTB/D Register
			*portContainerArray[i].destination_port &= ~(portContainerArray[i].portBits);
 30e:	dc 01       	movw	r26, r24
 310:	aa 0f       	add	r26, r26
 312:	bb 1f       	adc	r27, r27
 314:	a8 0f       	add	r26, r24
 316:	b9 1f       	adc	r27, r25
 318:	a0 5f       	subi	r26, 0xF0	; 240
 31a:	be 4f       	sbci	r27, 0xFE	; 254
 31c:	12 96       	adiw	r26, 0x02	; 2
 31e:	6c 91       	ld	r22, X
 320:	a0 81       	ld	r26, Z
 322:	b1 81       	ldd	r27, Z+1	; 0x01
 324:	7c 91       	ld	r23, X
 326:	60 95       	com	r22
 328:	67 23       	and	r22, r23
 32a:	6c 93       	st	X, r22
 32c:	01 96       	adiw	r24, 0x01	; 1
 32e:	33 96       	adiw	r30, 0x03	; 3
ISR (TIMER1_COMPA_vect)	{
	counter++;
	if(counter >= BUDGET)
		counter = 0;
	uint8_t targetMode = (counter >= percent) ? LOW:HIGH;
	for (uint8_t i = 0; i < PORTS; i++) {	
 330:	82 30       	cpi	r24, 0x02	; 2
 332:	91 05       	cpc	r25, r1
 334:	e1 f6       	brne	.-72     	; 0x2ee <__vector_11+0x60>
		else {
			// clears the specified bit for the PORTB/D Register
			*portContainerArray[i].destination_port &= ~(portContainerArray[i].portBits);
		}
	}
}
 336:	ff 91       	pop	r31
 338:	ef 91       	pop	r30
 33a:	df 91       	pop	r29
 33c:	cf 91       	pop	r28
 33e:	bf 91       	pop	r27
 340:	af 91       	pop	r26
 342:	9f 91       	pop	r25
 344:	8f 91       	pop	r24
 346:	7f 91       	pop	r23
 348:	6f 91       	pop	r22
 34a:	5f 91       	pop	r21
 34c:	4f 91       	pop	r20
 34e:	3f 91       	pop	r19
 350:	2f 91       	pop	r18
 352:	0f 90       	pop	r0
 354:	0f be       	out	0x3f, r0	; 63
 356:	0f 90       	pop	r0
 358:	1f 90       	pop	r1
 35a:	18 95       	reti

0000035c <init>:
/* main init function
   inits PWM and analog
*/
void init() {
	// init analog 
	analog_init();
 35c:	0e 94 c6 00 	call	0x18c	; 0x18c <analog_init>
	
	// init pwm
	pwm_pins_init();
 360:	0e 94 53 00 	call	0xa6	; 0xa6 <pwm_pins_init>
	
	// enable interrupts
	sei();
 364:	78 94       	sei
 366:	08 95       	ret

00000368 <delay>:
}

int16_t last_ADC_X;
// helper function to simulate variable time delay
void delay(uint16_t ms) {
	last_ADC_X = ADC_X;
 368:	40 91 0c 01 	lds	r20, 0x010C	; 0x80010c <ADC_X>
 36c:	50 91 0d 01 	lds	r21, 0x010D	; 0x80010d <ADC_X+0x1>
 370:	50 93 0f 01 	sts	0x010F, r21	; 0x80010f <last_ADC_X+0x1>
 374:	40 93 0e 01 	sts	0x010E, r20	; 0x80010e <last_ADC_X>
	for(uint16_t i = 0; i < ms && (ADC_Z >= Z_THRESHOLD) && (abs(ADC_X - last_ADC_X)<=X_THRESHOLD); i++) {
 378:	00 97       	sbiw	r24, 0x00	; 0
 37a:	09 f4       	brne	.+2      	; 0x37e <delay+0x16>
 37c:	3d c0       	rjmp	.+122    	; 0x3f8 <delay+0x90>
 37e:	20 91 08 01 	lds	r18, 0x0108	; 0x800108 <ADC_Z>
 382:	30 91 09 01 	lds	r19, 0x0109	; 0x800109 <ADC_Z+0x1>
 386:	28 3e       	cpi	r18, 0xE8	; 232
 388:	33 40       	sbci	r19, 0x03	; 3
 38a:	b4 f1       	brlt	.+108    	; 0x3f8 <delay+0x90>
 38c:	20 91 0c 01 	lds	r18, 0x010C	; 0x80010c <ADC_X>
 390:	30 91 0d 01 	lds	r19, 0x010D	; 0x80010d <ADC_X+0x1>
 394:	24 1b       	sub	r18, r20
 396:	35 0b       	sbc	r19, r21
 398:	a9 01       	movw	r20, r18
 39a:	22 f4       	brpl	.+8      	; 0x3a4 <delay+0x3c>
 39c:	44 27       	eor	r20, r20
 39e:	55 27       	eor	r21, r21
 3a0:	42 1b       	sub	r20, r18
 3a2:	53 0b       	sbc	r21, r19
 3a4:	49 3c       	cpi	r20, 0xC9	; 201
 3a6:	51 05       	cpc	r21, r1
 3a8:	3c f5       	brge	.+78     	; 0x3f8 <delay+0x90>
 3aa:	40 e0       	ldi	r20, 0x00	; 0
 3ac:	50 e0       	ldi	r21, 0x00	; 0
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 3ae:	ef e9       	ldi	r30, 0x9F	; 159
 3b0:	ff e0       	ldi	r31, 0x0F	; 15
 3b2:	31 97       	sbiw	r30, 0x01	; 1
 3b4:	f1 f7       	brne	.-4      	; 0x3b2 <delay+0x4a>
 3b6:	00 c0       	rjmp	.+0      	; 0x3b8 <delay+0x50>
 3b8:	00 00       	nop
 3ba:	4f 5f       	subi	r20, 0xFF	; 255
 3bc:	5f 4f       	sbci	r21, 0xFF	; 255
 3be:	84 17       	cp	r24, r20
 3c0:	95 07       	cpc	r25, r21
 3c2:	d1 f0       	breq	.+52     	; 0x3f8 <delay+0x90>
 3c4:	20 91 08 01 	lds	r18, 0x0108	; 0x800108 <ADC_Z>
 3c8:	30 91 09 01 	lds	r19, 0x0109	; 0x800109 <ADC_Z+0x1>
 3cc:	28 3e       	cpi	r18, 0xE8	; 232
 3ce:	33 40       	sbci	r19, 0x03	; 3
 3d0:	9c f0       	brlt	.+38     	; 0x3f8 <delay+0x90>
 3d2:	20 91 0c 01 	lds	r18, 0x010C	; 0x80010c <ADC_X>
 3d6:	30 91 0d 01 	lds	r19, 0x010D	; 0x80010d <ADC_X+0x1>
 3da:	60 91 0e 01 	lds	r22, 0x010E	; 0x80010e <last_ADC_X>
 3de:	70 91 0f 01 	lds	r23, 0x010F	; 0x80010f <last_ADC_X+0x1>
 3e2:	26 1b       	sub	r18, r22
 3e4:	37 0b       	sbc	r19, r23
 3e6:	b9 01       	movw	r22, r18
 3e8:	22 f4       	brpl	.+8      	; 0x3f2 <delay+0x8a>
 3ea:	66 27       	eor	r22, r22
 3ec:	77 27       	eor	r23, r23
 3ee:	62 1b       	sub	r22, r18
 3f0:	73 0b       	sbc	r23, r19
 3f2:	69 3c       	cpi	r22, 0xC9	; 201
 3f4:	71 05       	cpc	r23, r1
 3f6:	dc f2       	brlt	.-74     	; 0x3ae <delay+0x46>
 3f8:	08 95       	ret

000003fa <loop>:
	} 	
}

// main loop
void loop() {
	if (ADC_Z < Z_THRESHOLD)
 3fa:	80 91 08 01 	lds	r24, 0x0108	; 0x800108 <ADC_Z>
 3fe:	90 91 09 01 	lds	r25, 0x0109	; 0x800109 <ADC_Z+0x1>
 402:	88 3e       	cpi	r24, 0xE8	; 232
 404:	93 40       	sbci	r25, 0x03	; 3
 406:	0c f4       	brge	.+2      	; 0x40a <__LOCK_REGION_LENGTH__+0xa>
 408:	73 c0       	rjmp	.+230    	; 0x4f0 <__LOCK_REGION_LENGTH__+0xf0>
	{
		return;
	}
	uint16_t speed;		// local speed variable
	// determine direction and speed
	if (ADC_X < -STD_HYSTERESE) {
 40a:	80 91 0c 01 	lds	r24, 0x010C	; 0x80010c <ADC_X>
 40e:	90 91 0d 01 	lds	r25, 0x010D	; 0x80010d <ADC_X+0x1>
 412:	86 3f       	cpi	r24, 0xF6	; 246
 414:	9f 4f       	sbci	r25, 0xFF	; 255
 416:	9c f4       	brge	.+38     	; 0x43e <__LOCK_REGION_LENGTH__+0x3e>
		direction_right = false;
 418:	10 92 02 01 	sts	0x0102, r1	; 0x800102 <direction_right>
		speed = STD_SPEED / (-ADC_X / STD_HYSTERESE);
 41c:	80 91 0c 01 	lds	r24, 0x010C	; 0x80010c <ADC_X>
 420:	90 91 0d 01 	lds	r25, 0x010D	; 0x80010d <ADC_X+0x1>
 424:	91 95       	neg	r25
 426:	81 95       	neg	r24
 428:	91 09       	sbc	r25, r1
 42a:	6a e0       	ldi	r22, 0x0A	; 10
 42c:	70 e0       	ldi	r23, 0x00	; 0
 42e:	0e 94 7e 02 	call	0x4fc	; 0x4fc <__divmodhi4>
 432:	80 ed       	ldi	r24, 0xD0	; 208
 434:	97 e0       	ldi	r25, 0x07	; 7
 436:	0e 94 7e 02 	call	0x4fc	; 0x4fc <__divmodhi4>
 43a:	9b 01       	movw	r18, r22
 43c:	19 c0       	rjmp	.+50     	; 0x470 <__LOCK_REGION_LENGTH__+0x70>
	}
	else if (ADC_X > STD_HYSTERESE) {
 43e:	80 91 0c 01 	lds	r24, 0x010C	; 0x80010c <ADC_X>
 442:	90 91 0d 01 	lds	r25, 0x010D	; 0x80010d <ADC_X+0x1>
 446:	0b 97       	sbiw	r24, 0x0b	; 11
 448:	8c f0       	brlt	.+34     	; 0x46c <__LOCK_REGION_LENGTH__+0x6c>
		direction_right = true;
 44a:	81 e0       	ldi	r24, 0x01	; 1
 44c:	80 93 02 01 	sts	0x0102, r24	; 0x800102 <direction_right>
		speed =  STD_SPEED / (ADC_X / STD_HYSTERESE);
 450:	80 91 0c 01 	lds	r24, 0x010C	; 0x80010c <ADC_X>
 454:	90 91 0d 01 	lds	r25, 0x010D	; 0x80010d <ADC_X+0x1>
 458:	6a e0       	ldi	r22, 0x0A	; 10
 45a:	70 e0       	ldi	r23, 0x00	; 0
 45c:	0e 94 7e 02 	call	0x4fc	; 0x4fc <__divmodhi4>
 460:	80 ed       	ldi	r24, 0xD0	; 208
 462:	97 e0       	ldi	r25, 0x07	; 7
 464:	0e 94 7e 02 	call	0x4fc	; 0x4fc <__divmodhi4>
 468:	9b 01       	movw	r18, r22
 46a:	02 c0       	rjmp	.+4      	; 0x470 <__LOCK_REGION_LENGTH__+0x70>
	}
	else { // if the measurement ADC_X is in between the threshold set speed to STD_SPEED
		speed =  STD_SPEED;
 46c:	20 ed       	ldi	r18, 0xD0	; 208
 46e:	37 e0       	ldi	r19, 0x07	; 7
	}
	// disable the current LED
	set_pin_active(burning_led, false); 
 470:	80 91 07 01 	lds	r24, 0x0107	; 0x800107 <burning_led>
/* sets the pin in the cache byte to HIGH or LOW
	id	  = pin number
	level = HIGH or LOW
*/
inline void set_pin_active(uint8_t id, bool state) {
	PIN* target_pin = pins + id;						// get the correct pin
 474:	e8 2f       	mov	r30, r24
 476:	f0 e0       	ldi	r31, 0x00	; 0
 478:	af 01       	movw	r20, r30
 47a:	44 0f       	add	r20, r20
 47c:	55 1f       	adc	r21, r21
 47e:	e4 0f       	add	r30, r20
 480:	f5 1f       	adc	r31, r21
 482:	ea 5e       	subi	r30, 0xEA	; 234
 484:	fe 4f       	sbci	r31, 0xFE	; 254
	if (state) {
		target_pin->targetPortContainer->portBits |=  (target_pin->bit_in_register);	// sets the specified bit accordingly
	}
	else {
		target_pin->targetPortContainer->portBits &= ~(target_pin->bit_in_register);	// clears the specified bit accordingly
 486:	a0 81       	ld	r26, Z
 488:	b1 81       	ldd	r27, Z+1	; 0x01
 48a:	12 96       	adiw	r26, 0x02	; 2
 48c:	4c 91       	ld	r20, X
 48e:	12 97       	sbiw	r26, 0x02	; 2
 490:	92 81       	ldd	r25, Z+2	; 0x02
 492:	90 95       	com	r25
 494:	94 23       	and	r25, r20
 496:	12 96       	adiw	r26, 0x02	; 2
 498:	9c 93       	st	X, r25
		speed =  STD_SPEED;
	}
	// disable the current LED
	set_pin_active(burning_led, false); 
	// determine the next LED
	if(direction_right) {
 49a:	90 91 02 01 	lds	r25, 0x0102	; 0x800102 <direction_right>
 49e:	99 23       	and	r25, r25
 4a0:	49 f0       	breq	.+18     	; 0x4b4 <__LOCK_REGION_LENGTH__+0xb4>
		burning_led = (burning_led + PWM_PINS - 1) % PWM_PINS;
 4a2:	90 e0       	ldi	r25, 0x00	; 0
 4a4:	05 96       	adiw	r24, 0x05	; 5
 4a6:	66 e0       	ldi	r22, 0x06	; 6
 4a8:	70 e0       	ldi	r23, 0x00	; 0
 4aa:	0e 94 7e 02 	call	0x4fc	; 0x4fc <__divmodhi4>
 4ae:	80 93 07 01 	sts	0x0107, r24	; 0x800107 <burning_led>
 4b2:	08 c0       	rjmp	.+16     	; 0x4c4 <__LOCK_REGION_LENGTH__+0xc4>
	}
	else {
		burning_led = (burning_led + 1) % PWM_PINS;
 4b4:	90 e0       	ldi	r25, 0x00	; 0
 4b6:	01 96       	adiw	r24, 0x01	; 1
 4b8:	66 e0       	ldi	r22, 0x06	; 6
 4ba:	70 e0       	ldi	r23, 0x00	; 0
 4bc:	0e 94 7e 02 	call	0x4fc	; 0x4fc <__divmodhi4>
 4c0:	80 93 07 01 	sts	0x0107, r24	; 0x800107 <burning_led>
/* sets the pin in the cache byte to HIGH or LOW
	id	  = pin number
	level = HIGH or LOW
*/
inline void set_pin_active(uint8_t id, bool state) {
	PIN* target_pin = pins + id;						// get the correct pin
 4c4:	e0 91 07 01 	lds	r30, 0x0107	; 0x800107 <burning_led>
 4c8:	f0 e0       	ldi	r31, 0x00	; 0
 4ca:	cf 01       	movw	r24, r30
 4cc:	88 0f       	add	r24, r24
 4ce:	99 1f       	adc	r25, r25
 4d0:	e8 0f       	add	r30, r24
 4d2:	f9 1f       	adc	r31, r25
 4d4:	ea 5e       	subi	r30, 0xEA	; 234
 4d6:	fe 4f       	sbci	r31, 0xFE	; 254
	if (state) {
		target_pin->targetPortContainer->portBits |=  (target_pin->bit_in_register);	// sets the specified bit accordingly
 4d8:	a0 81       	ld	r26, Z
 4da:	b1 81       	ldd	r27, Z+1	; 0x01
 4dc:	12 96       	adiw	r26, 0x02	; 2
 4de:	9c 91       	ld	r25, X
 4e0:	12 97       	sbiw	r26, 0x02	; 2
 4e2:	82 81       	ldd	r24, Z+2	; 0x02
 4e4:	89 2b       	or	r24, r25
 4e6:	12 96       	adiw	r26, 0x02	; 2
 4e8:	8c 93       	st	X, r24
		burning_led = (burning_led + 1) % PWM_PINS;
	}
	// enable the current LED
	set_pin_active(burning_led, true);
	// simulate the speed
	delay(speed);
 4ea:	c9 01       	movw	r24, r18
 4ec:	0e 94 b4 01 	call	0x368	; 0x368 <delay>
 4f0:	08 95       	ret

000004f2 <main>:

#include "double_poti.h"

int main(void) {
	
    init();
 4f2:	0e 94 ae 01 	call	0x35c	; 0x35c <init>
	
    while (1) {
		
		loop();
 4f6:	0e 94 fd 01 	call	0x3fa	; 0x3fa <loop>
 4fa:	fd cf       	rjmp	.-6      	; 0x4f6 <main+0x4>

000004fc <__divmodhi4>:
 4fc:	97 fb       	bst	r25, 7
 4fe:	07 2e       	mov	r0, r23
 500:	16 f4       	brtc	.+4      	; 0x506 <__divmodhi4+0xa>
 502:	00 94       	com	r0
 504:	07 d0       	rcall	.+14     	; 0x514 <__divmodhi4_neg1>
 506:	77 fd       	sbrc	r23, 7
 508:	09 d0       	rcall	.+18     	; 0x51c <__divmodhi4_neg2>
 50a:	0e 94 92 02 	call	0x524	; 0x524 <__udivmodhi4>
 50e:	07 fc       	sbrc	r0, 7
 510:	05 d0       	rcall	.+10     	; 0x51c <__divmodhi4_neg2>
 512:	3e f4       	brtc	.+14     	; 0x522 <__divmodhi4_exit>

00000514 <__divmodhi4_neg1>:
 514:	90 95       	com	r25
 516:	81 95       	neg	r24
 518:	9f 4f       	sbci	r25, 0xFF	; 255
 51a:	08 95       	ret

0000051c <__divmodhi4_neg2>:
 51c:	70 95       	com	r23
 51e:	61 95       	neg	r22
 520:	7f 4f       	sbci	r23, 0xFF	; 255

00000522 <__divmodhi4_exit>:
 522:	08 95       	ret

00000524 <__udivmodhi4>:
 524:	aa 1b       	sub	r26, r26
 526:	bb 1b       	sub	r27, r27
 528:	51 e1       	ldi	r21, 0x11	; 17
 52a:	07 c0       	rjmp	.+14     	; 0x53a <__udivmodhi4_ep>

0000052c <__udivmodhi4_loop>:
 52c:	aa 1f       	adc	r26, r26
 52e:	bb 1f       	adc	r27, r27
 530:	a6 17       	cp	r26, r22
 532:	b7 07       	cpc	r27, r23
 534:	10 f0       	brcs	.+4      	; 0x53a <__udivmodhi4_ep>
 536:	a6 1b       	sub	r26, r22
 538:	b7 0b       	sbc	r27, r23

0000053a <__udivmodhi4_ep>:
 53a:	88 1f       	adc	r24, r24
 53c:	99 1f       	adc	r25, r25
 53e:	5a 95       	dec	r21
 540:	a9 f7       	brne	.-22     	; 0x52c <__udivmodhi4_loop>
 542:	80 95       	com	r24
 544:	90 95       	com	r25
 546:	bc 01       	movw	r22, r24
 548:	cd 01       	movw	r24, r26
 54a:	08 95       	ret

0000054c <_exit>:
 54c:	f8 94       	cli

0000054e <__stop_program>:
 54e:	ff cf       	rjmp	.-2      	; 0x54e <__stop_program>
