Release 13.3 - xst O.76xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Reading design: lab2_vhdl.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "lab2_vhdl.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "lab2_vhdl"
Output Format                      : NGC
Target Device                      : xc6vlx240t-1-ff1156

---- Source Options
Top Module Name                    : lab2_vhdl
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Documents and Settings\Embedded Systems Lab\Desktop\lab2_vhdl\lab2_vhdl.vhd" into library work
Parsing entity <lab2_vhdl>.
Parsing architecture <Behavioral> of entity <lab2_vhdl>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <lab2_vhdl> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <lab2_vhdl>.
    Related source file is "c:/documents and settings/embedded systems lab/desktop/lab2_vhdl/lab2_vhdl.vhd".
    Found 32-bit adder for signal <result[31]_GND_6_o_add_106_OUT> created at line 88.
    Found 8-bit subtractor for signal <exponent1> created at line 28.
    Found 8-bit subtractor for signal <exponent2> created at line 29.
    Found 5-bit subtractor for signal <shifts[31]_GND_6_o_sub_7_OUT<4:0>> created at line 74.
    Found 5-bit subtractor for signal <GND_6_o_shifts[31]_sub_32_OUT<4:0>> created at line 76.
    Found 1-bit 20-to-1 multiplexer for signal <shifts[31]_X_6_o_Mux_23_o> created at line 74.
    Found 1-bit 20-to-1 multiplexer for signal <shifts[31]_X_6_o_Mux_24_o> created at line 74.
    Found 1-bit 21-to-1 multiplexer for signal <shifts[31]_X_6_o_Mux_25_o> created at line 74.
    Found 1-bit 21-to-1 multiplexer for signal <shifts[31]_X_6_o_Mux_26_o> created at line 74.
    Found 1-bit 23-to-1 multiplexer for signal <shifts[31]_X_6_o_Mux_27_o> created at line 74.
    Found 1-bit 23-to-1 multiplexer for signal <shifts[31]_X_6_o_Mux_28_o> created at line 74.
    Found 1-bit 23-to-1 multiplexer for signal <shifts[31]_X_6_o_Mux_29_o> created at line 74.
    Found 1-bit 24-to-1 multiplexer for signal <GND_6_o_X_6_o_Mux_33_o> created at line 76.
    Found 1-bit 24-to-1 multiplexer for signal <GND_6_o_X_6_o_Mux_34_o> created at line 76.
    Found 1-bit 23-to-1 multiplexer for signal <GND_6_o_X_6_o_Mux_35_o> created at line 76.
    Found 1-bit 23-to-1 multiplexer for signal <GND_6_o_X_6_o_Mux_36_o> created at line 76.
    Found 1-bit 21-to-1 multiplexer for signal <GND_6_o_X_6_o_Mux_37_o> created at line 76.
    Found 1-bit 21-to-1 multiplexer for signal <GND_6_o_X_6_o_Mux_38_o> created at line 76.
    Found 1-bit 20-to-1 multiplexer for signal <GND_6_o_X_6_o_Mux_39_o> created at line 76.
    Found 1-bit 20-to-1 multiplexer for signal <GND_6_o_X_6_o_Mux_40_o> created at line 76.
    Found 1-bit 17-to-1 multiplexer for signal <GND_6_o_X_6_o_Mux_41_o> created at line 76.
    Found 1-bit 9-to-1 multiplexer for signal <GND_6_o_man[7]_Mux_49_o> created at line 76.
    Found 1-bit 7-to-1 multiplexer for signal <_n0169> created at line 78.
    Found 1-bit 4-to-1 multiplexer for signal <_n0184> created at line 78.
    Found 1-bit 4-to-1 multiplexer for signal <_n0202> created at line 78.
    Found 1-bit 4-to-1 multiplexer for signal <_n0210> created at line 78.
    Found 32-bit comparator greater for signal <shifts[31]_GND_6_o_LessThan_5_o> created at line 71
    Found 32-bit comparator greater for signal <n0036> created at line 75
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred 349 Multiplexer(s).
Unit <lab2_vhdl> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 32-bit adder                                          : 1
 5-bit subtractor                                      : 2
 8-bit subtractor                                      : 2
# Comparators                                          : 2
 32-bit comparator greater                             : 2
# Multiplexers                                         : 349
 1-bit 17-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 321
 1-bit 20-to-1 multiplexer                             : 4
 1-bit 21-to-1 multiplexer                             : 4
 1-bit 23-to-1 multiplexer                             : 5
 1-bit 24-to-1 multiplexer                             : 2
 1-bit 4-to-1 multiplexer                              : 3
 1-bit 7-to-1 multiplexer                              : 1
 1-bit 9-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 5
 8-bit 2-to-1 multiplexer                              : 2

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 32-bit adder                                          : 1
 5-bit subtractor                                      : 2
 8-bit subtractor                                      : 2
# Comparators                                          : 2
 32-bit comparator greater                             : 2
# Multiplexers                                         : 349
 1-bit 17-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 321
 1-bit 20-to-1 multiplexer                             : 4
 1-bit 21-to-1 multiplexer                             : 4
 1-bit 23-to-1 multiplexer                             : 5
 1-bit 24-to-1 multiplexer                             : 2
 1-bit 4-to-1 multiplexer                              : 3
 1-bit 7-to-1 multiplexer                              : 1
 1-bit 9-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 5
 8-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <lab2_vhdl> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block lab2_vhdl, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : lab2_vhdl.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 495
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 4
#      LUT2                        : 8
#      LUT3                        : 57
#      LUT4                        : 32
#      LUT5                        : 79
#      LUT6                        : 208
#      MUXCY                       : 38
#      MUXF7                       : 22
#      VCC                         : 1
#      XORCY                       : 40
# IO Buffers                       : 64
#      IBUF                        : 32
#      OBUF                        : 32

Device utilization summary:
---------------------------

Selected Device : 6vlx240tff1156-1 


Slice Logic Utilization: 
 Number of Slice LUTs:                  393  out of  150720     0%  
    Number used as Logic:               393  out of  150720     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    393
   Number with an unused Flip Flop:     393  out of    393   100%  
   Number with an unused LUT:             0  out of    393     0%  
   Number of fully used LUT-FF pairs:     0  out of    393     0%  
   Number of unique control sets:         0

IO Utilization: 
 Number of IOs:                          64
 Number of bonded IOBs:                  64  out of    600    10%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 7.279ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 637272 / 32
-------------------------------------------------------------------------
Delay:               7.279ns (Levels of Logic = 28)
  Source:            floating<30> (PAD)
  Destination:       fixed<30> (PAD)

  Data Path: floating<30> to fixed<30>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   0.003   0.837  floating_30_IBUF (Msub_exponent1_lut<7>)
     LUT6:I0->O            0   0.068   0.000  Mmux_shifts<7:0>_A11 (Mmux_shifts<0>)
     MUXCY:DI->O           1   0.223   0.000  Mmux_shifts<7:0>_rs_cy<0> (Mmux_shifts<7:0>_rs_cy<0>)
     XORCY:CI->O         126   0.239   0.951  Mmux_shifts<7:0>_rs_xor<1> (Msub_GND_6_o_shifts[31]_sub_32_OUT<4:0>_lut<1>)
     LUT6:I0->O            9   0.068   0.828  GND_6_o_shifts[5]_equal_63_o<5>1 (GND_6_o_shifts[5]_equal_63_o)
     LUT6:I1->O            1   0.068   0.581  Mmux_result155 (Mmux_result154)
     LUT4:I1->O            1   0.068   0.778  Mmux_result157 (Mmux_result156)
     LUT6:I0->O            1   0.068   0.000  Mmux_result158_F (N43)
     MUXF7:I0->O           2   0.245   0.423  Mmux_result158 (Mmux_result8)
     LUT6:I5->O            1   0.068   0.000  n0152<15>1 (n0152<15>)
     MUXCY:S->O            1   0.290   0.000  Madd_result[31]_GND_6_o_add_106_OUT_cy<15> (Madd_result[31]_GND_6_o_add_106_OUT_cy<15>)
     MUXCY:CI->O           1   0.020   0.000  Madd_result[31]_GND_6_o_add_106_OUT_cy<16> (Madd_result[31]_GND_6_o_add_106_OUT_cy<16>)
     MUXCY:CI->O           1   0.020   0.000  Madd_result[31]_GND_6_o_add_106_OUT_cy<17> (Madd_result[31]_GND_6_o_add_106_OUT_cy<17>)
     MUXCY:CI->O           1   0.020   0.000  Madd_result[31]_GND_6_o_add_106_OUT_cy<18> (Madd_result[31]_GND_6_o_add_106_OUT_cy<18>)
     MUXCY:CI->O           1   0.020   0.000  Madd_result[31]_GND_6_o_add_106_OUT_cy<19> (Madd_result[31]_GND_6_o_add_106_OUT_cy<19>)
     MUXCY:CI->O           1   0.020   0.000  Madd_result[31]_GND_6_o_add_106_OUT_cy<20> (Madd_result[31]_GND_6_o_add_106_OUT_cy<20>)
     MUXCY:CI->O           1   0.020   0.000  Madd_result[31]_GND_6_o_add_106_OUT_cy<21> (Madd_result[31]_GND_6_o_add_106_OUT_cy<21>)
     MUXCY:CI->O           1   0.020   0.000  Madd_result[31]_GND_6_o_add_106_OUT_cy<22> (Madd_result[31]_GND_6_o_add_106_OUT_cy<22>)
     MUXCY:CI->O           1   0.020   0.000  Madd_result[31]_GND_6_o_add_106_OUT_cy<23> (Madd_result[31]_GND_6_o_add_106_OUT_cy<23>)
     MUXCY:CI->O           1   0.020   0.000  Madd_result[31]_GND_6_o_add_106_OUT_cy<24> (Madd_result[31]_GND_6_o_add_106_OUT_cy<24>)
     MUXCY:CI->O           1   0.020   0.000  Madd_result[31]_GND_6_o_add_106_OUT_cy<25> (Madd_result[31]_GND_6_o_add_106_OUT_cy<25>)
     MUXCY:CI->O           1   0.020   0.000  Madd_result[31]_GND_6_o_add_106_OUT_cy<26> (Madd_result[31]_GND_6_o_add_106_OUT_cy<26>)
     MUXCY:CI->O           1   0.020   0.000  Madd_result[31]_GND_6_o_add_106_OUT_cy<27> (Madd_result[31]_GND_6_o_add_106_OUT_cy<27>)
     MUXCY:CI->O           1   0.020   0.000  Madd_result[31]_GND_6_o_add_106_OUT_cy<28> (Madd_result[31]_GND_6_o_add_106_OUT_cy<28>)
     MUXCY:CI->O           1   0.020   0.000  Madd_result[31]_GND_6_o_add_106_OUT_cy<29> (Madd_result[31]_GND_6_o_add_106_OUT_cy<29>)
     XORCY:CI->O           1   0.239   0.491  Madd_result[31]_GND_6_o_add_106_OUT_xor<30> (result[31]_GND_6_o_add_106_OUT<30>)
     LUT3:I1->O            1   0.068   0.399  Mmux_fixed241 (fixed_30_OBUF)
     OBUF:I->O                 0.003          fixed_30_OBUF (fixed<30>)
    ----------------------------------------
    Total                      7.279ns (1.991ns logic, 5.288ns route)
                                       (27.4% logic, 72.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 13.22 secs
 
--> 

Total memory usage is 157504 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

