Analysis & Synthesis report for fft_t
Mon Jun 02 10:38:45 2014
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|fft_s2_cur
 12. State Machine - |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|fft_s1_cur
 13. State Machine - |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|sdft
 14. State Machine - |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_111:\gen_cont:bfp_detect|sdet
 15. State Machine - |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_m_k_counter_fft_111:\gen_gt256_mk:ctrl|k_state
 16. State Machine - |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|source_state
 17. State Machine - |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|sink_out_state
 18. State Machine - |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|sink_state
 19. Registers Protected by Synthesis
 20. Registers Removed During Synthesis
 21. Removed Registers Triggering Further Register Optimizations
 22. General Register Statistics
 23. Inverted Register Statistics
 24. Multiplexer Restructuring Statistics (Restructuring Performed)
 25. Source assignments for FIFO:inst8|dcfifo:dcfifo_component
 26. Source assignments for FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated
 27. Source assignments for FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated|a_graycounter_q96:rdptr_g1p
 28. Source assignments for FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated|a_graycounter_f2c:wrptr_g1p
 29. Source assignments for FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated|a_graycounter_g2c:wrptr_gp
 30. Source assignments for FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated|altsyncram_vmu:fifo_ram
 31. Source assignments for FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated|altsyncram_vmu:fifo_ram|altsyncram_abc1:altsyncram18
 32. Source assignments for FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated|dffpipe_c2e:rdaclr
 33. Source assignments for FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated|alt_synch_pipe_0u7:rdfull_reg
 34. Source assignments for FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated|alt_synch_pipe_0u7:rdfull_reg|dffpipe_qu8:dffpipe20
 35. Source assignments for FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated|alt_synch_pipe_kv7:rs_dgwp
 36. Source assignments for FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe22
 37. Source assignments for FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated|alt_synch_pipe_397:wrempty_reg
 38. Source assignments for FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated|alt_synch_pipe_397:wrempty_reg|dffpipe_t98:dffpipe24
 39. Source assignments for FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated|alt_synch_pipe_lv7:ws_dgrp
 40. Source assignments for FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_f09:dffpipe26
 41. Source assignments for fft_conv_pwm:inst3|FFT_DATA_RAM:FFT_DATA_RAM_inst|altsyncram:altsyncram_component|altsyncram_c2p1:auto_generated
 42. Parameter Settings for User Entity Instance: FIFO:inst8|dcfifo:dcfifo_component
 43. Parameter Settings for User Entity Instance: PLL:inst2|altpll:altpll_component
 44. Parameter Settings for User Entity Instance: wave_test_GN:inst12|alt_dspbuilder_clock_GNDZSP37O7:Clock_0
 45. Parameter Settings for User Entity Instance: wave_test_GN:inst12|alt_dspbuilder_signaltapnode_GNHKA4BCYW:SignalTap_II_Node2
 46. Parameter Settings for User Entity Instance: wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps
 47. Parameter Settings for User Entity Instance: wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi
 48. Parameter Settings for User Entity Instance: wave_test_GN:inst12|alt_dspbuilder_port_GNQKRCEYRF:Input_0
 49. Parameter Settings for User Entity Instance: wave_test_GN:inst12|alt_dspbuilder_cast_GNVRAAIRT2:Bus_Conversion
 50. Parameter Settings for User Entity Instance: wave_test_GN:inst12|alt_dspbuilder_cast_GNVRAAIRT2:Bus_Conversion|alt_dspbuilder_SBF:Outputi
 51. Parameter Settings for User Entity Instance: wave_test_GN:inst12|alt_dspbuilder_cast_GNVRAAIRT2:Bus_Conversion|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0
 52. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_clock_GNU4YM7HGX:Clock_0
 53. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_port_GNKA4WYH6P:In9_0
 54. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_port_GNKA4WYH6P:In7_0
 55. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_port_GNKA4WYH6P:In8_0
 56. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_port_GNKA4WYH6P:In5_0
 57. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_port_GNKA4WYH6P:In6_0
 58. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_port_GNKA4WYH6P:In20_0
 59. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_port_GNIBSH2SLZ:Out1_0
 60. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_port_GNKA4WYH6P:In4_0
 61. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_port_GNKA4WYH6P:In3_0
 62. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_port_GNKA4WYH6P:In2_0
 63. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_port_GNKA4WYH6P:In1_0
 64. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2
 65. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi
 66. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3
 67. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi
 68. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_port_GNKA4WYH6P:In19_0
 69. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4
 70. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi
 71. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_port_GNKA4WYH6P:In18_0
 72. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_port_GNKA4WYH6P:In17_0
 73. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_port_GNKA4WYH6P:In16_0
 74. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_port_GNKA4WYH6P:In15_0
 75. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_port_GNKA4WYH6P:In14_0
 76. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add
 77. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi
 78. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1
 79. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi
 80. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_port_GNKA4WYH6P:In13_0
 81. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_port_GNKA4WYH6P:In12_0
 82. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_port_GNKA4WYH6P:In11_0
 83. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_port_GNKA4WYH6P:In10_0
 84. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor
 85. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_1_1
 86. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_1_1|LPM_ADD_SUB:\pip:genaa:U0
 87. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_1_2
 88. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_1_2|LPM_ADD_SUB:\pip:genaa:U0
 89. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_1_3
 90. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_1_3|LPM_ADD_SUB:\pip:genaa:U0
 91. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_2_1
 92. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_2_1|LPM_ADD_SUB:\pip:genaa:U0
 93. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_2_2
 94. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_2_2|LPM_ADD_SUB:\pip:genaa:U0
 95. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_3_1
 96. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_3_1|LPM_ADD_SUB:\pip:genaa:U0
 97. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast0
 98. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast0|alt_dspbuilder_SBF:Outputi
 99. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast0|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0
100. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast1
101. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast1|alt_dspbuilder_SBF:Outputi
102. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast1|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0
103. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast2
104. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast2|alt_dspbuilder_SBF:Outputi
105. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast2|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0
106. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast3
107. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast3|alt_dspbuilder_SBF:Outputi
108. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast3|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0
109. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast4
110. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast4|alt_dspbuilder_SBF:Outputi
111. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast4|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0
112. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast5
113. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast5|alt_dspbuilder_SBF:Outputi
114. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast5|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0
115. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast6
116. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast6|alt_dspbuilder_SBF:Outputi
117. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast6|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0
118. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast7
119. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast7|alt_dspbuilder_SBF:Outputi
120. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast7|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0
121. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast8
122. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast8|alt_dspbuilder_SBF:Outputi
123. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast8|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0
124. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast9
125. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast9|alt_dspbuilder_SBF:Outputi
126. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast9|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0
127. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast10
128. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast10|alt_dspbuilder_SBF:Outputi
129. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast10|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0
130. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast11
131. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast11|alt_dspbuilder_SBF:Outputi
132. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast11|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0
133. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast12
134. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast12|alt_dspbuilder_SBF:Outputi
135. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast12|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0
136. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast13
137. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast13|alt_dspbuilder_SBF:Outputi
138. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast13|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0
139. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast14
140. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast14|alt_dspbuilder_SBF:Outputi
141. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast14|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0
142. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast15
143. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast15|alt_dspbuilder_SBF:Outputi
144. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast15|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0
145. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast16
146. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast16|alt_dspbuilder_SBF:Outputi
147. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast16|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0
148. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast17
149. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast17|alt_dspbuilder_SBF:Outputi
150. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast17|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0
151. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast18
152. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast18|alt_dspbuilder_SBF:Outputi
153. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast18|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0
154. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast19
155. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast19|alt_dspbuilder_SBF:Outputi
156. Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast19|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0
157. Parameter Settings for User Entity Instance: wave_test_GN:inst12|alt_dspbuilder_port_GNSF2ERWE6:Output_0
158. Parameter Settings for User Entity Instance: wave_test_GN:inst12|alt_dspbuilder_cast_GNCE6X6QKU:cast20
159. Parameter Settings for User Entity Instance: wave_test_GN:inst12|alt_dspbuilder_cast_GNCE6X6QKU:cast20|alt_dspbuilder_SBF:Outputi
160. Parameter Settings for User Entity Instance: wave_test_GN:inst12|alt_dspbuilder_cast_GNCE6X6QKU:cast20|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0
161. Parameter Settings for User Entity Instance: fft_conv_pwm:inst3
162. Parameter Settings for User Entity Instance: fft_conv_pwm:inst3|FFT_DATA_RAM:FFT_DATA_RAM_inst|altsyncram:altsyncram_component
163. Parameter Settings for User Entity Instance: LPM_ABS:inst6
164. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
165. Parameter Settings for Inferred Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult1
166. Parameter Settings for Inferred Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult0
167. Parameter Settings for Inferred Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult3
168. Parameter Settings for Inferred Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult2
169. Parameter Settings for Inferred Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult1
170. Parameter Settings for Inferred Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult0
171. Parameter Settings for Inferred Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult3
172. Parameter Settings for Inferred Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult2
173. Parameter Settings for Inferred Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult3
174. Parameter Settings for Inferred Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult2
175. Parameter Settings for Inferred Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult1
176. Parameter Settings for Inferred Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult0
177. Parameter Settings for Inferred Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult3
178. Parameter Settings for Inferred Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult2
179. Parameter Settings for Inferred Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult1
180. Parameter Settings for Inferred Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult0
181. Parameter Settings for Inferred Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult3
182. Parameter Settings for Inferred Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult2
183. Parameter Settings for Inferred Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult1
184. Parameter Settings for Inferred Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult0
185. dcfifo Parameter Settings by Entity Instance
186. altpll Parameter Settings by Entity Instance
187. altsyncram Parameter Settings by Entity Instance
188. lpm_mult Parameter Settings by Entity Instance
189. Port Connectivity Checks: "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut"
190. Port Connectivity Checks: "fft_fifo_design:inst1|fft_control:fft_control"
191. Port Connectivity Checks: "fft_conv_pwm:inst3|FFT_DATA_RAM:FFT_DATA_RAM_inst"
192. Port Connectivity Checks: "wave_test_GN:inst12|alt_dspbuilder_cast_GNCE6X6QKU:cast20|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0"
193. Port Connectivity Checks: "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast0|alt_dspbuilder_SBF:Outputi"
194. Port Connectivity Checks: "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_3_1"
195. Port Connectivity Checks: "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_2_2"
196. Port Connectivity Checks: "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_2_1"
197. Port Connectivity Checks: "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_1_3"
198. Port Connectivity Checks: "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_1_2"
199. Port Connectivity Checks: "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_1_1"
200. Port Connectivity Checks: "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor"
201. Port Connectivity Checks: "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi"
202. Port Connectivity Checks: "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1"
203. Port Connectivity Checks: "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi"
204. Port Connectivity Checks: "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add"
205. Port Connectivity Checks: "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi"
206. Port Connectivity Checks: "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4"
207. Port Connectivity Checks: "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi"
208. Port Connectivity Checks: "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3"
209. Port Connectivity Checks: "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi"
210. Port Connectivity Checks: "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2"
211. Port Connectivity Checks: "wave_test_GN:inst12|alt_dspbuilder_cast_GNVRAAIRT2:Bus_Conversion|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0"
212. Port Connectivity Checks: "wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi"
213. Port Connectivity Checks: "wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps"
214. SignalTap II Logic Analyzer Settings
215. Elapsed Time Per Partition
216. Connections to In-System Debugging Instance "auto_signaltap_0"
217. Analysis & Synthesis Messages
218. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Jun 02 10:38:45 2014       ;
; Quartus II 64-Bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name                      ; fft_t                                       ;
; Top-level Entity Name              ; fft_t                                       ;
; Family                             ; Cyclone II                                  ;
; Total logic elements               ; 5,674                                       ;
;     Total combinational functions  ; 3,939                                       ;
;     Dedicated logic registers      ; 4,452                                       ;
; Total registers                    ; 4452                                        ;
; Total pins                         ; 25                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 241,792                                     ;
; Embedded Multiplier 9-bit elements ; 12                                          ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; fft_t              ; fft_t              ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                              ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                                            ; Library ;
+---------------------------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; filter_50_1_4/alt_dspbuilder_SBF.vhd                          ; yes             ; User VHDL File                         ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/filter_50_1_4/alt_dspbuilder_SBF.vhd                          ;         ;
; filter_50_1_4/alt_dspbuilder_sAltrPropagate.vhd               ; yes             ; User VHDL File                         ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/filter_50_1_4/alt_dspbuilder_sAltrPropagate.vhd               ;         ;
; filter_50_1_4/alt_dspbuilder_multiply_add_GNCEWIYG43.vhd      ; yes             ; User VHDL File                         ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/filter_50_1_4/alt_dspbuilder_multiply_add_GNCEWIYG43.vhd      ;         ;
; filter_50_1_4/alt_dspbuilder_AltMultConst.vhd                 ; yes             ; User VHDL File                         ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/filter_50_1_4/alt_dspbuilder_AltMultConst.vhd                 ;         ;
; filter_50_1_4/alt_dspbuilder_multiply_add_GNEK5HTIJV.vhd      ; yes             ; User VHDL File                         ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/filter_50_1_4/alt_dspbuilder_multiply_add_GNEK5HTIJV.vhd      ;         ;
; filter_50_1_4/alt_dspbuilder_multiply_add_GNKCGS47P2.vhd      ; yes             ; User VHDL File                         ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/filter_50_1_4/alt_dspbuilder_multiply_add_GNKCGS47P2.vhd      ;         ;
; filter_50_1_4/alt_dspbuilder_multiply_add_GNQLBNWQEF.vhd      ; yes             ; User VHDL File                         ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/filter_50_1_4/alt_dspbuilder_multiply_add_GNQLBNWQEF.vhd      ;         ;
; filter_50_1_4/alt_dspbuilder_multiply_add_GNQU5CJA2Z.vhd      ; yes             ; User VHDL File                         ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/filter_50_1_4/alt_dspbuilder_multiply_add_GNQU5CJA2Z.vhd      ;         ;
; filter_50_1_4/alt_dspbuilder_parallel_adder_GNL6TIQJ2F.vhd    ; yes             ; User VHDL File                         ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/filter_50_1_4/alt_dspbuilder_parallel_adder_GNL6TIQJ2F.vhd    ;         ;
; filter_50_1_4/alt_dspbuilder_SAdderSub.vhd                    ; yes             ; User VHDL File                         ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/filter_50_1_4/alt_dspbuilder_SAdderSub.vhd                    ;         ;
; filter_50_1_4/alt_dspbuilder_shifttaps_GNLZ4R7UC4.vhd         ; yes             ; User VHDL File                         ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/filter_50_1_4/alt_dspbuilder_shifttaps_GNLZ4R7UC4.vhd         ;         ;
; filter_50_1_4/alt_dspbuilder_SShiftTap.vhd                    ; yes             ; User VHDL File                         ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/filter_50_1_4/alt_dspbuilder_SShiftTap.vhd                    ;         ;
; PLL.v                                                         ; yes             ; User Wizard-Generated File             ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/PLL.v                                                         ;         ;
; fft_core.v                                                    ; yes             ; User Wizard-Generated File             ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/fft_core.v                                                    ;         ;
; fft-library/fft_pack_fft_111.vhd                              ; yes             ; Encrypted User VHDL File               ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/fft-library/fft_pack_fft_111.vhd                              ;         ;
; fft-library/auk_dspip_math_pkg_fft_111.vhd                    ; yes             ; Encrypted User VHDL File               ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/fft-library/auk_dspip_math_pkg_fft_111.vhd                    ;         ;
; fft-library/auk_dspip_lib_pkg_fft_111.vhd                     ; yes             ; Encrypted User VHDL File               ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/fft-library/auk_dspip_lib_pkg_fft_111.vhd                     ;         ;
; fft-library/auk_dspip_avalon_streaming_source_fft_111.vhd     ; yes             ; Encrypted User VHDL File               ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/fft-library/auk_dspip_avalon_streaming_source_fft_111.vhd     ;         ;
; fft-library/auk_dspip_avalon_streaming_sink_fft_111.vhd       ; yes             ; Encrypted User VHDL File               ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/fft-library/auk_dspip_avalon_streaming_sink_fft_111.vhd       ;         ;
; fft-library/auk_dspip_avalon_streaming_controller_fft_111.vhd ; yes             ; Encrypted User VHDL File               ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/fft-library/auk_dspip_avalon_streaming_controller_fft_111.vhd ;         ;
; fft_t.bdf                                                     ; yes             ; User Block Diagram/Schematic File      ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/fft_t.bdf                                                     ;         ;
; fft_contrl.v                                                  ; yes             ; User Verilog HDL File                  ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/fft_contrl.v                                                  ;         ;
; fft_fifo_design.v                                             ; yes             ; User Verilog HDL File                  ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/fft_fifo_design.v                                             ;         ;
; code_change.v                                                 ; yes             ; User Verilog HDL File                  ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/code_change.v                                                 ;         ;
; FIFO.v                                                        ; yes             ; User Wizard-Generated File             ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/FIFO.v                                                        ;         ;
; FFT_DATA_RAM.v                                                ; yes             ; User Wizard-Generated File             ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/FFT_DATA_RAM.v                                                ;         ;
; fft_conv_pwm.v                                                ; yes             ; User Verilog HDL File                  ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/fft_conv_pwm.v                                                ;         ;
; clk_gen_sample_rate.v                                         ; yes             ; User Verilog HDL File                  ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/clk_gen_sample_rate.v                                         ;         ;
; channel_MUX.v                                                 ; yes             ; User Verilog HDL File                  ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/channel_MUX.v                                                 ;         ;
; spi_slave.v                                                   ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/spi_slave.v                                                   ;         ;
; dcfifo.tdf                                                    ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/dcfifo.tdf                                                                               ;         ;
; lpm_counter.inc                                               ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_counter.inc                                                                          ;         ;
; lpm_add_sub.inc                                               ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                          ;         ;
; altdpram.inc                                                  ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/altdpram.inc                                                                             ;         ;
; a_graycounter.inc                                             ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/a_graycounter.inc                                                                        ;         ;
; a_fefifo.inc                                                  ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/a_fefifo.inc                                                                             ;         ;
; a_gray2bin.inc                                                ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/a_gray2bin.inc                                                                           ;         ;
; dffpipe.inc                                                   ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/dffpipe.inc                                                                              ;         ;
; alt_sync_fifo.inc                                             ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                                        ;         ;
; lpm_compare.inc                                               ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_compare.inc                                                                          ;         ;
; altsyncram_fifo.inc                                           ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                                      ;         ;
; aglobal130.inc                                                ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/aglobal130.inc                                                                           ;         ;
; db/dcfifo_isg1.tdf                                            ; yes             ; Auto-Generated Megafunction            ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/db/dcfifo_isg1.tdf                                            ;         ;
; db/a_graycounter_q96.tdf                                      ; yes             ; Auto-Generated Megafunction            ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/db/a_graycounter_q96.tdf                                      ;         ;
; db/a_graycounter_f2c.tdf                                      ; yes             ; Auto-Generated Megafunction            ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/db/a_graycounter_f2c.tdf                                      ;         ;
; db/a_graycounter_g2c.tdf                                      ; yes             ; Auto-Generated Megafunction            ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/db/a_graycounter_g2c.tdf                                      ;         ;
; db/altsyncram_vmu.tdf                                         ; yes             ; Auto-Generated Megafunction            ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/db/altsyncram_vmu.tdf                                         ;         ;
; db/altsyncram_abc1.tdf                                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/db/altsyncram_abc1.tdf                                        ;         ;
; db/dffpipe_c2e.tdf                                            ; yes             ; Auto-Generated Megafunction            ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/db/dffpipe_c2e.tdf                                            ;         ;
; db/alt_synch_pipe_0u7.tdf                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/db/alt_synch_pipe_0u7.tdf                                     ;         ;
; db/dffpipe_qu8.tdf                                            ; yes             ; Auto-Generated Megafunction            ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/db/dffpipe_qu8.tdf                                            ;         ;
; db/alt_synch_pipe_kv7.tdf                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/db/alt_synch_pipe_kv7.tdf                                     ;         ;
; db/dffpipe_e09.tdf                                            ; yes             ; Auto-Generated Megafunction            ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/db/dffpipe_e09.tdf                                            ;         ;
; db/alt_synch_pipe_397.tdf                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/db/alt_synch_pipe_397.tdf                                     ;         ;
; db/dffpipe_t98.tdf                                            ; yes             ; Auto-Generated Megafunction            ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/db/dffpipe_t98.tdf                                            ;         ;
; db/alt_synch_pipe_lv7.tdf                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/db/alt_synch_pipe_lv7.tdf                                     ;         ;
; db/dffpipe_f09.tdf                                            ; yes             ; Auto-Generated Megafunction            ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/db/dffpipe_f09.tdf                                            ;         ;
; db/cmpr_736.tdf                                               ; yes             ; Auto-Generated Megafunction            ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/db/cmpr_736.tdf                                               ;         ;
; altpll.tdf                                                    ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/altpll.tdf                                                                               ;         ;
; stratix_pll.inc                                               ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/stratix_pll.inc                                                                          ;         ;
; stratixii_pll.inc                                             ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/stratixii_pll.inc                                                                        ;         ;
; cycloneii_pll.inc                                             ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                        ;         ;
; wave_test_gn.vhd                                              ; yes             ; Auto-Found VHDL File                   ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/wave_test_gn.vhd                                              ;         ;
; alt_dspbuilder_clock_gndzsp37o7.vhd                           ; yes             ; Auto-Found VHDL File                   ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/alt_dspbuilder_clock_gndzsp37o7.vhd                           ;         ;
; alt_dspbuilder_signaltapnode_gnhka4bcyw.vhd                   ; yes             ; Auto-Found VHDL File                   ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/alt_dspbuilder_signaltapnode_gnhka4bcyw.vhd                   ;         ;
; alt_dspbuilder_signaltapbit.vhd                               ; yes             ; Auto-Found VHDL File                   ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/alt_dspbuilder_signaltapbit.vhd                               ;         ;
; alt_dspbuilder_port_gnqkrceyrf.vhd                            ; yes             ; Auto-Found VHDL File                   ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/alt_dspbuilder_port_gnqkrceyrf.vhd                            ;         ;
; alt_dspbuilder_cast_gnvraairt2.vhd                            ; yes             ; Auto-Found VHDL File                   ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/alt_dspbuilder_cast_gnvraairt2.vhd                            ;         ;
; wave_test_gn_wave_test_subsystem.vhd                          ; yes             ; Auto-Found VHDL File                   ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/wave_test_gn_wave_test_subsystem.vhd                          ;         ;
; alt_dspbuilder_clock_gnu4ym7hgx.vhd                           ; yes             ; Auto-Found VHDL File                   ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/alt_dspbuilder_clock_gnu4ym7hgx.vhd                           ;         ;
; alt_dspbuilder_port_gnka4wyh6p.vhd                            ; yes             ; Auto-Found VHDL File                   ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/alt_dspbuilder_port_gnka4wyh6p.vhd                            ;         ;
; alt_dspbuilder_port_gnibsh2slz.vhd                            ; yes             ; Auto-Found VHDL File                   ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/alt_dspbuilder_port_gnibsh2slz.vhd                            ;         ;
; lpm_add_sub.tdf                                               ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                                          ;         ;
; addcore.inc                                                   ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/addcore.inc                                                                              ;         ;
; look_add.inc                                                  ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/look_add.inc                                                                             ;         ;
; bypassff.inc                                                  ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/bypassff.inc                                                                             ;         ;
; altshift.inc                                                  ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/altshift.inc                                                                             ;         ;
; alt_stratix_add_sub.inc                                       ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                                  ;         ;
; db/add_sub_gph.tdf                                            ; yes             ; Auto-Generated Megafunction            ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/db/add_sub_gph.tdf                                            ;         ;
; db/add_sub_hph.tdf                                            ; yes             ; Auto-Generated Megafunction            ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/db/add_sub_hph.tdf                                            ;         ;
; db/add_sub_iph.tdf                                            ; yes             ; Auto-Generated Megafunction            ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/db/add_sub_iph.tdf                                            ;         ;
; alt_dspbuilder_cast_gnh6psumcs.vhd                            ; yes             ; Auto-Found VHDL File                   ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/alt_dspbuilder_cast_gnh6psumcs.vhd                            ;         ;
; alt_dspbuilder_port_gnsf2erwe6.vhd                            ; yes             ; Auto-Found VHDL File                   ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/alt_dspbuilder_port_gnsf2erwe6.vhd                            ;         ;
; alt_dspbuilder_cast_gnce6x6qku.vhd                            ; yes             ; Auto-Found VHDL File                   ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/alt_dspbuilder_cast_gnce6x6qku.vhd                            ;         ;
; altsyncram.tdf                                                ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf                                                                           ;         ;
; stratix_ram_block.inc                                         ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                    ;         ;
; lpm_mux.inc                                                   ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                              ;         ;
; lpm_decode.inc                                                ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_decode.inc                                                                           ;         ;
; a_rdenreg.inc                                                 ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                                            ;         ;
; altrom.inc                                                    ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/altrom.inc                                                                               ;         ;
; altram.inc                                                    ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/altram.inc                                                                               ;         ;
; db/altsyncram_c2p1.tdf                                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/db/altsyncram_c2p1.tdf                                        ;         ;
; pwm.v                                                         ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/pwm.v                                                         ;         ;
; clk_pwm.v                                                     ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/clk_pwm.v                                                     ;         ;
; asj_fft_sglstream_fft_111.vhd                                 ; yes             ; Encrypted Auto-Found VHDL File         ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/fft-library/asj_fft_sglstream_fft_111.vhd                     ;         ;
; scfifo.tdf                                                    ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/scfifo.tdf                                                                               ;         ;
; a_regfifo.inc                                                 ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/a_regfifo.inc                                                                            ;         ;
; a_dpfifo.inc                                                  ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/a_dpfifo.inc                                                                             ;         ;
; a_i2fifo.inc                                                  ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/a_i2fifo.inc                                                                             ;         ;
; a_fffifo.inc                                                  ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/a_fffifo.inc                                                                             ;         ;
; a_f2fifo.inc                                                  ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/a_f2fifo.inc                                                                             ;         ;
; db/scfifo_e9h1.tdf                                            ; yes             ; Auto-Generated Megafunction            ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/db/scfifo_e9h1.tdf                                            ;         ;
; db/a_dpfifo_7k81.tdf                                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/db/a_dpfifo_7k81.tdf                                          ;         ;
; db/altsyncram_eof1.tdf                                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/db/altsyncram_eof1.tdf                                        ;         ;
; db/cmpr_un8.tdf                                               ; yes             ; Auto-Generated Megafunction            ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/db/cmpr_un8.tdf                                               ;         ;
; db/cntr_bjb.tdf                                               ; yes             ; Auto-Generated Megafunction            ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/db/cntr_bjb.tdf                                               ;         ;
; db/cntr_oj7.tdf                                               ; yes             ; Auto-Generated Megafunction            ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/db/cntr_oj7.tdf                                               ;         ;
; db/cntr_cjb.tdf                                               ; yes             ; Auto-Generated Megafunction            ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/db/cntr_cjb.tdf                                               ;         ;
; asj_fft_m_k_counter_fft_111.vhd                               ; yes             ; Encrypted Auto-Found VHDL File         ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/fft-library/asj_fft_m_k_counter_fft_111.vhd                   ;         ;
; asj_fft_tdl_bit_rst_fft_111.vhd                               ; yes             ; Encrypted Auto-Found VHDL File         ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/fft-library/asj_fft_tdl_bit_rst_fft_111.vhd                   ;         ;
; asj_fft_wrengen_fft_111.vhd                                   ; yes             ; Encrypted Auto-Found VHDL File         ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/fft-library/asj_fft_wrengen_fft_111.vhd                       ;         ;
; asj_fft_in_write_sgl_fft_111.vhd                              ; yes             ; Encrypted Auto-Found VHDL File         ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/fft-library/asj_fft_in_write_sgl_fft_111.vhd                  ;         ;
; asj_fft_cnt_ctrl_fft_111.vhd                                  ; yes             ; Encrypted Auto-Found VHDL File         ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/fft-library/asj_fft_cnt_ctrl_fft_111.vhd                      ;         ;
; asj_fft_4dp_ram_fft_111.vhd                                   ; yes             ; Encrypted Auto-Found VHDL File         ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/fft-library/asj_fft_4dp_ram_fft_111.vhd                       ;         ;
; asj_fft_data_ram_fft_111.vhd                                  ; yes             ; Encrypted Auto-Found VHDL File         ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/fft-library/asj_fft_data_ram_fft_111.vhd                      ;         ;
; db/altsyncram_iju3.tdf                                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/db/altsyncram_iju3.tdf                                        ;         ;
; asj_fft_dataadgen_fft_111.vhd                                 ; yes             ; Encrypted Auto-Found VHDL File         ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/fft-library/asj_fft_dataadgen_fft_111.vhd                     ;         ;
; asj_fft_cxb_addr_fft_111.vhd                                  ; yes             ; Encrypted Auto-Found VHDL File         ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/fft-library/asj_fft_cxb_addr_fft_111.vhd                      ;         ;
; asj_fft_tdl_fft_111.vhd                                       ; yes             ; Encrypted Auto-Found VHDL File         ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/fft-library/asj_fft_tdl_fft_111.vhd                           ;         ;
; asj_fft_wrswgen_fft_111.vhd                                   ; yes             ; Encrypted Auto-Found VHDL File         ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/fft-library/asj_fft_wrswgen_fft_111.vhd                       ;         ;
; asj_fft_cxb_data_fft_111.vhd                                  ; yes             ; Encrypted Auto-Found VHDL File         ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/fft-library/asj_fft_cxb_data_fft_111.vhd                      ;         ;
; asj_fft_cxb_data_r_fft_111.vhd                                ; yes             ; Encrypted Auto-Found VHDL File         ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/fft-library/asj_fft_cxb_data_r_fft_111.vhd                    ;         ;
; asj_fft_dft_bfp_fft_111.vhd                                   ; yes             ; Encrypted Auto-Found VHDL File         ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/fft-library/asj_fft_dft_bfp_fft_111.vhd                       ;         ;
; asj_fft_pround_fft_111.vhd                                    ; yes             ; Encrypted Auto-Found VHDL File         ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/fft-library/asj_fft_pround_fft_111.vhd                        ;         ;
; db/add_sub_uij.tdf                                            ; yes             ; Auto-Generated Megafunction            ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/db/add_sub_uij.tdf                                            ;         ;
; asj_fft_bfp_i_fft_111.vhd                                     ; yes             ; Encrypted Auto-Found VHDL File         ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/fft-library/asj_fft_bfp_i_fft_111.vhd                         ;         ;
; asj_fft_bfp_o_fft_111.vhd                                     ; yes             ; Encrypted Auto-Found VHDL File         ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/fft-library/asj_fft_bfp_o_fft_111.vhd                         ;         ;
; asj_fft_tdl_bit_fft_111.vhd                                   ; yes             ; Encrypted Auto-Found VHDL File         ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/fft-library/asj_fft_tdl_bit_fft_111.vhd                       ;         ;
; asj_fft_bfp_o_1pt_fft_111.vhd                                 ; yes             ; Encrypted Auto-Found VHDL File         ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/fft-library/asj_fft_bfp_o_1pt_fft_111.vhd                     ;         ;
; asj_fft_cmult_std_fft_111.vhd                                 ; yes             ; Encrypted Auto-Found VHDL File         ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/fft-library/asj_fft_cmult_std_fft_111.vhd                     ;         ;
; asj_fft_mult_add_fft_111.vhd                                  ; yes             ; Encrypted Auto-Found VHDL File         ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/fft-library/asj_fft_mult_add_fft_111.vhd                      ;         ;
; altmult_add.tdf                                               ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/altmult_add.tdf                                                                          ;         ;
; stratix_mac_mult.inc                                          ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/stratix_mac_mult.inc                                                                     ;         ;
; stratix_mac_out.inc                                           ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/stratix_mac_out.inc                                                                      ;         ;
; db/mult_add_s5f2.tdf                                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/db/mult_add_s5f2.tdf                                          ;         ;
; db/ded_mult_7v81.tdf                                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/db/ded_mult_7v81.tdf                                          ;         ;
; db/dffpipe_b3c.tdf                                            ; yes             ; Auto-Generated Megafunction            ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/db/dffpipe_b3c.tdf                                            ;         ;
; db/mult_add_r4f2.tdf                                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/db/mult_add_r4f2.tdf                                          ;         ;
; db/add_sub_4jj.tdf                                            ; yes             ; Auto-Generated Megafunction            ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/db/add_sub_4jj.tdf                                            ;         ;
; asj_fft_bfp_ctrl_fft_111.vhd                                  ; yes             ; Encrypted Auto-Found VHDL File         ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/fft-library/asj_fft_bfp_ctrl_fft_111.vhd                      ;         ;
; asj_fft_twadgen_fft_111.vhd                                   ; yes             ; Encrypted Auto-Found VHDL File         ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/fft-library/asj_fft_twadgen_fft_111.vhd                       ;         ;
; asj_fft_3dp_rom_fft_111.vhd                                   ; yes             ; Encrypted Auto-Found VHDL File         ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/fft-library/asj_fft_3dp_rom_fft_111.vhd                       ;         ;
; twid_rom_fft_111.vhd                                          ; yes             ; Encrypted Auto-Found VHDL File         ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/fft-library/twid_rom_fft_111.vhd                              ;         ;
; db/altsyncram_1g91.tdf                                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/db/altsyncram_1g91.tdf                                        ;         ;
; fft_core_1n1024sin.hex                                        ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/fft_core_1n1024sin.hex                                        ;         ;
; db/altsyncram_2g91.tdf                                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/db/altsyncram_2g91.tdf                                        ;         ;
; fft_core_2n1024sin.hex                                        ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/fft_core_2n1024sin.hex                                        ;         ;
; db/altsyncram_3g91.tdf                                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/db/altsyncram_3g91.tdf                                        ;         ;
; fft_core_3n1024sin.hex                                        ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/fft_core_3n1024sin.hex                                        ;         ;
; db/altsyncram_sf91.tdf                                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/db/altsyncram_sf91.tdf                                        ;         ;
; fft_core_1n1024cos.hex                                        ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/fft_core_1n1024cos.hex                                        ;         ;
; db/altsyncram_tf91.tdf                                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/db/altsyncram_tf91.tdf                                        ;         ;
; fft_core_2n1024cos.hex                                        ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/fft_core_2n1024cos.hex                                        ;         ;
; db/altsyncram_uf91.tdf                                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/db/altsyncram_uf91.tdf                                        ;         ;
; fft_core_3n1024cos.hex                                        ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/fft_core_3n1024cos.hex                                        ;         ;
; asj_fft_lpprdadgen_fft_111.vhd                                ; yes             ; Encrypted Auto-Found VHDL File         ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/fft-library/asj_fft_lpprdadgen_fft_111.vhd                    ;         ;
; asj_fft_tdl_rst_fft_111.vhd                                   ; yes             ; Encrypted Auto-Found VHDL File         ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/fft-library/asj_fft_tdl_rst_fft_111.vhd                       ;         ;
; asj_fft_lpp_serial_fft_111.vhd                                ; yes             ; Encrypted Auto-Found VHDL File         ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/fft-library/asj_fft_lpp_serial_fft_111.vhd                    ;         ;
; lpm_abs.tdf                                                   ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_abs.tdf                                                                              ;         ;
; db/add_sub_4sc.tdf                                            ; yes             ; Auto-Generated Megafunction            ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/db/add_sub_4sc.tdf                                            ;         ;
; sld_signaltap.vhd                                             ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                        ;         ;
; sld_signaltap_impl.vhd                                        ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                   ;         ;
; sld_ela_control.vhd                                           ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                      ;         ;
; lpm_shiftreg.tdf                                              ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                         ;         ;
; lpm_constant.inc                                              ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_constant.inc                                                                         ;         ;
; dffeea.inc                                                    ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/dffeea.inc                                                                               ;         ;
; sld_mbpmg.vhd                                                 ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                            ;         ;
; sld_ela_trigger_flow_mgr.vhd                                  ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                             ;         ;
; sld_buffer_manager.vhd                                        ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                   ;         ;
; db/altsyncram_ks14.tdf                                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/db/altsyncram_ks14.tdf                                        ;         ;
; db/altsyncram_sgq1.tdf                                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/db/altsyncram_sgq1.tdf                                        ;         ;
; altdpram.tdf                                                  ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/altdpram.tdf                                                                             ;         ;
; memmodes.inc                                                  ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/others/maxplus2/memmodes.inc                                                                           ;         ;
; a_hdffe.inc                                                   ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/a_hdffe.inc                                                                              ;         ;
; alt_le_rden_reg.inc                                           ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                      ;         ;
; altsyncram.inc                                                ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.inc                                                                           ;         ;
; lpm_mux.tdf                                                   ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_mux.tdf                                                                              ;         ;
; muxlut.inc                                                    ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/muxlut.inc                                                                               ;         ;
; db/mux_boc.tdf                                                ; yes             ; Auto-Generated Megafunction            ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/db/mux_boc.tdf                                                ;         ;
; lpm_decode.tdf                                                ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_decode.tdf                                                                           ;         ;
; declut.inc                                                    ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/declut.inc                                                                               ;         ;
; db/decode_rqf.tdf                                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/db/decode_rqf.tdf                                             ;         ;
; lpm_counter.tdf                                               ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_counter.tdf                                                                          ;         ;
; cmpconst.inc                                                  ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/cmpconst.inc                                                                             ;         ;
; alt_counter_stratix.inc                                       ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                  ;         ;
; db/cntr_0ci.tdf                                               ; yes             ; Auto-Generated Megafunction            ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/db/cntr_0ci.tdf                                               ;         ;
; db/cmpr_acc.tdf                                               ; yes             ; Auto-Generated Megafunction            ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/db/cmpr_acc.tdf                                               ;         ;
; db/cntr_45j.tdf                                               ; yes             ; Auto-Generated Megafunction            ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/db/cntr_45j.tdf                                               ;         ;
; db/cntr_ubi.tdf                                               ; yes             ; Auto-Generated Megafunction            ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/db/cntr_ubi.tdf                                               ;         ;
; db/cmpr_9cc.tdf                                               ; yes             ; Auto-Generated Megafunction            ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/db/cmpr_9cc.tdf                                               ;         ;
; db/cntr_gui.tdf                                               ; yes             ; Auto-Generated Megafunction            ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/db/cntr_gui.tdf                                               ;         ;
; db/cmpr_5cc.tdf                                               ; yes             ; Auto-Generated Megafunction            ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/db/cmpr_5cc.tdf                                               ;         ;
; sld_rom_sr.vhd                                                ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                           ;         ;
; sld_hub.vhd                                                   ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/sld_hub.vhd                                                                              ;         ;
; sld_jtag_hub.vhd                                              ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                         ;         ;
; lpm_mult.tdf                                                  ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf                                                                             ;         ;
; multcore.inc                                                  ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/multcore.inc                                                                             ;         ;
; multcore.tdf                                                  ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/multcore.tdf                                                                             ;         ;
; csa_add.inc                                                   ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/csa_add.inc                                                                              ;         ;
; mpar_add.inc                                                  ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/mpar_add.inc                                                                             ;         ;
; muleabz.inc                                                   ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/muleabz.inc                                                                              ;         ;
; mul_lfrg.inc                                                  ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/mul_lfrg.inc                                                                             ;         ;
; mul_boothc.inc                                                ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/mul_boothc.inc                                                                           ;         ;
; alt_ded_mult.inc                                              ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/alt_ded_mult.inc                                                                         ;         ;
; alt_ded_mult_y.inc                                            ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/alt_ded_mult_y.inc                                                                       ;         ;
; mpar_add.tdf                                                  ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/mpar_add.tdf                                                                             ;         ;
; db/add_sub_qah.tdf                                            ; yes             ; Auto-Generated Megafunction            ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/db/add_sub_qah.tdf                                            ;         ;
; altshift.tdf                                                  ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/altshift.tdf                                                                             ;         ;
; db/add_sub_3ch.tdf                                            ; yes             ; Auto-Generated Megafunction            ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/db/add_sub_3ch.tdf                                            ;         ;
; db/add_sub_m3h.tdf                                            ; yes             ; Auto-Generated Megafunction            ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/db/add_sub_m3h.tdf                                            ;         ;
; db/add_sub_rfh.tdf                                            ; yes             ; Auto-Generated Megafunction            ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/db/add_sub_rfh.tdf                                            ;         ;
; db/add_sub_4ch.tdf                                            ; yes             ; Auto-Generated Megafunction            ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/db/add_sub_4ch.tdf                                            ;         ;
+---------------------------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                           ;
+---------------------------------------------+-----------------------------------------+
; Resource                                    ; Usage                                   ;
+---------------------------------------------+-----------------------------------------+
; Estimated Total logic elements              ; 5,674                                   ;
;                                             ;                                         ;
; Total combinational functions               ; 3939                                    ;
; Logic element usage by number of LUT inputs ;                                         ;
;     -- 4 input functions                    ; 913                                     ;
;     -- 3 input functions                    ; 1662                                    ;
;     -- <=2 input functions                  ; 1364                                    ;
;                                             ;                                         ;
; Logic elements by mode                      ;                                         ;
;     -- normal mode                          ; 2630                                    ;
;     -- arithmetic mode                      ; 1309                                    ;
;                                             ;                                         ;
; Total registers                             ; 4452                                    ;
;     -- Dedicated logic registers            ; 4452                                    ;
;     -- I/O registers                        ; 0                                       ;
;                                             ;                                         ;
; I/O pins                                    ; 25                                      ;
; Total memory bits                           ; 241792                                  ;
; Embedded Multiplier 9-bit elements          ; 12                                      ;
; Total PLLs                                  ; 1                                       ;
;     -- PLLs                                 ; 1                                       ;
;                                             ;                                         ;
; Maximum fan-out node                        ; clk_gen_sample_rate:inst11|clk_samp_rat ;
; Maximum fan-out                             ; 4067                                    ;
; Total fan-out                               ; 32348                                   ;
; Average fan-out                             ; 3.67                                    ;
+---------------------------------------------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                            ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                        ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |fft_t                                                                                                                ; 3939 (1)          ; 4452 (0)     ; 241792      ; 12           ; 12      ; 0         ; 25   ; 0            ; |fft_t                                                                                                                                                                                                                                                                                                                                                     ;              ;
;    |FIFO:inst8|                                                                                                       ; 71 (0)            ; 82 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|FIFO:inst8                                                                                                                                                                                                                                                                                                                                          ;              ;
;       |dcfifo:dcfifo_component|                                                                                       ; 71 (0)            ; 82 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|FIFO:inst8|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                  ;              ;
;          |dcfifo_isg1:auto_generated|                                                                                 ; 71 (2)            ; 82 (25)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated                                                                                                                                                                                                                                                                                       ;              ;
;             |a_graycounter_g2c:wrptr_gp|                                                                              ; 27 (27)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated|a_graycounter_g2c:wrptr_gp                                                                                                                                                                                                                                                            ;              ;
;             |a_graycounter_q96:rdptr_g1p|                                                                             ; 26 (26)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated|a_graycounter_q96:rdptr_g1p                                                                                                                                                                                                                                                           ;              ;
;             |alt_synch_pipe_kv7:rs_dgwp|                                                                              ; 0 (0)             ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated|alt_synch_pipe_kv7:rs_dgwp                                                                                                                                                                                                                                                            ;              ;
;                |dffpipe_e09:dffpipe22|                                                                                ; 0 (0)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe22                                                                                                                                                                                                                                      ;              ;
;             |alt_synch_pipe_lv7:ws_dgrp|                                                                              ; 0 (0)             ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated|alt_synch_pipe_lv7:ws_dgrp                                                                                                                                                                                                                                                            ;              ;
;                |dffpipe_f09:dffpipe26|                                                                                ; 0 (0)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_f09:dffpipe26                                                                                                                                                                                                                                      ;              ;
;             |altsyncram_vmu:fifo_ram|                                                                                 ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated|altsyncram_vmu:fifo_ram                                                                                                                                                                                                                                                               ;              ;
;                |altsyncram_abc1:altsyncram18|                                                                         ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated|altsyncram_vmu:fifo_ram|altsyncram_abc1:altsyncram18                                                                                                                                                                                                                                  ;              ;
;             |cmpr_736:rdempty_eq_comp|                                                                                ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated|cmpr_736:rdempty_eq_comp                                                                                                                                                                                                                                                              ;              ;
;             |cmpr_736:wrfull_eq_comp|                                                                                 ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated|cmpr_736:wrfull_eq_comp                                                                                                                                                                                                                                                               ;              ;
;             |dffpipe_c2e:rdaclr|                                                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated|dffpipe_c2e:rdaclr                                                                                                                                                                                                                                                                    ;              ;
;    |PLL:inst2|                                                                                                        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|PLL:inst2                                                                                                                                                                                                                                                                                                                                           ;              ;
;       |altpll:altpll_component|                                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|PLL:inst2|altpll:altpll_component                                                                                                                                                                                                                                                                                                                   ;              ;
;    |SPI_Slave:inst5|                                                                                                  ; 26 (26)           ; 36 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|SPI_Slave:inst5                                                                                                                                                                                                                                                                                                                                     ;              ;
;    |channel_MUX:inst14|                                                                                               ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|channel_MUX:inst14                                                                                                                                                                                                                                                                                                                                  ;              ;
;    |clk_gen_sample_rate:inst11|                                                                                       ; 24 (24)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|clk_gen_sample_rate:inst11                                                                                                                                                                                                                                                                                                                          ;              ;
;    |fft_conv_pwm:inst3|                                                                                               ; 353 (41)          ; 307 (114)    ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_conv_pwm:inst3                                                                                                                                                                                                                                                                                                                                  ;              ;
;       |FFT_DATA_RAM:FFT_DATA_RAM_inst|                                                                                ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_conv_pwm:inst3|FFT_DATA_RAM:FFT_DATA_RAM_inst                                                                                                                                                                                                                                                                                                   ;              ;
;          |altsyncram:altsyncram_component|                                                                            ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_conv_pwm:inst3|FFT_DATA_RAM:FFT_DATA_RAM_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                   ;              ;
;             |altsyncram_c2p1:auto_generated|                                                                          ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_conv_pwm:inst3|FFT_DATA_RAM:FFT_DATA_RAM_inst|altsyncram:altsyncram_component|altsyncram_c2p1:auto_generated                                                                                                                                                                                                                                    ;              ;
;       |pwm:led0|                                                                                                      ; 32 (11)           ; 23 (9)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_conv_pwm:inst3|pwm:led0                                                                                                                                                                                                                                                                                                                         ;              ;
;          |clk_pwm:clk_pwm|                                                                                            ; 21 (21)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm                                                                                                                                                                                                                                                                                                         ;              ;
;       |pwm:led10|                                                                                                     ; 18 (17)           ; 10 (9)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_conv_pwm:inst3|pwm:led10                                                                                                                                                                                                                                                                                                                        ;              ;
;          |clk_pwm:clk_pwm|                                                                                            ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_conv_pwm:inst3|pwm:led10|clk_pwm:clk_pwm                                                                                                                                                                                                                                                                                                        ;              ;
;       |pwm:led11|                                                                                                     ; 18 (17)           ; 10 (9)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_conv_pwm:inst3|pwm:led11                                                                                                                                                                                                                                                                                                                        ;              ;
;          |clk_pwm:clk_pwm|                                                                                            ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_conv_pwm:inst3|pwm:led11|clk_pwm:clk_pwm                                                                                                                                                                                                                                                                                                        ;              ;
;       |pwm:led12|                                                                                                     ; 18 (17)           ; 10 (9)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_conv_pwm:inst3|pwm:led12                                                                                                                                                                                                                                                                                                                        ;              ;
;          |clk_pwm:clk_pwm|                                                                                            ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_conv_pwm:inst3|pwm:led12|clk_pwm:clk_pwm                                                                                                                                                                                                                                                                                                        ;              ;
;       |pwm:led13|                                                                                                     ; 18 (17)           ; 10 (9)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_conv_pwm:inst3|pwm:led13                                                                                                                                                                                                                                                                                                                        ;              ;
;          |clk_pwm:clk_pwm|                                                                                            ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_conv_pwm:inst3|pwm:led13|clk_pwm:clk_pwm                                                                                                                                                                                                                                                                                                        ;              ;
;       |pwm:led14|                                                                                                     ; 18 (17)           ; 10 (9)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_conv_pwm:inst3|pwm:led14                                                                                                                                                                                                                                                                                                                        ;              ;
;          |clk_pwm:clk_pwm|                                                                                            ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_conv_pwm:inst3|pwm:led14|clk_pwm:clk_pwm                                                                                                                                                                                                                                                                                                        ;              ;
;       |pwm:led15|                                                                                                     ; 18 (17)           ; 10 (9)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_conv_pwm:inst3|pwm:led15                                                                                                                                                                                                                                                                                                                        ;              ;
;          |clk_pwm:clk_pwm|                                                                                            ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_conv_pwm:inst3|pwm:led15|clk_pwm:clk_pwm                                                                                                                                                                                                                                                                                                        ;              ;
;       |pwm:led16|                                                                                                     ; 18 (17)           ; 10 (9)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_conv_pwm:inst3|pwm:led16                                                                                                                                                                                                                                                                                                                        ;              ;
;          |clk_pwm:clk_pwm|                                                                                            ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_conv_pwm:inst3|pwm:led16|clk_pwm:clk_pwm                                                                                                                                                                                                                                                                                                        ;              ;
;       |pwm:led17|                                                                                                     ; 22 (17)           ; 10 (9)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_conv_pwm:inst3|pwm:led17                                                                                                                                                                                                                                                                                                                        ;              ;
;          |clk_pwm:clk_pwm|                                                                                            ; 5 (5)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_conv_pwm:inst3|pwm:led17|clk_pwm:clk_pwm                                                                                                                                                                                                                                                                                                        ;              ;
;       |pwm:led1|                                                                                                      ; 12 (11)           ; 10 (9)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_conv_pwm:inst3|pwm:led1                                                                                                                                                                                                                                                                                                                         ;              ;
;          |clk_pwm:clk_pwm|                                                                                            ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_conv_pwm:inst3|pwm:led1|clk_pwm:clk_pwm                                                                                                                                                                                                                                                                                                         ;              ;
;       |pwm:led2|                                                                                                      ; 12 (11)           ; 10 (9)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_conv_pwm:inst3|pwm:led2                                                                                                                                                                                                                                                                                                                         ;              ;
;          |clk_pwm:clk_pwm|                                                                                            ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_conv_pwm:inst3|pwm:led2|clk_pwm:clk_pwm                                                                                                                                                                                                                                                                                                         ;              ;
;       |pwm:led3|                                                                                                      ; 12 (11)           ; 10 (9)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_conv_pwm:inst3|pwm:led3                                                                                                                                                                                                                                                                                                                         ;              ;
;          |clk_pwm:clk_pwm|                                                                                            ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_conv_pwm:inst3|pwm:led3|clk_pwm:clk_pwm                                                                                                                                                                                                                                                                                                         ;              ;
;       |pwm:led4|                                                                                                      ; 18 (17)           ; 10 (9)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_conv_pwm:inst3|pwm:led4                                                                                                                                                                                                                                                                                                                         ;              ;
;          |clk_pwm:clk_pwm|                                                                                            ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_conv_pwm:inst3|pwm:led4|clk_pwm:clk_pwm                                                                                                                                                                                                                                                                                                         ;              ;
;       |pwm:led5|                                                                                                      ; 12 (11)           ; 10 (9)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_conv_pwm:inst3|pwm:led5                                                                                                                                                                                                                                                                                                                         ;              ;
;          |clk_pwm:clk_pwm|                                                                                            ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_conv_pwm:inst3|pwm:led5|clk_pwm:clk_pwm                                                                                                                                                                                                                                                                                                         ;              ;
;       |pwm:led6|                                                                                                      ; 18 (17)           ; 10 (9)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_conv_pwm:inst3|pwm:led6                                                                                                                                                                                                                                                                                                                         ;              ;
;          |clk_pwm:clk_pwm|                                                                                            ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_conv_pwm:inst3|pwm:led6|clk_pwm:clk_pwm                                                                                                                                                                                                                                                                                                         ;              ;
;       |pwm:led7|                                                                                                      ; 12 (11)           ; 10 (9)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_conv_pwm:inst3|pwm:led7                                                                                                                                                                                                                                                                                                                         ;              ;
;          |clk_pwm:clk_pwm|                                                                                            ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_conv_pwm:inst3|pwm:led7|clk_pwm:clk_pwm                                                                                                                                                                                                                                                                                                         ;              ;
;       |pwm:led8|                                                                                                      ; 18 (17)           ; 10 (9)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_conv_pwm:inst3|pwm:led8                                                                                                                                                                                                                                                                                                                         ;              ;
;          |clk_pwm:clk_pwm|                                                                                            ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_conv_pwm:inst3|pwm:led8|clk_pwm:clk_pwm                                                                                                                                                                                                                                                                                                         ;              ;
;       |pwm:led9|                                                                                                      ; 18 (17)           ; 10 (9)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_conv_pwm:inst3|pwm:led9                                                                                                                                                                                                                                                                                                                         ;              ;
;          |clk_pwm:clk_pwm|                                                                                            ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_conv_pwm:inst3|pwm:led9|clk_pwm:clk_pwm                                                                                                                                                                                                                                                                                                         ;              ;
;    |fft_fifo_design:inst1|                                                                                            ; 2155 (25)         ; 2631 (22)    ; 77952       ; 12           ; 12      ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1                                                                                                                                                                                                                                                                                                                               ;              ;
;       |fft_control:fft_control|                                                                                       ; 2130 (0)          ; 2609 (0)     ; 77952       ; 12           ; 12      ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control                                                                                                                                                                                                                                                                                                       ;              ;
;          |fft_core:dut|                                                                                               ; 2130 (0)          ; 2609 (0)     ; 77952       ; 12           ; 12      ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut                                                                                                                                                                                                                                                                                          ;              ;
;             |asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|                                                ; 2130 (293)        ; 2609 (338)   ; 77952       ; 12           ; 12      ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst                                                                                                                                                                                                                                 ;              ;
;                |asj_fft_3dp_rom_fft_111:twrom|                                                                        ; 0 (0)             ; 0 (0)        ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom                                                                                                                                                                                                   ;              ;
;                   |twid_rom_fft_111:\gen_M4K:cos_1n|                                                                  ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:cos_1n                                                                                                                                                                  ;              ;
;                      |altsyncram:\gen_auto:altsyncram_component|                                                      ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:cos_1n|altsyncram:\gen_auto:altsyncram_component                                                                                                                        ;              ;
;                         |altsyncram_sf91:auto_generated|                                                              ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:cos_1n|altsyncram:\gen_auto:altsyncram_component|altsyncram_sf91:auto_generated                                                                                         ;              ;
;                   |twid_rom_fft_111:\gen_M4K:cos_2n|                                                                  ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:cos_2n                                                                                                                                                                  ;              ;
;                      |altsyncram:\gen_auto:altsyncram_component|                                                      ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:cos_2n|altsyncram:\gen_auto:altsyncram_component                                                                                                                        ;              ;
;                         |altsyncram_tf91:auto_generated|                                                              ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:cos_2n|altsyncram:\gen_auto:altsyncram_component|altsyncram_tf91:auto_generated                                                                                         ;              ;
;                   |twid_rom_fft_111:\gen_M4K:cos_3n|                                                                  ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:cos_3n                                                                                                                                                                  ;              ;
;                      |altsyncram:\gen_auto:altsyncram_component|                                                      ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:cos_3n|altsyncram:\gen_auto:altsyncram_component                                                                                                                        ;              ;
;                         |altsyncram_uf91:auto_generated|                                                              ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:cos_3n|altsyncram:\gen_auto:altsyncram_component|altsyncram_uf91:auto_generated                                                                                         ;              ;
;                   |twid_rom_fft_111:\gen_M4K:sin_1n|                                                                  ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:sin_1n                                                                                                                                                                  ;              ;
;                      |altsyncram:\gen_auto:altsyncram_component|                                                      ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:sin_1n|altsyncram:\gen_auto:altsyncram_component                                                                                                                        ;              ;
;                         |altsyncram_1g91:auto_generated|                                                              ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:sin_1n|altsyncram:\gen_auto:altsyncram_component|altsyncram_1g91:auto_generated                                                                                         ;              ;
;                   |twid_rom_fft_111:\gen_M4K:sin_2n|                                                                  ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:sin_2n                                                                                                                                                                  ;              ;
;                      |altsyncram:\gen_auto:altsyncram_component|                                                      ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:sin_2n|altsyncram:\gen_auto:altsyncram_component                                                                                                                        ;              ;
;                         |altsyncram_2g91:auto_generated|                                                              ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:sin_2n|altsyncram:\gen_auto:altsyncram_component|altsyncram_2g91:auto_generated                                                                                         ;              ;
;                   |twid_rom_fft_111:\gen_M4K:sin_3n|                                                                  ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:sin_3n                                                                                                                                                                  ;              ;
;                      |altsyncram:\gen_auto:altsyncram_component|                                                      ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:sin_3n|altsyncram:\gen_auto:altsyncram_component                                                                                                                        ;              ;
;                         |altsyncram_3g91:auto_generated|                                                              ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:sin_3n|altsyncram:\gen_auto:altsyncram_component|altsyncram_3g91:auto_generated                                                                                         ;              ;
;                |asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_C|                                                        ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_C                                                                                                                                                                                   ;              ;
;                   |asj_fft_data_ram_fft_111:\gen_rams:0:dat_A|                                                        ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_111:\gen_rams:0:dat_A                                                                                                                                        ;              ;
;                      |altsyncram:\gen_M4K:altsyncram_component|                                                       ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_111:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                               ;              ;
;                         |altsyncram_iju3:auto_generated|                                                              ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_111:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_iju3:auto_generated                                                                ;              ;
;                   |asj_fft_data_ram_fft_111:\gen_rams:1:dat_A|                                                        ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_111:\gen_rams:1:dat_A                                                                                                                                        ;              ;
;                      |altsyncram:\gen_M4K:altsyncram_component|                                                       ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_111:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                               ;              ;
;                         |altsyncram_iju3:auto_generated|                                                              ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_111:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_iju3:auto_generated                                                                ;              ;
;                   |asj_fft_data_ram_fft_111:\gen_rams:2:dat_A|                                                        ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_111:\gen_rams:2:dat_A                                                                                                                                        ;              ;
;                      |altsyncram:\gen_M4K:altsyncram_component|                                                       ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_111:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                               ;              ;
;                         |altsyncram_iju3:auto_generated|                                                              ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_111:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_iju3:auto_generated                                                                ;              ;
;                   |asj_fft_data_ram_fft_111:\gen_rams:3:dat_A|                                                        ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_111:\gen_rams:3:dat_A                                                                                                                                        ;              ;
;                      |altsyncram:\gen_M4K:altsyncram_component|                                                       ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_111:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                               ;              ;
;                         |altsyncram_iju3:auto_generated|                                                              ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_111:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_iju3:auto_generated                                                                ;              ;
;                |asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_D|                                                        ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_D                                                                                                                                                                                   ;              ;
;                   |asj_fft_data_ram_fft_111:\gen_rams:0:dat_A|                                                        ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_111:\gen_rams:0:dat_A                                                                                                                                        ;              ;
;                      |altsyncram:\gen_M4K:altsyncram_component|                                                       ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_111:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                               ;              ;
;                         |altsyncram_iju3:auto_generated|                                                              ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_111:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_iju3:auto_generated                                                                ;              ;
;                   |asj_fft_data_ram_fft_111:\gen_rams:1:dat_A|                                                        ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_111:\gen_rams:1:dat_A                                                                                                                                        ;              ;
;                      |altsyncram:\gen_M4K:altsyncram_component|                                                       ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_111:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                               ;              ;
;                         |altsyncram_iju3:auto_generated|                                                              ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_111:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_iju3:auto_generated                                                                ;              ;
;                   |asj_fft_data_ram_fft_111:\gen_rams:2:dat_A|                                                        ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_111:\gen_rams:2:dat_A                                                                                                                                        ;              ;
;                      |altsyncram:\gen_M4K:altsyncram_component|                                                       ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_111:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                               ;              ;
;                         |altsyncram_iju3:auto_generated|                                                              ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_111:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_iju3:auto_generated                                                                ;              ;
;                   |asj_fft_data_ram_fft_111:\gen_rams:3:dat_A|                                                        ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_111:\gen_rams:3:dat_A                                                                                                                                        ;              ;
;                      |altsyncram:\gen_M4K:altsyncram_component|                                                       ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_111:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                               ;              ;
;                         |altsyncram_iju3:auto_generated|                                                              ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_111:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_iju3:auto_generated                                                                ;              ;
;                |asj_fft_4dp_ram_fft_111:dat_A|                                                                        ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_A                                                                                                                                                                                                   ;              ;
;                   |asj_fft_data_ram_fft_111:\gen_rams:0:dat_A|                                                        ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_A|asj_fft_data_ram_fft_111:\gen_rams:0:dat_A                                                                                                                                                        ;              ;
;                      |altsyncram:\gen_M4K:altsyncram_component|                                                       ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_A|asj_fft_data_ram_fft_111:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                                               ;              ;
;                         |altsyncram_iju3:auto_generated|                                                              ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_A|asj_fft_data_ram_fft_111:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_iju3:auto_generated                                                                                ;              ;
;                   |asj_fft_data_ram_fft_111:\gen_rams:1:dat_A|                                                        ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_A|asj_fft_data_ram_fft_111:\gen_rams:1:dat_A                                                                                                                                                        ;              ;
;                      |altsyncram:\gen_M4K:altsyncram_component|                                                       ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_A|asj_fft_data_ram_fft_111:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                                               ;              ;
;                         |altsyncram_iju3:auto_generated|                                                              ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_A|asj_fft_data_ram_fft_111:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_iju3:auto_generated                                                                                ;              ;
;                   |asj_fft_data_ram_fft_111:\gen_rams:2:dat_A|                                                        ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_A|asj_fft_data_ram_fft_111:\gen_rams:2:dat_A                                                                                                                                                        ;              ;
;                      |altsyncram:\gen_M4K:altsyncram_component|                                                       ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_A|asj_fft_data_ram_fft_111:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                                               ;              ;
;                         |altsyncram_iju3:auto_generated|                                                              ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_A|asj_fft_data_ram_fft_111:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_iju3:auto_generated                                                                                ;              ;
;                   |asj_fft_data_ram_fft_111:\gen_rams:3:dat_A|                                                        ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_A|asj_fft_data_ram_fft_111:\gen_rams:3:dat_A                                                                                                                                                        ;              ;
;                      |altsyncram:\gen_M4K:altsyncram_component|                                                       ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_A|asj_fft_data_ram_fft_111:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                                               ;              ;
;                         |altsyncram_iju3:auto_generated|                                                              ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_A|asj_fft_data_ram_fft_111:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_iju3:auto_generated                                                                                ;              ;
;                |asj_fft_4dp_ram_fft_111:dat_B|                                                                        ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_B                                                                                                                                                                                                   ;              ;
;                   |asj_fft_data_ram_fft_111:\gen_rams:0:dat_A|                                                        ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_B|asj_fft_data_ram_fft_111:\gen_rams:0:dat_A                                                                                                                                                        ;              ;
;                      |altsyncram:\gen_M4K:altsyncram_component|                                                       ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_B|asj_fft_data_ram_fft_111:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                                               ;              ;
;                         |altsyncram_iju3:auto_generated|                                                              ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_B|asj_fft_data_ram_fft_111:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_iju3:auto_generated                                                                                ;              ;
;                   |asj_fft_data_ram_fft_111:\gen_rams:1:dat_A|                                                        ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_B|asj_fft_data_ram_fft_111:\gen_rams:1:dat_A                                                                                                                                                        ;              ;
;                      |altsyncram:\gen_M4K:altsyncram_component|                                                       ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_B|asj_fft_data_ram_fft_111:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                                               ;              ;
;                         |altsyncram_iju3:auto_generated|                                                              ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_B|asj_fft_data_ram_fft_111:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_iju3:auto_generated                                                                                ;              ;
;                   |asj_fft_data_ram_fft_111:\gen_rams:2:dat_A|                                                        ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_B|asj_fft_data_ram_fft_111:\gen_rams:2:dat_A                                                                                                                                                        ;              ;
;                      |altsyncram:\gen_M4K:altsyncram_component|                                                       ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_B|asj_fft_data_ram_fft_111:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                                               ;              ;
;                         |altsyncram_iju3:auto_generated|                                                              ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_B|asj_fft_data_ram_fft_111:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_iju3:auto_generated                                                                                ;              ;
;                   |asj_fft_data_ram_fft_111:\gen_rams:3:dat_A|                                                        ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_B|asj_fft_data_ram_fft_111:\gen_rams:3:dat_A                                                                                                                                                        ;              ;
;                      |altsyncram:\gen_M4K:altsyncram_component|                                                       ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_B|asj_fft_data_ram_fft_111:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                                               ;              ;
;                         |altsyncram_iju3:auto_generated|                                                              ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_B|asj_fft_data_ram_fft_111:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_iju3:auto_generated                                                                                ;              ;
;                |asj_fft_bfp_ctrl_fft_111:\gen_dft_2:bfpc|                                                             ; 16 (5)            ; 14 (3)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_bfp_ctrl_fft_111:\gen_dft_2:bfpc                                                                                                                                                                                        ;              ;
;                   |asj_fft_tdl_bit_rst_fft_111:\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass| ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_bfp_ctrl_fft_111:\gen_dft_2:bfpc|asj_fft_tdl_bit_rst_fft_111:\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass                                                                                      ;              ;
;                |asj_fft_cnt_ctrl_fft_111:ccc|                                                                         ; 272 (272)         ; 272 (272)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc                                                                                                                                                                                                    ;              ;
;                |asj_fft_cxb_addr_fft_111:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|                    ; 3 (3)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp                                                                                                                                               ;              ;
;                |asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr|                                                      ; 18 (18)           ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr                                                                                                                                                                                 ;              ;
;                |asj_fft_cxb_addr_fft_111:ram_cxb_rd|                                                                  ; 18 (18)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:ram_cxb_rd                                                                                                                                                                                             ;              ;
;                |asj_fft_cxb_data_fft_111:ram_cxb_wr_data|                                                             ; 64 (64)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_data_fft_111:ram_cxb_wr_data                                                                                                                                                                                        ;              ;
;                |asj_fft_cxb_data_r_fft_111:\gen_radix_4_last_pass:ram_cxb_lpp_data|                                   ; 48 (48)           ; 48 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_data_r_fft_111:\gen_radix_4_last_pass:ram_cxb_lpp_data                                                                                                                                                              ;              ;
;                |asj_fft_cxb_data_r_fft_111:ram_cxb_bfp_data|                                                          ; 64 (64)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_data_r_fft_111:ram_cxb_bfp_data                                                                                                                                                                                     ;              ;
;                |asj_fft_dataadgen_fft_111:\gen_wrsw_2:wr_adgen|                                                       ; 15 (15)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:\gen_wrsw_2:wr_adgen                                                                                                                                                                                  ;              ;
;                |asj_fft_dataadgen_fft_111:rd_adgen|                                                                   ; 32 (32)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:rd_adgen                                                                                                                                                                                              ;              ;
;                |asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|                                                            ; 893 (302)         ; 1136 (546)   ; 0           ; 12           ; 12      ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft                                                                                                                                                                                       ;              ;
;                   |asj_fft_bfp_i_fft_111:\gen_cont:bfp_scale_1pt|                                                     ; 115 (115)         ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_111:\gen_cont:bfp_scale_1pt                                                                                                                                         ;              ;
;                   |asj_fft_bfp_i_fft_111:\gen_cont:bfp_scale|                                                         ; 115 (115)         ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_111:\gen_cont:bfp_scale                                                                                                                                             ;              ;
;                   |asj_fft_bfp_o_1pt_fft_111:\gen_cont:bfp_detect_1pt|                                                ; 24 (24)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_o_1pt_fft_111:\gen_cont:bfp_detect_1pt                                                                                                                                    ;              ;
;                   |asj_fft_bfp_o_fft_111:\gen_cont:bfp_detect|                                                        ; 51 (51)           ; 32 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_111:\gen_cont:bfp_detect                                                                                                                                            ;              ;
;                      |asj_fft_tdl_bit_fft_111:\gen_blk_float:gen_streaming:gen_cont:delay_next_pass|                  ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_111:\gen_cont:bfp_detect|asj_fft_tdl_bit_fft_111:\gen_blk_float:gen_streaming:gen_cont:delay_next_pass                                                              ;              ;
;                   |asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|                                                    ; 66 (0)            ; 112 (32)     ; 0           ; 4            ; 4       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1                                                                                                                                        ;              ;
;                      |asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma|                                                ; 16 (0)            ; 16 (0)       ; 0           ; 2            ; 2       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma                                                                                        ;              ;
;                         |altmult_add:ALTMULT_ADD_component|                                                           ; 16 (0)            ; 16 (0)       ; 0           ; 2            ; 2       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component                                                      ;              ;
;                            |mult_add_r4f2:auto_generated|                                                             ; 16 (16)           ; 16 (16)      ; 0           ; 2            ; 2       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_r4f2:auto_generated                         ;              ;
;                               |ded_mult_7v81:ded_mult1|                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_r4f2:auto_generated|ded_mult_7v81:ded_mult1 ;              ;
;                               |ded_mult_7v81:ded_mult2|                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_r4f2:auto_generated|ded_mult_7v81:ded_mult2 ;              ;
;                      |asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms|                                                ; 16 (0)            ; 16 (0)       ; 0           ; 2            ; 2       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms                                                                                        ;              ;
;                         |altmult_add:ALTMULT_ADD_component|                                                           ; 16 (0)            ; 16 (0)       ; 0           ; 2            ; 2       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component                                                      ;              ;
;                            |mult_add_s5f2:auto_generated|                                                             ; 16 (16)           ; 16 (16)      ; 0           ; 2            ; 2       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_s5f2:auto_generated                         ;              ;
;                               |ded_mult_7v81:ded_mult1|                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_s5f2:auto_generated|ded_mult_7v81:ded_mult1 ;              ;
;                               |ded_mult_7v81:ded_mult2|                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_s5f2:auto_generated|ded_mult_7v81:ded_mult2 ;              ;
;                      |asj_fft_pround_fft_111:\gen_ma:gen_ma_full:u0|                                                  ; 17 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_pround_fft_111:\gen_ma:gen_ma_full:u0                                                                                          ;              ;
;                         |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                             ; 17 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_pround_fft_111:\gen_ma:gen_ma_full:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                          ;              ;
;                            |add_sub_4jj:auto_generated|                                                               ; 17 (17)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_pround_fft_111:\gen_ma:gen_ma_full:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_4jj:auto_generated               ;              ;
;                      |asj_fft_pround_fft_111:\gen_ma:gen_ma_full:u1|                                                  ; 17 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_pround_fft_111:\gen_ma:gen_ma_full:u1                                                                                          ;              ;
;                         |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                             ; 17 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_pround_fft_111:\gen_ma:gen_ma_full:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                          ;              ;
;                            |add_sub_4jj:auto_generated|                                                               ; 17 (17)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_pround_fft_111:\gen_ma:gen_ma_full:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_4jj:auto_generated               ;              ;
;                      |asj_fft_tdl_fft_111:\gen_ma:gen_ma_full:imag_delay|                                             ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_tdl_fft_111:\gen_ma:gen_ma_full:imag_delay                                                                                     ;              ;
;                      |asj_fft_tdl_fft_111:\gen_ma:gen_ma_full:real_delay|                                             ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_tdl_fft_111:\gen_ma:gen_ma_full:real_delay                                                                                     ;              ;
;                   |asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|                                                    ; 66 (0)            ; 112 (32)     ; 0           ; 4            ; 4       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2                                                                                                                                        ;              ;
;                      |asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma|                                                ; 16 (0)            ; 16 (0)       ; 0           ; 2            ; 2       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma                                                                                        ;              ;
;                         |altmult_add:ALTMULT_ADD_component|                                                           ; 16 (0)            ; 16 (0)       ; 0           ; 2            ; 2       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component                                                      ;              ;
;                            |mult_add_r4f2:auto_generated|                                                             ; 16 (16)           ; 16 (16)      ; 0           ; 2            ; 2       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_r4f2:auto_generated                         ;              ;
;                               |ded_mult_7v81:ded_mult1|                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_r4f2:auto_generated|ded_mult_7v81:ded_mult1 ;              ;
;                               |ded_mult_7v81:ded_mult2|                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_r4f2:auto_generated|ded_mult_7v81:ded_mult2 ;              ;
;                      |asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms|                                                ; 16 (0)            ; 16 (0)       ; 0           ; 2            ; 2       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms                                                                                        ;              ;
;                         |altmult_add:ALTMULT_ADD_component|                                                           ; 16 (0)            ; 16 (0)       ; 0           ; 2            ; 2       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component                                                      ;              ;
;                            |mult_add_s5f2:auto_generated|                                                             ; 16 (16)           ; 16 (16)      ; 0           ; 2            ; 2       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_s5f2:auto_generated                         ;              ;
;                               |ded_mult_7v81:ded_mult1|                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_s5f2:auto_generated|ded_mult_7v81:ded_mult1 ;              ;
;                               |ded_mult_7v81:ded_mult2|                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_s5f2:auto_generated|ded_mult_7v81:ded_mult2 ;              ;
;                      |asj_fft_pround_fft_111:\gen_ma:gen_ma_full:u0|                                                  ; 17 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|asj_fft_pround_fft_111:\gen_ma:gen_ma_full:u0                                                                                          ;              ;
;                         |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                             ; 17 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|asj_fft_pround_fft_111:\gen_ma:gen_ma_full:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                          ;              ;
;                            |add_sub_4jj:auto_generated|                                                               ; 17 (17)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|asj_fft_pround_fft_111:\gen_ma:gen_ma_full:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_4jj:auto_generated               ;              ;
;                      |asj_fft_pround_fft_111:\gen_ma:gen_ma_full:u1|                                                  ; 17 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|asj_fft_pround_fft_111:\gen_ma:gen_ma_full:u1                                                                                          ;              ;
;                         |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                             ; 17 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|asj_fft_pround_fft_111:\gen_ma:gen_ma_full:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                          ;              ;
;                            |add_sub_4jj:auto_generated|                                                               ; 17 (17)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|asj_fft_pround_fft_111:\gen_ma:gen_ma_full:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_4jj:auto_generated               ;              ;
;                      |asj_fft_tdl_fft_111:\gen_ma:gen_ma_full:imag_delay|                                             ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|asj_fft_tdl_fft_111:\gen_ma:gen_ma_full:imag_delay                                                                                     ;              ;
;                      |asj_fft_tdl_fft_111:\gen_ma:gen_ma_full:real_delay|                                             ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|asj_fft_tdl_fft_111:\gen_ma:gen_ma_full:real_delay                                                                                     ;              ;
;                   |asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|                                                    ; 66 (0)            ; 112 (32)     ; 0           ; 4            ; 4       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3                                                                                                                                        ;              ;
;                      |asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma|                                                ; 16 (0)            ; 16 (0)       ; 0           ; 2            ; 2       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma                                                                                        ;              ;
;                         |altmult_add:ALTMULT_ADD_component|                                                           ; 16 (0)            ; 16 (0)       ; 0           ; 2            ; 2       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component                                                      ;              ;
;                            |mult_add_r4f2:auto_generated|                                                             ; 16 (16)           ; 16 (16)      ; 0           ; 2            ; 2       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_r4f2:auto_generated                         ;              ;
;                               |ded_mult_7v81:ded_mult1|                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_r4f2:auto_generated|ded_mult_7v81:ded_mult1 ;              ;
;                               |ded_mult_7v81:ded_mult2|                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_r4f2:auto_generated|ded_mult_7v81:ded_mult2 ;              ;
;                      |asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms|                                                ; 16 (0)            ; 16 (0)       ; 0           ; 2            ; 2       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms                                                                                        ;              ;
;                         |altmult_add:ALTMULT_ADD_component|                                                           ; 16 (0)            ; 16 (0)       ; 0           ; 2            ; 2       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component                                                      ;              ;
;                            |mult_add_s5f2:auto_generated|                                                             ; 16 (16)           ; 16 (16)      ; 0           ; 2            ; 2       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_s5f2:auto_generated                         ;              ;
;                               |ded_mult_7v81:ded_mult1|                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_s5f2:auto_generated|ded_mult_7v81:ded_mult1 ;              ;
;                               |ded_mult_7v81:ded_mult2|                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_s5f2:auto_generated|ded_mult_7v81:ded_mult2 ;              ;
;                      |asj_fft_pround_fft_111:\gen_ma:gen_ma_full:u0|                                                  ; 17 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|asj_fft_pround_fft_111:\gen_ma:gen_ma_full:u0                                                                                          ;              ;
;                         |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                             ; 17 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|asj_fft_pround_fft_111:\gen_ma:gen_ma_full:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                          ;              ;
;                            |add_sub_4jj:auto_generated|                                                               ; 17 (17)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|asj_fft_pround_fft_111:\gen_ma:gen_ma_full:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_4jj:auto_generated               ;              ;
;                      |asj_fft_pround_fft_111:\gen_ma:gen_ma_full:u1|                                                  ; 17 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|asj_fft_pround_fft_111:\gen_ma:gen_ma_full:u1                                                                                          ;              ;
;                         |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                             ; 17 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|asj_fft_pround_fft_111:\gen_ma:gen_ma_full:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                          ;              ;
;                            |add_sub_4jj:auto_generated|                                                               ; 17 (17)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|asj_fft_pround_fft_111:\gen_ma:gen_ma_full:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_4jj:auto_generated               ;              ;
;                      |asj_fft_tdl_fft_111:\gen_ma:gen_ma_full:imag_delay|                                             ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|asj_fft_tdl_fft_111:\gen_ma:gen_ma_full:imag_delay                                                                                     ;              ;
;                      |asj_fft_tdl_fft_111:\gen_ma:gen_ma_full:real_delay|                                             ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|asj_fft_tdl_fft_111:\gen_ma:gen_ma_full:real_delay                                                                                     ;              ;
;                   |asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:0:u0|                                        ; 11 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:0:u0                                                                                                                            ;              ;
;                      |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                ; 11 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:0:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                            ;              ;
;                         |add_sub_uij:auto_generated|                                                                  ; 11 (11)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:0:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_uij:auto_generated                                                 ;              ;
;                   |asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:0:u1|                                        ; 11 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:0:u1                                                                                                                            ;              ;
;                      |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                ; 11 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:0:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                            ;              ;
;                         |add_sub_uij:auto_generated|                                                                  ; 11 (11)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:0:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_uij:auto_generated                                                 ;              ;
;                   |asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:1:u0|                                        ; 11 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:1:u0                                                                                                                            ;              ;
;                      |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                ; 11 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:1:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                            ;              ;
;                         |add_sub_uij:auto_generated|                                                                  ; 11 (11)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:1:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_uij:auto_generated                                                 ;              ;
;                   |asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:1:u1|                                        ; 11 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:1:u1                                                                                                                            ;              ;
;                      |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                ; 11 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:1:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                            ;              ;
;                         |add_sub_uij:auto_generated|                                                                  ; 11 (11)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:1:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_uij:auto_generated                                                 ;              ;
;                   |asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:2:u0|                                        ; 11 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:2:u0                                                                                                                            ;              ;
;                      |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                ; 11 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:2:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                            ;              ;
;                         |add_sub_uij:auto_generated|                                                                  ; 11 (11)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:2:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_uij:auto_generated                                                 ;              ;
;                   |asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:2:u1|                                        ; 11 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:2:u1                                                                                                                            ;              ;
;                      |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                ; 11 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:2:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                            ;              ;
;                         |add_sub_uij:auto_generated|                                                                  ; 11 (11)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:2:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_uij:auto_generated                                                 ;              ;
;                   |asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:3:u0|                                        ; 11 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:3:u0                                                                                                                            ;              ;
;                      |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                ; 11 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:3:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                            ;              ;
;                         |add_sub_uij:auto_generated|                                                                  ; 11 (11)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:3:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_uij:auto_generated                                                 ;              ;
;                   |asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:3:u1|                                        ; 11 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:3:u1                                                                                                                            ;              ;
;                      |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                ; 11 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:3:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                            ;              ;
;                         |add_sub_uij:auto_generated|                                                                  ; 11 (11)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:3:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_uij:auto_generated                                                 ;              ;
;                   |asj_fft_tdl_bit_fft_111:\gen_cont:delay_next_blk|                                                  ; 0 (0)             ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_tdl_bit_fft_111:\gen_cont:delay_next_blk                                                                                                                                      ;              ;
;                |asj_fft_in_write_sgl_fft_111:writer|                                                                  ; 48 (48)           ; 52 (52)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_in_write_sgl_fft_111:writer                                                                                                                                                                                             ;              ;
;                |asj_fft_lpp_serial_fft_111:\gen_radix_4_last_pass:lpp|                                                ; 104 (93)          ; 91 (83)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpp_serial_fft_111:\gen_radix_4_last_pass:lpp                                                                                                                                                                           ;              ;
;                   |asj_fft_pround_fft_111:\gen_full_rnd:u0|                                                           ; 11 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpp_serial_fft_111:\gen_radix_4_last_pass:lpp|asj_fft_pround_fft_111:\gen_full_rnd:u0                                                                                                                                   ;              ;
;                      |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                ; 11 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpp_serial_fft_111:\gen_radix_4_last_pass:lpp|asj_fft_pround_fft_111:\gen_full_rnd:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                   ;              ;
;                         |add_sub_uij:auto_generated|                                                                  ; 11 (11)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpp_serial_fft_111:\gen_radix_4_last_pass:lpp|asj_fft_pround_fft_111:\gen_full_rnd:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_uij:auto_generated                                                        ;              ;
;                |asj_fft_lpprdadgen_fft_111:\gen_radix_4_last_pass:gen_lpp_addr|                                       ; 30 (15)           ; 33 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpprdadgen_fft_111:\gen_radix_4_last_pass:gen_lpp_addr                                                                                                                                                                  ;              ;
;                   |asj_fft_tdl_bit_rst_fft_111:delay_en|                                                              ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpprdadgen_fft_111:\gen_radix_4_last_pass:gen_lpp_addr|asj_fft_tdl_bit_rst_fft_111:delay_en                                                                                                                             ;              ;
;                   |asj_fft_tdl_rst_fft_111:\gen_M4K:delay_swd|                                                        ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpprdadgen_fft_111:\gen_radix_4_last_pass:gen_lpp_addr|asj_fft_tdl_rst_fft_111:\gen_M4K:delay_swd                                                                                                                       ;              ;
;                |asj_fft_m_k_counter_fft_111:\gen_gt256_mk:ctrl|                                                       ; 26 (26)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_m_k_counter_fft_111:\gen_gt256_mk:ctrl                                                                                                                                                                                  ;              ;
;                |asj_fft_tdl_bit_rst_fft_111:\gen_dft_2:delay_blk_done2|                                               ; 20 (20)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_tdl_bit_rst_fft_111:\gen_dft_2:delay_blk_done2                                                                                                                                                                          ;              ;
;                |asj_fft_tdl_bit_rst_fft_111:\gen_dft_2:delay_blk_done|                                                ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_tdl_bit_rst_fft_111:\gen_dft_2:delay_blk_done                                                                                                                                                                           ;              ;
;                |asj_fft_tdl_bit_rst_fft_111:delay_ctrl_np|                                                            ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_tdl_bit_rst_fft_111:delay_ctrl_np                                                                                                                                                                                       ;              ;
;                |asj_fft_tdl_bit_rst_fft_111:delay_lpp_en|                                                             ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_tdl_bit_rst_fft_111:delay_lpp_en                                                                                                                                                                                        ;              ;
;                |asj_fft_tdl_fft_111:\gen_wrsw_2:k_delay|                                                              ; 0 (0)             ; 168 (168)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_tdl_fft_111:\gen_wrsw_2:k_delay                                                                                                                                                                                         ;              ;
;                |asj_fft_tdl_fft_111:\gen_wrsw_2:p_delay|                                                              ; 0 (0)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_tdl_fft_111:\gen_wrsw_2:p_delay                                                                                                                                                                                         ;              ;
;                |asj_fft_twadgen_fft_111:twid_factors|                                                                 ; 14 (14)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_twadgen_fft_111:twid_factors                                                                                                                                                                                            ;              ;
;                |asj_fft_wrengen_fft_111:sel_we|                                                                       ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_wrengen_fft_111:sel_we                                                                                                                                                                                                  ;              ;
;                |asj_fft_wrswgen_fft_111:\gen_wrsw_2:get_wr_swtiches|                                                  ; 16 (16)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_wrswgen_fft_111:\gen_wrsw_2:get_wr_swtiches                                                                                                                                                                             ;              ;
;                |auk_dspip_avalon_streaming_controller_fft_111:auk_dsp_interface_controller_1|                         ; 4 (4)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_controller_fft_111:auk_dsp_interface_controller_1                                                                                                                                                    ;              ;
;                |auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|                                      ; 81 (60)           ; 59 (43)      ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1                                                                                                                                                                 ;              ;
;                   |scfifo:\normal_fifo:fifo_eab_on:in_fifo|                                                           ; 21 (0)            ; 16 (0)       ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo                                                                                                                         ;              ;
;                      |scfifo_e9h1:auto_generated|                                                                     ; 21 (2)            ; 16 (1)       ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_e9h1:auto_generated                                                                                              ;              ;
;                         |a_dpfifo_7k81:dpfifo|                                                                        ; 19 (11)           ; 15 (7)       ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_e9h1:auto_generated|a_dpfifo_7k81:dpfifo                                                                         ;              ;
;                            |altsyncram_eof1:FIFOram|                                                                  ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_e9h1:auto_generated|a_dpfifo_7k81:dpfifo|altsyncram_eof1:FIFOram                                                 ;              ;
;                            |cntr_bjb:rd_ptr_msb|                                                                      ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_e9h1:auto_generated|a_dpfifo_7k81:dpfifo|cntr_bjb:rd_ptr_msb                                                     ;              ;
;                            |cntr_cjb:wr_ptr|                                                                          ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_e9h1:auto_generated|a_dpfifo_7k81:dpfifo|cntr_cjb:wr_ptr                                                         ;              ;
;                            |cntr_oj7:usedw_counter|                                                                   ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_e9h1:auto_generated|a_dpfifo_7k81:dpfifo|cntr_oj7:usedw_counter                                                  ;              ;
;                |auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|                                  ; 26 (26)           ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1                                                                                                                                                             ;              ;
;    |lpm_abs:inst6|                                                                                                    ; 6 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|lpm_abs:inst6                                                                                                                                                                                                                                                                                                                                       ;              ;
;       |lpm_add_sub:adder|                                                                                             ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|lpm_abs:inst6|lpm_add_sub:adder                                                                                                                                                                                                                                                                                                                     ;              ;
;          |add_sub_4sc:auto_generated|                                                                                 ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|lpm_abs:inst6|lpm_add_sub:adder|add_sub_4sc:auto_generated                                                                                                                                                                                                                                                                                          ;              ;
;    |sld_hub:auto_hub|                                                                                                 ; 121 (1)           ; 86 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                    ;              ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                                  ; 120 (82)          ; 86 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                                       ;              ;
;          |sld_rom_sr:hub_info_reg|                                                                                    ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                               ;              ;
;          |sld_shadow_jsm:shadow_jsm|                                                                                  ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                             ;              ;
;    |sld_signaltap:auto_signaltap_0|                                                                                   ; 385 (1)           ; 716 (68)     ; 139264      ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                      ;              ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                         ; 384 (0)           ; 648 (0)      ; 139264      ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                ;              ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                     ; 384 (21)          ; 648 (172)    ; 139264      ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                         ;              ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                          ; 27 (0)            ; 76 (76)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                          ;              ;
;                |lpm_decode:wdecoder|                                                                                  ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                      ;              ;
;                   |decode_rqf:auto_generated|                                                                         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_rqf:auto_generated                                                                                                                            ;              ;
;                |lpm_mux:mux|                                                                                          ; 25 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                              ;              ;
;                   |mux_boc:auto_generated|                                                                            ; 25 (25)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_boc:auto_generated                                                                                                                                       ;              ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                         ; 0 (0)             ; 0 (0)        ; 139264      ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                         ;              ;
;                |altsyncram_ks14:auto_generated|                                                                       ; 0 (0)             ; 0 (0)        ; 139264      ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated                                                                                                                                                          ;              ;
;                   |altsyncram_sgq1:altsyncram1|                                                                       ; 0 (0)             ; 0 (0)        ; 139264      ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1                                                                                                                              ;              ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                          ; 0 (0)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                          ;              ;
;             |lpm_shiftreg:status_register|                                                                            ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                            ;              ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                              ; 94 (94)           ; 69 (69)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                              ;              ;
;             |sld_ela_control:ela_control|                                                                             ; 81 (1)            ; 186 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                             ;              ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                              ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                     ;              ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|               ; 68 (0)            ; 170 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                      ;              ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                        ; 0 (0)             ; 102 (102)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                           ;              ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                    ; 68 (0)            ; 68 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                       ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1                ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1                ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1                ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1                ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1                ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1                ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1                ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1                ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1                ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1                ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1                 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1                ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1                ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1                ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1                ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1                ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1                ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1                ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1                ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1                ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1                ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1                 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1                ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1                ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1                ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1                ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1                 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1                 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1                 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1                 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1                 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1                 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1                 ;              ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                        ; 12 (12)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                               ;              ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                           ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                       ;              ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                        ; 125 (11)          ; 108 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                        ;              ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                            ; 8 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                              ;              ;
;                   |cntr_0ci:auto_generated|                                                                           ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_0ci:auto_generated                                                                      ;              ;
;                |lpm_counter:read_pointer_counter|                                                                     ; 12 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                       ;              ;
;                   |cntr_45j:auto_generated|                                                                           ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_45j:auto_generated                                                                                               ;              ;
;                |lpm_counter:status_advance_pointer_counter|                                                           ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                             ;              ;
;                   |cntr_ubi:auto_generated|                                                                           ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ubi:auto_generated                                                                                     ;              ;
;                |lpm_counter:status_read_pointer_counter|                                                              ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                ;              ;
;                   |cntr_gui:auto_generated|                                                                           ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated                                                                                        ;              ;
;                |lpm_shiftreg:info_data_shift_out|                                                                     ; 25 (25)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                       ;              ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                      ; 34 (34)           ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                        ;              ;
;                |lpm_shiftreg:status_data_shift_out|                                                                   ; 25 (25)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                     ;              ;
;             |sld_rom_sr:crc_rom_sr|                                                                                   ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                   ;              ;
;    |wave_test_GN:inst12|                                                                                              ; 789 (0)           ; 580 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|wave_test_GN:inst12                                                                                                                                                                                                                                                                                                                                 ;              ;
;       |alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|                                                                ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps                                                                                                                                                                                                                                                                                  ;              ;
;          |alt_dspbuilder_SShiftTap:ShiftTapsi|                                                                        ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi                                                                                                                                                                                                                                              ;              ;
;       |alt_dspbuilder_signaltapnode_GNHKA4BCYW:SignalTap_II_Node2|                                                    ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|wave_test_GN:inst12|alt_dspbuilder_signaltapnode_GNHKA4BCYW:SignalTap_II_Node2                                                                                                                                                                                                                                                                      ;              ;
;          |alt_dspbuilder_signaltapbit:dspbsignaltap_ni7zl_2_b0|                                                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|wave_test_GN:inst12|alt_dspbuilder_signaltapnode_GNHKA4BCYW:SignalTap_II_Node2|alt_dspbuilder_signaltapbit:dspbsignaltap_ni7zl_2_b0                                                                                                                                                                                                                 ;              ;
;          |alt_dspbuilder_signaltapbit:dspbsignaltap_ni7zl_2_b1|                                                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|wave_test_GN:inst12|alt_dspbuilder_signaltapnode_GNHKA4BCYW:SignalTap_II_Node2|alt_dspbuilder_signaltapbit:dspbsignaltap_ni7zl_2_b1                                                                                                                                                                                                                 ;              ;
;          |alt_dspbuilder_signaltapbit:dspbsignaltap_ni7zl_2_b2|                                                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|wave_test_GN:inst12|alt_dspbuilder_signaltapnode_GNHKA4BCYW:SignalTap_II_Node2|alt_dspbuilder_signaltapbit:dspbsignaltap_ni7zl_2_b2                                                                                                                                                                                                                 ;              ;
;          |alt_dspbuilder_signaltapbit:dspbsignaltap_ni7zl_2_b3|                                                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|wave_test_GN:inst12|alt_dspbuilder_signaltapnode_GNHKA4BCYW:SignalTap_II_Node2|alt_dspbuilder_signaltapbit:dspbsignaltap_ni7zl_2_b3                                                                                                                                                                                                                 ;              ;
;          |alt_dspbuilder_signaltapbit:dspbsignaltap_ni7zl_2_b4|                                                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|wave_test_GN:inst12|alt_dspbuilder_signaltapnode_GNHKA4BCYW:SignalTap_II_Node2|alt_dspbuilder_signaltapbit:dspbsignaltap_ni7zl_2_b4                                                                                                                                                                                                                 ;              ;
;          |alt_dspbuilder_signaltapbit:dspbsignaltap_ni7zl_2_b5|                                                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|wave_test_GN:inst12|alt_dspbuilder_signaltapnode_GNHKA4BCYW:SignalTap_II_Node2|alt_dspbuilder_signaltapbit:dspbsignaltap_ni7zl_2_b5                                                                                                                                                                                                                 ;              ;
;          |alt_dspbuilder_signaltapbit:dspbsignaltap_ni7zl_2_b6|                                                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|wave_test_GN:inst12|alt_dspbuilder_signaltapnode_GNHKA4BCYW:SignalTap_II_Node2|alt_dspbuilder_signaltapbit:dspbsignaltap_ni7zl_2_b6                                                                                                                                                                                                                 ;              ;
;          |alt_dspbuilder_signaltapbit:dspbsignaltap_ni7zl_2_b7|                                                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|wave_test_GN:inst12|alt_dspbuilder_signaltapnode_GNHKA4BCYW:SignalTap_II_Node2|alt_dspbuilder_signaltapbit:dspbsignaltap_ni7zl_2_b7                                                                                                                                                                                                                 ;              ;
;       |wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|                                                        ; 773 (0)           ; 572 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0                                                                                                                                                                                                                                                                          ;              ;
;          |alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|                                                       ; 151 (0)           ; 99 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3                                                                                                                                                                                                                     ;              ;
;             |alt_dspbuilder_AltMultConst:MultiplyAddi|                                                                ; 151 (88)          ; 99 (99)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi                                                                                                                                                                            ;              ;
;                |lpm_mult:Mult0|                                                                                       ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult0                                                                                                                                                             ;              ;
;                   |multcore:mult_core|                                                                                ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult0|multcore:mult_core                                                                                                                                          ;              ;
;                |lpm_mult:Mult1|                                                                                       ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult1                                                                                                                                                             ;              ;
;                   |multcore:mult_core|                                                                                ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult1|multcore:mult_core                                                                                                                                          ;              ;
;                |lpm_mult:Mult2|                                                                                       ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult2                                                                                                                                                             ;              ;
;                   |multcore:mult_core|                                                                                ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult2|multcore:mult_core                                                                                                                                          ;              ;
;                |lpm_mult:Mult3|                                                                                       ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult3                                                                                                                                                             ;              ;
;                   |multcore:mult_core|                                                                                ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult3|multcore:mult_core                                                                                                                                          ;              ;
;          |alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|                                                       ; 147 (0)           ; 93 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2                                                                                                                                                                                                                     ;              ;
;             |alt_dspbuilder_AltMultConst:MultiplyAddi|                                                                ; 147 (91)          ; 93 (93)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi                                                                                                                                                                            ;              ;
;                |lpm_mult:Mult0|                                                                                       ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult0                                                                                                                                                             ;              ;
;                   |multcore:mult_core|                                                                                ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult0|multcore:mult_core                                                                                                                                          ;              ;
;                |lpm_mult:Mult1|                                                                                       ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult1                                                                                                                                                             ;              ;
;                   |multcore:mult_core|                                                                                ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult1|multcore:mult_core                                                                                                                                          ;              ;
;                |lpm_mult:Mult2|                                                                                       ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult2                                                                                                                                                             ;              ;
;                   |multcore:mult_core|                                                                                ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult2|multcore:mult_core                                                                                                                                          ;              ;
;                |lpm_mult:Mult3|                                                                                       ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult3                                                                                                                                                             ;              ;
;                   |multcore:mult_core|                                                                                ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult3|multcore:mult_core                                                                                                                                          ;              ;
;          |alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|                                                       ; 151 (0)           ; 101 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1                                                                                                                                                                                                                     ;              ;
;             |alt_dspbuilder_AltMultConst:MultiplyAddi|                                                                ; 151 (88)          ; 101 (101)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi                                                                                                                                                                            ;              ;
;                |lpm_mult:Mult0|                                                                                       ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult0                                                                                                                                                             ;              ;
;                   |multcore:mult_core|                                                                                ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult0|multcore:mult_core                                                                                                                                          ;              ;
;                |lpm_mult:Mult1|                                                                                       ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult1                                                                                                                                                             ;              ;
;                   |multcore:mult_core|                                                                                ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult1|multcore:mult_core                                                                                                                                          ;              ;
;                |lpm_mult:Mult2|                                                                                       ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult2                                                                                                                                                             ;              ;
;                   |multcore:mult_core|                                                                                ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult2|multcore:mult_core                                                                                                                                          ;              ;
;                |lpm_mult:Mult3|                                                                                       ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult3                                                                                                                                                             ;              ;
;                   |multcore:mult_core|                                                                                ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult3|multcore:mult_core                                                                                                                                          ;              ;
;          |alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|                                                        ; 124 (0)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add                                                                                                                                                                                                                      ;              ;
;             |alt_dspbuilder_AltMultConst:MultiplyAddi|                                                                ; 124 (65)          ; 90 (90)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi                                                                                                                                                                             ;              ;
;                |lpm_mult:Mult0|                                                                                       ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult0                                                                                                                                                              ;              ;
;                   |multcore:mult_core|                                                                                ; 17 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult0|multcore:mult_core                                                                                                                                           ;              ;
;                      |mpar_add:padder|                                                                                ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                           ;              ;
;                         |lpm_add_sub:adder[0]|                                                                        ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                      ;              ;
;                            |add_sub_m3h:auto_generated|                                                               ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_m3h:auto_generated                                                                           ;              ;
;                |lpm_mult:Mult1|                                                                                       ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult1                                                                                                                                                              ;              ;
;                   |multcore:mult_core|                                                                                ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult1|multcore:mult_core                                                                                                                                           ;              ;
;                |lpm_mult:Mult2|                                                                                       ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult2                                                                                                                                                              ;              ;
;                   |multcore:mult_core|                                                                                ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult2|multcore:mult_core                                                                                                                                           ;              ;
;                |lpm_mult:Mult3|                                                                                       ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult3                                                                                                                                                              ;              ;
;                   |multcore:mult_core|                                                                                ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult3|multcore:mult_core                                                                                                                                           ;              ;
;          |alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|                                                       ; 128 (0)           ; 93 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4                                                                                                                                                                                                                     ;              ;
;             |alt_dspbuilder_AltMultConst:MultiplyAddi|                                                                ; 128 (68)          ; 93 (93)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi                                                                                                                                                                            ;              ;
;                |lpm_mult:Mult0|                                                                                       ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult0                                                                                                                                                             ;              ;
;                   |multcore:mult_core|                                                                                ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult0|multcore:mult_core                                                                                                                                          ;              ;
;                |lpm_mult:Mult1|                                                                                       ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult1                                                                                                                                                             ;              ;
;                   |multcore:mult_core|                                                                                ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult1|multcore:mult_core                                                                                                                                          ;              ;
;                |lpm_mult:Mult2|                                                                                       ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult2                                                                                                                                                             ;              ;
;                   |multcore:mult_core|                                                                                ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult2|multcore:mult_core                                                                                                                                          ;              ;
;                |lpm_mult:Mult3|                                                                                       ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult3                                                                                                                                                             ;              ;
;                   |multcore:mult_core|                                                                                ; 17 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult3|multcore:mult_core                                                                                                                                          ;              ;
;                      |mpar_add:padder|                                                                                ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder                                                                                                                          ;              ;
;                         |lpm_add_sub:adder[0]|                                                                        ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                     ;              ;
;                            |add_sub_m3h:auto_generated|                                                               ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_m3h:auto_generated                                                                          ;              ;
;          |alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|                                         ; 72 (0)            ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor                                                                                                                                                                                                       ;              ;
;             |alt_dspbuilder_SAdderSub:adder_1_1|                                                                      ; 18 (0)            ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_1_1                                                                                                                                                                    ;              ;
;                |lpm_add_sub:\pip:genaa:U0|                                                                            ; 18 (0)            ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_1_1|lpm_add_sub:\pip:genaa:U0                                                                                                                                          ;              ;
;                   |add_sub_gph:auto_generated|                                                                        ; 18 (18)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_1_1|lpm_add_sub:\pip:genaa:U0|add_sub_gph:auto_generated                                                                                                               ;              ;
;             |alt_dspbuilder_SAdderSub:adder_1_2|                                                                      ; 18 (0)            ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_1_2                                                                                                                                                                    ;              ;
;                |lpm_add_sub:\pip:genaa:U0|                                                                            ; 18 (0)            ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_1_2|lpm_add_sub:\pip:genaa:U0                                                                                                                                          ;              ;
;                   |add_sub_gph:auto_generated|                                                                        ; 18 (18)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_1_2|lpm_add_sub:\pip:genaa:U0|add_sub_gph:auto_generated                                                                                                               ;              ;
;             |alt_dspbuilder_SAdderSub:adder_1_3|                                                                      ; 0 (0)             ; 17 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_1_3                                                                                                                                                                    ;              ;
;                |lpm_add_sub:\pip:genaa:U0|                                                                            ; 0 (0)             ; 17 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_1_3|lpm_add_sub:\pip:genaa:U0                                                                                                                                          ;              ;
;                   |add_sub_gph:auto_generated|                                                                        ; 0 (0)             ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_1_3|lpm_add_sub:\pip:genaa:U0|add_sub_gph:auto_generated                                                                                                               ;              ;
;             |alt_dspbuilder_SAdderSub:adder_2_1|                                                                      ; 18 (0)            ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_2_1                                                                                                                                                                    ;              ;
;                |lpm_add_sub:\pip:genaa:U0|                                                                            ; 18 (0)            ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_2_1|lpm_add_sub:\pip:genaa:U0                                                                                                                                          ;              ;
;                   |add_sub_hph:auto_generated|                                                                        ; 18 (18)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_2_1|lpm_add_sub:\pip:genaa:U0|add_sub_hph:auto_generated                                                                                                               ;              ;
;             |alt_dspbuilder_SAdderSub:adder_2_2|                                                                      ; 0 (0)             ; 17 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_2_2                                                                                                                                                                    ;              ;
;                |lpm_add_sub:\pip:genaa:U0|                                                                            ; 0 (0)             ; 17 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_2_2|lpm_add_sub:\pip:genaa:U0                                                                                                                                          ;              ;
;                   |add_sub_hph:auto_generated|                                                                        ; 0 (0)             ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_2_2|lpm_add_sub:\pip:genaa:U0|add_sub_hph:auto_generated                                                                                                               ;              ;
;             |alt_dspbuilder_SAdderSub:adder_3_1|                                                                      ; 18 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_3_1                                                                                                                                                                    ;              ;
;                |lpm_add_sub:\pip:genaa:U0|                                                                            ; 18 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_3_1|lpm_add_sub:\pip:genaa:U0                                                                                                                                          ;              ;
;                   |add_sub_iph:auto_generated|                                                                        ; 18 (18)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_3_1|lpm_add_sub:\pip:genaa:U0|add_sub_iph:auto_generated                                                                                                               ;              ;
+-----------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------+
; Name                                                                                                                                                                                                                                                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------+
; FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated|altsyncram_vmu:fifo_ram|altsyncram_abc1:altsyncram18|ALTSYNCRAM                                                                                                                                                                                  ; AUTO ; True Dual Port   ; 2048         ; 8            ; 2048         ; 8            ; 16384  ; None                   ;
; fft_conv_pwm:inst3|FFT_DATA_RAM:FFT_DATA_RAM_inst|altsyncram:altsyncram_component|altsyncram_c2p1:auto_generated|ALTSYNCRAM                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192   ; None                   ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:cos_1n|altsyncram:\gen_auto:altsyncram_component|altsyncram_sf91:auto_generated|ALTSYNCRAM                                         ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048   ; fft_core_1n1024cos.hex ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:cos_2n|altsyncram:\gen_auto:altsyncram_component|altsyncram_tf91:auto_generated|ALTSYNCRAM                                         ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048   ; fft_core_2n1024cos.hex ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:cos_3n|altsyncram:\gen_auto:altsyncram_component|altsyncram_uf91:auto_generated|ALTSYNCRAM                                         ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048   ; fft_core_3n1024cos.hex ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:sin_1n|altsyncram:\gen_auto:altsyncram_component|altsyncram_1g91:auto_generated|ALTSYNCRAM                                         ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048   ; fft_core_1n1024sin.hex ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:sin_2n|altsyncram:\gen_auto:altsyncram_component|altsyncram_2g91:auto_generated|ALTSYNCRAM                                         ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048   ; fft_core_2n1024sin.hex ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:sin_3n|altsyncram:\gen_auto:altsyncram_component|altsyncram_3g91:auto_generated|ALTSYNCRAM                                         ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048   ; fft_core_3n1024sin.hex ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_111:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_iju3:auto_generated|ALTSYNCRAM                ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096   ; None                   ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_111:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_iju3:auto_generated|ALTSYNCRAM                ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096   ; None                   ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_111:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_iju3:auto_generated|ALTSYNCRAM                ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096   ; None                   ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_111:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_iju3:auto_generated|ALTSYNCRAM                ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096   ; None                   ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_111:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_iju3:auto_generated|ALTSYNCRAM                ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096   ; None                   ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_111:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_iju3:auto_generated|ALTSYNCRAM                ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096   ; None                   ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_111:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_iju3:auto_generated|ALTSYNCRAM                ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096   ; None                   ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_111:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_iju3:auto_generated|ALTSYNCRAM                ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096   ; None                   ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_A|asj_fft_data_ram_fft_111:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_iju3:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096   ; None                   ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_A|asj_fft_data_ram_fft_111:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_iju3:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096   ; None                   ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_A|asj_fft_data_ram_fft_111:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_iju3:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096   ; None                   ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_A|asj_fft_data_ram_fft_111:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_iju3:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096   ; None                   ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_B|asj_fft_data_ram_fft_111:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_iju3:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096   ; None                   ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_B|asj_fft_data_ram_fft_111:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_iju3:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096   ; None                   ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_B|asj_fft_data_ram_fft_111:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_iju3:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096   ; None                   ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_B|asj_fft_data_ram_fft_111:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_iju3:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096   ; None                   ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_e9h1:auto_generated|a_dpfifo_7k81:dpfifo|altsyncram_eof1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8            ; 18           ; 8            ; 18           ; 144    ; None                   ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ALTSYNCRAM                                                                              ; AUTO ; True Dual Port   ; 4096         ; 34           ; 4096         ; 34           ; 139264 ; None                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 12          ;
; Simple Multipliers (18-bit)           ; 0           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 12          ;
; Signed Embedded Multipliers           ; 12          ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                   ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                   ; IP Include File                                                                                                     ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+
; Altera ; FFT          ; N/A     ; Nov 2011     ; Licensed     ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/fft-library/asj_fft_sglstream_fft_111.vhd ;
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |fft_t|PLL:inst2                                                  ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/PLL.v                                     ;
; Altera ; RAM: 2-PORT  ; 13.0    ; N/A          ; N/A          ; |fft_t|fft_conv_pwm:inst3|FFT_DATA_RAM:FFT_DATA_RAM_inst          ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/FFT_DATA_RAM.v                            ;
; Altera ; FIFO         ; 13.0    ; N/A          ; N/A          ; |fft_t|FIFO:inst8                                                 ; C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/FIFO.v                                    ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|fft_s2_cur      ;
+-------------------------------+-----------------------+-------------------------+------------------------+-------------------------------+-----------------+
; Name                          ; fft_s2_cur.LAST_LPP_C ; fft_s2_cur.LPP_C_OUTPUT ; fft_s2_cur.FIRST_LPP_C ; fft_s2_cur.WAIT_FOR_LPP_INPUT ; fft_s2_cur.IDLE ;
+-------------------------------+-----------------------+-------------------------+------------------------+-------------------------------+-----------------+
; fft_s2_cur.IDLE               ; 0                     ; 0                       ; 0                      ; 0                             ; 0               ;
; fft_s2_cur.WAIT_FOR_LPP_INPUT ; 0                     ; 0                       ; 0                      ; 1                             ; 1               ;
; fft_s2_cur.FIRST_LPP_C        ; 0                     ; 0                       ; 1                      ; 0                             ; 1               ;
; fft_s2_cur.LPP_C_OUTPUT       ; 0                     ; 1                       ; 0                      ; 0                             ; 1               ;
; fft_s2_cur.LAST_LPP_C         ; 1                     ; 0                       ; 0                      ; 0                             ; 1               ;
+-------------------------------+-----------------------+-------------------------+------------------------+-------------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|fft_s1_cur ;
+---------------------------+-----------------------+----------------------+------------------------+---------------------------+-----------------------+
; Name                      ; fft_s1_cur.LAST_INPUT ; fft_s1_cur.CHECK_DAV ; fft_s1_cur.WRITE_INPUT ; fft_s1_cur.WAIT_FOR_INPUT ; fft_s1_cur.IDLE       ;
+---------------------------+-----------------------+----------------------+------------------------+---------------------------+-----------------------+
; fft_s1_cur.IDLE           ; 0                     ; 0                    ; 0                      ; 0                         ; 0                     ;
; fft_s1_cur.WAIT_FOR_INPUT ; 0                     ; 0                    ; 0                      ; 1                         ; 1                     ;
; fft_s1_cur.WRITE_INPUT    ; 0                     ; 0                    ; 1                      ; 0                         ; 1                     ;
; fft_s1_cur.CHECK_DAV      ; 0                     ; 1                    ; 0                      ; 0                         ; 1                     ;
; fft_s1_cur.LAST_INPUT     ; 1                     ; 0                    ; 0                      ; 0                         ; 1                     ;
+---------------------------+-----------------------+----------------------+------------------------+---------------------------+-----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|sdft ;
+----------------------+--------------------+-------------------+-------------------+----------------------+------------------+-------------------------------------------------------------+
; Name                 ; sdft.DISABLE_DFT_O ; sdft.ENABLE_BFP_O ; sdft.ENABLE_DFT_O ; sdft.WAIT_FOR_OUTPUT ; sdft.BLOCK_DFT_I ; sdft.IDLE                                                   ;
+----------------------+--------------------+-------------------+-------------------+----------------------+------------------+-------------------------------------------------------------+
; sdft.IDLE            ; 0                  ; 0                 ; 0                 ; 0                    ; 0                ; 0                                                           ;
; sdft.BLOCK_DFT_I     ; 0                  ; 0                 ; 0                 ; 0                    ; 1                ; 1                                                           ;
; sdft.WAIT_FOR_OUTPUT ; 0                  ; 0                 ; 0                 ; 1                    ; 0                ; 1                                                           ;
; sdft.ENABLE_DFT_O    ; 0                  ; 0                 ; 1                 ; 0                    ; 0                ; 1                                                           ;
; sdft.ENABLE_BFP_O    ; 0                  ; 1                 ; 0                 ; 0                    ; 0                ; 1                                                           ;
; sdft.DISABLE_DFT_O   ; 1                  ; 0                 ; 0                 ; 0                    ; 0                ; 1                                                           ;
+----------------------+--------------------+-------------------+-------------------+----------------------+------------------+-------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_111:\gen_cont:bfp_detect|sdet ;
+------------------+----------------+--------------+-------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Name             ; sdet.BLOCK_GAP ; sdet.DISABLE ; sdet.ENABLE ; sdet.BLOCK_READY ; sdet.IDLE                                                                                                                                        ;
+------------------+----------------+--------------+-------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; sdet.IDLE        ; 0              ; 0            ; 0           ; 0                ; 0                                                                                                                                                ;
; sdet.BLOCK_READY ; 0              ; 0            ; 0           ; 1                ; 1                                                                                                                                                ;
; sdet.ENABLE      ; 0              ; 0            ; 1           ; 0                ; 1                                                                                                                                                ;
; sdet.DISABLE     ; 0              ; 1            ; 0           ; 0                ; 1                                                                                                                                                ;
; sdet.BLOCK_GAP   ; 1              ; 0            ; 0           ; 0                ; 1                                                                                                                                                ;
+------------------+----------------+--------------+-------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_m_k_counter_fft_111:\gen_gt256_mk:ctrl|k_state ;
+-----------------------+--------------+-----------------------+-----------------+------------------------------------------------------------------------------------------------------------------+
; Name                  ; k_state.HOLD ; k_state.NEXT_PASS_UPD ; k_state.RUN_CNT ; k_state.IDLE                                                                                                     ;
+-----------------------+--------------+-----------------------+-----------------+------------------------------------------------------------------------------------------------------------------+
; k_state.IDLE          ; 0            ; 0                     ; 0               ; 0                                                                                                                ;
; k_state.RUN_CNT       ; 0            ; 0                     ; 1               ; 1                                                                                                                ;
; k_state.NEXT_PASS_UPD ; 0            ; 1                     ; 0               ; 1                                                                                                                ;
; k_state.HOLD          ; 1            ; 0                     ; 0               ; 1                                                                                                                ;
+-----------------------+--------------+-----------------------+-----------------+------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|source_state ;
+---------------------+-------------------+---------------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------+
; Name                ; source_state.end1 ; source_state.st_err ; source_state.run1 ; source_state.sop ; source_state.start                                                                                                   ;
+---------------------+-------------------+---------------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------+
; source_state.start  ; 0                 ; 0                   ; 0                 ; 0                ; 0                                                                                                                    ;
; source_state.sop    ; 0                 ; 0                   ; 0                 ; 1                ; 1                                                                                                                    ;
; source_state.run1   ; 0                 ; 0                   ; 1                 ; 0                ; 1                                                                                                                    ;
; source_state.st_err ; 0                 ; 1                   ; 0                 ; 0                ; 1                                                                                                                    ;
; source_state.end1   ; 1                 ; 0                   ; 0                 ; 0                ; 1                                                                                                                    ;
+---------------------+-------------------+---------------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|sink_out_state ;
+------------------------------------+--------------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------------+
; Name                               ; sink_out_state.empty_and_ready ; sink_out_state.empty_and_not_ready ; sink_out_state.normal                                                                                          ;
+------------------------------------+--------------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------------+
; sink_out_state.normal              ; 0                              ; 0                                  ; 0                                                                                                              ;
; sink_out_state.empty_and_not_ready ; 0                              ; 1                                  ; 1                                                                                                              ;
; sink_out_state.empty_and_ready     ; 1                              ; 0                                  ; 1                                                                                                              ;
+------------------------------------+--------------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|sink_state ;
+-------------------+-----------------+-------------------+-----------------+------------------+------------------------------------------------------------------------------------------------------------------------+
; Name              ; sink_state.end1 ; sink_state.st_err ; sink_state.run1 ; sink_state.stall ; sink_state.start                                                                                                       ;
+-------------------+-----------------+-------------------+-----------------+------------------+------------------------------------------------------------------------------------------------------------------------+
; sink_state.start  ; 0               ; 0                 ; 0               ; 0                ; 0                                                                                                                      ;
; sink_state.stall  ; 0               ; 0                 ; 0               ; 1                ; 1                                                                                                                      ;
; sink_state.run1   ; 0               ; 0                 ; 1               ; 0                ; 1                                                                                                                      ;
; sink_state.st_err ; 0               ; 1                 ; 0               ; 0                ; 1                                                                                                                      ;
; sink_state.end1   ; 1               ; 0                 ; 0               ; 0                ; 1                                                                                                                      ;
+-------------------+-----------------+-------------------+-----------------+------------------+------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                              ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0]                                                                                                                ; yes                                                              ; yes                                        ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_controller_fft_111:auk_dsp_interface_controller_1|stall_reg ; yes                                                              ; yes                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                     ; Reason for Removal                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|at_sink_sop_int                                                                                               ; Lost fanout                                                                                                                                                                                                                                                         ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|at_sink_eop_int                                                                                               ; Lost fanout                                                                                                                                                                                                                                                         ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpprdadgen_fft_111:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[6,7]                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                              ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpprdadgen_fft_111:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_c[6]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpprdadgen_fft_111:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_c[7]                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                              ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpprdadgen_fft_111:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_b[6]                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                              ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpprdadgen_fft_111:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_b[7]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpprdadgen_fft_111:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_a[6,7]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|at_sink_data_int[0..7]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|dataint[8..15]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|datbint[8..15]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|datcint[8..15]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|datdint[8..15]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|dataint[8..15]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|datbint[8..15]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|datcint[8..15]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|datdint[8..15]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|dataint[8..15]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|datbint[8..15]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|datcint[8..15]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|datdint[8..15]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|dataint[8..15]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|datbint[8..15]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|datcint[8..15]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|datdint[8..15]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|dataint[8..15]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|datbint[8..15]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|datcint[8..15]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|datdint[8..15]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; fft_conv_pwm:inst3|ledr0_reg[0]                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; fft_conv_pwm:inst3|ledr7_reg[0..7]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; fft_conv_pwm:inst3|ledr5_reg[0..7]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; fft_conv_pwm:inst3|ledr3_reg[0..7]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; fft_conv_pwm:inst3|ledr2_reg[0..7]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; fft_conv_pwm:inst3|ledr1_reg[0..7]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; fft_conv_pwm:inst3|ledr0_reg[1..7]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_2_2|lpm_add_sub:\pip:genaa:U0|add_sub_hph:auto_generated|pipeline_dffe[34,35]                                        ; Lost fanout                                                                                                                                                                                                                                                         ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_1_3|lpm_add_sub:\pip:genaa:U0|add_sub_gph:auto_generated|pipeline_dffe[34]                                           ; Lost fanout                                                                                                                                                                                                                                                         ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_2_2|lpm_add_sub:\pip:genaa:U0|add_sub_hph:auto_generated|pipeline_dffe[33]                                           ; Lost fanout                                                                                                                                                                                                                                                         ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_1_3|lpm_add_sub:\pip:genaa:U0|add_sub_gph:auto_generated|pipeline_dffe[33]                                           ; Lost fanout                                                                                                                                                                                                                                                         ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_2_2|lpm_add_sub:\pip:genaa:U0|add_sub_hph:auto_generated|pipeline_dffe[32]                                           ; Lost fanout                                                                                                                                                                                                                                                         ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_1_3|lpm_add_sub:\pip:genaa:U0|add_sub_gph:auto_generated|pipeline_dffe[32]                                           ; Lost fanout                                                                                                                                                                                                                                                         ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_2_2|lpm_add_sub:\pip:genaa:U0|add_sub_hph:auto_generated|pipeline_dffe[31]                                           ; Lost fanout                                                                                                                                                                                                                                                         ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_1_3|lpm_add_sub:\pip:genaa:U0|add_sub_gph:auto_generated|pipeline_dffe[31]                                           ; Lost fanout                                                                                                                                                                                                                                                         ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_2_2|lpm_add_sub:\pip:genaa:U0|add_sub_hph:auto_generated|pipeline_dffe[30]                                           ; Lost fanout                                                                                                                                                                                                                                                         ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_1_3|lpm_add_sub:\pip:genaa:U0|add_sub_gph:auto_generated|pipeline_dffe[30]                                           ; Lost fanout                                                                                                                                                                                                                                                         ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_2_2|lpm_add_sub:\pip:genaa:U0|add_sub_hph:auto_generated|pipeline_dffe[29]                                           ; Lost fanout                                                                                                                                                                                                                                                         ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_1_3|lpm_add_sub:\pip:genaa:U0|add_sub_gph:auto_generated|pipeline_dffe[29]                                           ; Lost fanout                                                                                                                                                                                                                                                         ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_2_2|lpm_add_sub:\pip:genaa:U0|add_sub_hph:auto_generated|pipeline_dffe[28]                                           ; Lost fanout                                                                                                                                                                                                                                                         ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_1_3|lpm_add_sub:\pip:genaa:U0|add_sub_gph:auto_generated|pipeline_dffe[28]                                           ; Lost fanout                                                                                                                                                                                                                                                         ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_2_2|lpm_add_sub:\pip:genaa:U0|add_sub_hph:auto_generated|pipeline_dffe[27]                                           ; Lost fanout                                                                                                                                                                                                                                                         ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_1_3|lpm_add_sub:\pip:genaa:U0|add_sub_gph:auto_generated|pipeline_dffe[27]                                           ; Lost fanout                                                                                                                                                                                                                                                         ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_2_2|lpm_add_sub:\pip:genaa:U0|add_sub_hph:auto_generated|pipeline_dffe[26]                                           ; Lost fanout                                                                                                                                                                                                                                                         ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_1_3|lpm_add_sub:\pip:genaa:U0|add_sub_gph:auto_generated|pipeline_dffe[26]                                           ; Lost fanout                                                                                                                                                                                                                                                         ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_2_2|lpm_add_sub:\pip:genaa:U0|add_sub_hph:auto_generated|pipeline_dffe[25]                                           ; Lost fanout                                                                                                                                                                                                                                                         ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_1_3|lpm_add_sub:\pip:genaa:U0|add_sub_gph:auto_generated|pipeline_dffe[25]                                           ; Lost fanout                                                                                                                                                                                                                                                         ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_2_2|lpm_add_sub:\pip:genaa:U0|add_sub_hph:auto_generated|pipeline_dffe[24]                                           ; Lost fanout                                                                                                                                                                                                                                                         ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_1_3|lpm_add_sub:\pip:genaa:U0|add_sub_gph:auto_generated|pipeline_dffe[24]                                           ; Lost fanout                                                                                                                                                                                                                                                         ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_2_2|lpm_add_sub:\pip:genaa:U0|add_sub_hph:auto_generated|pipeline_dffe[23]                                           ; Lost fanout                                                                                                                                                                                                                                                         ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_1_3|lpm_add_sub:\pip:genaa:U0|add_sub_gph:auto_generated|pipeline_dffe[23]                                           ; Lost fanout                                                                                                                                                                                                                                                         ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_2_2|lpm_add_sub:\pip:genaa:U0|add_sub_hph:auto_generated|pipeline_dffe[22]                                           ; Lost fanout                                                                                                                                                                                                                                                         ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_1_3|lpm_add_sub:\pip:genaa:U0|add_sub_gph:auto_generated|pipeline_dffe[22]                                           ; Lost fanout                                                                                                                                                                                                                                                         ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_2_2|lpm_add_sub:\pip:genaa:U0|add_sub_hph:auto_generated|pipeline_dffe[21]                                           ; Lost fanout                                                                                                                                                                                                                                                         ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_1_3|lpm_add_sub:\pip:genaa:U0|add_sub_gph:auto_generated|pipeline_dffe[21]                                           ; Lost fanout                                                                                                                                                                                                                                                         ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_2_2|lpm_add_sub:\pip:genaa:U0|add_sub_hph:auto_generated|pipeline_dffe[20]                                           ; Lost fanout                                                                                                                                                                                                                                                         ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_1_3|lpm_add_sub:\pip:genaa:U0|add_sub_gph:auto_generated|pipeline_dffe[20]                                           ; Lost fanout                                                                                                                                                                                                                                                         ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_2_2|lpm_add_sub:\pip:genaa:U0|add_sub_hph:auto_generated|pipeline_dffe[19]                                           ; Lost fanout                                                                                                                                                                                                                                                         ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_1_3|lpm_add_sub:\pip:genaa:U0|add_sub_gph:auto_generated|pipeline_dffe[19]                                           ; Lost fanout                                                                                                                                                                                                                                                         ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_2_2|lpm_add_sub:\pip:genaa:U0|add_sub_hph:auto_generated|pipeline_dffe[18]                                           ; Lost fanout                                                                                                                                                                                                                                                         ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_1_3|lpm_add_sub:\pip:genaa:U0|add_sub_gph:auto_generated|pipeline_dffe[18]                                           ; Lost fanout                                                                                                                                                                                                                                                         ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_2_1|lpm_add_sub:\pip:genaa:U0|add_sub_hph:auto_generated|pipeline_dffe[18..35]                                       ; Lost fanout                                                                                                                                                                                                                                                         ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|result[18..33]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                         ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_1_2|lpm_add_sub:\pip:genaa:U0|add_sub_gph:auto_generated|pipeline_dffe[18..34]                                       ; Lost fanout                                                                                                                                                                                                                                                         ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_1_1|lpm_add_sub:\pip:genaa:U0|add_sub_gph:auto_generated|pipeline_dffe[18..34]                                       ; Lost fanout                                                                                                                                                                                                                                                         ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|result[18..33]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                         ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|result[18..33]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                         ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|AC0[18..31]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                         ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|BC1[18..31]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                         ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|CC2[18..31]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                         ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|DC3[18..31]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                         ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|result[18..33]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                         ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|result[18..33]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                         ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|AC0[18..31]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                         ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|BC1[18..31]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                         ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|CC2[18..31]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                         ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|DC3[18..31]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                         ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|AC0[18..31]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                         ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|BC1[18..31]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                         ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|CC2[18..31]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                         ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|DC3[18..31]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                         ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|AC0[18..31]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                         ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|BC1[18..31]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                         ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|CC2[18..31]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                         ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|DC3[18..31]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                         ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|AC0[18..31]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                         ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|BC1[18..31]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                         ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|CC2[18..31]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                         ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|DC3[18..31]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                         ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|source_stall_int_d                                                                                        ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|source_stall_d                                                                                                                      ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|oe                                                                                                                                                                            ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|val_out                                                                                                                             ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|p_tdl[15][0]                                                                                                                                                                  ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|p_cd_en[0]                                                                                                                          ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|p_tdl[15][1]                                                                                                                                                                  ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|p_cd_en[1]                                                                                                                          ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|p_tdl[15][2]                                                                                                                                                                  ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|p_cd_en[2]                                                                                                                          ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpp_serial_fft_111:\gen_radix_4_last_pass:lpp|add_in_i_b[8]                                                                                                           ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpp_serial_fft_111:\gen_radix_4_last_pass:lpp|add_in_i_b[7]                                                                 ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpp_serial_fft_111:\gen_radix_4_last_pass:lpp|add_in_i_a[8]                                                                                                           ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpp_serial_fft_111:\gen_radix_4_last_pass:lpp|add_in_i_a[7]                                                                 ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpp_serial_fft_111:\gen_radix_4_last_pass:lpp|add_in_r_b[8]                                                                                                           ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpp_serial_fft_111:\gen_radix_4_last_pass:lpp|add_in_r_b[7]                                                                 ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpp_serial_fft_111:\gen_radix_4_last_pass:lpp|add_in_r_a[8]                                                                                                           ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpp_serial_fft_111:\gen_radix_4_last_pass:lpp|add_in_r_a[7]                                                                 ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpp_serial_fft_111:\gen_radix_4_last_pass:lpp|add_in_i_d[8]                                                                                                           ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpp_serial_fft_111:\gen_radix_4_last_pass:lpp|add_in_i_d[7]                                                                 ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpp_serial_fft_111:\gen_radix_4_last_pass:lpp|add_in_i_c[8]                                                                                                           ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpp_serial_fft_111:\gen_radix_4_last_pass:lpp|add_in_i_c[7]                                                                 ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpp_serial_fft_111:\gen_radix_4_last_pass:lpp|add_in_r_d[8]                                                                                                           ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpp_serial_fft_111:\gen_radix_4_last_pass:lpp|add_in_r_d[7]                                                                 ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpp_serial_fft_111:\gen_radix_4_last_pass:lpp|add_in_r_c[8]                                                                                                           ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpp_serial_fft_111:\gen_radix_4_last_pass:lpp|add_in_r_c[7]                                                                 ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpprdadgen_fft_111:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_c[0]                                                                                                   ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpprdadgen_fft_111:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[0]                                                         ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpprdadgen_fft_111:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_b[0]                                                                                                   ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpprdadgen_fft_111:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[0]                                                         ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpprdadgen_fft_111:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_a[0]                                                                                                   ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpprdadgen_fft_111:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[0]                                                         ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpprdadgen_fft_111:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_c[1]                                                                                                   ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpprdadgen_fft_111:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[1]                                                         ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpprdadgen_fft_111:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_b[1]                                                                                                   ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpprdadgen_fft_111:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[1]                                                         ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpprdadgen_fft_111:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_a[1]                                                                                                   ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpprdadgen_fft_111:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[1]                                                         ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpprdadgen_fft_111:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_c[2]                                                                                                   ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpprdadgen_fft_111:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[2]                                                         ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpprdadgen_fft_111:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_b[2]                                                                                                   ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpprdadgen_fft_111:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[2]                                                         ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpprdadgen_fft_111:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_a[2]                                                                                                   ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpprdadgen_fft_111:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[2]                                                         ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpprdadgen_fft_111:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_c[3]                                                                                                   ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpprdadgen_fft_111:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[3]                                                         ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpprdadgen_fft_111:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_b[3]                                                                                                   ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpprdadgen_fft_111:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[3]                                                         ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpprdadgen_fft_111:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_a[3]                                                                                                   ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpprdadgen_fft_111:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[3]                                                         ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpprdadgen_fft_111:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_c[4]                                                                                                   ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpprdadgen_fft_111:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[4]                                                         ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpprdadgen_fft_111:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_b[4]                                                                                                   ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpprdadgen_fft_111:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[4]                                                         ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpprdadgen_fft_111:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_a[4]                                                                                                   ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpprdadgen_fft_111:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[4]                                                         ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpprdadgen_fft_111:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_c[5]                                                                                                   ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpprdadgen_fft_111:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[5]                                                         ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpprdadgen_fft_111:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_b[5]                                                                                                   ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpprdadgen_fft_111:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[5]                                                         ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpprdadgen_fft_111:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_a[5]                                                                                                   ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpprdadgen_fft_111:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[5]                                                         ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_m_k_counter_fft_111:\gen_gt256_mk:ctrl|next_block_d                                                                                                                   ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_tdl_bit_fft_111:\gen_cont:delay_next_blk|tdl_arr[0]                               ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_111:\gen_cont:bfp_detect|asj_fft_tdl_bit_fft_111:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[0]  ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_tdl_bit_fft_111:\gen_cont:delay_next_blk|tdl_arr[0]                               ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_m_k_counter_fft_111:\gen_gt256_mk:ctrl|next_block_d2                                                                                                                  ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_tdl_bit_fft_111:\gen_cont:delay_next_blk|tdl_arr[1]                               ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_111:\gen_cont:bfp_detect|asj_fft_tdl_bit_fft_111:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[1]  ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_tdl_bit_fft_111:\gen_cont:delay_next_blk|tdl_arr[1]                               ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_m_k_counter_fft_111:\gen_gt256_mk:ctrl|next_block_d3                                                                                                                  ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_tdl_bit_fft_111:\gen_cont:delay_next_blk|tdl_arr[2]                               ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_111:\gen_cont:bfp_detect|asj_fft_tdl_bit_fft_111:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[2]  ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_tdl_bit_fft_111:\gen_cont:delay_next_blk|tdl_arr[2]                               ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_m_k_counter_fft_111:\gen_gt256_mk:ctrl|next_block_d4                                                                                                                  ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_tdl_bit_fft_111:\gen_cont:delay_next_blk|tdl_arr[3]                               ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_111:\gen_cont:bfp_detect|asj_fft_tdl_bit_fft_111:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[3]  ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_tdl_bit_fft_111:\gen_cont:delay_next_blk|tdl_arr[3]                               ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_m_k_counter_fft_111:\gen_gt256_mk:ctrl|next_block_d5                                                                                                                  ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_tdl_bit_fft_111:\gen_cont:delay_next_blk|tdl_arr[4]                               ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_111:\gen_cont:bfp_detect|asj_fft_tdl_bit_fft_111:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[4]  ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_tdl_bit_fft_111:\gen_cont:delay_next_blk|tdl_arr[4]                               ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_111:\gen_cont:bfp_detect|asj_fft_tdl_bit_fft_111:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[5]  ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_tdl_bit_fft_111:\gen_cont:delay_next_blk|tdl_arr[5]                               ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_111:\gen_cont:bfp_detect|asj_fft_tdl_bit_fft_111:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[6]  ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_tdl_bit_fft_111:\gen_cont:delay_next_blk|tdl_arr[6]                               ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_111:\gen_cont:bfp_detect|asj_fft_tdl_bit_fft_111:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[7]  ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_tdl_bit_fft_111:\gen_cont:delay_next_blk|tdl_arr[7]                               ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_111:\gen_cont:bfp_detect|asj_fft_tdl_bit_fft_111:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[8]  ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_tdl_bit_fft_111:\gen_cont:delay_next_blk|tdl_arr[8]                               ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_111:\gen_cont:bfp_detect|asj_fft_tdl_bit_fft_111:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[9]  ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_tdl_bit_fft_111:\gen_cont:delay_next_blk|tdl_arr[9]                               ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_111:\gen_cont:bfp_detect|asj_fft_tdl_bit_fft_111:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[10] ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_tdl_bit_fft_111:\gen_cont:delay_next_blk|tdl_arr[10]                              ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_111:\gen_cont:bfp_detect|asj_fft_tdl_bit_fft_111:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[11] ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_tdl_bit_fft_111:\gen_cont:delay_next_blk|tdl_arr[11]                              ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_111:\gen_cont:bfp_detect|asj_fft_tdl_bit_fft_111:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[12] ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_tdl_bit_fft_111:\gen_cont:delay_next_blk|tdl_arr[12]                              ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_111:\gen_cont:bfp_detect|asj_fft_tdl_bit_fft_111:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[13] ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_tdl_bit_fft_111:\gen_cont:delay_next_blk|tdl_arr[13]                              ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_111:\gen_cont:bfp_detect|asj_fft_tdl_bit_fft_111:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[14] ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_tdl_bit_fft_111:\gen_cont:delay_next_blk|tdl_arr[14]                              ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_111:\gen_cont:bfp_detect|asj_fft_tdl_bit_fft_111:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[15] ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_tdl_bit_fft_111:\gen_cont:delay_next_blk|tdl_arr[15]                              ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_111:\gen_cont:bfp_detect|asj_fft_tdl_bit_fft_111:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[16] ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_tdl_bit_fft_111:\gen_cont:delay_next_blk|tdl_arr[16]                              ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_111:\gen_cont:bfp_detect|asj_fft_tdl_bit_fft_111:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[17] ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_tdl_bit_fft_111:\gen_cont:delay_next_blk|tdl_arr[17]                              ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_111:\gen_cont:bfp_detect|asj_fft_tdl_bit_fft_111:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[18] ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_tdl_bit_fft_111:\gen_cont:delay_next_blk|tdl_arr[18]                              ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_111:\gen_cont:bfp_detect|asj_fft_tdl_bit_fft_111:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[19] ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_tdl_bit_fft_111:\gen_cont:delay_next_blk|tdl_arr[19]                              ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_111:\gen_cont:bfp_detect|asj_fft_tdl_bit_fft_111:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[20] ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_tdl_bit_fft_111:\gen_cont:delay_next_blk|tdl_arr[20]                              ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_111:\gen_cont:bfp_detect|asj_fft_tdl_bit_fft_111:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[21] ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_tdl_bit_fft_111:\gen_cont:delay_next_blk|tdl_arr[21]                              ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_111:\gen_cont:bfp_detect|asj_fft_tdl_bit_fft_111:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[22] ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_tdl_bit_fft_111:\gen_cont:delay_next_blk|tdl_arr[22]                              ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:\gen_wrsw_2:wr_adgen|rd_addr_b[0]                                                                                                                   ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:\gen_wrsw_2:wr_adgen|rd_addr_d[0]                                                                         ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:\gen_wrsw_2:wr_adgen|rd_addr_c[1]                                                                                                                   ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:\gen_wrsw_2:wr_adgen|rd_addr_d[1]                                                                         ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:\gen_wrsw_2:wr_adgen|rd_addr_b[2]                                                                                                                   ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:\gen_wrsw_2:wr_adgen|rd_addr_d[2]                                                                         ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:\gen_wrsw_2:wr_adgen|rd_addr_c[3]                                                                                                                   ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:\gen_wrsw_2:wr_adgen|rd_addr_d[3]                                                                         ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:\gen_wrsw_2:wr_adgen|rd_addr_b[4]                                                                                                                   ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:\gen_wrsw_2:wr_adgen|rd_addr_d[4]                                                                         ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:\gen_wrsw_2:wr_adgen|rd_addr_c[5]                                                                                                                   ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:\gen_wrsw_2:wr_adgen|rd_addr_d[5]                                                                         ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:\gen_wrsw_2:wr_adgen|rd_addr_c[6]                                                                                                                   ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:\gen_wrsw_2:wr_adgen|rd_addr_d[6]                                                                         ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:\gen_wrsw_2:wr_adgen|rd_addr_b[6]                                                                                                                   ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:\gen_wrsw_2:wr_adgen|rd_addr_d[6]                                                                         ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:\gen_wrsw_2:wr_adgen|rd_addr_a[6]                                                                                                                   ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:\gen_wrsw_2:wr_adgen|rd_addr_d[6]                                                                         ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:\gen_wrsw_2:wr_adgen|rd_addr_c[7]                                                                                                                   ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:\gen_wrsw_2:wr_adgen|rd_addr_d[7]                                                                         ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:\gen_wrsw_2:wr_adgen|rd_addr_b[7]                                                                                                                   ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:\gen_wrsw_2:wr_adgen|rd_addr_d[7]                                                                         ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:\gen_wrsw_2:wr_adgen|rd_addr_a[7]                                                                                                                   ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:\gen_wrsw_2:wr_adgen|rd_addr_d[7]                                                                         ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:\gen_wrsw_2:wr_adgen|rd_addr_a[0]                                                                                                                   ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:\gen_wrsw_2:wr_adgen|rd_addr_c[0]                                                                         ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:\gen_wrsw_2:wr_adgen|rd_addr_a[2]                                                                                                                   ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:\gen_wrsw_2:wr_adgen|rd_addr_c[2]                                                                         ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:\gen_wrsw_2:wr_adgen|rd_addr_a[4]                                                                                                                   ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:\gen_wrsw_2:wr_adgen|rd_addr_c[4]                                                                         ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:\gen_wrsw_2:wr_adgen|rd_addr_a[1]                                                                                                                   ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:\gen_wrsw_2:wr_adgen|rd_addr_b[1]                                                                         ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:\gen_wrsw_2:wr_adgen|rd_addr_a[3]                                                                                                                   ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:\gen_wrsw_2:wr_adgen|rd_addr_b[3]                                                                         ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:\gen_wrsw_2:wr_adgen|rd_addr_a[5]                                                                                                                   ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:\gen_wrsw_2:wr_adgen|rd_addr_b[5]                                                                         ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_wrswgen_fft_111:\gen_wrsw_2:get_wr_swtiches|swd_tdl[0][0]                                                                                                             ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_wrswgen_fft_111:\gen_wrsw_2:get_wr_swtiches|swa_tdl[0][0]                                                                   ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_wrswgen_fft_111:\gen_wrsw_2:get_wr_swtiches|swd_tdl[0][1]                                                                                                             ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_wrswgen_fft_111:\gen_wrsw_2:get_wr_swtiches|swa_tdl[0][1]                                                                   ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:rd_adgen|rd_addr_d[6]                                                                                                                               ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_tdl_fft_111:\gen_wrsw_2:k_delay|tdl_arr[0][6]                                                                               ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:rd_adgen|rd_addr_c[6]                                                                                                                               ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_tdl_fft_111:\gen_wrsw_2:k_delay|tdl_arr[0][6]                                                                               ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:rd_adgen|rd_addr_b[6]                                                                                                                               ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_tdl_fft_111:\gen_wrsw_2:k_delay|tdl_arr[0][6]                                                                               ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:rd_adgen|rd_addr_a[6]                                                                                                                               ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_tdl_fft_111:\gen_wrsw_2:k_delay|tdl_arr[0][6]                                                                               ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:rd_adgen|rd_addr_d[7]                                                                                                                               ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_tdl_fft_111:\gen_wrsw_2:k_delay|tdl_arr[0][7]                                                                               ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:rd_adgen|rd_addr_c[7]                                                                                                                               ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_tdl_fft_111:\gen_wrsw_2:k_delay|tdl_arr[0][7]                                                                               ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:rd_adgen|rd_addr_b[7]                                                                                                                               ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_tdl_fft_111:\gen_wrsw_2:k_delay|tdl_arr[0][7]                                                                               ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:rd_adgen|rd_addr_a[7]                                                                                                                               ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_tdl_fft_111:\gen_wrsw_2:k_delay|tdl_arr[0][7]                                                                               ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:rd_adgen|rd_addr_b[0]                                                                                                                               ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:rd_adgen|rd_addr_d[0]                                                                                     ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:rd_adgen|rd_addr_c[1]                                                                                                                               ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:rd_adgen|rd_addr_d[1]                                                                                     ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:rd_adgen|rd_addr_b[2]                                                                                                                               ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:rd_adgen|rd_addr_d[2]                                                                                     ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:rd_adgen|rd_addr_c[3]                                                                                                                               ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:rd_adgen|rd_addr_d[3]                                                                                     ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:rd_adgen|rd_addr_b[4]                                                                                                                               ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:rd_adgen|rd_addr_d[4]                                                                                     ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:rd_adgen|rd_addr_c[5]                                                                                                                               ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:rd_adgen|rd_addr_d[5]                                                                                     ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:rd_adgen|rd_addr_a[0]                                                                                                                               ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:rd_adgen|rd_addr_c[0]                                                                                     ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:rd_adgen|rd_addr_a[2]                                                                                                                               ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:rd_adgen|rd_addr_c[2]                                                                                     ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:rd_adgen|rd_addr_a[4]                                                                                                                               ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:rd_adgen|rd_addr_c[4]                                                                                     ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:rd_adgen|rd_addr_a[1]                                                                                                                               ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:rd_adgen|rd_addr_b[1]                                                                                     ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:rd_adgen|rd_addr_a[3]                                                                                                                               ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:rd_adgen|rd_addr_b[3]                                                                                     ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:rd_adgen|rd_addr_a[5]                                                                                                                               ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:rd_adgen|rd_addr_b[5]                                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[5][7]                                                                                                                                                                             ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|dataint[7]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[5][6]                                                                                                                                                                             ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|dataint[6]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[5][5]                                                                                                                                                                             ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|dataint[5]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[5][4]                                                                                                                                                                             ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|dataint[4]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[5][3]                                                                                                                                                                             ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|dataint[3]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[5][2]                                                                                                                                                                             ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|dataint[2]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[5][1]                                                                                                                                                                             ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|dataint[1]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[5][0]                                                                                                                                                                             ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|dataint[0]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[6][7]                                                                                                                                                                             ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|datbint[7]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[6][6]                                                                                                                                                                             ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|datbint[6]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[6][5]                                                                                                                                                                             ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|datbint[5]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[6][4]                                                                                                                                                                             ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|datbint[4]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[6][3]                                                                                                                                                                             ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|datbint[3]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[6][2]                                                                                                                                                                             ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|datbint[2]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[6][1]                                                                                                                                                                             ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|datbint[1]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[6][0]                                                                                                                                                                             ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|datbint[0]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[7][7]                                                                                                                                                                             ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|datcint[7]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[7][6]                                                                                                                                                                             ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|datcint[6]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[7][5]                                                                                                                                                                             ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|datcint[5]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[7][4]                                                                                                                                                                             ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|datcint[4]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[7][3]                                                                                                                                                                             ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|datcint[3]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[7][2]                                                                                                                                                                             ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|datcint[2]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[7][1]                                                                                                                                                                             ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|datcint[1]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[7][0]                                                                                                                                                                             ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|datcint[0]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[8][7]                                                                                                                                                                             ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|datdint[7]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[8][6]                                                                                                                                                                             ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|datdint[6]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[8][5]                                                                                                                                                                             ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|datdint[5]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[8][4]                                                                                                                                                                             ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|datdint[4]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[8][3]                                                                                                                                                                             ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|datdint[3]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[8][2]                                                                                                                                                                             ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|datdint[2]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[8][1]                                                                                                                                                                             ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|datdint[1]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[8][0]                                                                                                                                                                             ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|datdint[0]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[1][7]                                                                                                                                                                             ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|dataint[7]                                                                      ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[1][6]                                                                                                                                                                             ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|dataint[6]                                                                      ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[1][5]                                                                                                                                                                             ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|dataint[5]                                                                      ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[1][4]                                                                                                                                                                             ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|dataint[4]                                                                      ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[1][3]                                                                                                                                                                             ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|dataint[3]                                                                      ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[1][2]                                                                                                                                                                             ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|dataint[2]                                                                      ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[1][1]                                                                                                                                                                             ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|dataint[1]                                                                      ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[1][0]                                                                                                                                                                             ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|dataint[0]                                                                      ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[2][7]                                                                                                                                                                             ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|datbint[7]                                                                      ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[2][6]                                                                                                                                                                             ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|datbint[6]                                                                      ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[2][5]                                                                                                                                                                             ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|datbint[5]                                                                      ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[2][4]                                                                                                                                                                             ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|datbint[4]                                                                      ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[2][3]                                                                                                                                                                             ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|datbint[3]                                                                      ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[2][2]                                                                                                                                                                             ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|datbint[2]                                                                      ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[2][1]                                                                                                                                                                             ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|datbint[1]                                                                      ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[2][0]                                                                                                                                                                             ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|datbint[0]                                                                      ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[3][7]                                                                                                                                                                             ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|datcint[7]                                                                      ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[3][6]                                                                                                                                                                             ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|datcint[6]                                                                      ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[3][5]                                                                                                                                                                             ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|datcint[5]                                                                      ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[3][4]                                                                                                                                                                             ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|datcint[4]                                                                      ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[3][3]                                                                                                                                                                             ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|datcint[3]                                                                      ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[3][2]                                                                                                                                                                             ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|datcint[2]                                                                      ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[3][1]                                                                                                                                                                             ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|datcint[1]                                                                      ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[3][0]                                                                                                                                                                             ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|datcint[0]                                                                      ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[4][7]                                                                                                                                                                             ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|datdint[7]                                                                      ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[4][6]                                                                                                                                                                             ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|datdint[6]                                                                      ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[4][5]                                                                                                                                                                             ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|datdint[5]                                                                      ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[4][4]                                                                                                                                                                             ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|datdint[4]                                                                      ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[4][3]                                                                                                                                                                             ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|datdint[3]                                                                      ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[4][2]                                                                                                                                                                             ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|datdint[2]                                                                      ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[4][1]                                                                                                                                                                             ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|datdint[1]                                                                      ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[4][0]                                                                                                                                                                             ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|datdint[0]                                                                      ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[17][7]                                                                                                                                                                            ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|dataint[7]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[17][6]                                                                                                                                                                            ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|dataint[6]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[17][5]                                                                                                                                                                            ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|dataint[5]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[17][4]                                                                                                                                                                            ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|dataint[4]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[17][3]                                                                                                                                                                            ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|dataint[3]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[17][2]                                                                                                                                                                            ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|dataint[2]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[17][1]                                                                                                                                                                            ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|dataint[1]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[17][0]                                                                                                                                                                            ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|dataint[0]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[18][7]                                                                                                                                                                            ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|datbint[7]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[18][6]                                                                                                                                                                            ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|datbint[6]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[18][5]                                                                                                                                                                            ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|datbint[5]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[18][4]                                                                                                                                                                            ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|datbint[4]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[18][3]                                                                                                                                                                            ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|datbint[3]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[18][2]                                                                                                                                                                            ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|datbint[2]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[18][1]                                                                                                                                                                            ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|datbint[1]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[18][0]                                                                                                                                                                            ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|datbint[0]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[19][7]                                                                                                                                                                            ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|datcint[7]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[19][6]                                                                                                                                                                            ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|datcint[6]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[19][5]                                                                                                                                                                            ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|datcint[5]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[19][4]                                                                                                                                                                            ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|datcint[4]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[19][3]                                                                                                                                                                            ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|datcint[3]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[19][2]                                                                                                                                                                            ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|datcint[2]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[19][1]                                                                                                                                                                            ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|datcint[1]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[19][0]                                                                                                                                                                            ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|datcint[0]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[13][7]                                                                                                                                                                            ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|dataint[7]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[13][6]                                                                                                                                                                            ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|dataint[6]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[13][5]                                                                                                                                                                            ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|dataint[5]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[13][4]                                                                                                                                                                            ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|dataint[4]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[13][3]                                                                                                                                                                            ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|dataint[3]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[13][2]                                                                                                                                                                            ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|dataint[2]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[13][1]                                                                                                                                                                            ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|dataint[1]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[13][0]                                                                                                                                                                            ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|dataint[0]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[14][7]                                                                                                                                                                            ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|datbint[7]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[14][6]                                                                                                                                                                            ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|datbint[6]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[14][5]                                                                                                                                                                            ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|datbint[5]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[14][4]                                                                                                                                                                            ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|datbint[4]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[14][3]                                                                                                                                                                            ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|datbint[3]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[14][2]                                                                                                                                                                            ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|datbint[2]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[14][1]                                                                                                                                                                            ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|datbint[1]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[14][0]                                                                                                                                                                            ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|datbint[0]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[15][7]                                                                                                                                                                            ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|datcint[7]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[15][6]                                                                                                                                                                            ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|datcint[6]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[15][5]                                                                                                                                                                            ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|datcint[5]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[15][4]                                                                                                                                                                            ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|datcint[4]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[15][3]                                                                                                                                                                            ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|datcint[3]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[15][2]                                                                                                                                                                            ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|datcint[2]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[15][1]                                                                                                                                                                            ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|datcint[1]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[15][0]                                                                                                                                                                            ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|datcint[0]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[16][7]                                                                                                                                                                            ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|datdint[7]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[16][6]                                                                                                                                                                            ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|datdint[6]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[16][5]                                                                                                                                                                            ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|datdint[5]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[16][4]                                                                                                                                                                            ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|datdint[4]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[16][3]                                                                                                                                                                            ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|datdint[3]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[16][2]                                                                                                                                                                            ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|datdint[2]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[16][1]                                                                                                                                                                            ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|datdint[1]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[16][0]                                                                                                                                                                            ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|datdint[0]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[9][7]                                                                                                                                                                             ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|dataint[7]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[9][6]                                                                                                                                                                             ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|dataint[6]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[9][5]                                                                                                                                                                             ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|dataint[5]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[9][4]                                                                                                                                                                             ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|dataint[4]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[9][3]                                                                                                                                                                             ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|dataint[3]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[9][2]                                                                                                                                                                             ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|dataint[2]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[9][1]                                                                                                                                                                             ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|dataint[1]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[9][0]                                                                                                                                                                             ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|dataint[0]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[10][7]                                                                                                                                                                            ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|datbint[7]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[10][6]                                                                                                                                                                            ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|datbint[6]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[10][5]                                                                                                                                                                            ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|datbint[5]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[10][4]                                                                                                                                                                            ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|datbint[4]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[10][3]                                                                                                                                                                            ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|datbint[3]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[10][2]                                                                                                                                                                            ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|datbint[2]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[10][1]                                                                                                                                                                            ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|datbint[1]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[10][0]                                                                                                                                                                            ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|datbint[0]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[11][7]                                                                                                                                                                            ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|datcint[7]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[11][6]                                                                                                                                                                            ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|datcint[6]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[11][5]                                                                                                                                                                            ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|datcint[5]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[11][4]                                                                                                                                                                            ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|datcint[4]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[11][3]                                                                                                                                                                            ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|datcint[3]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[11][2]                                                                                                                                                                            ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|datcint[2]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[11][1]                                                                                                                                                                            ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|datcint[1]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[11][0]                                                                                                                                                                            ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|datcint[0]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[12][7]                                                                                                                                                                            ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|datdint[7]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[12][6]                                                                                                                                                                            ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|datdint[6]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[12][5]                                                                                                                                                                            ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|datdint[5]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[12][4]                                                                                                                                                                            ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|datdint[4]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[12][3]                                                                                                                                                                            ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|datdint[3]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[12][2]                                                                                                                                                                            ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|datdint[2]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[12][1]                                                                                                                                                                            ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|datdint[1]                                                                     ;
; wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi|contents[12][0]                                                                                                                                                                            ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|datdint[0]                                                                     ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr|sw_1_arr[0][0]                                                                                                                ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr|sw_3_arr[0][0]                                                                      ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr|sw_2_arr[0][1]                                                                                                                ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr|sw_3_arr[0][1]                                                                      ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr|sw_1_arr[0][2]                                                                                                                ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr|sw_3_arr[0][2]                                                                      ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr|sw_2_arr[0][3]                                                                                                                ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr|sw_3_arr[0][3]                                                                      ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr|sw_1_arr[0][4]                                                                                                                ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr|sw_3_arr[0][4]                                                                      ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr|sw_2_arr[0][5]                                                                                                                ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr|sw_3_arr[0][5]                                                                      ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr|sw_2_arr[0][6]                                                                                                                ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr|sw_3_arr[0][6]                                                                      ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr|sw_1_arr[0][6]                                                                                                                ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr|sw_3_arr[0][6]                                                                      ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr|sw_0_arr[0][6]                                                                                                                ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr|sw_3_arr[0][6]                                                                      ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr|sw_2_arr[0][7]                                                                                                                ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr|sw_3_arr[0][7]                                                                      ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr|sw_1_arr[0][7]                                                                                                                ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr|sw_3_arr[0][7]                                                                      ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr|sw_0_arr[0][7]                                                                                                                ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr|sw_3_arr[0][7]                                                                      ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr|sw_0_arr[0][0]                                                                                                                ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr|sw_2_arr[0][0]                                                                      ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr|sw_0_arr[0][2]                                                                                                                ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr|sw_2_arr[0][2]                                                                      ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr|sw_0_arr[0][4]                                                                                                                ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr|sw_2_arr[0][4]                                                                      ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr|sw_0_arr[0][1]                                                                                                                ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr|sw_1_arr[0][1]                                                                      ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr|sw_0_arr[0][3]                                                                                                                ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr|sw_1_arr[0][3]                                                                      ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr|sw_0_arr[0][5]                                                                                                                ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr|sw_1_arr[0][5]                                                                      ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|rdaddress_c_bus[8,16,24]                                                                                                                                                      ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|rdaddress_c_bus[0]                                                                                                                  ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|rdaddress_c_bus[1,9,25]                                                                                                                                                       ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|rdaddress_c_bus[17]                                                                                                                 ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|rdaddress_c_bus[2,18,26]                                                                                                                                                      ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|rdaddress_c_bus[10]                                                                                                                 ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|rdaddress_c_bus[3,19,27]                                                                                                                                                      ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|rdaddress_c_bus[11]                                                                                                                 ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|rdaddress_c_bus[4,20,28]                                                                                                                                                      ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|rdaddress_c_bus[12]                                                                                                                 ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|rdaddress_c_bus[5,21,29]                                                                                                                                                      ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|rdaddress_c_bus[13]                                                                                                                 ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|rdaddress_c_bus[6]                                                                                                                                                            ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|rdaddress_c_bus[22]                                                                                                                 ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[1][0]                                                                            ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][0]                                  ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[2][0]                                                                            ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][0]                                  ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[3][0]                                                                            ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][0]                                  ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[1][1]                                                                            ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][1]                                  ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[2][1]                                                                            ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][1]                                  ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[3][1]                                                                            ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][1]                                  ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[1][2]                                                                            ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][2]                                  ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[2][2]                                                                            ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][2]                                  ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[3][2]                                                                            ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][2]                                  ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[1][3]                                                                            ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][3]                                  ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[2][3]                                                                            ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][3]                                  ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[3][3]                                                                            ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][3]                                  ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[1][4]                                                                            ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][4]                                  ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[2][4]                                                                            ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][4]                                  ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[3][4]                                                                            ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][4]                                  ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[1][5]                                                                            ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][5]                                  ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[2][5]                                                                            ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][5]                                  ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[3][5]                                                                            ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][5]                                  ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[3][6]                                                                            ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[1][6]                                  ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_tdl_bit_rst_fft_111:delay_bdd|tdl_arr[0]                                                                                                                              ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_tdl_bit_rst_fft_111:\gen_dft_2:delay_blk_done|tdl_arr[0]                                                                    ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_tdl_bit_rst_fft_111:delay_bdd|tdl_arr[1]                                                                                                                              ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_tdl_bit_rst_fft_111:\gen_dft_2:delay_blk_done|tdl_arr[1]                                                                    ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_tdl_bit_rst_fft_111:delay_bdd|tdl_arr[2]                                                                                                                              ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_tdl_bit_rst_fft_111:\gen_dft_2:delay_blk_done|tdl_arr[2]                                                                    ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_tdl_bit_rst_fft_111:delay_bdd|tdl_arr[3]                                                                                                                              ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_tdl_bit_rst_fft_111:\gen_dft_2:delay_blk_done|tdl_arr[3]                                                                    ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_tdl_bit_rst_fft_111:delay_bdd|tdl_arr[4]                                                                                                                              ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_tdl_bit_rst_fft_111:\gen_dft_2:delay_blk_done|tdl_arr[4]                                                                    ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_tdl_bit_rst_fft_111:delay_bdd|tdl_arr[5]                                                                                                                              ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_tdl_bit_rst_fft_111:\gen_dft_2:delay_blk_done|tdl_arr[5]                                                                    ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_tdl_bit_rst_fft_111:\gen_dft_2:delay_blk_done|tdl_arr[6]                                                                                                              ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|blk_done_vec[0]                                                                           ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_tdl_bit_rst_fft_111:\gen_dft_2:delay_blk_done|tdl_arr[7]                                                                                                              ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|blk_done_vec[1]                                                                           ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_tdl_bit_rst_fft_111:delay_ctrl_np|tdl_arr[6]                                                                                                                          ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|next_pass_vec[0]                                                                          ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_tdl_bit_rst_fft_111:delay_ctrl_np|tdl_arr[7]                                                                                                                          ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|next_pass_vec[1]                                                                          ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[3][0]                                                                                                              ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[1][0]                                                                    ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[1][6]                                                                                                              ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[0][6]                                                                    ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[2][6]                                                                                                              ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[0][6]                                                                    ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[3][6]                                                                                                              ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[0][6]                                                                    ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:ram_cxb_rd|ram_in_reg[3][0]                                                                                                                          ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:ram_cxb_rd|ram_in_reg[1][0]                                                                                ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:ram_cxb_rd|ram_in_reg[3][2]                                                                                                                          ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:ram_cxb_rd|ram_in_reg[1][2]                                                                                ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:ram_cxb_rd|ram_in_reg[3][4]                                                                                                                          ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:ram_cxb_rd|ram_in_reg[1][4]                                                                                ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:ram_cxb_rd|ram_in_reg[1][6]                                                                                                                          ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:ram_cxb_rd|ram_in_reg[0][6]                                                                                ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:ram_cxb_rd|ram_in_reg[2][6]                                                                                                                          ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:ram_cxb_rd|ram_in_reg[0][6]                                                                                ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:ram_cxb_rd|ram_in_reg[3][6]                                                                                                                          ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:ram_cxb_rd|ram_in_reg[0][6]                                                                                ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:ram_cxb_rd|ram_in_reg[1][7]                                                                                                                          ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:ram_cxb_rd|ram_in_reg[0][7]                                                                                ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:ram_cxb_rd|ram_in_reg[2][7]                                                                                                                          ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:ram_cxb_rd|ram_in_reg[0][7]                                                                                ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:ram_cxb_rd|ram_in_reg[3][7]                                                                                                                          ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:ram_cxb_rd|ram_in_reg[0][7]                                                                                ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|rdaddress_a_bus[16]                                                                                                                              ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|rdaddress_a_bus[0]                                                                                     ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|rdaddress_a_bus[2]                                                                                                                               ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|rdaddress_a_bus[18]                                                                                    ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|rdaddress_a_bus[4]                                                                                                                               ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|rdaddress_a_bus[20]                                                                                    ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|rdaddress_a_bus[6,22,30]                                                                                                                         ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|rdaddress_a_bus[14]                                                                                    ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|rdaddress_a_bus[7,23,31]                                                                                                                         ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|rdaddress_a_bus[15]                                                                                    ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|rdaddress_b_bus[16]                                                                                                                              ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|rdaddress_b_bus[0]                                                                                     ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|rdaddress_b_bus[2]                                                                                                                               ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|rdaddress_b_bus[18]                                                                                    ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|rdaddress_b_bus[4]                                                                                                                               ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|rdaddress_b_bus[20]                                                                                    ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|rdaddress_b_bus[6,22,30]                                                                                                                         ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|rdaddress_b_bus[14]                                                                                    ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|rdaddress_b_bus[7,23,31]                                                                                                                         ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|rdaddress_b_bus[15]                                                                                    ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|wraddress_b_bus[16]                                                                                                                              ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|wraddress_b_bus[0]                                                                                     ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|wraddress_b_bus[2]                                                                                                                               ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|wraddress_b_bus[18]                                                                                    ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|wraddress_b_bus[4]                                                                                                                               ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|wraddress_b_bus[20]                                                                                    ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|wraddress_b_bus[6,22,30]                                                                                                                         ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|wraddress_b_bus[14]                                                                                    ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|wraddress_b_bus[7,23,31]                                                                                                                         ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|wraddress_b_bus[15]                                                                                    ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|wraddress_a_bus[16]                                                                                                                              ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|wraddress_a_bus[0]                                                                                     ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|wraddress_a_bus[2]                                                                                                                               ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|wraddress_a_bus[18]                                                                                    ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|wraddress_a_bus[4]                                                                                                                               ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|wraddress_a_bus[20]                                                                                    ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|wraddress_a_bus[6,22,30]                                                                                                                         ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|wraddress_a_bus[14]                                                                                    ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|wraddress_a_bus[7,23,31]                                                                                                                         ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|wraddress_a_bus[15]                                                                                    ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_tdl_bit_rst_fft_111:delay_npd|tdl_arr[0]                                                                                                                              ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_tdl_bit_rst_fft_111:delay_ctrl_np|tdl_arr[0]                                                                                ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_tdl_bit_rst_fft_111:delay_npd|tdl_arr[1]                                                                                                                              ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_tdl_bit_rst_fft_111:delay_ctrl_np|tdl_arr[1]                                                                                ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_tdl_bit_rst_fft_111:delay_npd|tdl_arr[2]                                                                                                                              ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_tdl_bit_rst_fft_111:delay_ctrl_np|tdl_arr[2]                                                                                ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_tdl_bit_rst_fft_111:delay_npd|tdl_arr[3]                                                                                                                              ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_tdl_bit_rst_fft_111:delay_ctrl_np|tdl_arr[3]                                                                                ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_tdl_bit_rst_fft_111:delay_npd|tdl_arr[4]                                                                                                                              ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_tdl_bit_rst_fft_111:delay_ctrl_np|tdl_arr[4]                                                                                ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_tdl_bit_rst_fft_111:delay_npd|tdl_arr[5]                                                                                                                              ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_tdl_bit_rst_fft_111:delay_ctrl_np|tdl_arr[5]                                                                                ;
; fft_conv_pwm:inst3|pwm:led10|clk_pwm:clk_pwm|cnt[12]                                                                                                                                                                                                                                              ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[12]                                                                                                                                                                                                     ;
; fft_conv_pwm:inst3|pwm:led11|clk_pwm:clk_pwm|cnt[12]                                                                                                                                                                                                                                              ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[12]                                                                                                                                                                                                     ;
; fft_conv_pwm:inst3|pwm:led12|clk_pwm:clk_pwm|cnt[12]                                                                                                                                                                                                                                              ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[12]                                                                                                                                                                                                     ;
; fft_conv_pwm:inst3|pwm:led13|clk_pwm:clk_pwm|cnt[12]                                                                                                                                                                                                                                              ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[12]                                                                                                                                                                                                     ;
; fft_conv_pwm:inst3|pwm:led14|clk_pwm:clk_pwm|cnt[12]                                                                                                                                                                                                                                              ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[12]                                                                                                                                                                                                     ;
; fft_conv_pwm:inst3|pwm:led15|clk_pwm:clk_pwm|cnt[12]                                                                                                                                                                                                                                              ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[12]                                                                                                                                                                                                     ;
; fft_conv_pwm:inst3|pwm:led16|clk_pwm:clk_pwm|cnt[12]                                                                                                                                                                                                                                              ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[12]                                                                                                                                                                                                     ;
; fft_conv_pwm:inst3|pwm:led17|clk_pwm:clk_pwm|cnt[12]                                                                                                                                                                                                                                              ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[12]                                                                                                                                                                                                     ;
; fft_conv_pwm:inst3|pwm:led1|clk_pwm:clk_pwm|cnt[12]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[12]                                                                                                                                                                                                     ;
; fft_conv_pwm:inst3|pwm:led2|clk_pwm:clk_pwm|cnt[12]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[12]                                                                                                                                                                                                     ;
; fft_conv_pwm:inst3|pwm:led3|clk_pwm:clk_pwm|cnt[12]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[12]                                                                                                                                                                                                     ;
; fft_conv_pwm:inst3|pwm:led4|clk_pwm:clk_pwm|cnt[12]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[12]                                                                                                                                                                                                     ;
; fft_conv_pwm:inst3|pwm:led5|clk_pwm:clk_pwm|cnt[12]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[12]                                                                                                                                                                                                     ;
; fft_conv_pwm:inst3|pwm:led6|clk_pwm:clk_pwm|cnt[12]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[12]                                                                                                                                                                                                     ;
; fft_conv_pwm:inst3|pwm:led7|clk_pwm:clk_pwm|cnt[12]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[12]                                                                                                                                                                                                     ;
; fft_conv_pwm:inst3|pwm:led8|clk_pwm:clk_pwm|cnt[12]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[12]                                                                                                                                                                                                     ;
; fft_conv_pwm:inst3|pwm:led9|clk_pwm:clk_pwm|cnt[12]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[12]                                                                                                                                                                                                     ;
; fft_conv_pwm:inst3|pwm:led10|clk_pwm:clk_pwm|cnt[11]                                                                                                                                                                                                                                              ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[11]                                                                                                                                                                                                     ;
; fft_conv_pwm:inst3|pwm:led11|clk_pwm:clk_pwm|cnt[11]                                                                                                                                                                                                                                              ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[11]                                                                                                                                                                                                     ;
; fft_conv_pwm:inst3|pwm:led12|clk_pwm:clk_pwm|cnt[11]                                                                                                                                                                                                                                              ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[11]                                                                                                                                                                                                     ;
; fft_conv_pwm:inst3|pwm:led13|clk_pwm:clk_pwm|cnt[11]                                                                                                                                                                                                                                              ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[11]                                                                                                                                                                                                     ;
; fft_conv_pwm:inst3|pwm:led14|clk_pwm:clk_pwm|cnt[11]                                                                                                                                                                                                                                              ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[11]                                                                                                                                                                                                     ;
; fft_conv_pwm:inst3|pwm:led15|clk_pwm:clk_pwm|cnt[11]                                                                                                                                                                                                                                              ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[11]                                                                                                                                                                                                     ;
; fft_conv_pwm:inst3|pwm:led16|clk_pwm:clk_pwm|cnt[11]                                                                                                                                                                                                                                              ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[11]                                                                                                                                                                                                     ;
; fft_conv_pwm:inst3|pwm:led17|clk_pwm:clk_pwm|cnt[11]                                                                                                                                                                                                                                              ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[11]                                                                                                                                                                                                     ;
; fft_conv_pwm:inst3|pwm:led1|clk_pwm:clk_pwm|cnt[11]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[11]                                                                                                                                                                                                     ;
; fft_conv_pwm:inst3|pwm:led2|clk_pwm:clk_pwm|cnt[11]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[11]                                                                                                                                                                                                     ;
; fft_conv_pwm:inst3|pwm:led3|clk_pwm:clk_pwm|cnt[11]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[11]                                                                                                                                                                                                     ;
; fft_conv_pwm:inst3|pwm:led4|clk_pwm:clk_pwm|cnt[11]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[11]                                                                                                                                                                                                     ;
; fft_conv_pwm:inst3|pwm:led5|clk_pwm:clk_pwm|cnt[11]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[11]                                                                                                                                                                                                     ;
; fft_conv_pwm:inst3|pwm:led6|clk_pwm:clk_pwm|cnt[11]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[11]                                                                                                                                                                                                     ;
; fft_conv_pwm:inst3|pwm:led7|clk_pwm:clk_pwm|cnt[11]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[11]                                                                                                                                                                                                     ;
; fft_conv_pwm:inst3|pwm:led8|clk_pwm:clk_pwm|cnt[11]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[11]                                                                                                                                                                                                     ;
; fft_conv_pwm:inst3|pwm:led9|clk_pwm:clk_pwm|cnt[11]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[11]                                                                                                                                                                                                     ;
; fft_conv_pwm:inst3|pwm:led10|clk_pwm:clk_pwm|cnt[10]                                                                                                                                                                                                                                              ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[10]                                                                                                                                                                                                     ;
; fft_conv_pwm:inst3|pwm:led11|clk_pwm:clk_pwm|cnt[10]                                                                                                                                                                                                                                              ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[10]                                                                                                                                                                                                     ;
; fft_conv_pwm:inst3|pwm:led12|clk_pwm:clk_pwm|cnt[10]                                                                                                                                                                                                                                              ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[10]                                                                                                                                                                                                     ;
; fft_conv_pwm:inst3|pwm:led13|clk_pwm:clk_pwm|cnt[10]                                                                                                                                                                                                                                              ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[10]                                                                                                                                                                                                     ;
; fft_conv_pwm:inst3|pwm:led14|clk_pwm:clk_pwm|cnt[10]                                                                                                                                                                                                                                              ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[10]                                                                                                                                                                                                     ;
; fft_conv_pwm:inst3|pwm:led15|clk_pwm:clk_pwm|cnt[10]                                                                                                                                                                                                                                              ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[10]                                                                                                                                                                                                     ;
; fft_conv_pwm:inst3|pwm:led16|clk_pwm:clk_pwm|cnt[10]                                                                                                                                                                                                                                              ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[10]                                                                                                                                                                                                     ;
; fft_conv_pwm:inst3|pwm:led17|clk_pwm:clk_pwm|cnt[10]                                                                                                                                                                                                                                              ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[10]                                                                                                                                                                                                     ;
; fft_conv_pwm:inst3|pwm:led1|clk_pwm:clk_pwm|cnt[10]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[10]                                                                                                                                                                                                     ;
; fft_conv_pwm:inst3|pwm:led2|clk_pwm:clk_pwm|cnt[10]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[10]                                                                                                                                                                                                     ;
; fft_conv_pwm:inst3|pwm:led3|clk_pwm:clk_pwm|cnt[10]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[10]                                                                                                                                                                                                     ;
; fft_conv_pwm:inst3|pwm:led4|clk_pwm:clk_pwm|cnt[10]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[10]                                                                                                                                                                                                     ;
; fft_conv_pwm:inst3|pwm:led5|clk_pwm:clk_pwm|cnt[10]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[10]                                                                                                                                                                                                     ;
; fft_conv_pwm:inst3|pwm:led6|clk_pwm:clk_pwm|cnt[10]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[10]                                                                                                                                                                                                     ;
; fft_conv_pwm:inst3|pwm:led7|clk_pwm:clk_pwm|cnt[10]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[10]                                                                                                                                                                                                     ;
; fft_conv_pwm:inst3|pwm:led8|clk_pwm:clk_pwm|cnt[10]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[10]                                                                                                                                                                                                     ;
; fft_conv_pwm:inst3|pwm:led9|clk_pwm:clk_pwm|cnt[10]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[10]                                                                                                                                                                                                     ;
; fft_conv_pwm:inst3|pwm:led10|clk_pwm:clk_pwm|cnt[9]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[9]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led11|clk_pwm:clk_pwm|cnt[9]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[9]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led12|clk_pwm:clk_pwm|cnt[9]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[9]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led13|clk_pwm:clk_pwm|cnt[9]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[9]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led14|clk_pwm:clk_pwm|cnt[9]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[9]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led15|clk_pwm:clk_pwm|cnt[9]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[9]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led16|clk_pwm:clk_pwm|cnt[9]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[9]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led17|clk_pwm:clk_pwm|cnt[9]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[9]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led1|clk_pwm:clk_pwm|cnt[9]                                                                                                                                                                                                                                                ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[9]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led2|clk_pwm:clk_pwm|cnt[9]                                                                                                                                                                                                                                                ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[9]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led3|clk_pwm:clk_pwm|cnt[9]                                                                                                                                                                                                                                                ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[9]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led4|clk_pwm:clk_pwm|cnt[9]                                                                                                                                                                                                                                                ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[9]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led5|clk_pwm:clk_pwm|cnt[9]                                                                                                                                                                                                                                                ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[9]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led6|clk_pwm:clk_pwm|cnt[9]                                                                                                                                                                                                                                                ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[9]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led7|clk_pwm:clk_pwm|cnt[9]                                                                                                                                                                                                                                                ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[9]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led8|clk_pwm:clk_pwm|cnt[9]                                                                                                                                                                                                                                                ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[9]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led9|clk_pwm:clk_pwm|cnt[9]                                                                                                                                                                                                                                                ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[9]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led10|clk_pwm:clk_pwm|cnt[8]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[8]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led11|clk_pwm:clk_pwm|cnt[8]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[8]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led12|clk_pwm:clk_pwm|cnt[8]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[8]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led13|clk_pwm:clk_pwm|cnt[8]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[8]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led14|clk_pwm:clk_pwm|cnt[8]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[8]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led15|clk_pwm:clk_pwm|cnt[8]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[8]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led16|clk_pwm:clk_pwm|cnt[8]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[8]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led17|clk_pwm:clk_pwm|cnt[8]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[8]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led1|clk_pwm:clk_pwm|cnt[8]                                                                                                                                                                                                                                                ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[8]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led2|clk_pwm:clk_pwm|cnt[8]                                                                                                                                                                                                                                                ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[8]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led3|clk_pwm:clk_pwm|cnt[8]                                                                                                                                                                                                                                                ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[8]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led4|clk_pwm:clk_pwm|cnt[8]                                                                                                                                                                                                                                                ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[8]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led5|clk_pwm:clk_pwm|cnt[8]                                                                                                                                                                                                                                                ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[8]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led6|clk_pwm:clk_pwm|cnt[8]                                                                                                                                                                                                                                                ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[8]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led7|clk_pwm:clk_pwm|cnt[8]                                                                                                                                                                                                                                                ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[8]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led8|clk_pwm:clk_pwm|cnt[8]                                                                                                                                                                                                                                                ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[8]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led9|clk_pwm:clk_pwm|cnt[8]                                                                                                                                                                                                                                                ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[8]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led10|clk_pwm:clk_pwm|cnt[7]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[7]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led11|clk_pwm:clk_pwm|cnt[7]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[7]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led12|clk_pwm:clk_pwm|cnt[7]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[7]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led13|clk_pwm:clk_pwm|cnt[7]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[7]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led14|clk_pwm:clk_pwm|cnt[7]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[7]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led15|clk_pwm:clk_pwm|cnt[7]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[7]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led16|clk_pwm:clk_pwm|cnt[7]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[7]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led17|clk_pwm:clk_pwm|cnt[7]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[7]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led1|clk_pwm:clk_pwm|cnt[7]                                                                                                                                                                                                                                                ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[7]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led2|clk_pwm:clk_pwm|cnt[7]                                                                                                                                                                                                                                                ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[7]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led3|clk_pwm:clk_pwm|cnt[7]                                                                                                                                                                                                                                                ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[7]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led4|clk_pwm:clk_pwm|cnt[7]                                                                                                                                                                                                                                                ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[7]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led5|clk_pwm:clk_pwm|cnt[7]                                                                                                                                                                                                                                                ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[7]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led6|clk_pwm:clk_pwm|cnt[7]                                                                                                                                                                                                                                                ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[7]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led7|clk_pwm:clk_pwm|cnt[7]                                                                                                                                                                                                                                                ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[7]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led8|clk_pwm:clk_pwm|cnt[7]                                                                                                                                                                                                                                                ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[7]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led9|clk_pwm:clk_pwm|cnt[7]                                                                                                                                                                                                                                                ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[7]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led10|clk_pwm:clk_pwm|cnt[6]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[6]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led11|clk_pwm:clk_pwm|cnt[6]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[6]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led12|clk_pwm:clk_pwm|cnt[6]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[6]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led13|clk_pwm:clk_pwm|cnt[6]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[6]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led14|clk_pwm:clk_pwm|cnt[6]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[6]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led15|clk_pwm:clk_pwm|cnt[6]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[6]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led16|clk_pwm:clk_pwm|cnt[6]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[6]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led17|clk_pwm:clk_pwm|cnt[6]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[6]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led1|clk_pwm:clk_pwm|cnt[6]                                                                                                                                                                                                                                                ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[6]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led2|clk_pwm:clk_pwm|cnt[6]                                                                                                                                                                                                                                                ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[6]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led3|clk_pwm:clk_pwm|cnt[6]                                                                                                                                                                                                                                                ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[6]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led4|clk_pwm:clk_pwm|cnt[6]                                                                                                                                                                                                                                                ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[6]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led5|clk_pwm:clk_pwm|cnt[6]                                                                                                                                                                                                                                                ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[6]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led6|clk_pwm:clk_pwm|cnt[6]                                                                                                                                                                                                                                                ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[6]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led7|clk_pwm:clk_pwm|cnt[6]                                                                                                                                                                                                                                                ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[6]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led8|clk_pwm:clk_pwm|cnt[6]                                                                                                                                                                                                                                                ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[6]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led9|clk_pwm:clk_pwm|cnt[6]                                                                                                                                                                                                                                                ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[6]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led10|clk_pwm:clk_pwm|cnt[5]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[5]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led11|clk_pwm:clk_pwm|cnt[5]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[5]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led12|clk_pwm:clk_pwm|cnt[5]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[5]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led13|clk_pwm:clk_pwm|cnt[5]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[5]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led14|clk_pwm:clk_pwm|cnt[5]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[5]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led15|clk_pwm:clk_pwm|cnt[5]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[5]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led16|clk_pwm:clk_pwm|cnt[5]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[5]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led17|clk_pwm:clk_pwm|cnt[5]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[5]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led1|clk_pwm:clk_pwm|cnt[5]                                                                                                                                                                                                                                                ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[5]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led2|clk_pwm:clk_pwm|cnt[5]                                                                                                                                                                                                                                                ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[5]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led3|clk_pwm:clk_pwm|cnt[5]                                                                                                                                                                                                                                                ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[5]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led4|clk_pwm:clk_pwm|cnt[5]                                                                                                                                                                                                                                                ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[5]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led5|clk_pwm:clk_pwm|cnt[5]                                                                                                                                                                                                                                                ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[5]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led6|clk_pwm:clk_pwm|cnt[5]                                                                                                                                                                                                                                                ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[5]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led7|clk_pwm:clk_pwm|cnt[5]                                                                                                                                                                                                                                                ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[5]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led8|clk_pwm:clk_pwm|cnt[5]                                                                                                                                                                                                                                                ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[5]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led9|clk_pwm:clk_pwm|cnt[5]                                                                                                                                                                                                                                                ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[5]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led10|clk_pwm:clk_pwm|cnt[4]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[4]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led11|clk_pwm:clk_pwm|cnt[4]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[4]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led12|clk_pwm:clk_pwm|cnt[4]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[4]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led13|clk_pwm:clk_pwm|cnt[4]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[4]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led14|clk_pwm:clk_pwm|cnt[4]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[4]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led15|clk_pwm:clk_pwm|cnt[4]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[4]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led16|clk_pwm:clk_pwm|cnt[4]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[4]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led17|clk_pwm:clk_pwm|cnt[4]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[4]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led1|clk_pwm:clk_pwm|cnt[4]                                                                                                                                                                                                                                                ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[4]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led2|clk_pwm:clk_pwm|cnt[4]                                                                                                                                                                                                                                                ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[4]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led3|clk_pwm:clk_pwm|cnt[4]                                                                                                                                                                                                                                                ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[4]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led4|clk_pwm:clk_pwm|cnt[4]                                                                                                                                                                                                                                                ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[4]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led5|clk_pwm:clk_pwm|cnt[4]                                                                                                                                                                                                                                                ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[4]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led6|clk_pwm:clk_pwm|cnt[4]                                                                                                                                                                                                                                                ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[4]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led7|clk_pwm:clk_pwm|cnt[4]                                                                                                                                                                                                                                                ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[4]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led8|clk_pwm:clk_pwm|cnt[4]                                                                                                                                                                                                                                                ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[4]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led9|clk_pwm:clk_pwm|cnt[4]                                                                                                                                                                                                                                                ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[4]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led10|clk_pwm:clk_pwm|cnt[3]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[3]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led11|clk_pwm:clk_pwm|cnt[3]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[3]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led12|clk_pwm:clk_pwm|cnt[3]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[3]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led13|clk_pwm:clk_pwm|cnt[3]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[3]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led14|clk_pwm:clk_pwm|cnt[3]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[3]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led15|clk_pwm:clk_pwm|cnt[3]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[3]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led16|clk_pwm:clk_pwm|cnt[3]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[3]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led17|clk_pwm:clk_pwm|cnt[3]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[3]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led1|clk_pwm:clk_pwm|cnt[3]                                                                                                                                                                                                                                                ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[3]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led2|clk_pwm:clk_pwm|cnt[3]                                                                                                                                                                                                                                                ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[3]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led3|clk_pwm:clk_pwm|cnt[3]                                                                                                                                                                                                                                                ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[3]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led4|clk_pwm:clk_pwm|cnt[3]                                                                                                                                                                                                                                                ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[3]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led5|clk_pwm:clk_pwm|cnt[3]                                                                                                                                                                                                                                                ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[3]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led6|clk_pwm:clk_pwm|cnt[3]                                                                                                                                                                                                                                                ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[3]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led7|clk_pwm:clk_pwm|cnt[3]                                                                                                                                                                                                                                                ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[3]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led8|clk_pwm:clk_pwm|cnt[3]                                                                                                                                                                                                                                                ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[3]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led9|clk_pwm:clk_pwm|cnt[3]                                                                                                                                                                                                                                                ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[3]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led10|clk_pwm:clk_pwm|cnt[2]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[2]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led11|clk_pwm:clk_pwm|cnt[2]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[2]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led12|clk_pwm:clk_pwm|cnt[2]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[2]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led13|clk_pwm:clk_pwm|cnt[2]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[2]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led14|clk_pwm:clk_pwm|cnt[2]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[2]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led15|clk_pwm:clk_pwm|cnt[2]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[2]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led16|clk_pwm:clk_pwm|cnt[2]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[2]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led17|clk_pwm:clk_pwm|cnt[2]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[2]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led1|clk_pwm:clk_pwm|cnt[2]                                                                                                                                                                                                                                                ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[2]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led2|clk_pwm:clk_pwm|cnt[2]                                                                                                                                                                                                                                                ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[2]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led3|clk_pwm:clk_pwm|cnt[2]                                                                                                                                                                                                                                                ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[2]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led4|clk_pwm:clk_pwm|cnt[2]                                                                                                                                                                                                                                                ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[2]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led5|clk_pwm:clk_pwm|cnt[2]                                                                                                                                                                                                                                                ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[2]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led6|clk_pwm:clk_pwm|cnt[2]                                                                                                                                                                                                                                                ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[2]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led7|clk_pwm:clk_pwm|cnt[2]                                                                                                                                                                                                                                                ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[2]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led8|clk_pwm:clk_pwm|cnt[2]                                                                                                                                                                                                                                                ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[2]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led9|clk_pwm:clk_pwm|cnt[2]                                                                                                                                                                                                                                                ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[2]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led10|clk_pwm:clk_pwm|cnt[1]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[1]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led11|clk_pwm:clk_pwm|cnt[1]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[1]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led12|clk_pwm:clk_pwm|cnt[1]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[1]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led13|clk_pwm:clk_pwm|cnt[1]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[1]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led14|clk_pwm:clk_pwm|cnt[1]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[1]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led15|clk_pwm:clk_pwm|cnt[1]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[1]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led16|clk_pwm:clk_pwm|cnt[1]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[1]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led17|clk_pwm:clk_pwm|cnt[1]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[1]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led1|clk_pwm:clk_pwm|cnt[1]                                                                                                                                                                                                                                                ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[1]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led2|clk_pwm:clk_pwm|cnt[1]                                                                                                                                                                                                                                                ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[1]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led3|clk_pwm:clk_pwm|cnt[1]                                                                                                                                                                                                                                                ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[1]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led4|clk_pwm:clk_pwm|cnt[1]                                                                                                                                                                                                                                                ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[1]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led5|clk_pwm:clk_pwm|cnt[1]                                                                                                                                                                                                                                                ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[1]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led6|clk_pwm:clk_pwm|cnt[1]                                                                                                                                                                                                                                                ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[1]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led7|clk_pwm:clk_pwm|cnt[1]                                                                                                                                                                                                                                                ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[1]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led8|clk_pwm:clk_pwm|cnt[1]                                                                                                                                                                                                                                                ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[1]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led9|clk_pwm:clk_pwm|cnt[1]                                                                                                                                                                                                                                                ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[1]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led10|clk_pwm:clk_pwm|cnt[0]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[0]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led11|clk_pwm:clk_pwm|cnt[0]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[0]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led12|clk_pwm:clk_pwm|cnt[0]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[0]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led13|clk_pwm:clk_pwm|cnt[0]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[0]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led14|clk_pwm:clk_pwm|cnt[0]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[0]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led15|clk_pwm:clk_pwm|cnt[0]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[0]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led16|clk_pwm:clk_pwm|cnt[0]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[0]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led17|clk_pwm:clk_pwm|cnt[0]                                                                                                                                                                                                                                               ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[0]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led1|clk_pwm:clk_pwm|cnt[0]                                                                                                                                                                                                                                                ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[0]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led2|clk_pwm:clk_pwm|cnt[0]                                                                                                                                                                                                                                                ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[0]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led3|clk_pwm:clk_pwm|cnt[0]                                                                                                                                                                                                                                                ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[0]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led4|clk_pwm:clk_pwm|cnt[0]                                                                                                                                                                                                                                                ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[0]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led5|clk_pwm:clk_pwm|cnt[0]                                                                                                                                                                                                                                                ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[0]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led6|clk_pwm:clk_pwm|cnt[0]                                                                                                                                                                                                                                                ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[0]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led7|clk_pwm:clk_pwm|cnt[0]                                                                                                                                                                                                                                                ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[0]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led8|clk_pwm:clk_pwm|cnt[0]                                                                                                                                                                                                                                                ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[0]                                                                                                                                                                                                      ;
; fft_conv_pwm:inst3|pwm:led9|clk_pwm:clk_pwm|cnt[0]                                                                                                                                                                                                                                                ; Merged with fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm|cnt[0]                                                                                                                                                                                                      ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[2][6]                                                                            ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][6]                                  ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_tdl_bit_rst_fft_111:\gen_dft_2:delay_blk_done|tdl_arr[8]                                                                                                              ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|blk_done_vec[2]                                                                           ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_tdl_bit_rst_fft_111:delay_ctrl_np|tdl_arr[8]                                                                                                                          ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|next_pass_vec[2]                                                                          ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[2][0]                                                                                                              ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[0][0]                                                                    ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:ram_cxb_rd|ram_in_reg[2][0]                                                                                                                          ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:ram_cxb_rd|ram_in_reg[0][0]                                                                                ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:ram_cxb_rd|ram_in_reg[2][2]                                                                                                                          ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:ram_cxb_rd|ram_in_reg[0][2]                                                                                ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:ram_cxb_rd|ram_in_reg[2][4]                                                                                                                          ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:ram_cxb_rd|ram_in_reg[0][4]                                                                                ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|rdaddress_c_bus[30]                                                                                                                                                           ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|rdaddress_c_bus[14]                                                                                                                 ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|wraddress_b_bus[8]                                                                                                                               ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|wraddress_b_bus[24]                                                                                    ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|wraddress_a_bus[8]                                                                                                                               ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|wraddress_a_bus[24]                                                                                    ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|wraddress_b_bus[26]                                                                                                                              ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|wraddress_b_bus[10]                                                                                    ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|wraddress_a_bus[26]                                                                                                                              ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|wraddress_a_bus[10]                                                                                    ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|wraddress_b_bus[28]                                                                                                                              ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|wraddress_b_bus[12]                                                                                    ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|wraddress_a_bus[28]                                                                                                                              ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|wraddress_a_bus[12]                                                                                    ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|rdaddress_a_bus[8]                                                                                                                               ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|rdaddress_a_bus[24]                                                                                    ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|rdaddress_b_bus[8]                                                                                                                               ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|rdaddress_b_bus[24]                                                                                    ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|rdaddress_a_bus[26]                                                                                                                              ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|rdaddress_a_bus[10]                                                                                    ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|rdaddress_b_bus[26]                                                                                                                              ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|rdaddress_b_bus[10]                                                                                    ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|rdaddress_a_bus[28]                                                                                                                              ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|rdaddress_a_bus[12]                                                                                    ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|rdaddress_b_bus[28]                                                                                                                              ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|rdaddress_b_bus[12]                                                                                    ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[3][2]                                                                                                              ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[1][2]                                                                    ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[2][2]                                                                                                              ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[0][2]                                                                    ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[3][4]                                                                                                              ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[1][4]                                                                    ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[2][4]                                                                                                              ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[0][4]                                                                    ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[1][7]                                                                                                              ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[0][7]                                                                    ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[2][7]                                                                                                              ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[0][7]                                                                    ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[3][7]                                                                                                              ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[0][7]                                                                    ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|fft_dirn                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|fft_dirn_held                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|fft_dirn_held_o                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|fft_dirn_held_o2                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|fft_dirn_stream                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_count_int1[0..9]                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                         ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int1[14..21]                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                         ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|AC0[0]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|AC0[0]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|BC1[0]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|CC2[0]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|DC3[0]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|DC3[0]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|BC1[1]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|CC2[1]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|BC1[2]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|CC2[2]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|AC0[15..17]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|BC1[15..17]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|CC2[15..17]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|DC3[16,17]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|BC1[13..17]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|CC2[13..17]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|DC3[13..17]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|AC0[14..17]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|BC1[13..17]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|CC2[13..17]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|AC0[16,17]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|BC1[15..17]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|CC2[15..17]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|DC3[15..17]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|AC0[16,17]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|BC1[16,17]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|CC2[16,17]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|DC3[16,17]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|valid_ctrl_int1                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|first_data                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[1][7]                                                                            ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[3][7]                                  ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][7]                                                                            ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[2][7]                                  ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][6]                                                                            ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[1][6]                                  ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:ram_cxb_rd|ram_in_reg[0][6]                                                                                                                          ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_tdl_fft_111:\gen_wrsw_2:k_delay|tdl_arr[1][6]                                                                               ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:ram_cxb_rd|ram_in_reg[0][7]                                                                                                                          ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_tdl_fft_111:\gen_wrsw_2:k_delay|tdl_arr[1][7]                                                                               ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|DC3[0]                                                                                                                    ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|dataint[0]                                                                     ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|BC1[0]                                                                                                                   ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|datcint[0]                                                                     ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|CC2[0]                                                                                                                   ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|datdint[0]                                                                     ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|dataint[0]                                                                                                               ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|DC3[0]                                                                         ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|CC2[0]                                                                                                                    ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|datdint[0]                                                                      ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|AC0[12..16]                                                                                                               ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|AC0[17]                                                                         ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|AC0[0]                                                                                                                   ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|datbint[0]                                                                     ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|BC1[0]                                                                                                                   ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|datcint[0]                                                                     ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|DC3[12..16]                                                                                                              ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|DC3[17]                                                                        ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|DC3[0]                                                                                                                   ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|dataint[0]                                                                     ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|AC0[0]                                                                                                                   ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|datbint[0]                                                                     ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|BC1[0]                                                                                                                   ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|datcint[0]                                                                     ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|CC2[0]                                                                                                                   ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|datdint[0]                                                                     ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|AC0[0]                                                                                                                   ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|datbint[0]                                                                     ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|BC1[0]                                                                                                                   ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|datcint[0]                                                                     ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|CC2[0]                                                                                                                   ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|datdint[0]                                                                     ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|AC0[3]                                                                                                                   ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|datbint[2]                                                                     ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|AC0[2]                                                                                                                   ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|datbint[1]                                                                     ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|AC0[1]                                                                                                                   ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|datbint[0]                                                                     ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|dataint[1]                                                                                                               ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|DC3[1]                                                                         ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|AC0[2]                                                                                                                    ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|datbint[1]                                                                      ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|AC0[1]                                                                                                                    ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|datbint[0]                                                                      ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|BC1[3]                                                                                                                    ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|datcint[0]                                                                      ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|result[15,16]                                                                                                             ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|result[17]                                                                      ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|DC3[3]                                                                                                                   ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|dataint[2]                                                                     ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|DC3[2]                                                                                                                   ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|dataint[1]                                                                     ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|DC3[1]                                                                                                                   ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|dataint[0]                                                                     ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|AC0[1]                                                                                                                   ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|datbint[1]                                                                     ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|CC2[3]                                                                                                                   ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|datdint[0]                                                                     ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|result[16]                                                                                                               ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|result[17]                                                                     ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|DC3[1]                                                                                                                   ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|dataint[1]                                                                     ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|AC0[1]                                                                                                                   ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|datbint[1]                                                                     ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|AC0[1]                                                                                                                   ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|datbint[1]                                                                     ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|BC1[4]                                                                                                                   ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|datcint[4]                                                                     ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|BC1[3]                                                                                                                   ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|datcint[3]                                                                     ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|BC1[2]                                                                                                                   ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|datcint[2]                                                                     ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|BC1[1]                                                                                                                   ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|datcint[1]                                                                     ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|CC2[4]                                                                                                                   ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|datdint[4]                                                                     ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|CC2[3]                                                                                                                   ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|datdint[3]                                                                     ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|CC2[2]                                                                                                                   ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|datdint[2]                                                                     ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|CC2[1]                                                                                                                   ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|datdint[1]                                                                     ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_1_3|lpm_add_sub:\pip:genaa:U0|add_sub_gph:auto_generated|pipeline_dffe[16]                                           ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_1_3|lpm_add_sub:\pip:genaa:U0|add_sub_gph:auto_generated|pipeline_dffe[17] ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_2_2|lpm_add_sub:\pip:genaa:U0|add_sub_hph:auto_generated|pipeline_dffe[16]                                           ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_2_2|lpm_add_sub:\pip:genaa:U0|add_sub_hph:auto_generated|pipeline_dffe[17] ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|AC0[15]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|DC3[14]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|CC2[14]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|DC3[15]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|CC2[15]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|BC1[15]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|AC0[15]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|DC3[15]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|BC1[14]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|AC0[14]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|result[17]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|result[17]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|result[17]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|source_stall_d                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|dav_int                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                         ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|sample_count[0..9]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                         ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|load_block                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                         ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|fft_s1_cur.IDLE                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                         ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|fft_s1_cur.WAIT_FOR_INPUT                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                         ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|fft_s1_cur.WRITE_INPUT                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                         ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|fft_s1_cur.CHECK_DAV                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                         ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|fft_s1_cur.LAST_INPUT                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                         ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|sink_out_state.empty_and_not_ready                                                                            ; Lost fanout                                                                                                                                                                                                                                                         ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|lpp_count[10]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                         ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_m_k_counter_fft_111:\gen_gt256_mk:ctrl|k[8,9]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                         ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_111:\gen_cont:bfp_detect|sdet.IDLE                                                                                ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|master_sink_ena                                                                                                                     ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_m_k_counter_fft_111:\gen_gt256_mk:ctrl|k_state.HOLD                                                                                                                   ; Merged with fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_m_k_counter_fft_111:\gen_gt256_mk:ctrl|next_pass_i                                                                          ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|DC3[17]                                                                                                                  ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|DC3[11]                                                                        ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|AC0[17]                                                                                                                   ; Merged with wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|AC0[11]                                                                         ;
; Total Number of Removed Registers = 1483                                                                                                                                                                                                                                                          ;                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                           ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_2_1|lpm_add_sub:\pip:genaa:U0|add_sub_hph:auto_generated|pipeline_dffe[35] ; Lost Fanouts              ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_1_2|lpm_add_sub:\pip:genaa:U0|add_sub_gph:auto_generated|pipeline_dffe[34], ;
;                                                                                                                                                                                                                                                         ;                           ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_1_2|lpm_add_sub:\pip:genaa:U0|add_sub_gph:auto_generated|pipeline_dffe[33], ;
;                                                                                                                                                                                                                                                         ;                           ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_1_2|lpm_add_sub:\pip:genaa:U0|add_sub_gph:auto_generated|pipeline_dffe[32], ;
;                                                                                                                                                                                                                                                         ;                           ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_1_2|lpm_add_sub:\pip:genaa:U0|add_sub_gph:auto_generated|pipeline_dffe[31], ;
;                                                                                                                                                                                                                                                         ;                           ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_1_1|lpm_add_sub:\pip:genaa:U0|add_sub_gph:auto_generated|pipeline_dffe[34], ;
;                                                                                                                                                                                                                                                         ;                           ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_1_1|lpm_add_sub:\pip:genaa:U0|add_sub_gph:auto_generated|pipeline_dffe[33], ;
;                                                                                                                                                                                                                                                         ;                           ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_1_1|lpm_add_sub:\pip:genaa:U0|add_sub_gph:auto_generated|pipeline_dffe[32], ;
;                                                                                                                                                                                                                                                         ;                           ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|result[33],                                                                     ;
;                                                                                                                                                                                                                                                         ;                           ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|result[32],                                                                     ;
;                                                                                                                                                                                                                                                         ;                           ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|result[31],                                                                     ;
;                                                                                                                                                                                                                                                         ;                           ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|result[30],                                                                     ;
;                                                                                                                                                                                                                                                         ;                           ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|result[33],                                                                      ;
;                                                                                                                                                                                                                                                         ;                           ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|result[32],                                                                      ;
;                                                                                                                                                                                                                                                         ;                           ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|result[31],                                                                      ;
;                                                                                                                                                                                                                                                         ;                           ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|result[33],                                                                     ;
;                                                                                                                                                                                                                                                         ;                           ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|result[32],                                                                     ;
;                                                                                                                                                                                                                                                         ;                           ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|result[31],                                                                     ;
;                                                                                                                                                                                                                                                         ;                           ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|result[30],                                                                     ;
;                                                                                                                                                                                                                                                         ;                           ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|result[33],                                                                     ;
;                                                                                                                                                                                                                                                         ;                           ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|result[32],                                                                     ;
;                                                                                                                                                                                                                                                         ;                           ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|result[31],                                                                     ;
;                                                                                                                                                                                                                                                         ;                           ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|BC1[30],                                                                        ;
;                                                                                                                                                                                                                                                         ;                           ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|BC1[29],                                                                        ;
;                                                                                                                                                                                                                                                         ;                           ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|BC1[28],                                                                        ;
;                                                                                                                                                                                                                                                         ;                           ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|BC1[27],                                                                        ;
;                                                                                                                                                                                                                                                         ;                           ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|DC3[30],                                                                        ;
;                                                                                                                                                                                                                                                         ;                           ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|DC3[29],                                                                        ;
;                                                                                                                                                                                                                                                         ;                           ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|DC3[28],                                                                        ;
;                                                                                                                                                                                                                                                         ;                           ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|DC3[27],                                                                        ;
;                                                                                                                                                                                                                                                         ;                           ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|DC3[26],                                                                        ;
;                                                                                                                                                                                                                                                         ;                           ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|DC3[25],                                                                        ;
;                                                                                                                                                                                                                                                         ;                           ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|BC1[30],                                                                         ;
;                                                                                                                                                                                                                                                         ;                           ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|BC1[29],                                                                         ;
;                                                                                                                                                                                                                                                         ;                           ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|BC1[28],                                                                         ;
;                                                                                                                                                                                                                                                         ;                           ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|BC1[27],                                                                         ;
;                                                                                                                                                                                                                                                         ;                           ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|DC3[30],                                                                         ;
;                                                                                                                                                                                                                                                         ;                           ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|DC3[29],                                                                         ;
;                                                                                                                                                                                                                                                         ;                           ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|DC3[28],                                                                         ;
;                                                                                                                                                                                                                                                         ;                           ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|DC3[27],                                                                         ;
;                                                                                                                                                                                                                                                         ;                           ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|DC3[26],                                                                         ;
;                                                                                                                                                                                                                                                         ;                           ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|DC3[25],                                                                         ;
;                                                                                                                                                                                                                                                         ;                           ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|BC1[30],                                                                        ;
;                                                                                                                                                                                                                                                         ;                           ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|BC1[29],                                                                        ;
;                                                                                                                                                                                                                                                         ;                           ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|BC1[28],                                                                        ;
;                                                                                                                                                                                                                                                         ;                           ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|BC1[27],                                                                        ;
;                                                                                                                                                                                                                                                         ;                           ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|DC3[30],                                                                        ;
;                                                                                                                                                                                                                                                         ;                           ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|DC3[29],                                                                        ;
;                                                                                                                                                                                                                                                         ;                           ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|DC3[28],                                                                        ;
;                                                                                                                                                                                                                                                         ;                           ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|DC3[27],                                                                        ;
;                                                                                                                                                                                                                                                         ;                           ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|DC3[26],                                                                        ;
;                                                                                                                                                                                                                                                         ;                           ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|DC3[25],                                                                        ;
;                                                                                                                                                                                                                                                         ;                           ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|BC1[30],                                                                        ;
;                                                                                                                                                                                                                                                         ;                           ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|BC1[29],                                                                        ;
;                                                                                                                                                                                                                                                         ;                           ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|BC1[28],                                                                        ;
;                                                                                                                                                                                                                                                         ;                           ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|BC1[27],                                                                        ;
;                                                                                                                                                                                                                                                         ;                           ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|DC3[30],                                                                        ;
;                                                                                                                                                                                                                                                         ;                           ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|DC3[29],                                                                        ;
;                                                                                                                                                                                                                                                         ;                           ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|DC3[28],                                                                        ;
;                                                                                                                                                                                                                                                         ;                           ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|DC3[27],                                                                        ;
;                                                                                                                                                                                                                                                         ;                           ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|DC3[26],                                                                        ;
;                                                                                                                                                                                                                                                         ;                           ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|DC3[25]                                                                         ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_2_2|lpm_add_sub:\pip:genaa:U0|add_sub_hph:auto_generated|pipeline_dffe[35] ; Lost Fanouts              ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_1_3|lpm_add_sub:\pip:genaa:U0|add_sub_gph:auto_generated|pipeline_dffe[34], ;
;                                                                                                                                                                                                                                                         ;                           ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|result[33],                                                                     ;
;                                                                                                                                                                                                                                                         ;                           ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|BC1[30],                                                                        ;
;                                                                                                                                                                                                                                                         ;                           ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|BC1[29],                                                                        ;
;                                                                                                                                                                                                                                                         ;                           ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|BC1[28],                                                                        ;
;                                                                                                                                                                                                                                                         ;                           ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|BC1[27],                                                                        ;
;                                                                                                                                                                                                                                                         ;                           ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|DC3[30],                                                                        ;
;                                                                                                                                                                                                                                                         ;                           ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|DC3[29],                                                                        ;
;                                                                                                                                                                                                                                                         ;                           ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|DC3[28],                                                                        ;
;                                                                                                                                                                                                                                                         ;                           ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|DC3[27],                                                                        ;
;                                                                                                                                                                                                                                                         ;                           ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|DC3[26],                                                                        ;
;                                                                                                                                                                                                                                                         ;                           ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|DC3[25]                                                                         ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|dav_int                                                                                                                             ; Lost Fanouts              ; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|sample_count[0],                                                                                                                     ;
;                                                                                                                                                                                                                                                         ;                           ; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|sample_count[1],                                                                                                                     ;
;                                                                                                                                                                                                                                                         ;                           ; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|sample_count[2],                                                                                                                     ;
;                                                                                                                                                                                                                                                         ;                           ; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|sample_count[3],                                                                                                                     ;
;                                                                                                                                                                                                                                                         ;                           ; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|fft_s1_cur.WAIT_FOR_INPUT,                                                                                                           ;
;                                                                                                                                                                                                                                                         ;                           ; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|fft_s1_cur.WRITE_INPUT,                                                                                                              ;
;                                                                                                                                                                                                                                                         ;                           ; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|fft_s1_cur.CHECK_DAV,                                                                                                                ;
;                                                                                                                                                                                                                                                         ;                           ; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|fft_s1_cur.LAST_INPUT                                                                                                                ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|fft_dirn                                                                                                                            ; Stuck at GND              ; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|fft_dirn_held,                                                                                                                       ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in ; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|fft_dirn_held_o,                                                                                                                     ;
;                                                                                                                                                                                                                                                         ;                           ; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|fft_dirn_held_o2,                                                                                                                    ;
;                                                                                                                                                                                                                                                         ;                           ; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|fft_dirn_stream                                                                                                                      ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_2_2|lpm_add_sub:\pip:genaa:U0|add_sub_hph:auto_generated|pipeline_dffe[18] ; Lost Fanouts              ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_1_3|lpm_add_sub:\pip:genaa:U0|add_sub_gph:auto_generated|pipeline_dffe[18], ;
;                                                                                                                                                                                                                                                         ;                           ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|result[18]                                                                      ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_2_2|lpm_add_sub:\pip:genaa:U0|add_sub_hph:auto_generated|pipeline_dffe[32] ; Lost Fanouts              ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_1_3|lpm_add_sub:\pip:genaa:U0|add_sub_gph:auto_generated|pipeline_dffe[32], ;
;                                                                                                                                                                                                                                                         ;                           ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|result[32]                                                                      ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_2_2|lpm_add_sub:\pip:genaa:U0|add_sub_hph:auto_generated|pipeline_dffe[21] ; Lost Fanouts              ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_1_3|lpm_add_sub:\pip:genaa:U0|add_sub_gph:auto_generated|pipeline_dffe[21], ;
;                                                                                                                                                                                                                                                         ;                           ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|result[21]                                                                      ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_2_2|lpm_add_sub:\pip:genaa:U0|add_sub_hph:auto_generated|pipeline_dffe[27] ; Lost Fanouts              ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_1_3|lpm_add_sub:\pip:genaa:U0|add_sub_gph:auto_generated|pipeline_dffe[27], ;
;                                                                                                                                                                                                                                                         ;                           ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|result[27]                                                                      ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_2_2|lpm_add_sub:\pip:genaa:U0|add_sub_hph:auto_generated|pipeline_dffe[31] ; Lost Fanouts              ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_1_3|lpm_add_sub:\pip:genaa:U0|add_sub_gph:auto_generated|pipeline_dffe[31], ;
;                                                                                                                                                                                                                                                         ;                           ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|result[31]                                                                      ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_2_2|lpm_add_sub:\pip:genaa:U0|add_sub_hph:auto_generated|pipeline_dffe[30] ; Lost Fanouts              ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_1_3|lpm_add_sub:\pip:genaa:U0|add_sub_gph:auto_generated|pipeline_dffe[30], ;
;                                                                                                                                                                                                                                                         ;                           ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|result[30]                                                                      ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_2_2|lpm_add_sub:\pip:genaa:U0|add_sub_hph:auto_generated|pipeline_dffe[29] ; Lost Fanouts              ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_1_3|lpm_add_sub:\pip:genaa:U0|add_sub_gph:auto_generated|pipeline_dffe[29], ;
;                                                                                                                                                                                                                                                         ;                           ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|result[29]                                                                      ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_2_2|lpm_add_sub:\pip:genaa:U0|add_sub_hph:auto_generated|pipeline_dffe[28] ; Lost Fanouts              ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_1_3|lpm_add_sub:\pip:genaa:U0|add_sub_gph:auto_generated|pipeline_dffe[28], ;
;                                                                                                                                                                                                                                                         ;                           ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|result[28]                                                                      ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_2_2|lpm_add_sub:\pip:genaa:U0|add_sub_hph:auto_generated|pipeline_dffe[26] ; Lost Fanouts              ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_1_3|lpm_add_sub:\pip:genaa:U0|add_sub_gph:auto_generated|pipeline_dffe[26], ;
;                                                                                                                                                                                                                                                         ;                           ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|result[26]                                                                      ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_2_2|lpm_add_sub:\pip:genaa:U0|add_sub_hph:auto_generated|pipeline_dffe[25] ; Lost Fanouts              ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_1_3|lpm_add_sub:\pip:genaa:U0|add_sub_gph:auto_generated|pipeline_dffe[25], ;
;                                                                                                                                                                                                                                                         ;                           ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|result[25]                                                                      ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_2_2|lpm_add_sub:\pip:genaa:U0|add_sub_hph:auto_generated|pipeline_dffe[24] ; Lost Fanouts              ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_1_3|lpm_add_sub:\pip:genaa:U0|add_sub_gph:auto_generated|pipeline_dffe[24], ;
;                                                                                                                                                                                                                                                         ;                           ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|result[24]                                                                      ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_2_2|lpm_add_sub:\pip:genaa:U0|add_sub_hph:auto_generated|pipeline_dffe[23] ; Lost Fanouts              ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_1_3|lpm_add_sub:\pip:genaa:U0|add_sub_gph:auto_generated|pipeline_dffe[23], ;
;                                                                                                                                                                                                                                                         ;                           ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|result[23]                                                                      ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_2_2|lpm_add_sub:\pip:genaa:U0|add_sub_hph:auto_generated|pipeline_dffe[22] ; Lost Fanouts              ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_1_3|lpm_add_sub:\pip:genaa:U0|add_sub_gph:auto_generated|pipeline_dffe[22], ;
;                                                                                                                                                                                                                                                         ;                           ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|result[22]                                                                      ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_2_2|lpm_add_sub:\pip:genaa:U0|add_sub_hph:auto_generated|pipeline_dffe[20] ; Lost Fanouts              ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_1_3|lpm_add_sub:\pip:genaa:U0|add_sub_gph:auto_generated|pipeline_dffe[20], ;
;                                                                                                                                                                                                                                                         ;                           ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|result[20]                                                                      ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_2_2|lpm_add_sub:\pip:genaa:U0|add_sub_hph:auto_generated|pipeline_dffe[19] ; Lost Fanouts              ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_1_3|lpm_add_sub:\pip:genaa:U0|add_sub_gph:auto_generated|pipeline_dffe[19], ;
;                                                                                                                                                                                                                                                         ;                           ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|result[19]                                                                      ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|dataint[15]                                                                    ; Stuck at GND              ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|AC0[24]                                                                         ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|datbint[15]                                                                    ; Stuck at GND              ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|BC1[24]                                                                         ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|datcint[15]                                                                    ; Stuck at GND              ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|CC2[24]                                                                         ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|datdint[15]                                                                    ; Stuck at GND              ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|DC3[24]                                                                         ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|dataint[15]                                                                     ; Stuck at GND              ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|AC0[24]                                                                          ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|datcint[15]                                                                     ; Stuck at GND              ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|CC2[24]                                                                          ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|datdint[15]                                                                     ; Stuck at GND              ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|DC3[24]                                                                          ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|dataint[15]                                                                    ; Stuck at GND              ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|AC0[24]                                                                         ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|datbint[15]                                                                    ; Stuck at GND              ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|BC1[24]                                                                         ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|datcint[15]                                                                    ; Stuck at GND              ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|CC2[24]                                                                         ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|datdint[15]                                                                    ; Stuck at GND              ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|DC3[24]                                                                         ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|dataint[15]                                                                    ; Stuck at GND              ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|AC0[24]                                                                         ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|datbint[15]                                                                    ; Stuck at GND              ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|BC1[24]                                                                         ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|datcint[15]                                                                    ; Stuck at GND              ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|CC2[24]                                                                         ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|datdint[15]                                                                    ; Stuck at GND              ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|DC3[24]                                                                         ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|dataint[15]                                                                    ; Stuck at GND              ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|AC0[24]                                                                         ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|datcint[15]                                                                    ; Stuck at GND              ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|CC2[24]                                                                         ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|datbint[15]                                                                    ; Stuck at GND              ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|BC1[24]                                                                         ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|datdint[15]                                                                    ; Stuck at GND              ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|DC3[24]                                                                         ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|datbint[15]                                                                     ; Stuck at GND              ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|BC1[24]                                                                          ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|AC0[17]                                                                        ; Stuck at GND              ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|result[17]                                                                      ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|AC0[17]                                                                        ; Stuck at GND              ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|result[17]                                                                      ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|AC0[17]                                                                        ; Stuck at GND              ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|result[17]                                                                      ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|valid_ctrl_int1                                                 ; Stuck at GND              ; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|source_stall_d                                                                                                                       ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_2_2|lpm_add_sub:\pip:genaa:U0|add_sub_hph:auto_generated|pipeline_dffe[33] ; Lost Fanouts              ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_1_3|lpm_add_sub:\pip:genaa:U0|add_sub_gph:auto_generated|pipeline_dffe[33]  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4452  ;
; Number of registers using Synchronous Clear  ; 402   ;
; Number of registers using Synchronous Load   ; 300   ;
; Number of registers using Asynchronous Clear ; 777   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3102  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                 ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; SPI_Slave:inst5|byte_received                                                                                                                                                                                     ; 48      ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_controller_fft_111:auk_dsp_interface_controller_1|sink_stall_reg   ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_controller_fft_111:auk_dsp_interface_controller_1|source_stall_reg ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|sop                                                                                           ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_controller_fft_111:auk_dsp_interface_controller_1|stall_reg        ; 1       ;
; FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity16a0                                                                                                           ; 1       ;
; FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated|a_graycounter_q96:rdptr_g1p|sub_parity10a0                                                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                      ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                     ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                     ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                     ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                     ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                     ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                     ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                     ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                     ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                     ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                    ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                    ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                     ; 1       ;
; Total number of inverted registers = 24                                                                                                                                                                           ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_twadgen_fft_111:twid_factors|twad_temp[2]                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_twadgen_fft_111:twid_factors|twad_temp[5]                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |fft_t|SPI_Slave:inst5|bitcnt[2]                                                                                                                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|fft_real_out[0]                                                                                               ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpp_serial_fft_111:\gen_radix_4_last_pass:lpp|offset_counter[1]                                       ;
; 3:1                ; 64 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|lpp_ram_data_out[2][7]                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_111:\gen_cont:bfp_detect|gain_lut_8pts[0]         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_o_1pt_fft_111:\gen_cont:bfp_detect_1pt|gain_lut_8pts[0] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_wrengen_fft_111:sel_we|wd_i                                                                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|lpp_count_offset[5]                                                                                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_m_k_counter_fft_111:\gen_gt256_mk:ctrl|k[7]                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|wren_b[1]                                                                                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_twadgen_fft_111:twid_factors|twad_temp[6]                                                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:rd_adgen|rd_addr_c[2]                                                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:rd_adgen|rd_addr_d[0]                                                               ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |fft_t|SPI_Slave:inst5|byte_data_send[6]                                                                                                                                                                                                 ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|data_count_sig[7]                                                                                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:\gen_wrsw_2:wr_adgen|rd_addr_b[1]                                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:\gen_wrsw_2:wr_adgen|rd_addr_b[3]                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_111:\gen_cont:bfp_detect|slb_i[2]                 ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|count[6]                                      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:rd_adgen|sw[0]                                                                      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_m_k_counter_fft_111:\gen_gt256_mk:ctrl|p[0]                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_111:\gen_cont:bfp_scale_1pt|i_array_out[1][1]     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_111:\gen_cont:bfp_scale_1pt|r_array_out[3][2]     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_111:\gen_cont:bfp_scale_1pt|i_array_out[0][4]     ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_bfp_ctrl_fft_111:\gen_dft_2:bfpc|slb_last[1]                                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_111:\gen_cont:bfp_scale|i_array_out[2][1]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_111:\gen_cont:bfp_scale|r_array_out[0][3]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_111:\gen_cont:bfp_scale|r_array_out[3][4]         ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|sample_count[6]                                                                                               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_111:\gen_cont:bfp_scale_1pt|i_array_out[0][7]     ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_wrswgen_fft_111:\gen_wrsw_2:get_wr_swtiches|swd[1]                                                    ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_111:\gen_cont:bfp_scale|i_array_out[3][6]         ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|state_cnt[5]                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:rd_adgen|Mux5                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:rd_adgen|Mux7                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:\gen_wrsw_2:wr_adgen|Mux6                                                           ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_m_k_counter_fft_111:\gen_gt256_mk:ctrl|k_state.IDLE                                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|fft_s2_cur.IDLE                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fft_t|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |fft_t|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                   ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |fft_t|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                             ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |fft_t|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                         ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |fft_t|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                  ;
; 20:1               ; 4 bits    ; 52 LEs        ; 36 LEs               ; 16 LEs                 ; Yes        ; |fft_t|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Source assignments for FIFO:inst8|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+----------+
; Assignment                      ; Value ; From ; To       ;
+---------------------------------+-------+------+----------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -        ;
+---------------------------------+-------+------+----------+


+--------------------------------------------------------------------------------------+
; Source assignments for FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated ;
+---------------------------------+-------+------+-------------------------------------+
; Assignment                      ; Value ; From ; To                                  ;
+---------------------------------+-------+------+-------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                   ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                   ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; p0addr                              ;
+---------------------------------+-------+------+-------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated|a_graycounter_q96:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                               ;
+----------------+-------+------+----------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity10a0                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity9                                                                          ;
+----------------+-------+------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated|a_graycounter_f2c:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                               ;
+----------------+-------+------+----------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter12a0                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity13                                                                         ;
+----------------+-------+------+----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated|a_graycounter_g2c:wrptr_gp ;
+----------------+-------+------+---------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                              ;
+----------------+-------+------+---------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity16a0                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity15                                                                        ;
+----------------+-------+------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated|altsyncram_vmu:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated|altsyncram_vmu:fifo_ram|altsyncram_abc1:altsyncram18 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated|dffpipe_c2e:rdaclr ;
+---------------------------------+-------+------+--------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                      ;
; PRESERVE_REGISTER               ; ON    ; -    ; -                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated|alt_synch_pipe_0u7:rdfull_reg ;
+-----------------------+-------+------+-----------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                          ;
+-----------------------+-------+------+-----------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                           ;
+-----------------------+-------+------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated|alt_synch_pipe_0u7:rdfull_reg|dffpipe_qu8:dffpipe20 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated|alt_synch_pipe_kv7:rs_dgwp ;
+-----------------------+-------+------+--------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                       ;
+-----------------------+-------+------+--------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                        ;
+-----------------------+-------+------+--------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe22 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                   ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                    ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated|alt_synch_pipe_397:wrempty_reg ;
+-----------------------+-------+------+------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                           ;
+-----------------------+-------+------+------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                            ;
+-----------------------+-------+------+------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated|alt_synch_pipe_397:wrempty_reg|dffpipe_t98:dffpipe24 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated|alt_synch_pipe_lv7:ws_dgrp ;
+-----------------------+-------+------+--------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                       ;
+-----------------------+-------+------+--------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                        ;
+-----------------------+-------+------+--------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_f09:dffpipe26 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                   ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                    ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft_conv_pwm:inst3|FFT_DATA_RAM:FFT_DATA_RAM_inst|altsyncram:altsyncram_component|altsyncram_c2p1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO:inst8|dcfifo:dcfifo_component ;
+-------------------------+-------------+-----------------------------------------+
; Parameter Name          ; Value       ; Type                                    ;
+-------------------------+-------------+-----------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                 ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                          ;
; LPM_WIDTH               ; 8           ; Signed Integer                          ;
; LPM_NUMWORDS            ; 2048        ; Signed Integer                          ;
; LPM_WIDTHU              ; 11          ; Signed Integer                          ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                 ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                 ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                 ;
; USE_EAB                 ; ON          ; Untyped                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                 ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                 ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                 ;
; RDSYNC_DELAYPIPE        ; 3           ; Signed Integer                          ;
; WRSYNC_DELAYPIPE        ; 3           ; Signed Integer                          ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                 ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                 ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                 ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                 ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                 ;
; CBXI_PARAMETER          ; dcfifo_isg1 ; Untyped                                 ;
+-------------------------+-------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL:inst2|altpll:altpll_component ;
+-------------------------------+-----------------------+------------------------+
; Parameter Name                ; Value                 ; Type                   ;
+-------------------------------+-----------------------+------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                ;
; PLL_TYPE                      ; AUTO                  ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 37037                 ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                ;
; LOCK_HIGH                     ; 1                     ; Untyped                ;
; LOCK_LOW                      ; 1                     ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                ;
; SKIP_VCO                      ; OFF                   ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                ;
; BANDWIDTH                     ; 0                     ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                ;
; DOWN_SPREAD                   ; 0                     ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK0_MULTIPLY_BY              ; 16                    ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK0_DIVIDE_BY                ; 9                     ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                ;
; DPA_DIVIDER                   ; 0                     ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                ;
; VCO_MIN                       ; 0                     ; Untyped                ;
; VCO_MAX                       ; 0                     ; Untyped                ;
; VCO_CENTER                    ; 0                     ; Untyped                ;
; PFD_MIN                       ; 0                     ; Untyped                ;
; PFD_MAX                       ; 0                     ; Untyped                ;
; M_INITIAL                     ; 0                     ; Untyped                ;
; M                             ; 0                     ; Untyped                ;
; N                             ; 1                     ; Untyped                ;
; M2                            ; 1                     ; Untyped                ;
; N2                            ; 1                     ; Untyped                ;
; SS                            ; 1                     ; Untyped                ;
; C0_HIGH                       ; 0                     ; Untyped                ;
; C1_HIGH                       ; 0                     ; Untyped                ;
; C2_HIGH                       ; 0                     ; Untyped                ;
; C3_HIGH                       ; 0                     ; Untyped                ;
; C4_HIGH                       ; 0                     ; Untyped                ;
; C5_HIGH                       ; 0                     ; Untyped                ;
; C6_HIGH                       ; 0                     ; Untyped                ;
; C7_HIGH                       ; 0                     ; Untyped                ;
; C8_HIGH                       ; 0                     ; Untyped                ;
; C9_HIGH                       ; 0                     ; Untyped                ;
; C0_LOW                        ; 0                     ; Untyped                ;
; C1_LOW                        ; 0                     ; Untyped                ;
; C2_LOW                        ; 0                     ; Untyped                ;
; C3_LOW                        ; 0                     ; Untyped                ;
; C4_LOW                        ; 0                     ; Untyped                ;
; C5_LOW                        ; 0                     ; Untyped                ;
; C6_LOW                        ; 0                     ; Untyped                ;
; C7_LOW                        ; 0                     ; Untyped                ;
; C8_LOW                        ; 0                     ; Untyped                ;
; C9_LOW                        ; 0                     ; Untyped                ;
; C0_INITIAL                    ; 0                     ; Untyped                ;
; C1_INITIAL                    ; 0                     ; Untyped                ;
; C2_INITIAL                    ; 0                     ; Untyped                ;
; C3_INITIAL                    ; 0                     ; Untyped                ;
; C4_INITIAL                    ; 0                     ; Untyped                ;
; C5_INITIAL                    ; 0                     ; Untyped                ;
; C6_INITIAL                    ; 0                     ; Untyped                ;
; C7_INITIAL                    ; 0                     ; Untyped                ;
; C8_INITIAL                    ; 0                     ; Untyped                ;
; C9_INITIAL                    ; 0                     ; Untyped                ;
; C0_MODE                       ; BYPASS                ; Untyped                ;
; C1_MODE                       ; BYPASS                ; Untyped                ;
; C2_MODE                       ; BYPASS                ; Untyped                ;
; C3_MODE                       ; BYPASS                ; Untyped                ;
; C4_MODE                       ; BYPASS                ; Untyped                ;
; C5_MODE                       ; BYPASS                ; Untyped                ;
; C6_MODE                       ; BYPASS                ; Untyped                ;
; C7_MODE                       ; BYPASS                ; Untyped                ;
; C8_MODE                       ; BYPASS                ; Untyped                ;
; C9_MODE                       ; BYPASS                ; Untyped                ;
; C0_PH                         ; 0                     ; Untyped                ;
; C1_PH                         ; 0                     ; Untyped                ;
; C2_PH                         ; 0                     ; Untyped                ;
; C3_PH                         ; 0                     ; Untyped                ;
; C4_PH                         ; 0                     ; Untyped                ;
; C5_PH                         ; 0                     ; Untyped                ;
; C6_PH                         ; 0                     ; Untyped                ;
; C7_PH                         ; 0                     ; Untyped                ;
; C8_PH                         ; 0                     ; Untyped                ;
; C9_PH                         ; 0                     ; Untyped                ;
; L0_HIGH                       ; 1                     ; Untyped                ;
; L1_HIGH                       ; 1                     ; Untyped                ;
; G0_HIGH                       ; 1                     ; Untyped                ;
; G1_HIGH                       ; 1                     ; Untyped                ;
; G2_HIGH                       ; 1                     ; Untyped                ;
; G3_HIGH                       ; 1                     ; Untyped                ;
; E0_HIGH                       ; 1                     ; Untyped                ;
; E1_HIGH                       ; 1                     ; Untyped                ;
; E2_HIGH                       ; 1                     ; Untyped                ;
; E3_HIGH                       ; 1                     ; Untyped                ;
; L0_LOW                        ; 1                     ; Untyped                ;
; L1_LOW                        ; 1                     ; Untyped                ;
; G0_LOW                        ; 1                     ; Untyped                ;
; G1_LOW                        ; 1                     ; Untyped                ;
; G2_LOW                        ; 1                     ; Untyped                ;
; G3_LOW                        ; 1                     ; Untyped                ;
; E0_LOW                        ; 1                     ; Untyped                ;
; E1_LOW                        ; 1                     ; Untyped                ;
; E2_LOW                        ; 1                     ; Untyped                ;
; E3_LOW                        ; 1                     ; Untyped                ;
; L0_INITIAL                    ; 1                     ; Untyped                ;
; L1_INITIAL                    ; 1                     ; Untyped                ;
; G0_INITIAL                    ; 1                     ; Untyped                ;
; G1_INITIAL                    ; 1                     ; Untyped                ;
; G2_INITIAL                    ; 1                     ; Untyped                ;
; G3_INITIAL                    ; 1                     ; Untyped                ;
; E0_INITIAL                    ; 1                     ; Untyped                ;
; E1_INITIAL                    ; 1                     ; Untyped                ;
; E2_INITIAL                    ; 1                     ; Untyped                ;
; E3_INITIAL                    ; 1                     ; Untyped                ;
; L0_MODE                       ; BYPASS                ; Untyped                ;
; L1_MODE                       ; BYPASS                ; Untyped                ;
; G0_MODE                       ; BYPASS                ; Untyped                ;
; G1_MODE                       ; BYPASS                ; Untyped                ;
; G2_MODE                       ; BYPASS                ; Untyped                ;
; G3_MODE                       ; BYPASS                ; Untyped                ;
; E0_MODE                       ; BYPASS                ; Untyped                ;
; E1_MODE                       ; BYPASS                ; Untyped                ;
; E2_MODE                       ; BYPASS                ; Untyped                ;
; E3_MODE                       ; BYPASS                ; Untyped                ;
; L0_PH                         ; 0                     ; Untyped                ;
; L1_PH                         ; 0                     ; Untyped                ;
; G0_PH                         ; 0                     ; Untyped                ;
; G1_PH                         ; 0                     ; Untyped                ;
; G2_PH                         ; 0                     ; Untyped                ;
; G3_PH                         ; 0                     ; Untyped                ;
; E0_PH                         ; 0                     ; Untyped                ;
; E1_PH                         ; 0                     ; Untyped                ;
; E2_PH                         ; 0                     ; Untyped                ;
; E3_PH                         ; 0                     ; Untyped                ;
; M_PH                          ; 0                     ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                ;
; CLK0_COUNTER                  ; G0                    ; Untyped                ;
; CLK1_COUNTER                  ; G0                    ; Untyped                ;
; CLK2_COUNTER                  ; G0                    ; Untyped                ;
; CLK3_COUNTER                  ; G0                    ; Untyped                ;
; CLK4_COUNTER                  ; G0                    ; Untyped                ;
; CLK5_COUNTER                  ; G0                    ; Untyped                ;
; CLK6_COUNTER                  ; E0                    ; Untyped                ;
; CLK7_COUNTER                  ; E1                    ; Untyped                ;
; CLK8_COUNTER                  ; E2                    ; Untyped                ;
; CLK9_COUNTER                  ; E3                    ; Untyped                ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                ;
; M_TIME_DELAY                  ; 0                     ; Untyped                ;
; N_TIME_DELAY                  ; 0                     ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                ;
; VCO_POST_SCALE                ; 0                     ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II            ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                ;
; CBXI_PARAMETER                ; NOTHING               ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                ;
; WIDTH_CLOCK                   ; 6                     ; Untyped                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone II            ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE         ;
+-------------------------------+-----------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|alt_dspbuilder_clock_GNDZSP37O7:Clock_0 ;
+----------------+------------+----------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                       ;
+----------------+------------+----------------------------------------------------------------------------+
; reset          ; ACTIVE_LOW ; String                                                                     ;
; domain         ; default    ; String                                                                     ;
+----------------+------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|alt_dspbuilder_signaltapnode_GNHKA4BCYW:SignalTap_II_Node2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; id             ; 2     ; String                                                                                             ;
; width          ; 8     ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps ;
+-------------------------+-------+-------------------------------------------------------------------------------+
; Parameter Name          ; Value ; Type                                                                          ;
+-------------------------+-------+-------------------------------------------------------------------------------+
; notaps                  ; 20    ; Signed Integer                                                                ;
; use_shiftout            ; false ; String                                                                        ;
; use_dedicated_circuitry ; false ; String                                                                        ;
; ramtype                 ; AUTO  ; String                                                                        ;
; tapdistance             ; 1     ; Signed Integer                                                                ;
; width                   ; 8     ; Signed Integer                                                                ;
+-------------------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi ;
+-------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value ; Type                                                                                                              ;
+-------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; width                   ; 8     ; Signed Integer                                                                                                    ;
; number_of_taps          ; 20    ; Signed Integer                                                                                                    ;
; use_dedicated_circuitry ; 0     ; Signed Integer                                                                                                    ;
; lpm_hint                ; None  ; String                                                                                                            ;
; tap_distance            ; 1     ; Signed Integer                                                                                                    ;
+-------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|alt_dspbuilder_port_GNQKRCEYRF:Input_0 ;
+----------------+------------------+---------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                ;
+----------------+------------------+---------------------------------------------------------------------+
; porttype       ; Input            ; String                                                              ;
; export         ; true             ; String                                                              ;
; hdltype        ; STD_LOGIC_VECTOR ; String                                                              ;
; pin            ;                  ; String                                                              ;
; width          ; 8                ; Signed Integer                                                      ;
+----------------+------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|alt_dspbuilder_cast_GNVRAAIRT2:Bus_Conversion ;
+----------------+------------------+----------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                       ;
+----------------+------------------+----------------------------------------------------------------------------+
; width_inl      ; 8                ; Signed Integer                                                             ;
; round          ; 0                ; Signed Integer                                                             ;
; outtype        ; STD_LOGIC_VECTOR ; String                                                                     ;
; width_outr     ; 0                ; Signed Integer                                                             ;
; outsigned      ; true             ; String                                                                     ;
; insigned       ; true             ; String                                                                     ;
; saturate       ; 0                ; Signed Integer                                                             ;
; intype         ; STD_LOGIC_VECTOR ; String                                                                     ;
; width_inr      ; 10               ; Signed Integer                                                             ;
; width_outl     ; 8                ; Signed Integer                                                             ;
+----------------+------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|alt_dspbuilder_cast_GNVRAAIRT2:Bus_Conversion|alt_dspbuilder_SBF:Outputi ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                       ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------+
; width_inl      ; 8           ; Signed Integer                                                                                             ;
; width_inr      ; 10          ; Signed Integer                                                                                             ;
; width_outl     ; 8           ; Signed Integer                                                                                             ;
; width_outr     ; 0           ; Signed Integer                                                                                             ;
; round          ; 0           ; Signed Integer                                                                                             ;
; satur          ; 0           ; Signed Integer                                                                                             ;
; lpm_signed     ; BusIsSigned ; Enumerated                                                                                                 ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|alt_dspbuilder_cast_GNVRAAIRT2:Bus_Conversion|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0 ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                        ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 18          ; Signed Integer                                                                                                                              ;
; qtb            ; on          ; String                                                                                                                                      ;
; qtb_product    ; DSP Builder ; String                                                                                                                                      ;
; qtb_version    ; 7.2         ; String                                                                                                                                      ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_clock_GNU4YM7HGX:Clock_0 ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                             ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------+
; reset          ; ACTIVE_HIGH ; String                                                                                                                           ;
; domain         ; default     ; String                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_port_GNKA4WYH6P:In9_0 ;
+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                                                     ;
+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------+
; porttype       ; Input            ; String                                                                                                                   ;
; export         ; false            ; String                                                                                                                   ;
; hdltype        ; STD_LOGIC_VECTOR ; String                                                                                                                   ;
; pin            ;                  ; String                                                                                                                   ;
; width          ; 8                ; Signed Integer                                                                                                           ;
+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_port_GNKA4WYH6P:In7_0 ;
+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                                                     ;
+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------+
; porttype       ; Input            ; String                                                                                                                   ;
; export         ; false            ; String                                                                                                                   ;
; hdltype        ; STD_LOGIC_VECTOR ; String                                                                                                                   ;
; pin            ;                  ; String                                                                                                                   ;
; width          ; 8                ; Signed Integer                                                                                                           ;
+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_port_GNKA4WYH6P:In8_0 ;
+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                                                     ;
+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------+
; porttype       ; Input            ; String                                                                                                                   ;
; export         ; false            ; String                                                                                                                   ;
; hdltype        ; STD_LOGIC_VECTOR ; String                                                                                                                   ;
; pin            ;                  ; String                                                                                                                   ;
; width          ; 8                ; Signed Integer                                                                                                           ;
+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_port_GNKA4WYH6P:In5_0 ;
+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                                                     ;
+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------+
; porttype       ; Input            ; String                                                                                                                   ;
; export         ; false            ; String                                                                                                                   ;
; hdltype        ; STD_LOGIC_VECTOR ; String                                                                                                                   ;
; pin            ;                  ; String                                                                                                                   ;
; width          ; 8                ; Signed Integer                                                                                                           ;
+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_port_GNKA4WYH6P:In6_0 ;
+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                                                     ;
+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------+
; porttype       ; Input            ; String                                                                                                                   ;
; export         ; false            ; String                                                                                                                   ;
; hdltype        ; STD_LOGIC_VECTOR ; String                                                                                                                   ;
; pin            ;                  ; String                                                                                                                   ;
; width          ; 8                ; Signed Integer                                                                                                           ;
+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_port_GNKA4WYH6P:In20_0 ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                                                      ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------------------------+
; porttype       ; Input            ; String                                                                                                                    ;
; export         ; false            ; String                                                                                                                    ;
; hdltype        ; STD_LOGIC_VECTOR ; String                                                                                                                    ;
; pin            ;                  ; String                                                                                                                    ;
; width          ; 8                ; Signed Integer                                                                                                            ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_port_GNIBSH2SLZ:Out1_0 ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                                                      ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------------------------+
; porttype       ; Output           ; String                                                                                                                    ;
; export         ; false            ; String                                                                                                                    ;
; hdltype        ; STD_LOGIC_VECTOR ; String                                                                                                                    ;
; pin            ;                  ; String                                                                                                                    ;
; width          ; 37               ; Signed Integer                                                                                                            ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_port_GNKA4WYH6P:In4_0 ;
+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                                                     ;
+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------+
; porttype       ; Input            ; String                                                                                                                   ;
; export         ; false            ; String                                                                                                                   ;
; hdltype        ; STD_LOGIC_VECTOR ; String                                                                                                                   ;
; pin            ;                  ; String                                                                                                                   ;
; width          ; 8                ; Signed Integer                                                                                                           ;
+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_port_GNKA4WYH6P:In3_0 ;
+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                                                     ;
+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------+
; porttype       ; Input            ; String                                                                                                                   ;
; export         ; false            ; String                                                                                                                   ;
; hdltype        ; STD_LOGIC_VECTOR ; String                                                                                                                   ;
; pin            ;                  ; String                                                                                                                   ;
; width          ; 8                ; Signed Integer                                                                                                           ;
+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_port_GNKA4WYH6P:In2_0 ;
+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                                                     ;
+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------+
; porttype       ; Input            ; String                                                                                                                   ;
; export         ; false            ; String                                                                                                                   ;
; hdltype        ; STD_LOGIC_VECTOR ; String                                                                                                                   ;
; pin            ;                  ; String                                                                                                                   ;
; width          ; 8                ; Signed Integer                                                                                                           ;
+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_port_GNKA4WYH6P:In1_0 ;
+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                                                     ;
+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------+
; porttype       ; Input            ; String                                                                                                                   ;
; export         ; false            ; String                                                                                                                   ;
; hdltype        ; STD_LOGIC_VECTOR ; String                                                                                                                   ;
; pin            ;                  ; String                                                                                                                   ;
; width          ; 8                ; Signed Integer                                                                                                           ;
+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2 ;
+-------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                    ; Type                                                                                                                    ;
+-------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------+
; family                  ; Cyclone II               ; String                                                                                                                  ;
; direction               ; AddAdd                   ; String                                                                                                                  ;
; data3b_const            ; 0000000001100001         ; String                                                                                                                  ;
; data2b_const            ; 0000000001100001         ; String                                                                                                                  ;
; representation          ; SIGNED                   ; String                                                                                                                  ;
; datawidth               ; 16                       ; Signed Integer                                                                                                          ;
; data4b_const            ; 0000000001011101         ; String                                                                                                                  ;
; number_multipliers      ; 4                        ; Signed Integer                                                                                                          ;
; pipeline_register       ; InputsMultiplierandAdder ; String                                                                                                                  ;
; use_dedicated_circuitry ; 1                        ; Signed Integer                                                                                                          ;
; data1b_const            ; 0000000001011101         ; String                                                                                                                  ;
; use_b_consts            ; 1                        ; Signed Integer                                                                                                          ;
+-------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi ;
+----------------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                    ; Type                                                                                                                                                                      ;
+----------------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ca             ; 0000000001011101         ; Unsigned Binary                                                                                                                                                           ;
; cb             ; 0000000001100001         ; Unsigned Binary                                                                                                                                                           ;
; cc             ; 0000000001100001         ; Unsigned Binary                                                                                                                                                           ;
; cd             ; 0000000001011101         ; Unsigned Binary                                                                                                                                                           ;
; width_a        ; 16                       ; Signed Integer                                                                                                                                                            ;
; width_r        ; 34                       ; Signed Integer                                                                                                                                                            ;
; regstruct      ; InputsMultiplierandAdder ; Enumerated                                                                                                                                                                ;
+----------------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3 ;
+-------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                    ; Type                                                                                                                    ;
+-------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------+
; family                  ; Cyclone II               ; String                                                                                                                  ;
; direction               ; AddAdd                   ; String                                                                                                                  ;
; data3b_const            ; 0000000000111111         ; String                                                                                                                  ;
; data2b_const            ; 0000000001001011         ; String                                                                                                                  ;
; representation          ; SIGNED                   ; String                                                                                                                  ;
; datawidth               ; 16                       ; Signed Integer                                                                                                          ;
; data4b_const            ; 0000000000110010         ; String                                                                                                                  ;
; number_multipliers      ; 4                        ; Signed Integer                                                                                                          ;
; pipeline_register       ; InputsMultiplierandAdder ; String                                                                                                                  ;
; use_dedicated_circuitry ; 1                        ; Signed Integer                                                                                                          ;
; data1b_const            ; 0000000001010101         ; String                                                                                                                  ;
; use_b_consts            ; 1                        ; Signed Integer                                                                                                          ;
+-------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi ;
+----------------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                    ; Type                                                                                                                                                                      ;
+----------------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ca             ; 0000000001010101         ; Unsigned Binary                                                                                                                                                           ;
; cb             ; 0000000001001011         ; Unsigned Binary                                                                                                                                                           ;
; cc             ; 0000000000111111         ; Unsigned Binary                                                                                                                                                           ;
; cd             ; 0000000000110010         ; Unsigned Binary                                                                                                                                                           ;
; width_a        ; 16                       ; Signed Integer                                                                                                                                                            ;
; width_r        ; 34                       ; Signed Integer                                                                                                                                                            ;
; regstruct      ; InputsMultiplierandAdder ; Enumerated                                                                                                                                                                ;
+----------------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_port_GNKA4WYH6P:In19_0 ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                                                      ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------------------------+
; porttype       ; Input            ; String                                                                                                                    ;
; export         ; false            ; String                                                                                                                    ;
; hdltype        ; STD_LOGIC_VECTOR ; String                                                                                                                    ;
; pin            ;                  ; String                                                                                                                    ;
; width          ; 8                ; Signed Integer                                                                                                            ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4 ;
+-------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                    ; Type                                                                                                                    ;
+-------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------+
; family                  ; Cyclone II               ; String                                                                                                                  ;
; direction               ; AddAdd                   ; String                                                                                                                  ;
; data3b_const            ; 0000000000011000         ; String                                                                                                                  ;
; data2b_const            ; 0000000000011011         ; String                                                                                                                  ;
; representation          ; SIGNED                   ; String                                                                                                                  ;
; datawidth               ; 16                       ; Signed Integer                                                                                                          ;
; data4b_const            ; 1111111111111010         ; String                                                                                                                  ;
; number_multipliers      ; 4                        ; Signed Integer                                                                                                          ;
; pipeline_register       ; InputsMultiplierandAdder ; String                                                                                                                  ;
; use_dedicated_circuitry ; 1                        ; Signed Integer                                                                                                          ;
; data1b_const            ; 0000000000100101         ; String                                                                                                                  ;
; use_b_consts            ; 1                        ; Signed Integer                                                                                                          ;
+-------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi ;
+----------------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                    ; Type                                                                                                                                                                      ;
+----------------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ca             ; 0000000000100101         ; Unsigned Binary                                                                                                                                                           ;
; cb             ; 0000000000011011         ; Unsigned Binary                                                                                                                                                           ;
; cc             ; 0000000000011000         ; Unsigned Binary                                                                                                                                                           ;
; cd             ; 1111111111111010         ; Unsigned Binary                                                                                                                                                           ;
; width_a        ; 16                       ; Signed Integer                                                                                                                                                            ;
; width_r        ; 34                       ; Signed Integer                                                                                                                                                            ;
; regstruct      ; InputsMultiplierandAdder ; Enumerated                                                                                                                                                                ;
+----------------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_port_GNKA4WYH6P:In18_0 ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                                                      ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------------------------+
; porttype       ; Input            ; String                                                                                                                    ;
; export         ; false            ; String                                                                                                                    ;
; hdltype        ; STD_LOGIC_VECTOR ; String                                                                                                                    ;
; pin            ;                  ; String                                                                                                                    ;
; width          ; 8                ; Signed Integer                                                                                                            ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_port_GNKA4WYH6P:In17_0 ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                                                      ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------------------------+
; porttype       ; Input            ; String                                                                                                                    ;
; export         ; false            ; String                                                                                                                    ;
; hdltype        ; STD_LOGIC_VECTOR ; String                                                                                                                    ;
; pin            ;                  ; String                                                                                                                    ;
; width          ; 8                ; Signed Integer                                                                                                            ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_port_GNKA4WYH6P:In16_0 ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                                                      ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------------------------+
; porttype       ; Input            ; String                                                                                                                    ;
; export         ; false            ; String                                                                                                                    ;
; hdltype        ; STD_LOGIC_VECTOR ; String                                                                                                                    ;
; pin            ;                  ; String                                                                                                                    ;
; width          ; 8                ; Signed Integer                                                                                                            ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_port_GNKA4WYH6P:In15_0 ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                                                      ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------------------------+
; porttype       ; Input            ; String                                                                                                                    ;
; export         ; false            ; String                                                                                                                    ;
; hdltype        ; STD_LOGIC_VECTOR ; String                                                                                                                    ;
; pin            ;                  ; String                                                                                                                    ;
; width          ; 8                ; Signed Integer                                                                                                            ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_port_GNKA4WYH6P:In14_0 ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                                                      ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------------------------+
; porttype       ; Input            ; String                                                                                                                    ;
; export         ; false            ; String                                                                                                                    ;
; hdltype        ; STD_LOGIC_VECTOR ; String                                                                                                                    ;
; pin            ;                  ; String                                                                                                                    ;
; width          ; 8                ; Signed Integer                                                                                                            ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add ;
+-------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                    ; Type                                                                                                                   ;
+-------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------+
; family                  ; Cyclone II               ; String                                                                                                                 ;
; direction               ; AddAdd                   ; String                                                                                                                 ;
; data3b_const            ; 0000000000011011         ; String                                                                                                                 ;
; data2b_const            ; 0000000000011000         ; String                                                                                                                 ;
; representation          ; SIGNED                   ; String                                                                                                                 ;
; datawidth               ; 16                       ; Signed Integer                                                                                                         ;
; data4b_const            ; 0000000000010111         ; String                                                                                                                 ;
; number_multipliers      ; 4                        ; Signed Integer                                                                                                         ;
; pipeline_register       ; InputsMultiplierandAdder ; String                                                                                                                 ;
; use_dedicated_circuitry ; 1                        ; Signed Integer                                                                                                         ;
; data1b_const            ; 1111111111111010         ; String                                                                                                                 ;
; use_b_consts            ; 1                        ; Signed Integer                                                                                                         ;
+-------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi ;
+----------------+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                    ; Type                                                                                                                                                                     ;
+----------------+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ca             ; 1111111111111010         ; Unsigned Binary                                                                                                                                                          ;
; cb             ; 0000000000011000         ; Unsigned Binary                                                                                                                                                          ;
; cc             ; 0000000000011011         ; Unsigned Binary                                                                                                                                                          ;
; cd             ; 0000000000010111         ; Unsigned Binary                                                                                                                                                          ;
; width_a        ; 16                       ; Signed Integer                                                                                                                                                           ;
; width_r        ; 34                       ; Signed Integer                                                                                                                                                           ;
; regstruct      ; InputsMultiplierandAdder ; Enumerated                                                                                                                                                               ;
+----------------+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1 ;
+-------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                    ; Type                                                                                                                    ;
+-------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------+
; family                  ; Cyclone II               ; String                                                                                                                  ;
; direction               ; AddAdd                   ; String                                                                                                                  ;
; data3b_const            ; 0000000001001011         ; String                                                                                                                  ;
; data2b_const            ; 0000000000111111         ; String                                                                                                                  ;
; representation          ; SIGNED                   ; String                                                                                                                  ;
; datawidth               ; 16                       ; Signed Integer                                                                                                          ;
; data4b_const            ; 0000000001010101         ; String                                                                                                                  ;
; number_multipliers      ; 4                        ; Signed Integer                                                                                                          ;
; pipeline_register       ; InputsMultiplierandAdder ; String                                                                                                                  ;
; use_dedicated_circuitry ; 1                        ; Signed Integer                                                                                                          ;
; data1b_const            ; 0000000000110010         ; String                                                                                                                  ;
; use_b_consts            ; 1                        ; Signed Integer                                                                                                          ;
+-------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi ;
+----------------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                    ; Type                                                                                                                                                                      ;
+----------------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ca             ; 0000000000110010         ; Unsigned Binary                                                                                                                                                           ;
; cb             ; 0000000000111111         ; Unsigned Binary                                                                                                                                                           ;
; cc             ; 0000000001001011         ; Unsigned Binary                                                                                                                                                           ;
; cd             ; 0000000001010101         ; Unsigned Binary                                                                                                                                                           ;
; width_a        ; 16                       ; Signed Integer                                                                                                                                                            ;
; width_r        ; 34                       ; Signed Integer                                                                                                                                                            ;
; regstruct      ; InputsMultiplierandAdder ; Enumerated                                                                                                                                                                ;
+----------------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_port_GNKA4WYH6P:In13_0 ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                                                      ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------------------------+
; porttype       ; Input            ; String                                                                                                                    ;
; export         ; false            ; String                                                                                                                    ;
; hdltype        ; STD_LOGIC_VECTOR ; String                                                                                                                    ;
; pin            ;                  ; String                                                                                                                    ;
; width          ; 8                ; Signed Integer                                                                                                            ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_port_GNKA4WYH6P:In12_0 ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                                                      ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------------------------+
; porttype       ; Input            ; String                                                                                                                    ;
; export         ; false            ; String                                                                                                                    ;
; hdltype        ; STD_LOGIC_VECTOR ; String                                                                                                                    ;
; pin            ;                  ; String                                                                                                                    ;
; width          ; 8                ; Signed Integer                                                                                                            ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_port_GNKA4WYH6P:In11_0 ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                                                      ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------------------------+
; porttype       ; Input            ; String                                                                                                                    ;
; export         ; false            ; String                                                                                                                    ;
; hdltype        ; STD_LOGIC_VECTOR ; String                                                                                                                    ;
; pin            ;                  ; String                                                                                                                    ;
; width          ; 8                ; Signed Integer                                                                                                            ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_port_GNKA4WYH6P:In10_0 ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                                                      ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------------------------+
; porttype       ; Input            ; String                                                                                                                    ;
; export         ; false            ; String                                                                                                                    ;
; hdltype        ; STD_LOGIC_VECTOR ; String                                                                                                                    ;
; pin            ;                  ; String                                                                                                                    ;
; width          ; 8                ; Signed Integer                                                                                                            ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; direction      ; +     ; String                                                                                                                                                            ;
; datawidth      ; 34    ; Signed Integer                                                                                                                                                    ;
; maskvalue      ; 1     ; String                                                                                                                                                            ;
; number_inputs  ; 5     ; Signed Integer                                                                                                                                                    ;
; pipeline       ; 1     ; Signed Integer                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_1_1 ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width      ; 34     ; Signed Integer                                                                                                                                                                                      ;
; pipeline       ; 1      ; Signed Integer                                                                                                                                                                                      ;
; sequencelength ; 1      ; Signed Integer                                                                                                                                                                                      ;
; sequencevalue  ; 1      ; Unsigned Binary                                                                                                                                                                                     ;
; addsubval      ; AddAdd ; Enumerated                                                                                                                                                                                          ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_1_1|LPM_ADD_SUB:\pip:genaa:U0 ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                             ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 35          ; Signed Integer                                                                                                                                                                                                   ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                                          ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                                                          ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                                          ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                                                                                                   ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                                          ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                                          ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                                          ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                                          ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                               ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                                                          ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                                          ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                                          ;
; CBXI_PARAMETER         ; add_sub_gph ; Untyped                                                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                   ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_1_2 ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width      ; 34     ; Signed Integer                                                                                                                                                                                      ;
; pipeline       ; 1      ; Signed Integer                                                                                                                                                                                      ;
; sequencelength ; 1      ; Signed Integer                                                                                                                                                                                      ;
; sequencevalue  ; 1      ; Unsigned Binary                                                                                                                                                                                     ;
; addsubval      ; AddAdd ; Enumerated                                                                                                                                                                                          ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_1_2|LPM_ADD_SUB:\pip:genaa:U0 ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                             ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 35          ; Signed Integer                                                                                                                                                                                                   ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                                          ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                                                          ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                                          ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                                                                                                   ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                                          ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                                          ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                                          ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                                          ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                               ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                                                          ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                                          ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                                          ;
; CBXI_PARAMETER         ; add_sub_gph ; Untyped                                                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                   ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_1_3 ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width      ; 34     ; Signed Integer                                                                                                                                                                                      ;
; pipeline       ; 1      ; Signed Integer                                                                                                                                                                                      ;
; sequencelength ; 1      ; Signed Integer                                                                                                                                                                                      ;
; sequencevalue  ; 1      ; Unsigned Binary                                                                                                                                                                                     ;
; addsubval      ; AddAdd ; Enumerated                                                                                                                                                                                          ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_1_3|LPM_ADD_SUB:\pip:genaa:U0 ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                             ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 35          ; Signed Integer                                                                                                                                                                                                   ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                                          ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                                                          ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                                          ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                                                                                                   ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                                          ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                                          ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                                          ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                                          ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                               ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                                                          ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                                          ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                                          ;
; CBXI_PARAMETER         ; add_sub_gph ; Untyped                                                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                   ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_2_1 ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width      ; 35     ; Signed Integer                                                                                                                                                                                      ;
; pipeline       ; 1      ; Signed Integer                                                                                                                                                                                      ;
; sequencelength ; 1      ; Signed Integer                                                                                                                                                                                      ;
; sequencevalue  ; 1      ; Unsigned Binary                                                                                                                                                                                     ;
; addsubval      ; AddAdd ; Enumerated                                                                                                                                                                                          ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_2_1|LPM_ADD_SUB:\pip:genaa:U0 ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                             ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 36          ; Signed Integer                                                                                                                                                                                                   ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                                          ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                                                          ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                                          ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                                                                                                   ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                                          ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                                          ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                                          ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                                          ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                               ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                                                          ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                                          ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                                          ;
; CBXI_PARAMETER         ; add_sub_hph ; Untyped                                                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                   ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_2_2 ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width      ; 35     ; Signed Integer                                                                                                                                                                                      ;
; pipeline       ; 1      ; Signed Integer                                                                                                                                                                                      ;
; sequencelength ; 1      ; Signed Integer                                                                                                                                                                                      ;
; sequencevalue  ; 1      ; Unsigned Binary                                                                                                                                                                                     ;
; addsubval      ; AddAdd ; Enumerated                                                                                                                                                                                          ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_2_2|LPM_ADD_SUB:\pip:genaa:U0 ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                             ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 36          ; Signed Integer                                                                                                                                                                                                   ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                                          ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                                                          ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                                          ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                                                                                                   ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                                          ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                                          ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                                          ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                                          ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                               ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                                                          ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                                          ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                                          ;
; CBXI_PARAMETER         ; add_sub_hph ; Untyped                                                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                   ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_3_1 ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width      ; 36     ; Signed Integer                                                                                                                                                                                      ;
; pipeline       ; 1      ; Signed Integer                                                                                                                                                                                      ;
; sequencelength ; 1      ; Signed Integer                                                                                                                                                                                      ;
; sequencevalue  ; 1      ; Unsigned Binary                                                                                                                                                                                     ;
; addsubval      ; AddAdd ; Enumerated                                                                                                                                                                                          ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_3_1|LPM_ADD_SUB:\pip:genaa:U0 ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                             ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 37          ; Signed Integer                                                                                                                                                                                                   ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                                          ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                                                          ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                                          ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                                                                                                   ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                                          ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                                          ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                                          ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                                          ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                               ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                                                          ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                                          ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                                          ;
; CBXI_PARAMETER         ; add_sub_iph ; Untyped                                                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                   ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast0 ;
+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                                                     ;
+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------+
; width_inl      ; 8                ; Signed Integer                                                                                                           ;
; round          ; 0                ; Signed Integer                                                                                                           ;
; outtype        ; STD_LOGIC_VECTOR ; String                                                                                                                   ;
; width_outr     ; 0                ; Signed Integer                                                                                                           ;
; outsigned      ; true             ; String                                                                                                                   ;
; insigned       ; false            ; String                                                                                                                   ;
; saturate       ; 0                ; Signed Integer                                                                                                           ;
; intype         ; STD_LOGIC_VECTOR ; String                                                                                                                   ;
; width_inr      ; 0                ; Signed Integer                                                                                                           ;
; width_outl     ; 16               ; Signed Integer                                                                                                           ;
+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast0|alt_dspbuilder_SBF:Outputi ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; width_inl      ; 9           ; Signed Integer                                                                                                                                           ;
; width_inr      ; 0           ; Signed Integer                                                                                                                                           ;
; width_outl     ; 16          ; Signed Integer                                                                                                                                           ;
; width_outr     ; 0           ; Signed Integer                                                                                                                                           ;
; round          ; 0           ; Signed Integer                                                                                                                                           ;
; satur          ; 0           ; Signed Integer                                                                                                                                           ;
; lpm_signed     ; BusIsSigned ; Enumerated                                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast0|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0 ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                      ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 9           ; Signed Integer                                                                                                                                                                            ;
; qtb            ; on          ; String                                                                                                                                                                                    ;
; qtb_product    ; DSP Builder ; String                                                                                                                                                                                    ;
; qtb_version    ; 7.2         ; String                                                                                                                                                                                    ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast1 ;
+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                                                     ;
+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------+
; width_inl      ; 8                ; Signed Integer                                                                                                           ;
; round          ; 0                ; Signed Integer                                                                                                           ;
; outtype        ; STD_LOGIC_VECTOR ; String                                                                                                                   ;
; width_outr     ; 0                ; Signed Integer                                                                                                           ;
; outsigned      ; true             ; String                                                                                                                   ;
; insigned       ; false            ; String                                                                                                                   ;
; saturate       ; 0                ; Signed Integer                                                                                                           ;
; intype         ; STD_LOGIC_VECTOR ; String                                                                                                                   ;
; width_inr      ; 0                ; Signed Integer                                                                                                           ;
; width_outl     ; 16               ; Signed Integer                                                                                                           ;
+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast1|alt_dspbuilder_SBF:Outputi ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; width_inl      ; 9           ; Signed Integer                                                                                                                                           ;
; width_inr      ; 0           ; Signed Integer                                                                                                                                           ;
; width_outl     ; 16          ; Signed Integer                                                                                                                                           ;
; width_outr     ; 0           ; Signed Integer                                                                                                                                           ;
; round          ; 0           ; Signed Integer                                                                                                                                           ;
; satur          ; 0           ; Signed Integer                                                                                                                                           ;
; lpm_signed     ; BusIsSigned ; Enumerated                                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast1|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0 ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                      ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 9           ; Signed Integer                                                                                                                                                                            ;
; qtb            ; on          ; String                                                                                                                                                                                    ;
; qtb_product    ; DSP Builder ; String                                                                                                                                                                                    ;
; qtb_version    ; 7.2         ; String                                                                                                                                                                                    ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast2 ;
+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                                                     ;
+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------+
; width_inl      ; 8                ; Signed Integer                                                                                                           ;
; round          ; 0                ; Signed Integer                                                                                                           ;
; outtype        ; STD_LOGIC_VECTOR ; String                                                                                                                   ;
; width_outr     ; 0                ; Signed Integer                                                                                                           ;
; outsigned      ; true             ; String                                                                                                                   ;
; insigned       ; false            ; String                                                                                                                   ;
; saturate       ; 0                ; Signed Integer                                                                                                           ;
; intype         ; STD_LOGIC_VECTOR ; String                                                                                                                   ;
; width_inr      ; 0                ; Signed Integer                                                                                                           ;
; width_outl     ; 16               ; Signed Integer                                                                                                           ;
+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast2|alt_dspbuilder_SBF:Outputi ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; width_inl      ; 9           ; Signed Integer                                                                                                                                           ;
; width_inr      ; 0           ; Signed Integer                                                                                                                                           ;
; width_outl     ; 16          ; Signed Integer                                                                                                                                           ;
; width_outr     ; 0           ; Signed Integer                                                                                                                                           ;
; round          ; 0           ; Signed Integer                                                                                                                                           ;
; satur          ; 0           ; Signed Integer                                                                                                                                           ;
; lpm_signed     ; BusIsSigned ; Enumerated                                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast2|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0 ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                      ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 9           ; Signed Integer                                                                                                                                                                            ;
; qtb            ; on          ; String                                                                                                                                                                                    ;
; qtb_product    ; DSP Builder ; String                                                                                                                                                                                    ;
; qtb_version    ; 7.2         ; String                                                                                                                                                                                    ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast3 ;
+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                                                     ;
+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------+
; width_inl      ; 8                ; Signed Integer                                                                                                           ;
; round          ; 0                ; Signed Integer                                                                                                           ;
; outtype        ; STD_LOGIC_VECTOR ; String                                                                                                                   ;
; width_outr     ; 0                ; Signed Integer                                                                                                           ;
; outsigned      ; true             ; String                                                                                                                   ;
; insigned       ; false            ; String                                                                                                                   ;
; saturate       ; 0                ; Signed Integer                                                                                                           ;
; intype         ; STD_LOGIC_VECTOR ; String                                                                                                                   ;
; width_inr      ; 0                ; Signed Integer                                                                                                           ;
; width_outl     ; 16               ; Signed Integer                                                                                                           ;
+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast3|alt_dspbuilder_SBF:Outputi ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; width_inl      ; 9           ; Signed Integer                                                                                                                                           ;
; width_inr      ; 0           ; Signed Integer                                                                                                                                           ;
; width_outl     ; 16          ; Signed Integer                                                                                                                                           ;
; width_outr     ; 0           ; Signed Integer                                                                                                                                           ;
; round          ; 0           ; Signed Integer                                                                                                                                           ;
; satur          ; 0           ; Signed Integer                                                                                                                                           ;
; lpm_signed     ; BusIsSigned ; Enumerated                                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast3|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0 ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                      ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 9           ; Signed Integer                                                                                                                                                                            ;
; qtb            ; on          ; String                                                                                                                                                                                    ;
; qtb_product    ; DSP Builder ; String                                                                                                                                                                                    ;
; qtb_version    ; 7.2         ; String                                                                                                                                                                                    ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast4 ;
+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                                                     ;
+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------+
; width_inl      ; 8                ; Signed Integer                                                                                                           ;
; round          ; 0                ; Signed Integer                                                                                                           ;
; outtype        ; STD_LOGIC_VECTOR ; String                                                                                                                   ;
; width_outr     ; 0                ; Signed Integer                                                                                                           ;
; outsigned      ; true             ; String                                                                                                                   ;
; insigned       ; false            ; String                                                                                                                   ;
; saturate       ; 0                ; Signed Integer                                                                                                           ;
; intype         ; STD_LOGIC_VECTOR ; String                                                                                                                   ;
; width_inr      ; 0                ; Signed Integer                                                                                                           ;
; width_outl     ; 16               ; Signed Integer                                                                                                           ;
+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast4|alt_dspbuilder_SBF:Outputi ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; width_inl      ; 9           ; Signed Integer                                                                                                                                           ;
; width_inr      ; 0           ; Signed Integer                                                                                                                                           ;
; width_outl     ; 16          ; Signed Integer                                                                                                                                           ;
; width_outr     ; 0           ; Signed Integer                                                                                                                                           ;
; round          ; 0           ; Signed Integer                                                                                                                                           ;
; satur          ; 0           ; Signed Integer                                                                                                                                           ;
; lpm_signed     ; BusIsSigned ; Enumerated                                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast4|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0 ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                      ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 9           ; Signed Integer                                                                                                                                                                            ;
; qtb            ; on          ; String                                                                                                                                                                                    ;
; qtb_product    ; DSP Builder ; String                                                                                                                                                                                    ;
; qtb_version    ; 7.2         ; String                                                                                                                                                                                    ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast5 ;
+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                                                     ;
+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------+
; width_inl      ; 8                ; Signed Integer                                                                                                           ;
; round          ; 0                ; Signed Integer                                                                                                           ;
; outtype        ; STD_LOGIC_VECTOR ; String                                                                                                                   ;
; width_outr     ; 0                ; Signed Integer                                                                                                           ;
; outsigned      ; true             ; String                                                                                                                   ;
; insigned       ; false            ; String                                                                                                                   ;
; saturate       ; 0                ; Signed Integer                                                                                                           ;
; intype         ; STD_LOGIC_VECTOR ; String                                                                                                                   ;
; width_inr      ; 0                ; Signed Integer                                                                                                           ;
; width_outl     ; 16               ; Signed Integer                                                                                                           ;
+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast5|alt_dspbuilder_SBF:Outputi ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; width_inl      ; 9           ; Signed Integer                                                                                                                                           ;
; width_inr      ; 0           ; Signed Integer                                                                                                                                           ;
; width_outl     ; 16          ; Signed Integer                                                                                                                                           ;
; width_outr     ; 0           ; Signed Integer                                                                                                                                           ;
; round          ; 0           ; Signed Integer                                                                                                                                           ;
; satur          ; 0           ; Signed Integer                                                                                                                                           ;
; lpm_signed     ; BusIsSigned ; Enumerated                                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast5|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0 ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                      ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 9           ; Signed Integer                                                                                                                                                                            ;
; qtb            ; on          ; String                                                                                                                                                                                    ;
; qtb_product    ; DSP Builder ; String                                                                                                                                                                                    ;
; qtb_version    ; 7.2         ; String                                                                                                                                                                                    ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast6 ;
+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                                                     ;
+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------+
; width_inl      ; 8                ; Signed Integer                                                                                                           ;
; round          ; 0                ; Signed Integer                                                                                                           ;
; outtype        ; STD_LOGIC_VECTOR ; String                                                                                                                   ;
; width_outr     ; 0                ; Signed Integer                                                                                                           ;
; outsigned      ; true             ; String                                                                                                                   ;
; insigned       ; false            ; String                                                                                                                   ;
; saturate       ; 0                ; Signed Integer                                                                                                           ;
; intype         ; STD_LOGIC_VECTOR ; String                                                                                                                   ;
; width_inr      ; 0                ; Signed Integer                                                                                                           ;
; width_outl     ; 16               ; Signed Integer                                                                                                           ;
+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast6|alt_dspbuilder_SBF:Outputi ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; width_inl      ; 9           ; Signed Integer                                                                                                                                           ;
; width_inr      ; 0           ; Signed Integer                                                                                                                                           ;
; width_outl     ; 16          ; Signed Integer                                                                                                                                           ;
; width_outr     ; 0           ; Signed Integer                                                                                                                                           ;
; round          ; 0           ; Signed Integer                                                                                                                                           ;
; satur          ; 0           ; Signed Integer                                                                                                                                           ;
; lpm_signed     ; BusIsSigned ; Enumerated                                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast6|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0 ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                      ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 9           ; Signed Integer                                                                                                                                                                            ;
; qtb            ; on          ; String                                                                                                                                                                                    ;
; qtb_product    ; DSP Builder ; String                                                                                                                                                                                    ;
; qtb_version    ; 7.2         ; String                                                                                                                                                                                    ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast7 ;
+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                                                     ;
+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------+
; width_inl      ; 8                ; Signed Integer                                                                                                           ;
; round          ; 0                ; Signed Integer                                                                                                           ;
; outtype        ; STD_LOGIC_VECTOR ; String                                                                                                                   ;
; width_outr     ; 0                ; Signed Integer                                                                                                           ;
; outsigned      ; true             ; String                                                                                                                   ;
; insigned       ; false            ; String                                                                                                                   ;
; saturate       ; 0                ; Signed Integer                                                                                                           ;
; intype         ; STD_LOGIC_VECTOR ; String                                                                                                                   ;
; width_inr      ; 0                ; Signed Integer                                                                                                           ;
; width_outl     ; 16               ; Signed Integer                                                                                                           ;
+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast7|alt_dspbuilder_SBF:Outputi ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; width_inl      ; 9           ; Signed Integer                                                                                                                                           ;
; width_inr      ; 0           ; Signed Integer                                                                                                                                           ;
; width_outl     ; 16          ; Signed Integer                                                                                                                                           ;
; width_outr     ; 0           ; Signed Integer                                                                                                                                           ;
; round          ; 0           ; Signed Integer                                                                                                                                           ;
; satur          ; 0           ; Signed Integer                                                                                                                                           ;
; lpm_signed     ; BusIsSigned ; Enumerated                                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast7|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0 ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                      ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 9           ; Signed Integer                                                                                                                                                                            ;
; qtb            ; on          ; String                                                                                                                                                                                    ;
; qtb_product    ; DSP Builder ; String                                                                                                                                                                                    ;
; qtb_version    ; 7.2         ; String                                                                                                                                                                                    ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast8 ;
+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                                                     ;
+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------+
; width_inl      ; 8                ; Signed Integer                                                                                                           ;
; round          ; 0                ; Signed Integer                                                                                                           ;
; outtype        ; STD_LOGIC_VECTOR ; String                                                                                                                   ;
; width_outr     ; 0                ; Signed Integer                                                                                                           ;
; outsigned      ; true             ; String                                                                                                                   ;
; insigned       ; false            ; String                                                                                                                   ;
; saturate       ; 0                ; Signed Integer                                                                                                           ;
; intype         ; STD_LOGIC_VECTOR ; String                                                                                                                   ;
; width_inr      ; 0                ; Signed Integer                                                                                                           ;
; width_outl     ; 16               ; Signed Integer                                                                                                           ;
+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast8|alt_dspbuilder_SBF:Outputi ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; width_inl      ; 9           ; Signed Integer                                                                                                                                           ;
; width_inr      ; 0           ; Signed Integer                                                                                                                                           ;
; width_outl     ; 16          ; Signed Integer                                                                                                                                           ;
; width_outr     ; 0           ; Signed Integer                                                                                                                                           ;
; round          ; 0           ; Signed Integer                                                                                                                                           ;
; satur          ; 0           ; Signed Integer                                                                                                                                           ;
; lpm_signed     ; BusIsSigned ; Enumerated                                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast8|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0 ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                      ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 9           ; Signed Integer                                                                                                                                                                            ;
; qtb            ; on          ; String                                                                                                                                                                                    ;
; qtb_product    ; DSP Builder ; String                                                                                                                                                                                    ;
; qtb_version    ; 7.2         ; String                                                                                                                                                                                    ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast9 ;
+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                                                     ;
+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------+
; width_inl      ; 8                ; Signed Integer                                                                                                           ;
; round          ; 0                ; Signed Integer                                                                                                           ;
; outtype        ; STD_LOGIC_VECTOR ; String                                                                                                                   ;
; width_outr     ; 0                ; Signed Integer                                                                                                           ;
; outsigned      ; true             ; String                                                                                                                   ;
; insigned       ; false            ; String                                                                                                                   ;
; saturate       ; 0                ; Signed Integer                                                                                                           ;
; intype         ; STD_LOGIC_VECTOR ; String                                                                                                                   ;
; width_inr      ; 0                ; Signed Integer                                                                                                           ;
; width_outl     ; 16               ; Signed Integer                                                                                                           ;
+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast9|alt_dspbuilder_SBF:Outputi ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; width_inl      ; 9           ; Signed Integer                                                                                                                                           ;
; width_inr      ; 0           ; Signed Integer                                                                                                                                           ;
; width_outl     ; 16          ; Signed Integer                                                                                                                                           ;
; width_outr     ; 0           ; Signed Integer                                                                                                                                           ;
; round          ; 0           ; Signed Integer                                                                                                                                           ;
; satur          ; 0           ; Signed Integer                                                                                                                                           ;
; lpm_signed     ; BusIsSigned ; Enumerated                                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast9|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0 ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                      ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 9           ; Signed Integer                                                                                                                                                                            ;
; qtb            ; on          ; String                                                                                                                                                                                    ;
; qtb_product    ; DSP Builder ; String                                                                                                                                                                                    ;
; qtb_version    ; 7.2         ; String                                                                                                                                                                                    ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast10 ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                                                      ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------------------------+
; width_inl      ; 8                ; Signed Integer                                                                                                            ;
; round          ; 0                ; Signed Integer                                                                                                            ;
; outtype        ; STD_LOGIC_VECTOR ; String                                                                                                                    ;
; width_outr     ; 0                ; Signed Integer                                                                                                            ;
; outsigned      ; true             ; String                                                                                                                    ;
; insigned       ; false            ; String                                                                                                                    ;
; saturate       ; 0                ; Signed Integer                                                                                                            ;
; intype         ; STD_LOGIC_VECTOR ; String                                                                                                                    ;
; width_inr      ; 0                ; Signed Integer                                                                                                            ;
; width_outl     ; 16               ; Signed Integer                                                                                                            ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast10|alt_dspbuilder_SBF:Outputi ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                      ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; width_inl      ; 9           ; Signed Integer                                                                                                                                            ;
; width_inr      ; 0           ; Signed Integer                                                                                                                                            ;
; width_outl     ; 16          ; Signed Integer                                                                                                                                            ;
; width_outr     ; 0           ; Signed Integer                                                                                                                                            ;
; round          ; 0           ; Signed Integer                                                                                                                                            ;
; satur          ; 0           ; Signed Integer                                                                                                                                            ;
; lpm_signed     ; BusIsSigned ; Enumerated                                                                                                                                                ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast10|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0 ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                       ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 9           ; Signed Integer                                                                                                                                                                             ;
; qtb            ; on          ; String                                                                                                                                                                                     ;
; qtb_product    ; DSP Builder ; String                                                                                                                                                                                     ;
; qtb_version    ; 7.2         ; String                                                                                                                                                                                     ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast11 ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                                                      ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------------------------+
; width_inl      ; 8                ; Signed Integer                                                                                                            ;
; round          ; 0                ; Signed Integer                                                                                                            ;
; outtype        ; STD_LOGIC_VECTOR ; String                                                                                                                    ;
; width_outr     ; 0                ; Signed Integer                                                                                                            ;
; outsigned      ; true             ; String                                                                                                                    ;
; insigned       ; false            ; String                                                                                                                    ;
; saturate       ; 0                ; Signed Integer                                                                                                            ;
; intype         ; STD_LOGIC_VECTOR ; String                                                                                                                    ;
; width_inr      ; 0                ; Signed Integer                                                                                                            ;
; width_outl     ; 16               ; Signed Integer                                                                                                            ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast11|alt_dspbuilder_SBF:Outputi ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                      ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; width_inl      ; 9           ; Signed Integer                                                                                                                                            ;
; width_inr      ; 0           ; Signed Integer                                                                                                                                            ;
; width_outl     ; 16          ; Signed Integer                                                                                                                                            ;
; width_outr     ; 0           ; Signed Integer                                                                                                                                            ;
; round          ; 0           ; Signed Integer                                                                                                                                            ;
; satur          ; 0           ; Signed Integer                                                                                                                                            ;
; lpm_signed     ; BusIsSigned ; Enumerated                                                                                                                                                ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast11|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0 ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                       ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 9           ; Signed Integer                                                                                                                                                                             ;
; qtb            ; on          ; String                                                                                                                                                                                     ;
; qtb_product    ; DSP Builder ; String                                                                                                                                                                                     ;
; qtb_version    ; 7.2         ; String                                                                                                                                                                                     ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast12 ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                                                      ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------------------------+
; width_inl      ; 8                ; Signed Integer                                                                                                            ;
; round          ; 0                ; Signed Integer                                                                                                            ;
; outtype        ; STD_LOGIC_VECTOR ; String                                                                                                                    ;
; width_outr     ; 0                ; Signed Integer                                                                                                            ;
; outsigned      ; true             ; String                                                                                                                    ;
; insigned       ; false            ; String                                                                                                                    ;
; saturate       ; 0                ; Signed Integer                                                                                                            ;
; intype         ; STD_LOGIC_VECTOR ; String                                                                                                                    ;
; width_inr      ; 0                ; Signed Integer                                                                                                            ;
; width_outl     ; 16               ; Signed Integer                                                                                                            ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast12|alt_dspbuilder_SBF:Outputi ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                      ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; width_inl      ; 9           ; Signed Integer                                                                                                                                            ;
; width_inr      ; 0           ; Signed Integer                                                                                                                                            ;
; width_outl     ; 16          ; Signed Integer                                                                                                                                            ;
; width_outr     ; 0           ; Signed Integer                                                                                                                                            ;
; round          ; 0           ; Signed Integer                                                                                                                                            ;
; satur          ; 0           ; Signed Integer                                                                                                                                            ;
; lpm_signed     ; BusIsSigned ; Enumerated                                                                                                                                                ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast12|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0 ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                       ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 9           ; Signed Integer                                                                                                                                                                             ;
; qtb            ; on          ; String                                                                                                                                                                                     ;
; qtb_product    ; DSP Builder ; String                                                                                                                                                                                     ;
; qtb_version    ; 7.2         ; String                                                                                                                                                                                     ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast13 ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                                                      ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------------------------+
; width_inl      ; 8                ; Signed Integer                                                                                                            ;
; round          ; 0                ; Signed Integer                                                                                                            ;
; outtype        ; STD_LOGIC_VECTOR ; String                                                                                                                    ;
; width_outr     ; 0                ; Signed Integer                                                                                                            ;
; outsigned      ; true             ; String                                                                                                                    ;
; insigned       ; false            ; String                                                                                                                    ;
; saturate       ; 0                ; Signed Integer                                                                                                            ;
; intype         ; STD_LOGIC_VECTOR ; String                                                                                                                    ;
; width_inr      ; 0                ; Signed Integer                                                                                                            ;
; width_outl     ; 16               ; Signed Integer                                                                                                            ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast13|alt_dspbuilder_SBF:Outputi ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                      ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; width_inl      ; 9           ; Signed Integer                                                                                                                                            ;
; width_inr      ; 0           ; Signed Integer                                                                                                                                            ;
; width_outl     ; 16          ; Signed Integer                                                                                                                                            ;
; width_outr     ; 0           ; Signed Integer                                                                                                                                            ;
; round          ; 0           ; Signed Integer                                                                                                                                            ;
; satur          ; 0           ; Signed Integer                                                                                                                                            ;
; lpm_signed     ; BusIsSigned ; Enumerated                                                                                                                                                ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast13|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0 ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                       ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 9           ; Signed Integer                                                                                                                                                                             ;
; qtb            ; on          ; String                                                                                                                                                                                     ;
; qtb_product    ; DSP Builder ; String                                                                                                                                                                                     ;
; qtb_version    ; 7.2         ; String                                                                                                                                                                                     ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast14 ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                                                      ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------------------------+
; width_inl      ; 8                ; Signed Integer                                                                                                            ;
; round          ; 0                ; Signed Integer                                                                                                            ;
; outtype        ; STD_LOGIC_VECTOR ; String                                                                                                                    ;
; width_outr     ; 0                ; Signed Integer                                                                                                            ;
; outsigned      ; true             ; String                                                                                                                    ;
; insigned       ; false            ; String                                                                                                                    ;
; saturate       ; 0                ; Signed Integer                                                                                                            ;
; intype         ; STD_LOGIC_VECTOR ; String                                                                                                                    ;
; width_inr      ; 0                ; Signed Integer                                                                                                            ;
; width_outl     ; 16               ; Signed Integer                                                                                                            ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast14|alt_dspbuilder_SBF:Outputi ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                      ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; width_inl      ; 9           ; Signed Integer                                                                                                                                            ;
; width_inr      ; 0           ; Signed Integer                                                                                                                                            ;
; width_outl     ; 16          ; Signed Integer                                                                                                                                            ;
; width_outr     ; 0           ; Signed Integer                                                                                                                                            ;
; round          ; 0           ; Signed Integer                                                                                                                                            ;
; satur          ; 0           ; Signed Integer                                                                                                                                            ;
; lpm_signed     ; BusIsSigned ; Enumerated                                                                                                                                                ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast14|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0 ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                       ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 9           ; Signed Integer                                                                                                                                                                             ;
; qtb            ; on          ; String                                                                                                                                                                                     ;
; qtb_product    ; DSP Builder ; String                                                                                                                                                                                     ;
; qtb_version    ; 7.2         ; String                                                                                                                                                                                     ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast15 ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                                                      ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------------------------+
; width_inl      ; 8                ; Signed Integer                                                                                                            ;
; round          ; 0                ; Signed Integer                                                                                                            ;
; outtype        ; STD_LOGIC_VECTOR ; String                                                                                                                    ;
; width_outr     ; 0                ; Signed Integer                                                                                                            ;
; outsigned      ; true             ; String                                                                                                                    ;
; insigned       ; false            ; String                                                                                                                    ;
; saturate       ; 0                ; Signed Integer                                                                                                            ;
; intype         ; STD_LOGIC_VECTOR ; String                                                                                                                    ;
; width_inr      ; 0                ; Signed Integer                                                                                                            ;
; width_outl     ; 16               ; Signed Integer                                                                                                            ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast15|alt_dspbuilder_SBF:Outputi ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                      ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; width_inl      ; 9           ; Signed Integer                                                                                                                                            ;
; width_inr      ; 0           ; Signed Integer                                                                                                                                            ;
; width_outl     ; 16          ; Signed Integer                                                                                                                                            ;
; width_outr     ; 0           ; Signed Integer                                                                                                                                            ;
; round          ; 0           ; Signed Integer                                                                                                                                            ;
; satur          ; 0           ; Signed Integer                                                                                                                                            ;
; lpm_signed     ; BusIsSigned ; Enumerated                                                                                                                                                ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast15|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0 ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                       ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 9           ; Signed Integer                                                                                                                                                                             ;
; qtb            ; on          ; String                                                                                                                                                                                     ;
; qtb_product    ; DSP Builder ; String                                                                                                                                                                                     ;
; qtb_version    ; 7.2         ; String                                                                                                                                                                                     ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast16 ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                                                      ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------------------------+
; width_inl      ; 8                ; Signed Integer                                                                                                            ;
; round          ; 0                ; Signed Integer                                                                                                            ;
; outtype        ; STD_LOGIC_VECTOR ; String                                                                                                                    ;
; width_outr     ; 0                ; Signed Integer                                                                                                            ;
; outsigned      ; true             ; String                                                                                                                    ;
; insigned       ; false            ; String                                                                                                                    ;
; saturate       ; 0                ; Signed Integer                                                                                                            ;
; intype         ; STD_LOGIC_VECTOR ; String                                                                                                                    ;
; width_inr      ; 0                ; Signed Integer                                                                                                            ;
; width_outl     ; 16               ; Signed Integer                                                                                                            ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast16|alt_dspbuilder_SBF:Outputi ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                      ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; width_inl      ; 9           ; Signed Integer                                                                                                                                            ;
; width_inr      ; 0           ; Signed Integer                                                                                                                                            ;
; width_outl     ; 16          ; Signed Integer                                                                                                                                            ;
; width_outr     ; 0           ; Signed Integer                                                                                                                                            ;
; round          ; 0           ; Signed Integer                                                                                                                                            ;
; satur          ; 0           ; Signed Integer                                                                                                                                            ;
; lpm_signed     ; BusIsSigned ; Enumerated                                                                                                                                                ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast16|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0 ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                       ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 9           ; Signed Integer                                                                                                                                                                             ;
; qtb            ; on          ; String                                                                                                                                                                                     ;
; qtb_product    ; DSP Builder ; String                                                                                                                                                                                     ;
; qtb_version    ; 7.2         ; String                                                                                                                                                                                     ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast17 ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                                                      ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------------------------+
; width_inl      ; 8                ; Signed Integer                                                                                                            ;
; round          ; 0                ; Signed Integer                                                                                                            ;
; outtype        ; STD_LOGIC_VECTOR ; String                                                                                                                    ;
; width_outr     ; 0                ; Signed Integer                                                                                                            ;
; outsigned      ; true             ; String                                                                                                                    ;
; insigned       ; false            ; String                                                                                                                    ;
; saturate       ; 0                ; Signed Integer                                                                                                            ;
; intype         ; STD_LOGIC_VECTOR ; String                                                                                                                    ;
; width_inr      ; 0                ; Signed Integer                                                                                                            ;
; width_outl     ; 16               ; Signed Integer                                                                                                            ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast17|alt_dspbuilder_SBF:Outputi ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                      ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; width_inl      ; 9           ; Signed Integer                                                                                                                                            ;
; width_inr      ; 0           ; Signed Integer                                                                                                                                            ;
; width_outl     ; 16          ; Signed Integer                                                                                                                                            ;
; width_outr     ; 0           ; Signed Integer                                                                                                                                            ;
; round          ; 0           ; Signed Integer                                                                                                                                            ;
; satur          ; 0           ; Signed Integer                                                                                                                                            ;
; lpm_signed     ; BusIsSigned ; Enumerated                                                                                                                                                ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast17|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0 ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                       ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 9           ; Signed Integer                                                                                                                                                                             ;
; qtb            ; on          ; String                                                                                                                                                                                     ;
; qtb_product    ; DSP Builder ; String                                                                                                                                                                                     ;
; qtb_version    ; 7.2         ; String                                                                                                                                                                                     ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast18 ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                                                      ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------------------------+
; width_inl      ; 8                ; Signed Integer                                                                                                            ;
; round          ; 0                ; Signed Integer                                                                                                            ;
; outtype        ; STD_LOGIC_VECTOR ; String                                                                                                                    ;
; width_outr     ; 0                ; Signed Integer                                                                                                            ;
; outsigned      ; true             ; String                                                                                                                    ;
; insigned       ; false            ; String                                                                                                                    ;
; saturate       ; 0                ; Signed Integer                                                                                                            ;
; intype         ; STD_LOGIC_VECTOR ; String                                                                                                                    ;
; width_inr      ; 0                ; Signed Integer                                                                                                            ;
; width_outl     ; 16               ; Signed Integer                                                                                                            ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast18|alt_dspbuilder_SBF:Outputi ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                      ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; width_inl      ; 9           ; Signed Integer                                                                                                                                            ;
; width_inr      ; 0           ; Signed Integer                                                                                                                                            ;
; width_outl     ; 16          ; Signed Integer                                                                                                                                            ;
; width_outr     ; 0           ; Signed Integer                                                                                                                                            ;
; round          ; 0           ; Signed Integer                                                                                                                                            ;
; satur          ; 0           ; Signed Integer                                                                                                                                            ;
; lpm_signed     ; BusIsSigned ; Enumerated                                                                                                                                                ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast18|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0 ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                       ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 9           ; Signed Integer                                                                                                                                                                             ;
; qtb            ; on          ; String                                                                                                                                                                                     ;
; qtb_product    ; DSP Builder ; String                                                                                                                                                                                     ;
; qtb_version    ; 7.2         ; String                                                                                                                                                                                     ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast19 ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                                                      ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------------------------+
; width_inl      ; 8                ; Signed Integer                                                                                                            ;
; round          ; 0                ; Signed Integer                                                                                                            ;
; outtype        ; STD_LOGIC_VECTOR ; String                                                                                                                    ;
; width_outr     ; 0                ; Signed Integer                                                                                                            ;
; outsigned      ; true             ; String                                                                                                                    ;
; insigned       ; false            ; String                                                                                                                    ;
; saturate       ; 0                ; Signed Integer                                                                                                            ;
; intype         ; STD_LOGIC_VECTOR ; String                                                                                                                    ;
; width_inr      ; 0                ; Signed Integer                                                                                                            ;
; width_outl     ; 16               ; Signed Integer                                                                                                            ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast19|alt_dspbuilder_SBF:Outputi ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                      ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; width_inl      ; 9           ; Signed Integer                                                                                                                                            ;
; width_inr      ; 0           ; Signed Integer                                                                                                                                            ;
; width_outl     ; 16          ; Signed Integer                                                                                                                                            ;
; width_outr     ; 0           ; Signed Integer                                                                                                                                            ;
; round          ; 0           ; Signed Integer                                                                                                                                            ;
; satur          ; 0           ; Signed Integer                                                                                                                                            ;
; lpm_signed     ; BusIsSigned ; Enumerated                                                                                                                                                ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast19|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0 ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                       ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 9           ; Signed Integer                                                                                                                                                                             ;
; qtb            ; on          ; String                                                                                                                                                                                     ;
; qtb_product    ; DSP Builder ; String                                                                                                                                                                                     ;
; qtb_version    ; 7.2         ; String                                                                                                                                                                                     ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|alt_dspbuilder_port_GNSF2ERWE6:Output_0 ;
+----------------+------------------+----------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                 ;
+----------------+------------------+----------------------------------------------------------------------+
; porttype       ; Output           ; String                                                               ;
; export         ; true             ; String                                                               ;
; hdltype        ; STD_LOGIC_VECTOR ; String                                                               ;
; pin            ;                  ; String                                                               ;
; width          ; 8                ; Signed Integer                                                       ;
+----------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|alt_dspbuilder_cast_GNCE6X6QKU:cast20 ;
+----------------+------------------+--------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                               ;
+----------------+------------------+--------------------------------------------------------------------+
; width_inl      ; 37               ; Signed Integer                                                     ;
; round          ; 0                ; Signed Integer                                                     ;
; outtype        ; STD_LOGIC_VECTOR ; String                                                             ;
; width_outr     ; 0                ; Signed Integer                                                     ;
; outsigned      ; true             ; String                                                             ;
; insigned       ; true             ; String                                                             ;
; saturate       ; 0                ; Signed Integer                                                     ;
; intype         ; STD_LOGIC_VECTOR ; String                                                             ;
; width_inr      ; 0                ; Signed Integer                                                     ;
; width_outl     ; 18               ; Signed Integer                                                     ;
+----------------+------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|alt_dspbuilder_cast_GNCE6X6QKU:cast20|alt_dspbuilder_SBF:Outputi ;
+----------------+-------------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------+
; width_inl      ; 37          ; Signed Integer                                                                                     ;
; width_inr      ; 0           ; Signed Integer                                                                                     ;
; width_outl     ; 18          ; Signed Integer                                                                                     ;
; width_outr     ; 0           ; Signed Integer                                                                                     ;
; round          ; 0           ; Signed Integer                                                                                     ;
; satur          ; 0           ; Signed Integer                                                                                     ;
; lpm_signed     ; BusIsSigned ; Enumerated                                                                                         ;
+----------------+-------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_test_GN:inst12|alt_dspbuilder_cast_GNCE6X6QKU:cast20|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0 ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 37          ; Signed Integer                                                                                                                      ;
; qtb            ; on          ; String                                                                                                                              ;
; qtb_product    ; DSP Builder ; String                                                                                                                              ;
; qtb_version    ; 7.2         ; String                                                                                                                              ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft_conv_pwm:inst3 ;
+----------------+----------+-------------------------------------+
; Parameter Name ; Value    ; Type                                ;
+----------------+----------+-------------------------------------+
; pwm_date       ; 00000000 ; Unsigned Binary                     ;
+----------------+----------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft_conv_pwm:inst3|FFT_DATA_RAM:FFT_DATA_RAM_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                            ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                     ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                     ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                     ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                     ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                            ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                            ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_c2p1      ; Untyped                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPM_ABS:inst6 ;
+------------------------+------------+----------------------+
; Parameter Name         ; Value      ; Type                 ;
+------------------------+------------+----------------------+
; LPM_WIDTH              ; 8          ; Signed Integer       ;
; ADDERTYPE              ; DEFAULT    ; Untyped              ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped              ;
; CARRY_CHAIN            ; MANUAL     ; Untyped              ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE       ;
+------------------------+------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                     ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                            ; Type           ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                    ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                        ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                ; Signed Integer ;
; sld_data_bits                                   ; 34                                                                                                                               ; Untyped        ;
; sld_trigger_bits                                ; 34                                                                                                                               ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                               ; Signed Integer ;
; sld_node_crc_hiword                             ; 36301                                                                                                                            ; Untyped        ;
; sld_node_crc_loword                             ; 23057                                                                                                                            ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                ; Signed Integer ;
; sld_sample_depth                                ; 4096                                                                                                                             ; Untyped        ;
; sld_segment_size                                ; 4096                                                                                                                             ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                                                             ; String         ;
; sld_state_bits                                  ; 11                                                                                                                               ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                         ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                             ; String         ;
; sld_inversion_mask_length                       ; 128                                                                                                                              ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                        ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                              ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                            ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                ; Signed Integer ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult1 ;
+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                                                                                                                       ;
+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                                                                                                             ;
; LPM_WIDTHA                                     ; 5          ; Untyped                                                                                                                                                                    ;
; LPM_WIDTHB                                     ; 8          ; Untyped                                                                                                                                                                    ;
; LPM_WIDTHP                                     ; 13         ; Untyped                                                                                                                                                                    ;
; LPM_WIDTHR                                     ; 13         ; Untyped                                                                                                                                                                    ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                                                                                                                    ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                                                                                                                                                                    ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                                                                                                                    ;
; LATENCY                                        ; 0          ; Untyped                                                                                                                                                                    ;
; INPUT_A_IS_CONSTANT                            ; YES        ; Untyped                                                                                                                                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                                                                                                                                    ;
; USE_EAB                                        ; OFF        ; Untyped                                                                                                                                                                    ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                                                                                                                    ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                                                                                                                    ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                                                                                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                                                                                                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                                                                                                                    ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                                                                                                                                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                                                                                                                    ;
+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult0 ;
+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                                                                                                                       ;
+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                                                                                                             ;
; LPM_WIDTHA                                     ; 6          ; Untyped                                                                                                                                                                    ;
; LPM_WIDTHB                                     ; 8          ; Untyped                                                                                                                                                                    ;
; LPM_WIDTHP                                     ; 14         ; Untyped                                                                                                                                                                    ;
; LPM_WIDTHR                                     ; 14         ; Untyped                                                                                                                                                                    ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                                                                                                                    ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                                                                                                                                                                    ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                                                                                                                    ;
; LATENCY                                        ; 0          ; Untyped                                                                                                                                                                    ;
; INPUT_A_IS_CONSTANT                            ; YES        ; Untyped                                                                                                                                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                                                                                                                                    ;
; USE_EAB                                        ; OFF        ; Untyped                                                                                                                                                                    ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                                                                                                                    ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                                                                                                                    ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                                                                                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                                                                                                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                                                                                                                    ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                                                                                                                                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                                                                                                                    ;
+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult3 ;
+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                                                                                                                       ;
+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                                                                                                             ;
; LPM_WIDTHA                                     ; 4          ; Untyped                                                                                                                                                                    ;
; LPM_WIDTHB                                     ; 9          ; Untyped                                                                                                                                                                    ;
; LPM_WIDTHP                                     ; 13         ; Untyped                                                                                                                                                                    ;
; LPM_WIDTHR                                     ; 13         ; Untyped                                                                                                                                                                    ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                                                                                                                    ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                                                                                                                                                    ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                                                                                                                    ;
; LATENCY                                        ; 0          ; Untyped                                                                                                                                                                    ;
; INPUT_A_IS_CONSTANT                            ; YES        ; Untyped                                                                                                                                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                                                                                                                                    ;
; USE_EAB                                        ; OFF        ; Untyped                                                                                                                                                                    ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                                                                                                                    ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                                                                                                                    ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                                                                                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                                                                                                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                                                                                                                    ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                                                                                                                                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                                                                                                                    ;
+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult2 ;
+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                                                                                                                       ;
+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                                                                                                             ;
; LPM_WIDTHA                                     ; 5          ; Untyped                                                                                                                                                                    ;
; LPM_WIDTHB                                     ; 8          ; Untyped                                                                                                                                                                    ;
; LPM_WIDTHP                                     ; 13         ; Untyped                                                                                                                                                                    ;
; LPM_WIDTHR                                     ; 13         ; Untyped                                                                                                                                                                    ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                                                                                                                    ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                                                                                                                                                                    ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                                                                                                                    ;
; LATENCY                                        ; 0          ; Untyped                                                                                                                                                                    ;
; INPUT_A_IS_CONSTANT                            ; YES        ; Untyped                                                                                                                                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                                                                                                                                    ;
; USE_EAB                                        ; OFF        ; Untyped                                                                                                                                                                    ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                                                                                                                    ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                                                                                                                    ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                                                                                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                                                                                                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                                                                                                                    ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                                                                                                                                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                                                                                                                    ;
+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult1 ;
+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                                                                                                                       ;
+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                                                                                                             ;
; LPM_WIDTHA                                     ; 7          ; Untyped                                                                                                                                                                    ;
; LPM_WIDTHB                                     ; 8          ; Untyped                                                                                                                                                                    ;
; LPM_WIDTHP                                     ; 15         ; Untyped                                                                                                                                                                    ;
; LPM_WIDTHR                                     ; 15         ; Untyped                                                                                                                                                                    ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                                                                                                                    ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                                                                                                                                                                    ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                                                                                                                    ;
; LATENCY                                        ; 0          ; Untyped                                                                                                                                                                    ;
; INPUT_A_IS_CONSTANT                            ; YES        ; Untyped                                                                                                                                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                                                                                                                                    ;
; USE_EAB                                        ; OFF        ; Untyped                                                                                                                                                                    ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                                                                                                                    ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                                                                                                                    ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                                                                                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                                                                                                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                                                                                                                    ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                                                                                                                                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                                                                                                                    ;
+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult0 ;
+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                                                                                                                       ;
+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                                                                                                             ;
; LPM_WIDTHA                                     ; 7          ; Untyped                                                                                                                                                                    ;
; LPM_WIDTHB                                     ; 8          ; Untyped                                                                                                                                                                    ;
; LPM_WIDTHP                                     ; 15         ; Untyped                                                                                                                                                                    ;
; LPM_WIDTHR                                     ; 15         ; Untyped                                                                                                                                                                    ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                                                                                                                    ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                                                                                                                                                                    ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                                                                                                                    ;
; LATENCY                                        ; 0          ; Untyped                                                                                                                                                                    ;
; INPUT_A_IS_CONSTANT                            ; YES        ; Untyped                                                                                                                                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                                                                                                                                    ;
; USE_EAB                                        ; OFF        ; Untyped                                                                                                                                                                    ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                                                                                                                    ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                                                                                                                    ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                                                                                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                                                                                                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                                                                                                                    ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                                                                                                                                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                                                                                                                    ;
+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult3 ;
+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                                                                                                                       ;
+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                                                                                                             ;
; LPM_WIDTHA                                     ; 6          ; Untyped                                                                                                                                                                    ;
; LPM_WIDTHB                                     ; 8          ; Untyped                                                                                                                                                                    ;
; LPM_WIDTHP                                     ; 14         ; Untyped                                                                                                                                                                    ;
; LPM_WIDTHR                                     ; 14         ; Untyped                                                                                                                                                                    ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                                                                                                                    ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                                                                                                                                                                    ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                                                                                                                    ;
; LATENCY                                        ; 0          ; Untyped                                                                                                                                                                    ;
; INPUT_A_IS_CONSTANT                            ; YES        ; Untyped                                                                                                                                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                                                                                                                                    ;
; USE_EAB                                        ; OFF        ; Untyped                                                                                                                                                                    ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                                                                                                                    ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                                                                                                                    ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                                                                                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                                                                                                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                                                                                                                    ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                                                                                                                                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                                                                                                                    ;
+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult2 ;
+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                                                                                                                       ;
+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                                                                                                             ;
; LPM_WIDTHA                                     ; 6          ; Untyped                                                                                                                                                                    ;
; LPM_WIDTHB                                     ; 8          ; Untyped                                                                                                                                                                    ;
; LPM_WIDTHP                                     ; 14         ; Untyped                                                                                                                                                                    ;
; LPM_WIDTHR                                     ; 14         ; Untyped                                                                                                                                                                    ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                                                                                                                    ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                                                                                                                                                                    ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                                                                                                                    ;
; LATENCY                                        ; 0          ; Untyped                                                                                                                                                                    ;
; INPUT_A_IS_CONSTANT                            ; YES        ; Untyped                                                                                                                                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                                                                                                                                    ;
; USE_EAB                                        ; OFF        ; Untyped                                                                                                                                                                    ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                                                                                                                    ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                                                                                                                    ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                                                                                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                                                                                                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                                                                                                                    ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                                                                                                                                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                                                                                                                    ;
+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult3 ;
+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                                                                                                                       ;
+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                                                                                                             ;
; LPM_WIDTHA                                     ; 7          ; Untyped                                                                                                                                                                    ;
; LPM_WIDTHB                                     ; 8          ; Untyped                                                                                                                                                                    ;
; LPM_WIDTHP                                     ; 15         ; Untyped                                                                                                                                                                    ;
; LPM_WIDTHR                                     ; 15         ; Untyped                                                                                                                                                                    ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                                                                                                                    ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                                                                                                                                                                    ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                                                                                                                    ;
; LATENCY                                        ; 0          ; Untyped                                                                                                                                                                    ;
; INPUT_A_IS_CONSTANT                            ; YES        ; Untyped                                                                                                                                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                                                                                                                                    ;
; USE_EAB                                        ; OFF        ; Untyped                                                                                                                                                                    ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                                                                                                                    ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                                                                                                                    ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                                                                                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                                                                                                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                                                                                                                    ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                                                                                                                                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                                                                                                                    ;
+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult2 ;
+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                                                                                                                       ;
+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                                                                                                             ;
; LPM_WIDTHA                                     ; 7          ; Untyped                                                                                                                                                                    ;
; LPM_WIDTHB                                     ; 8          ; Untyped                                                                                                                                                                    ;
; LPM_WIDTHP                                     ; 15         ; Untyped                                                                                                                                                                    ;
; LPM_WIDTHR                                     ; 15         ; Untyped                                                                                                                                                                    ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                                                                                                                    ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                                                                                                                                                                    ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                                                                                                                    ;
; LATENCY                                        ; 0          ; Untyped                                                                                                                                                                    ;
; INPUT_A_IS_CONSTANT                            ; YES        ; Untyped                                                                                                                                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                                                                                                                                    ;
; USE_EAB                                        ; OFF        ; Untyped                                                                                                                                                                    ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                                                                                                                    ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                                                                                                                    ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                                                                                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                                                                                                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                                                                                                                    ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                                                                                                                                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                                                                                                                    ;
+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult1 ;
+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                                                                                                                       ;
+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                                                                                                             ;
; LPM_WIDTHA                                     ; 7          ; Untyped                                                                                                                                                                    ;
; LPM_WIDTHB                                     ; 8          ; Untyped                                                                                                                                                                    ;
; LPM_WIDTHP                                     ; 15         ; Untyped                                                                                                                                                                    ;
; LPM_WIDTHR                                     ; 15         ; Untyped                                                                                                                                                                    ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                                                                                                                    ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                                                                                                                                                                    ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                                                                                                                    ;
; LATENCY                                        ; 0          ; Untyped                                                                                                                                                                    ;
; INPUT_A_IS_CONSTANT                            ; YES        ; Untyped                                                                                                                                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                                                                                                                                    ;
; USE_EAB                                        ; OFF        ; Untyped                                                                                                                                                                    ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                                                                                                                    ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                                                                                                                    ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                                                                                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                                                                                                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                                                                                                                    ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                                                                                                                                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                                                                                                                    ;
+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult0 ;
+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                                                                                                                       ;
+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                                                                                                             ;
; LPM_WIDTHA                                     ; 7          ; Untyped                                                                                                                                                                    ;
; LPM_WIDTHB                                     ; 8          ; Untyped                                                                                                                                                                    ;
; LPM_WIDTHP                                     ; 15         ; Untyped                                                                                                                                                                    ;
; LPM_WIDTHR                                     ; 15         ; Untyped                                                                                                                                                                    ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                                                                                                                    ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                                                                                                                                                                    ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                                                                                                                    ;
; LATENCY                                        ; 0          ; Untyped                                                                                                                                                                    ;
; INPUT_A_IS_CONSTANT                            ; YES        ; Untyped                                                                                                                                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                                                                                                                                    ;
; USE_EAB                                        ; OFF        ; Untyped                                                                                                                                                                    ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                                                                                                                    ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                                                                                                                    ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                                                                                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                                                                                                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                                                                                                                    ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                                                                                                                                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                                                                                                                    ;
+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult3 ;
+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                                                                                                                       ;
+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                                                                                                             ;
; LPM_WIDTHA                                     ; 7          ; Untyped                                                                                                                                                                    ;
; LPM_WIDTHB                                     ; 8          ; Untyped                                                                                                                                                                    ;
; LPM_WIDTHP                                     ; 15         ; Untyped                                                                                                                                                                    ;
; LPM_WIDTHR                                     ; 15         ; Untyped                                                                                                                                                                    ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                                                                                                                    ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                                                                                                                                                                    ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                                                                                                                    ;
; LATENCY                                        ; 0          ; Untyped                                                                                                                                                                    ;
; INPUT_A_IS_CONSTANT                            ; YES        ; Untyped                                                                                                                                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                                                                                                                                    ;
; USE_EAB                                        ; OFF        ; Untyped                                                                                                                                                                    ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                                                                                                                    ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                                                                                                                    ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                                                                                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                                                                                                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                                                                                                                    ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                                                                                                                                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                                                                                                                    ;
+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult2 ;
+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                                                                                                                       ;
+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                                                                                                             ;
; LPM_WIDTHA                                     ; 7          ; Untyped                                                                                                                                                                    ;
; LPM_WIDTHB                                     ; 8          ; Untyped                                                                                                                                                                    ;
; LPM_WIDTHP                                     ; 15         ; Untyped                                                                                                                                                                    ;
; LPM_WIDTHR                                     ; 15         ; Untyped                                                                                                                                                                    ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                                                                                                                    ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                                                                                                                                                                    ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                                                                                                                    ;
; LATENCY                                        ; 0          ; Untyped                                                                                                                                                                    ;
; INPUT_A_IS_CONSTANT                            ; YES        ; Untyped                                                                                                                                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                                                                                                                                    ;
; USE_EAB                                        ; OFF        ; Untyped                                                                                                                                                                    ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                                                                                                                    ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                                                                                                                    ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                                                                                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                                                                                                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                                                                                                                    ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                                                                                                                                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                                                                                                                    ;
+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult1 ;
+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                                                                                                                       ;
+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                                                                                                             ;
; LPM_WIDTHA                                     ; 6          ; Untyped                                                                                                                                                                    ;
; LPM_WIDTHB                                     ; 8          ; Untyped                                                                                                                                                                    ;
; LPM_WIDTHP                                     ; 14         ; Untyped                                                                                                                                                                    ;
; LPM_WIDTHR                                     ; 14         ; Untyped                                                                                                                                                                    ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                                                                                                                    ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                                                                                                                                                                    ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                                                                                                                    ;
; LATENCY                                        ; 0          ; Untyped                                                                                                                                                                    ;
; INPUT_A_IS_CONSTANT                            ; YES        ; Untyped                                                                                                                                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                                                                                                                                    ;
; USE_EAB                                        ; OFF        ; Untyped                                                                                                                                                                    ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                                                                                                                    ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                                                                                                                    ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                                                                                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                                                                                                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                                                                                                                    ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                                                                                                                                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                                                                                                                    ;
+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult0 ;
+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                                                                                                                       ;
+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                                                                                                             ;
; LPM_WIDTHA                                     ; 6          ; Untyped                                                                                                                                                                    ;
; LPM_WIDTHB                                     ; 8          ; Untyped                                                                                                                                                                    ;
; LPM_WIDTHP                                     ; 14         ; Untyped                                                                                                                                                                    ;
; LPM_WIDTHR                                     ; 14         ; Untyped                                                                                                                                                                    ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                                                                                                                    ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                                                                                                                                                                    ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                                                                                                                    ;
; LATENCY                                        ; 0          ; Untyped                                                                                                                                                                    ;
; INPUT_A_IS_CONSTANT                            ; YES        ; Untyped                                                                                                                                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                                                                                                                                    ;
; USE_EAB                                        ; OFF        ; Untyped                                                                                                                                                                    ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                                                                                                                    ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                                                                                                                    ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                                                                                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                                                                                                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                                                                                                                    ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                                                                                                                                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                                                                                                                    ;
+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult3 ;
+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                                                                                                                      ;
+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                                                                                                            ;
; LPM_WIDTHA                                     ; 5          ; Untyped                                                                                                                                                                   ;
; LPM_WIDTHB                                     ; 8          ; Untyped                                                                                                                                                                   ;
; LPM_WIDTHP                                     ; 13         ; Untyped                                                                                                                                                                   ;
; LPM_WIDTHR                                     ; 13         ; Untyped                                                                                                                                                                   ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                                                                                                                   ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                                                                                                                                                                   ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                                                                                                                   ;
; LATENCY                                        ; 0          ; Untyped                                                                                                                                                                   ;
; INPUT_A_IS_CONSTANT                            ; YES        ; Untyped                                                                                                                                                                   ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                                                                                                                                   ;
; USE_EAB                                        ; OFF        ; Untyped                                                                                                                                                                   ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                                                                                                                   ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                                                                                                                   ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                                                                                                                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                                                                                                                       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                                                                                                                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                                                                                                                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                                                                                                                   ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                                                                                                                                                                   ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                                                                   ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                                                                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                                                                                                                   ;
+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult2 ;
+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                                                                                                                      ;
+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                                                                                                            ;
; LPM_WIDTHA                                     ; 5          ; Untyped                                                                                                                                                                   ;
; LPM_WIDTHB                                     ; 8          ; Untyped                                                                                                                                                                   ;
; LPM_WIDTHP                                     ; 13         ; Untyped                                                                                                                                                                   ;
; LPM_WIDTHR                                     ; 13         ; Untyped                                                                                                                                                                   ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                                                                                                                   ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                                                                                                                                                                   ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                                                                                                                   ;
; LATENCY                                        ; 0          ; Untyped                                                                                                                                                                   ;
; INPUT_A_IS_CONSTANT                            ; YES        ; Untyped                                                                                                                                                                   ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                                                                                                                                   ;
; USE_EAB                                        ; OFF        ; Untyped                                                                                                                                                                   ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                                                                                                                   ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                                                                                                                   ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                                                                                                                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                                                                                                                       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                                                                                                                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                                                                                                                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                                                                                                                   ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                                                                                                                                                                   ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                                                                   ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                                                                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                                                                                                                   ;
+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult1 ;
+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                                                                                                                      ;
+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                                                                                                            ;
; LPM_WIDTHA                                     ; 5          ; Untyped                                                                                                                                                                   ;
; LPM_WIDTHB                                     ; 8          ; Untyped                                                                                                                                                                   ;
; LPM_WIDTHP                                     ; 13         ; Untyped                                                                                                                                                                   ;
; LPM_WIDTHR                                     ; 13         ; Untyped                                                                                                                                                                   ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                                                                                                                   ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                                                                                                                                                                   ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                                                                                                                   ;
; LATENCY                                        ; 0          ; Untyped                                                                                                                                                                   ;
; INPUT_A_IS_CONSTANT                            ; YES        ; Untyped                                                                                                                                                                   ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                                                                                                                                   ;
; USE_EAB                                        ; OFF        ; Untyped                                                                                                                                                                   ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                                                                                                                   ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                                                                                                                   ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                                                                                                                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                                                                                                                       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                                                                                                                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                                                                                                                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                                                                                                                   ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                                                                                                                                                                   ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                                                                   ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                                                                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                                                                                                                   ;
+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult0 ;
+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                                                                                                                      ;
+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                                                                                                            ;
; LPM_WIDTHA                                     ; 4          ; Untyped                                                                                                                                                                   ;
; LPM_WIDTHB                                     ; 9          ; Untyped                                                                                                                                                                   ;
; LPM_WIDTHP                                     ; 13         ; Untyped                                                                                                                                                                   ;
; LPM_WIDTHR                                     ; 13         ; Untyped                                                                                                                                                                   ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                                                                                                                   ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                                                                                                                                                   ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                                                                                                                   ;
; LATENCY                                        ; 0          ; Untyped                                                                                                                                                                   ;
; INPUT_A_IS_CONSTANT                            ; YES        ; Untyped                                                                                                                                                                   ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                                                                                                                                   ;
; USE_EAB                                        ; OFF        ; Untyped                                                                                                                                                                   ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                                                                                                                   ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                                                                                                                   ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                                                                                                                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                                                                                                                       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                                                                                                                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                                                                                                                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                                                                                                                   ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                                                                                                                                                                   ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                                                                   ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                                                                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                                                                                                                   ;
+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                    ;
+----------------------------+------------------------------------+
; Name                       ; Value                              ;
+----------------------------+------------------------------------+
; Number of entity instances ; 1                                  ;
; Entity Instance            ; FIFO:inst8|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                         ;
;     -- LPM_WIDTH           ; 8                                  ;
;     -- LPM_NUMWORDS        ; 2048                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                ;
;     -- USE_EAB             ; ON                                 ;
+----------------------------+------------------------------------+


+-------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                      ;
+-------------------------------+-----------------------------------+
; Name                          ; Value                             ;
+-------------------------------+-----------------------------------+
; Number of entity instances    ; 1                                 ;
; Entity Instance               ; PLL:inst2|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                            ;
;     -- PLL_TYPE               ; AUTO                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 37037                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                 ;
+-------------------------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                              ;
+-------------------------------------------+-----------------------------------------------------------------------------------+
; Name                                      ; Value                                                                             ;
+-------------------------------------------+-----------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                 ;
; Entity Instance                           ; fft_conv_pwm:inst3|FFT_DATA_RAM:FFT_DATA_RAM_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                 ;
;     -- NUMWORDS_A                         ; 1024                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                      ;
;     -- WIDTH_B                            ; 8                                                                                 ;
;     -- NUMWORDS_B                         ; 1024                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                            ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                         ;
+-------------------------------------------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                                                                                                  ;
+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                                                                                                   ;
+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 20                                                                                                                                                                                      ;
; Entity Instance                       ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 5                                                                                                                                                                                       ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                                                                       ;
;     -- LPM_WIDTHP                     ; 13                                                                                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                                                                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                      ;
; Entity Instance                       ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 6                                                                                                                                                                                       ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                                                                       ;
;     -- LPM_WIDTHP                     ; 14                                                                                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                                                                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                      ;
; Entity Instance                       ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 4                                                                                                                                                                                       ;
;     -- LPM_WIDTHB                     ; 9                                                                                                                                                                                       ;
;     -- LPM_WIDTHP                     ; 13                                                                                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                                                                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                      ;
; Entity Instance                       ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 5                                                                                                                                                                                       ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                                                                       ;
;     -- LPM_WIDTHP                     ; 13                                                                                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                                                                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                      ;
; Entity Instance                       ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 7                                                                                                                                                                                       ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                                                                       ;
;     -- LPM_WIDTHP                     ; 15                                                                                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                                                                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                      ;
; Entity Instance                       ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 7                                                                                                                                                                                       ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                                                                       ;
;     -- LPM_WIDTHP                     ; 15                                                                                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                                                                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                      ;
; Entity Instance                       ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 6                                                                                                                                                                                       ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                                                                       ;
;     -- LPM_WIDTHP                     ; 14                                                                                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                                                                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                      ;
; Entity Instance                       ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 6                                                                                                                                                                                       ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                                                                       ;
;     -- LPM_WIDTHP                     ; 14                                                                                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                                                                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                      ;
; Entity Instance                       ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 7                                                                                                                                                                                       ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                                                                       ;
;     -- LPM_WIDTHP                     ; 15                                                                                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                                                                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                      ;
; Entity Instance                       ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 7                                                                                                                                                                                       ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                                                                       ;
;     -- LPM_WIDTHP                     ; 15                                                                                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                                                                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                      ;
; Entity Instance                       ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 7                                                                                                                                                                                       ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                                                                       ;
;     -- LPM_WIDTHP                     ; 15                                                                                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                                                                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                      ;
; Entity Instance                       ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 7                                                                                                                                                                                       ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                                                                       ;
;     -- LPM_WIDTHP                     ; 15                                                                                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                                                                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                      ;
; Entity Instance                       ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 7                                                                                                                                                                                       ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                                                                       ;
;     -- LPM_WIDTHP                     ; 15                                                                                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                                                                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                      ;
; Entity Instance                       ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 7                                                                                                                                                                                       ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                                                                       ;
;     -- LPM_WIDTHP                     ; 15                                                                                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                                                                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                      ;
; Entity Instance                       ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 6                                                                                                                                                                                       ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                                                                       ;
;     -- LPM_WIDTHP                     ; 14                                                                                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                                                                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                      ;
; Entity Instance                       ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 6                                                                                                                                                                                       ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                                                                       ;
;     -- LPM_WIDTHP                     ; 14                                                                                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                                                                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                      ;
; Entity Instance                       ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult3  ;
;     -- LPM_WIDTHA                     ; 5                                                                                                                                                                                       ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                                                                       ;
;     -- LPM_WIDTHP                     ; 13                                                                                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                                                                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                      ;
; Entity Instance                       ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult2  ;
;     -- LPM_WIDTHA                     ; 5                                                                                                                                                                                       ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                                                                       ;
;     -- LPM_WIDTHP                     ; 13                                                                                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                                                                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                      ;
; Entity Instance                       ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult1  ;
;     -- LPM_WIDTHA                     ; 5                                                                                                                                                                                       ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                                                                       ;
;     -- LPM_WIDTHP                     ; 13                                                                                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                                                                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                      ;
; Entity Instance                       ; wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult0  ;
;     -- LPM_WIDTHA                     ; 4                                                                                                                                                                                       ;
;     -- LPM_WIDTHB                     ; 9                                                                                                                                                                                       ;
;     -- LPM_WIDTHP                     ; 13                                                                                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                                                                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                      ;
+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut" ;
+--------------+-------+----------+------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                              ;
+--------------+-------+----------+------------------------------------------------------+
; inverse      ; Input ; Info     ; Stuck at GND                                         ;
; sink_error   ; Input ; Info     ; Stuck at GND                                         ;
; source_ready ; Input ; Info     ; Stuck at VCC                                         ;
+--------------+-------+----------+------------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "fft_fifo_design:inst1|fft_control:fft_control" ;
+--------------+--------+----------+----------------------------------------+
; Port         ; Type   ; Severity ; Details                                ;
+--------------+--------+----------+----------------------------------------+
; source_sop   ; Output ; Info     ; Explicitly unconnected                 ;
; source_eop   ; Output ; Info     ; Explicitly unconnected                 ;
; source_exp   ; Output ; Info     ; Explicitly unconnected                 ;
; sink_ready   ; Output ; Info     ; Explicitly unconnected                 ;
; source_error ; Output ; Info     ; Explicitly unconnected                 ;
+--------------+--------+----------+----------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "fft_conv_pwm:inst3|FFT_DATA_RAM:FFT_DATA_RAM_inst" ;
+------+-------+----------+-----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                             ;
+------+-------+----------+-----------------------------------------------------+
; wren ; Input ; Info     ; Stuck at VCC                                        ;
+------+-------+----------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wave_test_GN:inst12|alt_dspbuilder_cast_GNCE6X6QKU:cast20|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; r[36..18] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast0|alt_dspbuilder_SBF:Outputi" ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                    ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; xin[8] ; Input ; Info     ; Stuck at GND                                                                                                                               ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_3_1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                        ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; seq_sclr ; Input ; Info     ; Stuck at GND                                                                                                                                                                   ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_2_2" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                        ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; datab    ; Input ; Info     ; Stuck at GND                                                                                                                                                                   ;
; seq_sclr ; Input ; Info     ; Stuck at GND                                                                                                                                                                   ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_2_1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                        ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; seq_sclr ; Input ; Info     ; Stuck at GND                                                                                                                                                                   ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_1_3" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                        ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; datab    ; Input ; Info     ; Stuck at GND                                                                                                                                                                   ;
; seq_sclr ; Input ; Info     ; Stuck at GND                                                                                                                                                                   ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_1_2" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                        ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; seq_sclr ; Input ; Info     ; Stuck at GND                                                                                                                                                                   ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_1_1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                        ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; seq_sclr ; Input ; Info     ; Stuck at GND                                                                                                                                                                   ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor" ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                    ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; user_aclr ; Input ; Info     ; Stuck at GND                                                                                                                               ;
; ena       ; Input ; Info     ; Stuck at VCC                                                                                                                               ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sclr ; Input ; Info     ; Stuck at GND                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1" ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                      ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+
; user_aclr ; Input ; Info     ; Stuck at GND                                                                                                                 ;
; ena       ; Input ; Info     ; Stuck at VCC                                                                                                                 ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                   ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sclr ; Input ; Info     ; Stuck at GND                                                                                                                                                              ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add" ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                     ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; user_aclr ; Input ; Info     ; Stuck at GND                                                                                                                ;
; ena       ; Input ; Info     ; Stuck at VCC                                                                                                                ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sclr ; Input ; Info     ; Stuck at GND                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4" ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                      ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+
; user_aclr ; Input ; Info     ; Stuck at GND                                                                                                                 ;
; ena       ; Input ; Info     ; Stuck at VCC                                                                                                                 ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sclr ; Input ; Info     ; Stuck at GND                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3" ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                      ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+
; user_aclr ; Input ; Info     ; Stuck at GND                                                                                                                 ;
; ena       ; Input ; Info     ; Stuck at VCC                                                                                                                 ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sclr ; Input ; Info     ; Stuck at GND                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2" ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                      ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+
; user_aclr ; Input ; Info     ; Stuck at GND                                                                                                                 ;
; ena       ; Input ; Info     ; Stuck at VCC                                                                                                                 ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wave_test_GN:inst12|alt_dspbuilder_cast_GNVRAAIRT2:Bus_Conversion|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                     ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; r[9..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi" ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                            ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------+
; user_aclr ; Input  ; Info     ; Stuck at GND                                                                                       ;
; shiftout  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps"                     ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; sclr     ; Input  ; Info     ; Stuck at GND                                                                        ;
; ena      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; shiftout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 34                  ; 34               ; 4096         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:13     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+---------------+-----------+----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                    ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                                                                                                                                                          ; Details ;
+-----------------------------------------+---------------+-----------+----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; clk_gen_sample_rate:inst11|clk_samp_rat ; pre-synthesis ; connected ; Top            ; post-synthesis    ; clk_gen_sample_rate:inst11|clk_samp_rat                                                                                                                                                                    ; N/A     ;
; fft_fifo_design:inst1|fft_out_cnt[0]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fft_fifo_design:inst1|fft_out_cnt[0]                                                                                                                                                                       ; N/A     ;
; fft_fifo_design:inst1|fft_out_cnt[0]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fft_fifo_design:inst1|fft_out_cnt[0]                                                                                                                                                                       ; N/A     ;
; fft_fifo_design:inst1|fft_out_cnt[1]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fft_fifo_design:inst1|fft_out_cnt[1]                                                                                                                                                                       ; N/A     ;
; fft_fifo_design:inst1|fft_out_cnt[1]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fft_fifo_design:inst1|fft_out_cnt[1]                                                                                                                                                                       ; N/A     ;
; fft_fifo_design:inst1|fft_out_cnt[2]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fft_fifo_design:inst1|fft_out_cnt[2]                                                                                                                                                                       ; N/A     ;
; fft_fifo_design:inst1|fft_out_cnt[2]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fft_fifo_design:inst1|fft_out_cnt[2]                                                                                                                                                                       ; N/A     ;
; fft_fifo_design:inst1|fft_out_cnt[3]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fft_fifo_design:inst1|fft_out_cnt[3]                                                                                                                                                                       ; N/A     ;
; fft_fifo_design:inst1|fft_out_cnt[3]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fft_fifo_design:inst1|fft_out_cnt[3]                                                                                                                                                                       ; N/A     ;
; fft_fifo_design:inst1|fft_out_cnt[4]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fft_fifo_design:inst1|fft_out_cnt[4]                                                                                                                                                                       ; N/A     ;
; fft_fifo_design:inst1|fft_out_cnt[4]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fft_fifo_design:inst1|fft_out_cnt[4]                                                                                                                                                                       ; N/A     ;
; fft_fifo_design:inst1|fft_out_cnt[5]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fft_fifo_design:inst1|fft_out_cnt[5]                                                                                                                                                                       ; N/A     ;
; fft_fifo_design:inst1|fft_out_cnt[5]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fft_fifo_design:inst1|fft_out_cnt[5]                                                                                                                                                                       ; N/A     ;
; fft_fifo_design:inst1|fft_out_cnt[6]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fft_fifo_design:inst1|fft_out_cnt[6]                                                                                                                                                                       ; N/A     ;
; fft_fifo_design:inst1|fft_out_cnt[6]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fft_fifo_design:inst1|fft_out_cnt[6]                                                                                                                                                                       ; N/A     ;
; fft_fifo_design:inst1|fft_out_cnt[7]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fft_fifo_design:inst1|fft_out_cnt[7]                                                                                                                                                                       ; N/A     ;
; fft_fifo_design:inst1|fft_out_cnt[7]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fft_fifo_design:inst1|fft_out_cnt[7]                                                                                                                                                                       ; N/A     ;
; fft_fifo_design:inst1|fft_out_cnt[8]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fft_fifo_design:inst1|fft_out_cnt[8]                                                                                                                                                                       ; N/A     ;
; fft_fifo_design:inst1|fft_out_cnt[8]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fft_fifo_design:inst1|fft_out_cnt[8]                                                                                                                                                                       ; N/A     ;
; fft_fifo_design:inst1|fft_out_cnt[9]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fft_fifo_design:inst1|fft_out_cnt[9]                                                                                                                                                                       ; N/A     ;
; fft_fifo_design:inst1|fft_out_cnt[9]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fft_fifo_design:inst1|fft_out_cnt[9]                                                                                                                                                                       ; N/A     ;
; fft_fifo_design:inst1|source_real[0]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[14] ; N/A     ;
; fft_fifo_design:inst1|source_real[0]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[14] ; N/A     ;
; fft_fifo_design:inst1|source_real[1]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[15] ; N/A     ;
; fft_fifo_design:inst1|source_real[1]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[15] ; N/A     ;
; fft_fifo_design:inst1|source_real[2]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[16] ; N/A     ;
; fft_fifo_design:inst1|source_real[2]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[16] ; N/A     ;
; fft_fifo_design:inst1|source_real[3]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[17] ; N/A     ;
; fft_fifo_design:inst1|source_real[3]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[17] ; N/A     ;
; fft_fifo_design:inst1|source_real[4]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[18] ; N/A     ;
; fft_fifo_design:inst1|source_real[4]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[18] ; N/A     ;
; fft_fifo_design:inst1|source_real[5]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[19] ; N/A     ;
; fft_fifo_design:inst1|source_real[5]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[19] ; N/A     ;
; fft_fifo_design:inst1|source_real[6]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[20] ; N/A     ;
; fft_fifo_design:inst1|source_real[6]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[20] ; N/A     ;
; fft_fifo_design:inst1|source_real[7]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[21] ; N/A     ;
; fft_fifo_design:inst1|source_real[7]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[21] ; N/A     ;
; wave_test_GN:inst12|Input[0]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated|altsyncram_vmu:fifo_ram|altsyncram_abc1:altsyncram18|q_a[0]                                                                                  ; N/A     ;
; wave_test_GN:inst12|Input[0]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated|altsyncram_vmu:fifo_ram|altsyncram_abc1:altsyncram18|q_a[0]                                                                                  ; N/A     ;
; wave_test_GN:inst12|Input[1]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated|altsyncram_vmu:fifo_ram|altsyncram_abc1:altsyncram18|q_a[1]                                                                                  ; N/A     ;
; wave_test_GN:inst12|Input[1]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated|altsyncram_vmu:fifo_ram|altsyncram_abc1:altsyncram18|q_a[1]                                                                                  ; N/A     ;
; wave_test_GN:inst12|Input[2]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated|altsyncram_vmu:fifo_ram|altsyncram_abc1:altsyncram18|q_a[2]                                                                                  ; N/A     ;
; wave_test_GN:inst12|Input[2]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated|altsyncram_vmu:fifo_ram|altsyncram_abc1:altsyncram18|q_a[2]                                                                                  ; N/A     ;
; wave_test_GN:inst12|Input[3]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated|altsyncram_vmu:fifo_ram|altsyncram_abc1:altsyncram18|q_a[3]                                                                                  ; N/A     ;
; wave_test_GN:inst12|Input[3]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated|altsyncram_vmu:fifo_ram|altsyncram_abc1:altsyncram18|q_a[3]                                                                                  ; N/A     ;
; wave_test_GN:inst12|Input[4]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated|altsyncram_vmu:fifo_ram|altsyncram_abc1:altsyncram18|q_a[4]                                                                                  ; N/A     ;
; wave_test_GN:inst12|Input[4]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated|altsyncram_vmu:fifo_ram|altsyncram_abc1:altsyncram18|q_a[4]                                                                                  ; N/A     ;
; wave_test_GN:inst12|Input[5]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated|altsyncram_vmu:fifo_ram|altsyncram_abc1:altsyncram18|q_a[5]                                                                                  ; N/A     ;
; wave_test_GN:inst12|Input[5]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated|altsyncram_vmu:fifo_ram|altsyncram_abc1:altsyncram18|q_a[5]                                                                                  ; N/A     ;
; wave_test_GN:inst12|Input[6]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated|altsyncram_vmu:fifo_ram|altsyncram_abc1:altsyncram18|q_a[6]                                                                                  ; N/A     ;
; wave_test_GN:inst12|Input[6]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated|altsyncram_vmu:fifo_ram|altsyncram_abc1:altsyncram18|q_a[6]                                                                                  ; N/A     ;
; wave_test_GN:inst12|Input[7]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated|altsyncram_vmu:fifo_ram|altsyncram_abc1:altsyncram18|q_a[7]                                                                                  ; N/A     ;
; wave_test_GN:inst12|Input[7]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated|altsyncram_vmu:fifo_ram|altsyncram_abc1:altsyncram18|q_a[7]                                                                                  ; N/A     ;
; wave_test_GN:inst12|Output[0]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_test_GN:inst12|alt_dspbuilder_signaltapnode_GNHKA4BCYW:SignalTap_II_Node2|alt_dspbuilder_signaltapbit:dspbsignaltap_ni7zl_2_b0|lcell_inst1                                                            ; N/A     ;
; wave_test_GN:inst12|Output[0]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_test_GN:inst12|alt_dspbuilder_signaltapnode_GNHKA4BCYW:SignalTap_II_Node2|alt_dspbuilder_signaltapbit:dspbsignaltap_ni7zl_2_b0|lcell_inst1                                                            ; N/A     ;
; wave_test_GN:inst12|Output[1]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_test_GN:inst12|alt_dspbuilder_signaltapnode_GNHKA4BCYW:SignalTap_II_Node2|alt_dspbuilder_signaltapbit:dspbsignaltap_ni7zl_2_b1|lcell_inst1                                                            ; N/A     ;
; wave_test_GN:inst12|Output[1]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_test_GN:inst12|alt_dspbuilder_signaltapnode_GNHKA4BCYW:SignalTap_II_Node2|alt_dspbuilder_signaltapbit:dspbsignaltap_ni7zl_2_b1|lcell_inst1                                                            ; N/A     ;
; wave_test_GN:inst12|Output[2]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_test_GN:inst12|alt_dspbuilder_signaltapnode_GNHKA4BCYW:SignalTap_II_Node2|alt_dspbuilder_signaltapbit:dspbsignaltap_ni7zl_2_b2|lcell_inst1                                                            ; N/A     ;
; wave_test_GN:inst12|Output[2]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_test_GN:inst12|alt_dspbuilder_signaltapnode_GNHKA4BCYW:SignalTap_II_Node2|alt_dspbuilder_signaltapbit:dspbsignaltap_ni7zl_2_b2|lcell_inst1                                                            ; N/A     ;
; wave_test_GN:inst12|Output[3]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_test_GN:inst12|alt_dspbuilder_signaltapnode_GNHKA4BCYW:SignalTap_II_Node2|alt_dspbuilder_signaltapbit:dspbsignaltap_ni7zl_2_b3|lcell_inst1                                                            ; N/A     ;
; wave_test_GN:inst12|Output[3]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_test_GN:inst12|alt_dspbuilder_signaltapnode_GNHKA4BCYW:SignalTap_II_Node2|alt_dspbuilder_signaltapbit:dspbsignaltap_ni7zl_2_b3|lcell_inst1                                                            ; N/A     ;
; wave_test_GN:inst12|Output[4]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_test_GN:inst12|alt_dspbuilder_signaltapnode_GNHKA4BCYW:SignalTap_II_Node2|alt_dspbuilder_signaltapbit:dspbsignaltap_ni7zl_2_b4|lcell_inst1                                                            ; N/A     ;
; wave_test_GN:inst12|Output[4]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_test_GN:inst12|alt_dspbuilder_signaltapnode_GNHKA4BCYW:SignalTap_II_Node2|alt_dspbuilder_signaltapbit:dspbsignaltap_ni7zl_2_b4|lcell_inst1                                                            ; N/A     ;
; wave_test_GN:inst12|Output[5]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_test_GN:inst12|alt_dspbuilder_signaltapnode_GNHKA4BCYW:SignalTap_II_Node2|alt_dspbuilder_signaltapbit:dspbsignaltap_ni7zl_2_b5|lcell_inst1                                                            ; N/A     ;
; wave_test_GN:inst12|Output[5]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_test_GN:inst12|alt_dspbuilder_signaltapnode_GNHKA4BCYW:SignalTap_II_Node2|alt_dspbuilder_signaltapbit:dspbsignaltap_ni7zl_2_b5|lcell_inst1                                                            ; N/A     ;
; wave_test_GN:inst12|Output[6]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_test_GN:inst12|alt_dspbuilder_signaltapnode_GNHKA4BCYW:SignalTap_II_Node2|alt_dspbuilder_signaltapbit:dspbsignaltap_ni7zl_2_b6|lcell_inst1                                                            ; N/A     ;
; wave_test_GN:inst12|Output[6]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_test_GN:inst12|alt_dspbuilder_signaltapnode_GNHKA4BCYW:SignalTap_II_Node2|alt_dspbuilder_signaltapbit:dspbsignaltap_ni7zl_2_b6|lcell_inst1                                                            ; N/A     ;
; wave_test_GN:inst12|Output[7]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_test_GN:inst12|alt_dspbuilder_signaltapnode_GNHKA4BCYW:SignalTap_II_Node2|alt_dspbuilder_signaltapbit:dspbsignaltap_ni7zl_2_b7|lcell_inst1                                                            ; N/A     ;
; wave_test_GN:inst12|Output[7]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_test_GN:inst12|alt_dspbuilder_signaltapnode_GNHKA4BCYW:SignalTap_II_Node2|alt_dspbuilder_signaltapbit:dspbsignaltap_ni7zl_2_b7|lcell_inst1                                                            ; N/A     ;
+-----------------------------------------+---------------+-----------+----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Full Version
    Info: Processing started: Mon Jun 02 10:38:04 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off fft_t -c fft_t
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file filter_50_1_4/filter_50_1_4_gn.vhd
    Info (12022): Found design unit 1: filter_50_1_4_GN-rtl
    Info (12023): Found entity 1: filter_50_1_4_GN
Info (12021): Found 2 design units, including 1 entities, in source file filter_50_1_4/filter_50_1_4_gn_filter_50_1_4_subsystem.vhd
    Info (12022): Found design unit 1: filter_50_1_4_GN_filter_50_1_4_Subsystem-rtl
    Info (12023): Found entity 1: filter_50_1_4_GN_filter_50_1_4_Subsystem
Info (12021): Found 2 design units, including 1 entities, in source file filter_50_1_4/alt_dspbuilder_cast_gnrcc4iv32.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_cast_GNRCC4IV32-rtl
    Info (12023): Found entity 1: alt_dspbuilder_cast_GNRCC4IV32
Info (12021): Found 2 design units, including 1 entities, in source file filter_50_1_4/alt_dspbuilder_sbf.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_SBF-SBF_SYNTH
    Info (12023): Found entity 1: alt_dspbuilder_SBF
Info (12021): Found 2 design units, including 1 entities, in source file filter_50_1_4/alt_dspbuilder_asat.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_ASAT-ASAT_SYNTH
    Info (12023): Found entity 1: alt_dspbuilder_ASAT
Info (12021): Found 2 design units, including 1 entities, in source file filter_50_1_4/alt_dspbuilder_saltrpropagate.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_sAltrPropagate-sAltrPropagate_Synth
    Info (12023): Found entity 1: alt_dspbuilder_sAltrPropagate
Info (12021): Found 2 design units, including 1 entities, in source file filter_50_1_4/alt_dspbuilder_around.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_AROUND-AROUND_SYNTH
    Info (12023): Found entity 1: alt_dspbuilder_AROUND
Info (12021): Found 2 design units, including 1 entities, in source file filter_50_1_4/alt_dspbuilder_cast_gnt75ckw5g.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_cast_GNT75CKW5G-rtl
    Info (12023): Found entity 1: alt_dspbuilder_cast_GNT75CKW5G
Info (12021): Found 2 design units, including 1 entities, in source file filter_50_1_4/alt_dspbuilder_cast_gnyxw7shld.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_cast_GNYXW7SHLD-rtl
    Info (12023): Found entity 1: alt_dspbuilder_cast_GNYXW7SHLD
Info (12021): Found 2 design units, including 1 entities, in source file filter_50_1_4/alt_dspbuilder_clock_gnf343oquj.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_clock_GNF343OQUJ-rtl
    Info (12023): Found entity 1: alt_dspbuilder_clock_GNF343OQUJ
Info (12021): Found 2 design units, including 1 entities, in source file filter_50_1_4/alt_dspbuilder_clock_gnqfu4pudh.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_clock_GNQFU4PUDH-rtl
    Info (12023): Found entity 1: alt_dspbuilder_clock_GNQFU4PUDH
Info (12021): Found 2 design units, including 1 entities, in source file filter_50_1_4/alt_dspbuilder_gnd_gn.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_gnd_GN-rtl
    Info (12023): Found entity 1: alt_dspbuilder_gnd_GN
Info (12021): Found 2 design units, including 1 entities, in source file filter_50_1_4/alt_dspbuilder_multiply_add_gncewiyg43.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_multiply_add_GNCEWIYG43-rtl
    Info (12023): Found entity 1: alt_dspbuilder_multiply_add_GNCEWIYG43
Info (12021): Found 2 design units, including 1 entities, in source file filter_50_1_4/alt_dspbuilder_smultaltr.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_sMultAltr-synth
    Info (12023): Found entity 1: alt_dspbuilder_sMultAltr
Info (12021): Found 2 design units, including 1 entities, in source file filter_50_1_4/alt_dspbuilder_altmultconst.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_AltMultConst-AltMultConst_synth
    Info (12023): Found entity 1: alt_dspbuilder_AltMultConst
Info (12021): Found 2 design units, including 1 entities, in source file filter_50_1_4/alt_dspbuilder_multadd.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_MultAdd-MultAdd_synth
    Info (12023): Found entity 1: alt_dspbuilder_MultAdd
Info (12021): Found 2 design units, including 1 entities, in source file filter_50_1_4/alt_dspbuilder_multaddmf.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_MultAddMF-MultAddMF_synth
    Info (12023): Found entity 1: alt_dspbuilder_MultAddMF
Info (12021): Found 2 design units, including 1 entities, in source file filter_50_1_4/alt_dspbuilder_multiply_add_gnek5htijv.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_multiply_add_GNEK5HTIJV-rtl
    Info (12023): Found entity 1: alt_dspbuilder_multiply_add_GNEK5HTIJV
Info (12021): Found 2 design units, including 1 entities, in source file filter_50_1_4/alt_dspbuilder_multiply_add_gnkcgs47p2.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_multiply_add_GNKCGS47P2-rtl
    Info (12023): Found entity 1: alt_dspbuilder_multiply_add_GNKCGS47P2
Info (12021): Found 2 design units, including 1 entities, in source file filter_50_1_4/alt_dspbuilder_multiply_add_gnqlbnwqef.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_multiply_add_GNQLBNWQEF-rtl
    Info (12023): Found entity 1: alt_dspbuilder_multiply_add_GNQLBNWQEF
Info (12021): Found 2 design units, including 1 entities, in source file filter_50_1_4/alt_dspbuilder_multiply_add_gnqu5cja2z.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_multiply_add_GNQU5CJA2Z-rtl
    Info (12023): Found entity 1: alt_dspbuilder_multiply_add_GNQU5CJA2Z
Info (12021): Found 2 design units, including 1 entities, in source file filter_50_1_4/alt_dspbuilder_parallel_adder_gnl6tiqj2f.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_parallel_adder_GNL6TIQJ2F-rtl
    Info (12023): Found entity 1: alt_dspbuilder_parallel_adder_GNL6TIQJ2F
Info (12021): Found 2 design units, including 1 entities, in source file filter_50_1_4/alt_dspbuilder_saddersub.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_SAdderSub-a_SAdderSub
    Info (12023): Found entity 1: alt_dspbuilder_SAdderSub
Info (12021): Found 2 design units, including 1 entities, in source file filter_50_1_4/alt_dspbuilder_saltrbitpropagate.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_sAltrBitPropagate-sAltrBitPropagate_Synth
    Info (12023): Found entity 1: alt_dspbuilder_sAltrBitPropagate
Info (12021): Found 2 design units, including 1 entities, in source file filter_50_1_4/alt_dspbuilder_vecseq.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_vecseq-seq_SYNTH
    Info (12023): Found entity 1: alt_dspbuilder_vecseq
Info (12021): Found 2 design units, including 1 entities, in source file filter_50_1_4/alt_dspbuilder_port_gna5s4sqdn.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_port_GNA5S4SQDN-rtl
    Info (12023): Found entity 1: alt_dspbuilder_port_GNA5S4SQDN
Info (12021): Found 2 design units, including 1 entities, in source file filter_50_1_4/alt_dspbuilder_port_gnhzmn3tc3.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_port_GNHZMN3TC3-rtl
    Info (12023): Found entity 1: alt_dspbuilder_port_GNHZMN3TC3
Info (12021): Found 2 design units, including 1 entities, in source file filter_50_1_4/alt_dspbuilder_shifttaps_gnlz4r7uc4.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_shifttaps_GNLZ4R7UC4-rtl
    Info (12023): Found entity 1: alt_dspbuilder_shifttaps_GNLZ4R7UC4
Info (12021): Found 2 design units, including 1 entities, in source file filter_50_1_4/alt_dspbuilder_sshifttap.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_SShiftTap-a
    Info (12023): Found entity 1: alt_dspbuilder_SShiftTap
Info (12021): Found 2 design units, including 1 entities, in source file filter_50_1_4/alt_dspbuilder_vcc_gn.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_vcc_GN-rtl
    Info (12023): Found entity 1: alt_dspbuilder_vcc_GN
Info (12021): Found 2 design units, including 1 entities, in source file filter_50_1_4/alt_dspbuilder_gnd.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_gnd-rtl
    Info (12023): Found entity 1: alt_dspbuilder_gnd
Info (12021): Found 2 design units, including 1 entities, in source file filter_50_1_4/alt_dspbuilder_vcc.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_vcc-rtl
    Info (12023): Found entity 1: alt_dspbuilder_vcc
Info (12021): Found 2 design units, including 1 entities, in source file filter_50_1_4/alt_dspbuilder_clock.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_clock-rtl
    Info (12023): Found entity 1: alt_dspbuilder_clock
Info (12021): Found 2 design units, including 1 entities, in source file filter_50_1_4/filter_50_1_4.vhd
    Info (12022): Found design unit 1: filter_50_1_4-rtl
    Info (12023): Found entity 1: filter_50_1_4
Info (12021): Found 1 design units, including 1 entities, in source file test_point.v
    Info (12023): Found entity 1: test_point
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: PLL
Info (12021): Found 1 design units, including 1 entities, in source file fft_core.v
    Info (12023): Found entity 1: fft_core
Info (12021): Found 2 design units, including 0 entities, in source file fft-library/fft_pack_fft_111.vhd
    Info (12022): Found design unit 1: fft_pack_fft_111
    Info (12022): Found design unit 2: fft_pack_fft_111-body
Info (12021): Found 2 design units, including 0 entities, in source file fft-library/auk_dspip_math_pkg_fft_111.vhd
    Info (12022): Found design unit 1: auk_dspip_math_pkg_fft_111
    Info (12022): Found design unit 2: auk_dspip_math_pkg_fft_111-body
Info (12021): Found 1 design units, including 0 entities, in source file fft-library/auk_dspip_lib_pkg_fft_111.vhd
    Info (12022): Found design unit 1: auk_dspip_lib_pkg_fft_111
Info (12021): Found 2 design units, including 0 entities, in source file fft-library/auk_dspip_text_pkg_fft_111.vhd
    Info (12022): Found design unit 1: auk_dspip_text_pkg_fft_111
    Info (12022): Found design unit 2: auk_dspip_text_pkg_fft_111-body
Info (12021): Found 2 design units, including 1 entities, in source file fft-library/auk_dspip_roundsat_fft_111.vhd
    Info (12022): Found design unit 1: auk_dspip_roundsat_fft_111-beh
    Info (12023): Found entity 1: auk_dspip_roundsat_fft_111
Info (12021): Found 2 design units, including 1 entities, in source file fft-library/auk_dspip_avalon_streaming_source_fft_111.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_source_fft_111-rtl
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_source_fft_111
Info (12021): Found 2 design units, including 1 entities, in source file fft-library/auk_dspip_avalon_streaming_sink_fft_111.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_sink_fft_111-rtl
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_sink_fft_111
Info (12021): Found 2 design units, including 1 entities, in source file fft-library/auk_dspip_avalon_streaming_controller_fft_111.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_controller_fft_111-struct
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_controller_fft_111
Info (12021): Found 2 design units, including 1 entities, in source file fft-library/auk_dspip_fpcompiler_alufp_fft_111.vhd
    Info (12022): Found design unit 1: auk_dspip_fpcompiler_alufp_fft_111-rtl
    Info (12023): Found entity 1: auk_dspip_fpcompiler_alufp_fft_111
Info (12021): Found 2 design units, including 1 entities, in source file fft-library/auk_dspip_fpcompiler_aslf_fft_111.vhd
    Info (12022): Found design unit 1: auk_dspip_fpcompiler_aslf_fft_111-rtl
    Info (12023): Found entity 1: auk_dspip_fpcompiler_aslf_fft_111
Info (12021): Found 2 design units, including 1 entities, in source file fft-library/auk_dspip_fpcompiler_castftox_fft_111.vhd
    Info (12022): Found design unit 1: auk_dspip_fpcompiler_castftox_fft_111-rtl
    Info (12023): Found entity 1: auk_dspip_fpcompiler_castftox_fft_111
Info (12021): Found 2 design units, including 1 entities, in source file fft-library/auk_dspip_fpcompiler_castxtof_fft_111.vhd
    Info (12022): Found design unit 1: auk_dspip_fpcompiler_castxtof_fft_111-rtl
    Info (12023): Found entity 1: auk_dspip_fpcompiler_castxtof_fft_111
Info (12021): Found 2 design units, including 1 entities, in source file fft-library/auk_dspip_fpcompiler_clzf_fft_111.vhd
    Info (12022): Found design unit 1: auk_dspip_fpcompiler_clzf_fft_111-rtl
    Info (12023): Found entity 1: auk_dspip_fpcompiler_clzf_fft_111
Info (12021): Found 2 design units, including 1 entities, in source file fft-library/auk_dspip_fpcompiler_mulfp_fft_111.vhd
    Info (12022): Found design unit 1: auk_dspip_fpcompiler_mulfp_fft_111-rtl
    Info (12023): Found entity 1: auk_dspip_fpcompiler_mulfp_fft_111
Info (12021): Found 1 design units, including 1 entities, in source file fft_t.bdf
    Info (12023): Found entity 1: fft_t
Info (12021): Found 1 design units, including 1 entities, in source file fft_core_tb.v
    Info (12023): Found entity 1: fft_core_tb
Info (12021): Found 1 design units, including 1 entities, in source file fft_contrl.v
    Info (12023): Found entity 1: fft_control
Info (12021): Found 1 design units, including 1 entities, in source file fft_fifo_design.v
    Info (12023): Found entity 1: fft_fifo_design
Info (12021): Found 1 design units, including 1 entities, in source file adc_clk_out.v
    Info (12023): Found entity 1: ADC_CLK_GEN
Info (12021): Found 1 design units, including 1 entities, in source file code_change.v
    Info (12023): Found entity 1: code_change
Info (12021): Found 1 design units, including 1 entities, in source file ifft_control.v
    Info (12023): Found entity 1: ifft_control
Info (12021): Found 1 design units, including 1 entities, in source file ifft_fifo_design.v
    Info (12023): Found entity 1: ifft_fifo_design
Info (12021): Found 1 design units, including 1 entities, in source file fifo.v
    Info (12023): Found entity 1: FIFO
Info (12021): Found 1 design units, including 1 entities, in source file clk_gen.v
    Info (12023): Found entity 1: clk_gen
Info (12021): Found 1 design units, including 1 entities, in source file fifo0.v
    Info (12023): Found entity 1: fifo0
Info (12021): Found 1 design units, including 1 entities, in source file fft_data_ram.v
    Info (12023): Found entity 1: FFT_DATA_RAM
Info (12021): Found 1 design units, including 1 entities, in source file fft_conv_pwm.v
    Info (12023): Found entity 1: fft_conv_pwm
Info (12021): Found 1 design units, including 1 entities, in source file clk_gen_sample_rate.v
    Info (12023): Found entity 1: clk_gen_sample_rate
Info (12021): Found 1 design units, including 1 entities, in source file channel_mux.v
    Info (12023): Found entity 1: channel_MUX
Info (12127): Elaborating entity "fft_t" for the top level hierarchy
Warning (12125): Using design file spi_slave.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: SPI_Slave
Info (12128): Elaborating entity "SPI_Slave" for hierarchy "SPI_Slave:inst5"
Info (12128): Elaborating entity "channel_MUX" for hierarchy "channel_MUX:inst14"
Info (12128): Elaborating entity "FIFO" for hierarchy "FIFO:inst8"
Info (12128): Elaborating entity "dcfifo" for hierarchy "FIFO:inst8|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "FIFO:inst8|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "FIFO:inst8|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "2048"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "11"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "3"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_isg1.tdf
    Info (12023): Found entity 1: dcfifo_isg1
Info (12128): Elaborating entity "dcfifo_isg1" for hierarchy "FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_q96.tdf
    Info (12023): Found entity 1: a_graycounter_q96
Info (12128): Elaborating entity "a_graycounter_q96" for hierarchy "FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated|a_graycounter_q96:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_f2c.tdf
    Info (12023): Found entity 1: a_graycounter_f2c
Info (12128): Elaborating entity "a_graycounter_f2c" for hierarchy "FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated|a_graycounter_f2c:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_g2c.tdf
    Info (12023): Found entity 1: a_graycounter_g2c
Info (12128): Elaborating entity "a_graycounter_g2c" for hierarchy "FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated|a_graycounter_g2c:wrptr_gp"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vmu.tdf
    Info (12023): Found entity 1: altsyncram_vmu
Info (12128): Elaborating entity "altsyncram_vmu" for hierarchy "FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated|altsyncram_vmu:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_abc1.tdf
    Info (12023): Found entity 1: altsyncram_abc1
Info (12128): Elaborating entity "altsyncram_abc1" for hierarchy "FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated|altsyncram_vmu:fifo_ram|altsyncram_abc1:altsyncram18"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_c2e.tdf
    Info (12023): Found entity 1: dffpipe_c2e
Info (12128): Elaborating entity "dffpipe_c2e" for hierarchy "FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated|dffpipe_c2e:rdaclr"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0u7.tdf
    Info (12023): Found entity 1: alt_synch_pipe_0u7
Info (12128): Elaborating entity "alt_synch_pipe_0u7" for hierarchy "FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated|alt_synch_pipe_0u7:rdfull_reg"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qu8.tdf
    Info (12023): Found entity 1: dffpipe_qu8
Info (12128): Elaborating entity "dffpipe_qu8" for hierarchy "FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated|alt_synch_pipe_0u7:rdfull_reg|dffpipe_qu8:dffpipe20"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_kv7.tdf
    Info (12023): Found entity 1: alt_synch_pipe_kv7
Info (12128): Elaborating entity "alt_synch_pipe_kv7" for hierarchy "FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated|alt_synch_pipe_kv7:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_e09.tdf
    Info (12023): Found entity 1: dffpipe_e09
Info (12128): Elaborating entity "dffpipe_e09" for hierarchy "FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe22"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_397.tdf
    Info (12023): Found entity 1: alt_synch_pipe_397
Info (12128): Elaborating entity "alt_synch_pipe_397" for hierarchy "FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated|alt_synch_pipe_397:wrempty_reg"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_t98.tdf
    Info (12023): Found entity 1: dffpipe_t98
Info (12128): Elaborating entity "dffpipe_t98" for hierarchy "FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated|alt_synch_pipe_397:wrempty_reg|dffpipe_t98:dffpipe24"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_lv7.tdf
    Info (12023): Found entity 1: alt_synch_pipe_lv7
Info (12128): Elaborating entity "alt_synch_pipe_lv7" for hierarchy "FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated|alt_synch_pipe_lv7:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_f09.tdf
    Info (12023): Found entity 1: dffpipe_f09
Info (12128): Elaborating entity "dffpipe_f09" for hierarchy "FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_f09:dffpipe26"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_736.tdf
    Info (12023): Found entity 1: cmpr_736
Info (12128): Elaborating entity "cmpr_736" for hierarchy "FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated|cmpr_736:rdempty_eq_comp"
Info (12128): Elaborating entity "clk_gen_sample_rate" for hierarchy "clk_gen_sample_rate:inst11"
Info (12128): Elaborating entity "PLL" for hierarchy "PLL:inst2"
Info (12128): Elaborating entity "altpll" for hierarchy "PLL:inst2|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "PLL:inst2|altpll:altpll_component"
Info (12133): Instantiated megafunction "PLL:inst2|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "9"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "16"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "37037"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
Warning (12125): Using design file wave_test_gn.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: wave_test_GN-rtl
    Info (12023): Found entity 1: wave_test_GN
Info (12128): Elaborating entity "wave_test_GN" for hierarchy "wave_test_GN:inst12"
Warning (12125): Using design file alt_dspbuilder_clock_gndzsp37o7.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: alt_dspbuilder_clock_GNDZSP37O7-rtl
    Info (12023): Found entity 1: alt_dspbuilder_clock_GNDZSP37O7
Info (12128): Elaborating entity "alt_dspbuilder_clock_GNDZSP37O7" for hierarchy "wave_test_GN:inst12|alt_dspbuilder_clock_GNDZSP37O7:Clock_0"
Warning (12125): Using design file alt_dspbuilder_signaltapnode_gnhka4bcyw.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: alt_dspbuilder_signaltapnode_GNHKA4BCYW-rtl
    Info (12023): Found entity 1: alt_dspbuilder_signaltapnode_GNHKA4BCYW
Info (12128): Elaborating entity "alt_dspbuilder_signaltapnode_GNHKA4BCYW" for hierarchy "wave_test_GN:inst12|alt_dspbuilder_signaltapnode_GNHKA4BCYW:SignalTap_II_Node2"
Warning (12125): Using design file alt_dspbuilder_signaltapbit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: alt_dspbuilder_signaltapbit-SYN
    Info (12023): Found entity 1: alt_dspbuilder_signaltapbit
Info (12128): Elaborating entity "alt_dspbuilder_signaltapbit" for hierarchy "wave_test_GN:inst12|alt_dspbuilder_signaltapnode_GNHKA4BCYW:SignalTap_II_Node2|alt_dspbuilder_signaltapbit:dspbsignaltap_ni7zl_2_b0"
Info (12128): Elaborating entity "alt_dspbuilder_shifttaps_GNLZ4R7UC4" for hierarchy "wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps"
Warning (10541): VHDL Signal Declaration warning at alt_dspbuilder_shifttaps_GNLZ4R7UC4.vhd(23): used implicit default value for signal "shiftout" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at alt_dspbuilder_shifttaps_GNLZ4R7UC4.vhd(50): object "reset" assigned a value but never read
Info (12128): Elaborating entity "alt_dspbuilder_SShiftTap" for hierarchy "wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi"
Warning (10036): Verilog HDL or VHDL warning at alt_dspbuilder_SShiftTap.vhd(56): object "sena" assigned a value but never read
Warning (12125): Using design file alt_dspbuilder_port_gnqkrceyrf.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: alt_dspbuilder_port_GNQKRCEYRF-rtl
    Info (12023): Found entity 1: alt_dspbuilder_port_GNQKRCEYRF
Info (12128): Elaborating entity "alt_dspbuilder_port_GNQKRCEYRF" for hierarchy "wave_test_GN:inst12|alt_dspbuilder_port_GNQKRCEYRF:Input_0"
Warning (10296): VHDL warning at alt_dspbuilder_port_gnqkrceyrf.vhd(15): ignored assignment of value to null range
Warning (12125): Using design file alt_dspbuilder_cast_gnvraairt2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: alt_dspbuilder_cast_GNVRAAIRT2-rtl
    Info (12023): Found entity 1: alt_dspbuilder_cast_GNVRAAIRT2
Info (12128): Elaborating entity "alt_dspbuilder_cast_GNVRAAIRT2" for hierarchy "wave_test_GN:inst12|alt_dspbuilder_cast_GNVRAAIRT2:Bus_Conversion"
Info (12128): Elaborating entity "alt_dspbuilder_SBF" for hierarchy "wave_test_GN:inst12|alt_dspbuilder_cast_GNVRAAIRT2:Bus_Conversion|alt_dspbuilder_SBF:Outputi"
Info (12128): Elaborating entity "alt_dspbuilder_sAltrPropagate" for hierarchy "wave_test_GN:inst12|alt_dspbuilder_cast_GNVRAAIRT2:Bus_Conversion|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0"
Warning (12125): Using design file wave_test_gn_wave_test_subsystem.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: wave_test_GN_wave_test_Subsystem-rtl
    Info (12023): Found entity 1: wave_test_GN_wave_test_Subsystem
Info (12128): Elaborating entity "wave_test_GN_wave_test_Subsystem" for hierarchy "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0"
Warning (12125): Using design file alt_dspbuilder_clock_gnu4ym7hgx.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: alt_dspbuilder_clock_GNU4YM7HGX-rtl
    Info (12023): Found entity 1: alt_dspbuilder_clock_GNU4YM7HGX
Info (12128): Elaborating entity "alt_dspbuilder_clock_GNU4YM7HGX" for hierarchy "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_clock_GNU4YM7HGX:Clock_0"
Warning (12125): Using design file alt_dspbuilder_port_gnka4wyh6p.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: alt_dspbuilder_port_GNKA4WYH6P-rtl
    Info (12023): Found entity 1: alt_dspbuilder_port_GNKA4WYH6P
Info (12128): Elaborating entity "alt_dspbuilder_port_GNKA4WYH6P" for hierarchy "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_port_GNKA4WYH6P:In9_0"
Warning (10296): VHDL warning at alt_dspbuilder_port_gnka4wyh6p.vhd(15): ignored assignment of value to null range
Warning (12125): Using design file alt_dspbuilder_port_gnibsh2slz.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: alt_dspbuilder_port_GNIBSH2SLZ-rtl
    Info (12023): Found entity 1: alt_dspbuilder_port_GNIBSH2SLZ
Info (12128): Elaborating entity "alt_dspbuilder_port_GNIBSH2SLZ" for hierarchy "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_port_GNIBSH2SLZ:Out1_0"
Warning (10296): VHDL warning at alt_dspbuilder_port_gnibsh2slz.vhd(15): ignored assignment of value to null range
Info (12128): Elaborating entity "alt_dspbuilder_multiply_add_GNEK5HTIJV" for hierarchy "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2"
Info (12128): Elaborating entity "alt_dspbuilder_AltMultConst" for hierarchy "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi"
Info (12128): Elaborating entity "alt_dspbuilder_multiply_add_GNCEWIYG43" for hierarchy "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3"
Info (12128): Elaborating entity "alt_dspbuilder_AltMultConst" for hierarchy "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi"
Info (12128): Elaborating entity "alt_dspbuilder_multiply_add_GNQU5CJA2Z" for hierarchy "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4"
Info (12128): Elaborating entity "alt_dspbuilder_AltMultConst" for hierarchy "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi"
Info (12128): Elaborating entity "alt_dspbuilder_multiply_add_GNQLBNWQEF" for hierarchy "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add"
Info (12128): Elaborating entity "alt_dspbuilder_AltMultConst" for hierarchy "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi"
Info (12128): Elaborating entity "alt_dspbuilder_multiply_add_GNKCGS47P2" for hierarchy "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1"
Info (12128): Elaborating entity "alt_dspbuilder_AltMultConst" for hierarchy "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi"
Info (12128): Elaborating entity "alt_dspbuilder_parallel_adder_GNL6TIQJ2F" for hierarchy "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor"
Info (12128): Elaborating entity "alt_dspbuilder_SAdderSub" for hierarchy "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_1_1"
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_1_1|LPM_ADD_SUB:\pip:genaa:U0"
Info (12130): Elaborated megafunction instantiation "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_1_1|LPM_ADD_SUB:\pip:genaa:U0"
Info (12133): Instantiated megafunction "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_1_1|LPM_ADD_SUB:\pip:genaa:U0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "35"
    Info (12134): Parameter "LPM_DIRECTION" = "ADD"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_TYPE" = "LPM_ADD_SUB"
    Info (12134): Parameter "LPM_HINT" = "UNUSED"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_gph.tdf
    Info (12023): Found entity 1: add_sub_gph
Info (12128): Elaborating entity "add_sub_gph" for hierarchy "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_1_1|LPM_ADD_SUB:\pip:genaa:U0|add_sub_gph:auto_generated"
Info (12128): Elaborating entity "alt_dspbuilder_SAdderSub" for hierarchy "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_2_1"
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_2_1|LPM_ADD_SUB:\pip:genaa:U0"
Info (12130): Elaborated megafunction instantiation "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_2_1|LPM_ADD_SUB:\pip:genaa:U0"
Info (12133): Instantiated megafunction "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_2_1|LPM_ADD_SUB:\pip:genaa:U0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "36"
    Info (12134): Parameter "LPM_DIRECTION" = "ADD"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_TYPE" = "LPM_ADD_SUB"
    Info (12134): Parameter "LPM_HINT" = "UNUSED"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_hph.tdf
    Info (12023): Found entity 1: add_sub_hph
Info (12128): Elaborating entity "add_sub_hph" for hierarchy "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_2_1|LPM_ADD_SUB:\pip:genaa:U0|add_sub_hph:auto_generated"
Info (12128): Elaborating entity "alt_dspbuilder_SAdderSub" for hierarchy "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_3_1"
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_3_1|LPM_ADD_SUB:\pip:genaa:U0"
Info (12130): Elaborated megafunction instantiation "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_3_1|LPM_ADD_SUB:\pip:genaa:U0"
Info (12133): Instantiated megafunction "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_3_1|LPM_ADD_SUB:\pip:genaa:U0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "37"
    Info (12134): Parameter "LPM_DIRECTION" = "ADD"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_TYPE" = "LPM_ADD_SUB"
    Info (12134): Parameter "LPM_HINT" = "UNUSED"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_iph.tdf
    Info (12023): Found entity 1: add_sub_iph
Info (12128): Elaborating entity "add_sub_iph" for hierarchy "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_3_1|LPM_ADD_SUB:\pip:genaa:U0|add_sub_iph:auto_generated"
Warning (12125): Using design file alt_dspbuilder_cast_gnh6psumcs.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: alt_dspbuilder_cast_GNH6PSUMCS-rtl
    Info (12023): Found entity 1: alt_dspbuilder_cast_GNH6PSUMCS
Info (12128): Elaborating entity "alt_dspbuilder_cast_GNH6PSUMCS" for hierarchy "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast0"
Info (12128): Elaborating entity "alt_dspbuilder_SBF" for hierarchy "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast0|alt_dspbuilder_SBF:Outputi"
Info (12128): Elaborating entity "alt_dspbuilder_sAltrPropagate" for hierarchy "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast0|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0"
Warning (12125): Using design file alt_dspbuilder_port_gnsf2erwe6.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: alt_dspbuilder_port_GNSF2ERWE6-rtl
    Info (12023): Found entity 1: alt_dspbuilder_port_GNSF2ERWE6
Info (12128): Elaborating entity "alt_dspbuilder_port_GNSF2ERWE6" for hierarchy "wave_test_GN:inst12|alt_dspbuilder_port_GNSF2ERWE6:Output_0"
Warning (10296): VHDL warning at alt_dspbuilder_port_gnsf2erwe6.vhd(15): ignored assignment of value to null range
Warning (12125): Using design file alt_dspbuilder_cast_gnce6x6qku.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: alt_dspbuilder_cast_GNCE6X6QKU-rtl
    Info (12023): Found entity 1: alt_dspbuilder_cast_GNCE6X6QKU
Info (12128): Elaborating entity "alt_dspbuilder_cast_GNCE6X6QKU" for hierarchy "wave_test_GN:inst12|alt_dspbuilder_cast_GNCE6X6QKU:cast20"
Info (12128): Elaborating entity "alt_dspbuilder_SBF" for hierarchy "wave_test_GN:inst12|alt_dspbuilder_cast_GNCE6X6QKU:cast20|alt_dspbuilder_SBF:Outputi"
Info (12128): Elaborating entity "alt_dspbuilder_sAltrPropagate" for hierarchy "wave_test_GN:inst12|alt_dspbuilder_cast_GNCE6X6QKU:cast20|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0"
Info (12128): Elaborating entity "fft_conv_pwm" for hierarchy "fft_conv_pwm:inst3"
Info (12128): Elaborating entity "FFT_DATA_RAM" for hierarchy "fft_conv_pwm:inst3|FFT_DATA_RAM:FFT_DATA_RAM_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "fft_conv_pwm:inst3|FFT_DATA_RAM:FFT_DATA_RAM_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "fft_conv_pwm:inst3|FFT_DATA_RAM:FFT_DATA_RAM_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "fft_conv_pwm:inst3|FFT_DATA_RAM:FFT_DATA_RAM_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c2p1.tdf
    Info (12023): Found entity 1: altsyncram_c2p1
Info (12128): Elaborating entity "altsyncram_c2p1" for hierarchy "fft_conv_pwm:inst3|FFT_DATA_RAM:FFT_DATA_RAM_inst|altsyncram:altsyncram_component|altsyncram_c2p1:auto_generated"
Warning (12125): Using design file pwm.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: pwm
Info (12128): Elaborating entity "pwm" for hierarchy "fft_conv_pwm:inst3|pwm:led17"
Warning (12125): Using design file clk_pwm.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: clk_pwm
Info (12128): Elaborating entity "clk_pwm" for hierarchy "fft_conv_pwm:inst3|pwm:led17|clk_pwm:clk_pwm"
Info (12128): Elaborating entity "fft_fifo_design" for hierarchy "fft_fifo_design:inst1"
Info (12128): Elaborating entity "fft_control" for hierarchy "fft_fifo_design:inst1|fft_control:fft_control"
Info (12128): Elaborating entity "fft_core" for hierarchy "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut"
Info (12021): Found 2 design units, including 1 entities, in source file fft-library/asj_fft_sglstream_fft_111.vhd
    Info (12022): Found design unit 1: asj_fft_sglstream_fft_111-transform
    Info (12023): Found entity 1: asj_fft_sglstream_fft_111
Info (12128): Elaborating entity "asj_fft_sglstream_fft_111" for hierarchy "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "data_in_bfp" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "twiddle_data" into its bus
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_sink_fft_111" for hierarchy "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1"
Info (12128): Elaborating entity "scfifo" for hierarchy "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo"
Info (12130): Elaborated megafunction instantiation "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo"
Info (12133): Instantiated megafunction "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo" with the following parameter:
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "allow_rwcycle_when_full" = "OFF"
    Info (12134): Parameter "almost_empty_value" = "1"
    Info (12134): Parameter "almost_full_value" = "5"
    Info (12134): Parameter "intended_device_family" = "Stratix II"
    Info (12134): Parameter "lpm_numwords" = "7"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_width" = "18"
    Info (12134): Parameter "lpm_widthu" = "3"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=Auto"
    Info (12134): Parameter "lpm_type" = "scfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_e9h1.tdf
    Info (12023): Found entity 1: scfifo_e9h1
Info (12128): Elaborating entity "scfifo_e9h1" for hierarchy "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_e9h1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_7k81.tdf
    Info (12023): Found entity 1: a_dpfifo_7k81
Info (12128): Elaborating entity "a_dpfifo_7k81" for hierarchy "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_e9h1:auto_generated|a_dpfifo_7k81:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_eof1.tdf
    Info (12023): Found entity 1: altsyncram_eof1
Info (12128): Elaborating entity "altsyncram_eof1" for hierarchy "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_e9h1:auto_generated|a_dpfifo_7k81:dpfifo|altsyncram_eof1:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_un8.tdf
    Info (12023): Found entity 1: cmpr_un8
Info (12128): Elaborating entity "cmpr_un8" for hierarchy "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_e9h1:auto_generated|a_dpfifo_7k81:dpfifo|cmpr_un8:almost_full_comparer"
Info (12128): Elaborating entity "cmpr_un8" for hierarchy "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_e9h1:auto_generated|a_dpfifo_7k81:dpfifo|cmpr_un8:two_comparison"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_bjb.tdf
    Info (12023): Found entity 1: cntr_bjb
Info (12128): Elaborating entity "cntr_bjb" for hierarchy "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_e9h1:auto_generated|a_dpfifo_7k81:dpfifo|cntr_bjb:rd_ptr_msb"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_oj7.tdf
    Info (12023): Found entity 1: cntr_oj7
Info (12128): Elaborating entity "cntr_oj7" for hierarchy "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_e9h1:auto_generated|a_dpfifo_7k81:dpfifo|cntr_oj7:usedw_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_cjb.tdf
    Info (12023): Found entity 1: cntr_cjb
Info (12128): Elaborating entity "cntr_cjb" for hierarchy "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_e9h1:auto_generated|a_dpfifo_7k81:dpfifo|cntr_cjb:wr_ptr"
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_source_fft_111" for hierarchy "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1"
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_controller_fft_111" for hierarchy "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_controller_fft_111:auk_dsp_interface_controller_1"
Info (12021): Found 2 design units, including 1 entities, in source file fft-library/asj_fft_m_k_counter_fft_111.vhd
    Info (12022): Found design unit 1: asj_fft_m_k_counter_fft_111-gen_all
    Info (12023): Found entity 1: asj_fft_m_k_counter_fft_111
Info (12128): Elaborating entity "asj_fft_m_k_counter_fft_111" for hierarchy "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_m_k_counter_fft_111:\gen_gt256_mk:ctrl"
Info (12021): Found 2 design units, including 1 entities, in source file fft-library/asj_fft_tdl_bit_rst_fft_111.vhd
    Info (12022): Found design unit 1: asj_fft_tdl_bit_rst_fft_111-syn
    Info (12023): Found entity 1: asj_fft_tdl_bit_rst_fft_111
Info (12128): Elaborating entity "asj_fft_tdl_bit_rst_fft_111" for hierarchy "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_tdl_bit_rst_fft_111:delay_ctrl_np"
Info (12128): Elaborating entity "asj_fft_tdl_bit_rst_fft_111" for hierarchy "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_tdl_bit_rst_fft_111:delay_npd"
Info (12021): Found 2 design units, including 1 entities, in source file fft-library/asj_fft_wrengen_fft_111.vhd
    Info (12022): Found design unit 1: asj_fft_wrengen_fft_111-gen_all
    Info (12023): Found entity 1: asj_fft_wrengen_fft_111
Info (12128): Elaborating entity "asj_fft_wrengen_fft_111" for hierarchy "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_wrengen_fft_111:sel_we"
Info (12021): Found 2 design units, including 1 entities, in source file fft-library/asj_fft_in_write_sgl_fft_111.vhd
    Info (12022): Found design unit 1: asj_fft_in_write_sgl_fft_111-writer
    Info (12023): Found entity 1: asj_fft_in_write_sgl_fft_111
Info (12128): Elaborating entity "asj_fft_in_write_sgl_fft_111" for hierarchy "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_in_write_sgl_fft_111:writer"
Info (12021): Found 2 design units, including 1 entities, in source file fft-library/asj_fft_cnt_ctrl_fft_111.vhd
    Info (12022): Found design unit 1: asj_fft_cnt_ctrl_fft_111-cnt_sw
    Info (12023): Found entity 1: asj_fft_cnt_ctrl_fft_111
Info (12128): Elaborating entity "asj_fft_cnt_ctrl_fft_111" for hierarchy "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc"
Info (12021): Found 2 design units, including 1 entities, in source file fft-library/asj_fft_4dp_ram_fft_111.vhd
    Info (12022): Found design unit 1: asj_fft_4dp_ram_fft_111-syn
    Info (12023): Found entity 1: asj_fft_4dp_ram_fft_111
Info (12128): Elaborating entity "asj_fft_4dp_ram_fft_111" for hierarchy "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_A"
Info (12021): Found 2 design units, including 1 entities, in source file fft-library/asj_fft_data_ram_fft_111.vhd
    Info (12022): Found design unit 1: asj_fft_data_ram_fft_111-SYN
    Info (12023): Found entity 1: asj_fft_data_ram_fft_111
Info (12128): Elaborating entity "asj_fft_data_ram_fft_111" for hierarchy "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_A|asj_fft_data_ram_fft_111:\gen_rams:0:dat_A"
Info (12128): Elaborating entity "altsyncram" for hierarchy "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_A|asj_fft_data_ram_fft_111:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_A|asj_fft_data_ram_fft_111:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component"
Info (12133): Instantiated megafunction "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_A|asj_fft_data_ram_fft_111:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Stratix"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_iju3.tdf
    Info (12023): Found entity 1: altsyncram_iju3
Info (12128): Elaborating entity "altsyncram_iju3" for hierarchy "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_A|asj_fft_data_ram_fft_111:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_iju3:auto_generated"
Info (12021): Found 2 design units, including 1 entities, in source file fft-library/asj_fft_dataadgen_fft_111.vhd
    Info (12022): Found design unit 1: asj_fft_dataadgen_fft_111-gen_all
    Info (12023): Found entity 1: asj_fft_dataadgen_fft_111
Info (12128): Elaborating entity "asj_fft_dataadgen_fft_111" for hierarchy "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:rd_adgen"
Info (12021): Found 2 design units, including 1 entities, in source file fft-library/asj_fft_cxb_addr_fft_111.vhd
    Info (12022): Found design unit 1: asj_fft_cxb_addr_fft_111-syn
    Info (12023): Found entity 1: asj_fft_cxb_addr_fft_111
Info (12128): Elaborating entity "asj_fft_cxb_addr_fft_111" for hierarchy "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:ram_cxb_rd"
Info (12021): Found 2 design units, including 1 entities, in source file fft-library/asj_fft_tdl_fft_111.vhd
    Info (12022): Found design unit 1: asj_fft_tdl_fft_111-syn
    Info (12023): Found entity 1: asj_fft_tdl_fft_111
Info (12128): Elaborating entity "asj_fft_tdl_fft_111" for hierarchy "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_tdl_fft_111:\gen_wrsw_2:k_delay"
Info (12128): Elaborating entity "asj_fft_tdl_fft_111" for hierarchy "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_tdl_fft_111:\gen_wrsw_2:p_delay"
Info (12021): Found 2 design units, including 1 entities, in source file fft-library/asj_fft_wrswgen_fft_111.vhd
    Info (12022): Found design unit 1: asj_fft_wrswgen_fft_111-gen_all
    Info (12023): Found entity 1: asj_fft_wrswgen_fft_111
Info (12128): Elaborating entity "asj_fft_wrswgen_fft_111" for hierarchy "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_wrswgen_fft_111:\gen_wrsw_2:get_wr_swtiches"
Info (12128): Elaborating entity "asj_fft_cxb_addr_fft_111" for hierarchy "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr"
Info (12021): Found 2 design units, including 1 entities, in source file fft-library/asj_fft_cxb_data_fft_111.vhd
    Info (12022): Found design unit 1: asj_fft_cxb_data_fft_111-syn
    Info (12023): Found entity 1: asj_fft_cxb_data_fft_111
Info (12128): Elaborating entity "asj_fft_cxb_data_fft_111" for hierarchy "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_data_fft_111:ram_cxb_wr_data"
Info (12021): Found 2 design units, including 1 entities, in source file fft-library/asj_fft_cxb_data_r_fft_111.vhd
    Info (12022): Found design unit 1: asj_fft_cxb_data_r_fft_111-syn
    Info (12023): Found entity 1: asj_fft_cxb_data_r_fft_111
Info (12128): Elaborating entity "asj_fft_cxb_data_r_fft_111" for hierarchy "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_data_r_fft_111:ram_cxb_bfp_data"
Info (12021): Found 2 design units, including 1 entities, in source file fft-library/asj_fft_dft_bfp_fft_111.vhd
    Info (12022): Found design unit 1: asj_fft_dft_bfp_fft_111-dft_r4
    Info (12023): Found entity 1: asj_fft_dft_bfp_fft_111
Info (12128): Elaborating entity "asj_fft_dft_bfp_fft_111" for hierarchy "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "data_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "data_in_sc" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "do_tdl" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "butterfly_st1" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "butterfly_st2" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "butterfly_out" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "butterfly_rnd" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "reg_no_twiddle" into its bus
Info (12021): Found 2 design units, including 1 entities, in source file fft-library/asj_fft_pround_fft_111.vhd
    Info (12022): Found design unit 1: asj_fft_pround_fft_111-AROUNDPIPE_SYNTH
    Info (12023): Found entity 1: asj_fft_pround_fft_111
Info (12128): Elaborating entity "asj_fft_pround_fft_111" for hierarchy "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:0:u0"
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:0:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component"
Info (12130): Elaborated megafunction instantiation "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:0:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component"
Info (12133): Instantiated megafunction "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:0:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "11"
    Info (12134): Parameter "LPM_DIRECTION" = "UNUSED"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_TYPE" = "LPM_ADD_SUB"
    Info (12134): Parameter "LPM_HINT" = "ONE_INPUT_IS_CONSTANT=NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_uij.tdf
    Info (12023): Found entity 1: add_sub_uij
Info (12128): Elaborating entity "add_sub_uij" for hierarchy "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:0:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_uij:auto_generated"
Info (12021): Found 2 design units, including 1 entities, in source file fft-library/asj_fft_bfp_i_fft_111.vhd
    Info (12022): Found design unit 1: asj_fft_bfp_i_fft_111-input_bfp
    Info (12023): Found entity 1: asj_fft_bfp_i_fft_111
Info (12128): Elaborating entity "asj_fft_bfp_i_fft_111" for hierarchy "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_111:\gen_cont:bfp_scale"
Info (12021): Found 2 design units, including 1 entities, in source file fft-library/asj_fft_bfp_o_fft_111.vhd
    Info (12022): Found design unit 1: asj_fft_bfp_o_fft_111-output_bfp
    Info (12023): Found entity 1: asj_fft_bfp_o_fft_111
Info (12128): Elaborating entity "asj_fft_bfp_o_fft_111" for hierarchy "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_111:\gen_cont:bfp_detect"
Info (12021): Found 2 design units, including 1 entities, in source file fft-library/asj_fft_tdl_bit_fft_111.vhd
    Info (12022): Found design unit 1: asj_fft_tdl_bit_fft_111-syn
    Info (12023): Found entity 1: asj_fft_tdl_bit_fft_111
Info (12128): Elaborating entity "asj_fft_tdl_bit_fft_111" for hierarchy "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_111:\gen_cont:bfp_detect|asj_fft_tdl_bit_fft_111:\gen_blk_float:gen_streaming:gen_cont:delay_next_pass"
Info (12128): Elaborating entity "asj_fft_tdl_bit_fft_111" for hierarchy "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_111:\gen_cont:bfp_detect|asj_fft_tdl_bit_fft_111:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk"
Info (12021): Found 2 design units, including 1 entities, in source file fft-library/asj_fft_bfp_o_1pt_fft_111.vhd
    Info (12022): Found design unit 1: asj_fft_bfp_o_1pt_fft_111-output_bfp
    Info (12023): Found entity 1: asj_fft_bfp_o_1pt_fft_111
Info (12128): Elaborating entity "asj_fft_bfp_o_1pt_fft_111" for hierarchy "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_o_1pt_fft_111:\gen_cont:bfp_detect_1pt"
Info (12128): Elaborating entity "asj_fft_tdl_bit_fft_111" for hierarchy "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_tdl_bit_fft_111:\gen_cont:delay_next_blk"
Info (12021): Found 2 design units, including 1 entities, in source file fft-library/asj_fft_cmult_std_fft_111.vhd
    Info (12022): Found design unit 1: asj_fft_cmult_std_fft_111-model
    Info (12023): Found entity 1: asj_fft_cmult_std_fft_111
Info (12128): Elaborating entity "asj_fft_cmult_std_fft_111" for hierarchy "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1"
Info (12021): Found 2 design units, including 1 entities, in source file fft-library/asj_fft_mult_add_fft_111.vhd
    Info (12022): Found design unit 1: asj_fft_mult_add_fft_111-syn
    Info (12023): Found entity 1: asj_fft_mult_add_fft_111
Info (12128): Elaborating entity "asj_fft_mult_add_fft_111" for hierarchy "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms"
Info (12128): Elaborating entity "altmult_add" for hierarchy "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component"
Info (12130): Elaborated megafunction instantiation "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component"
Info (12133): Instantiated megafunction "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component" with the following parameter:
    Info (12134): Parameter "input_register_a1" = "CLOCK0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "UNUSED"
    Info (12134): Parameter "multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "UNUSED"
    Info (12134): Parameter "signed_aclr_a" = "UNUSED"
    Info (12134): Parameter "signed_register_a" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "2"
    Info (12134): Parameter "multiplier_aclr0" = "UNUSED"
    Info (12134): Parameter "signed_aclr_b" = "UNUSED"
    Info (12134): Parameter "signed_register_b" = "CLOCK0"
    Info (12134): Parameter "lpm_type" = "altmult_add"
    Info (12134): Parameter "multiplier_aclr1" = "UNUSED"
    Info (12134): Parameter "input_aclr_b0" = "UNUSED"
    Info (12134): Parameter "output_register" = "CLOCK0"
    Info (12134): Parameter "representation_a" = "SIGNED"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "width_result" = "17"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_aclr_b1" = "UNUSED"
    Info (12134): Parameter "input_aclr_a0" = "UNUSED"
    Info (12134): Parameter "addnsub_multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "representation_b" = "SIGNED"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_aclr_a1" = "UNUSED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "AUTO"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "UNUSED"
    Info (12134): Parameter "output_aclr" = "UNUSED"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "input_register_b0" = "CLOCK0"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "input_register_b1" = "CLOCK0"
    Info (12134): Parameter "input_register_a0" = "CLOCK0"
    Info (12134): Parameter "multiplier1_direction" = "SUB"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "UNUSED"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_add_s5f2.tdf
    Info (12023): Found entity 1: mult_add_s5f2
Info (12128): Elaborating entity "mult_add_s5f2" for hierarchy "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_s5f2:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/ded_mult_7v81.tdf
    Info (12023): Found entity 1: ded_mult_7v81
Info (12128): Elaborating entity "ded_mult_7v81" for hierarchy "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_s5f2:auto_generated|ded_mult_7v81:ded_mult1"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_b3c.tdf
    Info (12023): Found entity 1: dffpipe_b3c
Info (12128): Elaborating entity "dffpipe_b3c" for hierarchy "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_s5f2:auto_generated|ded_mult_7v81:ded_mult1|dffpipe_b3c:pre_result"
Info (12128): Elaborating entity "asj_fft_mult_add_fft_111" for hierarchy "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma"
Info (12128): Elaborating entity "altmult_add" for hierarchy "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component"
Info (12130): Elaborated megafunction instantiation "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component"
Info (12133): Instantiated megafunction "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component" with the following parameter:
    Info (12134): Parameter "input_register_a1" = "CLOCK0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "UNUSED"
    Info (12134): Parameter "multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "UNUSED"
    Info (12134): Parameter "signed_aclr_a" = "UNUSED"
    Info (12134): Parameter "signed_register_a" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "2"
    Info (12134): Parameter "multiplier_aclr0" = "UNUSED"
    Info (12134): Parameter "signed_aclr_b" = "UNUSED"
    Info (12134): Parameter "signed_register_b" = "CLOCK0"
    Info (12134): Parameter "lpm_type" = "altmult_add"
    Info (12134): Parameter "multiplier_aclr1" = "UNUSED"
    Info (12134): Parameter "input_aclr_b0" = "UNUSED"
    Info (12134): Parameter "output_register" = "CLOCK0"
    Info (12134): Parameter "representation_a" = "SIGNED"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "width_result" = "17"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_aclr_b1" = "UNUSED"
    Info (12134): Parameter "input_aclr_a0" = "UNUSED"
    Info (12134): Parameter "addnsub_multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "representation_b" = "SIGNED"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_aclr_a1" = "UNUSED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "AUTO"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "UNUSED"
    Info (12134): Parameter "output_aclr" = "UNUSED"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "input_register_b0" = "CLOCK0"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "input_register_b1" = "CLOCK0"
    Info (12134): Parameter "input_register_a0" = "CLOCK0"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "UNUSED"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_add_r4f2.tdf
    Info (12023): Found entity 1: mult_add_r4f2
Info (12128): Elaborating entity "mult_add_r4f2" for hierarchy "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_r4f2:auto_generated"
Info (12128): Elaborating entity "asj_fft_pround_fft_111" for hierarchy "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_pround_fft_111:\gen_ma:gen_ma_full:u0"
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_pround_fft_111:\gen_ma:gen_ma_full:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component"
Info (12130): Elaborated megafunction instantiation "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_pround_fft_111:\gen_ma:gen_ma_full:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component"
Info (12133): Instantiated megafunction "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_pround_fft_111:\gen_ma:gen_ma_full:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "17"
    Info (12134): Parameter "LPM_DIRECTION" = "UNUSED"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_TYPE" = "LPM_ADD_SUB"
    Info (12134): Parameter "LPM_HINT" = "ONE_INPUT_IS_CONSTANT=NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_4jj.tdf
    Info (12023): Found entity 1: add_sub_4jj
Info (12128): Elaborating entity "add_sub_4jj" for hierarchy "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_pround_fft_111:\gen_ma:gen_ma_full:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_4jj:auto_generated"
Info (12128): Elaborating entity "asj_fft_tdl_fft_111" for hierarchy "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_tdl_fft_111:\gen_ma:gen_ma_full:real_delay"
Info (12128): Elaborating entity "asj_fft_tdl_bit_rst_fft_111" for hierarchy "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_tdl_bit_rst_fft_111:\gen_dft_2:delay_blk_done"
Info (12021): Found 2 design units, including 1 entities, in source file fft-library/asj_fft_bfp_ctrl_fft_111.vhd
    Info (12022): Found design unit 1: asj_fft_bfp_ctrl_fft_111-syn
    Info (12023): Found entity 1: asj_fft_bfp_ctrl_fft_111
Info (12128): Elaborating entity "asj_fft_bfp_ctrl_fft_111" for hierarchy "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_bfp_ctrl_fft_111:\gen_dft_2:bfpc"
Info (12128): Elaborating entity "asj_fft_tdl_bit_rst_fft_111" for hierarchy "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_bfp_ctrl_fft_111:\gen_dft_2:bfpc|asj_fft_tdl_bit_rst_fft_111:\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass"
Info (12128): Elaborating entity "asj_fft_tdl_bit_rst_fft_111" for hierarchy "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_bfp_ctrl_fft_111:\gen_dft_2:bfpc|asj_fft_tdl_bit_rst_fft_111:\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass2"
Info (12128): Elaborating entity "asj_fft_tdl_bit_rst_fft_111" for hierarchy "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_tdl_bit_rst_fft_111:\gen_dft_2:delay_blk_done2"
Info (12021): Found 2 design units, including 1 entities, in source file fft-library/asj_fft_twadgen_fft_111.vhd
    Info (12022): Found design unit 1: asj_fft_twadgen_fft_111-gen_all
    Info (12023): Found entity 1: asj_fft_twadgen_fft_111
Info (12128): Elaborating entity "asj_fft_twadgen_fft_111" for hierarchy "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_twadgen_fft_111:twid_factors"
Info (12021): Found 2 design units, including 1 entities, in source file fft-library/asj_fft_3dp_rom_fft_111.vhd
    Info (12022): Found design unit 1: asj_fft_3dp_rom_fft_111-syn
    Info (12023): Found entity 1: asj_fft_3dp_rom_fft_111
Info (12128): Elaborating entity "asj_fft_3dp_rom_fft_111" for hierarchy "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom"
Info (12021): Found 2 design units, including 1 entities, in source file fft-library/twid_rom_fft_111.vhd
    Info (12022): Found design unit 1: twid_rom_fft_111-SYN
    Info (12023): Found entity 1: twid_rom_fft_111
Info (12128): Elaborating entity "twid_rom_fft_111" for hierarchy "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:sin_1n"
Info (12128): Elaborating entity "altsyncram" for hierarchy "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:sin_1n|altsyncram:\gen_auto:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:sin_1n|altsyncram:\gen_auto:altsyncram_component"
Info (12133): Instantiated megafunction "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:sin_1n|altsyncram:\gen_auto:altsyncram_component" with the following parameter:
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "init_file" = "fft_core_1n1024sin.hex"
    Info (12134): Parameter "intended_device_family" = "Stratix"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1g91.tdf
    Info (12023): Found entity 1: altsyncram_1g91
Info (12128): Elaborating entity "altsyncram_1g91" for hierarchy "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:sin_1n|altsyncram:\gen_auto:altsyncram_component|altsyncram_1g91:auto_generated"
Info (12128): Elaborating entity "twid_rom_fft_111" for hierarchy "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:sin_2n"
Info (12128): Elaborating entity "altsyncram" for hierarchy "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:sin_2n|altsyncram:\gen_auto:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:sin_2n|altsyncram:\gen_auto:altsyncram_component"
Info (12133): Instantiated megafunction "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:sin_2n|altsyncram:\gen_auto:altsyncram_component" with the following parameter:
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "init_file" = "fft_core_2n1024sin.hex"
    Info (12134): Parameter "intended_device_family" = "Stratix"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2g91.tdf
    Info (12023): Found entity 1: altsyncram_2g91
Info (12128): Elaborating entity "altsyncram_2g91" for hierarchy "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:sin_2n|altsyncram:\gen_auto:altsyncram_component|altsyncram_2g91:auto_generated"
Info (12128): Elaborating entity "twid_rom_fft_111" for hierarchy "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:sin_3n"
Info (12128): Elaborating entity "altsyncram" for hierarchy "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:sin_3n|altsyncram:\gen_auto:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:sin_3n|altsyncram:\gen_auto:altsyncram_component"
Info (12133): Instantiated megafunction "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:sin_3n|altsyncram:\gen_auto:altsyncram_component" with the following parameter:
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "init_file" = "fft_core_3n1024sin.hex"
    Info (12134): Parameter "intended_device_family" = "Stratix"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3g91.tdf
    Info (12023): Found entity 1: altsyncram_3g91
Info (12128): Elaborating entity "altsyncram_3g91" for hierarchy "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:sin_3n|altsyncram:\gen_auto:altsyncram_component|altsyncram_3g91:auto_generated"
Info (12128): Elaborating entity "twid_rom_fft_111" for hierarchy "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:cos_1n"
Info (12128): Elaborating entity "altsyncram" for hierarchy "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:cos_1n|altsyncram:\gen_auto:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:cos_1n|altsyncram:\gen_auto:altsyncram_component"
Info (12133): Instantiated megafunction "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:cos_1n|altsyncram:\gen_auto:altsyncram_component" with the following parameter:
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "init_file" = "fft_core_1n1024cos.hex"
    Info (12134): Parameter "intended_device_family" = "Stratix"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sf91.tdf
    Info (12023): Found entity 1: altsyncram_sf91
Info (12128): Elaborating entity "altsyncram_sf91" for hierarchy "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:cos_1n|altsyncram:\gen_auto:altsyncram_component|altsyncram_sf91:auto_generated"
Info (12128): Elaborating entity "twid_rom_fft_111" for hierarchy "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:cos_2n"
Info (12128): Elaborating entity "altsyncram" for hierarchy "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:cos_2n|altsyncram:\gen_auto:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:cos_2n|altsyncram:\gen_auto:altsyncram_component"
Info (12133): Instantiated megafunction "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:cos_2n|altsyncram:\gen_auto:altsyncram_component" with the following parameter:
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "init_file" = "fft_core_2n1024cos.hex"
    Info (12134): Parameter "intended_device_family" = "Stratix"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tf91.tdf
    Info (12023): Found entity 1: altsyncram_tf91
Info (12128): Elaborating entity "altsyncram_tf91" for hierarchy "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:cos_2n|altsyncram:\gen_auto:altsyncram_component|altsyncram_tf91:auto_generated"
Info (12128): Elaborating entity "twid_rom_fft_111" for hierarchy "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:cos_3n"
Info (12128): Elaborating entity "altsyncram" for hierarchy "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:cos_3n|altsyncram:\gen_auto:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:cos_3n|altsyncram:\gen_auto:altsyncram_component"
Info (12133): Instantiated megafunction "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:cos_3n|altsyncram:\gen_auto:altsyncram_component" with the following parameter:
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "init_file" = "fft_core_3n1024cos.hex"
    Info (12134): Parameter "intended_device_family" = "Stratix"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_uf91.tdf
    Info (12023): Found entity 1: altsyncram_uf91
Info (12128): Elaborating entity "altsyncram_uf91" for hierarchy "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:cos_3n|altsyncram:\gen_auto:altsyncram_component|altsyncram_uf91:auto_generated"
Info (12021): Found 2 design units, including 1 entities, in source file fft-library/asj_fft_lpprdadgen_fft_111.vhd
    Info (12022): Found design unit 1: asj_fft_lpprdadgen_fft_111-gen_all
    Info (12023): Found entity 1: asj_fft_lpprdadgen_fft_111
Info (12128): Elaborating entity "asj_fft_lpprdadgen_fft_111" for hierarchy "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpprdadgen_fft_111:\gen_radix_4_last_pass:gen_lpp_addr"
Info (12128): Elaborating entity "asj_fft_tdl_bit_rst_fft_111" for hierarchy "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpprdadgen_fft_111:\gen_radix_4_last_pass:gen_lpp_addr|asj_fft_tdl_bit_rst_fft_111:delay_en"
Info (12021): Found 2 design units, including 1 entities, in source file fft-library/asj_fft_tdl_rst_fft_111.vhd
    Info (12022): Found design unit 1: asj_fft_tdl_rst_fft_111-syn
    Info (12023): Found entity 1: asj_fft_tdl_rst_fft_111
Info (12128): Elaborating entity "asj_fft_tdl_rst_fft_111" for hierarchy "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpprdadgen_fft_111:\gen_radix_4_last_pass:gen_lpp_addr|asj_fft_tdl_rst_fft_111:\gen_M4K:delay_swd"
Info (12021): Found 2 design units, including 1 entities, in source file fft-library/asj_fft_lpp_serial_fft_111.vhd
    Info (12022): Found design unit 1: asj_fft_lpp_serial_fft_111-lp
    Info (12023): Found entity 1: asj_fft_lpp_serial_fft_111
Info (12128): Elaborating entity "asj_fft_lpp_serial_fft_111" for hierarchy "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpp_serial_fft_111:\gen_radix_4_last_pass:lpp"
Info (12128): Elaborating entity "asj_fft_tdl_bit_fft_111" for hierarchy "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpp_serial_fft_111:\gen_radix_4_last_pass:lpp|asj_fft_tdl_bit_fft_111:\gen_str_val:delay_val"
Info (12128): Elaborating entity "code_change" for hierarchy "code_change:inst9"
Info (12128): Elaborating entity "LPM_ABS" for hierarchy "LPM_ABS:inst6"
Info (12130): Elaborated megafunction instantiation "LPM_ABS:inst6"
Info (12133): Instantiated megafunction "LPM_ABS:inst6" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "8"
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "LPM_ABS:inst6|LPM_ADD_SUB:adder"
Info (12131): Elaborated megafunction instantiation "LPM_ABS:inst6|LPM_ADD_SUB:adder", which is child of megafunction instantiation "LPM_ABS:inst6"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_4sc.tdf
    Info (12023): Found entity 1: add_sub_4sc
Info (12128): Elaborating entity "add_sub_4sc" for hierarchy "LPM_ABS:inst6|LPM_ADD_SUB:adder|add_sub_4sc:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ks14.tdf
    Info (12023): Found entity 1: altsyncram_ks14
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sgq1.tdf
    Info (12023): Found entity 1: altsyncram_sgq1
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_boc.tdf
    Info (12023): Found entity 1: mux_boc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf
    Info (12023): Found entity 1: decode_rqf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_0ci.tdf
    Info (12023): Found entity 1: cntr_0ci
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_acc.tdf
    Info (12023): Found entity 1: cmpr_acc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_45j.tdf
    Info (12023): Found entity 1: cntr_45j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ubi.tdf
    Info (12023): Found entity 1: cntr_ubi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf
    Info (12023): Found entity 1: cmpr_9cc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf
    Info (12023): Found entity 1: cntr_gui
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf
    Info (12023): Found entity 1: cmpr_5cc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_e9h1:auto_generated|a_dpfifo_7k81:dpfifo|altsyncram_eof1:FIFOram|q_b[16]"
        Warning (14320): Synthesized away node "fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_e9h1:auto_generated|a_dpfifo_7k81:dpfifo|altsyncram_eof1:FIFOram|q_b[17]"
Info (13014): Ignored 96 buffer(s)
    Info (13019): Ignored 96 SOFT buffer(s)
Info (278001): Inferred 20 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|Mult3"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|Mult2"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|Mult3"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|Mult2"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|Mult3"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|Mult2"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|Mult3"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|Mult2"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|Mult3"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|Mult2"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|Mult0"
Info (12130): Elaborated megafunction instantiation "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult1"
Info (12133): Instantiated megafunction "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "5"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "13"
    Info (12134): Parameter "LPM_WIDTHR" = "13"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult1|multcore:mult_core", which is child of megafunction instantiation "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult1"
Info (12131): Elaborated megafunction instantiation "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult1"
Info (12131): Elaborated megafunction instantiation "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult1"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_qah.tdf
    Info (12023): Found entity 1: add_sub_qah
Info (12131): Elaborated megafunction instantiation "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult1|altshift:external_latency_ffs", which is child of megafunction instantiation "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult1"
Info (12130): Elaborated megafunction instantiation "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "6"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "14"
    Info (12134): Parameter "LPM_WIDTHR" = "14"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_3ch.tdf
    Info (12023): Found entity 1: add_sub_3ch
Info (12131): Elaborated megafunction instantiation "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult0"
Info (12130): Elaborated megafunction instantiation "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult3"
Info (12133): Instantiated megafunction "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult3" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "4"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHP" = "13"
    Info (12134): Parameter "LPM_WIDTHR" = "13"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult3|multcore:mult_core", which is child of megafunction instantiation "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult3"
Info (12131): Elaborated megafunction instantiation "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult3"
Info (12131): Elaborated megafunction instantiation "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult3"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_m3h.tdf
    Info (12023): Found entity 1: add_sub_m3h
Info (12131): Elaborated megafunction instantiation "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult3"
Info (12131): Elaborated megafunction instantiation "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult3"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_rfh.tdf
    Info (12023): Found entity 1: add_sub_rfh
Info (12130): Elaborated megafunction instantiation "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult2"
Info (12133): Instantiated megafunction "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "5"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "13"
    Info (12134): Parameter "LPM_WIDTHR" = "13"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult1"
Info (12133): Instantiated megafunction "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "7"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "15"
    Info (12134): Parameter "LPM_WIDTHR" = "15"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult1|multcore:mult_core", which is child of megafunction instantiation "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult1"
Info (12131): Elaborated megafunction instantiation "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult1"
Info (12131): Elaborated megafunction instantiation "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult1"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_4ch.tdf
    Info (12023): Found entity 1: add_sub_4ch
Info (12131): Elaborated megafunction instantiation "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult1|altshift:external_latency_ffs", which is child of megafunction instantiation "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult1"
Info (12130): Elaborated megafunction instantiation "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "7"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "15"
    Info (12134): Parameter "LPM_WIDTHR" = "15"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult3"
Info (12133): Instantiated megafunction "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult3" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "6"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "14"
    Info (12134): Parameter "LPM_WIDTHR" = "14"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult2"
Info (12133): Instantiated megafunction "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "6"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "14"
    Info (12134): Parameter "LPM_WIDTHR" = "14"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult3"
Info (12133): Instantiated megafunction "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult3" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "7"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "15"
    Info (12134): Parameter "LPM_WIDTHR" = "15"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult2"
Info (12133): Instantiated megafunction "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "7"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "15"
    Info (12134): Parameter "LPM_WIDTHR" = "15"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult3"
Info (12133): Instantiated megafunction "wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi|lpm_mult:Mult3" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "5"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "13"
    Info (12134): Parameter "LPM_WIDTHR" = "13"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (17049): 470 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "wave_test_GN:inst12|alt_dspbuilder_signaltapnode_GNHKA4BCYW:SignalTap_II_Node2|alt_dspbuilder_signaltapbit:dspbsignaltap_ni7zl_2_b0|lcell_inst"
    Info (17048): Logic cell "wave_test_GN:inst12|alt_dspbuilder_signaltapnode_GNHKA4BCYW:SignalTap_II_Node2|alt_dspbuilder_signaltapbit:dspbsignaltap_ni7zl_2_b1|lcell_inst"
    Info (17048): Logic cell "wave_test_GN:inst12|alt_dspbuilder_signaltapnode_GNHKA4BCYW:SignalTap_II_Node2|alt_dspbuilder_signaltapbit:dspbsignaltap_ni7zl_2_b2|lcell_inst"
    Info (17048): Logic cell "wave_test_GN:inst12|alt_dspbuilder_signaltapnode_GNHKA4BCYW:SignalTap_II_Node2|alt_dspbuilder_signaltapbit:dspbsignaltap_ni7zl_2_b3|lcell_inst"
    Info (17048): Logic cell "wave_test_GN:inst12|alt_dspbuilder_signaltapnode_GNHKA4BCYW:SignalTap_II_Node2|alt_dspbuilder_signaltapbit:dspbsignaltap_ni7zl_2_b4|lcell_inst"
    Info (17048): Logic cell "wave_test_GN:inst12|alt_dspbuilder_signaltapnode_GNHKA4BCYW:SignalTap_II_Node2|alt_dspbuilder_signaltapbit:dspbsignaltap_ni7zl_2_b5|lcell_inst"
    Info (17048): Logic cell "wave_test_GN:inst12|alt_dspbuilder_signaltapnode_GNHKA4BCYW:SignalTap_II_Node2|alt_dspbuilder_signaltapbit:dspbsignaltap_ni7zl_2_b6|lcell_inst"
    Info (17048): Logic cell "wave_test_GN:inst12|alt_dspbuilder_signaltapnode_GNHKA4BCYW:SignalTap_II_Node2|alt_dspbuilder_signaltapbit:dspbsignaltap_ni7zl_2_b7|lcell_inst"
    Info (17048): Logic cell "wave_test_GN:inst12|alt_dspbuilder_signaltapnode_GNHKA4BCYW:SignalTap_II_Node2|alt_dspbuilder_signaltapbit:dspbsignaltap_ni7zl_2_b0|lcell_inst1"
    Info (17048): Logic cell "wave_test_GN:inst12|alt_dspbuilder_signaltapnode_GNHKA4BCYW:SignalTap_II_Node2|alt_dspbuilder_signaltapbit:dspbsignaltap_ni7zl_2_b1|lcell_inst1"
    Info (17048): Logic cell "wave_test_GN:inst12|alt_dspbuilder_signaltapnode_GNHKA4BCYW:SignalTap_II_Node2|alt_dspbuilder_signaltapbit:dspbsignaltap_ni7zl_2_b2|lcell_inst1"
    Info (17048): Logic cell "wave_test_GN:inst12|alt_dspbuilder_signaltapnode_GNHKA4BCYW:SignalTap_II_Node2|alt_dspbuilder_signaltapbit:dspbsignaltap_ni7zl_2_b3|lcell_inst1"
    Info (17048): Logic cell "wave_test_GN:inst12|alt_dspbuilder_signaltapnode_GNHKA4BCYW:SignalTap_II_Node2|alt_dspbuilder_signaltapbit:dspbsignaltap_ni7zl_2_b4|lcell_inst1"
    Info (17048): Logic cell "wave_test_GN:inst12|alt_dspbuilder_signaltapnode_GNHKA4BCYW:SignalTap_II_Node2|alt_dspbuilder_signaltapbit:dspbsignaltap_ni7zl_2_b5|lcell_inst1"
    Info (17048): Logic cell "wave_test_GN:inst12|alt_dspbuilder_signaltapnode_GNHKA4BCYW:SignalTap_II_Node2|alt_dspbuilder_signaltapbit:dspbsignaltap_ni7zl_2_b6|lcell_inst1"
    Info (17048): Logic cell "wave_test_GN:inst12|alt_dspbuilder_signaltapnode_GNHKA4BCYW:SignalTap_II_Node2|alt_dspbuilder_signaltapbit:dspbsignaltap_ni7zl_2_b7|lcell_inst1"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (144001): Generated suppressed messages file C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/fft_t.map.smsg
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 69 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 6340 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 20 output pins
    Info (21061): Implemented 5927 logic cells
    Info (21064): Implemented 370 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 12 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 29 warnings
    Info: Peak virtual memory: 652 megabytes
    Info: Processing ended: Mon Jun 02 10:38:45 2014
    Info: Elapsed time: 00:00:41
    Info: Total CPU time (on all processors): 00:00:41


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/TingQiang/Desktop/Gradual_D/FFT_IFFT_Protype_2__Expand_4__ABS_13/fft_t.map.smsg.


