
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/soplex_217B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000000 cycles: 2844433 heartbeat IPC: 3.51564 cumulative IPC: 3.51564 (Simulation time: 0 hr 0 min 34 sec) 

Warmup complete CPU 0 instructions: 10000004 cycles: 2844434 (Simulation time: 0 hr 0 min 34 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 34845620 heartbeat IPC: 0.312488 cumulative IPC: 0.312488 (Simulation time: 0 hr 2 min 19 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 65535958 heartbeat IPC: 0.325836 cumulative IPC: 0.319022 (Simulation time: 0 hr 4 min 7 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 96088360 heartbeat IPC: 0.327306 cumulative IPC: 0.321737 (Simulation time: 0 hr 5 min 46 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 125117552 heartbeat IPC: 0.344481 cumulative IPC: 0.327136 (Simulation time: 0 hr 7 min 22 sec) 
Heartbeat CPU 0 instructions: 60000002 cycles: 155605978 heartbeat IPC: 0.327993 cumulative IPC: 0.327307 (Simulation time: 0 hr 9 min 3 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 200810168 heartbeat IPC: 0.221218 cumulative IPC: 0.303083 (Simulation time: 0 hr 11 min 34 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 234979582 heartbeat IPC: 0.292659 cumulative IPC: 0.301548 (Simulation time: 0 hr 13 min 8 sec) 
Heartbeat CPU 0 instructions: 90000002 cycles: 265080734 heartbeat IPC: 0.332213 cumulative IPC: 0.305068 (Simulation time: 0 hr 15 min 1 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 295868510 heartbeat IPC: 0.324804 cumulative IPC: 0.307142 (Simulation time: 0 hr 16 min 53 sec) 
Heartbeat CPU 0 instructions: 110000000 cycles: 324926103 heartbeat IPC: 0.344144 cumulative IPC: 0.31048 (Simulation time: 0 hr 18 min 23 sec) 
Finished CPU 0 instructions: 100000000 cycles: 322081671 cumulative IPC: 0.31048 (Simulation time: 0 hr 18 min 23 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.31048 instructions: 100000000 cycles: 322081671
cpu0_DTLB TOTAL     ACCESS:   21886912  HIT:   21021708  MISS:     865204
cpu0_DTLB LOAD      ACCESS:   16721295  HIT:   16037558  MISS:     683737
cpu0_DTLB RFO       ACCESS:    5165617  HIT:    4984150  MISS:     181467
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 14.7283 cycles
cpu0_ITLB TOTAL     ACCESS:    8461558  HIT:    8461540  MISS:         18
cpu0_ITLB LOAD      ACCESS:    8461558  HIT:    8461540  MISS:         18
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 229.444 cycles
cpu0_L1I TOTAL     ACCESS:     356522  HIT:     355869  MISS:        653
cpu0_L1I LOAD      ACCESS:     356522  HIT:     355869  MISS:        653
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 307.165 cycles
cpu0_STLB TOTAL     ACCESS:     865222  HIT:     741709  MISS:     123513
cpu0_STLB LOAD      ACCESS:     683755  HIT:     569596  MISS:     114159
cpu0_STLB RFO       ACCESS:     181467  HIT:     172113  MISS:       9354
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 38.9858 cycles
cpu0_L1D TOTAL     ACCESS:   18191897  HIT:   12367876  MISS:    5824021
cpu0_L1D LOAD      ACCESS:   12233413  HIT:    7239045  MISS:    4994368
cpu0_L1D RFO       ACCESS:    5838569  HIT:    5013937  MISS:     824632
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:     119915  HIT:     114894  MISS:       5021
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 197.339 cycles
cpu0_L2C TOTAL     ACCESS:    8411823  HIT:    3954569  MISS:    4457254
cpu0_L2C LOAD      ACCESS:    4994433  HIT:    1232140  MISS:    3762293
cpu0_L2C RFO       ACCESS:     824567  HIT:     130460  MISS:     694107
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:    2587802  HIT:    2587699  MISS:        103
cpu0_L2C TRANSLATION ACCESS:       5021  HIT:       4270  MISS:        751
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 243.283 cycles
LLC TOTAL     ACCESS:    6308056  HIT:    3033932  MISS:    3274124
LLC LOAD      ACCESS:    3762276  HIT:    1437325  MISS:    2324951
LLC RFO       ACCESS:     694103  HIT:     258775  MISS:     435328
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    1850926  HIT:    1337500  MISS:     513426
LLC TRANSLATION ACCESS:        751  HIT:        332  MISS:        419
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 302.414 cycles
Insertion Distribution: 
	LOAD 343080 0 0 0 0 246692 2029870 
	RFO 111179 0 0 0 0 71707 298125 
	PREF 0 0 0 0 0 0 0 
	WRITEBACK 0 0 0 0 0 0 620422 
	 4 0 0 0 0 177 277 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     308177  ROW_BUFFER_MISS:    2449816
 DBUS AVG_CONGESTED_CYCLE:    3.94645
 WQ ROW_BUFFER_HIT:      54044  ROW_BUFFER_MISS:     901550  FULL:     179319


CPU 0 Branch Prediction Accuracy: 93.2069% MPKI: 14.28 Average ROB Occupancy at Mispredict: 49.7636
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00099
BRANCH_INDIRECT: 0.00023
BRANCH_CONDITIONAL: 14.2767
BRANCH_DIRECT_CALL: 0.00062
BRANCH_INDIRECT_CALL: 0.00054
BRANCH_RETURN: 0.00093

