

================================================================
== Vitis HLS Report for 'compute_tile_Loop_ITRowcomp_proc_Pipeline_Conv2_ReLU'
================================================================
* Date:           Tue Oct 21 03:21:56 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.908 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  70.000 ns|  70.000 ns|    7|    7|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Conv2_ReLU  |        5|        5|         3|          1|          1|     4|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%n2_1 = alloca i32 1"   --->   Operation 6 'alloca' 'n2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %n2_1"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body97.i.i"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%n2 = load i6 %n2_1" [src/srcnn.cpp:192]   --->   Operation 9 'load' 'n2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %n2, i32 5" [src/srcnn.cpp:192]   --->   Operation 10 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln192 = br i1 %tmp, void %for.body97.split.i.i, void %for.inc176.7.i.i.preheader.exitStub" [src/srcnn.cpp:192]   --->   Operation 11 'br' 'br_ln192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %n2, i32 3, i32 4" [src/srcnn.cpp:192]   --->   Operation 12 'partselect' 'lshr_ln1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln192 = zext i2 %lshr_ln1" [src/srcnn.cpp:192]   --->   Operation 13 'zext' 'zext_ln192' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%acc2_addr = getelementptr i32 %acc2, i64 0, i64 %zext_ln192" [src/srcnn.cpp:195]   --->   Operation 14 'getelementptr' 'acc2_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (0.67ns)   --->   "%t = load i2 %acc2_addr" [src/srcnn.cpp:195]   --->   Operation 15 'load' 't' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%acc2_1_addr = getelementptr i32 %acc2_1, i64 0, i64 %zext_ln192" [src/srcnn.cpp:195]   --->   Operation 16 'getelementptr' 'acc2_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (0.67ns)   --->   "%acc2_1_load = load i2 %acc2_1_addr" [src/srcnn.cpp:195]   --->   Operation 17 'load' 'acc2_1_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%acc2_2_addr = getelementptr i32 %acc2_2, i64 0, i64 %zext_ln192" [src/srcnn.cpp:195]   --->   Operation 18 'getelementptr' 'acc2_2_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (0.67ns)   --->   "%acc2_2_load = load i2 %acc2_2_addr" [src/srcnn.cpp:195]   --->   Operation 19 'load' 'acc2_2_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%acc2_3_addr = getelementptr i32 %acc2_3, i64 0, i64 %zext_ln192" [src/srcnn.cpp:195]   --->   Operation 20 'getelementptr' 'acc2_3_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (0.67ns)   --->   "%acc2_3_load = load i2 %acc2_3_addr" [src/srcnn.cpp:195]   --->   Operation 21 'load' 'acc2_3_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%acc2_4_addr = getelementptr i32 %acc2_4, i64 0, i64 %zext_ln192" [src/srcnn.cpp:195]   --->   Operation 22 'getelementptr' 'acc2_4_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (0.67ns)   --->   "%acc2_4_load = load i2 %acc2_4_addr" [src/srcnn.cpp:195]   --->   Operation 23 'load' 'acc2_4_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%acc2_5_addr = getelementptr i32 %acc2_5, i64 0, i64 %zext_ln192" [src/srcnn.cpp:195]   --->   Operation 24 'getelementptr' 'acc2_5_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (0.67ns)   --->   "%acc2_5_load = load i2 %acc2_5_addr" [src/srcnn.cpp:195]   --->   Operation 25 'load' 'acc2_5_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%acc2_6_addr = getelementptr i32 %acc2_6, i64 0, i64 %zext_ln192" [src/srcnn.cpp:195]   --->   Operation 26 'getelementptr' 'acc2_6_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (0.67ns)   --->   "%acc2_6_load = load i2 %acc2_6_addr" [src/srcnn.cpp:195]   --->   Operation 27 'load' 'acc2_6_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%acc2_7_addr = getelementptr i32 %acc2_7, i64 0, i64 %zext_ln192" [src/srcnn.cpp:195]   --->   Operation 28 'getelementptr' 'acc2_7_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (0.67ns)   --->   "%t_1 = load i2 %acc2_7_addr" [src/srcnn.cpp:195]   --->   Operation 29 'load' 't_1' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 30 [1/1] (0.78ns)   --->   "%add_ln192 = add i6 %n2, i6 8" [src/srcnn.cpp:192]   --->   Operation 30 'add' 'add_ln192' <Predicate = (!tmp)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln192 = store i6 %add_ln192, i6 %n2_1" [src/srcnn.cpp:192]   --->   Operation 31 'store' 'store_ln192' <Predicate = (!tmp)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 3.45>
ST_2 : Operation 32 [1/2] (0.67ns)   --->   "%t = load i2 %acc2_addr" [src/srcnn.cpp:195]   --->   Operation 32 'load' 't' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : [1/1] (0.77ns)   --->   Input mux for Operation 33 '%tmp_2 = fcmp_ogt  i32 %t, i32 0'
ST_2 : Operation 33 [2/2] (2.01ns)   --->   "%tmp_2 = fcmp_ogt  i32 %t, i32 0" [src/srcnn.cpp:196]   --->   Operation 33 'fcmp' 'tmp_2' <Predicate = true> <Delay = 2.01> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/2] (0.67ns)   --->   "%acc2_1_load = load i2 %acc2_1_addr" [src/srcnn.cpp:195]   --->   Operation 34 'load' 'acc2_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : [1/1] (0.77ns)   --->   Input mux for Operation 35 '%tmp_4 = fcmp_ogt  i32 %acc2_1_load, i32 0'
ST_2 : Operation 35 [2/2] (2.01ns)   --->   "%tmp_4 = fcmp_ogt  i32 %acc2_1_load, i32 0" [src/srcnn.cpp:196]   --->   Operation 35 'fcmp' 'tmp_4' <Predicate = true> <Delay = 2.01> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/2] (0.67ns)   --->   "%acc2_2_load = load i2 %acc2_2_addr" [src/srcnn.cpp:195]   --->   Operation 36 'load' 'acc2_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : [1/1] (0.77ns)   --->   Input mux for Operation 37 '%tmp_6 = fcmp_ogt  i32 %acc2_2_load, i32 0'
ST_2 : Operation 37 [2/2] (2.01ns)   --->   "%tmp_6 = fcmp_ogt  i32 %acc2_2_load, i32 0" [src/srcnn.cpp:196]   --->   Operation 37 'fcmp' 'tmp_6' <Predicate = true> <Delay = 2.01> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/2] (0.67ns)   --->   "%acc2_3_load = load i2 %acc2_3_addr" [src/srcnn.cpp:195]   --->   Operation 38 'load' 'acc2_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : [1/1] (0.77ns)   --->   Input mux for Operation 39 '%tmp_8 = fcmp_ogt  i32 %acc2_3_load, i32 0'
ST_2 : Operation 39 [2/2] (2.01ns)   --->   "%tmp_8 = fcmp_ogt  i32 %acc2_3_load, i32 0" [src/srcnn.cpp:196]   --->   Operation 39 'fcmp' 'tmp_8' <Predicate = true> <Delay = 2.01> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/2] (0.67ns)   --->   "%acc2_4_load = load i2 %acc2_4_addr" [src/srcnn.cpp:195]   --->   Operation 40 'load' 'acc2_4_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : [1/1] (0.77ns)   --->   Input mux for Operation 41 '%tmp_s = fcmp_ogt  i32 %acc2_4_load, i32 0'
ST_2 : Operation 41 [2/2] (2.01ns)   --->   "%tmp_s = fcmp_ogt  i32 %acc2_4_load, i32 0" [src/srcnn.cpp:196]   --->   Operation 41 'fcmp' 'tmp_s' <Predicate = true> <Delay = 2.01> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/2] (0.67ns)   --->   "%acc2_5_load = load i2 %acc2_5_addr" [src/srcnn.cpp:195]   --->   Operation 42 'load' 'acc2_5_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : [1/1] (0.77ns)   --->   Input mux for Operation 43 '%tmp_11 = fcmp_ogt  i32 %acc2_5_load, i32 0'
ST_2 : Operation 43 [2/2] (2.01ns)   --->   "%tmp_11 = fcmp_ogt  i32 %acc2_5_load, i32 0" [src/srcnn.cpp:196]   --->   Operation 43 'fcmp' 'tmp_11' <Predicate = true> <Delay = 2.01> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/2] (0.67ns)   --->   "%acc2_6_load = load i2 %acc2_6_addr" [src/srcnn.cpp:195]   --->   Operation 44 'load' 'acc2_6_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : [1/1] (0.77ns)   --->   Input mux for Operation 45 '%tmp_13 = fcmp_ogt  i32 %acc2_6_load, i32 0'
ST_2 : Operation 45 [2/2] (2.01ns)   --->   "%tmp_13 = fcmp_ogt  i32 %acc2_6_load, i32 0" [src/srcnn.cpp:196]   --->   Operation 45 'fcmp' 'tmp_13' <Predicate = true> <Delay = 2.01> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/2] (0.67ns)   --->   "%t_1 = load i2 %acc2_7_addr" [src/srcnn.cpp:195]   --->   Operation 46 'load' 't_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : [1/1] (0.77ns)   --->   Input mux for Operation 47 '%tmp_15 = fcmp_ogt  i32 %t_1, i32 0'
ST_2 : Operation 47 [2/2] (2.01ns)   --->   "%tmp_15 = fcmp_ogt  i32 %t_1, i32 0" [src/srcnn.cpp:196]   --->   Operation 47 'fcmp' 'tmp_15' <Predicate = true> <Delay = 2.01> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 140 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.90>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%specpipeline_ln193 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_13" [src/srcnn.cpp:193]   --->   Operation 48 'specpipeline' 'specpipeline_ln193' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%speclooptripcount_ln192 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [src/srcnn.cpp:192]   --->   Operation 49 'speclooptripcount' 'speclooptripcount_ln192' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%specloopname_ln192 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [src/srcnn.cpp:192]   --->   Operation 50 'specloopname' 'specloopname_ln192' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%bitcast_ln196 = bitcast i32 %t" [src/srcnn.cpp:196]   --->   Operation 51 'bitcast' 'bitcast_ln196' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln196, i32 23, i32 30" [src/srcnn.cpp:196]   --->   Operation 52 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln196 = trunc i32 %bitcast_ln196" [src/srcnn.cpp:196]   --->   Operation 53 'trunc' 'trunc_ln196' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.76ns)   --->   "%icmp_ln196 = icmp_ne  i8 %tmp_1, i8 255" [src/srcnn.cpp:196]   --->   Operation 54 'icmp' 'icmp_ln196' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.92ns)   --->   "%icmp_ln196_1 = icmp_eq  i23 %trunc_ln196, i23 0" [src/srcnn.cpp:196]   --->   Operation 55 'icmp' 'icmp_ln196_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node select_ln196)   --->   "%or_ln196 = or i1 %icmp_ln196_1, i1 %icmp_ln196" [src/srcnn.cpp:196]   --->   Operation 56 'or' 'or_ln196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/2] (2.78ns)   --->   "%tmp_2 = fcmp_ogt  i32 %t, i32 0" [src/srcnn.cpp:196]   --->   Operation 57 'fcmp' 'tmp_2' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln196)   --->   "%and_ln196 = and i1 %or_ln196, i1 %tmp_2" [src/srcnn.cpp:196]   --->   Operation 58 'and' 'and_ln196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln196 = select i1 %and_ln196, i32 %t, i32 0" [src/srcnn.cpp:196]   --->   Operation 59 'select' 'select_ln196' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%bitcast_ln196_1 = bitcast i32 %acc2_1_load" [src/srcnn.cpp:196]   --->   Operation 60 'bitcast' 'bitcast_ln196_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln196_1, i32 23, i32 30" [src/srcnn.cpp:196]   --->   Operation 61 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln196_1 = trunc i32 %bitcast_ln196_1" [src/srcnn.cpp:196]   --->   Operation 62 'trunc' 'trunc_ln196_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.76ns)   --->   "%icmp_ln196_2 = icmp_ne  i8 %tmp_3, i8 255" [src/srcnn.cpp:196]   --->   Operation 63 'icmp' 'icmp_ln196_2' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.92ns)   --->   "%icmp_ln196_3 = icmp_eq  i23 %trunc_ln196_1, i23 0" [src/srcnn.cpp:196]   --->   Operation 64 'icmp' 'icmp_ln196_3' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln196_1)   --->   "%or_ln196_1 = or i1 %icmp_ln196_3, i1 %icmp_ln196_2" [src/srcnn.cpp:196]   --->   Operation 65 'or' 'or_ln196_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/2] (2.78ns)   --->   "%tmp_4 = fcmp_ogt  i32 %acc2_1_load, i32 0" [src/srcnn.cpp:196]   --->   Operation 66 'fcmp' 'tmp_4' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln196_1)   --->   "%and_ln196_1 = and i1 %or_ln196_1, i1 %tmp_4" [src/srcnn.cpp:196]   --->   Operation 67 'and' 'and_ln196_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln196_1 = select i1 %and_ln196_1, i32 %acc2_1_load, i32 0" [src/srcnn.cpp:196]   --->   Operation 68 'select' 'select_ln196_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%bitcast_ln196_2 = bitcast i32 %acc2_2_load" [src/srcnn.cpp:196]   --->   Operation 69 'bitcast' 'bitcast_ln196_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln196_2, i32 23, i32 30" [src/srcnn.cpp:196]   --->   Operation 70 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln196_2 = trunc i32 %bitcast_ln196_2" [src/srcnn.cpp:196]   --->   Operation 71 'trunc' 'trunc_ln196_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.76ns)   --->   "%icmp_ln196_4 = icmp_ne  i8 %tmp_5, i8 255" [src/srcnn.cpp:196]   --->   Operation 72 'icmp' 'icmp_ln196_4' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.92ns)   --->   "%icmp_ln196_5 = icmp_eq  i23 %trunc_ln196_2, i23 0" [src/srcnn.cpp:196]   --->   Operation 73 'icmp' 'icmp_ln196_5' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln196_2)   --->   "%or_ln196_2 = or i1 %icmp_ln196_5, i1 %icmp_ln196_4" [src/srcnn.cpp:196]   --->   Operation 74 'or' 'or_ln196_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/2] (2.78ns)   --->   "%tmp_6 = fcmp_ogt  i32 %acc2_2_load, i32 0" [src/srcnn.cpp:196]   --->   Operation 75 'fcmp' 'tmp_6' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln196_2)   --->   "%and_ln196_2 = and i1 %or_ln196_2, i1 %tmp_6" [src/srcnn.cpp:196]   --->   Operation 76 'and' 'and_ln196_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln196_2 = select i1 %and_ln196_2, i32 %acc2_2_load, i32 0" [src/srcnn.cpp:196]   --->   Operation 77 'select' 'select_ln196_2' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%bitcast_ln196_3 = bitcast i32 %acc2_3_load" [src/srcnn.cpp:196]   --->   Operation 78 'bitcast' 'bitcast_ln196_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln196_3, i32 23, i32 30" [src/srcnn.cpp:196]   --->   Operation 79 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln196_3 = trunc i32 %bitcast_ln196_3" [src/srcnn.cpp:196]   --->   Operation 80 'trunc' 'trunc_ln196_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.76ns)   --->   "%icmp_ln196_6 = icmp_ne  i8 %tmp_7, i8 255" [src/srcnn.cpp:196]   --->   Operation 81 'icmp' 'icmp_ln196_6' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.92ns)   --->   "%icmp_ln196_7 = icmp_eq  i23 %trunc_ln196_3, i23 0" [src/srcnn.cpp:196]   --->   Operation 82 'icmp' 'icmp_ln196_7' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln196_3)   --->   "%or_ln196_3 = or i1 %icmp_ln196_7, i1 %icmp_ln196_6" [src/srcnn.cpp:196]   --->   Operation 83 'or' 'or_ln196_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/2] (2.78ns)   --->   "%tmp_8 = fcmp_ogt  i32 %acc2_3_load, i32 0" [src/srcnn.cpp:196]   --->   Operation 84 'fcmp' 'tmp_8' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln196_3)   --->   "%and_ln196_3 = and i1 %or_ln196_3, i1 %tmp_8" [src/srcnn.cpp:196]   --->   Operation 85 'and' 'and_ln196_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln196_3 = select i1 %and_ln196_3, i32 %acc2_3_load, i32 0" [src/srcnn.cpp:196]   --->   Operation 86 'select' 'select_ln196_3' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%bitcast_ln196_4 = bitcast i32 %acc2_4_load" [src/srcnn.cpp:196]   --->   Operation 87 'bitcast' 'bitcast_ln196_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln196_4, i32 23, i32 30" [src/srcnn.cpp:196]   --->   Operation 88 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln196_4 = trunc i32 %bitcast_ln196_4" [src/srcnn.cpp:196]   --->   Operation 89 'trunc' 'trunc_ln196_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.76ns)   --->   "%icmp_ln196_8 = icmp_ne  i8 %tmp_9, i8 255" [src/srcnn.cpp:196]   --->   Operation 90 'icmp' 'icmp_ln196_8' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.92ns)   --->   "%icmp_ln196_9 = icmp_eq  i23 %trunc_ln196_4, i23 0" [src/srcnn.cpp:196]   --->   Operation 91 'icmp' 'icmp_ln196_9' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln196_4)   --->   "%or_ln196_4 = or i1 %icmp_ln196_9, i1 %icmp_ln196_8" [src/srcnn.cpp:196]   --->   Operation 92 'or' 'or_ln196_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/2] (2.78ns)   --->   "%tmp_s = fcmp_ogt  i32 %acc2_4_load, i32 0" [src/srcnn.cpp:196]   --->   Operation 93 'fcmp' 'tmp_s' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln196_4)   --->   "%and_ln196_4 = and i1 %or_ln196_4, i1 %tmp_s" [src/srcnn.cpp:196]   --->   Operation 94 'and' 'and_ln196_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln196_4 = select i1 %and_ln196_4, i32 %acc2_4_load, i32 0" [src/srcnn.cpp:196]   --->   Operation 95 'select' 'select_ln196_4' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%bitcast_ln196_5 = bitcast i32 %acc2_5_load" [src/srcnn.cpp:196]   --->   Operation 96 'bitcast' 'bitcast_ln196_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln196_5, i32 23, i32 30" [src/srcnn.cpp:196]   --->   Operation 97 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln196_5 = trunc i32 %bitcast_ln196_5" [src/srcnn.cpp:196]   --->   Operation 98 'trunc' 'trunc_ln196_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.76ns)   --->   "%icmp_ln196_10 = icmp_ne  i8 %tmp_10, i8 255" [src/srcnn.cpp:196]   --->   Operation 99 'icmp' 'icmp_ln196_10' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.92ns)   --->   "%icmp_ln196_11 = icmp_eq  i23 %trunc_ln196_5, i23 0" [src/srcnn.cpp:196]   --->   Operation 100 'icmp' 'icmp_ln196_11' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln196_5)   --->   "%or_ln196_5 = or i1 %icmp_ln196_11, i1 %icmp_ln196_10" [src/srcnn.cpp:196]   --->   Operation 101 'or' 'or_ln196_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/2] (2.78ns)   --->   "%tmp_11 = fcmp_ogt  i32 %acc2_5_load, i32 0" [src/srcnn.cpp:196]   --->   Operation 102 'fcmp' 'tmp_11' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln196_5)   --->   "%and_ln196_5 = and i1 %or_ln196_5, i1 %tmp_11" [src/srcnn.cpp:196]   --->   Operation 103 'and' 'and_ln196_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln196_5 = select i1 %and_ln196_5, i32 %acc2_5_load, i32 0" [src/srcnn.cpp:196]   --->   Operation 104 'select' 'select_ln196_5' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%bitcast_ln196_6 = bitcast i32 %acc2_6_load" [src/srcnn.cpp:196]   --->   Operation 105 'bitcast' 'bitcast_ln196_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln196_6, i32 23, i32 30" [src/srcnn.cpp:196]   --->   Operation 106 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln196_6 = trunc i32 %bitcast_ln196_6" [src/srcnn.cpp:196]   --->   Operation 107 'trunc' 'trunc_ln196_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.76ns)   --->   "%icmp_ln196_12 = icmp_ne  i8 %tmp_12, i8 255" [src/srcnn.cpp:196]   --->   Operation 108 'icmp' 'icmp_ln196_12' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.92ns)   --->   "%icmp_ln196_13 = icmp_eq  i23 %trunc_ln196_6, i23 0" [src/srcnn.cpp:196]   --->   Operation 109 'icmp' 'icmp_ln196_13' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln196_6)   --->   "%or_ln196_6 = or i1 %icmp_ln196_13, i1 %icmp_ln196_12" [src/srcnn.cpp:196]   --->   Operation 110 'or' 'or_ln196_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/2] (2.78ns)   --->   "%tmp_13 = fcmp_ogt  i32 %acc2_6_load, i32 0" [src/srcnn.cpp:196]   --->   Operation 111 'fcmp' 'tmp_13' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln196_6)   --->   "%and_ln196_6 = and i1 %or_ln196_6, i1 %tmp_13" [src/srcnn.cpp:196]   --->   Operation 112 'and' 'and_ln196_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln196_6 = select i1 %and_ln196_6, i32 %acc2_6_load, i32 0" [src/srcnn.cpp:196]   --->   Operation 113 'select' 'select_ln196_6' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%bitcast_ln196_7 = bitcast i32 %t_1" [src/srcnn.cpp:196]   --->   Operation 114 'bitcast' 'bitcast_ln196_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln196_7, i32 23, i32 30" [src/srcnn.cpp:196]   --->   Operation 115 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln196_7 = trunc i32 %bitcast_ln196_7" [src/srcnn.cpp:196]   --->   Operation 116 'trunc' 'trunc_ln196_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.76ns)   --->   "%icmp_ln196_14 = icmp_ne  i8 %tmp_14, i8 255" [src/srcnn.cpp:196]   --->   Operation 117 'icmp' 'icmp_ln196_14' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.92ns)   --->   "%icmp_ln196_15 = icmp_eq  i23 %trunc_ln196_7, i23 0" [src/srcnn.cpp:196]   --->   Operation 118 'icmp' 'icmp_ln196_15' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln196_7)   --->   "%or_ln196_7 = or i1 %icmp_ln196_15, i1 %icmp_ln196_14" [src/srcnn.cpp:196]   --->   Operation 119 'or' 'or_ln196_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/2] (2.78ns)   --->   "%tmp_15 = fcmp_ogt  i32 %t_1, i32 0" [src/srcnn.cpp:196]   --->   Operation 120 'fcmp' 'tmp_15' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln196_7)   --->   "%and_ln196_7 = and i1 %or_ln196_7, i1 %tmp_15" [src/srcnn.cpp:196]   --->   Operation 121 'and' 'and_ln196_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln196_7 = select i1 %and_ln196_7, i32 %t_1, i32 0" [src/srcnn.cpp:196]   --->   Operation 122 'select' 'select_ln196_7' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%f2_addr = getelementptr i32 %f2, i64 0, i64 %zext_ln192" [src/srcnn.cpp:196]   --->   Operation 123 'getelementptr' 'f2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.67ns)   --->   "%store_ln196 = store i32 %select_ln196, i2 %f2_addr" [src/srcnn.cpp:196]   --->   Operation 124 'store' 'store_ln196' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%f2_1_addr = getelementptr i32 %f2_1, i64 0, i64 %zext_ln192" [src/srcnn.cpp:196]   --->   Operation 125 'getelementptr' 'f2_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.67ns)   --->   "%store_ln196 = store i32 %select_ln196_1, i2 %f2_1_addr" [src/srcnn.cpp:196]   --->   Operation 126 'store' 'store_ln196' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%f2_2_addr = getelementptr i32 %f2_2, i64 0, i64 %zext_ln192" [src/srcnn.cpp:196]   --->   Operation 127 'getelementptr' 'f2_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.67ns)   --->   "%store_ln196 = store i32 %select_ln196_2, i2 %f2_2_addr" [src/srcnn.cpp:196]   --->   Operation 128 'store' 'store_ln196' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%f2_3_addr = getelementptr i32 %f2_3, i64 0, i64 %zext_ln192" [src/srcnn.cpp:196]   --->   Operation 129 'getelementptr' 'f2_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.67ns)   --->   "%store_ln196 = store i32 %select_ln196_3, i2 %f2_3_addr" [src/srcnn.cpp:196]   --->   Operation 130 'store' 'store_ln196' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%f2_4_addr = getelementptr i32 %f2_4, i64 0, i64 %zext_ln192" [src/srcnn.cpp:196]   --->   Operation 131 'getelementptr' 'f2_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.67ns)   --->   "%store_ln196 = store i32 %select_ln196_4, i2 %f2_4_addr" [src/srcnn.cpp:196]   --->   Operation 132 'store' 'store_ln196' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%f2_5_addr = getelementptr i32 %f2_5, i64 0, i64 %zext_ln192" [src/srcnn.cpp:196]   --->   Operation 133 'getelementptr' 'f2_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.67ns)   --->   "%store_ln196 = store i32 %select_ln196_5, i2 %f2_5_addr" [src/srcnn.cpp:196]   --->   Operation 134 'store' 'store_ln196' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%f2_6_addr = getelementptr i32 %f2_6, i64 0, i64 %zext_ln192" [src/srcnn.cpp:196]   --->   Operation 135 'getelementptr' 'f2_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.67ns)   --->   "%store_ln196 = store i32 %select_ln196_6, i2 %f2_6_addr" [src/srcnn.cpp:196]   --->   Operation 136 'store' 'store_ln196' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%f2_7_addr = getelementptr i32 %f2_7, i64 0, i64 %zext_ln192" [src/srcnn.cpp:196]   --->   Operation 137 'getelementptr' 'f2_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.67ns)   --->   "%store_ln196 = store i32 %select_ln196_7, i2 %f2_7_addr" [src/srcnn.cpp:196]   --->   Operation 138 'store' 'store_ln196' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln192 = br void %for.body97.i.i" [src/srcnn.cpp:192]   --->   Operation 139 'br' 'br_ln192' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ f2_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ f2_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ f2_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ f2_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ f2_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ f2_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ f2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ f2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ acc2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ acc2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ acc2_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ acc2_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ acc2_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ acc2_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ acc2_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ acc2_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
n2_1                    (alloca           ) [ 0100]
store_ln0               (store            ) [ 0000]
br_ln0                  (br               ) [ 0000]
n2                      (load             ) [ 0000]
tmp                     (bitselect        ) [ 0110]
br_ln192                (br               ) [ 0000]
lshr_ln1                (partselect       ) [ 0000]
zext_ln192              (zext             ) [ 0111]
acc2_addr               (getelementptr    ) [ 0110]
acc2_1_addr             (getelementptr    ) [ 0110]
acc2_2_addr             (getelementptr    ) [ 0110]
acc2_3_addr             (getelementptr    ) [ 0110]
acc2_4_addr             (getelementptr    ) [ 0110]
acc2_5_addr             (getelementptr    ) [ 0110]
acc2_6_addr             (getelementptr    ) [ 0110]
acc2_7_addr             (getelementptr    ) [ 0110]
add_ln192               (add              ) [ 0000]
store_ln192             (store            ) [ 0000]
t                       (load             ) [ 0101]
acc2_1_load             (load             ) [ 0101]
acc2_2_load             (load             ) [ 0101]
acc2_3_load             (load             ) [ 0101]
acc2_4_load             (load             ) [ 0101]
acc2_5_load             (load             ) [ 0101]
acc2_6_load             (load             ) [ 0101]
t_1                     (load             ) [ 0101]
specpipeline_ln193      (specpipeline     ) [ 0000]
speclooptripcount_ln192 (speclooptripcount) [ 0000]
specloopname_ln192      (specloopname     ) [ 0000]
bitcast_ln196           (bitcast          ) [ 0000]
tmp_1                   (partselect       ) [ 0000]
trunc_ln196             (trunc            ) [ 0000]
icmp_ln196              (icmp             ) [ 0000]
icmp_ln196_1            (icmp             ) [ 0000]
or_ln196                (or               ) [ 0000]
tmp_2                   (fcmp             ) [ 0000]
and_ln196               (and              ) [ 0000]
select_ln196            (select           ) [ 0000]
bitcast_ln196_1         (bitcast          ) [ 0000]
tmp_3                   (partselect       ) [ 0000]
trunc_ln196_1           (trunc            ) [ 0000]
icmp_ln196_2            (icmp             ) [ 0000]
icmp_ln196_3            (icmp             ) [ 0000]
or_ln196_1              (or               ) [ 0000]
tmp_4                   (fcmp             ) [ 0000]
and_ln196_1             (and              ) [ 0000]
select_ln196_1          (select           ) [ 0000]
bitcast_ln196_2         (bitcast          ) [ 0000]
tmp_5                   (partselect       ) [ 0000]
trunc_ln196_2           (trunc            ) [ 0000]
icmp_ln196_4            (icmp             ) [ 0000]
icmp_ln196_5            (icmp             ) [ 0000]
or_ln196_2              (or               ) [ 0000]
tmp_6                   (fcmp             ) [ 0000]
and_ln196_2             (and              ) [ 0000]
select_ln196_2          (select           ) [ 0000]
bitcast_ln196_3         (bitcast          ) [ 0000]
tmp_7                   (partselect       ) [ 0000]
trunc_ln196_3           (trunc            ) [ 0000]
icmp_ln196_6            (icmp             ) [ 0000]
icmp_ln196_7            (icmp             ) [ 0000]
or_ln196_3              (or               ) [ 0000]
tmp_8                   (fcmp             ) [ 0000]
and_ln196_3             (and              ) [ 0000]
select_ln196_3          (select           ) [ 0000]
bitcast_ln196_4         (bitcast          ) [ 0000]
tmp_9                   (partselect       ) [ 0000]
trunc_ln196_4           (trunc            ) [ 0000]
icmp_ln196_8            (icmp             ) [ 0000]
icmp_ln196_9            (icmp             ) [ 0000]
or_ln196_4              (or               ) [ 0000]
tmp_s                   (fcmp             ) [ 0000]
and_ln196_4             (and              ) [ 0000]
select_ln196_4          (select           ) [ 0000]
bitcast_ln196_5         (bitcast          ) [ 0000]
tmp_10                  (partselect       ) [ 0000]
trunc_ln196_5           (trunc            ) [ 0000]
icmp_ln196_10           (icmp             ) [ 0000]
icmp_ln196_11           (icmp             ) [ 0000]
or_ln196_5              (or               ) [ 0000]
tmp_11                  (fcmp             ) [ 0000]
and_ln196_5             (and              ) [ 0000]
select_ln196_5          (select           ) [ 0000]
bitcast_ln196_6         (bitcast          ) [ 0000]
tmp_12                  (partselect       ) [ 0000]
trunc_ln196_6           (trunc            ) [ 0000]
icmp_ln196_12           (icmp             ) [ 0000]
icmp_ln196_13           (icmp             ) [ 0000]
or_ln196_6              (or               ) [ 0000]
tmp_13                  (fcmp             ) [ 0000]
and_ln196_6             (and              ) [ 0000]
select_ln196_6          (select           ) [ 0000]
bitcast_ln196_7         (bitcast          ) [ 0000]
tmp_14                  (partselect       ) [ 0000]
trunc_ln196_7           (trunc            ) [ 0000]
icmp_ln196_14           (icmp             ) [ 0000]
icmp_ln196_15           (icmp             ) [ 0000]
or_ln196_7              (or               ) [ 0000]
tmp_15                  (fcmp             ) [ 0000]
and_ln196_7             (and              ) [ 0000]
select_ln196_7          (select           ) [ 0000]
f2_addr                 (getelementptr    ) [ 0000]
store_ln196             (store            ) [ 0000]
f2_1_addr               (getelementptr    ) [ 0000]
store_ln196             (store            ) [ 0000]
f2_2_addr               (getelementptr    ) [ 0000]
store_ln196             (store            ) [ 0000]
f2_3_addr               (getelementptr    ) [ 0000]
store_ln196             (store            ) [ 0000]
f2_4_addr               (getelementptr    ) [ 0000]
store_ln196             (store            ) [ 0000]
f2_5_addr               (getelementptr    ) [ 0000]
store_ln196             (store            ) [ 0000]
f2_6_addr               (getelementptr    ) [ 0000]
store_ln196             (store            ) [ 0000]
f2_7_addr               (getelementptr    ) [ 0000]
store_ln196             (store            ) [ 0000]
br_ln192                (br               ) [ 0000]
ret_ln0                 (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="f2_7">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f2_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="f2_6">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f2_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="f2_5">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f2_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="f2_4">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f2_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="f2_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f2_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="f2_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f2_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="f2_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f2_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="f2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="acc2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="acc2_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc2_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="acc2_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc2_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="acc2_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc2_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="acc2_4">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc2_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="acc2_5">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc2_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="acc2_6">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc2_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="acc2_7">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc2_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i6.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="n2_1_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n2_1/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="acc2_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="2" slack="0"/>
<pin id="86" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc2_addr/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="2" slack="0"/>
<pin id="91" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="acc2_1_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="2" slack="0"/>
<pin id="99" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc2_1_addr/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="2" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc2_1_load/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="acc2_2_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="2" slack="0"/>
<pin id="112" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc2_2_addr/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_access_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="2" slack="0"/>
<pin id="117" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc2_2_load/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="acc2_3_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="2" slack="0"/>
<pin id="125" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc2_3_addr/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="2" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc2_3_load/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="acc2_4_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="2" slack="0"/>
<pin id="138" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc2_4_addr/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_access_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="2" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc2_4_load/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="acc2_5_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="2" slack="0"/>
<pin id="151" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc2_5_addr/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="2" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc2_5_load/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="acc2_6_addr_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="2" slack="0"/>
<pin id="164" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc2_6_addr/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_access_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="2" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc2_6_load/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="acc2_7_addr_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="2" slack="0"/>
<pin id="177" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc2_7_addr/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_access_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="2" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_1/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="f2_addr_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="2" slack="2"/>
<pin id="190" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="f2_addr/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="store_ln196_access_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="2" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="0"/>
<pin id="196" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln196/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="f2_1_addr_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="2" slack="2"/>
<pin id="203" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="f2_1_addr/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="store_ln196_access_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="2" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln196/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="f2_2_addr_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="2" slack="2"/>
<pin id="216" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="f2_2_addr/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="store_ln196_access_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="2" slack="0"/>
<pin id="221" dir="0" index="1" bw="32" slack="0"/>
<pin id="222" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln196/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="f2_3_addr_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="2" slack="2"/>
<pin id="229" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="f2_3_addr/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="store_ln196_access_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="2" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="0"/>
<pin id="235" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln196/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="f2_4_addr_gep_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="2" slack="2"/>
<pin id="242" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="f2_4_addr/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="store_ln196_access_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="2" slack="0"/>
<pin id="247" dir="0" index="1" bw="32" slack="0"/>
<pin id="248" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln196/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="f2_5_addr_gep_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="2" slack="2"/>
<pin id="255" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="f2_5_addr/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="store_ln196_access_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="2" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="0"/>
<pin id="261" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="262" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln196/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="f2_6_addr_gep_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="2" slack="2"/>
<pin id="268" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="f2_6_addr/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="store_ln196_access_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="2" slack="0"/>
<pin id="273" dir="0" index="1" bw="32" slack="0"/>
<pin id="274" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln196/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="f2_7_addr_gep_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="0" index="2" bw="2" slack="2"/>
<pin id="281" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="f2_7_addr/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="store_ln196_access_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="2" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="0"/>
<pin id="287" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln196/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="0"/>
<pin id="293" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="grp_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="0" index="1" bw="32" slack="0"/>
<pin id="299" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="0" index="1" bw="32" slack="0"/>
<pin id="305" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="grp_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="0"/>
<pin id="311" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="grp_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="0" index="1" bw="32" slack="0"/>
<pin id="317" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="grp_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="0"/>
<pin id="322" dir="0" index="1" bw="32" slack="0"/>
<pin id="323" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_11/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="grp_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="0"/>
<pin id="328" dir="0" index="1" bw="32" slack="0"/>
<pin id="329" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_13/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="grp_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="0"/>
<pin id="334" dir="0" index="1" bw="32" slack="0"/>
<pin id="335" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_15/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="store_ln0_store_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="6" slack="0"/>
<pin id="341" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="n2_load_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="6" slack="0"/>
<pin id="345" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n2/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="6" slack="0"/>
<pin id="349" dir="0" index="2" bw="4" slack="0"/>
<pin id="350" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="lshr_ln1_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="2" slack="0"/>
<pin id="356" dir="0" index="1" bw="6" slack="0"/>
<pin id="357" dir="0" index="2" bw="3" slack="0"/>
<pin id="358" dir="0" index="3" bw="4" slack="0"/>
<pin id="359" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln1/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="zext_ln192_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="2" slack="0"/>
<pin id="366" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln192/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="add_ln192_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="6" slack="0"/>
<pin id="378" dir="0" index="1" bw="5" slack="0"/>
<pin id="379" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln192/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="store_ln192_store_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="6" slack="0"/>
<pin id="384" dir="0" index="1" bw="6" slack="0"/>
<pin id="385" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln192/1 "/>
</bind>
</comp>

<comp id="387" class="1004" name="bitcast_ln196_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="1"/>
<pin id="389" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln196/3 "/>
</bind>
</comp>

<comp id="390" class="1004" name="tmp_1_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="8" slack="0"/>
<pin id="392" dir="0" index="1" bw="32" slack="0"/>
<pin id="393" dir="0" index="2" bw="6" slack="0"/>
<pin id="394" dir="0" index="3" bw="6" slack="0"/>
<pin id="395" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="400" class="1004" name="trunc_ln196_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="0"/>
<pin id="402" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln196/3 "/>
</bind>
</comp>

<comp id="404" class="1004" name="icmp_ln196_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="8" slack="0"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln196/3 "/>
</bind>
</comp>

<comp id="410" class="1004" name="icmp_ln196_1_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="23" slack="0"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln196_1/3 "/>
</bind>
</comp>

<comp id="416" class="1004" name="or_ln196_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln196/3 "/>
</bind>
</comp>

<comp id="422" class="1004" name="and_ln196_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln196/3 "/>
</bind>
</comp>

<comp id="428" class="1004" name="select_ln196_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="32" slack="1"/>
<pin id="431" dir="0" index="2" bw="32" slack="0"/>
<pin id="432" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln196/3 "/>
</bind>
</comp>

<comp id="436" class="1004" name="bitcast_ln196_1_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="1"/>
<pin id="438" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln196_1/3 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_3_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="8" slack="0"/>
<pin id="441" dir="0" index="1" bw="32" slack="0"/>
<pin id="442" dir="0" index="2" bw="6" slack="0"/>
<pin id="443" dir="0" index="3" bw="6" slack="0"/>
<pin id="444" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="449" class="1004" name="trunc_ln196_1_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="0"/>
<pin id="451" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln196_1/3 "/>
</bind>
</comp>

<comp id="453" class="1004" name="icmp_ln196_2_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="8" slack="0"/>
<pin id="455" dir="0" index="1" bw="1" slack="0"/>
<pin id="456" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln196_2/3 "/>
</bind>
</comp>

<comp id="459" class="1004" name="icmp_ln196_3_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="23" slack="0"/>
<pin id="461" dir="0" index="1" bw="1" slack="0"/>
<pin id="462" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln196_3/3 "/>
</bind>
</comp>

<comp id="465" class="1004" name="or_ln196_1_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="0"/>
<pin id="467" dir="0" index="1" bw="1" slack="0"/>
<pin id="468" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln196_1/3 "/>
</bind>
</comp>

<comp id="471" class="1004" name="and_ln196_1_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="0"/>
<pin id="473" dir="0" index="1" bw="1" slack="0"/>
<pin id="474" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln196_1/3 "/>
</bind>
</comp>

<comp id="477" class="1004" name="select_ln196_1_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="0"/>
<pin id="479" dir="0" index="1" bw="32" slack="1"/>
<pin id="480" dir="0" index="2" bw="32" slack="0"/>
<pin id="481" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln196_1/3 "/>
</bind>
</comp>

<comp id="485" class="1004" name="bitcast_ln196_2_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="1"/>
<pin id="487" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln196_2/3 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tmp_5_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="8" slack="0"/>
<pin id="490" dir="0" index="1" bw="32" slack="0"/>
<pin id="491" dir="0" index="2" bw="6" slack="0"/>
<pin id="492" dir="0" index="3" bw="6" slack="0"/>
<pin id="493" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="498" class="1004" name="trunc_ln196_2_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="0"/>
<pin id="500" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln196_2/3 "/>
</bind>
</comp>

<comp id="502" class="1004" name="icmp_ln196_4_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="8" slack="0"/>
<pin id="504" dir="0" index="1" bw="1" slack="0"/>
<pin id="505" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln196_4/3 "/>
</bind>
</comp>

<comp id="508" class="1004" name="icmp_ln196_5_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="23" slack="0"/>
<pin id="510" dir="0" index="1" bw="1" slack="0"/>
<pin id="511" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln196_5/3 "/>
</bind>
</comp>

<comp id="514" class="1004" name="or_ln196_2_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="0" index="1" bw="1" slack="0"/>
<pin id="517" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln196_2/3 "/>
</bind>
</comp>

<comp id="520" class="1004" name="and_ln196_2_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="0" index="1" bw="1" slack="0"/>
<pin id="523" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln196_2/3 "/>
</bind>
</comp>

<comp id="526" class="1004" name="select_ln196_2_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="0"/>
<pin id="528" dir="0" index="1" bw="32" slack="1"/>
<pin id="529" dir="0" index="2" bw="32" slack="0"/>
<pin id="530" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln196_2/3 "/>
</bind>
</comp>

<comp id="534" class="1004" name="bitcast_ln196_3_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="1"/>
<pin id="536" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln196_3/3 "/>
</bind>
</comp>

<comp id="537" class="1004" name="tmp_7_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="8" slack="0"/>
<pin id="539" dir="0" index="1" bw="32" slack="0"/>
<pin id="540" dir="0" index="2" bw="6" slack="0"/>
<pin id="541" dir="0" index="3" bw="6" slack="0"/>
<pin id="542" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="547" class="1004" name="trunc_ln196_3_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="32" slack="0"/>
<pin id="549" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln196_3/3 "/>
</bind>
</comp>

<comp id="551" class="1004" name="icmp_ln196_6_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="8" slack="0"/>
<pin id="553" dir="0" index="1" bw="1" slack="0"/>
<pin id="554" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln196_6/3 "/>
</bind>
</comp>

<comp id="557" class="1004" name="icmp_ln196_7_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="23" slack="0"/>
<pin id="559" dir="0" index="1" bw="1" slack="0"/>
<pin id="560" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln196_7/3 "/>
</bind>
</comp>

<comp id="563" class="1004" name="or_ln196_3_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="0"/>
<pin id="565" dir="0" index="1" bw="1" slack="0"/>
<pin id="566" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln196_3/3 "/>
</bind>
</comp>

<comp id="569" class="1004" name="and_ln196_3_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="0"/>
<pin id="571" dir="0" index="1" bw="1" slack="0"/>
<pin id="572" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln196_3/3 "/>
</bind>
</comp>

<comp id="575" class="1004" name="select_ln196_3_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="0"/>
<pin id="577" dir="0" index="1" bw="32" slack="1"/>
<pin id="578" dir="0" index="2" bw="32" slack="0"/>
<pin id="579" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln196_3/3 "/>
</bind>
</comp>

<comp id="583" class="1004" name="bitcast_ln196_4_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="32" slack="1"/>
<pin id="585" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln196_4/3 "/>
</bind>
</comp>

<comp id="586" class="1004" name="tmp_9_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="8" slack="0"/>
<pin id="588" dir="0" index="1" bw="32" slack="0"/>
<pin id="589" dir="0" index="2" bw="6" slack="0"/>
<pin id="590" dir="0" index="3" bw="6" slack="0"/>
<pin id="591" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="596" class="1004" name="trunc_ln196_4_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="32" slack="0"/>
<pin id="598" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln196_4/3 "/>
</bind>
</comp>

<comp id="600" class="1004" name="icmp_ln196_8_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="8" slack="0"/>
<pin id="602" dir="0" index="1" bw="1" slack="0"/>
<pin id="603" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln196_8/3 "/>
</bind>
</comp>

<comp id="606" class="1004" name="icmp_ln196_9_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="23" slack="0"/>
<pin id="608" dir="0" index="1" bw="1" slack="0"/>
<pin id="609" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln196_9/3 "/>
</bind>
</comp>

<comp id="612" class="1004" name="or_ln196_4_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="1" slack="0"/>
<pin id="614" dir="0" index="1" bw="1" slack="0"/>
<pin id="615" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln196_4/3 "/>
</bind>
</comp>

<comp id="618" class="1004" name="and_ln196_4_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="1" slack="0"/>
<pin id="620" dir="0" index="1" bw="1" slack="0"/>
<pin id="621" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln196_4/3 "/>
</bind>
</comp>

<comp id="624" class="1004" name="select_ln196_4_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="0"/>
<pin id="626" dir="0" index="1" bw="32" slack="1"/>
<pin id="627" dir="0" index="2" bw="32" slack="0"/>
<pin id="628" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln196_4/3 "/>
</bind>
</comp>

<comp id="632" class="1004" name="bitcast_ln196_5_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="32" slack="1"/>
<pin id="634" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln196_5/3 "/>
</bind>
</comp>

<comp id="635" class="1004" name="tmp_10_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="8" slack="0"/>
<pin id="637" dir="0" index="1" bw="32" slack="0"/>
<pin id="638" dir="0" index="2" bw="6" slack="0"/>
<pin id="639" dir="0" index="3" bw="6" slack="0"/>
<pin id="640" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/3 "/>
</bind>
</comp>

<comp id="645" class="1004" name="trunc_ln196_5_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="32" slack="0"/>
<pin id="647" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln196_5/3 "/>
</bind>
</comp>

<comp id="649" class="1004" name="icmp_ln196_10_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="8" slack="0"/>
<pin id="651" dir="0" index="1" bw="1" slack="0"/>
<pin id="652" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln196_10/3 "/>
</bind>
</comp>

<comp id="655" class="1004" name="icmp_ln196_11_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="23" slack="0"/>
<pin id="657" dir="0" index="1" bw="1" slack="0"/>
<pin id="658" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln196_11/3 "/>
</bind>
</comp>

<comp id="661" class="1004" name="or_ln196_5_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="1" slack="0"/>
<pin id="663" dir="0" index="1" bw="1" slack="0"/>
<pin id="664" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln196_5/3 "/>
</bind>
</comp>

<comp id="667" class="1004" name="and_ln196_5_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="1" slack="0"/>
<pin id="669" dir="0" index="1" bw="1" slack="0"/>
<pin id="670" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln196_5/3 "/>
</bind>
</comp>

<comp id="673" class="1004" name="select_ln196_5_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="1" slack="0"/>
<pin id="675" dir="0" index="1" bw="32" slack="1"/>
<pin id="676" dir="0" index="2" bw="32" slack="0"/>
<pin id="677" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln196_5/3 "/>
</bind>
</comp>

<comp id="681" class="1004" name="bitcast_ln196_6_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="32" slack="1"/>
<pin id="683" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln196_6/3 "/>
</bind>
</comp>

<comp id="684" class="1004" name="tmp_12_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="8" slack="0"/>
<pin id="686" dir="0" index="1" bw="32" slack="0"/>
<pin id="687" dir="0" index="2" bw="6" slack="0"/>
<pin id="688" dir="0" index="3" bw="6" slack="0"/>
<pin id="689" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/3 "/>
</bind>
</comp>

<comp id="694" class="1004" name="trunc_ln196_6_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="32" slack="0"/>
<pin id="696" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln196_6/3 "/>
</bind>
</comp>

<comp id="698" class="1004" name="icmp_ln196_12_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="8" slack="0"/>
<pin id="700" dir="0" index="1" bw="1" slack="0"/>
<pin id="701" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln196_12/3 "/>
</bind>
</comp>

<comp id="704" class="1004" name="icmp_ln196_13_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="23" slack="0"/>
<pin id="706" dir="0" index="1" bw="1" slack="0"/>
<pin id="707" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln196_13/3 "/>
</bind>
</comp>

<comp id="710" class="1004" name="or_ln196_6_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="1" slack="0"/>
<pin id="712" dir="0" index="1" bw="1" slack="0"/>
<pin id="713" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln196_6/3 "/>
</bind>
</comp>

<comp id="716" class="1004" name="and_ln196_6_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="1" slack="0"/>
<pin id="718" dir="0" index="1" bw="1" slack="0"/>
<pin id="719" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln196_6/3 "/>
</bind>
</comp>

<comp id="722" class="1004" name="select_ln196_6_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="1" slack="0"/>
<pin id="724" dir="0" index="1" bw="32" slack="1"/>
<pin id="725" dir="0" index="2" bw="32" slack="0"/>
<pin id="726" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln196_6/3 "/>
</bind>
</comp>

<comp id="730" class="1004" name="bitcast_ln196_7_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="32" slack="1"/>
<pin id="732" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln196_7/3 "/>
</bind>
</comp>

<comp id="733" class="1004" name="tmp_14_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="8" slack="0"/>
<pin id="735" dir="0" index="1" bw="32" slack="0"/>
<pin id="736" dir="0" index="2" bw="6" slack="0"/>
<pin id="737" dir="0" index="3" bw="6" slack="0"/>
<pin id="738" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/3 "/>
</bind>
</comp>

<comp id="743" class="1004" name="trunc_ln196_7_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="32" slack="0"/>
<pin id="745" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln196_7/3 "/>
</bind>
</comp>

<comp id="747" class="1004" name="icmp_ln196_14_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="8" slack="0"/>
<pin id="749" dir="0" index="1" bw="1" slack="0"/>
<pin id="750" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln196_14/3 "/>
</bind>
</comp>

<comp id="753" class="1004" name="icmp_ln196_15_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="23" slack="0"/>
<pin id="755" dir="0" index="1" bw="1" slack="0"/>
<pin id="756" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln196_15/3 "/>
</bind>
</comp>

<comp id="759" class="1004" name="or_ln196_7_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="1" slack="0"/>
<pin id="761" dir="0" index="1" bw="1" slack="0"/>
<pin id="762" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln196_7/3 "/>
</bind>
</comp>

<comp id="765" class="1004" name="and_ln196_7_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="1" slack="0"/>
<pin id="767" dir="0" index="1" bw="1" slack="0"/>
<pin id="768" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln196_7/3 "/>
</bind>
</comp>

<comp id="771" class="1004" name="select_ln196_7_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="1" slack="0"/>
<pin id="773" dir="0" index="1" bw="32" slack="1"/>
<pin id="774" dir="0" index="2" bw="32" slack="0"/>
<pin id="775" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln196_7/3 "/>
</bind>
</comp>

<comp id="779" class="1005" name="n2_1_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="6" slack="0"/>
<pin id="781" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="n2_1 "/>
</bind>
</comp>

<comp id="786" class="1005" name="tmp_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="1" slack="1"/>
<pin id="788" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="790" class="1005" name="zext_ln192_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="64" slack="2"/>
<pin id="792" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln192 "/>
</bind>
</comp>

<comp id="802" class="1005" name="acc2_addr_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="2" slack="1"/>
<pin id="804" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="acc2_addr "/>
</bind>
</comp>

<comp id="807" class="1005" name="acc2_1_addr_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="2" slack="1"/>
<pin id="809" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="acc2_1_addr "/>
</bind>
</comp>

<comp id="812" class="1005" name="acc2_2_addr_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="2" slack="1"/>
<pin id="814" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="acc2_2_addr "/>
</bind>
</comp>

<comp id="817" class="1005" name="acc2_3_addr_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="2" slack="1"/>
<pin id="819" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="acc2_3_addr "/>
</bind>
</comp>

<comp id="822" class="1005" name="acc2_4_addr_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="2" slack="1"/>
<pin id="824" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="acc2_4_addr "/>
</bind>
</comp>

<comp id="827" class="1005" name="acc2_5_addr_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="2" slack="1"/>
<pin id="829" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="acc2_5_addr "/>
</bind>
</comp>

<comp id="832" class="1005" name="acc2_6_addr_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="2" slack="1"/>
<pin id="834" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="acc2_6_addr "/>
</bind>
</comp>

<comp id="837" class="1005" name="acc2_7_addr_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="2" slack="1"/>
<pin id="839" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="acc2_7_addr "/>
</bind>
</comp>

<comp id="842" class="1005" name="t_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="32" slack="1"/>
<pin id="844" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t "/>
</bind>
</comp>

<comp id="849" class="1005" name="acc2_1_load_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="32" slack="1"/>
<pin id="851" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc2_1_load "/>
</bind>
</comp>

<comp id="856" class="1005" name="acc2_2_load_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="32" slack="1"/>
<pin id="858" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc2_2_load "/>
</bind>
</comp>

<comp id="863" class="1005" name="acc2_3_load_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="32" slack="1"/>
<pin id="865" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc2_3_load "/>
</bind>
</comp>

<comp id="870" class="1005" name="acc2_4_load_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="32" slack="1"/>
<pin id="872" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc2_4_load "/>
</bind>
</comp>

<comp id="877" class="1005" name="acc2_5_load_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="32" slack="1"/>
<pin id="879" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc2_5_load "/>
</bind>
</comp>

<comp id="884" class="1005" name="acc2_6_load_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="32" slack="1"/>
<pin id="886" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc2_6_load "/>
</bind>
</comp>

<comp id="891" class="1005" name="t_1_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="32" slack="1"/>
<pin id="893" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="32" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="87"><net_src comp="16" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="46" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="82" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="100"><net_src comp="18" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="46" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="95" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="113"><net_src comp="20" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="46" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="108" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="126"><net_src comp="22" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="46" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="121" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="139"><net_src comp="24" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="46" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="134" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="152"><net_src comp="26" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="46" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="147" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="165"><net_src comp="28" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="46" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="160" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="178"><net_src comp="30" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="46" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="185"><net_src comp="173" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="191"><net_src comp="14" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="46" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="198"><net_src comp="186" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="204"><net_src comp="12" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="46" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="211"><net_src comp="199" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="217"><net_src comp="10" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="46" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="224"><net_src comp="212" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="230"><net_src comp="8" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="46" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="237"><net_src comp="225" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="243"><net_src comp="6" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="46" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="250"><net_src comp="238" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="256"><net_src comp="4" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="46" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="263"><net_src comp="251" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="269"><net_src comp="2" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="46" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="276"><net_src comp="264" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="282"><net_src comp="0" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="46" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="289"><net_src comp="277" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="294"><net_src comp="89" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="50" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="102" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="50" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="115" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="50" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="128" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="50" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="141" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="50" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="154" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="50" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="167" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="50" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="180" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="50" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="34" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="351"><net_src comp="36" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="343" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="353"><net_src comp="38" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="360"><net_src comp="40" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="343" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="362"><net_src comp="42" pin="0"/><net_sink comp="354" pin=2"/></net>

<net id="363"><net_src comp="44" pin="0"/><net_sink comp="354" pin=3"/></net>

<net id="367"><net_src comp="354" pin="4"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="369"><net_src comp="364" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="370"><net_src comp="364" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="371"><net_src comp="364" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="372"><net_src comp="364" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="373"><net_src comp="364" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="374"><net_src comp="364" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="375"><net_src comp="364" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="380"><net_src comp="343" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="48" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="376" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="396"><net_src comp="68" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="397"><net_src comp="387" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="398"><net_src comp="70" pin="0"/><net_sink comp="390" pin=2"/></net>

<net id="399"><net_src comp="72" pin="0"/><net_sink comp="390" pin=3"/></net>

<net id="403"><net_src comp="387" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="408"><net_src comp="390" pin="4"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="74" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="400" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="76" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="410" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="404" pin="2"/><net_sink comp="416" pin=1"/></net>

<net id="426"><net_src comp="416" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="290" pin="2"/><net_sink comp="422" pin=1"/></net>

<net id="433"><net_src comp="422" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="434"><net_src comp="50" pin="0"/><net_sink comp="428" pin=2"/></net>

<net id="435"><net_src comp="428" pin="3"/><net_sink comp="193" pin=1"/></net>

<net id="445"><net_src comp="68" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="446"><net_src comp="436" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="447"><net_src comp="70" pin="0"/><net_sink comp="439" pin=2"/></net>

<net id="448"><net_src comp="72" pin="0"/><net_sink comp="439" pin=3"/></net>

<net id="452"><net_src comp="436" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="457"><net_src comp="439" pin="4"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="74" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="463"><net_src comp="449" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="76" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="469"><net_src comp="459" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="453" pin="2"/><net_sink comp="465" pin=1"/></net>

<net id="475"><net_src comp="465" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="296" pin="2"/><net_sink comp="471" pin=1"/></net>

<net id="482"><net_src comp="471" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="483"><net_src comp="50" pin="0"/><net_sink comp="477" pin=2"/></net>

<net id="484"><net_src comp="477" pin="3"/><net_sink comp="206" pin=1"/></net>

<net id="494"><net_src comp="68" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="495"><net_src comp="485" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="496"><net_src comp="70" pin="0"/><net_sink comp="488" pin=2"/></net>

<net id="497"><net_src comp="72" pin="0"/><net_sink comp="488" pin=3"/></net>

<net id="501"><net_src comp="485" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="506"><net_src comp="488" pin="4"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="74" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="512"><net_src comp="498" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="76" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="518"><net_src comp="508" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="502" pin="2"/><net_sink comp="514" pin=1"/></net>

<net id="524"><net_src comp="514" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="302" pin="2"/><net_sink comp="520" pin=1"/></net>

<net id="531"><net_src comp="520" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="532"><net_src comp="50" pin="0"/><net_sink comp="526" pin=2"/></net>

<net id="533"><net_src comp="526" pin="3"/><net_sink comp="219" pin=1"/></net>

<net id="543"><net_src comp="68" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="544"><net_src comp="534" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="545"><net_src comp="70" pin="0"/><net_sink comp="537" pin=2"/></net>

<net id="546"><net_src comp="72" pin="0"/><net_sink comp="537" pin=3"/></net>

<net id="550"><net_src comp="534" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="555"><net_src comp="537" pin="4"/><net_sink comp="551" pin=0"/></net>

<net id="556"><net_src comp="74" pin="0"/><net_sink comp="551" pin=1"/></net>

<net id="561"><net_src comp="547" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="76" pin="0"/><net_sink comp="557" pin=1"/></net>

<net id="567"><net_src comp="557" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="551" pin="2"/><net_sink comp="563" pin=1"/></net>

<net id="573"><net_src comp="563" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="308" pin="2"/><net_sink comp="569" pin=1"/></net>

<net id="580"><net_src comp="569" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="581"><net_src comp="50" pin="0"/><net_sink comp="575" pin=2"/></net>

<net id="582"><net_src comp="575" pin="3"/><net_sink comp="232" pin=1"/></net>

<net id="592"><net_src comp="68" pin="0"/><net_sink comp="586" pin=0"/></net>

<net id="593"><net_src comp="583" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="594"><net_src comp="70" pin="0"/><net_sink comp="586" pin=2"/></net>

<net id="595"><net_src comp="72" pin="0"/><net_sink comp="586" pin=3"/></net>

<net id="599"><net_src comp="583" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="604"><net_src comp="586" pin="4"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="74" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="610"><net_src comp="596" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="76" pin="0"/><net_sink comp="606" pin=1"/></net>

<net id="616"><net_src comp="606" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="600" pin="2"/><net_sink comp="612" pin=1"/></net>

<net id="622"><net_src comp="612" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="314" pin="2"/><net_sink comp="618" pin=1"/></net>

<net id="629"><net_src comp="618" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="630"><net_src comp="50" pin="0"/><net_sink comp="624" pin=2"/></net>

<net id="631"><net_src comp="624" pin="3"/><net_sink comp="245" pin=1"/></net>

<net id="641"><net_src comp="68" pin="0"/><net_sink comp="635" pin=0"/></net>

<net id="642"><net_src comp="632" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="643"><net_src comp="70" pin="0"/><net_sink comp="635" pin=2"/></net>

<net id="644"><net_src comp="72" pin="0"/><net_sink comp="635" pin=3"/></net>

<net id="648"><net_src comp="632" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="653"><net_src comp="635" pin="4"/><net_sink comp="649" pin=0"/></net>

<net id="654"><net_src comp="74" pin="0"/><net_sink comp="649" pin=1"/></net>

<net id="659"><net_src comp="645" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="660"><net_src comp="76" pin="0"/><net_sink comp="655" pin=1"/></net>

<net id="665"><net_src comp="655" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="666"><net_src comp="649" pin="2"/><net_sink comp="661" pin=1"/></net>

<net id="671"><net_src comp="661" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="672"><net_src comp="320" pin="2"/><net_sink comp="667" pin=1"/></net>

<net id="678"><net_src comp="667" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="679"><net_src comp="50" pin="0"/><net_sink comp="673" pin=2"/></net>

<net id="680"><net_src comp="673" pin="3"/><net_sink comp="258" pin=1"/></net>

<net id="690"><net_src comp="68" pin="0"/><net_sink comp="684" pin=0"/></net>

<net id="691"><net_src comp="681" pin="1"/><net_sink comp="684" pin=1"/></net>

<net id="692"><net_src comp="70" pin="0"/><net_sink comp="684" pin=2"/></net>

<net id="693"><net_src comp="72" pin="0"/><net_sink comp="684" pin=3"/></net>

<net id="697"><net_src comp="681" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="702"><net_src comp="684" pin="4"/><net_sink comp="698" pin=0"/></net>

<net id="703"><net_src comp="74" pin="0"/><net_sink comp="698" pin=1"/></net>

<net id="708"><net_src comp="694" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="709"><net_src comp="76" pin="0"/><net_sink comp="704" pin=1"/></net>

<net id="714"><net_src comp="704" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="715"><net_src comp="698" pin="2"/><net_sink comp="710" pin=1"/></net>

<net id="720"><net_src comp="710" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="721"><net_src comp="326" pin="2"/><net_sink comp="716" pin=1"/></net>

<net id="727"><net_src comp="716" pin="2"/><net_sink comp="722" pin=0"/></net>

<net id="728"><net_src comp="50" pin="0"/><net_sink comp="722" pin=2"/></net>

<net id="729"><net_src comp="722" pin="3"/><net_sink comp="271" pin=1"/></net>

<net id="739"><net_src comp="68" pin="0"/><net_sink comp="733" pin=0"/></net>

<net id="740"><net_src comp="730" pin="1"/><net_sink comp="733" pin=1"/></net>

<net id="741"><net_src comp="70" pin="0"/><net_sink comp="733" pin=2"/></net>

<net id="742"><net_src comp="72" pin="0"/><net_sink comp="733" pin=3"/></net>

<net id="746"><net_src comp="730" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="751"><net_src comp="733" pin="4"/><net_sink comp="747" pin=0"/></net>

<net id="752"><net_src comp="74" pin="0"/><net_sink comp="747" pin=1"/></net>

<net id="757"><net_src comp="743" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="758"><net_src comp="76" pin="0"/><net_sink comp="753" pin=1"/></net>

<net id="763"><net_src comp="753" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="764"><net_src comp="747" pin="2"/><net_sink comp="759" pin=1"/></net>

<net id="769"><net_src comp="759" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="770"><net_src comp="332" pin="2"/><net_sink comp="765" pin=1"/></net>

<net id="776"><net_src comp="765" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="777"><net_src comp="50" pin="0"/><net_sink comp="771" pin=2"/></net>

<net id="778"><net_src comp="771" pin="3"/><net_sink comp="284" pin=1"/></net>

<net id="782"><net_src comp="78" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="784"><net_src comp="779" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="785"><net_src comp="779" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="789"><net_src comp="346" pin="3"/><net_sink comp="786" pin=0"/></net>

<net id="793"><net_src comp="364" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="795"><net_src comp="790" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="796"><net_src comp="790" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="797"><net_src comp="790" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="798"><net_src comp="790" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="799"><net_src comp="790" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="800"><net_src comp="790" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="801"><net_src comp="790" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="805"><net_src comp="82" pin="3"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="810"><net_src comp="95" pin="3"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="815"><net_src comp="108" pin="3"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="820"><net_src comp="121" pin="3"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="825"><net_src comp="134" pin="3"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="830"><net_src comp="147" pin="3"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="835"><net_src comp="160" pin="3"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="840"><net_src comp="173" pin="3"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="845"><net_src comp="89" pin="3"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="847"><net_src comp="842" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="848"><net_src comp="842" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="852"><net_src comp="102" pin="3"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="854"><net_src comp="849" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="855"><net_src comp="849" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="859"><net_src comp="115" pin="3"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="861"><net_src comp="856" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="862"><net_src comp="856" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="866"><net_src comp="128" pin="3"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="868"><net_src comp="863" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="869"><net_src comp="863" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="873"><net_src comp="141" pin="3"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="875"><net_src comp="870" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="876"><net_src comp="870" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="880"><net_src comp="154" pin="3"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="882"><net_src comp="877" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="883"><net_src comp="877" pin="1"/><net_sink comp="673" pin=1"/></net>

<net id="887"><net_src comp="167" pin="3"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="889"><net_src comp="884" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="890"><net_src comp="884" pin="1"/><net_sink comp="722" pin=1"/></net>

<net id="894"><net_src comp="180" pin="3"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="896"><net_src comp="891" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="897"><net_src comp="891" pin="1"/><net_sink comp="771" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: f2_7 | {3 }
	Port: f2_6 | {3 }
	Port: f2_5 | {3 }
	Port: f2_4 | {3 }
	Port: f2_3 | {3 }
	Port: f2_2 | {3 }
	Port: f2_1 | {3 }
	Port: f2 | {3 }
 - Input state : 
	Port: compute_tile_Loop_ITRowcomp_proc_Pipeline_Conv2_ReLU : acc2 | {1 2 }
	Port: compute_tile_Loop_ITRowcomp_proc_Pipeline_Conv2_ReLU : acc2_1 | {1 2 }
	Port: compute_tile_Loop_ITRowcomp_proc_Pipeline_Conv2_ReLU : acc2_2 | {1 2 }
	Port: compute_tile_Loop_ITRowcomp_proc_Pipeline_Conv2_ReLU : acc2_3 | {1 2 }
	Port: compute_tile_Loop_ITRowcomp_proc_Pipeline_Conv2_ReLU : acc2_4 | {1 2 }
	Port: compute_tile_Loop_ITRowcomp_proc_Pipeline_Conv2_ReLU : acc2_5 | {1 2 }
	Port: compute_tile_Loop_ITRowcomp_proc_Pipeline_Conv2_ReLU : acc2_6 | {1 2 }
	Port: compute_tile_Loop_ITRowcomp_proc_Pipeline_Conv2_ReLU : acc2_7 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		n2 : 1
		tmp : 2
		br_ln192 : 3
		lshr_ln1 : 2
		zext_ln192 : 3
		acc2_addr : 4
		t : 5
		acc2_1_addr : 4
		acc2_1_load : 5
		acc2_2_addr : 4
		acc2_2_load : 5
		acc2_3_addr : 4
		acc2_3_load : 5
		acc2_4_addr : 4
		acc2_4_load : 5
		acc2_5_addr : 4
		acc2_5_load : 5
		acc2_6_addr : 4
		acc2_6_load : 5
		acc2_7_addr : 4
		t_1 : 5
		add_ln192 : 2
		store_ln192 : 3
	State 2
		tmp_2 : 1
		tmp_4 : 1
		tmp_6 : 1
		tmp_8 : 1
		tmp_s : 1
		tmp_11 : 1
		tmp_13 : 1
		tmp_15 : 1
	State 3
		tmp_1 : 1
		trunc_ln196 : 1
		icmp_ln196 : 2
		icmp_ln196_1 : 2
		or_ln196 : 3
		and_ln196 : 3
		select_ln196 : 3
		tmp_3 : 1
		trunc_ln196_1 : 1
		icmp_ln196_2 : 2
		icmp_ln196_3 : 2
		or_ln196_1 : 3
		and_ln196_1 : 3
		select_ln196_1 : 3
		tmp_5 : 1
		trunc_ln196_2 : 1
		icmp_ln196_4 : 2
		icmp_ln196_5 : 2
		or_ln196_2 : 3
		and_ln196_2 : 3
		select_ln196_2 : 3
		tmp_7 : 1
		trunc_ln196_3 : 1
		icmp_ln196_6 : 2
		icmp_ln196_7 : 2
		or_ln196_3 : 3
		and_ln196_3 : 3
		select_ln196_3 : 3
		tmp_9 : 1
		trunc_ln196_4 : 1
		icmp_ln196_8 : 2
		icmp_ln196_9 : 2
		or_ln196_4 : 3
		and_ln196_4 : 3
		select_ln196_4 : 3
		tmp_10 : 1
		trunc_ln196_5 : 1
		icmp_ln196_10 : 2
		icmp_ln196_11 : 2
		or_ln196_5 : 3
		and_ln196_5 : 3
		select_ln196_5 : 3
		tmp_12 : 1
		trunc_ln196_6 : 1
		icmp_ln196_12 : 2
		icmp_ln196_13 : 2
		or_ln196_6 : 3
		and_ln196_6 : 3
		select_ln196_6 : 3
		tmp_14 : 1
		trunc_ln196_7 : 1
		icmp_ln196_14 : 2
		icmp_ln196_15 : 2
		or_ln196_7 : 3
		and_ln196_7 : 3
		select_ln196_7 : 3
		store_ln196 : 4
		store_ln196 : 4
		store_ln196 : 4
		store_ln196 : 4
		store_ln196 : 4
		store_ln196 : 4
		store_ln196 : 4
		store_ln196 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |   icmp_ln196_fu_404   |    0    |    15   |
|          |  icmp_ln196_1_fu_410  |    0    |    30   |
|          |  icmp_ln196_2_fu_453  |    0    |    15   |
|          |  icmp_ln196_3_fu_459  |    0    |    30   |
|          |  icmp_ln196_4_fu_502  |    0    |    15   |
|          |  icmp_ln196_5_fu_508  |    0    |    30   |
|          |  icmp_ln196_6_fu_551  |    0    |    15   |
|   icmp   |  icmp_ln196_7_fu_557  |    0    |    30   |
|          |  icmp_ln196_8_fu_600  |    0    |    15   |
|          |  icmp_ln196_9_fu_606  |    0    |    30   |
|          |  icmp_ln196_10_fu_649 |    0    |    15   |
|          |  icmp_ln196_11_fu_655 |    0    |    30   |
|          |  icmp_ln196_12_fu_698 |    0    |    15   |
|          |  icmp_ln196_13_fu_704 |    0    |    30   |
|          |  icmp_ln196_14_fu_747 |    0    |    15   |
|          |  icmp_ln196_15_fu_753 |    0    |    30   |
|----------|-----------------------|---------|---------|
|          |  select_ln196_fu_428  |    0    |    32   |
|          | select_ln196_1_fu_477 |    0    |    32   |
|          | select_ln196_2_fu_526 |    0    |    32   |
|  select  | select_ln196_3_fu_575 |    0    |    32   |
|          | select_ln196_4_fu_624 |    0    |    32   |
|          | select_ln196_5_fu_673 |    0    |    32   |
|          | select_ln196_6_fu_722 |    0    |    32   |
|          | select_ln196_7_fu_771 |    0    |    32   |
|----------|-----------------------|---------|---------|
|          |    or_ln196_fu_416    |    0    |    2    |
|          |   or_ln196_1_fu_465   |    0    |    2    |
|          |   or_ln196_2_fu_514   |    0    |    2    |
|    or    |   or_ln196_3_fu_563   |    0    |    2    |
|          |   or_ln196_4_fu_612   |    0    |    2    |
|          |   or_ln196_5_fu_661   |    0    |    2    |
|          |   or_ln196_6_fu_710   |    0    |    2    |
|          |   or_ln196_7_fu_759   |    0    |    2    |
|----------|-----------------------|---------|---------|
|          |    and_ln196_fu_422   |    0    |    2    |
|          |   and_ln196_1_fu_471  |    0    |    2    |
|          |   and_ln196_2_fu_520  |    0    |    2    |
|    and   |   and_ln196_3_fu_569  |    0    |    2    |
|          |   and_ln196_4_fu_618  |    0    |    2    |
|          |   and_ln196_5_fu_667  |    0    |    2    |
|          |   and_ln196_6_fu_716  |    0    |    2    |
|          |   and_ln196_7_fu_765  |    0    |    2    |
|----------|-----------------------|---------|---------|
|    add   |    add_ln192_fu_376   |    0    |    13   |
|----------|-----------------------|---------|---------|
|          |       grp_fu_290      |    0    |    0    |
|          |       grp_fu_296      |    0    |    0    |
|          |       grp_fu_302      |    0    |    0    |
|   fcmp   |       grp_fu_308      |    0    |    0    |
|          |       grp_fu_314      |    0    |    0    |
|          |       grp_fu_320      |    0    |    0    |
|          |       grp_fu_326      |    0    |    0    |
|          |       grp_fu_332      |    0    |    0    |
|----------|-----------------------|---------|---------|
| bitselect|       tmp_fu_346      |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |    lshr_ln1_fu_354    |    0    |    0    |
|          |      tmp_1_fu_390     |    0    |    0    |
|          |      tmp_3_fu_439     |    0    |    0    |
|          |      tmp_5_fu_488     |    0    |    0    |
|partselect|      tmp_7_fu_537     |    0    |    0    |
|          |      tmp_9_fu_586     |    0    |    0    |
|          |     tmp_10_fu_635     |    0    |    0    |
|          |     tmp_12_fu_684     |    0    |    0    |
|          |     tmp_14_fu_733     |    0    |    0    |
|----------|-----------------------|---------|---------|
|   zext   |   zext_ln192_fu_364   |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |   trunc_ln196_fu_400  |    0    |    0    |
|          |  trunc_ln196_1_fu_449 |    0    |    0    |
|          |  trunc_ln196_2_fu_498 |    0    |    0    |
|   trunc  |  trunc_ln196_3_fu_547 |    0    |    0    |
|          |  trunc_ln196_4_fu_596 |    0    |    0    |
|          |  trunc_ln196_5_fu_645 |    0    |    0    |
|          |  trunc_ln196_6_fu_694 |    0    |    0    |
|          |  trunc_ln196_7_fu_743 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   661   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|acc2_1_addr_reg_807|    2   |
|acc2_1_load_reg_849|   32   |
|acc2_2_addr_reg_812|    2   |
|acc2_2_load_reg_856|   32   |
|acc2_3_addr_reg_817|    2   |
|acc2_3_load_reg_863|   32   |
|acc2_4_addr_reg_822|    2   |
|acc2_4_load_reg_870|   32   |
|acc2_5_addr_reg_827|    2   |
|acc2_5_load_reg_877|   32   |
|acc2_6_addr_reg_832|    2   |
|acc2_6_load_reg_884|   32   |
|acc2_7_addr_reg_837|    2   |
| acc2_addr_reg_802 |    2   |
|    n2_1_reg_779   |    6   |
|    t_1_reg_891    |   32   |
|     t_reg_842     |   32   |
|    tmp_reg_786    |    1   |
| zext_ln192_reg_790|   64   |
+-------------------+--------+
|       Total       |   343  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_89 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_102 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_115 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_128 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_141 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_154 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_167 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_180 |  p0  |   2  |   2  |    4   ||    9    |
|     grp_fu_290    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_296    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_302    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_308    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_314    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_320    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_326    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_332    |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   544  ||  6.832  ||   144   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   661  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    -   |   144  |
|  Register |    -   |   343  |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   343  |   805  |
+-----------+--------+--------+--------+
