Warning (10268): Verilog HDL information at clock_switch.v(13): always construct contains both blocking and non-blocking assignments File: J:/Project/Audio Player/FPGA/clock_switch.v Line: 13
