Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Dec  4 19:33:35 2024
| Host         : DESKTOP-IDDMGFU running 64-bit major release  (build 9200)
| Command      : report_utilization -file eth_udp_loop_utilization_placed.rpt -pb eth_udp_loop_utilization_placed.pb
| Design       : eth_udp_loop
| Device       : xcku5p-ffvb676-2-i
| Speed File   : -2
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+------------+-----------+-------+
|          Site Type         | Used | Fixed | Prohibited | Available | Util% |
+----------------------------+------+-------+------------+-----------+-------+
| CLB LUTs                   | 1959 |     0 |          0 |    216960 |  0.90 |
|   LUT as Logic             | 1958 |     0 |          0 |    216960 |  0.90 |
|   LUT as Memory            |    1 |     0 |          0 |     99840 | <0.01 |
|     LUT as Distributed RAM |    0 |     0 |            |           |       |
|     LUT as Shift Register  |    1 |     0 |            |           |       |
| CLB Registers              | 1605 |     0 |          0 |    433920 |  0.37 |
|   Register as Flip Flop    | 1605 |     0 |          0 |    433920 |  0.37 |
|   Register as Latch        |    0 |     0 |          0 |    433920 |  0.00 |
| CARRY8                     |   70 |     0 |          0 |     27120 |  0.26 |
| F7 Muxes                   |    0 |     0 |          0 |    108480 |  0.00 |
| F8 Muxes                   |    0 |     0 |          0 |     54240 |  0.00 |
| F9 Muxes                   |    0 |     0 |          0 |     27120 |  0.00 |
+----------------------------+------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 257   |          Yes |           - |          Set |
| 1088  |          Yes |           - |        Reset |
| 28    |          Yes |         Set |            - |
| 232   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+------------+-----------+-------+
|                  Site Type                 | Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+------+-------+------------+-----------+-------+
| CLB                                        |  399 |     0 |          0 |     27120 |  1.47 |
|   CLBL                                     |  224 |     0 |            |           |       |
|   CLBM                                     |  175 |     0 |            |           |       |
| LUT as Logic                               | 1958 |     0 |          0 |    216960 |  0.90 |
|   using O5 output only                     |   18 |       |            |           |       |
|   using O6 output only                     | 1547 |       |            |           |       |
|   using O5 and O6                          |  393 |       |            |           |       |
| LUT as Memory                              |    1 |     0 |          0 |     99840 | <0.01 |
|   LUT as Distributed RAM                   |    0 |     0 |            |           |       |
|   LUT as Shift Register                    |    1 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   |    1 |       |            |           |       |
|     using O5 and O6                        |    0 |       |            |           |       |
| CLB Registers                              | 1605 |     0 |          0 |    433920 |  0.37 |
|   Register driven from within the CLB      |  814 |       |            |           |       |
|   Register driven from outside the CLB     |  791 |       |            |           |       |
|     LUT in front of the register is unused |  443 |       |            |           |       |
|     LUT in front of the register is used   |  348 |       |            |           |       |
| Unique Control Sets                        |   77 |       |          0 |     54240 |  0.14 |
+--------------------------------------------+------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |  0.5 |     0 |          0 |       480 |  0.10 |
|   RAMB36/FIFO*    |    0 |     0 |          0 |       480 |  0.00 |
|   RAMB18          |    1 |     0 |          0 |       960 |  0.10 |
|     RAMB18E2 only |    1 |       |            |           |       |
| URAM              |    0 |     0 |          0 |        64 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      1824 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |   13 |    13 |          0 |       280 |  4.64 |
| HPIOB_M          |    6 |     6 |          0 |        96 |  6.25 |
|   INPUT          |    3 |       |            |           |       |
|   OUTPUT         |    3 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_S          |    6 |     6 |          0 |        96 |  6.25 |
|   INPUT          |    3 |       |            |           |       |
|   OUTPUT         |    3 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HDIOB_M          |    0 |     0 |          0 |        36 |  0.00 |
| HDIOB_S          |    1 |     1 |          0 |        36 |  2.78 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |    0 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_SNGL       |    0 |     0 |          0 |        16 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |        96 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |        96 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        32 |  0.00 |
| BITSLICE_RX_TX   |   10 |    10 |          0 |      1248 |  0.80 |
|   OSERDES        |    5 |     5 |            |           |       |
|   IDDR           |    5 |     5 |            |           |       |
| BITSLICE_TX      |    0 |     0 |          0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        16 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    4 |     0 |          0 |       256 |  1.56 |
|   BUFGCE             |    4 |     0 |          0 |       112 |  3.57 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        16 |  0.00 |
|   BUFG_GT            |    0 |     0 |          0 |        96 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |          0 |        32 |  0.00 |
| PLL                  |    0 |     0 |          0 |         8 |  0.00 |
| MMCM                 |    1 |     0 |          0 |         4 | 25.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| CMACE4          |    0 |     0 |          0 |         1 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |          0 |        16 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |          0 |         4 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |         8 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |         8 |  0.00 |
| PCIE40E4        |    0 |     0 |          0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |  0.00 |
+-----------------+------+-------+------------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+------------+------+---------------------+
|  Ref Name  | Used | Functional Category |
+------------+------+---------------------+
| FDCE       | 1088 |            Register |
| LUT6       |  877 |                 CLB |
| LUT5       |  516 |                 CLB |
| LUT4       |  351 |                 CLB |
| LUT2       |  283 |                 CLB |
| FDPE       |  257 |            Register |
| LUT3       |  254 |                 CLB |
| FDRE       |  232 |            Register |
| LUT1       |   70 |                 CLB |
| CARRY8     |   70 |                 CLB |
| FDSE       |   28 |            Register |
| INBUF      |    7 |                 I/O |
| IBUFCTRL   |    7 |              Others |
| OBUF       |    6 |                 I/O |
| OSERDESE3  |    5 |                 I/O |
| IDDRE1     |    5 |            Register |
| BUFGCE     |    4 |               Clock |
| SRL16E     |    1 |                 CLB |
| RAMB18E2   |    1 |            BLOCKRAM |
| MMCME4_ADV |    1 |               Clock |
+------------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+------------------+------+
|     Ref Name     | Used |
+------------------+------+
| fifo_generator_0 |    1 |
| clk_wiz_0        |    1 |
+------------------+------+


