// Seed: 3636132985
module module_0 #(
    parameter id_4 = 32'd9
) (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_3;
  assign id_1 = -1 - -1;
  wire _id_4;
  module_2 modCall_1 ();
  wire [1  ==  -1 : id_4] id_5;
endmodule
module module_1 #(
    parameter id_1 = 32'd70
) (
    _id_1
);
  input wire _id_1;
  logic id_2;
  ;
  wire id_3;
  assign id_3 = id_2;
  logic id_4;
  wire [-1 'b0 : id_1] id_5;
  module_0 modCall_1 (
      id_4,
      id_4
  );
endmodule
module module_2;
endmodule
module module_3 (
    input tri id_0,
    input wor id_1,
    output wor id_2,
    input supply1 id_3,
    output supply0 id_4,
    input tri id_5,
    input wand id_6,
    input tri0 id_7,
    output tri id_8,
    input tri0 id_9
);
  logic id_11;
  module_2 modCall_1 ();
endmodule
