{
    "nl": "/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17503/13-openroad-floorplan/mult8_2bits_1op_e17503.nl.v",
    "pnl": "/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17503/13-openroad-floorplan/mult8_2bits_1op_e17503.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17503/13-openroad-floorplan/mult8_2bits_1op_e17503.def",
    "lef": null,
    "openroad-lef": null,
    "odb": "/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17503/13-openroad-floorplan/mult8_2bits_1op_e17503.odb",
    "sdc": "/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17503/13-openroad-floorplan/mult8_2bits_1op_e17503.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17503/12-openroad-staprepnr/nom_tt_025C_1v80/mult8_2bits_1op_e17503__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17503/12-openroad-staprepnr/nom_ss_100C_1v60/mult8_2bits_1op_e17503__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17503/12-openroad-staprepnr/nom_ff_n40C_1v95/mult8_2bits_1op_e17503__nom_ff_n40C_1v95.sdf"
    },
    "spef": null,
    "lib": null,
    "spice": null,
    "mag": null,
    "gds": null,
    "mag_gds": null,
    "klayout_gds": null,
    "json_h": "/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17503/05-yosys-jsonheader/mult8_2bits_1op_e17503.h.json",
    "vh": null,
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 466,
        "design__inferred_latch__count": 0,
        "design__instance__count": 252,
        "design__instance__area": 2431.08,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 9,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
        "power__internal__total": 0.0001014911977108568,
        "power__switching__total": 0.00014451215974986553,
        "power__leakage__total": 2.699350520884991e-09,
        "power__total": 0.0002460060641169548,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 3.99029354186579,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 1.4815384893794397,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": Infinity,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 9,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 0,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 4.187933673942365,
        "timing__setup__ws__corner:nom_ss_100C_1v60": -3.1609791234766766,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": -22.26370617547142,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": -3.1609791234766766,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": Infinity,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 11,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 9,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": 3.9057123085656262,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 3.1346455207662225,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": Infinity,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count": 0,
        "design__max_fanout_violation__count": 9,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": 0,
        "clock__skew__worst_setup": 0,
        "timing__hold__ws": 3.9057123085656262,
        "timing__setup__ws": -3.1609791234766766,
        "timing__hold__tns": 0,
        "timing__setup__tns": -22.26370617547142,
        "timing__hold__wns": 0,
        "timing__setup__wns": -3.1609791234766766,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": Infinity,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 11,
        "timing__setup_r2r__ws": Infinity,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 50.0 50.0",
        "design__core__bbox": "5.52 10.88 44.16 38.08",
        "design__io": 32,
        "design__die__area": 2500,
        "design__core__area": 1051.01,
        "design__instance__count__stdcell": 252,
        "design__instance__area__stdcell": 2431.08,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__utilization": 2.3131,
        "design__instance__utilization__stdcell": 2.3131,
        "design__instance__count__class:buffer": 2,
        "design__instance__count__class:inverter": 5,
        "design__instance__count__class:multi_input_combinational_cell": 245,
        "flow__warnings__count": 6,
        "flow__errors__count": 0
    }
}