<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_83CC164E-ECED-4A9E-8AD7-C16D1E856C53"><title>Common Mode Choke Selection</title><body><section id="SECTION_65EC7299-A5EE-4100-B065-0860BE1553CF"><p>The common mode choke (CMC) selection is shown below. Alternatively, PCB CMC can be also considered for DP 1.4, DP 2.0, eDP, TCP USB+DP (10 Gbps), USB 3.2 Gen 1 and USB3.2 Gen2 signal. Refer to Intel document #546122 for Intel PCB Common Mode Choke License Technology Technical White Paper.</p><table id="TABLE_65EC7299-A5EE-4100-B065-0860BE1553CF_1" scale="60"><title>Common Mode Choke Selection Criteria</title><tgroup cols="6"><thead><row valign="top"><entry outputclass="rotate90">Interface</entry><entry outputclass="rotate90">Data Rate</entry><entry outputclass="rotate90">CMC Placement</entry><entry outputclass="rotate90">CMC Cutoff Frequency (3-dB Bandwidth)</entry><entry outputclass="rotate90">CMC Insertion Loss</entry><entry outputclass="rotate90">CM Rejection (10-dB Band)</entry></row></thead><tbody><row><entry><p>DP</p></entry><entry><p>8.1 Gb/s</p></entry><entry><p>&lt;25 mm routing length from connector</p></entry><entry><p>&gt;10 GHz</p></entry><entry><p>&lt; 1.2 dB @ 5 GHz</p></entry><entry><p>1.8-3.8 GHz</p></entry></row><row><entry><p>DP</p></entry><entry><p>10 Gb/s</p></entry><entry><p>&lt;25 mm routing length from connector</p></entry><entry><p>&gt;10 GHz</p></entry><entry><p>&lt; 1.2 dB @ 5 GHz</p></entry><entry><p>1.8-3.8 GHz</p></entry></row><row><entry><p>DP</p></entry><entry><p>20 Gb/s</p></entry><entry><p>&lt;25 mm routing length from connector</p></entry><entry><p>&gt;10 GHz</p></entry><entry><p>&lt; 0.62 dB @ 10GHz</p></entry><entry><p>1.8-3.8 GHz</p></entry></row><row><entry><p>eDP</p></entry><entry><p>8.1 Gb/s</p></entry><entry><p>&lt;25 mm routing length from connector</p></entry><entry><p>&gt; 10 GHz</p></entry><entry><p>&lt; 1.2 dB @ 5 GHz</p></entry><entry><p>1.8 - 3.8 GHz</p></entry></row><row><entry><p>HDMI 2.0#</p></entry><entry><p>&lt; 6 Gb/s</p></entry><entry><p>&lt;25 mm routing length from connector</p></entry><entry><p>&gt;6 GHz</p></entry><entry><p>&lt; 0.35 dB @1.5 GHz </p></entry><entry><p> &lt; 0.5 dB @3.0 GHz</p></entry><entry><p>NFG0QHB372HS2</p></entry></row><row><entry><p>HDMI 2.1</p></entry><entry><p>12 Gb/s</p></entry><entry><p>&lt;25 mm routing length from connector</p></entry><entry><p>&gt;10 GHz</p></entry><entry><p>&lt; 1.0 dB @ 6 GHz</p></entry><entry><p>0.3-3.8 GHz</p></entry></row><row><entry><p>USB2.0*</p></entry><entry><p>480 Mb/s</p></entry><entry><p>&lt;25 mm routing length from connector</p></entry><entry><p /></entry><entry><p>&lt; 0.2 dB @240 MHz</p></entry><entry><p>0.5-2.0 GHz</p></entry></row><row><entry><p>eUSB2.0* </p></entry><entry><p>480 Mb/s </p></entry><entry><p>&lt;25 mm routing length from connector </p></entry><entry><p>  </p></entry><entry><p>&lt;0.2 dB @240 MHz </p></entry><entry><p>0.5-2.0 GHz </p></entry></row><row><entry><p>USB3.2 Gen 1</p></entry><entry><p>5 Gb/s</p></entry><entry><p>&lt;25 mm routing length from connector</p></entry><entry><p>&gt;7.5 GHz</p></entry><entry><p>&lt; 1.5 dB @2.5 GHz</p></entry><entry><p>1.8-3.8 GHz</p></entry></row><row><entry><p>USB3.2 Gen 2</p></entry><entry><p>10 Gb/s</p></entry><entry><p>&lt;25 mm routing length from connector</p></entry><entry><p>&gt;10 GHz</p></entry><entry><p>&lt; 1.2 dB @ 5 GHz</p></entry><entry><p>1.8-3.8 GHz</p></entry></row></tbody></tgroup></table><p># To provide longer channel length the insertion loss criteria for HDMI interface is set to low loss value. The EMI/ RF Interference issues caused by HDMI common mode noise are mitigated using CMC and chassis level mitigations such as connector shell grounding etc.​ </p><p>* Common mode chokes with a target common mode impedance of 80 to 90 Ohm at 100 MHz generally provide adequate noise attenuation for USB 2.0 and eUSB 2.0.</p><p>Higher impedance CMC generally have a greater damaging effect on signal quality. Signal quality must be checked for low-speed, full-speed and high-speed USB operations in case high impedance component is used. </p><table id="TABLE_65EC7299-A5EE-4100-B065-0860BE1553CF_2"><title>CMC Placement Guidelines for USB3 Interface</title><tgroup cols="2"><thead><row><entry>Port Usage Scenario</entry><entry>CMC Guideline</entry></row></thead><tbody><row><entry><p>USB3 only</p></entry><entry><p>Place Tx CMCs; Rx CMCs are optional</p></entry></row><row><entry><p>USB3 &amp; DP</p></entry><entry><p>Place both Tx and Rx CMCs due to emission from DP </p></entry></row><row><entry><p>USB3 &amp; TBT</p></entry><entry><p>Do not place either Tx or Rx CMCs</p></entry></row></tbody></tgroup></table></section></body></topic>